Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri May 31 04:35:18 2024
| Host         : binhkieudo-ASUS running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VC707woDDRHarness_timing_summary_routed.rpt -pb VC707woDDRHarness_timing_summary_routed.pb -rpx VC707woDDRHarness_timing_summary_routed.rpx -warn_on_violation
| Design       : VC707woDDRHarness
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  5           
LUTAR-1    Warning   LUT drives async reset alert      6           
SYNTH-10   Warning   Wide multiplier                   3           
SYNTH-16   Warning   Address collision                 6           
TIMING-9   Warning   Unknown CDC Logic                 1           
TIMING-10  Warning   Missing property on synchronizer  1           
TIMING-18  Warning   Missing input or output delay     3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.379        0.000                      0                19196        0.054        0.000                      0                19196        1.100        0.000                       0                  7435  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
JTCK                      {0.000 50.000}       100.000         10.000          
sys_clock                 {0.000 2.500}        5.000           200.000         
  clk_out1_harnessSysPLL  {0.000 10.000}       20.000          50.000          
  clkfbout_harnessSysPLL  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
JTCK                           44.206        0.000                      0                  550        0.113        0.000                      0                  550       49.600        0.000                       0                   292  
sys_clock                                                                                                                                                                   1.100        0.000                       0                     3  
  clk_out1_harnessSysPLL        5.379        0.000                      0                18517        0.054        0.000                      0                18517        9.090        0.000                       0                  7137  
  clkfbout_harnessSysPLL                                                                                                                                                    3.400        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       JTCK                    JTCK                         47.467        0.000                      0                   53        0.643        0.000                      0                   53  
**async_default**       clk_out1_harnessSysPLL  clk_out1_harnessSysPLL       10.240        0.000                      0                   76        0.343        0.000                      0                   76  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                  clk_out1_harnessSysPLL  JTCK                    
(none)                  JTCK                    clk_out1_harnessSysPLL  
(none)                  sys_clock               clk_out1_harnessSysPLL  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                  JTCK                                            
(none)                  clk_out1_harnessSysPLL                          
(none)                  clkfbout_harnessSysPLL                          
(none)                                          JTCK                    
(none)                                          clk_out1_harnessSysPLL  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  JTCK
  To Clock:  JTCK

Setup :            0  Failing Endpoints,  Worst Slack       44.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.206ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        5.221ns  (logic 0.707ns (13.541%)  route 4.514ns (86.459%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.317ns = ( 105.317 - 100.000 ) 
    Source Clock Delay      (SCD):    5.731ns = ( 55.731 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    AL31                                              0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765    50.765 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586    53.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    53.471 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.260    55.731    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X2Y9           FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.315    56.046 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.620    56.666    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.063    56.729 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.581    57.310    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.170    57.480 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=48, routed)          0.308    57.788    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.053    57.841 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__1/O
                         net (fo=5, routed)           0.673    58.514    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X2Y5           LUT4 (Prop_lut4_I3_O)        0.053    58.567 r  chiptop0/system/tlDM/dmOuter/dmiXbar/cdc_reg[33]_i_2/O
                         net (fo=7, routed)           0.811    59.379    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg_reg[33]
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.053    59.432 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.520    60.952    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X27Y3          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    AL31                                              0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639   100.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469   103.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   103.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.096   105.317    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X27Y3          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/C
                         clock pessimism              0.338   105.655    
                         clock uncertainty           -0.252   105.402    
    SLICE_X27Y3          FDRE (Setup_fdre_C_CE)      -0.244   105.158    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        105.158    
                         arrival time                         -60.952    
  -------------------------------------------------------------------
                         slack                                 44.206    

Slack (MET) :             44.206ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        5.221ns  (logic 0.707ns (13.541%)  route 4.514ns (86.459%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.317ns = ( 105.317 - 100.000 ) 
    Source Clock Delay      (SCD):    5.731ns = ( 55.731 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    AL31                                              0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765    50.765 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586    53.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    53.471 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.260    55.731    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X2Y9           FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.315    56.046 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.620    56.666    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.063    56.729 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.581    57.310    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.170    57.480 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=48, routed)          0.308    57.788    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.053    57.841 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__1/O
                         net (fo=5, routed)           0.673    58.514    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X2Y5           LUT4 (Prop_lut4_I3_O)        0.053    58.567 r  chiptop0/system/tlDM/dmOuter/dmiXbar/cdc_reg[33]_i_2/O
                         net (fo=7, routed)           0.811    59.379    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg_reg[33]
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.053    59.432 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.520    60.952    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X27Y3          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    AL31                                              0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639   100.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469   103.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   103.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.096   105.317    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X27Y3          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/C
                         clock pessimism              0.338   105.655    
                         clock uncertainty           -0.252   105.402    
    SLICE_X27Y3          FDRE (Setup_fdre_C_CE)      -0.244   105.158    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]
  -------------------------------------------------------------------
                         required time                        105.158    
                         arrival time                         -60.952    
  -------------------------------------------------------------------
                         slack                                 44.206    

Slack (MET) :             44.206ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        5.221ns  (logic 0.707ns (13.541%)  route 4.514ns (86.459%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.317ns = ( 105.317 - 100.000 ) 
    Source Clock Delay      (SCD):    5.731ns = ( 55.731 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    AL31                                              0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765    50.765 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586    53.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    53.471 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.260    55.731    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X2Y9           FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.315    56.046 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.620    56.666    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.063    56.729 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.581    57.310    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.170    57.480 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=48, routed)          0.308    57.788    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.053    57.841 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__1/O
                         net (fo=5, routed)           0.673    58.514    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X2Y5           LUT4 (Prop_lut4_I3_O)        0.053    58.567 r  chiptop0/system/tlDM/dmOuter/dmiXbar/cdc_reg[33]_i_2/O
                         net (fo=7, routed)           0.811    59.379    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg_reg[33]
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.053    59.432 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.520    60.952    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X27Y3          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    AL31                                              0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639   100.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469   103.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   103.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.096   105.317    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X27Y3          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/C
                         clock pessimism              0.338   105.655    
                         clock uncertainty           -0.252   105.402    
    SLICE_X27Y3          FDRE (Setup_fdre_C_CE)      -0.244   105.158    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]
  -------------------------------------------------------------------
                         required time                        105.158    
                         arrival time                         -60.952    
  -------------------------------------------------------------------
                         slack                                 44.206    

Slack (MET) :             44.467ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        4.963ns  (logic 0.707ns (14.246%)  route 4.256ns (85.754%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.319ns = ( 105.319 - 100.000 ) 
    Source Clock Delay      (SCD):    5.731ns = ( 55.731 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    AL31                                              0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765    50.765 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586    53.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    53.471 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.260    55.731    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X2Y9           FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.315    56.046 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.620    56.666    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.063    56.729 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.581    57.310    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.170    57.480 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=48, routed)          0.308    57.788    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.053    57.841 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__1/O
                         net (fo=5, routed)           0.673    58.514    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X2Y5           LUT4 (Prop_lut4_I3_O)        0.053    58.567 r  chiptop0/system/tlDM/dmOuter/dmiXbar/cdc_reg[33]_i_2/O
                         net (fo=7, routed)           0.811    59.379    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg_reg[33]
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.053    59.432 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.262    60.694    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X21Y1          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    AL31                                              0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639   100.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469   103.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   103.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.098   105.319    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X21Y1          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]/C
                         clock pessimism              0.338   105.657    
                         clock uncertainty           -0.252   105.404    
    SLICE_X21Y1          FDRE (Setup_fdre_C_CE)      -0.244   105.160    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        105.160    
                         arrival time                         -60.694    
  -------------------------------------------------------------------
                         slack                                 44.467    

Slack (MET) :             44.467ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        4.963ns  (logic 0.707ns (14.246%)  route 4.256ns (85.754%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.319ns = ( 105.319 - 100.000 ) 
    Source Clock Delay      (SCD):    5.731ns = ( 55.731 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    AL31                                              0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765    50.765 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586    53.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    53.471 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.260    55.731    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X2Y9           FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.315    56.046 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.620    56.666    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.063    56.729 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.581    57.310    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.170    57.480 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=48, routed)          0.308    57.788    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.053    57.841 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__1/O
                         net (fo=5, routed)           0.673    58.514    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X2Y5           LUT4 (Prop_lut4_I3_O)        0.053    58.567 r  chiptop0/system/tlDM/dmOuter/dmiXbar/cdc_reg[33]_i_2/O
                         net (fo=7, routed)           0.811    59.379    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg_reg[33]
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.053    59.432 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.262    60.694    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X21Y1          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    AL31                                              0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639   100.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469   103.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   103.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.098   105.319    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X21Y1          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]/C
                         clock pessimism              0.338   105.657    
                         clock uncertainty           -0.252   105.404    
    SLICE_X21Y1          FDRE (Setup_fdre_C_CE)      -0.244   105.160    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        105.160    
                         arrival time                         -60.694    
  -------------------------------------------------------------------
                         slack                                 44.467    

Slack (MET) :             44.755ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        4.751ns  (logic 0.707ns (14.882%)  route 4.044ns (85.118%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 105.370 - 100.000 ) 
    Source Clock Delay      (SCD):    5.731ns = ( 55.731 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    AL31                                              0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765    50.765 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586    53.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    53.471 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.260    55.731    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X2Y9           FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.315    56.046 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.620    56.666    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.063    56.729 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.581    57.310    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.170    57.480 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=48, routed)          0.308    57.788    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.053    57.841 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__1/O
                         net (fo=5, routed)           0.673    58.514    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X2Y5           LUT4 (Prop_lut4_I3_O)        0.053    58.567 r  chiptop0/system/tlDM/dmOuter/dmiXbar/cdc_reg[33]_i_2/O
                         net (fo=7, routed)           0.811    59.379    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg_reg[33]
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.053    59.432 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.050    60.482    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X10Y1          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    AL31                                              0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639   100.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469   103.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   103.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.149   105.370    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X10Y1          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]/C
                         clock pessimism              0.338   105.708    
                         clock uncertainty           -0.252   105.455    
    SLICE_X10Y1          FDRE (Setup_fdre_C_CE)      -0.219   105.236    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        105.236    
                         arrival time                         -60.482    
  -------------------------------------------------------------------
                         slack                                 44.755    

Slack (MET) :             44.755ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        4.751ns  (logic 0.707ns (14.882%)  route 4.044ns (85.118%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 105.370 - 100.000 ) 
    Source Clock Delay      (SCD):    5.731ns = ( 55.731 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    AL31                                              0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765    50.765 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586    53.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    53.471 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.260    55.731    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X2Y9           FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.315    56.046 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.620    56.666    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.063    56.729 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.581    57.310    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.170    57.480 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=48, routed)          0.308    57.788    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.053    57.841 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__1/O
                         net (fo=5, routed)           0.673    58.514    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X2Y5           LUT4 (Prop_lut4_I3_O)        0.053    58.567 r  chiptop0/system/tlDM/dmOuter/dmiXbar/cdc_reg[33]_i_2/O
                         net (fo=7, routed)           0.811    59.379    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg_reg[33]
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.053    59.432 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.050    60.482    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X10Y1          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    AL31                                              0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639   100.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469   103.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   103.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.149   105.370    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X10Y1          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/C
                         clock pessimism              0.338   105.708    
                         clock uncertainty           -0.252   105.455    
    SLICE_X10Y1          FDRE (Setup_fdre_C_CE)      -0.219   105.236    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        105.236    
                         arrival time                         -60.482    
  -------------------------------------------------------------------
                         slack                                 44.755    

Slack (MET) :             44.755ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        4.751ns  (logic 0.707ns (14.882%)  route 4.044ns (85.118%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 105.370 - 100.000 ) 
    Source Clock Delay      (SCD):    5.731ns = ( 55.731 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    AL31                                              0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765    50.765 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586    53.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    53.471 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.260    55.731    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X2Y9           FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.315    56.046 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.620    56.666    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.063    56.729 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.581    57.310    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.170    57.480 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=48, routed)          0.308    57.788    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.053    57.841 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__1/O
                         net (fo=5, routed)           0.673    58.514    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X2Y5           LUT4 (Prop_lut4_I3_O)        0.053    58.567 r  chiptop0/system/tlDM/dmOuter/dmiXbar/cdc_reg[33]_i_2/O
                         net (fo=7, routed)           0.811    59.379    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg_reg[33]
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.053    59.432 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.050    60.482    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X10Y1          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    AL31                                              0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639   100.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469   103.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   103.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.149   105.370    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X10Y1          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]/C
                         clock pessimism              0.338   105.708    
                         clock uncertainty           -0.252   105.455    
    SLICE_X10Y1          FDRE (Setup_fdre_C_CE)      -0.219   105.236    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        105.236    
                         arrival time                         -60.482    
  -------------------------------------------------------------------
                         slack                                 44.755    

Slack (MET) :             44.755ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        4.751ns  (logic 0.707ns (14.882%)  route 4.044ns (85.118%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 105.370 - 100.000 ) 
    Source Clock Delay      (SCD):    5.731ns = ( 55.731 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    AL31                                              0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765    50.765 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586    53.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    53.471 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.260    55.731    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X2Y9           FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.315    56.046 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.620    56.666    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.063    56.729 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.581    57.310    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.170    57.480 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=48, routed)          0.308    57.788    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.053    57.841 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__1/O
                         net (fo=5, routed)           0.673    58.514    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X2Y5           LUT4 (Prop_lut4_I3_O)        0.053    58.567 r  chiptop0/system/tlDM/dmOuter/dmiXbar/cdc_reg[33]_i_2/O
                         net (fo=7, routed)           0.811    59.379    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg_reg[33]
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.053    59.432 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          1.050    60.482    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X10Y1          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    AL31                                              0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639   100.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469   103.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   103.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.149   105.370    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X10Y1          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/C
                         clock pessimism              0.338   105.708    
                         clock uncertainty           -0.252   105.455    
    SLICE_X10Y1          FDRE (Setup_fdre_C_CE)      -0.219   105.236    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        105.236    
                         arrival time                         -60.482    
  -------------------------------------------------------------------
                         slack                                 44.755    

Slack (MET) :             44.788ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        4.691ns  (logic 0.707ns (15.070%)  route 3.984ns (84.930%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 105.369 - 100.000 ) 
    Source Clock Delay      (SCD):    5.731ns = ( 55.731 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    AL31                                              0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765    50.765 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586    53.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    53.471 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.260    55.731    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X2Y9           FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.315    56.046 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/Q
                         net (fo=5, routed)           0.620    56.666    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.063    56.729 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           0.581    57.310    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.170    57.480 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_34_i_5/O
                         net (fo=48, routed)          0.308    57.788    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture0
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.053    57.841 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__1/O
                         net (fo=5, routed)           0.673    58.514    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X2Y5           LUT4 (Prop_lut4_I3_O)        0.053    58.567 r  chiptop0/system/tlDM/dmOuter/dmiXbar/cdc_reg[33]_i_2/O
                         net (fo=7, routed)           0.811    59.379    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg_reg[33]
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.053    59.432 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[33]_i_1/O
                         net (fo=35, routed)          0.991    60.422    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X8Y6           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    AL31                                              0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639   100.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469   103.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   103.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.148   105.369    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/C
                         clock pessimism              0.338   105.707    
                         clock uncertainty           -0.252   105.454    
    SLICE_X8Y6           FDRE (Setup_fdre_C_CE)      -0.244   105.210    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]
  -------------------------------------------------------------------
                         required time                        105.210    
                         arrival time                         -60.422    
  -------------------------------------------------------------------
                         slack                                 44.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiReqReg_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.442%)  route 0.106ns (51.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.865     2.143    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X11Y2          FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.100     2.243 r  chiptop0/system/dtm/dmiReqReg_data_reg[12]/Q
                         net (fo=1, routed)           0.106     2.350    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/Q[9]
    SLICE_X12Y2          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.127     2.646    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X12Y2          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[12]/C
                         clock pessimism             -0.469     2.177    
    SLICE_X12Y2          FDRE (Hold_fdre_C_D)         0.059     2.236    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiReqReg_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.091ns (61.746%)  route 0.056ns (38.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.864     2.142    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.091     2.233 r  chiptop0/system/dtm/dmiReqReg_data_reg[29]/Q
                         net (fo=1, routed)           0.056     2.290    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/Q[25]
    SLICE_X5Y7           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.128     2.647    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[29]/C
                         clock pessimism             -0.494     2.153    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.013     2.166    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiReqReg_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.222%)  route 0.107ns (51.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.865     2.143    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X11Y2          FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.100     2.243 r  chiptop0/system/dtm/dmiReqReg_data_reg[14]/Q
                         net (fo=1, routed)           0.107     2.351    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/Q[11]
    SLICE_X12Y2          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.127     2.646    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X12Y2          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[14]/C
                         clock pessimism             -0.469     2.177    
    SLICE_X12Y2          FDRE (Hold_fdre_C_D)         0.040     2.217    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiReqReg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiAccessChain/regs_39_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.088%)  route 0.078ns (37.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.865     2.143    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  chiptop0/system/dtm/dmiReqReg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.100     2.243 r  chiptop0/system/dtm/dmiReqReg_addr_reg[5]/Q
                         net (fo=3, routed)           0.078     2.321    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_40_reg[5]
    SLICE_X4Y6           LUT4 (Prop_lut4_I0_O)        0.028     2.349 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_39_i_1/O
                         net (fo=1, routed)           0.000     2.349    chiptop0/system/dtm/dmiAccessChain/regs_39_reg_0
    SLICE_X4Y6           FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_39_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.129     2.648    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_39_reg/C
                         clock pessimism             -0.494     2.154    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.060     2.214    chiptop0/system/dtm/dmiAccessChain/regs_39_reg
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiAccessChain/regs_30_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.893%)  route 0.134ns (51.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.865     2.143    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.100     2.243 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[29]/Q
                         net (fo=1, routed)           0.134     2.377    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_33_reg[27]
    SLICE_X6Y4           LUT5 (Prop_lut5_I0_O)        0.028     2.405 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_30_i_1/O
                         net (fo=1, routed)           0.000     2.405    chiptop0/system/dtm/dmiAccessChain/regs_30_reg_0
    SLICE_X6Y4           FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_30_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.128     2.647    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_30_reg/C
                         clock pessimism             -0.469     2.178    
    SLICE_X6Y4           FDRE (Hold_fdre_C_D)         0.087     2.265    chiptop0/system/dtm/dmiAccessChain/regs_30_reg
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiAccessChain/regs_31_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.388%)  route 0.137ns (51.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.865     2.143    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.100     2.243 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[30]/Q
                         net (fo=1, routed)           0.137     2.380    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_33_reg[28]
    SLICE_X6Y4           LUT5 (Prop_lut5_I0_O)        0.028     2.408 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_31_i_1/O
                         net (fo=1, routed)           0.000     2.408    chiptop0/system/dtm/dmiAccessChain/regs_31_reg_0
    SLICE_X6Y4           FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_31_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.128     2.647    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_31_reg/C
                         clock pessimism             -0.469     2.178    
    SLICE_X6Y4           FDRE (Hold_fdre_C_D)         0.087     2.265    chiptop0/system/dtm/dmiAccessChain/regs_31_reg
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/sync_1_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/sync_0_reg/D
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.969%)  route 0.104ns (51.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.866     2.144    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.100     2.244 r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/sync_1_reg/Q
                         net (fo=1, routed)           0.104     2.348    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/sync_1_reg_n_0
    SLICE_X4Y3           FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.129     2.648    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X4Y3           FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/sync_0_reg/C
                         clock pessimism             -0.491     2.157    
    SLICE_X4Y3           FDCE (Hold_fdce_C_D)         0.047     2.204    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiReqReg_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.865     2.143    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.100     2.243 r  chiptop0/system/dtm/dmiReqReg_data_reg[5]/Q
                         net (fo=1, routed)           0.101     2.344    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/Q[2]
    SLICE_X9Y1           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.128     2.647    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X9Y1           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[5]/C
                         clock pessimism             -0.490     2.157    
    SLICE_X9Y1           FDRE (Hold_fdre_C_D)         0.041     2.198    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiAccessChain/regs_4_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiReqReg_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.100ns (45.252%)  route 0.121ns (54.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.866     2.144    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.100     2.244 r  chiptop0/system/dtm/dmiAccessChain/regs_4_reg/Q
                         net (fo=2, routed)           0.121     2.365    chiptop0/system/dtm/_dmiAccessChain_io_update_bits_data[2]
    SLICE_X6Y2           FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.129     2.648    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X6Y2           FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[2]/C
                         clock pessimism             -0.469     2.179    
    SLICE_X6Y2           FDRE (Hold_fdre_C_D)         0.040     2.219    chiptop0/system/dtm/dmiReqReg_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiReqReg_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.865     2.143    chiptop0/system/dtm/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.100     2.243 r  chiptop0/system/dtm/dmiReqReg_data_reg[10]/Q
                         net (fo=1, routed)           0.101     2.344    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/Q[7]
    SLICE_X9Y1           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.128     2.647    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X9Y1           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[10]/C
                         clock pessimism             -0.490     2.157    
    SLICE_X9Y1           FDRE (Hold_fdre_C_D)         0.040     2.197    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         JTCK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { jtag_jtag_TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         100.000     98.400     BUFGCTRL_X0Y1  jtag_jtag_TCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         100.000     99.250     SLICE_X6Y8     chiptop0/system/dtm/dmiReqReg_data_reg[23]/C
Min Period        n/a     FDRE/C   n/a            0.750         100.000     99.250     SLICE_X5Y6     chiptop0/system/dtm/dmiReqReg_data_reg[25]/C
Min Period        n/a     FDRE/C   n/a            0.750         100.000     99.250     SLICE_X4Y7     chiptop0/system/dtm/dmiReqReg_data_reg[26]/C
Min Period        n/a     FDRE/C   n/a            0.750         100.000     99.250     SLICE_X5Y6     chiptop0/system/dtm/dmiReqReg_data_reg[27]/C
Min Period        n/a     FDRE/C   n/a            0.750         100.000     99.250     SLICE_X4Y7     chiptop0/system/dtm/dmiReqReg_data_reg[29]/C
Min Period        n/a     FDRE/C   n/a            0.750         100.000     99.250     SLICE_X4Y4     chiptop0/system/dtm/dmiReqReg_data_reg[31]/C
Min Period        n/a     FDRE/C   n/a            0.750         100.000     99.250     SLICE_X6Y2     chiptop0/system/dtm/dmiReqReg_data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         100.000     99.250     SLICE_X9Y0     chiptop0/system/dtm/dmiReqReg_data_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         100.000     99.250     SLICE_X9Y0     chiptop0/system/dtm/dmiReqReg_data_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X6Y8     chiptop0/system/dtm/dmiReqReg_data_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X6Y8     chiptop0/system/dtm/dmiReqReg_data_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X5Y6     chiptop0/system/dtm/dmiReqReg_data_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X5Y6     chiptop0/system/dtm/dmiReqReg_data_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X4Y7     chiptop0/system/dtm/dmiReqReg_data_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X4Y7     chiptop0/system/dtm/dmiReqReg_data_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X5Y6     chiptop0/system/dtm/dmiReqReg_data_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X5Y6     chiptop0/system/dtm/dmiReqReg_data_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X4Y7     chiptop0/system/dtm/dmiReqReg_data_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         50.000      49.600     SLICE_X4Y7     chiptop0/system/dtm/dmiReqReg_data_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         50.000      49.650     SLICE_X3Y8     chiptop0/system/dtm/busyReg_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         50.000      49.650     SLICE_X3Y8     chiptop0/system/dtm/busyReg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X4Y4     chiptop0/system/dtm/dmiReqReg_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X4Y4     chiptop0/system/dtm/dmiReqReg_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X4Y4     chiptop0/system/dtm/dmiReqReg_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X4Y4     chiptop0/system/dtm/dmiReqReg_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X4Y4     chiptop0/system/dtm/dmiReqReg_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X4Y4     chiptop0/system/dtm/dmiReqReg_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X5Y6     chiptop0/system/dtm/dmiReqReg_addr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         50.000      49.650     SLICE_X5Y6     chiptop0/system/dtm/dmiReqReg_addr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clock_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.600         5.000       3.400      BUFGCTRL_X0Y2    _sys_clock_ibufds_O_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  harnessSysPLL/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X73Y26     fpga_power_on/power_on_reset_reg/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  harnessSysPLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  harnessSysPLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  harnessSysPLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X73Y26     fpga_power_on/power_on_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X73Y26     fpga_power_on/power_on_reset_reg/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  harnessSysPLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  harnessSysPLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X73Y26     fpga_power_on/power_on_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X73Y26     fpga_power_on/power_on_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_harnessSysPLL
  To Clock:  clk_out1_harnessSysPLL

Setup :            0  Failing Endpoints,  Worst Slack        5.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.379ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_264_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        13.771ns  (logic 0.322ns (2.338%)  route 13.449ns (97.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns = ( 25.248 - 20.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.119     5.877    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y25         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.269     6.146 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=167, routed)         3.113     9.260    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X70Y4          LUT1 (Prop_lut1_I0_O)        0.053     9.313 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/readys_mask[1]_i_1__1/O
                         net (fo=1725, routed)       10.335    19.648    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_288_reg_0
    SLICE_X63Y78         FDRE                                         r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_264_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    AL29                                              0.000    20.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934    20.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469    23.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    23.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060    25.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821    20.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648    23.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.732    25.248    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/clk_out1
    SLICE_X63Y78         FDRE                                         r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_264_reg/C
                         clock pessimism              0.256    25.504    
                         clock uncertainty           -0.111    25.394    
    SLICE_X63Y78         FDRE (Setup_fdre_C_R)       -0.367    25.027    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_264_reg
  -------------------------------------------------------------------
                         required time                         25.027    
                         arrival time                         -19.648    
  -------------------------------------------------------------------
                         slack                                  5.379    

Slack (MET) :             5.379ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_265_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        13.771ns  (logic 0.322ns (2.338%)  route 13.449ns (97.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns = ( 25.248 - 20.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.119     5.877    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y25         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.269     6.146 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=167, routed)         3.113     9.260    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X70Y4          LUT1 (Prop_lut1_I0_O)        0.053     9.313 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/readys_mask[1]_i_1__1/O
                         net (fo=1725, routed)       10.335    19.648    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_288_reg_0
    SLICE_X63Y78         FDRE                                         r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_265_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    AL29                                              0.000    20.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934    20.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469    23.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    23.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060    25.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821    20.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648    23.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.732    25.248    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/clk_out1
    SLICE_X63Y78         FDRE                                         r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_265_reg/C
                         clock pessimism              0.256    25.504    
                         clock uncertainty           -0.111    25.394    
    SLICE_X63Y78         FDRE (Setup_fdre_C_R)       -0.367    25.027    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_265_reg
  -------------------------------------------------------------------
                         required time                         25.027    
                         arrival time                         -19.648    
  -------------------------------------------------------------------
                         slack                                  5.379    

Slack (MET) :             5.379ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_267_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        13.771ns  (logic 0.322ns (2.338%)  route 13.449ns (97.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns = ( 25.248 - 20.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.119     5.877    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y25         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.269     6.146 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=167, routed)         3.113     9.260    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X70Y4          LUT1 (Prop_lut1_I0_O)        0.053     9.313 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/readys_mask[1]_i_1__1/O
                         net (fo=1725, routed)       10.335    19.648    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_288_reg_0
    SLICE_X63Y78         FDRE                                         r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_267_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    AL29                                              0.000    20.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934    20.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469    23.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    23.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060    25.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821    20.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648    23.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.732    25.248    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/clk_out1
    SLICE_X63Y78         FDRE                                         r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_267_reg/C
                         clock pessimism              0.256    25.504    
                         clock uncertainty           -0.111    25.394    
    SLICE_X63Y78         FDRE (Setup_fdre_C_R)       -0.367    25.027    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_267_reg
  -------------------------------------------------------------------
                         required time                         25.027    
                         arrival time                         -19.648    
  -------------------------------------------------------------------
                         slack                                  5.379    

Slack (MET) :             5.379ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_75_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        13.771ns  (logic 0.322ns (2.338%)  route 13.449ns (97.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns = ( 25.248 - 20.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.119     5.877    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y25         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.269     6.146 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=167, routed)         3.113     9.260    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X70Y4          LUT1 (Prop_lut1_I0_O)        0.053     9.313 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/readys_mask[1]_i_1__1/O
                         net (fo=1725, routed)       10.335    19.648    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_288_reg_0
    SLICE_X63Y78         FDRE                                         r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_75_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    AL29                                              0.000    20.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934    20.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469    23.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    23.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060    25.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821    20.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648    23.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.732    25.248    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/clk_out1
    SLICE_X63Y78         FDRE                                         r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_75_reg/C
                         clock pessimism              0.256    25.504    
                         clock uncertainty           -0.111    25.394    
    SLICE_X63Y78         FDRE (Setup_fdre_C_R)       -0.367    25.027    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_75_reg
  -------------------------------------------------------------------
                         required time                         25.027    
                         arrival time                         -19.648    
  -------------------------------------------------------------------
                         slack                                  5.379    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_136_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        13.771ns  (logic 0.322ns (2.338%)  route 13.449ns (97.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns = ( 25.248 - 20.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.119     5.877    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y25         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.269     6.146 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=167, routed)         3.113     9.260    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X70Y4          LUT1 (Prop_lut1_I0_O)        0.053     9.313 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/readys_mask[1]_i_1__1/O
                         net (fo=1725, routed)       10.335    19.648    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_288_reg_0
    SLICE_X62Y78         FDRE                                         r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_136_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    AL29                                              0.000    20.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934    20.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469    23.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    23.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060    25.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821    20.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648    23.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.732    25.248    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/clk_out1
    SLICE_X62Y78         FDRE                                         r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_136_reg/C
                         clock pessimism              0.256    25.504    
                         clock uncertainty           -0.111    25.394    
    SLICE_X62Y78         FDRE (Setup_fdre_C_R)       -0.344    25.050    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_136_reg
  -------------------------------------------------------------------
                         required time                         25.050    
                         arrival time                         -19.648    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_138_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        13.771ns  (logic 0.322ns (2.338%)  route 13.449ns (97.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns = ( 25.248 - 20.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.119     5.877    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y25         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.269     6.146 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=167, routed)         3.113     9.260    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X70Y4          LUT1 (Prop_lut1_I0_O)        0.053     9.313 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/readys_mask[1]_i_1__1/O
                         net (fo=1725, routed)       10.335    19.648    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_288_reg_0
    SLICE_X62Y78         FDRE                                         r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_138_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    AL29                                              0.000    20.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934    20.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469    23.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    23.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060    25.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821    20.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648    23.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.732    25.248    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/clk_out1
    SLICE_X62Y78         FDRE                                         r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_138_reg/C
                         clock pessimism              0.256    25.504    
                         clock uncertainty           -0.111    25.394    
    SLICE_X62Y78         FDRE (Setup_fdre_C_R)       -0.344    25.050    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_138_reg
  -------------------------------------------------------------------
                         required time                         25.050    
                         arrival time                         -19.648    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_145_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        13.771ns  (logic 0.322ns (2.338%)  route 13.449ns (97.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.248ns = ( 25.248 - 20.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.119     5.877    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y25         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.269     6.146 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=167, routed)         3.113     9.260    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X70Y4          LUT1 (Prop_lut1_I0_O)        0.053     9.313 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/readys_mask[1]_i_1__1/O
                         net (fo=1725, routed)       10.335    19.648    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_288_reg_0
    SLICE_X62Y78         FDRE                                         r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_145_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    AL29                                              0.000    20.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934    20.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469    23.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    23.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060    25.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821    20.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648    23.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.732    25.248    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/clk_out1
    SLICE_X62Y78         FDRE                                         r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_145_reg/C
                         clock pessimism              0.256    25.504    
                         clock uncertainty           -0.111    25.394    
    SLICE_X62Y78         FDRE (Setup_fdre_C_R)       -0.344    25.050    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_145_reg
  -------------------------------------------------------------------
                         required time                         25.050    
                         arrival time                         -19.648    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_520_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        13.557ns  (logic 0.322ns (2.375%)  route 13.235ns (97.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.246ns = ( 25.246 - 20.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.119     5.877    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y25         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.269     6.146 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=167, routed)         3.113     9.260    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X70Y4          LUT1 (Prop_lut1_I0_O)        0.053     9.313 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/readys_mask[1]_i_1__1/O
                         net (fo=1725, routed)       10.122    19.434    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_288_reg_0
    SLICE_X63Y76         FDRE                                         r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_520_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    AL29                                              0.000    20.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934    20.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469    23.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    23.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060    25.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821    20.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648    23.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.730    25.246    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/clk_out1
    SLICE_X63Y76         FDRE                                         r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_520_reg/C
                         clock pessimism              0.256    25.502    
                         clock uncertainty           -0.111    25.392    
    SLICE_X63Y76         FDRE (Setup_fdre_C_R)       -0.367    25.025    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_520_reg
  -------------------------------------------------------------------
                         required time                         25.025    
                         arrival time                         -19.434    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_521_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        13.557ns  (logic 0.322ns (2.375%)  route 13.235ns (97.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.246ns = ( 25.246 - 20.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.119     5.877    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y25         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.269     6.146 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=167, routed)         3.113     9.260    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X70Y4          LUT1 (Prop_lut1_I0_O)        0.053     9.313 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/readys_mask[1]_i_1__1/O
                         net (fo=1725, routed)       10.122    19.434    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_288_reg_0
    SLICE_X63Y76         FDRE                                         r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_521_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    AL29                                              0.000    20.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934    20.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469    23.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    23.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060    25.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821    20.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648    23.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.730    25.246    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/clk_out1
    SLICE_X63Y76         FDRE                                         r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_521_reg/C
                         clock pessimism              0.256    25.502    
                         clock uncertainty           -0.111    25.392    
    SLICE_X63Y76         FDRE (Setup_fdre_C_R)       -0.367    25.025    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_521_reg
  -------------------------------------------------------------------
                         required time                         25.025    
                         arrival time                         -19.434    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_528_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        13.557ns  (logic 0.322ns (2.375%)  route 13.235ns (97.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.246ns = ( 25.246 - 20.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.119     5.877    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y25         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.269     6.146 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=167, routed)         3.113     9.260    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X70Y4          LUT1 (Prop_lut1_I0_O)        0.053     9.313 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/readys_mask[1]_i_1__1/O
                         net (fo=1725, routed)       10.122    19.434    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_288_reg_0
    SLICE_X63Y76         FDRE                                         r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_528_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    AL29                                              0.000    20.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934    20.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469    23.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    23.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060    25.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821    20.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648    23.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.730    25.246    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/clk_out1
    SLICE_X63Y76         FDRE                                         r  chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_528_reg/C
                         clock pessimism              0.256    25.502    
                         clock uncertainty           -0.111    25.392    
    SLICE_X63Y76         FDRE (Setup_fdre_C_R)       -0.367    25.025    chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/flight_528_reg
  -------------------------------------------------------------------
                         required time                         25.025    
                         arrival time                         -19.434    
  -------------------------------------------------------------------
                         slack                                  5.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/enq_ptr_value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.100ns (27.643%)  route 0.262ns (72.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.820     2.342    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/clk_out1
    SLICE_X43Y16         FDRE                                         r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/enq_ptr_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.100     2.442 r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/enq_ptr_value_reg/Q
                         net (fo=77, routed)          0.262     2.704    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/ADDRD0
    SLICE_X42Y17         RAMD32                                       r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.079     2.756    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/WCLK
    SLICE_X42Y17         RAMD32                                       r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.403     2.353    
    SLICE_X42Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.650    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/enq_ptr_value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.100ns (27.643%)  route 0.262ns (72.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.820     2.342    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/clk_out1
    SLICE_X43Y16         FDRE                                         r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/enq_ptr_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.100     2.442 r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/enq_ptr_value_reg/Q
                         net (fo=77, routed)          0.262     2.704    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/ADDRD0
    SLICE_X42Y17         RAMD32                                       r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.079     2.756    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/WCLK
    SLICE_X42Y17         RAMD32                                       r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMA_D1/CLK
                         clock pessimism             -0.403     2.353    
    SLICE_X42Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.650    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/enq_ptr_value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.100ns (27.643%)  route 0.262ns (72.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.820     2.342    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/clk_out1
    SLICE_X43Y16         FDRE                                         r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/enq_ptr_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.100     2.442 r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/enq_ptr_value_reg/Q
                         net (fo=77, routed)          0.262     2.704    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/ADDRD0
    SLICE_X42Y17         RAMD32                                       r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.079     2.756    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/WCLK
    SLICE_X42Y17         RAMD32                                       r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMB/CLK
                         clock pessimism             -0.403     2.353    
    SLICE_X42Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.650    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/enq_ptr_value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.100ns (27.643%)  route 0.262ns (72.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.820     2.342    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/clk_out1
    SLICE_X43Y16         FDRE                                         r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/enq_ptr_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.100     2.442 r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/enq_ptr_value_reg/Q
                         net (fo=77, routed)          0.262     2.704    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/ADDRD0
    SLICE_X42Y17         RAMD32                                       r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.079     2.756    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/WCLK
    SLICE_X42Y17         RAMD32                                       r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMB_D1/CLK
                         clock pessimism             -0.403     2.353    
    SLICE_X42Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.650    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/enq_ptr_value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.100ns (27.643%)  route 0.262ns (72.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.820     2.342    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/clk_out1
    SLICE_X43Y16         FDRE                                         r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/enq_ptr_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.100     2.442 r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/enq_ptr_value_reg/Q
                         net (fo=77, routed)          0.262     2.704    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/ADDRD0
    SLICE_X42Y17         RAMD32                                       r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.079     2.756    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/WCLK
    SLICE_X42Y17         RAMD32                                       r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMC/CLK
                         clock pessimism             -0.403     2.353    
    SLICE_X42Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.650    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/enq_ptr_value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.100ns (27.643%)  route 0.262ns (72.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.820     2.342    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/clk_out1
    SLICE_X43Y16         FDRE                                         r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/enq_ptr_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.100     2.442 r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/enq_ptr_value_reg/Q
                         net (fo=77, routed)          0.262     2.704    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/ADDRD0
    SLICE_X42Y17         RAMD32                                       r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.079     2.756    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/WCLK
    SLICE_X42Y17         RAMD32                                       r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMC_D1/CLK
                         clock pessimism             -0.403     2.353    
    SLICE_X42Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.650    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/enq_ptr_value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.100ns (27.643%)  route 0.262ns (72.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.820     2.342    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/clk_out1
    SLICE_X43Y16         FDRE                                         r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/enq_ptr_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.100     2.442 r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/enq_ptr_value_reg/Q
                         net (fo=77, routed)          0.262     2.704    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/ADDRD0
    SLICE_X42Y17         RAMS32                                       r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.079     2.756    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/WCLK
    SLICE_X42Y17         RAMS32                                       r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMD/CLK
                         clock pessimism             -0.403     2.353    
    SLICE_X42Y17         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.297     2.650    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/enq_ptr_value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.100ns (27.643%)  route 0.262ns (72.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.820     2.342    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/clk_out1
    SLICE_X43Y16         FDRE                                         r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/enq_ptr_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.100     2.442 r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/enq_ptr_value_reg/Q
                         net (fo=77, routed)          0.262     2.704    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/ADDRD0
    SLICE_X42Y17         RAMS32                                       r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.079     2.756    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/WCLK
    SLICE_X42Y17         RAMS32                                       r  chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMD_D1/CLK
                         clock pessimism             -0.403     2.353    
    SLICE_X42Y17         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.297     2.650    chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/wb_reg_pc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mtval_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.146ns (54.295%)  route 0.123ns (45.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.833     2.355    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/clk_out1
    SLICE_X34Y49         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/wb_reg_pc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.118     2.473 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/wb_reg_pc_reg[18]/Q
                         net (fo=4, routed)           0.123     2.596    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mtval_reg[31]_0[17]
    SLICE_X33Y50         LUT6 (Prop_lut6_I2_O)        0.028     2.624 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mtval[18]_i_1/O
                         net (fo=1, routed)           0.000     2.624    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mtval[18]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mtval_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.025     2.702    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/clk_out1
    SLICE_X33Y50         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mtval_reg[18]/C
                         clock pessimism             -0.203     2.499    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.061     2.560    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mtval_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/refill_paddr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0/tag_array_0_ext/mem_0_0/ram_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_harnessSysPLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.091ns (35.255%)  route 0.167ns (64.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.794ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.822     2.344    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/clk_out1
    SLICE_X33Y22         FDRE                                         r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/refill_paddr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.091     2.435 r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/refill_paddr_reg[26]/Q
                         net (fo=2, routed)           0.167     2.602    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0/tag_array_0_ext/mem_0_0/Q[20]
    RAMB18_X2Y8          RAMB18E1                                     r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0/tag_array_0_ext/mem_0_0/ram_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.117     2.794    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0/tag_array_0_ext/mem_0_0/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0/tag_array_0_ext/mem_0_0/ram_reg/CLKBWRCLK
                         clock pessimism             -0.383     2.410    
    RAMB18_X2Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[14])
                                                      0.117     2.527    chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0/tag_array_0_ext/mem_0_0/ram_reg
  -------------------------------------------------------------------
                         required time                         -2.527    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_harnessSysPLL
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB36_X2Y2      chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB36_X2Y3      chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB36_X1Y2      chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB36_X1Y4      chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB36_X1Y3      chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0_0/data_arrays_0_0_ext/mem_0_0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         20.000      17.505     RAMB18_X2Y8      chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0/tag_array_0_ext/mem_0_0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         20.000      17.505     RAMB18_X2Y8      chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0/tag_array_0_ext/mem_0_0/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         20.000      17.817     RAMB36_X4Y0      bram/U0/gint_inst.xpm_spram_mem_gen.xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         20.000      17.817     RAMB36_X2Y1      bram/U0/gint_inst.xpm_spram_mem_gen.xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         20.000      17.817     RAMB36_X4Y1      bram/U0/gint_inst.xpm_spram_mem_gen.xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_1_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X52Y4      chiptop0/system/axi4yank/Queue/ram_ext/Memory_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X52Y4      chiptop0/system/axi4yank/Queue/ram_ext/Memory_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X52Y4      chiptop0/system/axi4yank/Queue/ram_ext/Memory_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X52Y4      chiptop0/system/axi4yank/Queue/ram_ext/Memory_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X52Y4      chiptop0/system/axi4yank/Queue/ram_ext/Memory_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X52Y4      chiptop0/system/axi4yank/Queue/ram_ext/Memory_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X52Y4      chiptop0/system/axi4yank/Queue/ram_ext/Memory_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X52Y4      chiptop0/system/axi4yank/Queue/ram_ext/Memory_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X52Y4      chiptop0/system/axi4yank/Queue/ram_ext/Memory_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X52Y4      chiptop0/system/axi4yank/Queue/ram_ext/Memory_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X52Y4      chiptop0/system/axi4yank/Queue/ram_ext/Memory_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X52Y4      chiptop0/system/axi4yank/Queue/ram_ext/Memory_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X52Y4      chiptop0/system/axi4yank/Queue/ram_ext/Memory_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X52Y4      chiptop0/system/axi4yank/Queue/ram_ext/Memory_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X52Y4      chiptop0/system/axi4yank/Queue/ram_ext/Memory_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X52Y4      chiptop0/system/axi4yank/Queue/ram_ext/Memory_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X52Y4      chiptop0/system/axi4yank/Queue/ram_ext/Memory_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X52Y4      chiptop0/system/axi4yank/Queue/ram_ext/Memory_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X52Y4      chiptop0/system/axi4yank/Queue/ram_ext/Memory_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X52Y4      chiptop0/system/axi4yank/Queue/ram_ext/Memory_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_harnessSysPLL
  To Clock:  clkfbout_harnessSysPLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_harnessSysPLL
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { harnessSysPLL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         5.000       3.400      BUFGCTRL_X0Y3    harnessSysPLL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  harnessSysPLL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  harnessSysPLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  harnessSysPLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  harnessSysPLL/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  JTCK
  To Clock:  JTCK

Setup :            0  Failing Endpoints,  Worst Slack       47.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.467ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 0.322ns (16.053%)  route 1.684ns (83.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 55.370 - 50.000 ) 
    Source Clock Delay      (SCD):    5.732ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.471 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.261     5.732    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.269     6.001 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.874     6.875    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y3           LUT1 (Prop_lut1_I0_O)        0.053     6.928 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.810     7.738    chiptop0/system/dtm/tapIO_controllerInternal/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X4Y10          FDCE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    AL31                                              0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    50.639 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469    53.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    53.221 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.149    55.370    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X4Y10          FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg/C  (IS_INVERTED)
                         clock pessimism              0.340    55.710    
                         clock uncertainty           -0.252    55.457    
    SLICE_X4Y10          FDCE (Recov_fdce_C_CLR)     -0.253    55.204    chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg
  -------------------------------------------------------------------
                         required time                         55.204    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                 47.467    

Slack (MET) :             47.629ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[0]/PRE
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.322ns (17.187%)  route 1.551ns (82.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 55.370 - 50.000 ) 
    Source Clock Delay      (SCD):    5.732ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.471 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.261     5.732    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.269     6.001 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.874     6.875    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y3           LUT1 (Prop_lut1_I0_O)        0.053     6.928 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.678     7.605    chiptop0/system/dtm/tapIO_controllerInternal/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X2Y9           FDPE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    AL31                                              0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    50.639 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469    53.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    53.221 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.149    55.370    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X2Y9           FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.340    55.710    
                         clock uncertainty           -0.252    55.457    
    SLICE_X2Y9           FDPE (Recov_fdpe_C_PRE)     -0.223    55.234    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[0]
  -------------------------------------------------------------------
                         required time                         55.234    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 47.629    

Slack (MET) :             47.629ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.322ns (17.187%)  route 1.551ns (82.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 55.370 - 50.000 ) 
    Source Clock Delay      (SCD):    5.732ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.471 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.261     5.732    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.269     6.001 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.874     6.875    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y3           LUT1 (Prop_lut1_I0_O)        0.053     6.928 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.678     7.605    chiptop0/system/dtm/tapIO_controllerInternal/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X2Y9           FDCE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    AL31                                              0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    50.639 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469    53.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    53.221 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.149    55.370    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X2Y9           FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.340    55.710    
                         clock uncertainty           -0.252    55.457    
    SLICE_X2Y9           FDCE (Recov_fdce_C_CLR)     -0.223    55.234    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[2]
  -------------------------------------------------------------------
                         required time                         55.234    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 47.629    

Slack (MET) :             47.629ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[4]/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.322ns (17.187%)  route 1.551ns (82.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 55.370 - 50.000 ) 
    Source Clock Delay      (SCD):    5.732ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.471 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.261     5.732    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.269     6.001 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.874     6.875    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y3           LUT1 (Prop_lut1_I0_O)        0.053     6.928 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.678     7.605    chiptop0/system/dtm/tapIO_controllerInternal/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X2Y9           FDCE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    AL31                                              0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    50.639 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469    53.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    53.221 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.149    55.370    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X2Y9           FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.340    55.710    
                         clock uncertainty           -0.252    55.457    
    SLICE_X2Y9           FDCE (Recov_fdce_C_CLR)     -0.223    55.234    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[4]
  -------------------------------------------------------------------
                         required time                         55.234    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 47.629    

Slack (MET) :             47.665ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.322ns (17.187%)  route 1.551ns (82.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 55.370 - 50.000 ) 
    Source Clock Delay      (SCD):    5.732ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.471 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.261     5.732    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.269     6.001 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.874     6.875    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y3           LUT1 (Prop_lut1_I0_O)        0.053     6.928 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.678     7.605    chiptop0/system/dtm/tapIO_controllerInternal/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X2Y9           FDCE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    AL31                                              0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    50.639 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469    53.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    53.221 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.149    55.370    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X2Y9           FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.340    55.710    
                         clock uncertainty           -0.252    55.457    
    SLICE_X2Y9           FDCE (Recov_fdce_C_CLR)     -0.187    55.270    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[1]
  -------------------------------------------------------------------
                         required time                         55.270    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 47.665    

Slack (MET) :             47.665ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK fall@50.000ns - JTCK rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.322ns (17.187%)  route 1.551ns (82.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 55.370 - 50.000 ) 
    Source Clock Delay      (SCD):    5.732ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.471 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.261     5.732    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.269     6.001 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.874     6.875    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y3           LUT1 (Prop_lut1_I0_O)        0.053     6.928 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.678     7.605    chiptop0/system/dtm/tapIO_controllerInternal/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X2Y9           FDCE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK fall edge)      50.000    50.000 f  
    AL31                                              0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    50.639 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469    53.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    53.221 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.149    55.370    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X2Y9           FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.340    55.710    
                         clock uncertainty           -0.252    55.457    
    SLICE_X2Y9           FDCE (Recov_fdce_C_CLR)     -0.187    55.270    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]
  -------------------------------------------------------------------
                         required time                         55.270    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 47.665    

Slack (MET) :             97.505ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/PRE
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.322ns (16.072%)  route 1.681ns (83.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 105.370 - 100.000 ) 
    Source Clock Delay      (SCD):    5.732ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.471 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.261     5.732    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.269     6.001 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.874     6.875    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y3           LUT1 (Prop_lut1_I0_O)        0.053     6.928 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.808     7.735    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X5Y10          FDPE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    AL31                                              0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639   100.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469   103.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   103.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.149   105.370    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y10          FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/C
                         clock pessimism              0.340   105.710    
                         clock uncertainty           -0.252   105.457    
    SLICE_X5Y10          FDPE (Recov_fdpe_C_PRE)     -0.217   105.240    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]
  -------------------------------------------------------------------
                         required time                        105.240    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                 97.505    

Slack (MET) :             97.505ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/PRE
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.322ns (16.072%)  route 1.681ns (83.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 105.370 - 100.000 ) 
    Source Clock Delay      (SCD):    5.732ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.471 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.261     5.732    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.269     6.001 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.874     6.875    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y3           LUT1 (Prop_lut1_I0_O)        0.053     6.928 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.808     7.735    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X5Y10          FDPE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    AL31                                              0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639   100.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469   103.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   103.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.149   105.370    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y10          FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/C
                         clock pessimism              0.340   105.710    
                         clock uncertainty           -0.252   105.457    
    SLICE_X5Y10          FDPE (Recov_fdpe_C_PRE)     -0.217   105.240    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]
  -------------------------------------------------------------------
                         required time                        105.240    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                 97.505    

Slack (MET) :             97.505ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/PRE
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.322ns (16.072%)  route 1.681ns (83.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 105.370 - 100.000 ) 
    Source Clock Delay      (SCD):    5.732ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.471 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.261     5.732    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.269     6.001 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.874     6.875    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y3           LUT1 (Prop_lut1_I0_O)        0.053     6.928 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.808     7.735    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X5Y10          FDPE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    AL31                                              0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639   100.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469   103.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   103.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.149   105.370    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y10          FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/C
                         clock pessimism              0.340   105.710    
                         clock uncertainty           -0.252   105.457    
    SLICE_X5Y10          FDPE (Recov_fdpe_C_PRE)     -0.217   105.240    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]
  -------------------------------------------------------------------
                         required time                        105.240    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                 97.505    

Slack (MET) :             97.505ns  (required time - arrival time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/PRE
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.322ns (16.072%)  route 1.681ns (83.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 105.370 - 100.000 ) 
    Source Clock Delay      (SCD):    5.732ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.471 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.261     5.732    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.269     6.001 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.874     6.875    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y3           LUT1 (Prop_lut1_I0_O)        0.053     6.928 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.808     7.735    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X5Y10          FDPE                                         f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    AL31                                              0.000   100.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000   100.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639   100.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469   103.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113   103.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.149   105.370    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y10          FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/C
                         clock pessimism              0.340   105.710    
                         clock uncertainty           -0.252   105.457    
    SLICE_X5Y10          FDPE (Recov_fdpe_C_PRE)     -0.217   105.240    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]
  -------------------------------------------------------------------
                         required time                        105.240    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                 97.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.128ns (21.020%)  route 0.481ns (78.980%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.864     2.142    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.100     2.242 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.333     2.575    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.028     2.603 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3/O
                         net (fo=9, routed)           0.148     2.751    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg_1
    SLICE_X2Y0           FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.130     2.649    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X2Y0           FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism             -0.491     2.158    
    SLICE_X2Y0           FDCE (Remov_fdce_C_CLR)     -0.050     2.108    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.128ns (21.020%)  route 0.481ns (78.980%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.864     2.142    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.100     2.242 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.333     2.575    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.028     2.603 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3/O
                         net (fo=9, routed)           0.148     2.751    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg_1
    SLICE_X2Y0           FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.130     2.649    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X2Y0           FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/C
                         clock pessimism             -0.491     2.158    
    SLICE_X2Y0           FDCE (Remov_fdce_C_CLR)     -0.050     2.108    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.128ns (21.020%)  route 0.481ns (78.980%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.864     2.142    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.100     2.242 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.333     2.575    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.028     2.603 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3/O
                         net (fo=9, routed)           0.148     2.751    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg_1
    SLICE_X2Y0           FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.130     2.649    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X2Y0           FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/C
                         clock pessimism             -0.491     2.158    
    SLICE_X2Y0           FDCE (Remov_fdce_C_CLR)     -0.050     2.108    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.128ns (19.163%)  route 0.540ns (80.837%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.864     2.142    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.100     2.242 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.333     2.575    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.028     2.603 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3/O
                         net (fo=9, routed)           0.207     2.810    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X1Y0           FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.130     2.649    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X1Y0           FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism             -0.469     2.180    
    SLICE_X1Y0           FDCE (Remov_fdce_C_CLR)     -0.069     2.111    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.128ns (19.163%)  route 0.540ns (80.837%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.864     2.142    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.100     2.242 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.333     2.575    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.028     2.603 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3/O
                         net (fo=9, routed)           0.207     2.810    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X1Y0           FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.130     2.649    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X1Y0           FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/C
                         clock pessimism             -0.469     2.180    
    SLICE_X1Y0           FDCE (Remov_fdce_C_CLR)     -0.069     2.111    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.128ns (19.163%)  route 0.540ns (80.837%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.864     2.142    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.100     2.242 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.333     2.575    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.028     2.603 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3/O
                         net (fo=9, routed)           0.207     2.810    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X1Y0           FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.130     2.649    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X1Y0           FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/C
                         clock pessimism             -0.469     2.180    
    SLICE_X1Y0           FDCE (Remov_fdce_C_CLR)     -0.069     2.111    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.128ns (19.710%)  route 0.521ns (80.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.864     2.142    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.100     2.242 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.391     2.633    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y3           LUT1 (Prop_lut1_I0_O)        0.028     2.661 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.131     2.792    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X4Y3           FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.129     2.648    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X4Y3           FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/sync_0_reg/C
                         clock pessimism             -0.491     2.157    
    SLICE_X4Y3           FDCE (Remov_fdce_C_CLR)     -0.069     2.088    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.128ns (19.710%)  route 0.521ns (80.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.864     2.142    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.100     2.242 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.391     2.633    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y3           LUT1 (Prop_lut1_I0_O)        0.028     2.661 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.131     2.792    chiptop0/system/tlDM/dmOuter/dmOuter/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X4Y3           FDCE                                         f  chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.129     2.648    chiptop0/system/tlDM/dmOuter/dmOuter/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X4Y3           FDCE                                         r  chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg/C
                         clock pessimism             -0.491     2.157    
    SLICE_X4Y3           FDCE (Remov_fdce_C_CLR)     -0.069     2.088    chiptop0/system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/dmOuter/hrmaskReg_0_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.128ns (19.710%)  route 0.521ns (80.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.864     2.142    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.100     2.242 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.391     2.633    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y3           LUT1 (Prop_lut1_I0_O)        0.028     2.661 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.131     2.792    chiptop0/system/tlDM/dmOuter/dmOuter/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X4Y3           FDCE                                         f  chiptop0/system/tlDM/dmOuter/dmOuter/hrmaskReg_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.129     2.648    chiptop0/system/tlDM/dmOuter/dmOuter/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X4Y3           FDCE                                         r  chiptop0/system/tlDM/dmOuter/dmOuter/hrmaskReg_0_reg/C
                         clock pessimism             -0.491     2.157    
    SLICE_X4Y3           FDCE (Remov_fdce_C_CLR)     -0.069     2.088    chiptop0/system/tlDM/dmOuter/dmOuter/hrmaskReg_0_reg
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/x1_a_source/ready_reg_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.128ns (17.531%)  route 0.602ns (82.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.864     2.142    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.100     2.242 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.391     2.633    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y3           LUT1 (Prop_lut1_I0_O)        0.028     2.661 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.211     2.872    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X2Y4           FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/ready_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.129     2.648    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/ready_reg_reg/C
                         clock pessimism             -0.491     2.157    
    SLICE_X2Y4           FDCE (Remov_fdce_C_CLR)     -0.050     2.107    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/ready_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.765    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_harnessSysPLL
  To Clock:  clk_out1_harnessSysPLL

Setup :            0  Failing Endpoints,  Worst Slack       10.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.240ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/spiClockDomainWrapper/spi_0/intsource/reg_0/reg_0_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        9.301ns  (logic 0.322ns (3.462%)  route 8.979ns (96.538%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.454ns = ( 25.454 - 20.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.119     5.877    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y25         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.269     6.146 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=167, routed)         3.113     9.260    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X70Y4          LUT1 (Prop_lut1_I0_O)        0.053     9.313 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/readys_mask[1]_i_1__1/O
                         net (fo=1725, routed)        5.866    15.179    chiptop0/system/spiClockDomainWrapper/spi_0/intsource/reg_0/reg_0_reg_2
    SLICE_X65Y45         FDCE                                         f  chiptop0/system/spiClockDomainWrapper/spi_0/intsource/reg_0/reg_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    AL29                                              0.000    20.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934    20.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469    23.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    23.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060    25.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821    20.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648    23.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.938    25.454    chiptop0/system/spiClockDomainWrapper/spi_0/intsource/reg_0/clk_out1
    SLICE_X65Y45         FDCE                                         r  chiptop0/system/spiClockDomainWrapper/spi_0/intsource/reg_0/reg_0_reg/C
                         clock pessimism              0.330    25.784    
                         clock uncertainty           -0.111    25.674    
    SLICE_X65Y45         FDCE (Recov_fdce_C_CLR)     -0.255    25.419    chiptop0/system/spiClockDomainWrapper/spi_0/intsource/reg_0/reg_0_reg
  -------------------------------------------------------------------
                         required time                         25.419    
                         arrival time                         -15.179    
  -------------------------------------------------------------------
                         slack                                 10.240    

Slack (MET) :             10.765ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_fbus_in_async/sink/ridx_ridx_bin_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        9.012ns  (logic 0.322ns (3.573%)  route 8.690ns (96.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.662ns = ( 25.662 - 20.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.119     5.877    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y25         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.269     6.146 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=167, routed)         3.113     9.260    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X70Y4          LUT1 (Prop_lut1_I0_O)        0.053     9.313 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/readys_mask[1]_i_1__1/O
                         net (fo=1725, routed)        5.577    14.889    chiptop0/system/subsystem_fbus_in_async/sink/sync_0_reg_1
    SLICE_X2Y14          FDCE                                         f  chiptop0/system/subsystem_fbus_in_async/sink/ridx_ridx_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    AL29                                              0.000    20.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934    20.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469    23.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    23.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060    25.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821    20.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648    23.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.146    25.662    chiptop0/system/subsystem_fbus_in_async/sink/clk_out1
    SLICE_X2Y14          FDCE                                         r  chiptop0/system/subsystem_fbus_in_async/sink/ridx_ridx_bin_reg[1]/C
                         clock pessimism              0.330    25.992    
                         clock uncertainty           -0.111    25.882    
    SLICE_X2Y14          FDCE (Recov_fdce_C_CLR)     -0.228    25.654    chiptop0/system/subsystem_fbus_in_async/sink/ridx_ridx_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         25.654    
                         arrival time                         -14.889    
  -------------------------------------------------------------------
                         slack                                 10.765    

Slack (MET) :             10.801ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_fbus_in_async/sink/ridx_ridx_bin_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        9.012ns  (logic 0.322ns (3.573%)  route 8.690ns (96.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.662ns = ( 25.662 - 20.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.119     5.877    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y25         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.269     6.146 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=167, routed)         3.113     9.260    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X70Y4          LUT1 (Prop_lut1_I0_O)        0.053     9.313 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/readys_mask[1]_i_1__1/O
                         net (fo=1725, routed)        5.577    14.889    chiptop0/system/subsystem_fbus_in_async/sink/sync_0_reg_1
    SLICE_X2Y14          FDCE                                         f  chiptop0/system/subsystem_fbus_in_async/sink/ridx_ridx_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    AL29                                              0.000    20.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934    20.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469    23.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    23.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060    25.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821    20.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648    23.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.146    25.662    chiptop0/system/subsystem_fbus_in_async/sink/clk_out1
    SLICE_X2Y14          FDCE                                         r  chiptop0/system/subsystem_fbus_in_async/sink/ridx_ridx_bin_reg[0]/C
                         clock pessimism              0.330    25.992    
                         clock uncertainty           -0.111    25.882    
    SLICE_X2Y14          FDCE (Recov_fdce_C_CLR)     -0.192    25.690    chiptop0/system/subsystem_fbus_in_async/sink/ridx_ridx_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         25.690    
                         arrival time                         -14.889    
  -------------------------------------------------------------------
                         slack                                 10.801    

Slack (MET) :             10.801ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_fbus_in_async/sink/ridx_ridx_bin_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        9.012ns  (logic 0.322ns (3.573%)  route 8.690ns (96.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.662ns = ( 25.662 - 20.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.119     5.877    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y25         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.269     6.146 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=167, routed)         3.113     9.260    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X70Y4          LUT1 (Prop_lut1_I0_O)        0.053     9.313 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/readys_mask[1]_i_1__1/O
                         net (fo=1725, routed)        5.577    14.889    chiptop0/system/subsystem_fbus_in_async/sink/sync_0_reg_1
    SLICE_X2Y14          FDCE                                         f  chiptop0/system/subsystem_fbus_in_async/sink/ridx_ridx_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    AL29                                              0.000    20.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934    20.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469    23.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    23.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060    25.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821    20.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648    23.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.146    25.662    chiptop0/system/subsystem_fbus_in_async/sink/clk_out1
    SLICE_X2Y14          FDCE                                         r  chiptop0/system/subsystem_fbus_in_async/sink/ridx_ridx_bin_reg[2]/C
                         clock pessimism              0.330    25.992    
                         clock uncertainty           -0.111    25.882    
    SLICE_X2Y14          FDCE (Recov_fdce_C_CLR)     -0.192    25.690    chiptop0/system/subsystem_fbus_in_async/sink/ridx_ridx_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         25.690    
                         arrival time                         -14.889    
  -------------------------------------------------------------------
                         slack                                 10.801    

Slack (MET) :             10.801ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_fbus_in_async/sink/ridx_ridx_bin_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        9.012ns  (logic 0.322ns (3.573%)  route 8.690ns (96.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.662ns = ( 25.662 - 20.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.119     5.877    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y25         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.269     6.146 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=167, routed)         3.113     9.260    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X70Y4          LUT1 (Prop_lut1_I0_O)        0.053     9.313 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/readys_mask[1]_i_1__1/O
                         net (fo=1725, routed)        5.577    14.889    chiptop0/system/subsystem_fbus_in_async/sink/sync_0_reg_1
    SLICE_X2Y14          FDCE                                         f  chiptop0/system/subsystem_fbus_in_async/sink/ridx_ridx_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    AL29                                              0.000    20.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934    20.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469    23.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    23.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060    25.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821    20.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648    23.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.146    25.662    chiptop0/system/subsystem_fbus_in_async/sink/clk_out1
    SLICE_X2Y14          FDCE                                         r  chiptop0/system/subsystem_fbus_in_async/sink/ridx_ridx_bin_reg[3]/C
                         clock pessimism              0.330    25.992    
                         clock uncertainty           -0.111    25.882    
    SLICE_X2Y14          FDCE (Recov_fdce_C_CLR)     -0.192    25.690    chiptop0/system/subsystem_fbus_in_async/sink/ridx_ridx_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         25.690    
                         arrival time                         -14.889    
  -------------------------------------------------------------------
                         slack                                 10.801    

Slack (MET) :             10.801ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_fbus_in_async/sink/valid_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        9.012ns  (logic 0.322ns (3.573%)  route 8.690ns (96.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.662ns = ( 25.662 - 20.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.119     5.877    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y25         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.269     6.146 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=167, routed)         3.113     9.260    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X70Y4          LUT1 (Prop_lut1_I0_O)        0.053     9.313 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/readys_mask[1]_i_1__1/O
                         net (fo=1725, routed)        5.577    14.889    chiptop0/system/subsystem_fbus_in_async/sink/sync_0_reg_1
    SLICE_X2Y14          FDCE                                         f  chiptop0/system/subsystem_fbus_in_async/sink/valid_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    AL29                                              0.000    20.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934    20.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469    23.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    23.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060    25.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821    20.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648    23.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.146    25.662    chiptop0/system/subsystem_fbus_in_async/sink/clk_out1
    SLICE_X2Y14          FDCE                                         r  chiptop0/system/subsystem_fbus_in_async/sink/valid_reg_reg/C
                         clock pessimism              0.330    25.992    
                         clock uncertainty           -0.111    25.882    
    SLICE_X2Y14          FDCE (Recov_fdce_C_CLR)     -0.192    25.690    chiptop0/system/subsystem_fbus_in_async/sink/valid_reg_reg
  -------------------------------------------------------------------
                         required time                         25.690    
                         arrival time                         -14.889    
  -------------------------------------------------------------------
                         slack                                 10.801    

Slack (MET) :             10.982ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_fbus_out_async/source/widx_gray_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        8.769ns  (logic 0.322ns (3.672%)  route 8.447ns (96.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.664ns = ( 25.664 - 20.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.119     5.877    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y25         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.269     6.146 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=167, routed)         3.113     9.260    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X70Y4          LUT1 (Prop_lut1_I0_O)        0.053     9.313 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/readys_mask[1]_i_1__1/O
                         net (fo=1725, routed)        5.334    14.646    chiptop0/system/subsystem_fbus_out_async/source/ready_reg_reg_1
    SLICE_X7Y10          FDCE                                         f  chiptop0/system/subsystem_fbus_out_async/source/widx_gray_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    AL29                                              0.000    20.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934    20.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469    23.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    23.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060    25.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821    20.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648    23.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.148    25.664    chiptop0/system/subsystem_fbus_out_async/source/clk_out1
    SLICE_X7Y10          FDCE                                         r  chiptop0/system/subsystem_fbus_out_async/source/widx_gray_reg[3]/C
                         clock pessimism              0.330    25.994    
                         clock uncertainty           -0.111    25.884    
    SLICE_X7Y10          FDCE (Recov_fdce_C_CLR)     -0.255    25.629    chiptop0/system/subsystem_fbus_out_async/source/widx_gray_reg[3]
  -------------------------------------------------------------------
                         required time                         25.629    
                         arrival time                         -14.646    
  -------------------------------------------------------------------
                         slack                                 10.982    

Slack (MET) :             10.982ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_fbus_out_async/source/widx_widx_bin_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        8.769ns  (logic 0.322ns (3.672%)  route 8.447ns (96.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.664ns = ( 25.664 - 20.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.119     5.877    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y25         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.269     6.146 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=167, routed)         3.113     9.260    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X70Y4          LUT1 (Prop_lut1_I0_O)        0.053     9.313 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/readys_mask[1]_i_1__1/O
                         net (fo=1725, routed)        5.334    14.646    chiptop0/system/subsystem_fbus_out_async/source/ready_reg_reg_1
    SLICE_X7Y10          FDCE                                         f  chiptop0/system/subsystem_fbus_out_async/source/widx_widx_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    AL29                                              0.000    20.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934    20.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469    23.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    23.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060    25.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821    20.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648    23.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.148    25.664    chiptop0/system/subsystem_fbus_out_async/source/clk_out1
    SLICE_X7Y10          FDCE                                         r  chiptop0/system/subsystem_fbus_out_async/source/widx_widx_bin_reg[2]/C
                         clock pessimism              0.330    25.994    
                         clock uncertainty           -0.111    25.884    
    SLICE_X7Y10          FDCE (Recov_fdce_C_CLR)     -0.255    25.629    chiptop0/system/subsystem_fbus_out_async/source/widx_widx_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         25.629    
                         arrival time                         -14.646    
  -------------------------------------------------------------------
                         slack                                 10.982    

Slack (MET) :             10.987ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/reg_0_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        8.615ns  (logic 0.322ns (3.738%)  route 8.293ns (96.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.452ns = ( 25.452 - 20.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.119     5.877    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y25         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.269     6.146 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=167, routed)         3.113     9.260    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X70Y4          LUT1 (Prop_lut1_I0_O)        0.053     9.313 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/readys_mask[1]_i_1__1/O
                         net (fo=1725, routed)        5.180    14.493    chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/reg_0_reg_1
    SLICE_X66Y39         FDCE                                         f  chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/reg_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    AL29                                              0.000    20.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934    20.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469    23.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    23.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060    25.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821    20.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648    23.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.936    25.452    chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/clk_out1
    SLICE_X66Y39         FDCE                                         r  chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/reg_0_reg/C
                         clock pessimism              0.330    25.782    
                         clock uncertainty           -0.111    25.672    
    SLICE_X66Y39         FDCE (Recov_fdce_C_CLR)     -0.192    25.480    chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/reg_0_reg
  -------------------------------------------------------------------
                         required time                         25.480    
                         arrival time                         -14.493    
  -------------------------------------------------------------------
                         slack                                 10.987    

Slack (MET) :             11.203ns  (required time - arrival time)
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/subsystem_fbus_out_async/source/ready_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_harnessSysPLL rise@20.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 0.322ns (3.767%)  route 8.226ns (96.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.663ns = ( 25.663 - 20.000 ) 
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.119     5.877    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y25         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.269     6.146 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=167, routed)         3.113     9.260    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X70Y4          LUT1 (Prop_lut1_I0_O)        0.053     9.313 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/readys_mask[1]_i_1__1/O
                         net (fo=1725, routed)        5.112    14.425    chiptop0/system/subsystem_fbus_out_async/source/ready_reg_reg_1
    SLICE_X8Y10          FDCE                                         f  chiptop0/system/subsystem_fbus_out_async/source/ready_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                     20.000    20.000 r  
    AL29                                              0.000    20.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000    20.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934    20.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469    23.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    23.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060    25.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821    20.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648    23.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.147    25.663    chiptop0/system/subsystem_fbus_out_async/source/clk_out1
    SLICE_X8Y10          FDCE                                         r  chiptop0/system/subsystem_fbus_out_async/source/ready_reg_reg/C
                         clock pessimism              0.330    25.993    
                         clock uncertainty           -0.111    25.883    
    SLICE_X8Y10          FDCE (Recov_fdce_C_CLR)     -0.255    25.628    chiptop0/system/subsystem_fbus_out_async/source/ready_reg_reg
  -------------------------------------------------------------------
                         required time                         25.628    
                         arrival time                         -14.425    
  -------------------------------------------------------------------
                         slack                                 11.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dutWrangler/deglitched_deglitch/reg_0_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.118ns (38.696%)  route 0.187ns (61.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    2.254ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.732     2.254    dutWrangler/deglitched_deglitch/clk_out1
    SLICE_X68Y28         FDPE                                         r  dutWrangler/deglitched_deglitch/reg_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y28         FDPE (Prop_fdpe_C_Q)         0.118     2.372 f  dutWrangler/deglitched_deglitch/reg_0_reg/Q
                         net (fo=3, routed)           0.187     2.559    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/reg_0
    SLICE_X70Y28         FDCE                                         f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.991     2.668    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X70Y28         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                         clock pessimism             -0.402     2.266    
    SLICE_X70Y28         FDCE (Remov_fdce_C_CLR)     -0.050     2.216    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dutWrangler/deglitched_deglitch/reg_0_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.118ns (38.696%)  route 0.187ns (61.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    2.254ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.732     2.254    dutWrangler/deglitched_deglitch/clk_out1
    SLICE_X68Y28         FDPE                                         r  dutWrangler/deglitched_deglitch/reg_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y28         FDPE (Prop_fdpe_C_Q)         0.118     2.372 f  dutWrangler/deglitched_deglitch/reg_0_reg/Q
                         net (fo=3, routed)           0.187     2.559    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/reg_0
    SLICE_X70Y28         FDCE                                         f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.991     2.668    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X70Y28         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/C
                         clock pessimism             -0.402     2.266    
    SLICE_X70Y28         FDCE (Remov_fdce_C_CLR)     -0.050     2.216    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dutWrangler/deglitched_deglitch/reg_0_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.118ns (38.696%)  route 0.187ns (61.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    2.254ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.732     2.254    dutWrangler/deglitched_deglitch/clk_out1
    SLICE_X68Y28         FDPE                                         r  dutWrangler/deglitched_deglitch/reg_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y28         FDPE (Prop_fdpe_C_Q)         0.118     2.372 f  dutWrangler/deglitched_deglitch/reg_0_reg/Q
                         net (fo=3, routed)           0.187     2.559    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/reg_0
    SLICE_X70Y28         FDCE                                         f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.991     2.668    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X70Y28         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/C
                         clock pessimism             -0.402     2.266    
    SLICE_X70Y28         FDCE (Remov_fdce_C_CLR)     -0.050     2.216    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.146ns (34.134%)  route 0.282ns (65.866%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.254ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.732     2.254    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X70Y28         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y28         FDCE (Prop_fdce_C_Q)         0.118     2.372 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=1, routed)           0.139     2.511    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X70Y28         LUT1 (Prop_lut1_I0_O)        0.028     2.539 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__2/O
                         net (fo=3, routed)           0.142     2.682    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/reset__0
    SLICE_X70Y29         FDCE                                         f  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.992     2.669    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X70Y29         FDCE                                         r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                         clock pessimism             -0.402     2.267    
    SLICE_X70Y29         FDCE (Remov_fdce_C_CLR)     -0.050     2.217    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.146ns (34.134%)  route 0.282ns (65.866%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.254ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.732     2.254    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X70Y28         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y28         FDCE (Prop_fdce_C_Q)         0.118     2.372 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=1, routed)           0.139     2.511    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X70Y28         LUT1 (Prop_lut1_I0_O)        0.028     2.539 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__2/O
                         net (fo=3, routed)           0.142     2.682    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/reset__0
    SLICE_X70Y29         FDCE                                         f  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.992     2.669    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X70Y29         FDCE                                         r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/C
                         clock pessimism             -0.402     2.267    
    SLICE_X70Y29         FDCE (Remov_fdce_C_CLR)     -0.050     2.217    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.146ns (34.134%)  route 0.282ns (65.866%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.254ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.732     2.254    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X70Y28         FDCE                                         r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y28         FDCE (Prop_fdce_C_Q)         0.118     2.372 r  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=1, routed)           0.139     2.511    dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X70Y28         LUT1 (Prop_lut1_I0_O)        0.028     2.539 f  dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/sync_2_i_1__2/O
                         net (fo=3, routed)           0.142     2.682    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/reset__0
    SLICE_X70Y29         FDCE                                         f  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.992     2.669    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X70Y29         FDCE                                         r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/C
                         clock pessimism             -0.402     2.267    
    SLICE_X70Y29         FDCE (Remov_fdce_C_CLR)     -0.050     2.217    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.146ns (24.336%)  route 0.454ns (75.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.255ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.733     2.255    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X70Y29         FDCE                                         r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y29         FDCE (Prop_fdce_C_Q)         0.118     2.373 r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=1, routed)           0.139     2.512    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_n_0
    SLICE_X70Y29         LUT1 (Prop_lut1_I0_O)        0.028     2.540 f  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/reg_0_i_2__2/O
                         net (fo=4, routed)           0.315     2.855    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/_harnessBinderReset_catcher_io_sync_reset
    SLICE_X55Y29         FDCE                                         f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.026     2.703    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X55Y29         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/C
                         clock pessimism             -0.383     2.320    
    SLICE_X55Y29         FDCE (Remov_fdce_C_CLR)     -0.069     2.251    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.146ns (24.336%)  route 0.454ns (75.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.255ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.733     2.255    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X70Y29         FDCE                                         r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y29         FDCE (Prop_fdce_C_Q)         0.118     2.373 r  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=1, routed)           0.139     2.512    harnessBinderReset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_n_0
    SLICE_X70Y29         LUT1 (Prop_lut1_I0_O)        0.028     2.540 f  harnessBinderReset_catcher/io_sync_reset_chain/output_chain/reg_0_i_2__2/O
                         net (fo=4, routed)           0.315     2.855    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/_harnessBinderReset_catcher_io_sync_reset
    SLICE_X55Y29         FDCE                                         f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.026     2.703    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X55Y29         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/C
                         clock pessimism             -0.383     2.320    
    SLICE_X55Y29         FDCE (Remov_fdce_C_CLR)     -0.069     2.251    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/widx_widx_gray/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.128ns (21.383%)  route 0.471ns (78.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.865     2.387    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out1
    SLICE_X3Y6           FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.100     2.487 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.306     2.793    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X2Y2           LUT1 (Prop_lut1_I0_O)        0.028     2.821 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__1/O
                         net (fo=27, routed)          0.165     2.986    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/widx_widx_gray/output_chain/sync_0_reg_1
    SLICE_X5Y0           FDCE                                         f  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/widx_widx_gray/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.130     2.807    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/widx_widx_gray/output_chain/clk_out1
    SLICE_X5Y0           FDCE                                         r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/widx_widx_gray/output_chain/sync_0_reg/C
                         clock pessimism             -0.405     2.402    
    SLICE_X5Y0           FDCE (Remov_fdce_C_CLR)     -0.069     2.333    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/widx_widx_gray/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/ready_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_harnessSysPLL rise@0.000ns - clk_out1_harnessSysPLL rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.128ns (21.383%)  route 0.471ns (78.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.865     2.387    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out1
    SLICE_X3Y6           FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.100     2.487 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.306     2.793    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X2Y2           LUT1 (Prop_lut1_I0_O)        0.028     2.821 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__1/O
                         net (fo=27, routed)          0.165     2.986    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sync_1_reg
    SLICE_X5Y0           FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/ready_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.130     2.807    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/clk_out1
    SLICE_X5Y0           FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/ready_reg_reg/C
                         clock pessimism             -0.405     2.402    
    SLICE_X5Y0           FDCE (Remov_fdce_C_CLR)     -0.069     2.333    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/ready_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  0.653    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_harnessSysPLL
  To Clock:  JTCK

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.036ns  (logic 0.322ns (3.564%)  route 8.714ns (96.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.119     5.877    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y25         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.269     6.146 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=167, routed)         3.113     9.260    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X70Y4          LUT1 (Prop_lut1_I0_O)        0.053     9.313 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/readys_mask[1]_i_1__1/O
                         net (fo=1725, routed)        5.600    14.913    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/SR[0]
    SLICE_X4Y8           FDCE                                         f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     3.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.150     5.371    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_1_reg/C

Slack:                    inf
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.036ns  (logic 0.322ns (3.564%)  route 8.714ns (96.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.119     5.877    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y25         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.269     6.146 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=167, routed)         3.113     9.260    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X70Y4          LUT1 (Prop_lut1_I0_O)        0.053     9.313 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/readys_mask[1]_i_1__1/O
                         net (fo=1725, routed)        5.600    14.913    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/SR[0]
    SLICE_X4Y8           FDCE                                         f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     3.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.150     5.371    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_2_reg/C

Slack:                    inf
  Source:                 chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.827ns  (logic 0.322ns (3.648%)  route 8.505ns (96.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns
    Source Clock Delay      (SCD):    5.877ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.119     5.877    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out1
    SLICE_X47Y25         FDCE                                         r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.269     6.146 r  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=167, routed)         3.113     9.260    chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X70Y4          LUT1 (Prop_lut1_I0_O)        0.053     9.313 f  chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/readys_mask[1]_i_1__1/O
                         net (fo=1725, routed)        5.392    14.704    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/SR[0]
    SLICE_X3Y7           FDCE                                         f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     3.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.150     5.371    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C

Slack:                    inf
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.748ns  (logic 0.322ns (18.422%)  route 1.426ns (81.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns
    Source Clock Delay      (SCD):    6.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.262     6.020    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out1
    SLICE_X3Y6           FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.269     6.289 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.696     6.985    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X2Y2           LUT2 (Prop_lut2_I0_O)        0.053     7.038 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3/O
                         net (fo=9, routed)           0.730     7.768    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X1Y3           FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     3.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.149     5.370    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X1Y3           FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_0_reg/C

Slack:                    inf
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.748ns  (logic 0.322ns (18.422%)  route 1.426ns (81.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns
    Source Clock Delay      (SCD):    6.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.262     6.020    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out1
    SLICE_X3Y6           FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.269     6.289 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.696     6.985    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X2Y2           LUT2 (Prop_lut2_I0_O)        0.053     7.038 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3/O
                         net (fo=9, routed)           0.730     7.768    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X1Y3           FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     3.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.149     5.370    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X1Y3           FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg/C

Slack:                    inf
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.748ns  (logic 0.322ns (18.422%)  route 1.426ns (81.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns
    Source Clock Delay      (SCD):    6.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.262     6.020    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out1
    SLICE_X3Y6           FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.269     6.289 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.696     6.985    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X2Y2           LUT2 (Prop_lut2_I0_O)        0.053     7.038 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3/O
                         net (fo=9, routed)           0.730     7.768    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X1Y3           FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     3.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.149     5.370    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X1Y3           FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/C

Slack:                    inf
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.531ns  (logic 0.322ns (21.034%)  route 1.209ns (78.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns
    Source Clock Delay      (SCD):    6.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.262     6.020    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out1
    SLICE_X3Y6           FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.269     6.289 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.696     6.985    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X2Y2           LUT2 (Prop_lut2_I0_O)        0.053     7.038 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3/O
                         net (fo=9, routed)           0.513     7.551    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X1Y0           FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     3.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.150     5.371    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X1Y0           FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/C

Slack:                    inf
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.531ns  (logic 0.322ns (21.034%)  route 1.209ns (78.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns
    Source Clock Delay      (SCD):    6.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.262     6.020    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out1
    SLICE_X3Y6           FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.269     6.289 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.696     6.985    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X2Y2           LUT2 (Prop_lut2_I0_O)        0.053     7.038 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3/O
                         net (fo=9, routed)           0.513     7.551    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X1Y0           FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     3.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.150     5.371    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X1Y0           FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/C

Slack:                    inf
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.531ns  (logic 0.322ns (21.034%)  route 1.209ns (78.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns
    Source Clock Delay      (SCD):    6.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.262     6.020    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out1
    SLICE_X3Y6           FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.269     6.289 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.696     6.985    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X2Y2           LUT2 (Prop_lut2_I0_O)        0.053     7.038 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3/O
                         net (fo=9, routed)           0.513     7.551    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X1Y0           FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     3.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.150     5.371    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X1Y0           FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/C

Slack:                    inf
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.396ns  (logic 0.322ns (23.068%)  route 1.074ns (76.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.372ns
    Source Clock Delay      (SCD):    6.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.262     6.020    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out1
    SLICE_X3Y6           FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.269     6.289 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=4, routed)           0.696     6.985    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_0
    SLICE_X2Y2           LUT2 (Prop_lut2_I0_O)        0.053     7.038 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__3/O
                         net (fo=9, routed)           0.378     7.416    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg_1
    SLICE_X2Y0           FDCE                                         f  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     3.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.151     5.372    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X2Y0           FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.053%)  route 0.108ns (51.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.834     2.356    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/clk_out1
    SLICE_X31Y3          FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.100     2.456 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[14]/Q
                         net (fo=1, routed)           0.108     2.564    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/D[15]
    SLICE_X27Y3          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.098     2.617    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X27Y3          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/C

Slack:                    inf
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/D
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.866     2.388    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/clk_out1
    SLICE_X1Y4           FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.100     2.488 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/Q
                         net (fo=1, routed)           0.101     2.589    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg_0
    SLICE_X1Y3           FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.129     2.648    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X1Y3           FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/C

Slack:                    inf
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.993%)  route 0.104ns (51.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.865     2.387    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/clk_out1
    SLICE_X11Y0          FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.100     2.487 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[1]/Q
                         net (fo=1, routed)           0.104     2.591    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/D[2]
    SLICE_X11Y1          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.128     2.647    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X11Y1          FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[2]/C

Slack:                    inf
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.880%)  route 0.109ns (52.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.864     2.386    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/clk_out1
    SLICE_X9Y6           FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.100     2.486 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[23]/Q
                         net (fo=1, routed)           0.109     2.595    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/D[24]
    SLICE_X8Y6           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.127     2.646    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[24]/C

Slack:                    inf
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/widx_widx_bin_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/sync_2_reg/D
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.091ns (43.776%)  route 0.117ns (56.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.866     2.388    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/clk_out1
    SLICE_X5Y0           FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/widx_widx_bin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDCE (Prop_fdce_C_Q)         0.091     2.479 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/widx_widx_bin_reg/Q
                         net (fo=3, routed)           0.117     2.596    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/sync_2_reg_0
    SLICE_X5Y2           FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.130     2.649    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/sync_2_reg/C

Slack:                    inf
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.118ns (54.431%)  route 0.099ns (45.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.864     2.386    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/clk_out1
    SLICE_X10Y5          FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.118     2.504 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[30]/Q
                         net (fo=1, routed)           0.099     2.603    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/D[31]
    SLICE_X9Y5           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.127     2.646    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X9Y5           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[31]/C

Slack:                    inf
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.571%)  route 0.102ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.863     2.385    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/clk_out1
    SLICE_X10Y7          FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.118     2.503 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[17]/Q
                         net (fo=1, routed)           0.102     2.605    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/D[18]
    SLICE_X8Y6           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.127     2.646    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[18]/C

Slack:                    inf
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.263%)  route 0.104ns (46.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.863     2.385    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/clk_out1
    SLICE_X10Y7          FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.118     2.503 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[21]/Q
                         net (fo=1, routed)           0.104     2.606    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/D[22]
    SLICE_X8Y6           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.127     2.646    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[22]/C

Slack:                    inf
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.821%)  route 0.151ns (60.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.864     2.386    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/clk_out1
    SLICE_X9Y3           FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.100     2.486 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[26]/Q
                         net (fo=1, routed)           0.151     2.637    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/D[27]
    SLICE_X9Y5           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.127     2.646    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X9Y5           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[27]/C

Slack:                    inf
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.302%)  route 0.154ns (60.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.864     2.386    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/clk_out1
    SLICE_X9Y6           FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.100     2.486 r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[22]/Q
                         net (fo=1, routed)           0.154     2.640    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/D[23]
    SLICE_X8Y6           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.127     2.646    chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[23]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  JTCK
  To Clock:  clk_out1_harnessSysPLL

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.915ns  (logic 0.322ns (16.815%)  route 1.593ns (83.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.666ns
    Source Clock Delay      (SCD):    5.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.471 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.261     5.732    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.269     6.001 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.874     6.875    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y3           LUT1 (Prop_lut1_I0_O)        0.053     6.928 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.719     7.647    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X3Y6           FDCE                                         f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.150     5.666    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out1
    SLICE_X3Y6           FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C

Slack:                    inf
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_1_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.915ns  (logic 0.322ns (16.815%)  route 1.593ns (83.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.666ns
    Source Clock Delay      (SCD):    5.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.471 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.261     5.732    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.269     6.001 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.874     6.875    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y3           LUT1 (Prop_lut1_I0_O)        0.053     6.928 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.719     7.647    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X3Y6           FDCE                                         f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.150     5.666    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out1
    SLICE_X3Y6           FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_1_reg/C

Slack:                    inf
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.915ns  (logic 0.322ns (16.815%)  route 1.593ns (83.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.666ns
    Source Clock Delay      (SCD):    5.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.471 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.261     5.732    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.269     6.001 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.874     6.875    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0
    SLICE_X2Y3           LUT1 (Prop_lut1_I0_O)        0.053     6.928 f  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/in_reset_i_1/O
                         net (fo=48, routed)          0.719     7.647    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/_system_debug_systemjtag_reset_catcher_io_sync_reset
    SLICE_X3Y6           FDCE                                         f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.150     5.666    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out1
    SLICE_X3Y6           FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_reg/C

Slack:                    inf
  Source:                 chiptop0/system/tlDM/dmOuter/dmOuter/debugIntRegs_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tile_prci_domain/intsink/chain/output_chain/sync_1_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.891ns  (logic 0.322ns (17.024%)  route 1.569ns (82.976%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.600ns
    Source Clock Delay      (SCD):    5.733ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.471 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.262     5.733    chiptop0/system/tlDM/dmOuter/dmOuter/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  chiptop0/system/tlDM/dmOuter/dmOuter/debugIntRegs_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.269     6.002 r  chiptop0/system/tlDM/dmOuter/dmOuter/debugIntRegs_0_reg/Q
                         net (fo=2, routed)           0.424     6.426    chiptop0/system/tlDM/dmOuter/dmOuter/debugIntRegs_0
    SLICE_X7Y5           LUT2 (Prop_lut2_I0_O)        0.053     6.479 r  chiptop0/system/tlDM/dmOuter/dmOuter/sync_1_reg_srl2_i_1/O
                         net (fo=1, routed)           1.145     7.624    chiptop0/system/tile_prci_domain/intsink/chain/output_chain/_tlDM_auto_dmOuter_intsource_out_sync_0
    SLICE_X22Y23         SRL16E                                       r  chiptop0/system/tile_prci_domain/intsink/chain/output_chain/sync_1_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.084     5.600    chiptop0/system/tile_prci_domain/intsink/chain/output_chain/clk_out1
    SLICE_X22Y23         SRL16E                                       r  chiptop0/system/tile_prci_domain/intsink/chain/output_chain/sync_1_reg_srl2/CLK

Slack:                    inf
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.831ns  (logic 0.334ns (18.239%)  route 1.497ns (81.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.665ns
    Source Clock Delay      (SCD):    5.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.471 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.261     5.732    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.269     6.001 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.762     6.762    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.065     6.827 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__4/O
                         net (fo=9, routed)           0.736     7.563    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X1Y5           FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.149     5.665    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/clk_out1
    SLICE_X1Y5           FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/C

Slack:                    inf
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.831ns  (logic 0.334ns (18.239%)  route 1.497ns (81.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.665ns
    Source Clock Delay      (SCD):    5.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.471 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.261     5.732    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.269     6.001 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.762     6.762    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.065     6.827 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__4/O
                         net (fo=9, routed)           0.736     7.563    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X1Y5           FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.149     5.665    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/clk_out1
    SLICE_X1Y5           FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/C

Slack:                    inf
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.831ns  (logic 0.334ns (18.239%)  route 1.497ns (81.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.665ns
    Source Clock Delay      (SCD):    5.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.471 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.261     5.732    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.269     6.001 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.762     6.762    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.065     6.827 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__4/O
                         net (fo=9, routed)           0.736     7.563    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X1Y5           FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.149     5.665    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/clk_out1
    SLICE_X1Y5           FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/C

Slack:                    inf
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.731ns  (logic 0.334ns (19.294%)  route 1.397ns (80.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.665ns
    Source Clock Delay      (SCD):    5.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.471 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.261     5.732    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.269     6.001 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.762     6.762    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.065     6.827 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__4/O
                         net (fo=9, routed)           0.635     7.463    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg_1
    SLICE_X1Y4           FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.149     5.665    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/clk_out1
    SLICE_X1Y4           FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/C

Slack:                    inf
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.731ns  (logic 0.334ns (19.294%)  route 1.397ns (80.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.665ns
    Source Clock Delay      (SCD):    5.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.471 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.261     5.732    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.269     6.001 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.762     6.762    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.065     6.827 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__4/O
                         net (fo=9, routed)           0.635     7.463    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg_1
    SLICE_X1Y4           FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.149     5.665    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/clk_out1
    SLICE_X1Y4           FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_1_reg/C

Slack:                    inf
  Source:                 chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.731ns  (logic 0.334ns (19.294%)  route 1.397ns (80.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.665ns
    Source Clock Delay      (SCD):    5.732ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.471 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.261     5.732    chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.269     6.001 r  chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=7, routed)           0.762     6.762    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.065     6.827 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__4/O
                         net (fo=9, routed)           0.635     7.463    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg_1
    SLICE_X1Y4           FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.149     5.665    chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/clk_out1
    SLICE_X1Y4           FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.285%)  route 0.101ns (52.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.864     2.142    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.091     2.233 r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[25]/Q
                         net (fo=1, routed)           0.101     2.335    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[54]_1[25]
    SLICE_X7Y7           FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.127     2.804    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/clk_out1
    SLICE_X7Y7           FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[26]/C

Slack:                    inf
  Source:                 chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.316%)  route 0.101ns (52.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.865     2.143    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.091     2.234 r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_address_reg[7]/Q
                         net (fo=1, routed)           0.101     2.335    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[54]_1[37]
    SLICE_X7Y7           FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.127     2.804    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/clk_out1
    SLICE_X7Y7           FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[44]/C

Slack:                    inf
  Source:                 chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.091ns (46.518%)  route 0.105ns (53.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.864     2.142    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.091     2.233 r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[29]/Q
                         net (fo=1, routed)           0.105     2.338    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[54]_1[29]
    SLICE_X7Y7           FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.127     2.804    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/clk_out1
    SLICE_X7Y7           FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[30]/C

Slack:                    inf
  Source:                 chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.091ns (46.487%)  route 0.105ns (53.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.864     2.142    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.091     2.233 r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[27]/Q
                         net (fo=1, routed)           0.105     2.338    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[54]_1[27]
    SLICE_X7Y7           FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.127     2.804    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/clk_out1
    SLICE_X7Y7           FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[28]/C

Slack:                    inf
  Source:                 chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_hrmask_0_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.128ns (66.020%)  route 0.066ns (33.980%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.866     2.144    chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X4Y1           FDRE                                         r  chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_hrmask_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.100     2.244 r  chiptop0/system/tlDM/dmOuter/io_innerCtrl_source/mem_0_hrmask_0_reg/Q
                         net (fo=2, routed)           0.066     2.310    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/mem_0_hrmask_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I0_O)        0.028     2.338 r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.338    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg[0]_i_1_n_0
    SLICE_X5Y1           FDRE                                         r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.130     2.807    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/clk_out1
    SLICE_X5Y1           FDRE                                         r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]/C

Slack:                    inf
  Source:                 chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.864     2.142    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.100     2.242 r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[18]/Q
                         net (fo=1, routed)           0.100     2.342    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[54]_1[18]
    SLICE_X7Y9           FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.127     2.804    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/clk_out1
    SLICE_X7Y9           FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[19]/C

Slack:                    inf
  Source:                 chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.547%)  route 0.098ns (49.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.866     2.144    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X7Y1           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.100     2.244 r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[30]/Q
                         net (fo=1, routed)           0.098     2.342    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[54]_1[30]
    SLICE_X7Y2           FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.129     2.806    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/clk_out1
    SLICE_X7Y2           FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[31]/C

Slack:                    inf
  Source:                 chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.864     2.142    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.100     2.242 r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[16]/Q
                         net (fo=1, routed)           0.101     2.343    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[54]_1[16]
    SLICE_X6Y9           FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.127     2.804    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/clk_out1
    SLICE_X6Y9           FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[17]/C

Slack:                    inf
  Source:                 chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.864     2.142    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.100     2.242 r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_data_reg[20]/Q
                         net (fo=1, routed)           0.101     2.343    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[54]_1[20]
    SLICE_X7Y9           FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.127     2.804    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/clk_out1
    SLICE_X7Y9           FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[21]/C

Slack:                    inf
  Source:                 chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.278 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.865     2.143    chiptop0/system/tlDM/dmOuter/asource/x1_a_source/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X7Y3           FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.100     2.243 r  chiptop0/system/tlDM/dmOuter/asource/x1_a_source/mem_0_address_reg[6]/Q
                         net (fo=1, routed)           0.101     2.344    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[54]_1[36]
    SLICE_X7Y2           FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.129     2.806    chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/clk_out1
    SLICE_X7Y2           FDRE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[43]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clock
  To Clock:  clk_out1_harnessSysPLL

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dutWrangler/debounced_debounce/reg_0_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.590ns  (logic 0.336ns (21.127%)  route 1.254ns (78.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.444ns
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.983     5.741    fpga_power_on/clock
    SLICE_X73Y26         FDRE                                         r  fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y26         FDRE (Prop_fdre_C_Q)         0.269     6.010 f  fpga_power_on/power_on_reset_reg/Q
                         net (fo=2, routed)           0.337     6.348    dutWrangler/debounced_debounce/power_on_reset
    SLICE_X73Y26         LUT3 (Prop_lut3_I0_O)        0.067     6.415 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.917     7.332    dutWrangler/debounced_debounce/auto_in_member_0_reset0
    SLICE_X67Y30         FDCE                                         f  dutWrangler/debounced_debounce/reg_0_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.928     5.444    dutWrangler/debounced_debounce/clk_out1
    SLICE_X67Y30         FDCE                                         r  dutWrangler/debounced_debounce/reg_0_reg[12]/C

Slack:                    inf
  Source:                 fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dutWrangler/debounced_debounce/reg_0_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.487ns  (logic 0.336ns (22.594%)  route 1.151ns (77.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.983     5.741    fpga_power_on/clock
    SLICE_X73Y26         FDRE                                         r  fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y26         FDRE (Prop_fdre_C_Q)         0.269     6.010 f  fpga_power_on/power_on_reset_reg/Q
                         net (fo=2, routed)           0.337     6.348    dutWrangler/debounced_debounce/power_on_reset
    SLICE_X73Y26         LUT3 (Prop_lut3_I0_O)        0.067     6.415 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.814     7.228    dutWrangler/debounced_debounce/auto_in_member_0_reset0
    SLICE_X67Y29         FDCE                                         f  dutWrangler/debounced_debounce/reg_0_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.927     5.443    dutWrangler/debounced_debounce/clk_out1
    SLICE_X67Y29         FDCE                                         r  dutWrangler/debounced_debounce/reg_0_reg[10]/C

Slack:                    inf
  Source:                 fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dutWrangler/debounced_debounce/reg_0_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.487ns  (logic 0.336ns (22.594%)  route 1.151ns (77.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.983     5.741    fpga_power_on/clock
    SLICE_X73Y26         FDRE                                         r  fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y26         FDRE (Prop_fdre_C_Q)         0.269     6.010 f  fpga_power_on/power_on_reset_reg/Q
                         net (fo=2, routed)           0.337     6.348    dutWrangler/debounced_debounce/power_on_reset
    SLICE_X73Y26         LUT3 (Prop_lut3_I0_O)        0.067     6.415 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.814     7.228    dutWrangler/debounced_debounce/auto_in_member_0_reset0
    SLICE_X67Y29         FDCE                                         f  dutWrangler/debounced_debounce/reg_0_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.927     5.443    dutWrangler/debounced_debounce/clk_out1
    SLICE_X67Y29         FDCE                                         r  dutWrangler/debounced_debounce/reg_0_reg[11]/C

Slack:                    inf
  Source:                 fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dutWrangler/debounced_debounce/reg_0_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.487ns  (logic 0.336ns (22.594%)  route 1.151ns (77.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.983     5.741    fpga_power_on/clock
    SLICE_X73Y26         FDRE                                         r  fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y26         FDRE (Prop_fdre_C_Q)         0.269     6.010 f  fpga_power_on/power_on_reset_reg/Q
                         net (fo=2, routed)           0.337     6.348    dutWrangler/debounced_debounce/power_on_reset
    SLICE_X73Y26         LUT3 (Prop_lut3_I0_O)        0.067     6.415 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.814     7.228    dutWrangler/debounced_debounce/auto_in_member_0_reset0
    SLICE_X67Y29         FDCE                                         f  dutWrangler/debounced_debounce/reg_0_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.927     5.443    dutWrangler/debounced_debounce/clk_out1
    SLICE_X67Y29         FDCE                                         r  dutWrangler/debounced_debounce/reg_0_reg[8]/C

Slack:                    inf
  Source:                 fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dutWrangler/debounced_debounce/reg_0_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.487ns  (logic 0.336ns (22.594%)  route 1.151ns (77.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.983     5.741    fpga_power_on/clock
    SLICE_X73Y26         FDRE                                         r  fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y26         FDRE (Prop_fdre_C_Q)         0.269     6.010 f  fpga_power_on/power_on_reset_reg/Q
                         net (fo=2, routed)           0.337     6.348    dutWrangler/debounced_debounce/power_on_reset
    SLICE_X73Y26         LUT3 (Prop_lut3_I0_O)        0.067     6.415 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.814     7.228    dutWrangler/debounced_debounce/auto_in_member_0_reset0
    SLICE_X67Y29         FDCE                                         f  dutWrangler/debounced_debounce/reg_0_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.927     5.443    dutWrangler/debounced_debounce/clk_out1
    SLICE_X67Y29         FDCE                                         r  dutWrangler/debounced_debounce/reg_0_reg[9]/C

Slack:                    inf
  Source:                 fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dutWrangler/debounced_debounce/reg_0_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.408ns  (logic 0.336ns (23.856%)  route 1.072ns (76.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.983     5.741    fpga_power_on/clock
    SLICE_X73Y26         FDRE                                         r  fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y26         FDRE (Prop_fdre_C_Q)         0.269     6.010 f  fpga_power_on/power_on_reset_reg/Q
                         net (fo=2, routed)           0.337     6.348    dutWrangler/debounced_debounce/power_on_reset
    SLICE_X73Y26         LUT3 (Prop_lut3_I0_O)        0.067     6.415 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.735     7.150    dutWrangler/debounced_debounce/auto_in_member_0_reset0
    SLICE_X67Y27         FDCE                                         f  dutWrangler/debounced_debounce/reg_0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.925     5.441    dutWrangler/debounced_debounce/clk_out1
    SLICE_X67Y27         FDCE                                         r  dutWrangler/debounced_debounce/reg_0_reg[0]/C

Slack:                    inf
  Source:                 fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dutWrangler/debounced_debounce/reg_0_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.408ns  (logic 0.336ns (23.856%)  route 1.072ns (76.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.983     5.741    fpga_power_on/clock
    SLICE_X73Y26         FDRE                                         r  fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y26         FDRE (Prop_fdre_C_Q)         0.269     6.010 f  fpga_power_on/power_on_reset_reg/Q
                         net (fo=2, routed)           0.337     6.348    dutWrangler/debounced_debounce/power_on_reset
    SLICE_X73Y26         LUT3 (Prop_lut3_I0_O)        0.067     6.415 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.735     7.150    dutWrangler/debounced_debounce/auto_in_member_0_reset0
    SLICE_X67Y27         FDCE                                         f  dutWrangler/debounced_debounce/reg_0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.925     5.441    dutWrangler/debounced_debounce/clk_out1
    SLICE_X67Y27         FDCE                                         r  dutWrangler/debounced_debounce/reg_0_reg[1]/C

Slack:                    inf
  Source:                 fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dutWrangler/debounced_debounce/reg_0_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.408ns  (logic 0.336ns (23.856%)  route 1.072ns (76.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.983     5.741    fpga_power_on/clock
    SLICE_X73Y26         FDRE                                         r  fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y26         FDRE (Prop_fdre_C_Q)         0.269     6.010 f  fpga_power_on/power_on_reset_reg/Q
                         net (fo=2, routed)           0.337     6.348    dutWrangler/debounced_debounce/power_on_reset
    SLICE_X73Y26         LUT3 (Prop_lut3_I0_O)        0.067     6.415 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.735     7.150    dutWrangler/debounced_debounce/auto_in_member_0_reset0
    SLICE_X67Y27         FDCE                                         f  dutWrangler/debounced_debounce/reg_0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.925     5.441    dutWrangler/debounced_debounce/clk_out1
    SLICE_X67Y27         FDCE                                         r  dutWrangler/debounced_debounce/reg_0_reg[2]/C

Slack:                    inf
  Source:                 fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dutWrangler/debounced_debounce/reg_0_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.408ns  (logic 0.336ns (23.856%)  route 1.072ns (76.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.983     5.741    fpga_power_on/clock
    SLICE_X73Y26         FDRE                                         r  fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y26         FDRE (Prop_fdre_C_Q)         0.269     6.010 f  fpga_power_on/power_on_reset_reg/Q
                         net (fo=2, routed)           0.337     6.348    dutWrangler/debounced_debounce/power_on_reset
    SLICE_X73Y26         LUT3 (Prop_lut3_I0_O)        0.067     6.415 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.735     7.150    dutWrangler/debounced_debounce/auto_in_member_0_reset0
    SLICE_X67Y27         FDCE                                         f  dutWrangler/debounced_debounce/reg_0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.925     5.441    dutWrangler/debounced_debounce/clk_out1
    SLICE_X67Y27         FDCE                                         r  dutWrangler/debounced_debounce/reg_0_reg[3]/C

Slack:                    inf
  Source:                 fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dutWrangler/debounced_debounce/reg_0_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.377ns  (logic 0.336ns (24.405%)  route 1.041ns (75.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.983     5.741    fpga_power_on/clock
    SLICE_X73Y26         FDRE                                         r  fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y26         FDRE (Prop_fdre_C_Q)         0.269     6.010 f  fpga_power_on/power_on_reset_reg/Q
                         net (fo=2, routed)           0.337     6.348    dutWrangler/debounced_debounce/power_on_reset
    SLICE_X73Y26         LUT3 (Prop_lut3_I0_O)        0.067     6.415 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.703     7.118    dutWrangler/debounced_debounce/auto_in_member_0_reset0
    SLICE_X67Y28         FDCE                                         f  dutWrangler/debounced_debounce/reg_0_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.926     5.442    dutWrangler/debounced_debounce/clk_out1
    SLICE_X67Y28         FDCE                                         r  dutWrangler/debounced_debounce/reg_0_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dutWrangler/deglitched_deglitch/reg_0_reg/PRE
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.527ns  (logic 0.129ns (24.495%)  route 0.398ns (75.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.702     2.224    fpga_power_on/clock
    SLICE_X73Y26         FDRE                                         r  fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y26         FDRE (Prop_fdre_C_Q)         0.100     2.324 f  fpga_power_on/power_on_reset_reg/Q
                         net (fo=2, routed)           0.129     2.453    dutWrangler/debounced_debounce/power_on_reset
    SLICE_X73Y26         LUT3 (Prop_lut3_I0_O)        0.029     2.482 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.268     2.751    dutWrangler/deglitched_deglitch/auto_in_member_0_reset0
    SLICE_X68Y28         FDPE                                         f  dutWrangler/deglitched_deglitch/reg_0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.991     2.668    dutWrangler/deglitched_deglitch/clk_out1
    SLICE_X68Y28         FDPE                                         r  dutWrangler/deglitched_deglitch/reg_0_reg/C

Slack:                    inf
  Source:                 fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dutWrangler/debounced_debounce/reg_0_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.129ns (22.536%)  route 0.443ns (77.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.702     2.224    fpga_power_on/clock
    SLICE_X73Y26         FDRE                                         r  fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y26         FDRE (Prop_fdre_C_Q)         0.100     2.324 f  fpga_power_on/power_on_reset_reg/Q
                         net (fo=2, routed)           0.129     2.453    dutWrangler/debounced_debounce/power_on_reset
    SLICE_X73Y26         LUT3 (Prop_lut3_I0_O)        0.029     2.482 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.314     2.796    dutWrangler/debounced_debounce/auto_in_member_0_reset0
    SLICE_X67Y27         FDCE                                         f  dutWrangler/debounced_debounce/reg_0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.991     2.668    dutWrangler/debounced_debounce/clk_out1
    SLICE_X67Y27         FDCE                                         r  dutWrangler/debounced_debounce/reg_0_reg[0]/C

Slack:                    inf
  Source:                 fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dutWrangler/debounced_debounce/reg_0_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.129ns (22.536%)  route 0.443ns (77.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.702     2.224    fpga_power_on/clock
    SLICE_X73Y26         FDRE                                         r  fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y26         FDRE (Prop_fdre_C_Q)         0.100     2.324 f  fpga_power_on/power_on_reset_reg/Q
                         net (fo=2, routed)           0.129     2.453    dutWrangler/debounced_debounce/power_on_reset
    SLICE_X73Y26         LUT3 (Prop_lut3_I0_O)        0.029     2.482 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.314     2.796    dutWrangler/debounced_debounce/auto_in_member_0_reset0
    SLICE_X67Y27         FDCE                                         f  dutWrangler/debounced_debounce/reg_0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.991     2.668    dutWrangler/debounced_debounce/clk_out1
    SLICE_X67Y27         FDCE                                         r  dutWrangler/debounced_debounce/reg_0_reg[1]/C

Slack:                    inf
  Source:                 fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dutWrangler/debounced_debounce/reg_0_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.129ns (22.536%)  route 0.443ns (77.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.702     2.224    fpga_power_on/clock
    SLICE_X73Y26         FDRE                                         r  fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y26         FDRE (Prop_fdre_C_Q)         0.100     2.324 f  fpga_power_on/power_on_reset_reg/Q
                         net (fo=2, routed)           0.129     2.453    dutWrangler/debounced_debounce/power_on_reset
    SLICE_X73Y26         LUT3 (Prop_lut3_I0_O)        0.029     2.482 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.314     2.796    dutWrangler/debounced_debounce/auto_in_member_0_reset0
    SLICE_X67Y27         FDCE                                         f  dutWrangler/debounced_debounce/reg_0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.991     2.668    dutWrangler/debounced_debounce/clk_out1
    SLICE_X67Y27         FDCE                                         r  dutWrangler/debounced_debounce/reg_0_reg[2]/C

Slack:                    inf
  Source:                 fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dutWrangler/debounced_debounce/reg_0_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.129ns (22.536%)  route 0.443ns (77.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.702     2.224    fpga_power_on/clock
    SLICE_X73Y26         FDRE                                         r  fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y26         FDRE (Prop_fdre_C_Q)         0.100     2.324 f  fpga_power_on/power_on_reset_reg/Q
                         net (fo=2, routed)           0.129     2.453    dutWrangler/debounced_debounce/power_on_reset
    SLICE_X73Y26         LUT3 (Prop_lut3_I0_O)        0.029     2.482 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.314     2.796    dutWrangler/debounced_debounce/auto_in_member_0_reset0
    SLICE_X67Y27         FDCE                                         f  dutWrangler/debounced_debounce/reg_0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.991     2.668    dutWrangler/debounced_debounce/clk_out1
    SLICE_X67Y27         FDCE                                         r  dutWrangler/debounced_debounce/reg_0_reg[3]/C

Slack:                    inf
  Source:                 fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dutWrangler/debounced_debounce/reg_0_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.129ns (21.910%)  route 0.460ns (78.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.702     2.224    fpga_power_on/clock
    SLICE_X73Y26         FDRE                                         r  fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y26         FDRE (Prop_fdre_C_Q)         0.100     2.324 f  fpga_power_on/power_on_reset_reg/Q
                         net (fo=2, routed)           0.129     2.453    dutWrangler/debounced_debounce/power_on_reset
    SLICE_X73Y26         LUT3 (Prop_lut3_I0_O)        0.029     2.482 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.330     2.813    dutWrangler/debounced_debounce/auto_in_member_0_reset0
    SLICE_X67Y28         FDCE                                         f  dutWrangler/debounced_debounce/reg_0_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.992     2.669    dutWrangler/debounced_debounce/clk_out1
    SLICE_X67Y28         FDCE                                         r  dutWrangler/debounced_debounce/reg_0_reg[4]/C

Slack:                    inf
  Source:                 fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dutWrangler/debounced_debounce/reg_0_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.129ns (21.910%)  route 0.460ns (78.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.702     2.224    fpga_power_on/clock
    SLICE_X73Y26         FDRE                                         r  fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y26         FDRE (Prop_fdre_C_Q)         0.100     2.324 f  fpga_power_on/power_on_reset_reg/Q
                         net (fo=2, routed)           0.129     2.453    dutWrangler/debounced_debounce/power_on_reset
    SLICE_X73Y26         LUT3 (Prop_lut3_I0_O)        0.029     2.482 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.330     2.813    dutWrangler/debounced_debounce/auto_in_member_0_reset0
    SLICE_X67Y28         FDCE                                         f  dutWrangler/debounced_debounce/reg_0_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.992     2.669    dutWrangler/debounced_debounce/clk_out1
    SLICE_X67Y28         FDCE                                         r  dutWrangler/debounced_debounce/reg_0_reg[5]/C

Slack:                    inf
  Source:                 fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dutWrangler/debounced_debounce/reg_0_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.129ns (21.910%)  route 0.460ns (78.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.702     2.224    fpga_power_on/clock
    SLICE_X73Y26         FDRE                                         r  fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y26         FDRE (Prop_fdre_C_Q)         0.100     2.324 f  fpga_power_on/power_on_reset_reg/Q
                         net (fo=2, routed)           0.129     2.453    dutWrangler/debounced_debounce/power_on_reset
    SLICE_X73Y26         LUT3 (Prop_lut3_I0_O)        0.029     2.482 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.330     2.813    dutWrangler/debounced_debounce/auto_in_member_0_reset0
    SLICE_X67Y28         FDCE                                         f  dutWrangler/debounced_debounce/reg_0_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.992     2.669    dutWrangler/debounced_debounce/clk_out1
    SLICE_X67Y28         FDCE                                         r  dutWrangler/debounced_debounce/reg_0_reg[6]/C

Slack:                    inf
  Source:                 fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dutWrangler/debounced_debounce/reg_0_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.129ns (21.910%)  route 0.460ns (78.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.702     2.224    fpga_power_on/clock
    SLICE_X73Y26         FDRE                                         r  fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y26         FDRE (Prop_fdre_C_Q)         0.100     2.324 f  fpga_power_on/power_on_reset_reg/Q
                         net (fo=2, routed)           0.129     2.453    dutWrangler/debounced_debounce/power_on_reset
    SLICE_X73Y26         LUT3 (Prop_lut3_I0_O)        0.029     2.482 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.330     2.813    dutWrangler/debounced_debounce/auto_in_member_0_reset0
    SLICE_X67Y28         FDCE                                         f  dutWrangler/debounced_debounce/reg_0_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.992     2.669    dutWrangler/debounced_debounce/clk_out1
    SLICE_X67Y28         FDCE                                         r  dutWrangler/debounced_debounce/reg_0_reg[7]/C

Slack:                    inf
  Source:                 fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dutWrangler/debounced_debounce/reg_0_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.129ns (20.153%)  route 0.511ns (79.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.363ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.702     2.224    fpga_power_on/clock
    SLICE_X73Y26         FDRE                                         r  fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y26         FDRE (Prop_fdre_C_Q)         0.100     2.324 f  fpga_power_on/power_on_reset_reg/Q
                         net (fo=2, routed)           0.129     2.453    dutWrangler/debounced_debounce/power_on_reset
    SLICE_X73Y26         LUT3 (Prop_lut3_I0_O)        0.029     2.482 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.382     2.864    dutWrangler/debounced_debounce/auto_in_member_0_reset0
    SLICE_X67Y29         FDCE                                         f  dutWrangler/debounced_debounce/reg_0_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.993     2.670    dutWrangler/debounced_debounce/clk_out1
    SLICE_X67Y29         FDCE                                         r  dutWrangler/debounced_debounce/reg_0_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  JTCK
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            jtag_jtag_TDO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.942ns  (logic 2.572ns (43.278%)  route 3.371ns (56.722%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    AL31                                              0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.765    50.765 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.586    53.351    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    53.471 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.260    55.731    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X4Y10          FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.272    56.003 r  chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg/Q
                         net (fo=1, routed)           3.371    59.373    jtag_jtag_TDO_OBUF
    AP27                 OBUFT (Prop_obuft_I_O)       2.300    61.673 r  jtag_jtag_TDO_OBUFT_inst/O
                         net (fo=0)                   0.000    61.673    jtag_jtag_TDO
    AP27                                                              r  jtag_jtag_TDO (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            jtag_jtag_TDO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.697ns  (logic 1.240ns (45.991%)  route 1.457ns (54.009%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    AL31                                              0.000    50.000 f  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000    50.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.165    50.165 f  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.087    51.252    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    51.278 f  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         0.863    52.141    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X4Y10          FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.107    52.248 r  chiptop0/system/dtm/tapIO_controllerInternal/tdoReg_reg/Q
                         net (fo=1, routed)           1.457    53.705    jtag_jtag_TDO_OBUF
    AP27                 OBUFT (Prop_obuft_I_O)       1.133    54.838 r  jtag_jtag_TDO_OBUFT_inst/O
                         net (fo=0)                   0.000    54.838    jtag_jtag_TDO
    AP27                                                              r  jtag_jtag_TDO (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_harnessSysPLL
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/txd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdio_spi_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.767ns  (logic 2.767ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.053     5.811    chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/clk_out1
    OLOGIC_X0Y86         FDRE                                         r  chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/txd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         FDRE (Prop_fdre_C_Q)         0.415     6.226 r  chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/txd_reg[0]/Q
                         net (fo=1, routed)           0.000     6.226    sdio_spi_cs_OBUF
    AP30                 OBUFT (Prop_obuft_I_O)       2.352     8.579 r  sdio_spi_cs_OBUFT_inst/O
                         net (fo=0)                   0.000     8.579    sdio_spi_cs
    AP30                                                              r  sdio_spi_cs (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/sck_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdio_spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.736ns  (logic 2.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.050     5.808    chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/clk_out1
    OLOGIC_X0Y81         FDRE                                         r  chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/sck_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         FDRE (Prop_fdre_C_Q)         0.415     6.223 r  chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/sck_reg/Q
                         net (fo=1, routed)           0.000     6.223    sdio_spi_clk_OBUF
    AN30                 OBUFT (Prop_obuft_I_O)       2.321     8.544 r  sdio_spi_clk_OBUFT_inst/O
                         net (fo=0)                   0.000     8.544    sdio_spi_clk
    AN30                                                              r  sdio_spi_clk (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chiptop0/system/uartClockDomainWrapper/uart_0/txm/out_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.721ns  (logic 2.721ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.056     5.814    chiptop0/system/uartClockDomainWrapper/uart_0/txm/clk_out1
    OLOGIC_X0Y56         FDSE                                         r  chiptop0/system/uartClockDomainWrapper/uart_0/txm/out_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y56         FDSE (Prop_fdse_C_Q)         0.415     6.229 r  chiptop0/system/uartClockDomainWrapper/uart_0/txm/out_reg/Q
                         net (fo=1, routed)           0.000     6.229    uart_txd_OBUF
    AM28                 OBUFT (Prop_obuft_I_O)       2.306     8.536 r  uart_txd_OBUFT_inst/O
                         net (fo=0)                   0.000     8.536    uart_txd
    AM28                                                              r  uart_txd (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chiptop0/system/spiClockDomainWrapper/spi_0/mac/cs_dflt_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdio_spi_dat_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.720ns  (logic 2.720ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     1.052 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     3.638    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.758 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     5.954    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.091     0.863 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.775     3.638    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.758 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        2.057     5.815    chiptop0/system/spiClockDomainWrapper/spi_0/mac/clk_out1
    OLOGIC_X0Y54         FDRE                                         r  chiptop0/system/spiClockDomainWrapper/spi_0/mac/cs_dflt_0_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y54         FDRE (Prop_fdre_C_Q)         0.415     6.230 r  chiptop0/system/spiClockDomainWrapper/spi_0/mac/cs_dflt_0_reg/Q
                         net (fo=1, routed)           0.000     6.230    chiptop0_n_437
    AP25                 OBUFT (Prop_obuft_I_O)       2.305     8.535 r  sdio_spi_dat_3_OBUFT_inst/O
                         net (fo=0)                   0.000     8.535    sdio_spi_dat_3
    AP25                                                              r  sdio_spi_dat_3 (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 chiptop0/system/spiClockDomainWrapper/spi_0/mac/cs_dflt_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdio_spi_dat_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.330ns  (logic 1.330ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.752     2.274    chiptop0/system/spiClockDomainWrapper/spi_0/mac/clk_out1
    OLOGIC_X0Y54         FDRE                                         r  chiptop0/system/spiClockDomainWrapper/spi_0/mac/cs_dflt_0_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y54         FDRE (Prop_fdre_C_Q)         0.192     2.466 r  chiptop0/system/spiClockDomainWrapper/spi_0/mac/cs_dflt_0_reg/Q
                         net (fo=1, routed)           0.000     2.466    chiptop0_n_437
    AP25                 OBUFT (Prop_obuft_I_O)       1.138     3.604 r  sdio_spi_dat_3_OBUFT_inst/O
                         net (fo=0)                   0.000     3.604    sdio_spi_dat_3
    AP25                                                              r  sdio_spi_dat_3 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chiptop0/system/uartClockDomainWrapper/uart_0/txm/out_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.332ns  (logic 1.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.751     2.273    chiptop0/system/uartClockDomainWrapper/uart_0/txm/clk_out1
    OLOGIC_X0Y56         FDSE                                         r  chiptop0/system/uartClockDomainWrapper/uart_0/txm/out_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y56         FDSE (Prop_fdse_C_Q)         0.192     2.465 r  chiptop0/system/uartClockDomainWrapper/uart_0/txm/out_reg/Q
                         net (fo=1, routed)           0.000     2.465    uart_txd_OBUF
    AM28                 OBUFT (Prop_obuft_I_O)       1.140     3.605 r  uart_txd_OBUFT_inst/O
                         net (fo=0)                   0.000     3.605    uart_txd
    AM28                                                              r  uart_txd (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/sck_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdio_spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.347ns  (logic 1.347ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.746     2.268    chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/clk_out1
    OLOGIC_X0Y81         FDRE                                         r  chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/sck_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         FDRE (Prop_fdre_C_Q)         0.192     2.460 r  chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/sck_reg/Q
                         net (fo=1, routed)           0.000     2.460    sdio_spi_clk_OBUF
    AN30                 OBUFT (Prop_obuft_I_O)       1.155     3.615 r  sdio_spi_clk_OBUFT_inst/O
                         net (fo=0)                   0.000     3.615    sdio_spi_clk
    AN30                                                              r  sdio_spi_clk (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/txd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdio_spi_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.377ns  (logic 1.377ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.748     2.270    chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/clk_out1
    OLOGIC_X0Y86         FDRE                                         r  chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/txd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         FDRE (Prop_fdre_C_Q)         0.192     2.462 r  chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/txd_reg[0]/Q
                         net (fo=1, routed)           0.000     2.462    sdio_spi_cs_OBUF
    AP30                 OBUFT (Prop_obuft_I_O)       1.185     3.647 r  sdio_spi_cs_OBUFT_inst/O
                         net (fo=0)                   0.000     3.647    sdio_spi_cs
    AP30                                                              r  sdio_spi_cs (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_harnessSysPLL
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 harnessSysPLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_harnessSysPLL'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            harnessSysPLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.091ns  (logic 0.120ns (2.357%)  route 4.971ns (97.643%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_harnessSysPLL fall edge)
                                                      2.500     2.500 f  
    AL29                                              0.000     2.500 f  sys_clock_p (IN)
                         net (fo=0)                   0.000     2.500    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     1.052     3.552 f  sys_clock_ibufds/O
                         net (fo=1, routed)           2.586     6.138    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     6.258 f  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.196     8.454    harnessSysPLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.091     3.363 f  harnessSysPLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.775     6.138    harnessSysPLL/inst/clkfbout_harnessSysPLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     6.258 f  harnessSysPLL/inst/clkf_buf/O
                         net (fo=1, routed)           2.196     8.454    harnessSysPLL/inst/clkfbout_buf_harnessSysPLL
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  harnessSysPLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 harnessSysPLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_harnessSysPLL'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            harnessSysPLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 0.026ns (1.351%)  route 1.899ns (98.649%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.087     1.496    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.522 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           0.766     2.288    harnessSysPLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.925     0.363 r  harnessSysPLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.133     1.496    harnessSysPLL/inst/clkfbout_harnessSysPLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.522 r  harnessSysPLL/inst/clkf_buf/O
                         net (fo=1, routed)           0.766     2.288    harnessSysPLL/inst/clkfbout_buf_harnessSysPLL
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  harnessSysPLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  JTCK

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag_jtag_TDI
                            (input port)
  Destination:            chiptop0/system/dtm/dmiAccessChain/regs_40_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.977ns  (logic 0.728ns (18.315%)  route 3.249ns (81.685%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF24                                              0.000     0.000 r  jtag_jtag_TDI (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TDI
    AF24                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  jtag_jtag_TDI_IBUF_inst/O
                         net (fo=5, routed)           3.249     3.924    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TDI_IBUF
    SLICE_X4Y6           LUT4 (Prop_lut4_I3_O)        0.053     3.977 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_40_i_1/O
                         net (fo=1, routed)           0.000     3.977    chiptop0/system/dtm/dmiAccessChain/regs_40_reg_0
    SLICE_X4Y6           FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_40_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     3.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.150     5.371    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_40_reg/C

Slack:                    inf
  Source:                 jtag_jtag_TMS
                            (input port)
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.838ns  (logic 0.808ns (21.059%)  route 3.030ns (78.941%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 f  jtag_jtag_TMS (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TMS
    AN27                 IBUF (Prop_ibuf_I_O)         0.739     0.739 f  jtag_jtag_TMS_IBUF_inst/O
                         net (fo=4, routed)           3.030     3.769    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TMS_IBUF
    SLICE_X5Y10          LUT5 (Prop_lut5_I4_O)        0.069     3.838 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState[3]_i_1/O
                         net (fo=1, routed)           0.000     3.838    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/_GEN[3]
    SLICE_X5Y10          FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     3.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.149     5.370    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y10          FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/C

Slack:                    inf
  Source:                 jtag_jtag_TMS
                            (input port)
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.822ns  (logic 0.792ns (20.728%)  route 3.030ns (79.272%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 r  jtag_jtag_TMS (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TMS
    AN27                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  jtag_jtag_TMS_IBUF_inst/O
                         net (fo=4, routed)           3.030     3.769    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TMS_IBUF
    SLICE_X5Y10          LUT5 (Prop_lut5_I2_O)        0.053     3.822 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState[1]_i_1/O
                         net (fo=1, routed)           0.000     3.822    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/_GEN[1]
    SLICE_X5Y10          FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     3.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.149     5.370    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y10          FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/C

Slack:                    inf
  Source:                 jtag_jtag_TDI
                            (input port)
  Destination:            chiptop0/system/dtm/dtmInfoChain/regs_31_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.611ns  (logic 0.728ns (20.173%)  route 2.882ns (79.827%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF24                                              0.000     0.000 r  jtag_jtag_TDI (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TDI
    AF24                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  jtag_jtag_TDI_IBUF_inst/O
                         net (fo=5, routed)           2.882     3.558    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TDI_IBUF
    SLICE_X1Y9           LUT5 (Prop_lut5_I3_O)        0.053     3.611 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_31_i_1__1/O
                         net (fo=1, routed)           0.000     3.611    chiptop0/system/dtm/dtmInfoChain/regs_310
    SLICE_X1Y9           FDRE                                         r  chiptop0/system/dtm/dtmInfoChain/regs_31_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     3.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.148     5.369    chiptop0/system/dtm/dtmInfoChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  chiptop0/system/dtm/dtmInfoChain/regs_31_reg/C

Slack:                    inf
  Source:                 jtag_jtag_TDI
                            (input port)
  Destination:            chiptop0/system/dtm/tapIO_bypassChain/reg_0_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.590ns  (logic 0.728ns (20.288%)  route 2.862ns (79.712%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF24                                              0.000     0.000 r  jtag_jtag_TDI (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TDI
    AF24                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  jtag_jtag_TDI_IBUF_inst/O
                         net (fo=5, routed)           2.862     3.537    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TDI_IBUF
    SLICE_X3Y10          LUT6 (Prop_lut6_I5_O)        0.053     3.590 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/reg_0_i_1__3/O
                         net (fo=1, routed)           0.000     3.590    chiptop0/system/dtm/tapIO_bypassChain/reg_0_reg_0
    SLICE_X3Y10          FDRE                                         r  chiptop0/system/dtm/tapIO_bypassChain/reg_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     3.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.149     5.370    chiptop0/system/dtm/tapIO_bypassChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  chiptop0/system/dtm/tapIO_bypassChain/reg_0_reg/C

Slack:                    inf
  Source:                 jtag_jtag_TMS
                            (input port)
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.571ns  (logic 0.795ns (22.274%)  route 2.775ns (77.726%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 r  jtag_jtag_TMS (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TMS
    AN27                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  jtag_jtag_TMS_IBUF_inst/O
                         net (fo=4, routed)           2.775     3.515    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TMS_IBUF
    SLICE_X5Y10          LUT4 (Prop_lut4_I0_O)        0.056     3.571 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState[2]_i_1/O
                         net (fo=1, routed)           0.000     3.571    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/_GEN[2]
    SLICE_X5Y10          FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     3.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.149     5.370    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y10          FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/C

Slack:                    inf
  Source:                 jtag_jtag_TMS
                            (input port)
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 0.792ns (22.208%)  route 2.775ns (77.792%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 r  jtag_jtag_TMS (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TMS
    AN27                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  jtag_jtag_TMS_IBUF_inst/O
                         net (fo=4, routed)           2.775     3.515    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TMS_IBUF
    SLICE_X5Y10          LUT5 (Prop_lut5_I2_O)        0.053     3.568 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState[0]_i_1/O
                         net (fo=1, routed)           0.000     3.568    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/_GEN[0]
    SLICE_X5Y10          FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     3.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.149     5.370    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y10          FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/C

Slack:                    inf
  Source:                 jtag_jtag_TDI
                            (input port)
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/irChain/regs_4_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.401ns  (logic 0.675ns (19.861%)  route 2.725ns (80.139%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF24                                              0.000     0.000 r  jtag_jtag_TDI (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TDI
    AF24                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  jtag_jtag_TDI_IBUF_inst/O
                         net (fo=5, routed)           2.725     3.401    chiptop0/system/dtm/tapIO_controllerInternal/irChain/jtag_jtag_TDI_IBUF
    SLICE_X4Y9           FDRE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/irChain/regs_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     3.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         2.149     5.370    chiptop0/system/dtm/tapIO_controllerInternal/irChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/irChain/regs_4_reg/C

Slack:                    inf
  Source:                 jtag_jtag_TDI
                            (input port)
  Destination:            chiptop0/system/dtm/tapIO_idcodeChain/regs_31_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.229ns  (logic 0.675ns (30.302%)  route 1.553ns (69.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF24                                              0.000     0.000 r  jtag_jtag_TDI (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TDI
    AF24                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  jtag_jtag_TDI_IBUF_inst/O
                         net (fo=5, routed)           1.553     2.229    chiptop0/system/dtm/tapIO_idcodeChain/jtag_jtag_TDI_IBUF
    SLICE_X21Y50         FDRE                                         r  chiptop0/system/dtm/tapIO_idcodeChain/regs_31_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.108    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     3.221 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.904     5.125    chiptop0/system/dtm/tapIO_idcodeChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X21Y50         FDRE                                         r  chiptop0/system/dtm/tapIO_idcodeChain/regs_31_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag_jtag_TDI
                            (input port)
  Destination:            chiptop0/system/dtm/tapIO_idcodeChain/regs_31_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.077ns (8.650%)  route 0.809ns (91.350%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF24                                              0.000     0.000 r  jtag_jtag_TDI (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TDI
    AF24                 IBUF (Prop_ibuf_I_O)         0.077     0.077 r  jtag_jtag_TDI_IBUF_inst/O
                         net (fo=5, routed)           0.809     0.886    chiptop0/system/dtm/tapIO_idcodeChain/jtag_jtag_TDI_IBUF
    SLICE_X21Y50         FDRE                                         r  chiptop0/system/dtm/tapIO_idcodeChain/regs_31_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.028     2.547    chiptop0/system/dtm/tapIO_idcodeChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X21Y50         FDRE                                         r  chiptop0/system/dtm/tapIO_idcodeChain/regs_31_reg/C

Slack:                    inf
  Source:                 jtag_jtag_TDI
                            (input port)
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/irChain/regs_4_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.480ns  (logic 0.077ns (5.179%)  route 1.403ns (94.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF24                                              0.000     0.000 r  jtag_jtag_TDI (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TDI
    AF24                 IBUF (Prop_ibuf_I_O)         0.077     0.077 r  jtag_jtag_TDI_IBUF_inst/O
                         net (fo=5, routed)           1.403     1.480    chiptop0/system/dtm/tapIO_controllerInternal/irChain/jtag_jtag_TDI_IBUF
    SLICE_X4Y9           FDRE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/irChain/regs_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.128     2.647    chiptop0/system/dtm/tapIO_controllerInternal/irChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/irChain/regs_4_reg/C

Slack:                    inf
  Source:                 jtag_jtag_TDI
                            (input port)
  Destination:            chiptop0/system/dtm/tapIO_bypassChain/reg_0_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.562ns  (logic 0.105ns (6.701%)  route 1.457ns (93.299%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF24                                              0.000     0.000 r  jtag_jtag_TDI (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TDI
    AF24                 IBUF (Prop_ibuf_I_O)         0.077     0.077 r  jtag_jtag_TDI_IBUF_inst/O
                         net (fo=5, routed)           1.457     1.534    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TDI_IBUF
    SLICE_X3Y10          LUT6 (Prop_lut6_I5_O)        0.028     1.562 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/reg_0_i_1__3/O
                         net (fo=1, routed)           0.000     1.562    chiptop0/system/dtm/tapIO_bypassChain/reg_0_reg_0
    SLICE_X3Y10          FDRE                                         r  chiptop0/system/dtm/tapIO_bypassChain/reg_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.127     2.646    chiptop0/system/dtm/tapIO_bypassChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  chiptop0/system/dtm/tapIO_bypassChain/reg_0_reg/C

Slack:                    inf
  Source:                 jtag_jtag_TMS
                            (input port)
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.168ns (10.699%)  route 1.401ns (89.301%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 r  jtag_jtag_TMS (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TMS
    AN27                 IBUF (Prop_ibuf_I_O)         0.140     0.140 r  jtag_jtag_TMS_IBUF_inst/O
                         net (fo=4, routed)           1.401     1.541    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TMS_IBUF
    SLICE_X5Y10          LUT5 (Prop_lut5_I2_O)        0.028     1.569 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.569    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/_GEN[0]
    SLICE_X5Y10          FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.127     2.646    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y10          FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]/C

Slack:                    inf
  Source:                 jtag_jtag_TMS
                            (input port)
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.170ns (10.813%)  route 1.401ns (89.187%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 r  jtag_jtag_TMS (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TMS
    AN27                 IBUF (Prop_ibuf_I_O)         0.140     0.140 r  jtag_jtag_TMS_IBUF_inst/O
                         net (fo=4, routed)           1.401     1.541    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TMS_IBUF
    SLICE_X5Y10          LUT4 (Prop_lut4_I0_O)        0.030     1.571 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState[2]_i_1/O
                         net (fo=1, routed)           0.000     1.571    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/_GEN[2]
    SLICE_X5Y10          FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.127     2.646    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y10          FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]/C

Slack:                    inf
  Source:                 jtag_jtag_TDI
                            (input port)
  Destination:            chiptop0/system/dtm/dtmInfoChain/regs_31_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.576ns  (logic 0.105ns (6.640%)  route 1.471ns (93.360%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF24                                              0.000     0.000 r  jtag_jtag_TDI (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TDI
    AF24                 IBUF (Prop_ibuf_I_O)         0.077     0.077 r  jtag_jtag_TDI_IBUF_inst/O
                         net (fo=5, routed)           1.471     1.548    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TDI_IBUF
    SLICE_X1Y9           LUT5 (Prop_lut5_I3_O)        0.028     1.576 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_31_i_1__1/O
                         net (fo=1, routed)           0.000     1.576    chiptop0/system/dtm/dtmInfoChain/regs_310
    SLICE_X1Y9           FDRE                                         r  chiptop0/system/dtm/dtmInfoChain/regs_31_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.128     2.647    chiptop0/system/dtm/dtmInfoChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  chiptop0/system/dtm/dtmInfoChain/regs_31_reg/C

Slack:                    inf
  Source:                 jtag_jtag_TMS
                            (input port)
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.662ns  (logic 0.168ns (10.102%)  route 1.494ns (89.898%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 r  jtag_jtag_TMS (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TMS
    AN27                 IBUF (Prop_ibuf_I_O)         0.140     0.140 r  jtag_jtag_TMS_IBUF_inst/O
                         net (fo=4, routed)           1.494     1.634    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TMS_IBUF
    SLICE_X5Y10          LUT5 (Prop_lut5_I2_O)        0.028     1.662 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.662    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/_GEN[1]
    SLICE_X5Y10          FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.127     2.646    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y10          FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[1]/C

Slack:                    inf
  Source:                 jtag_jtag_TMS
                            (input port)
  Destination:            chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.667ns  (logic 0.173ns (10.372%)  route 1.494ns (89.628%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 f  jtag_jtag_TMS (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TMS
    AN27                 IBUF (Prop_ibuf_I_O)         0.140     0.140 f  jtag_jtag_TMS_IBUF_inst/O
                         net (fo=4, routed)           1.494     1.634    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TMS_IBUF
    SLICE_X5Y10          LUT5 (Prop_lut5_I4_O)        0.033     1.667 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState[3]_i_1/O
                         net (fo=1, routed)           0.000     1.667    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/_GEN[3]
    SLICE_X5Y10          FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.127     2.646    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X5Y10          FDPE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]/C

Slack:                    inf
  Source:                 jtag_jtag_TDI
                            (input port)
  Destination:            chiptop0/system/dtm/dmiAccessChain/regs_40_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.729ns  (logic 0.105ns (6.051%)  route 1.625ns (93.949%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF24                                              0.000     0.000 r  jtag_jtag_TDI (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TDI
    AF24                 IBUF (Prop_ibuf_I_O)         0.077     0.077 r  jtag_jtag_TDI_IBUF_inst/O
                         net (fo=5, routed)           1.625     1.701    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/jtag_jtag_TDI_IBUF
    SLICE_X4Y6           LUT4 (Prop_lut4_I3_O)        0.028     1.729 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_40_i_1/O
                         net (fo=1, routed)           0.000     1.729    chiptop0/system/dtm/dmiAccessChain/regs_40_reg_0
    SLICE_X4Y6           FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_40_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    AL31                                              0.000     0.000 r  jtag_jtag_TCK (INOUT)
                         net (fo=0)                   0.000     0.000    jtag_jtag_TCK
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  jtag_jtag_TCK_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    jtag_jtag_TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.519 r  jtag_jtag_TCK_IBUF_BUFG_inst/O
                         net (fo=291, routed)         1.129     2.648    chiptop0/system/dtm/dmiAccessChain/jtag_jtag_TCK_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_40_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_harnessSysPLL

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 harnessSysPLL/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dutWrangler/debounced_debounce/reg_0_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.102ns  (logic 0.063ns (1.235%)  route 5.039ns (98.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  harnessSysPLL/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           4.122     4.122    dutWrangler/debounced_debounce/locked
    SLICE_X73Y26         LUT3 (Prop_lut3_I2_O)        0.063     4.185 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.917     5.102    dutWrangler/debounced_debounce/auto_in_member_0_reset0
    SLICE_X67Y30         FDCE                                         f  dutWrangler/debounced_debounce/reg_0_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.928     5.444    dutWrangler/debounced_debounce/clk_out1
    SLICE_X67Y30         FDCE                                         r  dutWrangler/debounced_debounce/reg_0_reg[12]/C

Slack:                    inf
  Source:                 harnessSysPLL/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dutWrangler/debounced_debounce/reg_0_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.999ns  (logic 0.063ns (1.260%)  route 4.936ns (98.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  harnessSysPLL/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           4.122     4.122    dutWrangler/debounced_debounce/locked
    SLICE_X73Y26         LUT3 (Prop_lut3_I2_O)        0.063     4.185 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.814     4.999    dutWrangler/debounced_debounce/auto_in_member_0_reset0
    SLICE_X67Y29         FDCE                                         f  dutWrangler/debounced_debounce/reg_0_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.927     5.443    dutWrangler/debounced_debounce/clk_out1
    SLICE_X67Y29         FDCE                                         r  dutWrangler/debounced_debounce/reg_0_reg[10]/C

Slack:                    inf
  Source:                 harnessSysPLL/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dutWrangler/debounced_debounce/reg_0_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.999ns  (logic 0.063ns (1.260%)  route 4.936ns (98.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  harnessSysPLL/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           4.122     4.122    dutWrangler/debounced_debounce/locked
    SLICE_X73Y26         LUT3 (Prop_lut3_I2_O)        0.063     4.185 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.814     4.999    dutWrangler/debounced_debounce/auto_in_member_0_reset0
    SLICE_X67Y29         FDCE                                         f  dutWrangler/debounced_debounce/reg_0_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.927     5.443    dutWrangler/debounced_debounce/clk_out1
    SLICE_X67Y29         FDCE                                         r  dutWrangler/debounced_debounce/reg_0_reg[11]/C

Slack:                    inf
  Source:                 harnessSysPLL/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dutWrangler/debounced_debounce/reg_0_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.999ns  (logic 0.063ns (1.260%)  route 4.936ns (98.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  harnessSysPLL/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           4.122     4.122    dutWrangler/debounced_debounce/locked
    SLICE_X73Y26         LUT3 (Prop_lut3_I2_O)        0.063     4.185 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.814     4.999    dutWrangler/debounced_debounce/auto_in_member_0_reset0
    SLICE_X67Y29         FDCE                                         f  dutWrangler/debounced_debounce/reg_0_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.927     5.443    dutWrangler/debounced_debounce/clk_out1
    SLICE_X67Y29         FDCE                                         r  dutWrangler/debounced_debounce/reg_0_reg[8]/C

Slack:                    inf
  Source:                 harnessSysPLL/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dutWrangler/debounced_debounce/reg_0_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.999ns  (logic 0.063ns (1.260%)  route 4.936ns (98.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  harnessSysPLL/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           4.122     4.122    dutWrangler/debounced_debounce/locked
    SLICE_X73Y26         LUT3 (Prop_lut3_I2_O)        0.063     4.185 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.814     4.999    dutWrangler/debounced_debounce/auto_in_member_0_reset0
    SLICE_X67Y29         FDCE                                         f  dutWrangler/debounced_debounce/reg_0_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.927     5.443    dutWrangler/debounced_debounce/clk_out1
    SLICE_X67Y29         FDCE                                         r  dutWrangler/debounced_debounce/reg_0_reg[9]/C

Slack:                    inf
  Source:                 harnessSysPLL/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dutWrangler/debounced_debounce/reg_0_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.920ns  (logic 0.063ns (1.280%)  route 4.857ns (98.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  harnessSysPLL/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           4.122     4.122    dutWrangler/debounced_debounce/locked
    SLICE_X73Y26         LUT3 (Prop_lut3_I2_O)        0.063     4.185 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.735     4.920    dutWrangler/debounced_debounce/auto_in_member_0_reset0
    SLICE_X67Y27         FDCE                                         f  dutWrangler/debounced_debounce/reg_0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.925     5.441    dutWrangler/debounced_debounce/clk_out1
    SLICE_X67Y27         FDCE                                         r  dutWrangler/debounced_debounce/reg_0_reg[0]/C

Slack:                    inf
  Source:                 harnessSysPLL/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dutWrangler/debounced_debounce/reg_0_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.920ns  (logic 0.063ns (1.280%)  route 4.857ns (98.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  harnessSysPLL/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           4.122     4.122    dutWrangler/debounced_debounce/locked
    SLICE_X73Y26         LUT3 (Prop_lut3_I2_O)        0.063     4.185 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.735     4.920    dutWrangler/debounced_debounce/auto_in_member_0_reset0
    SLICE_X67Y27         FDCE                                         f  dutWrangler/debounced_debounce/reg_0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.925     5.441    dutWrangler/debounced_debounce/clk_out1
    SLICE_X67Y27         FDCE                                         r  dutWrangler/debounced_debounce/reg_0_reg[1]/C

Slack:                    inf
  Source:                 harnessSysPLL/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dutWrangler/debounced_debounce/reg_0_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.920ns  (logic 0.063ns (1.280%)  route 4.857ns (98.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  harnessSysPLL/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           4.122     4.122    dutWrangler/debounced_debounce/locked
    SLICE_X73Y26         LUT3 (Prop_lut3_I2_O)        0.063     4.185 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.735     4.920    dutWrangler/debounced_debounce/auto_in_member_0_reset0
    SLICE_X67Y27         FDCE                                         f  dutWrangler/debounced_debounce/reg_0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.925     5.441    dutWrangler/debounced_debounce/clk_out1
    SLICE_X67Y27         FDCE                                         r  dutWrangler/debounced_debounce/reg_0_reg[2]/C

Slack:                    inf
  Source:                 harnessSysPLL/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dutWrangler/debounced_debounce/reg_0_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.920ns  (logic 0.063ns (1.280%)  route 4.857ns (98.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  harnessSysPLL/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           4.122     4.122    dutWrangler/debounced_debounce/locked
    SLICE_X73Y26         LUT3 (Prop_lut3_I2_O)        0.063     4.185 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.735     4.920    dutWrangler/debounced_debounce/auto_in_member_0_reset0
    SLICE_X67Y27         FDCE                                         f  dutWrangler/debounced_debounce/reg_0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.925     5.441    dutWrangler/debounced_debounce/clk_out1
    SLICE_X67Y27         FDCE                                         r  dutWrangler/debounced_debounce/reg_0_reg[3]/C

Slack:                    inf
  Source:                 harnessSysPLL/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            dutWrangler/debounced_debounce/reg_0_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.888ns  (logic 0.063ns (1.289%)  route 4.825ns (98.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  harnessSysPLL/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           4.122     4.122    dutWrangler/debounced_debounce/locked
    SLICE_X73Y26         LUT3 (Prop_lut3_I2_O)        0.063     4.185 f  dutWrangler/debounced_debounce/reg_0_i_2__1/O
                         net (fo=14, routed)          0.703     4.888    dutWrangler/debounced_debounce/auto_in_member_0_reset0
    SLICE_X67Y28         FDCE                                         f  dutWrangler/debounced_debounce/reg_0_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.934     0.934 r  sys_clock_ibufds/O
                         net (fo=1, routed)           2.469     3.403    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.516 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           2.060     5.576    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.821     0.755 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.648     3.403    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.516 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.926     5.442    dutWrangler/debounced_debounce/clk_out1
    SLICE_X67Y28         FDCE                                         r  dutWrangler/debounced_debounce/reg_0_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdio_spi_dat_0
                            (input port)
  Destination:            bundleIn_0_dq_1_i_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.136ns (18.928%)  route 0.582ns (81.072%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.610ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP26                                              0.000     0.000 r  sdio_spi_dat_0 (INOUT)
                         net (fo=0)                   0.000     0.000    sdio_spi_dat_0
    AP26                 IBUF (Prop_ibuf_I_O)         0.136     0.136 r  sdio_spi_dat_0_IBUF_inst/O
                         net (fo=1, routed)           0.582     0.718    sdio_spi_dat_0_IBUF
    SLICE_X64Y50         FDRE                                         r  bundleIn_0_dq_1_i_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        0.933     2.610    _dutWrangler_auto_out_clock
    SLICE_X64Y50         FDRE                                         r  bundleIn_0_dq_1_i_REG_reg/C

Slack:                    inf
  Source:                 uart_rxd
                            (input port)
  Destination:            chiptop0/system/uartClockDomainWrapper/uart_0/rxm/debounce_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.971ns  (logic 0.167ns (17.206%)  route 0.804ns (82.794%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN28                                              0.000     0.000 r  uart_rxd (INOUT)
                         net (fo=0)                   0.000     0.000    uart_rxd
    AN28                 IBUF (Prop_ibuf_I_O)         0.139     0.139 r  uart_rxd_IBUF_inst/O
                         net (fo=6, routed)           0.804     0.943    chiptop0/system/uartClockDomainWrapper/uart_0/rxm/uart_rxd_IBUF
    SLICE_X64Y40         LUT6 (Prop_lut6_I1_O)        0.028     0.971 r  chiptop0/system/uartClockDomainWrapper/uart_0/rxm/debounce[1]_i_1/O
                         net (fo=1, routed)           0.000     0.971    chiptop0/system/uartClockDomainWrapper/uart_0/rxm/debounce[1]_i_1_n_0
    SLICE_X64Y40         FDRE                                         r  chiptop0/system/uartClockDomainWrapper/uart_0/rxm/debounce_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.004     2.681    chiptop0/system/uartClockDomainWrapper/uart_0/rxm/clk_out1
    SLICE_X64Y40         FDRE                                         r  chiptop0/system/uartClockDomainWrapper/uart_0/rxm/debounce_reg[1]/C

Slack:                    inf
  Source:                 uart_rxd
                            (input port)
  Destination:            chiptop0/system/uartClockDomainWrapper/uart_0/rxm/sample_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.971ns  (logic 0.167ns (17.206%)  route 0.804ns (82.794%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN28                                              0.000     0.000 r  uart_rxd (INOUT)
                         net (fo=0)                   0.000     0.000    uart_rxd
    AN28                 IBUF (Prop_ibuf_I_O)         0.139     0.139 r  uart_rxd_IBUF_inst/O
                         net (fo=6, routed)           0.804     0.943    chiptop0/system/uartClockDomainWrapper/uart_0/rxm/uart_rxd_IBUF
    SLICE_X64Y40         LUT3 (Prop_lut3_I0_O)        0.028     0.971 r  chiptop0/system/uartClockDomainWrapper/uart_0/rxm/sample[0]_i_1/O
                         net (fo=1, routed)           0.000     0.971    chiptop0/system/uartClockDomainWrapper/uart_0/rxm/sample[0]_i_1_n_0
    SLICE_X64Y40         FDRE                                         r  chiptop0/system/uartClockDomainWrapper/uart_0/rxm/sample_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.004     2.681    chiptop0/system/uartClockDomainWrapper/uart_0/rxm/clk_out1
    SLICE_X64Y40         FDRE                                         r  chiptop0/system/uartClockDomainWrapper/uart_0/rxm/sample_reg[0]/C

Slack:                    inf
  Source:                 uart_rxd
                            (input port)
  Destination:            chiptop0/system/uartClockDomainWrapper/uart_0/rxm/debounce_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.972ns  (logic 0.167ns (17.189%)  route 0.805ns (82.811%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN28                                              0.000     0.000 f  uart_rxd (INOUT)
                         net (fo=0)                   0.000     0.000    uart_rxd
    AN28                 IBUF (Prop_ibuf_I_O)         0.139     0.139 f  uart_rxd_IBUF_inst/O
                         net (fo=6, routed)           0.805     0.944    chiptop0/system/uartClockDomainWrapper/uart_0/rxm/uart_rxd_IBUF
    SLICE_X64Y40         LUT6 (Prop_lut6_I1_O)        0.028     0.972 r  chiptop0/system/uartClockDomainWrapper/uart_0/rxm/debounce[0]_i_1/O
                         net (fo=1, routed)           0.000     0.972    chiptop0/system/uartClockDomainWrapper/uart_0/rxm/debounce[0]_i_1_n_0
    SLICE_X64Y40         FDRE                                         r  chiptop0/system/uartClockDomainWrapper/uart_0/rxm/debounce_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.004     2.681    chiptop0/system/uartClockDomainWrapper/uart_0/rxm/clk_out1
    SLICE_X64Y40         FDRE                                         r  chiptop0/system/uartClockDomainWrapper/uart_0/rxm/debounce_reg[0]/C

Slack:                    inf
  Source:                 uart_rxd
                            (input port)
  Destination:            chiptop0/system/uartClockDomainWrapper/uart_0/rxm/data_count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.169ns (15.858%)  route 0.897ns (84.142%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN28                                              0.000     0.000 f  uart_rxd (INOUT)
                         net (fo=0)                   0.000     0.000    uart_rxd
    AN28                 IBUF (Prop_ibuf_I_O)         0.139     0.139 f  uart_rxd_IBUF_inst/O
                         net (fo=6, routed)           0.774     0.913    chiptop0/system/uartClockDomainWrapper/uart_0/rxm/uart_rxd_IBUF
    SLICE_X62Y40         LUT4 (Prop_lut4_I2_O)        0.030     0.943 r  chiptop0/system/uartClockDomainWrapper/uart_0/rxm/sample_count[3]_i_1/O
                         net (fo=8, routed)           0.122     1.066    chiptop0/system/uartClockDomainWrapper/uart_0/rxm/sample_count[3]_i_1_n_0
    SLICE_X68Y40         FDSE                                         r  chiptop0/system/uartClockDomainWrapper/uart_0/rxm/data_count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.002     2.679    chiptop0/system/uartClockDomainWrapper/uart_0/rxm/clk_out1
    SLICE_X68Y40         FDSE                                         r  chiptop0/system/uartClockDomainWrapper/uart_0/rxm/data_count_reg[0]/C

Slack:                    inf
  Source:                 uart_rxd
                            (input port)
  Destination:            chiptop0/system/uartClockDomainWrapper/uart_0/rxm/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.169ns (15.858%)  route 0.897ns (84.142%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN28                                              0.000     0.000 f  uart_rxd (INOUT)
                         net (fo=0)                   0.000     0.000    uart_rxd
    AN28                 IBUF (Prop_ibuf_I_O)         0.139     0.139 f  uart_rxd_IBUF_inst/O
                         net (fo=6, routed)           0.774     0.913    chiptop0/system/uartClockDomainWrapper/uart_0/rxm/uart_rxd_IBUF
    SLICE_X62Y40         LUT4 (Prop_lut4_I2_O)        0.030     0.943 r  chiptop0/system/uartClockDomainWrapper/uart_0/rxm/sample_count[3]_i_1/O
                         net (fo=8, routed)           0.122     1.066    chiptop0/system/uartClockDomainWrapper/uart_0/rxm/sample_count[3]_i_1_n_0
    SLICE_X69Y40         FDRE                                         r  chiptop0/system/uartClockDomainWrapper/uart_0/rxm/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.002     2.679    chiptop0/system/uartClockDomainWrapper/uart_0/rxm/clk_out1
    SLICE_X69Y40         FDRE                                         r  chiptop0/system/uartClockDomainWrapper/uart_0/rxm/data_count_reg[1]/C

Slack:                    inf
  Source:                 uart_rxd
                            (input port)
  Destination:            chiptop0/system/uartClockDomainWrapper/uart_0/rxm/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.169ns (15.858%)  route 0.897ns (84.142%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN28                                              0.000     0.000 f  uart_rxd (INOUT)
                         net (fo=0)                   0.000     0.000    uart_rxd
    AN28                 IBUF (Prop_ibuf_I_O)         0.139     0.139 f  uart_rxd_IBUF_inst/O
                         net (fo=6, routed)           0.774     0.913    chiptop0/system/uartClockDomainWrapper/uart_0/rxm/uart_rxd_IBUF
    SLICE_X62Y40         LUT4 (Prop_lut4_I2_O)        0.030     0.943 r  chiptop0/system/uartClockDomainWrapper/uart_0/rxm/sample_count[3]_i_1/O
                         net (fo=8, routed)           0.122     1.066    chiptop0/system/uartClockDomainWrapper/uart_0/rxm/sample_count[3]_i_1_n_0
    SLICE_X68Y40         FDRE                                         r  chiptop0/system/uartClockDomainWrapper/uart_0/rxm/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.002     2.679    chiptop0/system/uartClockDomainWrapper/uart_0/rxm/clk_out1
    SLICE_X68Y40         FDRE                                         r  chiptop0/system/uartClockDomainWrapper/uart_0/rxm/data_count_reg[2]/C

Slack:                    inf
  Source:                 uart_rxd
                            (input port)
  Destination:            chiptop0/system/uartClockDomainWrapper/uart_0/rxm/data_count_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.169ns (15.858%)  route 0.897ns (84.142%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN28                                              0.000     0.000 f  uart_rxd (INOUT)
                         net (fo=0)                   0.000     0.000    uart_rxd
    AN28                 IBUF (Prop_ibuf_I_O)         0.139     0.139 f  uart_rxd_IBUF_inst/O
                         net (fo=6, routed)           0.774     0.913    chiptop0/system/uartClockDomainWrapper/uart_0/rxm/uart_rxd_IBUF
    SLICE_X62Y40         LUT4 (Prop_lut4_I2_O)        0.030     0.943 r  chiptop0/system/uartClockDomainWrapper/uart_0/rxm/sample_count[3]_i_1/O
                         net (fo=8, routed)           0.122     1.066    chiptop0/system/uartClockDomainWrapper/uart_0/rxm/sample_count[3]_i_1_n_0
    SLICE_X68Y40         FDSE                                         r  chiptop0/system/uartClockDomainWrapper/uart_0/rxm/data_count_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.002     2.679    chiptop0/system/uartClockDomainWrapper/uart_0/rxm/clk_out1
    SLICE_X68Y40         FDSE                                         r  chiptop0/system/uartClockDomainWrapper/uart_0/rxm/data_count_reg[3]/C

Slack:                    inf
  Source:                 uart_rxd
                            (input port)
  Destination:            chiptop0/system/uartClockDomainWrapper/uart_0/rxm/sample_count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.169ns (15.858%)  route 0.897ns (84.142%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN28                                              0.000     0.000 f  uart_rxd (INOUT)
                         net (fo=0)                   0.000     0.000    uart_rxd
    AN28                 IBUF (Prop_ibuf_I_O)         0.139     0.139 f  uart_rxd_IBUF_inst/O
                         net (fo=6, routed)           0.774     0.913    chiptop0/system/uartClockDomainWrapper/uart_0/rxm/uart_rxd_IBUF
    SLICE_X62Y40         LUT4 (Prop_lut4_I2_O)        0.030     0.943 r  chiptop0/system/uartClockDomainWrapper/uart_0/rxm/sample_count[3]_i_1/O
                         net (fo=8, routed)           0.122     1.066    chiptop0/system/uartClockDomainWrapper/uart_0/rxm/sample_count[3]_i_1_n_0
    SLICE_X69Y40         FDSE                                         r  chiptop0/system/uartClockDomainWrapper/uart_0/rxm/sample_count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.002     2.679    chiptop0/system/uartClockDomainWrapper/uart_0/rxm/clk_out1
    SLICE_X69Y40         FDSE                                         r  chiptop0/system/uartClockDomainWrapper/uart_0/rxm/sample_count_reg[0]/C

Slack:                    inf
  Source:                 uart_rxd
                            (input port)
  Destination:            chiptop0/system/uartClockDomainWrapper/uart_0/rxm/sample_count_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_harnessSysPLL  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.169ns (15.858%)  route 0.897ns (84.142%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN28                                              0.000     0.000 f  uart_rxd (INOUT)
                         net (fo=0)                   0.000     0.000    uart_rxd
    AN28                 IBUF (Prop_ibuf_I_O)         0.139     0.139 f  uart_rxd_IBUF_inst/O
                         net (fo=6, routed)           0.774     0.913    chiptop0/system/uartClockDomainWrapper/uart_0/rxm/uart_rxd_IBUF
    SLICE_X62Y40         LUT4 (Prop_lut4_I2_O)        0.030     0.943 r  chiptop0/system/uartClockDomainWrapper/uart_0/rxm/sample_count[3]_i_1/O
                         net (fo=8, routed)           0.122     1.066    chiptop0/system/uartClockDomainWrapper/uart_0/rxm/sample_count[3]_i_1_n_0
    SLICE_X69Y40         FDSE                                         r  chiptop0/system/uartClockDomainWrapper/uart_0/rxm/sample_count_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_harnessSysPLL rise edge)
                                                      0.000     0.000 r  
    AL29                                              0.000     0.000 r  sys_clock_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clock_p
    AL29                 IBUFDS (Prop_ibufds_I_O)     0.490     0.490 r  sys_clock_ibufds/O
                         net (fo=1, routed)           1.157     1.647    _sys_clock_ibufds_O
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.677 r  _sys_clock_ibufds_O_BUFG_inst/O
                         net (fo=2, routed)           1.036     2.713    harnessSysPLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267     0.446 r  harnessSysPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.201     1.647    harnessSysPLL/inst/clk_out1_harnessSysPLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.677 r  harnessSysPLL/inst/clkout1_buf/O
                         net (fo=7139, routed)        1.002     2.679    chiptop0/system/uartClockDomainWrapper/uart_0/rxm/clk_out1
    SLICE_X69Y40         FDSE                                         r  chiptop0/system/uartClockDomainWrapper/uart_0/rxm/sample_count_reg[1]/C





