$date
	Thu Jul 12 21:21:09 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ckt1 $end
$var wire 1 ! w1 $end
$var wire 1 " w2 $end
$var reg 1 # x $end
$var reg 1 $ y $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
1!
$end
#1
1#
#2
1"
0!
1$
#3
0"
1!
0#
#4
