$date
	Thu Oct 08 20:05:36 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_stimulus $end
$var wire 1 ! mux_out $end
$var reg 1 " mux_en $end
$var reg 1 # mux_in0 $end
$var reg 1 $ mux_in1 $end
$var reg 1 % mux_in2 $end
$var reg 1 & mux_in3 $end
$var reg 1 ' mux_s0 $end
$var reg 1 ( mux_s1 $end
$scope module mux1 $end
$var wire 1 " mux_en $end
$var wire 1 # mux_in0 $end
$var wire 1 $ mux_in1 $end
$var wire 1 % mux_in2 $end
$var wire 1 & mux_in3 $end
$var wire 1 ! mux_out $end
$var wire 1 ' mux_s0 $end
$var wire 1 ( mux_s1 $end
$var wire 1 ) w_and0 $end
$var wire 1 * w_and1 $end
$var wire 1 + w_and2 $end
$var wire 1 , w_and3 $end
$var wire 1 - dout_3 $end
$var wire 1 . dout_2 $end
$var wire 1 / dout_1 $end
$var wire 1 0 dout_0 $end
$scope module decoder_24_for_mux $end
$var wire 1 " d_en $end
$var wire 1 ' din_0 $end
$var wire 1 ( din_1 $end
$var wire 1 0 dout_0 $end
$var wire 1 / dout_1 $end
$var wire 1 . dout_2 $end
$var wire 1 - dout_3 $end
$var wire 1 1 w_not0 $end
$var wire 1 2 w_not1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
12
11
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1
1#
#2
0#
1$
#3
1#
#4
0#
0$
1%
#5
1#
#6
0#
1$
#7
1#
#8
0#
0$
0%
1&
#9
1#
#10
0#
1$
#11
1#
#12
0#
0$
1%
#13
1#
#14
0#
1$
#15
1#
#16
01
0#
0$
0%
0&
1'
#17
1#
#18
0#
1$
#19
1#
#20
0#
0$
1%
#21
1#
#22
0#
1$
#23
1#
#24
0#
0$
0%
1&
#25
1#
#26
0#
1$
#27
1#
#28
0#
0$
1%
#29
1#
#30
0#
1$
#31
1#
#32
11
02
0#
0$
0%
0&
0'
1(
#33
1#
#34
0#
1$
#35
1#
#36
0#
0$
1%
#37
1#
#38
0#
1$
#39
1#
#40
0#
0$
0%
1&
#41
1#
#42
0#
1$
#43
1#
#44
0#
0$
1%
#45
1#
#46
0#
1$
#47
1#
#48
01
0#
0$
0%
0&
1'
#49
1#
#50
0#
1$
#51
1#
#52
0#
0$
1%
#53
1#
#54
0#
1$
#55
1#
#56
0#
0$
0%
1&
#57
1#
#58
0#
1$
#59
1#
#60
0#
0$
1%
#61
1#
#62
0#
1$
#63
1#
#64
10
11
12
0#
0$
0%
0&
0'
0(
1"
#65
1!
1)
1#
#66
0!
0)
0#
1$
#67
1!
1)
1#
#68
0!
0)
0#
0$
1%
#69
1!
1)
1#
#70
0!
0)
0#
1$
#71
1!
1)
1#
#72
0!
0)
0#
0$
0%
1&
#73
1!
1)
1#
#74
0!
0)
0#
1$
#75
1!
1)
1#
#76
0!
0)
0#
0$
1%
#77
1!
1)
1#
#78
0!
0)
0#
1$
#79
1!
1)
1#
#80
0!
00
0)
01
1/
0#
0$
0%
0&
1'
#81
1#
#82
1!
1*
0#
1$
#83
1#
#84
0!
0*
0#
0$
1%
#85
1#
#86
1!
1*
0#
1$
#87
1#
#88
0!
0*
0#
0$
0%
1&
#89
1#
#90
1!
1*
0#
1$
#91
1#
#92
0!
0*
0#
0$
1%
#93
1#
#94
1!
1*
0#
1$
#95
1#
#96
0!
1.
0*
11
0/
02
0#
0$
0%
0&
0'
1(
#97
1#
#98
0#
1$
#99
1#
#100
1!
1+
0#
0$
1%
#101
1#
#102
0#
1$
#103
1#
#104
0!
0+
0#
0$
0%
1&
#105
1#
#106
0#
1$
#107
1#
#108
1!
1+
0#
0$
1%
#109
1#
#110
0#
1$
#111
1#
#112
0!
0.
0+
01
1-
0#
0$
0%
0&
1'
#113
1#
#114
0#
1$
#115
1#
#116
0#
0$
1%
#117
1#
#118
0#
1$
#119
1#
#120
1!
1,
0#
0$
0%
1&
#121
1#
#122
0#
1$
#123
1#
#124
0#
0$
1%
#125
1#
#126
0#
1$
#127
1#
