// j204c_f_rx_tx_ip_reset_sequencer_0.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module j204c_f_rx_tx_ip_reset_sequencer_0 #(
		parameter NUM_OUTPUTS                   = 6,
		parameter ENABLE_DEASSERTION_INPUT_QUAL = 22,
		parameter ENABLE_ASSERTION_SEQUENCE     = 0,
		parameter ENABLE_DEASSERTION_SEQUENCE   = 1,
		parameter MIN_ASRT_TIME                 = 20,
		parameter ASRT_DELAY0                   = 0,
		parameter DSRT_DELAY0                   = 2,
		parameter ASRT_REMAP0                   = 0,
		parameter DSRT_REMAP0                   = 0,
		parameter DSRT_QUALCNT_0                = 0,
		parameter ASRT_DELAY1                   = 0,
		parameter DSRT_DELAY1                   = 0,
		parameter ASRT_REMAP1                   = 1,
		parameter DSRT_REMAP1                   = 1,
		parameter DSRT_QUALCNT_1                = 2,
		parameter ASRT_DELAY2                   = 0,
		parameter DSRT_DELAY2                   = 0,
		parameter ASRT_REMAP2                   = 2,
		parameter DSRT_REMAP2                   = 2,
		parameter DSRT_QUALCNT_2                = 0,
		parameter ASRT_DELAY3                   = 0,
		parameter DSRT_DELAY3                   = 100,
		parameter ASRT_REMAP3                   = 3,
		parameter DSRT_REMAP3                   = 3,
		parameter DSRT_QUALCNT_3                = 0,
		parameter ASRT_DELAY4                   = 0,
		parameter DSRT_DELAY4                   = 0,
		parameter ASRT_REMAP4                   = 4,
		parameter DSRT_REMAP4                   = 4,
		parameter DSRT_QUALCNT_4                = 0,
		parameter ASRT_DELAY5                   = 0,
		parameter DSRT_DELAY5                   = 50,
		parameter ASRT_REMAP5                   = 5,
		parameter DSRT_REMAP5                   = 5,
		parameter DSRT_QUALCNT_5                = 0,
		parameter ASRT_DELAY6                   = 0,
		parameter DSRT_DELAY6                   = 0,
		parameter ASRT_REMAP6                   = 6,
		parameter DSRT_REMAP6                   = 6,
		parameter DSRT_QUALCNT_6                = 0,
		parameter ASRT_DELAY7                   = 0,
		parameter DSRT_DELAY7                   = 0,
		parameter ASRT_REMAP7                   = 7,
		parameter DSRT_REMAP7                   = 7,
		parameter DSRT_QUALCNT_7                = 0,
		parameter ASRT_DELAY8                   = 0,
		parameter DSRT_DELAY8                   = 0,
		parameter ASRT_REMAP8                   = 8,
		parameter DSRT_REMAP8                   = 8,
		parameter DSRT_QUALCNT_8                = 0,
		parameter ASRT_DELAY9                   = 0,
		parameter DSRT_DELAY9                   = 0,
		parameter ASRT_REMAP9                   = 9,
		parameter DSRT_REMAP9                   = 9,
		parameter DSRT_QUALCNT_9                = 0
	) (
		input  wire        clk,              //              clk.clk
		input  wire        reset_in0,        //        reset_in0.reset
		output wire        reset_out0,       //       reset_out0.reset
		output wire        reset_out1,       //       reset_out1.reset
		output wire        reset_out2,       //       reset_out2.reset
		output wire        reset_out3,       //       reset_out3.reset
		output wire        reset_out4,       //       reset_out4.reset
		output wire        reset_out5,       //       reset_out5.reset
		input  wire        reset1_dsrt_qual, // reset1_dsrt_qual.reset1_dsrt_qual
		input  wire        reset2_dsrt_qual, // reset2_dsrt_qual.reset2_dsrt_qual
		input  wire        reset4_dsrt_qual, // reset4_dsrt_qual.reset4_dsrt_qual
		input  wire        csr_reset,        //        csr_reset.reset
		input  wire [7:0]  av_address,       //           av_csr.address
		output wire [31:0] av_readdata,      //                 .readdata
		input  wire        av_read,          //                 .read
		input  wire [31:0] av_writedata,     //                 .writedata
		input  wire        av_write,         //                 .write
		output wire        irq               //       av_csr_irq.irq
	);

	altera_reset_sequencer #(
		.NUM_OUTPUTS                   (NUM_OUTPUTS),
		.ENABLE_DEASSERTION_INPUT_QUAL (ENABLE_DEASSERTION_INPUT_QUAL),
		.ENABLE_ASSERTION_SEQUENCE     (ENABLE_ASSERTION_SEQUENCE),
		.ENABLE_DEASSERTION_SEQUENCE   (ENABLE_DEASSERTION_SEQUENCE),
		.MIN_ASRT_TIME                 (MIN_ASRT_TIME),
		.ASRT_DELAY0                   (ASRT_DELAY0),
		.DSRT_DELAY0                   (DSRT_DELAY0),
		.ASRT_REMAP0                   (ASRT_REMAP0),
		.DSRT_REMAP0                   (DSRT_REMAP0),
		.DSRT_QUALCNT_0                (DSRT_QUALCNT_0),
		.ASRT_DELAY1                   (ASRT_DELAY1),
		.DSRT_DELAY1                   (DSRT_DELAY1),
		.ASRT_REMAP1                   (ASRT_REMAP1),
		.DSRT_REMAP1                   (DSRT_REMAP1),
		.DSRT_QUALCNT_1                (DSRT_QUALCNT_1),
		.ASRT_DELAY2                   (ASRT_DELAY2),
		.DSRT_DELAY2                   (DSRT_DELAY2),
		.ASRT_REMAP2                   (ASRT_REMAP2),
		.DSRT_REMAP2                   (DSRT_REMAP2),
		.DSRT_QUALCNT_2                (DSRT_QUALCNT_2),
		.ASRT_DELAY3                   (ASRT_DELAY3),
		.DSRT_DELAY3                   (DSRT_DELAY3),
		.ASRT_REMAP3                   (ASRT_REMAP3),
		.DSRT_REMAP3                   (DSRT_REMAP3),
		.DSRT_QUALCNT_3                (DSRT_QUALCNT_3),
		.ASRT_DELAY4                   (ASRT_DELAY4),
		.DSRT_DELAY4                   (DSRT_DELAY4),
		.ASRT_REMAP4                   (ASRT_REMAP4),
		.DSRT_REMAP4                   (DSRT_REMAP4),
		.DSRT_QUALCNT_4                (DSRT_QUALCNT_4),
		.ASRT_DELAY5                   (ASRT_DELAY5),
		.DSRT_DELAY5                   (DSRT_DELAY5),
		.ASRT_REMAP5                   (ASRT_REMAP5),
		.DSRT_REMAP5                   (DSRT_REMAP5),
		.DSRT_QUALCNT_5                (DSRT_QUALCNT_5),
		.ASRT_DELAY6                   (ASRT_DELAY6),
		.DSRT_DELAY6                   (DSRT_DELAY6),
		.ASRT_REMAP6                   (ASRT_REMAP6),
		.DSRT_REMAP6                   (DSRT_REMAP6),
		.DSRT_QUALCNT_6                (DSRT_QUALCNT_6),
		.ASRT_DELAY7                   (ASRT_DELAY7),
		.DSRT_DELAY7                   (DSRT_DELAY7),
		.ASRT_REMAP7                   (ASRT_REMAP7),
		.DSRT_REMAP7                   (DSRT_REMAP7),
		.DSRT_QUALCNT_7                (DSRT_QUALCNT_7),
		.ASRT_DELAY8                   (ASRT_DELAY8),
		.DSRT_DELAY8                   (DSRT_DELAY8),
		.ASRT_REMAP8                   (ASRT_REMAP8),
		.DSRT_REMAP8                   (DSRT_REMAP8),
		.DSRT_QUALCNT_8                (DSRT_QUALCNT_8),
		.ASRT_DELAY9                   (ASRT_DELAY9),
		.DSRT_DELAY9                   (DSRT_DELAY9),
		.ASRT_REMAP9                   (ASRT_REMAP9),
		.DSRT_REMAP9                   (DSRT_REMAP9),
		.DSRT_QUALCNT_9                (DSRT_QUALCNT_9),
		.ENABLE_CSR                    (1)
	) reset_sequencer_0 (
		.clk              (clk),              //   input,   width = 1,              clk.clk
		.reset_in0        (reset_in0),        //   input,   width = 1,        reset_in0.reset
		.reset_out0       (reset_out0),       //  output,   width = 1,       reset_out0.reset
		.reset_out1       (reset_out1),       //  output,   width = 1,       reset_out1.reset
		.reset_out2       (reset_out2),       //  output,   width = 1,       reset_out2.reset
		.reset_out3       (reset_out3),       //  output,   width = 1,       reset_out3.reset
		.reset_out4       (reset_out4),       //  output,   width = 1,       reset_out4.reset
		.reset_out5       (reset_out5),       //  output,   width = 1,       reset_out5.reset
		.reset1_dsrt_qual (reset1_dsrt_qual), //   input,   width = 1, reset1_dsrt_qual.reset1_dsrt_qual
		.reset2_dsrt_qual (reset2_dsrt_qual), //   input,   width = 1, reset2_dsrt_qual.reset2_dsrt_qual
		.reset4_dsrt_qual (reset4_dsrt_qual), //   input,   width = 1, reset4_dsrt_qual.reset4_dsrt_qual
		.csr_reset        (csr_reset),        //   input,   width = 1,        csr_reset.reset
		.av_address       (av_address),       //   input,   width = 8,           av_csr.address
		.av_readdata      (av_readdata),      //  output,  width = 32,                 .readdata
		.av_read          (av_read),          //   input,   width = 1,                 .read
		.av_writedata     (av_writedata),     //   input,  width = 32,                 .writedata
		.av_write         (av_write),         //   input,   width = 1,                 .write
		.irq              (irq),              //  output,   width = 1,       av_csr_irq.irq
		.reset_req_in0    (1'b0),             // (terminated),                               
		.reset_in1        (1'b0),             // (terminated),                               
		.reset_req_in1    (1'b0),             // (terminated),                               
		.reset_in2        (1'b0),             // (terminated),                               
		.reset_req_in2    (1'b0),             // (terminated),                               
		.reset_in3        (1'b0),             // (terminated),                               
		.reset_req_in3    (1'b0),             // (terminated),                               
		.reset_in4        (1'b0),             // (terminated),                               
		.reset_req_in4    (1'b0),             // (terminated),                               
		.reset_in5        (1'b0),             // (terminated),                               
		.reset_req_in5    (1'b0),             // (terminated),                               
		.reset_in6        (1'b0),             // (terminated),                               
		.reset_req_in6    (1'b0),             // (terminated),                               
		.reset_in7        (1'b0),             // (terminated),                               
		.reset_req_in7    (1'b0),             // (terminated),                               
		.reset_in8        (1'b0),             // (terminated),                               
		.reset_req_in8    (1'b0),             // (terminated),                               
		.reset_in9        (1'b0),             // (terminated),                               
		.reset_req_in9    (1'b0),             // (terminated),                               
		.reset_req_out0   (),                 // (terminated),                               
		.reset_req_out1   (),                 // (terminated),                               
		.reset_req_out2   (),                 // (terminated),                               
		.reset_req_out3   (),                 // (terminated),                               
		.reset_req_out4   (),                 // (terminated),                               
		.reset_req_out5   (),                 // (terminated),                               
		.reset_out6       (),                 // (terminated),                               
		.reset_req_out6   (),                 // (terminated),                               
		.reset_out7       (),                 // (terminated),                               
		.reset_req_out7   (),                 // (terminated),                               
		.reset_out8       (),                 // (terminated),                               
		.reset_req_out8   (),                 // (terminated),                               
		.reset_out9       (),                 // (terminated),                               
		.reset_req_out9   (),                 // (terminated),                               
		.reset0_dsrt_qual (1'b0),             // (terminated),                               
		.reset3_dsrt_qual (1'b0),             // (terminated),                               
		.reset5_dsrt_qual (1'b0),             // (terminated),                               
		.reset6_dsrt_qual (1'b0),             // (terminated),                               
		.reset7_dsrt_qual (1'b0),             // (terminated),                               
		.reset8_dsrt_qual (1'b0),             // (terminated),                               
		.reset9_dsrt_qual (1'b0)              // (terminated),                               
	);

endmodule
