Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jun 16 19:09:06 2021
| Host         : LAPTOP-D1TL7VBM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file board_top_control_sets_placed.rpt
| Design       : board_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |             164 |           60 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |              63 |           32 |
| Yes          | Yes                   | No                     |              32 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+---------------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal             |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------+---------------------------+------------------+----------------+
| ~clk_IBUF_BUFG | btnL_IBUF                              | mips/dp/alureg/SR[0]      |                1 |              1 |
| ~clk_IBUF_BUFG |                                        |                           |                2 |              2 |
| ~clk_IBUF_BUFG | mips/dp/pcreg/q_reg[7]_0               | mips/dp/alureg/q_reg[3]_1 |                3 |              6 |
| ~clk_IBUF_BUFG | mips/dp/alureg/q_reg[3]_0[0]           | btnC_IBUF                 |                2 |              8 |
| ~clk_IBUF_BUFG | md/io/led[7]_i_1_n_0                   |                           |                2 |              8 |
| ~clk_IBUF_BUFG | btnR_IBUF                              | btnC_IBUF                 |                7 |             17 |
|  clk_IBUF_BUFG | mips/c/md/FSM_onehot_state_reg[7]_0[0] | btnC_IBUF                 |               14 |             31 |
|  clk_IBUF_BUFG | mips/c/md/E[0]                         | btnC_IBUF                 |               18 |             32 |
|  clk_IBUF_BUFG | mips/c/md/FSM_onehot_state_reg[7]_0[4] |                           |               16 |             64 |
|  clk_IBUF_BUFG | mips/c/md/we3                          |                           |               12 |             96 |
|  clk_IBUF_BUFG |                                        | btnC_IBUF                 |               60 |            164 |
+----------------+----------------------------------------+---------------------------+------------------+----------------+


