{"top":"global.resnet_pond_layer",
"namespaces":{
  "global":{
    "modules":{
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_conv_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[7208],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"agg2sram_1":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0]},"in2agg_1":{"cycle_starting_addr":[0],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[7202],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[15262],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0]},"tb2out_1":{"cycle_starting_addr":[15264],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[1,12]}},"mode":"lake"}
          },
          "ub_conv_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_conv_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"agg2sram_1":{"cycle_starting_addr":[7208],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"in2agg_1":{"cycle_starting_addr":[7204],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0]},"sram2tb_0":{"cycle_starting_addr":[7202],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[16046],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0]},"tb2out_1":{"cycle_starting_addr":[16048],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[1,12]}},"mode":"lake"}
          },
          "ub_conv_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_conv_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"agg2sram_1":{"cycle_starting_addr":[7208],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"in2agg_1":{"cycle_starting_addr":[7204],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0]},"sram2tb_0":{"cycle_starting_addr":[7202],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[16830],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0]},"tb2out_1":{"cycle_starting_addr":[16832],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[1,12]}},"mode":"lake"}
          },
          "ub_conv_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_conv_stencil_BANK_0.clk","self.clk"],
          ["ub_conv_stencil_BANK_1.clk","self.clk"],
          ["ub_conv_stencil_BANK_2.clk","self.clk"],
          ["ub_conv_stencil_BANK_1.data_in_0","self.op_hcompute_conv_stencil_1_write.0"],
          ["ub_conv_stencil_BANK_2.data_in_0","self.op_hcompute_conv_stencil_2_write.0"],
          ["ub_conv_stencil_BANK_0.data_out_0","self.op_hcompute_conv_stencil_3_read.0"],
          ["ub_conv_stencil_BANK_0.data_in_0","self.op_hcompute_conv_stencil_3_write.0"],
          ["ub_conv_stencil_BANK_1.data_out_0","self.op_hcompute_conv_stencil_4_read.0"],
          ["ub_conv_stencil_BANK_1.data_in_1","self.op_hcompute_conv_stencil_4_write.0"],
          ["ub_conv_stencil_BANK_2.data_out_0","self.op_hcompute_conv_stencil_5_read.0"],
          ["ub_conv_stencil_BANK_2.data_in_1","self.op_hcompute_conv_stencil_5_write.0"],
          ["ub_conv_stencil_BANK_0.data_in_1","self.op_hcompute_conv_stencil_write.0"],
          ["ub_conv_stencil_BANK_0.data_out_1","self.op_hcompute_hw_output_stencil_read.0"],
          ["ub_conv_stencil_BANK_0.flush","self.reset"],
          ["ub_conv_stencil_BANK_1.flush","self.reset"],
          ["ub_conv_stencil_BANK_2.flush","self.reset"],
          ["ub_conv_stencil_BANK_1.data_out_1","ub_conv_stencil_BANK_0.chain_data_in_1"],
          ["ub_conv_stencil_BANK_0_clk_en_const.out","ub_conv_stencil_BANK_0.clk_en"],
          ["ub_conv_stencil_BANK_0_clk_en_const.out","ub_conv_stencil_BANK_0.rst_n"],
          ["ub_conv_stencil_BANK_2.data_out_1","ub_conv_stencil_BANK_1.chain_data_in_1"],
          ["ub_conv_stencil_BANK_1_clk_en_const.out","ub_conv_stencil_BANK_1.clk_en"],
          ["ub_conv_stencil_BANK_1_clk_en_const.out","ub_conv_stencil_BANK_1.rst_n"],
          ["ub_conv_stencil_BANK_2_clk_en_const.out","ub_conv_stencil_BANK_2.clk_en"],
          ["ub_conv_stencil_BANK_2_clk_en_const.out","ub_conv_stencil_BANK_2.rst_n"]
        ]
      },
      "cu_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "inner_compute$i2132_i2133_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["inner_compute$i2132_i2133_i131.inst","inner_compute$c0.out"],
          ["self.clk","inner_compute$i2132_i2133_i131.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_write.0","inner_compute$i2132_i2133_i131.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "inner_compute$i2137_i2138_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["inner_compute$i2137_i2138_i131.inst","inner_compute$c0.out"],
          ["self.clk","inner_compute$i2137_i2138_i131.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write.0","inner_compute$i2137_i2138_i131.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "inner_compute$i2142_i2143_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["inner_compute$i2142_i2143_i131.inst","inner_compute$c0.out"],
          ["self.clk","inner_compute$i2142_i2143_i131.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_2_write.0","inner_compute$i2142_i2143_i131.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_696_710_711_tree$_join_i2181_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_696_710_711_tree$opN_0$opN_0$_join_i2161_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_696_710_711_tree$opN_0$opN_0$opN_1$_join_i2160_i1110":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_696_710_711_tree$opN_0$opN_1$_join_i2176_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_696_710_711_tree$opN_0$opN_1$opN_1$_join_i2175_i1110":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "inner_compute$c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_696_i2150_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_698_i2159_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_699_i2164_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_700_i2167_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_702_i2174_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_703_i2180_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","inner_compute$add_696_710_711_tree$_join_i2181_i364.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_3_write.0","inner_compute$add_696_710_711_tree$_join_i2181_i364.O0"],
          ["inner_compute$add_696_710_711_tree$opN_0$opN_0$_join_i2161_i364.O0","inner_compute$add_696_710_711_tree$_join_i2181_i364.data0"],
          ["inner_compute$add_696_710_711_tree$opN_0$opN_1$_join_i2176_i364.O0","inner_compute$add_696_710_711_tree$_join_i2181_i364.data1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_703_i2180_i1461.O0","inner_compute$add_696_710_711_tree$_join_i2181_i364.data2"],
          ["inner_compute$c0.out","inner_compute$add_696_710_711_tree$_join_i2181_i364.inst"],
          ["self.clk","inner_compute$add_696_710_711_tree$opN_0$opN_0$_join_i2161_i364.CLK"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_696_i2150_i1461.O0","inner_compute$add_696_710_711_tree$opN_0$opN_0$_join_i2161_i364.data0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute$add_696_710_711_tree$opN_0$opN_0$_join_i2161_i364.data1"],
          ["inner_compute$add_696_710_711_tree$opN_0$opN_0$opN_1$_join_i2160_i1110.O0","inner_compute$add_696_710_711_tree$opN_0$opN_0$_join_i2161_i364.data2"],
          ["inner_compute$c1.out","inner_compute$add_696_710_711_tree$opN_0$opN_0$_join_i2161_i364.inst"],
          ["self.clk","inner_compute$add_696_710_711_tree$opN_0$opN_0$opN_1$_join_i2160_i1110.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.1","inner_compute$add_696_710_711_tree$opN_0$opN_0$opN_1$_join_i2160_i1110.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.1","inner_compute$add_696_710_711_tree$opN_0$opN_0$opN_1$_join_i2160_i1110.data1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_698_i2159_i1461.O0","inner_compute$add_696_710_711_tree$opN_0$opN_0$opN_1$_join_i2160_i1110.data2"],
          ["inner_compute$c3.out","inner_compute$add_696_710_711_tree$opN_0$opN_0$opN_1$_join_i2160_i1110.inst"],
          ["self.clk","inner_compute$add_696_710_711_tree$opN_0$opN_1$_join_i2176_i364.CLK"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_699_i2164_i1461.O0","inner_compute$add_696_710_711_tree$opN_0$opN_1$_join_i2176_i364.data0"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_700_i2167_i1461.O0","inner_compute$add_696_710_711_tree$opN_0$opN_1$_join_i2176_i364.data1"],
          ["inner_compute$add_696_710_711_tree$opN_0$opN_1$opN_1$_join_i2175_i1110.O0","inner_compute$add_696_710_711_tree$opN_0$opN_1$_join_i2176_i364.data2"],
          ["inner_compute$c5.out","inner_compute$add_696_710_711_tree$opN_0$opN_1$_join_i2176_i364.inst"],
          ["self.clk","inner_compute$add_696_710_711_tree$opN_0$opN_1$opN_1$_join_i2175_i1110.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.5","inner_compute$add_696_710_711_tree$opN_0$opN_1$opN_1$_join_i2175_i1110.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.5","inner_compute$add_696_710_711_tree$opN_0$opN_1$opN_1$_join_i2175_i1110.data1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_702_i2174_i1461.O0","inner_compute$add_696_710_711_tree$opN_0$opN_1$opN_1$_join_i2175_i1110.data2"],
          ["inner_compute$c8.out","inner_compute$add_696_710_711_tree$opN_0$opN_1$opN_1$_join_i2175_i1110.inst"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_703_i2180_i1461.inst","inner_compute$c10.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_696_i2150_i1461.inst","inner_compute$c2.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_698_i2159_i1461.inst","inner_compute$c4.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_699_i2164_i1461.inst","inner_compute$c6.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_700_i2167_i1461.inst","inner_compute$c7.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_702_i2174_i1461.inst","inner_compute$c9.out"],
          ["self.clk","inner_compute$mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_696_i2150_i1461.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_696_i2150_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_696_i2150_i1461.data1"],
          ["self.clk","inner_compute$mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_698_i2159_i1461.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_698_i2159_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_698_i2159_i1461.data1"],
          ["self.clk","inner_compute$mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_699_i2164_i1461.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_699_i2164_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_699_i2164_i1461.data1"],
          ["self.clk","inner_compute$mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_700_i2167_i1461.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_700_i2167_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_700_i2167_i1461.data1"],
          ["self.clk","inner_compute$mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_702_i2174_i1461.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_702_i2174_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_702_i2174_i1461.data1"],
          ["self.clk","inner_compute$mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_703_i2180_i1461.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_703_i2180_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_703_i2180_i1461.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_763_777_778_tree$_join_i2228_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_763_777_778_tree$opN_0$opN_0$_join_i2208_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_763_777_778_tree$opN_0$opN_0$opN_1$_join_i2207_i1110":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_763_777_778_tree$opN_0$opN_1$_join_i2223_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_763_777_778_tree$opN_0$opN_1$opN_1$_join_i2222_i1110":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "inner_compute$c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_765_i2206_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_766_i2211_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_767_i2214_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_769_i2221_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_770_i2227_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_763_i2197_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","inner_compute$add_763_777_778_tree$_join_i2228_i364.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_4_write.0","inner_compute$add_763_777_778_tree$_join_i2228_i364.O0"],
          ["inner_compute$add_763_777_778_tree$opN_0$opN_0$_join_i2208_i364.O0","inner_compute$add_763_777_778_tree$_join_i2228_i364.data0"],
          ["inner_compute$add_763_777_778_tree$opN_0$opN_1$_join_i2223_i364.O0","inner_compute$add_763_777_778_tree$_join_i2228_i364.data1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_770_i2227_i1461.O0","inner_compute$add_763_777_778_tree$_join_i2228_i364.data2"],
          ["inner_compute$c0.out","inner_compute$add_763_777_778_tree$_join_i2228_i364.inst"],
          ["self.clk","inner_compute$add_763_777_778_tree$opN_0$opN_0$_join_i2208_i364.CLK"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_763_i2197_i1461.O0","inner_compute$add_763_777_778_tree$opN_0$opN_0$_join_i2208_i364.data0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute$add_763_777_778_tree$opN_0$opN_0$_join_i2208_i364.data1"],
          ["inner_compute$add_763_777_778_tree$opN_0$opN_0$opN_1$_join_i2207_i1110.O0","inner_compute$add_763_777_778_tree$opN_0$opN_0$_join_i2208_i364.data2"],
          ["inner_compute$c1.out","inner_compute$add_763_777_778_tree$opN_0$opN_0$_join_i2208_i364.inst"],
          ["self.clk","inner_compute$add_763_777_778_tree$opN_0$opN_0$opN_1$_join_i2207_i1110.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute$add_763_777_778_tree$opN_0$opN_0$opN_1$_join_i2207_i1110.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute$add_763_777_778_tree$opN_0$opN_0$opN_1$_join_i2207_i1110.data1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_765_i2206_i1461.O0","inner_compute$add_763_777_778_tree$opN_0$opN_0$opN_1$_join_i2207_i1110.data2"],
          ["inner_compute$c3.out","inner_compute$add_763_777_778_tree$opN_0$opN_0$opN_1$_join_i2207_i1110.inst"],
          ["self.clk","inner_compute$add_763_777_778_tree$opN_0$opN_1$_join_i2223_i364.CLK"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_766_i2211_i1461.O0","inner_compute$add_763_777_778_tree$opN_0$opN_1$_join_i2223_i364.data0"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_767_i2214_i1461.O0","inner_compute$add_763_777_778_tree$opN_0$opN_1$_join_i2223_i364.data1"],
          ["inner_compute$add_763_777_778_tree$opN_0$opN_1$opN_1$_join_i2222_i1110.O0","inner_compute$add_763_777_778_tree$opN_0$opN_1$_join_i2223_i364.data2"],
          ["inner_compute$c5.out","inner_compute$add_763_777_778_tree$opN_0$opN_1$_join_i2223_i364.inst"],
          ["self.clk","inner_compute$add_763_777_778_tree$opN_0$opN_1$opN_1$_join_i2222_i1110.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.4","inner_compute$add_763_777_778_tree$opN_0$opN_1$opN_1$_join_i2222_i1110.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.4","inner_compute$add_763_777_778_tree$opN_0$opN_1$opN_1$_join_i2222_i1110.data1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_769_i2221_i1461.O0","inner_compute$add_763_777_778_tree$opN_0$opN_1$opN_1$_join_i2222_i1110.data2"],
          ["inner_compute$c8.out","inner_compute$add_763_777_778_tree$opN_0$opN_1$opN_1$_join_i2222_i1110.inst"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_770_i2227_i1461.inst","inner_compute$c10.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_763_i2197_i1461.inst","inner_compute$c2.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_765_i2206_i1461.inst","inner_compute$c4.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_766_i2211_i1461.inst","inner_compute$c6.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_767_i2214_i1461.inst","inner_compute$c7.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_769_i2221_i1461.inst","inner_compute$c9.out"],
          ["self.clk","inner_compute$mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_765_i2206_i1461.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_765_i2206_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.1","inner_compute$mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_765_i2206_i1461.data1"],
          ["self.clk","inner_compute$mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_766_i2211_i1461.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_766_i2211_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_766_i2211_i1461.data1"],
          ["self.clk","inner_compute$mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_767_i2214_i1461.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_767_i2214_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_767_i2214_i1461.data1"],
          ["self.clk","inner_compute$mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_769_i2221_i1461.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_769_i2221_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.5","inner_compute$mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_769_i2221_i1461.data1"],
          ["self.clk","inner_compute$mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_770_i2227_i1461.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_770_i2227_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_770_i2227_i1461.data1"],
          ["self.clk","inner_compute$mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_763_i2197_i1461.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_763_i2197_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_763_i2197_i1461.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_830_844_845_tree$_join_i2275_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_830_844_845_tree$opN_0$opN_0$_join_i2255_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_830_844_845_tree$opN_0$opN_0$opN_1$_join_i2254_i1110":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_830_844_845_tree$opN_0$opN_1$_join_i2270_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_830_844_845_tree$opN_0$opN_1$opN_1$_join_i2269_i1110":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "inner_compute$c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_830_i2244_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_832_i2253_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_833_i2258_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_834_i2261_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_836_i2268_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_837_i2274_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","inner_compute$add_830_844_845_tree$_join_i2275_i364.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_5_write.0","inner_compute$add_830_844_845_tree$_join_i2275_i364.O0"],
          ["inner_compute$add_830_844_845_tree$opN_0$opN_0$_join_i2255_i364.O0","inner_compute$add_830_844_845_tree$_join_i2275_i364.data0"],
          ["inner_compute$add_830_844_845_tree$opN_0$opN_1$_join_i2270_i364.O0","inner_compute$add_830_844_845_tree$_join_i2275_i364.data1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_837_i2274_i1461.O0","inner_compute$add_830_844_845_tree$_join_i2275_i364.data2"],
          ["inner_compute$c0.out","inner_compute$add_830_844_845_tree$_join_i2275_i364.inst"],
          ["self.clk","inner_compute$add_830_844_845_tree$opN_0$opN_0$_join_i2255_i364.CLK"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_830_i2244_i1461.O0","inner_compute$add_830_844_845_tree$opN_0$opN_0$_join_i2255_i364.data0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute$add_830_844_845_tree$opN_0$opN_0$_join_i2255_i364.data1"],
          ["inner_compute$add_830_844_845_tree$opN_0$opN_0$opN_1$_join_i2254_i1110.O0","inner_compute$add_830_844_845_tree$opN_0$opN_0$_join_i2255_i364.data2"],
          ["inner_compute$c1.out","inner_compute$add_830_844_845_tree$opN_0$opN_0$_join_i2255_i364.inst"],
          ["self.clk","inner_compute$add_830_844_845_tree$opN_0$opN_0$opN_1$_join_i2254_i1110.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.1","inner_compute$add_830_844_845_tree$opN_0$opN_0$opN_1$_join_i2254_i1110.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.1","inner_compute$add_830_844_845_tree$opN_0$opN_0$opN_1$_join_i2254_i1110.data1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_832_i2253_i1461.O0","inner_compute$add_830_844_845_tree$opN_0$opN_0$opN_1$_join_i2254_i1110.data2"],
          ["inner_compute$c3.out","inner_compute$add_830_844_845_tree$opN_0$opN_0$opN_1$_join_i2254_i1110.inst"],
          ["self.clk","inner_compute$add_830_844_845_tree$opN_0$opN_1$_join_i2270_i364.CLK"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_833_i2258_i1461.O0","inner_compute$add_830_844_845_tree$opN_0$opN_1$_join_i2270_i364.data0"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_834_i2261_i1461.O0","inner_compute$add_830_844_845_tree$opN_0$opN_1$_join_i2270_i364.data1"],
          ["inner_compute$add_830_844_845_tree$opN_0$opN_1$opN_1$_join_i2269_i1110.O0","inner_compute$add_830_844_845_tree$opN_0$opN_1$_join_i2270_i364.data2"],
          ["inner_compute$c5.out","inner_compute$add_830_844_845_tree$opN_0$opN_1$_join_i2270_i364.inst"],
          ["self.clk","inner_compute$add_830_844_845_tree$opN_0$opN_1$opN_1$_join_i2269_i1110.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.5","inner_compute$add_830_844_845_tree$opN_0$opN_1$opN_1$_join_i2269_i1110.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.5","inner_compute$add_830_844_845_tree$opN_0$opN_1$opN_1$_join_i2269_i1110.data1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_836_i2268_i1461.O0","inner_compute$add_830_844_845_tree$opN_0$opN_1$opN_1$_join_i2269_i1110.data2"],
          ["inner_compute$c8.out","inner_compute$add_830_844_845_tree$opN_0$opN_1$opN_1$_join_i2269_i1110.inst"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_837_i2274_i1461.inst","inner_compute$c10.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_830_i2244_i1461.inst","inner_compute$c2.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_832_i2253_i1461.inst","inner_compute$c4.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_833_i2258_i1461.inst","inner_compute$c6.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_834_i2261_i1461.inst","inner_compute$c7.out"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_836_i2268_i1461.inst","inner_compute$c9.out"],
          ["self.clk","inner_compute$mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_830_i2244_i1461.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_830_i2244_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_830_i2244_i1461.data1"],
          ["self.clk","inner_compute$mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_832_i2253_i1461.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_832_i2253_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.2","inner_compute$mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_832_i2253_i1461.data1"],
          ["self.clk","inner_compute$mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_833_i2258_i1461.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_833_i2258_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.3","inner_compute$mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_833_i2258_i1461.data1"],
          ["self.clk","inner_compute$mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_834_i2261_i1461.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_834_i2261_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.4","inner_compute$mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_834_i2261_i1461.data1"],
          ["self.clk","inner_compute$mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_836_i2268_i1461.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_836_i2268_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.6","inner_compute$mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_836_i2268_i1461.data1"],
          ["self.clk","inner_compute$mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_837_i2274_i1461.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_837_i2274_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.7","inner_compute$mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_837_i2274_i1461.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","self.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080000000110024"]}
          },
          "inner_compute$smax_conv_stencil_4_883_884$max_mux_i2295_i947":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["inner_compute$smax_conv_stencil_4_883_884$max_mux_i2295_i947.inst","inner_compute$c0.out"],
          ["self.clk","inner_compute$smax_conv_stencil_4_883_884$max_mux_i2295_i947.CLK"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute$smax_conv_stencil_4_883_884$max_mux_i2295_i947.O0"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute$smax_conv_stencil_4_883_884$max_mux_i2295_i947.data0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "i2132_i2133_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["i2132_i2133_i131.inst","c0.out"],
          ["self.clk","i2132_i2133_i131.CLK"],
          ["self.out_conv_stencil","i2132_i2133_i131.O0"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "i2137_i2138_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["i2137_i2138_i131.inst","c0.out"],
          ["self.clk","i2137_i2138_i131.CLK"],
          ["self.out_conv_stencil","i2137_i2138_i131.O0"]
        ]
      },
      "hcompute_conv_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "i2142_i2143_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["i2142_i2143_i131.inst","c0.out"],
          ["self.clk","i2142_i2143_i131.CLK"],
          ["self.out_conv_stencil","i2142_i2143_i131.O0"]
        ]
      },
      "hcompute_conv_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_696_710_711_tree$_join_i2181_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_696_710_711_tree$opN_0$opN_0$_join_i2161_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_696_710_711_tree$opN_0$opN_0$opN_1$_join_i2160_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_696_710_711_tree$opN_0$opN_1$_join_i2176_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_696_710_711_tree$opN_0$opN_1$opN_1$_join_i2175_i1110":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_696_i2150_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_698_i2159_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_699_i2164_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_700_i2167_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_702_i2174_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_703_i2180_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","add_696_710_711_tree$_join_i2181_i364.CLK"],
          ["self.out_conv_stencil","add_696_710_711_tree$_join_i2181_i364.O0"],
          ["add_696_710_711_tree$opN_0$opN_0$_join_i2161_i364.O0","add_696_710_711_tree$_join_i2181_i364.data0"],
          ["add_696_710_711_tree$opN_0$opN_1$_join_i2176_i364.O0","add_696_710_711_tree$_join_i2181_i364.data1"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_703_i2180_i1461.O0","add_696_710_711_tree$_join_i2181_i364.data2"],
          ["c0.out","add_696_710_711_tree$_join_i2181_i364.inst"],
          ["self.clk","add_696_710_711_tree$opN_0$opN_0$_join_i2161_i364.CLK"],
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_696_i2150_i1461.O0","add_696_710_711_tree$opN_0$opN_0$_join_i2161_i364.data0"],
          ["self.in0_conv_stencil.0","add_696_710_711_tree$opN_0$opN_0$_join_i2161_i364.data1"],
          ["add_696_710_711_tree$opN_0$opN_0$opN_1$_join_i2160_i1110.O0","add_696_710_711_tree$opN_0$opN_0$_join_i2161_i364.data2"],
          ["c1.out","add_696_710_711_tree$opN_0$opN_0$_join_i2161_i364.inst"],
          ["self.clk","add_696_710_711_tree$opN_0$opN_0$opN_1$_join_i2160_i1110.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","add_696_710_711_tree$opN_0$opN_0$opN_1$_join_i2160_i1110.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","add_696_710_711_tree$opN_0$opN_0$opN_1$_join_i2160_i1110.data1"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_698_i2159_i1461.O0","add_696_710_711_tree$opN_0$opN_0$opN_1$_join_i2160_i1110.data2"],
          ["c3.out","add_696_710_711_tree$opN_0$opN_0$opN_1$_join_i2160_i1110.inst"],
          ["self.clk","add_696_710_711_tree$opN_0$opN_1$_join_i2176_i364.CLK"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_699_i2164_i1461.O0","add_696_710_711_tree$opN_0$opN_1$_join_i2176_i364.data0"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_700_i2167_i1461.O0","add_696_710_711_tree$opN_0$opN_1$_join_i2176_i364.data1"],
          ["add_696_710_711_tree$opN_0$opN_1$opN_1$_join_i2175_i1110.O0","add_696_710_711_tree$opN_0$opN_1$_join_i2176_i364.data2"],
          ["c5.out","add_696_710_711_tree$opN_0$opN_1$_join_i2176_i364.inst"],
          ["self.clk","add_696_710_711_tree$opN_0$opN_1$opN_1$_join_i2175_i1110.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","add_696_710_711_tree$opN_0$opN_1$opN_1$_join_i2175_i1110.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","add_696_710_711_tree$opN_0$opN_1$opN_1$_join_i2175_i1110.data1"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_702_i2174_i1461.O0","add_696_710_711_tree$opN_0$opN_1$opN_1$_join_i2175_i1110.data2"],
          ["c8.out","add_696_710_711_tree$opN_0$opN_1$opN_1$_join_i2175_i1110.inst"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_703_i2180_i1461.inst","c10.out"],
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_696_i2150_i1461.inst","c2.out"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_698_i2159_i1461.inst","c4.out"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_699_i2164_i1461.inst","c6.out"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_700_i2167_i1461.inst","c7.out"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_702_i2174_i1461.inst","c9.out"],
          ["self.clk","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_696_i2150_i1461.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_696_i2150_i1461.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_696_i2150_i1461.data1"],
          ["self.clk","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_698_i2159_i1461.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_698_i2159_i1461.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_698_i2159_i1461.data1"],
          ["self.clk","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_699_i2164_i1461.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_699_i2164_i1461.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_699_i2164_i1461.data1"],
          ["self.clk","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_700_i2167_i1461.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_700_i2167_i1461.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_700_i2167_i1461.data1"],
          ["self.clk","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_702_i2174_i1461.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_702_i2174_i1461.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_702_i2174_i1461.data1"],
          ["self.clk","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_703_i2180_i1461.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_703_i2180_i1461.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_703_i2180_i1461.data1"]
        ]
      },
      "hcompute_conv_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_763_777_778_tree$_join_i2228_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_763_777_778_tree$opN_0$opN_0$_join_i2208_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_763_777_778_tree$opN_0$opN_0$opN_1$_join_i2207_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_763_777_778_tree$opN_0$opN_1$_join_i2223_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_763_777_778_tree$opN_0$opN_1$opN_1$_join_i2222_i1110":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_765_i2206_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_766_i2211_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_767_i2214_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_769_i2221_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_770_i2227_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_763_i2197_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","add_763_777_778_tree$_join_i2228_i364.CLK"],
          ["self.out_conv_stencil","add_763_777_778_tree$_join_i2228_i364.O0"],
          ["add_763_777_778_tree$opN_0$opN_0$_join_i2208_i364.O0","add_763_777_778_tree$_join_i2228_i364.data0"],
          ["add_763_777_778_tree$opN_0$opN_1$_join_i2223_i364.O0","add_763_777_778_tree$_join_i2228_i364.data1"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_770_i2227_i1461.O0","add_763_777_778_tree$_join_i2228_i364.data2"],
          ["c0.out","add_763_777_778_tree$_join_i2228_i364.inst"],
          ["self.clk","add_763_777_778_tree$opN_0$opN_0$_join_i2208_i364.CLK"],
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_763_i2197_i1461.O0","add_763_777_778_tree$opN_0$opN_0$_join_i2208_i364.data0"],
          ["self.in0_conv_stencil.0","add_763_777_778_tree$opN_0$opN_0$_join_i2208_i364.data1"],
          ["add_763_777_778_tree$opN_0$opN_0$opN_1$_join_i2207_i1110.O0","add_763_777_778_tree$opN_0$opN_0$_join_i2208_i364.data2"],
          ["c1.out","add_763_777_778_tree$opN_0$opN_0$_join_i2208_i364.inst"],
          ["self.clk","add_763_777_778_tree$opN_0$opN_0$opN_1$_join_i2207_i1110.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","add_763_777_778_tree$opN_0$opN_0$opN_1$_join_i2207_i1110.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","add_763_777_778_tree$opN_0$opN_0$opN_1$_join_i2207_i1110.data1"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_765_i2206_i1461.O0","add_763_777_778_tree$opN_0$opN_0$opN_1$_join_i2207_i1110.data2"],
          ["c3.out","add_763_777_778_tree$opN_0$opN_0$opN_1$_join_i2207_i1110.inst"],
          ["self.clk","add_763_777_778_tree$opN_0$opN_1$_join_i2223_i364.CLK"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_766_i2211_i1461.O0","add_763_777_778_tree$opN_0$opN_1$_join_i2223_i364.data0"],
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_767_i2214_i1461.O0","add_763_777_778_tree$opN_0$opN_1$_join_i2223_i364.data1"],
          ["add_763_777_778_tree$opN_0$opN_1$opN_1$_join_i2222_i1110.O0","add_763_777_778_tree$opN_0$opN_1$_join_i2223_i364.data2"],
          ["c5.out","add_763_777_778_tree$opN_0$opN_1$_join_i2223_i364.inst"],
          ["self.clk","add_763_777_778_tree$opN_0$opN_1$opN_1$_join_i2222_i1110.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","add_763_777_778_tree$opN_0$opN_1$opN_1$_join_i2222_i1110.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","add_763_777_778_tree$opN_0$opN_1$opN_1$_join_i2222_i1110.data1"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_769_i2221_i1461.O0","add_763_777_778_tree$opN_0$opN_1$opN_1$_join_i2222_i1110.data2"],
          ["c8.out","add_763_777_778_tree$opN_0$opN_1$opN_1$_join_i2222_i1110.inst"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_770_i2227_i1461.inst","c10.out"],
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_763_i2197_i1461.inst","c2.out"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_765_i2206_i1461.inst","c4.out"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_766_i2211_i1461.inst","c6.out"],
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_767_i2214_i1461.inst","c7.out"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_769_i2221_i1461.inst","c9.out"],
          ["self.clk","mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_765_i2206_i1461.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_765_i2206_i1461.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_765_i2206_i1461.data1"],
          ["self.clk","mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_766_i2211_i1461.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_766_i2211_i1461.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_766_i2211_i1461.data1"],
          ["self.clk","mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_767_i2214_i1461.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_767_i2214_i1461.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_767_i2214_i1461.data1"],
          ["self.clk","mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_769_i2221_i1461.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_769_i2221_i1461.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_769_i2221_i1461.data1"],
          ["self.clk","mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_770_i2227_i1461.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_770_i2227_i1461.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_770_i2227_i1461.data1"],
          ["self.clk","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_763_i2197_i1461.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_763_i2197_i1461.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_763_i2197_i1461.data1"]
        ]
      },
      "hcompute_conv_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_830_844_845_tree$_join_i2275_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_830_844_845_tree$opN_0$opN_0$_join_i2255_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_830_844_845_tree$opN_0$opN_0$opN_1$_join_i2254_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_830_844_845_tree$opN_0$opN_1$_join_i2270_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_830_844_845_tree$opN_0$opN_1$opN_1$_join_i2269_i1110":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_830_i2244_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_832_i2253_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_833_i2258_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_834_i2261_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_836_i2268_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_837_i2274_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","add_830_844_845_tree$_join_i2275_i364.CLK"],
          ["self.out_conv_stencil","add_830_844_845_tree$_join_i2275_i364.O0"],
          ["add_830_844_845_tree$opN_0$opN_0$_join_i2255_i364.O0","add_830_844_845_tree$_join_i2275_i364.data0"],
          ["add_830_844_845_tree$opN_0$opN_1$_join_i2270_i364.O0","add_830_844_845_tree$_join_i2275_i364.data1"],
          ["mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_837_i2274_i1461.O0","add_830_844_845_tree$_join_i2275_i364.data2"],
          ["c0.out","add_830_844_845_tree$_join_i2275_i364.inst"],
          ["self.clk","add_830_844_845_tree$opN_0$opN_0$_join_i2255_i364.CLK"],
          ["mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_830_i2244_i1461.O0","add_830_844_845_tree$opN_0$opN_0$_join_i2255_i364.data0"],
          ["self.in0_conv_stencil.0","add_830_844_845_tree$opN_0$opN_0$_join_i2255_i364.data1"],
          ["add_830_844_845_tree$opN_0$opN_0$opN_1$_join_i2254_i1110.O0","add_830_844_845_tree$opN_0$opN_0$_join_i2255_i364.data2"],
          ["c1.out","add_830_844_845_tree$opN_0$opN_0$_join_i2255_i364.inst"],
          ["self.clk","add_830_844_845_tree$opN_0$opN_0$opN_1$_join_i2254_i1110.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","add_830_844_845_tree$opN_0$opN_0$opN_1$_join_i2254_i1110.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","add_830_844_845_tree$opN_0$opN_0$opN_1$_join_i2254_i1110.data1"],
          ["mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_832_i2253_i1461.O0","add_830_844_845_tree$opN_0$opN_0$opN_1$_join_i2254_i1110.data2"],
          ["c3.out","add_830_844_845_tree$opN_0$opN_0$opN_1$_join_i2254_i1110.inst"],
          ["self.clk","add_830_844_845_tree$opN_0$opN_1$_join_i2270_i364.CLK"],
          ["mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_833_i2258_i1461.O0","add_830_844_845_tree$opN_0$opN_1$_join_i2270_i364.data0"],
          ["mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_834_i2261_i1461.O0","add_830_844_845_tree$opN_0$opN_1$_join_i2270_i364.data1"],
          ["add_830_844_845_tree$opN_0$opN_1$opN_1$_join_i2269_i1110.O0","add_830_844_845_tree$opN_0$opN_1$_join_i2270_i364.data2"],
          ["c5.out","add_830_844_845_tree$opN_0$opN_1$_join_i2270_i364.inst"],
          ["self.clk","add_830_844_845_tree$opN_0$opN_1$opN_1$_join_i2269_i1110.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","add_830_844_845_tree$opN_0$opN_1$opN_1$_join_i2269_i1110.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","add_830_844_845_tree$opN_0$opN_1$opN_1$_join_i2269_i1110.data1"],
          ["mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_836_i2268_i1461.O0","add_830_844_845_tree$opN_0$opN_1$opN_1$_join_i2269_i1110.data2"],
          ["c8.out","add_830_844_845_tree$opN_0$opN_1$opN_1$_join_i2269_i1110.inst"],
          ["mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_837_i2274_i1461.inst","c10.out"],
          ["mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_830_i2244_i1461.inst","c2.out"],
          ["mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_832_i2253_i1461.inst","c4.out"],
          ["mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_833_i2258_i1461.inst","c6.out"],
          ["mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_834_i2261_i1461.inst","c7.out"],
          ["mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_836_i2268_i1461.inst","c9.out"],
          ["self.clk","mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_830_i2244_i1461.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_830_i2244_i1461.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_830_i2244_i1461.data1"],
          ["self.clk","mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_832_i2253_i1461.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_832_i2253_i1461.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_832_i2253_i1461.data1"],
          ["self.clk","mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_833_i2258_i1461.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_833_i2258_i1461.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_833_i2258_i1461.data1"],
          ["self.clk","mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_834_i2261_i1461.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_834_i2261_i1461.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_834_i2261_i1461.data1"],
          ["self.clk","mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_836_i2268_i1461.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_836_i2268_i1461.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_836_i2268_i1461.data1"],
          ["self.clk","mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_837_i2274_i1461.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_837_i2274_i1461.data0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_837_i2274_i1461.data1"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["in0_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_kernel_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_kernel_global_wrapper_stencil","self.in0_hw_kernel_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080000000110024"]}
          },
          "smax_conv_stencil_4_883_884$max_mux_i2295_i947":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["smax_conv_stencil_4_883_884$max_mux_i2295_i947.inst","c0.out"],
          ["smax_conv_stencil_4_883_884$max_mux_i2295_i947.CLK","self.clk"],
          ["smax_conv_stencil_4_883_884$max_mux_i2295_i947.data0","self.in0_conv_stencil.0"],
          ["smax_conv_stencil_4_883_884$max_mux_i2295_i947.O0","self.out_hw_output_stencil"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "ub_hw_input_global_wrapper_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[25],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[7200],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[26],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[7200],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U5"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[27],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[7200],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[28],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[7199],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U7"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[29],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[7200],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U8"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[30],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[7200],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U9"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[31],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[7200],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U10"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[32],"cycle_stride":[32,240],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[7],"cycle_stride":[8,240],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[7199],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_hw_input_global_wrapper_stencil_BANK_0.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_out_0","self.op_hcompute_conv_stencil_3_read.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.data_out_0","self.op_hcompute_conv_stencil_3_read.1"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_out_0","self.op_hcompute_conv_stencil_3_read.2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.data_out_0","self.op_hcompute_conv_stencil_3_read.3"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4.data_out_0","self.op_hcompute_conv_stencil_3_read.4"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5.data_out_0","self.op_hcompute_conv_stencil_3_read.5"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7.data_out_0","self.op_hcompute_conv_stencil_3_read.6"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6.data_out_0","self.op_hcompute_conv_stencil_3_read.7"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.data_out_0","self.op_hcompute_conv_stencil_4_read.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_out_0","self.op_hcompute_conv_stencil_4_read.1"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.data_out_0","self.op_hcompute_conv_stencil_4_read.2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4.data_out_0","self.op_hcompute_conv_stencil_4_read.3"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5.data_out_0","self.op_hcompute_conv_stencil_4_read.4"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7.data_out_0","self.op_hcompute_conv_stencil_4_read.5"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6.data_out_0","self.op_hcompute_conv_stencil_4_read.6"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_out_0","self.op_hcompute_conv_stencil_4_read.7"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_out_0","self.op_hcompute_conv_stencil_5_read.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.data_out_0","self.op_hcompute_conv_stencil_5_read.1"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_out_0","self.op_hcompute_conv_stencil_5_read.2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.data_out_0","self.op_hcompute_conv_stencil_5_read.3"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4.data_out_0","self.op_hcompute_conv_stencil_5_read.4"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5.data_out_0","self.op_hcompute_conv_stencil_5_read.5"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7.data_out_0","self.op_hcompute_conv_stencil_5_read.6"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6.data_out_0","self.op_hcompute_conv_stencil_5_read.7"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_0.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_0.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_1.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_1.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_2.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_2.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_3.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_3.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_4.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_4.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_5.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_5.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_6.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_6.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_7.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_7.rst_n"]
        ]
      },
      "hw_kernel_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "ub_hw_kernel_global_wrapper_stencil_BANK_0":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U11"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"pond"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_1":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U12"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"pond"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_10":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U21"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[11],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"pond"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_10_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_11":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U22"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[19],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"pond"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_11_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_12":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U23"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[4],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"pond"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_12_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_13":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U24"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[12],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"pond"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_13_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_14":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U25"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[20],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"pond"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_14_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_15":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U26"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[5],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"pond"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_15_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_16":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U27"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[13],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"pond"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_16_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_17":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U28"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[21],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"pond"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_17_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_18":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U29"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[6],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"pond"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_18_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_19":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U30"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[14],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"pond"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_19_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_2":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U13"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"pond"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_20":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U31"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[22],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"pond"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_20_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_21":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U32"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[7],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"pond"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_21_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_22":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U33"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[15],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"pond"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_22_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_23":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U34"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[23],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"pond"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_23_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_3":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U14"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[1],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"pond"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_4":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U15"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[9],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"pond"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_5":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U16"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[17],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"pond"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_6":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U17"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[2],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"pond"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_7":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U18"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"pond"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_8":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U19"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[18],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"pond"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_8_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_9":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U20"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[3],"cycle_stride":[24],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[7204],"cycle_stride":[1,896],"dimensionality":2,"extent":[896,9],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"pond"}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_9_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_hw_kernel_global_wrapper_stencil_BANK_0.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_1.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_10.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_11.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_12.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_13.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_14.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_15.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_16.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_17.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_18.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_19.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_2.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_20.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_21.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_22.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_23.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_3.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_4.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_5.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_6.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_7.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_8.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_9.clk","self.clk"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_0.data_out_pond_0","self.op_hcompute_conv_stencil_3_read.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_3.data_out_pond_0","self.op_hcompute_conv_stencil_3_read.1"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_6.data_out_pond_0","self.op_hcompute_conv_stencil_3_read.2"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_9.data_out_pond_0","self.op_hcompute_conv_stencil_3_read.3"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_12.data_out_pond_0","self.op_hcompute_conv_stencil_3_read.4"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_15.data_out_pond_0","self.op_hcompute_conv_stencil_3_read.5"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_21.data_out_pond_0","self.op_hcompute_conv_stencil_3_read.6"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_18.data_out_pond_0","self.op_hcompute_conv_stencil_3_read.7"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_4.data_out_pond_0","self.op_hcompute_conv_stencil_4_read.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_7.data_out_pond_0","self.op_hcompute_conv_stencil_4_read.1"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_10.data_out_pond_0","self.op_hcompute_conv_stencil_4_read.2"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_13.data_out_pond_0","self.op_hcompute_conv_stencil_4_read.3"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_16.data_out_pond_0","self.op_hcompute_conv_stencil_4_read.4"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_22.data_out_pond_0","self.op_hcompute_conv_stencil_4_read.5"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_19.data_out_pond_0","self.op_hcompute_conv_stencil_4_read.6"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_1.data_out_pond_0","self.op_hcompute_conv_stencil_4_read.7"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_2.data_out_pond_0","self.op_hcompute_conv_stencil_5_read.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_5.data_out_pond_0","self.op_hcompute_conv_stencil_5_read.1"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_8.data_out_pond_0","self.op_hcompute_conv_stencil_5_read.2"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_11.data_out_pond_0","self.op_hcompute_conv_stencil_5_read.3"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_14.data_out_pond_0","self.op_hcompute_conv_stencil_5_read.4"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_17.data_out_pond_0","self.op_hcompute_conv_stencil_5_read.5"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_23.data_out_pond_0","self.op_hcompute_conv_stencil_5_read.6"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_20.data_out_pond_0","self.op_hcompute_conv_stencil_5_read.7"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_0.data_in_pond_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_1.data_in_pond_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_10.data_in_pond_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_11.data_in_pond_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_12.data_in_pond_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_13.data_in_pond_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_14.data_in_pond_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_15.data_in_pond_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_16.data_in_pond_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_17.data_in_pond_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_18.data_in_pond_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_19.data_in_pond_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_2.data_in_pond_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_20.data_in_pond_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_21.data_in_pond_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_22.data_in_pond_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_23.data_in_pond_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_3.data_in_pond_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_4.data_in_pond_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_5.data_in_pond_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_6.data_in_pond_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_7.data_in_pond_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_8.data_in_pond_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_9.data_in_pond_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_0.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_1.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_10.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_11.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_12.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_13.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_14.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_15.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_16.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_17.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_18.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_19.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_2.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_20.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_21.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_22.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_23.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_3.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_4.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_5.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_6.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_7.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_8.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_9.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_0.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_0.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_1.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_1.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_10_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_10.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_10_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_10.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_11_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_11.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_11_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_11.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_12_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_12.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_12_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_12.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_13_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_13.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_13_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_13.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_14_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_14.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_14_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_14.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_15_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_15.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_15_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_15.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_16_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_16.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_16_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_16.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_17_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_17.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_17_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_17.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_18_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_18.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_18_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_18.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_19_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_19.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_19_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_19.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_2.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_2.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_20_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_20.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_20_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_20.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_21_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_21.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_21_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_21.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_22_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_22.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_22_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_22.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_23_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_23.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_23_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_23.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_3.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_3.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_4.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_4.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_5.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_5.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_6_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_6.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_6_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_6.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_7_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_7.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_7_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_7.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_8_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_8.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_8_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_8.rst_n"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_9_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_9.clk_en"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_9_clk_en_const.out","ub_hw_kernel_global_wrapper_stencil_BANK_9.rst_n"]
        ]
      },
      "my_PE_3input":{
        "type":["Record",[
          ["inst",["Array",82,"BitIn"]],
          ["data0",["Array",16,"BitIn"]],
          ["data1",["Array",16,"BitIn"]],
          ["data2",["Array",16,"BitIn"]],
          ["bit0","BitIn"],
          ["bit1","BitIn"],
          ["bit2","BitIn"],
          ["clk_en","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U46":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U45":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U47":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U41":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U40":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U42":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U37":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U36":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U38":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "resnet_pond_layer":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U43":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U48":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "conv_stencil":{
            "modref":"global.conv_stencil_ub"
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "hw_kernel_global_wrapper_stencil":{
            "modref":"global.hw_kernel_global_wrapper_stencil_ub"
          },
          "op_hcompute_conv_stencil":{
            "modref":"global.cu_op_hcompute_conv_stencil"
          },
          "op_hcompute_conv_stencil_1":{
            "modref":"global.cu_op_hcompute_conv_stencil_1"
          },
          "op_hcompute_conv_stencil_2":{
            "modref":"global.cu_op_hcompute_conv_stencil_2"
          },
          "op_hcompute_conv_stencil_3":{
            "modref":"global.cu_op_hcompute_conv_stencil_3"
          },
          "op_hcompute_conv_stencil_4":{
            "modref":"global.cu_op_hcompute_conv_stencil_4"
          },
          "op_hcompute_conv_stencil_5":{
            "modref":"global.cu_op_hcompute_conv_stencil_5"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U46"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U44"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,8,240],"dimensionality":3,"extent":[8,30,30]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U45"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U47"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_kernel_global_wrapper_stencil"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U41"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U39"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,8,24,72],"dimensionality":4,"extent":[8,3,3,3]}},"mode":"lake"}
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U40"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U42"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U37"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U35"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[15264],"cycle_stride":[1,28,784],"dimensionality":3,"extent":[28,28,3]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U36"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U38"
          }
        },
        "connections":[
          ["self.clk","_U43.clk"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","_U43.in"],
          ["self.clk","_U48.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","_U48.in"],
          ["self.clk","conv_stencil.clk"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write","conv_stencil.op_hcompute_conv_stencil_1_write"],
          ["op_hcompute_conv_stencil_2.conv_stencil_op_hcompute_conv_stencil_2_write","conv_stencil.op_hcompute_conv_stencil_2_write"],
          ["op_hcompute_conv_stencil_3.conv_stencil_op_hcompute_conv_stencil_3_read","conv_stencil.op_hcompute_conv_stencil_3_read"],
          ["op_hcompute_conv_stencil_3.conv_stencil_op_hcompute_conv_stencil_3_write","conv_stencil.op_hcompute_conv_stencil_3_write"],
          ["op_hcompute_conv_stencil_4.conv_stencil_op_hcompute_conv_stencil_4_read","conv_stencil.op_hcompute_conv_stencil_4_read"],
          ["op_hcompute_conv_stencil_4.conv_stencil_op_hcompute_conv_stencil_4_write","conv_stencil.op_hcompute_conv_stencil_4_write"],
          ["op_hcompute_conv_stencil_5.conv_stencil_op_hcompute_conv_stencil_5_read","conv_stencil.op_hcompute_conv_stencil_5_read"],
          ["op_hcompute_conv_stencil_5.conv_stencil_op_hcompute_conv_stencil_5_write","conv_stencil.op_hcompute_conv_stencil_5_write"],
          ["op_hcompute_conv_stencil.conv_stencil_op_hcompute_conv_stencil_write","conv_stencil.op_hcompute_conv_stencil_write"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read","conv_stencil.op_hcompute_hw_output_stencil_read"],
          ["self.reset","conv_stencil.reset"],
          ["self.clk","hw_input_global_wrapper_stencil.clk"],
          ["op_hcompute_conv_stencil_3.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_3_read"],
          ["op_hcompute_conv_stencil_4.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_4_read"],
          ["op_hcompute_conv_stencil_5.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_5_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["self.reset","hw_input_global_wrapper_stencil.reset"],
          ["self.clk","hw_kernel_global_wrapper_stencil.clk"],
          ["op_hcompute_conv_stencil_3.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_3_read"],
          ["op_hcompute_conv_stencil_4.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_4_read"],
          ["op_hcompute_conv_stencil_5.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_5_read"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write"],
          ["self.reset","hw_kernel_global_wrapper_stencil.reset"],
          ["self.clk","op_hcompute_conv_stencil.clk"],
          ["self.clk","op_hcompute_conv_stencil_1.clk"],
          ["self.clk","op_hcompute_conv_stencil_2.clk"],
          ["self.clk","op_hcompute_conv_stencil_3.clk"],
          ["self.clk","op_hcompute_conv_stencil_4.clk"],
          ["self.clk","op_hcompute_conv_stencil_5.clk"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_kernel_global_wrapper_stencil.clk"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read","op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_kernel_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","op_hcompute_hw_kernel_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["op_hcompute_hw_output_stencil_port_controller.stencil_valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
