/*
 * Instance header file for PIC32CK2051SG01144
 *
 * Copyright (c) 2023 Microchip Technology Inc. and its subsidiaries.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version 2023-11-16T06:44:02Z */
#ifndef _PIC32CKSG01_DMA1_INSTANCE_
#define _PIC32CKSG01_DMA1_INSTANCE_


/* ========== Instance Parameter definitions for DMA1 peripheral ========== */
#define DMA1_DMAC_ID_EVSYS                       (1)        /* Events trigger index */
#define DMA1_DMAC_ID_SWTRG                       (0)        /* Software trigger index */
#define DMA1_INSTANCE_ID                         (34)       /* Instance index for DMA1 */
#define DMA1_MCLK_ID_AHB                         (9)        /* Index for DMA1 AHB clock */
#define DMA1_MCLK_ID_APB                         (66)       /* Index for DMA1 APB clock */
#define DMA1_PAC_ID                              (34)       /* Index for DMA1 registers write protection */

#endif /* _PIC32CKSG01_DMA1_INSTANCE_ */
