-- Copyright (C) 1991-2009 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II"
-- VERSION "Version 9.0 Build 132 02/25/2009 SJ Full Version"

-- DATE "03/09/2017 16:24:43"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY IEEE, cycloneii;
USE IEEE.std_logic_1164.all;
USE cycloneii.cycloneii_components.all;

ENTITY 	led_nios IS
    PORT (
	altera_reserved_tms : IN std_logic;
	altera_reserved_tck : IN std_logic;
	altera_reserved_tdi : IN std_logic;
	altera_reserved_tdo : OUT std_logic;
	LED : OUT std_logic_vector(3 DOWNTO 0);
	clk : IN std_logic;
	rst_n : IN std_logic
	);
END led_nios;

ARCHITECTURE structure OF led_nios IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_LED : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_clk : std_logic;
SIGNAL ww_rst_n : std_logic;
SIGNAL \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTBDATAIN_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \sld_hub_inst|clr_reg~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|led_nios_cpu_reset_clk_0_domain_synch|data_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \sld_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|reset_n_sources~1clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|the_cpu_0|Add1~12_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~4_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~8_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~14_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~16_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~18_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~20_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~34_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~38_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~48_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~50_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~52_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~62_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~34_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~40_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~50_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~52_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~62_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_alu_result[1]~12_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_cnt[0]~6\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_cnt[0]~5_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_cnt[1]~8\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_cnt[1]~7_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_cnt[2]~10\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_cnt[2]~9_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_cnt[3]~12\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_cnt[3]~11_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_cnt[4]~13_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_src2[25]~9_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_src2[23]~7_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_src2[17]~1_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_ctrl_st~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[13]~161_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[11]~162_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[9]~164_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[8]~165_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~1_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~87_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~88_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_st~6_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal2~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal101~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_alu_force_xor~31_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_ctrl_br~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src2_lo[11]~18_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src2_lo[4]~25_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src2_lo[2]~27_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~90_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~91_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~128_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_exception~13_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_dst_regnum[4]~12_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal2~7_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_stall~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_stall~3_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_stall~4_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[28]~34_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[28]~35_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[25]~40_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[15]~64_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_force_src2_zero~11_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_force_src2_zero~12_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_retaddr~15_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[9]~82_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[14]~44_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal122~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[31]~174_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[25]~178_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal122~6_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[17]~185_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[29]~187_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal122~8_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~129_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|comb~3_combout\ : std_logic;
SIGNAL \inst|the_onchip_memory2_0|wren~1_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|probepresent~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~5_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~6_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[15]~46_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_ctrl_shift_logical~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src2_hi[15]~33_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_estatus_reg_inst_nxt~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~130_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|probepresent~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cfgdout[12]~8_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[16]~48_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_shift_logical~3_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_unsigned_lo_imm16~11_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~113_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~114_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~115_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~117_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~133_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[31]~167_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[31]~168_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[26]~177_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[26]~178_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[25]~179_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[25]~180_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[20]~189_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[17]~195_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[17]~196_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~137_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~138_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~139_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~138_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.010~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[25]~57_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~144_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~145_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~150_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[27]~156_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~155_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~159_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[31]~202_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[26]~207_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[25]~208_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[17]~216_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src2_use_imm~14_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src2_use_imm~5_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_alu_subtract~18_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_alu_subtract~23_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_invert_arith_src_msb~3_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \sld_hub_inst|hub_info_reg|word_counter[0]~26\ : std_logic;
SIGNAL \sld_hub_inst|hub_info_reg|word_counter[0]~25_combout\ : std_logic;
SIGNAL \sld_hub_inst|hub_info_reg|word_counter[1]~28\ : std_logic;
SIGNAL \sld_hub_inst|hub_info_reg|word_counter[1]~27_combout\ : std_logic;
SIGNAL \sld_hub_inst|hub_info_reg|word_counter[2]~30\ : std_logic;
SIGNAL \sld_hub_inst|hub_info_reg|word_counter[2]~29_combout\ : std_logic;
SIGNAL \sld_hub_inst|hub_info_reg|word_counter[3]~32\ : std_logic;
SIGNAL \sld_hub_inst|hub_info_reg|word_counter[3]~31_combout\ : std_logic;
SIGNAL \sld_hub_inst|hub_info_reg|word_counter[4]~36_combout\ : std_logic;
SIGNAL \sld_hub_inst|irf_reg[1][2]~regout\ : std_logic;
SIGNAL \sld_hub_inst|irf_reg[1][3]~regout\ : std_logic;
SIGNAL \sld_hub_inst|tdo~6_combout\ : std_logic;
SIGNAL \sld_hub_inst|irf_reg[1][0]~30_combout\ : std_logic;
SIGNAL \sld_hub_inst|shadow_irf_reg[1][2]~regout\ : std_logic;
SIGNAL \sld_hub_inst|irf_reg~33_combout\ : std_logic;
SIGNAL \sld_hub_inst|shadow_irf_reg[1][3]~regout\ : std_logic;
SIGNAL \sld_hub_inst|irf_reg~34_combout\ : std_logic;
SIGNAL \sld_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \sld_hub_inst|shadow_jsm|state~30_combout\ : std_logic;
SIGNAL \sld_hub_inst|shadow_jsm|state~24_combout\ : std_logic;
SIGNAL \sld_hub_inst|shadow_jsm|state~26_combout\ : std_logic;
SIGNAL \sld_hub_inst|hub_info_reg|WORD_SR~16_combout\ : std_logic;
SIGNAL \sld_hub_inst|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \sld_hub_inst|hub_info_reg|WORD_SR~17_combout\ : std_logic;
SIGNAL \sld_hub_inst|hub_mode_reg[1]~12_combout\ : std_logic;
SIGNAL \sld_hub_inst|shadow_irf_reg~28_combout\ : std_logic;
SIGNAL \sld_hub_inst|shadow_irf_reg~29_combout\ : std_logic;
SIGNAL \sld_hub_inst|hub_mode_reg[2]~15_combout\ : std_logic;
SIGNAL \sld_hub_inst|hub_info_reg|WORD_SR~18_combout\ : std_logic;
SIGNAL \sld_hub_inst|hub_info_reg|WORD_SR~19_combout\ : std_logic;
SIGNAL \sld_hub_inst|hub_info_reg|WORD_SR~20_combout\ : std_logic;
SIGNAL \sld_hub_inst|hub_info_reg|WORD_SR~21_combout\ : std_logic;
SIGNAL \sld_hub_inst|hub_info_reg|word_counter[0]~33_combout\ : std_logic;
SIGNAL \sld_hub_inst|hub_info_reg|word_counter[0]~34_combout\ : std_logic;
SIGNAL \sld_hub_inst|hub_info_reg|word_counter[0]~35_combout\ : std_logic;
SIGNAL \sld_hub_inst|hub_info_reg|WORD_SR~22_combout\ : std_logic;
SIGNAL \sld_hub_inst|hub_info_reg|WORD_SR~23_combout\ : std_logic;
SIGNAL \sld_hub_inst|hub_info_reg|WORD_SR~24_combout\ : std_logic;
SIGNAL \sld_hub_inst|hub_info_reg|WORD_SR~25_combout\ : std_logic;
SIGNAL \sld_hub_inst|hub_info_reg|WORD_SR[0]~26_combout\ : std_logic;
SIGNAL \sld_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \sld_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\ : std_logic;
SIGNAL \clk~combout\ : std_logic;
SIGNAL \clk~clkctrl_outclk\ : std_logic;
SIGNAL \altera_reserved_tck~combout\ : std_logic;
SIGNAL \altera_reserved_tdi~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \sld_hub_inst|shadow_jsm|state~31_combout\ : std_logic;
SIGNAL \sld_hub_inst|shadow_jsm|state~13_combout\ : std_logic;
SIGNAL \sld_hub_inst|shadow_jsm|state~15_combout\ : std_logic;
SIGNAL \sld_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \sld_hub_inst|irsr_reg[4]~22_combout\ : std_logic;
SIGNAL \~QIC_CREATED_GND~I_combout\ : std_logic;
SIGNAL \sld_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \sld_hub_inst|shadow_jsm|state~19_combout\ : std_logic;
SIGNAL \sld_hub_inst|shadow_jsm|state~20_combout\ : std_logic;
SIGNAL \sld_hub_inst|shadow_jsm|state~32_combout\ : std_logic;
SIGNAL \sld_hub_inst|virtual_ir_dr_scan_proc~2_combout\ : std_logic;
SIGNAL \sld_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \sld_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \sld_hub_inst|shadow_jsm|tms_cnt~4_combout\ : std_logic;
SIGNAL \sld_hub_inst|shadow_jsm|state~29_combout\ : std_logic;
SIGNAL \sld_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \sld_hub_inst|jtag_ir_reg[9]~feeder_combout\ : std_logic;
SIGNAL \sld_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\ : std_logic;
SIGNAL \sld_hub_inst|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \sld_hub_inst|jtag_ir_reg[5]~feeder_combout\ : std_logic;
SIGNAL \sld_hub_inst|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \sld_hub_inst|jtag_ir_reg[2]~feeder_combout\ : std_logic;
SIGNAL \sld_hub_inst|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \sld_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \sld_hub_inst|jtag_ir_reg[0]~feeder_combout\ : std_logic;
SIGNAL \sld_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \sld_hub_inst|virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \sld_hub_inst|reset_ena_reg_proc~2_combout\ : std_logic;
SIGNAL \sld_hub_inst|reset_ena_reg~regout\ : std_logic;
SIGNAL \sld_hub_inst|Equal6~1_combout\ : std_logic;
SIGNAL \sld_hub_inst|hub_mode_reg[0]~17_combout\ : std_logic;
SIGNAL \sld_hub_inst|irsr_reg~29_combout\ : std_logic;
SIGNAL \sld_hub_inst|irsr_reg[2]~25_combout\ : std_logic;
SIGNAL \sld_hub_inst|irsr_reg[3]~23_combout\ : std_logic;
SIGNAL \sld_hub_inst|irsr_reg~30_combout\ : std_logic;
SIGNAL \sld_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \sld_hub_inst|irsr_reg~28_combout\ : std_logic;
SIGNAL \sld_hub_inst|irsr_reg[0]~26_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[1]~feeder_combout\ : std_logic;
SIGNAL \sld_hub_inst|irsr_reg~24_combout\ : std_logic;
SIGNAL \sld_hub_inst|irf_proc~2_combout\ : std_logic;
SIGNAL \sld_hub_inst|Equal0~2_combout\ : std_logic;
SIGNAL \sld_hub_inst|virtual_dr_scan_reg~regout\ : std_logic;
SIGNAL \sld_hub_inst|node_ena_proc~1_combout\ : std_logic;
SIGNAL \sld_hub_inst|node_ena~9_combout\ : std_logic;
SIGNAL \sld_hub_inst|node_ena~7_combout\ : std_logic;
SIGNAL \sld_hub_inst|node_ena~8_combout\ : std_logic;
SIGNAL \sld_hub_inst|node_ena~10_combout\ : std_logic;
SIGNAL \sld_hub_inst|node_ena[1]~reg0_regout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_udr~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout\ : std_logic;
SIGNAL \sld_hub_inst|shadow_irf_reg~24_combout\ : std_logic;
SIGNAL \sld_hub_inst|shadow_irf_reg[1][0]~25_combout\ : std_logic;
SIGNAL \sld_hub_inst|shadow_irf_reg[1][0]~26_combout\ : std_logic;
SIGNAL \sld_hub_inst|shadow_irf_reg[1][0]~regout\ : std_logic;
SIGNAL \sld_hub_inst|irf_reg~28_combout\ : std_logic;
SIGNAL \sld_hub_inst|irf_reg[1][0]~29_combout\ : std_logic;
SIGNAL \sld_hub_inst|irf_reg[1][0]~31_combout\ : std_logic;
SIGNAL \sld_hub_inst|irf_reg[1][0]~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_uir~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jxuir~regout\ : std_logic;
SIGNAL \sld_hub_inst|shadow_irf_reg~27_combout\ : std_logic;
SIGNAL \sld_hub_inst|shadow_irf_reg[1][1]~regout\ : std_logic;
SIGNAL \sld_hub_inst|irf_reg~32_combout\ : std_logic;
SIGNAL \sld_hub_inst|irf_reg[1][1]~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \inst|the_cpu_0|d_writedata[27]~feeder_combout\ : std_logic;
SIGNAL \inst|led_nios_cpu_reset_clk_0_domain_synch|data_in_d1~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~118_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[27]~96_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|d_writedata[24]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_status_reg_pie_inst_nxt~5_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_no_crst_nxt[3]~30_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_waiting_for_data~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_aligning_data_nxt~1_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_waiting_for_data_nxt~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_stall~5_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_new_inst~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_stall~6_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_valid~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_valid~regout\ : std_logic;
SIGNAL \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~13_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[4]~15_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal2~8_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src2_use_imm~1_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src2_use_imm~regout\ : std_logic;
SIGNAL \inst|the_pio_0|always0~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal1~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_ld_signed~6_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_ctrl_ld_signed~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_fill_bit~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src2_lo[8]~21_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src2_lo[6]~23_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[2]~44_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~104_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[37]~103_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~102_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~141_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[2]~45\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[3]~46_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~142_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~123_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~124_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|d_write_nxt~combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_test_bench|d_write~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_ocireg~1_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~99_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[3]~47\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[4]~48_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[4]~49\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[5]~50_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[5]~51\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[6]~52_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[6]~53\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[7]~54_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~146_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[8]~56_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetlatch~3_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetlatch~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~133_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~147_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|d_writedata[1]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[1]~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[2]~1_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src2_lo[3]~26_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[4]~13_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[5]~12_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[6]~11_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[7]~10_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[8]~9_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_align_cycle_nxt[0]~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_align_cycle_nxt[1]~1_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_aligning_data_nxt~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_aligning_data_nxt~3_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_aligning_data~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src2_lo[0]~29_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[0]~188_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[0]~189_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_alu_result[0]~13_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_shift_rot_right~6_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[2]~43_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[1]~45_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_ctrl_jmp_direct~regout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~136_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~137_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte1_data[2]~11_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_mem_byte_en[1]~21_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[1]~7_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|d_writedata[25]~6_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|d_writedata[9]~feeder_combout\ : std_logic;
SIGNAL \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\ : std_logic;
SIGNAL \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~15_combout\ : std_logic;
SIGNAL \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~16_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_alu_result[9]~6_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[13]~33_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[12]~32_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte0_data_nxt[7]~20_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte0_data_nxt[7]~21_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte0_data_nxt[7]~22_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte0_data[1]~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[10]~201_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~148_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~216_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_jtag_debug_module|d1_reasons_to_wait~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~4_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~5_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd1~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[17]~30_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[17]~50_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_shift_logical~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_ctrl_shift_rot~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_alu_result[29]~15_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_alu_result[29]~14_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[19]~63_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[24]~58_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src2_lo[10]~19_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[9]~8_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[10]~7_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[11]~6_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_alu_force_xor~32_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_logic_op_raw[1]~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[18]~76_combout\ : std_logic;
SIGNAL \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~19_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_arith_result[0]~6_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_mem_byte_en[2]~20_combout\ : std_logic;
SIGNAL \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[2]~6_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_st_data[19]~45_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[13]~14_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~148_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~149_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte2_data[4]~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_mem_byte_en[3]~19_combout\ : std_logic;
SIGNAL \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~4_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~158_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~159_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte2_data[5]~1_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal101~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_rot_right~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_ctrl_rot_right~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_fill_bit~1_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[31]~49_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[31]~16_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~209_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[2]~6_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~213_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~225_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~224_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[18]~200_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~116_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[21]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~219_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~138_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~139_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte1_data[1]~12_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte1_data_en~1_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~62_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|d_writedata[5]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|d_writedata[7]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~92_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~93_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[4]~89_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~132_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~100_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~101_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~134_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~107_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~108_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~140_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~119_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~120_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~151_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux30~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[7]~84_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~158_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~152_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~157_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~150_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~151_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~153_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~154_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~155_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~139_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~162_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~163_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte2_data[6]~7_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~160_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~161_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte2_data[7]~6_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_src2[24]~8_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_unsigned_lo_imm16~12_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_ctrl_unsigned_lo_imm16~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src2_hi~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_hi_imm16~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_ctrl_hi_imm16~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[24]~186_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[25]~22_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[26]~21_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_src2[27]~11_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[27]~182_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[26]~56_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_src2[28]~12_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte3_data_nxt~10_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|d_writedata[26]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~56_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte3_data_nxt~8_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte3_data_nxt~18_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte3_data_nxt~19_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~57_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte3_data_nxt~16_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte3_data_nxt~17_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~58_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte3_data_nxt~14_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte3_data_nxt~15_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~59_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte3_data_nxt~9_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[3]~5_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~204_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~212_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~33_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte3_data_nxt~11_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_src2[26]~10_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src1[25]~85_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~49\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~51\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~53\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~55\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~56_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src1[28]~82_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[28]~173_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[28]~173_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src1[20]~90_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_src2[18]~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[8]~84_combout\ : std_logic;
SIGNAL \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[1]~7_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[8]~85_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src1[15]~95_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src1[14]~78_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[19]~90_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[19]~91_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src2_lo[13]~30_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~17\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~19\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~21\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~23\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~25\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~27\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~29\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~31\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~33\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~35\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~37\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~39\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~41\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~43\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~45\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~47\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~49\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~51\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~53\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~55\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~56_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[28]~174_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[28]~205_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[28]~19_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src1[26]~84_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[28]~54_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[27]~55_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src1[27]~83_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~54_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~54_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[27]~175_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[27]~176_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[27]~206_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[27]~20_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src1[23]~87_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src1[21]~89_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src2_lo[15]~31_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_src1[9]~6_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_retaddr~16_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_retaddr~17_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_crst~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_crst~3_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_exception~12_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_exception~14_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_exception~16_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_force_src2_zero~14_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_retaddr~18_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_ctrl_retaddr~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src1~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_src1[8]~7_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~3\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~5\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~7\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~9\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~11\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~13\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~15\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~17\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~19\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~21\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~23\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~25\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~27\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~29\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~31\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~33\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~35\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~37\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~39\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~41\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~43\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~45\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~47\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~48_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[24]~181_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[24]~182_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[24]~209_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[24]~23_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~222_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~223_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[5]~196_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[8]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[12]~214_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~215_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[3]~195_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[2]~193_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[1]~192_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[31]~37_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~63_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte3_data_nxt~22_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte3_data_nxt~23_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|d_writedata[6]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[30]~36_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte3_data_nxt~24_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte3_data_nxt~25_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_src2[30]~14_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_src2[29]~13_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~57\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~59\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~60_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[30]~175_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[30]~169_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src1[29]~81_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~57\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~59\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~60_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[30]~170_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[30]~203_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[30]~17_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src1[31]~79_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[30]~51_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src1[30]~80_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[29]~53_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~58_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~58_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[29]~171_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[29]~172_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[29]~204_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[29]~18_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~61_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte3_data_nxt~20_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte3_data_nxt~21_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~60_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte3_data_nxt~12_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[28]~34_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte3_data_nxt~13_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_st_data[23]~41_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[20]~94_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[20]~95_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src2_lo[14]~32_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[14]~176_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~28_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[14]~165_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~28_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[14]~166_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[14]~201_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[14]~15_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_st_data[21]~46_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~146_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~147_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte2_data[3]~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_st_data[20]~47_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~152_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~153_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte2_data[1]~4_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_st_data[22]~40_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[18]~77_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src2_lo[12]~17_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[12]~160_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_alu_result[12]~3_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[12]~5_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_src1[10]~5_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[10]~163_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_alu_result[10]~5_combout\ : std_logic;
SIGNAL \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~18_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~154_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~155_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte2_data[0]~5_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src1[24]~86_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[23]~59_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~46_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~46_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[23]~183_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[23]~181_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[23]~184_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[23]~210_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[23]~24_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src1[22]~88_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_src2[22]~6_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[22]~192_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~44_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[22]~185_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~44_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[22]~186_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[22]~211_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[22]~25_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_src2[21]~5_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[21]~190_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~42_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~42_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[21]~187_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[22]~60_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[21]~61_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[21]~188_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[21]~212_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[21]~26_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src1[19]~91_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[20]~62_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~40_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[20]~190_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[20]~213_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[20]~27_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_src2[19]~3_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~38_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[19]~191_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[19]~184_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[19]~192_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[19]~214_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[19]~28_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src1[17]~93_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[18]~52_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src1[18]~92_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~36_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[18]~179_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~36_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[18]~193_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[18]~194_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[18]~215_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[18]~29_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_st_data[18]~43_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~220_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~134_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~149_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~136_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~137_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~135_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~135_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~109_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~110_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[17]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~218_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~217_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[11]~198_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~152_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~140_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~141_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[12]~197_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~153_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~142_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~143_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[15]~85_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~154_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~144_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~145_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~146_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~147_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[9]~199_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~156_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~148_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~149_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[21]~92_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[21]~93_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_src2[16]~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[6]~48_combout\ : std_logic;
SIGNAL \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[0]~5_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[6]~88_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[6]~89_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~32_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~32_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src1[16]~94_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[16]~180_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[16]~197_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[16]~198_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[16]~217_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[16]~31_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|d_writedata[31]~4_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|d_writedata[15]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~140_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~141_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte1_data[0]~13_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|d_writedata[30]~3_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|d_writedata[14]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~156_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~157_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte1_data[6]~15_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte0_data_nxt[6]~23_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte0_data_nxt[6]~24_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_src1[12]~3_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[11]~34_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[10]~35_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[9]~36_combout\ : std_logic;
SIGNAL \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~17_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~142_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~143_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte1_data[5]~9_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte0_data_nxt[5]~25_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte0_data_nxt[5]~26_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|d_writedata[29]~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|d_writedata[13]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~134_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~135_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte1_data[4]~10_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[4]~46_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte0_data_nxt[4]~27_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte0_data_nxt[4]~28_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|d_writedata[28]~1_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|d_writedata[12]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~132_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~133_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte1_data[3]~8_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte0_data_nxt[3]~8_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte0_data_nxt[3]~9_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~38_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~3_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte0_data_nxt[3]~10_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|d_writedata[26]~7_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~221_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~150_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~151_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte2_data[2]~3_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~42_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte0_data_nxt[2]~11_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte0_data_nxt[2]~12_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte0_data_nxt[2]~13_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src1[1]~76_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[0]~47_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte0_data_nxt[1]~14_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte0_data_nxt[1]~15_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~44_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~1_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte0_data_nxt[1]~16_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|d_writedata[4]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[1]~56_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[1]~57_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_alu_force_xor~28_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_alu_force_xor~27_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_alu_force_xor~33_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_logic_op_raw[0]~1_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[3]~170_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_alu_result[3]~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[3]~42_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[3]~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|d_writedata[2]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~207_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~131_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~132_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[32]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~206_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux6~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux6~1_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[31]~83_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[7]~55\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[8]~57\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[9]~58_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[33]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[9]~59\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[10]~60_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[29]~194_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~129_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~130_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~205_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~127_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~128_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~143_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~125_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~126_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~211_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~121_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~122_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~202_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[26]~41_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[26]~50_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[26]~51_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src1[0]~77_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~1\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~1\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_arith_result[1]~5_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_mem_byte_en[0]~18_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[0]~4_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[24]~39_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[24]~46_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[24]~47_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src2_lo[1]~28_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~3\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~5\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~7\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~9\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~11\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~13\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~15\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~16_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc[6]~30_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_alu_result[8]~7_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[6]~39_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[7]~38_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[8]~37_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[6]~16_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~144_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~145_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte1_data[7]~14_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_st_data[16]~42_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[22]~42_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[22]~43_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_src1[7]~8_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[7]~166_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_alu_result[7]~8_combout\ : std_logic;
SIGNAL \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~4_combout\ : std_logic;
SIGNAL \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout\ : std_logic;
SIGNAL \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\ : std_logic;
SIGNAL \inst|the_pio_0|always0~3_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte0_data_nxt[0]~17_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte0_data_nxt[0]~18_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|av_ld_byte0_data_nxt[0]~19_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src2_lo[7]~22_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~14_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc[5]~29_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[5]~13_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[10]~80_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[10]~81_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_src1[6]~9_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~12_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc[4]~28_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_alu_result[6]~9_combout\ : std_logic;
SIGNAL \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~14_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[31]~40_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[31]~41_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_wr_dst_reg~7_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_implicit_dst_eretaddr~5_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_dst_regnum[0]~10_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_dst_regnum[2]~16_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_wr_dst_reg~6_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_wr_dst_reg~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_rf_wren_a~combout\ : std_logic;
SIGNAL \inst|the_cpu_0|comb~10_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[25]~48_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[25]~49_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_dst_regnum[3]~13_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[30]~38_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[30]~39_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|comb~9_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_st_data[17]~44_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[17]~78_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[17]~79_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_src1[13]~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~26_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~26_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_arith_result[13]~1_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_alu_result[13]~2_combout\ : std_logic;
SIGNAL \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~3_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~4_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|d_read_nxt~combout\ : std_logic;
SIGNAL \inst|the_cpu_0|d_read~regout\ : std_logic;
SIGNAL \inst|the_onchip_memory2_0_s1|registered_cpu_0_data_master_read_data_valid_onchip_memory2_0_s1~combout\ : std_logic;
SIGNAL \inst|the_onchip_memory2_0_s1|cpu_0_data_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout\ : std_logic;
SIGNAL \inst|the_pio_0_s1|cpu_0_data_master_qualified_request_pio_0_s1~0_combout\ : std_logic;
SIGNAL \inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\ : std_logic;
SIGNAL \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_granted_onchip_memory2_0_s1~0_combout\ : std_logic;
SIGNAL \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout\ : std_logic;
SIGNAL \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1~combout\ : std_logic;
SIGNAL \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]~0_combout\ : std_logic;
SIGNAL \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\ : std_logic;
SIGNAL \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~12_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[9]~83_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_src1[5]~10_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~10_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~10_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_arith_result[5]~3_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_alu_result[5]~10_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[4]~41_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_shift_rot_result_nxt[5]~40_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[3]~14_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[29]~35_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[29]~36_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[29]~37_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|comb~8_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_src1[4]~11_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~8_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc[2]~27_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_alu_result[4]~11_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[2]~17_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[23]~44_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[23]~45_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_b_is_dst~37_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_b_is_dst~38_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_dst_regnum[1]~14_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_dst_regnum[1]~15_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|comb~7_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_src1[11]~4_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~22_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~22_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_arith_result[11]~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_alu_result[11]~4_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\ : std_logic;
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]~3_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~9_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~11_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~208_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~105_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~106_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~131_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~94_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~95_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetrequest~regout\ : std_logic;
SIGNAL \rst_n~combout\ : std_logic;
SIGNAL \inst|reset_n_sources~1_combout\ : std_logic;
SIGNAL \inst|reset_n_sources~1clkctrl_outclk\ : std_logic;
SIGNAL \inst|led_nios_cpu_reset_clk_0_domain_synch|data_in_d1~regout\ : std_logic;
SIGNAL \inst|led_nios_cpu_reset_clk_0_domain_synch|data_out~regout\ : std_logic;
SIGNAL \inst|led_nios_cpu_reset_clk_0_domain_synch|data_out~clkctrl_outclk\ : std_logic;
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner[0]~1_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]~4_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]~5_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~combout\ : std_logic;
SIGNAL \inst|the_cpu_0_instruction_master|r_0~15_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|i_read_nxt~combout\ : std_logic;
SIGNAL \inst|the_cpu_0|i_read~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_valid~combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_valid~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_valid~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_valid~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_valid~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src1~3_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_src1[2]~1_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~4_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc[0]~25_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~18_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[5]~45_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[5]~60_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[5]~61_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal2~3_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal2~6_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal2~9_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_force_src2_zero~13_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_force_src2_zero~15_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_ctrl_force_src2_zero~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src2_lo~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src2_lo[9]~20_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~18_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc[7]~31_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[7]~12_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~43_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[0]~54_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[0]~55_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal2~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal2~1_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_br_cmp~14_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_br_cmp~13_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_br_cmp~15_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_ctrl_br_cmp~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[15]~172_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~30_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~30_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[15]~199_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[15]~200_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_result[15]~218_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[15]~32_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[27]~32_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[27]~33_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_dst_regnum[0]~11_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|comb~6_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|d_writedata[24]~5_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[16]~74_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[16]~75_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_alu_subtract~20_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_alu_subtract~22_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal101~1_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal101~3_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal101~4_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_alu_subtract~21_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_sub~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_alu_sub~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~20_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc[8]~24_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[7]~47_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[7]~86_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[7]~87_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_src1[3]~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~6_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~6_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc[1]~26_combout\ : std_logic;
SIGNAL \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~11_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[3]~58_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[3]~59_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal2~4_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal2~5_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_logic~8_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_logic~combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_ctrl_logic~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_alu_result[2]~1_combout\ : std_logic;
SIGNAL \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~10_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[11]~66_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[11]~67_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal101~5_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal101~6_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_crst~4_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_ctrl_crst~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_estatus_reg_inst_nxt~3_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_estatus_reg~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_status_reg_pie_inst_nxt~6_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal101~8_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_ctrl_wrctl_inst~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_wrctl_status~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_status_reg_pie_inst_nxt~7_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_status_reg_pie_inst_nxt~8_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_status_reg_pie_inst_nxt~9_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_status_reg_pie~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_wrctl_bstatus~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_bstatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_bstatus_reg_inst_nxt~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_bstatus_reg~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_control_rd_data[0]~128_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_control_rd_data[0]~129_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[0]~3_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_invert_arith_src_msb~5_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_invert_arith_src_msb~4_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_invert_arith_src_msb~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src2_hi[15]~34_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~61\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~63\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~64_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~61\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~63\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~64_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_arith_result[32]~4_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_src2_lo[5]~24_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[5]~168_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[6]~167_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal122~1_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[4]~169_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[2]~171_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal122~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal122~3_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal122~4_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[1]~177_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal122~5_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[26]~183_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal122~7_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_src2[20]~4_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_logic_result[20]~191_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal122~9_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal122~10_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_cmp_result~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_cmp_result~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|W_wr_data[0]~4_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~210_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~136_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~111_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~112_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[25]~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|always1~1_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[0]~feeder_combout\ : std_logic;
SIGNAL \sld_hub_inst|irsr_reg~27_combout\ : std_logic;
SIGNAL \sld_hub_inst|hub_mode_reg[1]~13_combout\ : std_logic;
SIGNAL \sld_hub_inst|hub_mode_reg[1]~14_combout\ : std_logic;
SIGNAL \sld_hub_inst|hub_mode_reg[2]~16_combout\ : std_logic;
SIGNAL \sld_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \sld_hub_inst|clr_reg~regout\ : std_logic;
SIGNAL \sld_hub_inst|clr_reg~clkctrl_outclk\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.000~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[0]~81_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux37~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~86_combout\ : std_logic;
SIGNAL \sld_hub_inst|tdo~5_combout\ : std_logic;
SIGNAL \sld_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \sld_hub_inst|tdo_bypass_reg~regout\ : std_logic;
SIGNAL \sld_hub_inst|Equal6~0_combout\ : std_logic;
SIGNAL \sld_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \sld_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \sld_hub_inst|tdo~7_combout\ : std_logic;
SIGNAL \sld_hub_inst|tdo~regout\ : std_logic;
SIGNAL \sld_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.100~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[35]~82_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~97_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~98_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~5_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[13]~68_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[13]~69_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_retaddr~14_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_break~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_ctrl_break~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_no_crst_nxt[10]~26_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add1~24_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Add2~24_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|E_arith_result[12]~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_no_crst_nxt[10]~27_combout\ : std_logic;
SIGNAL \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[12]~70_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[12]~71_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_alu_subtract~19_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal101~7_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_uncond_cti_non_br~7_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_uncond_cti_non_br~8_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_ctrl_uncond_cti_non_br~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_sel_nxt~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_no_crst_nxt[11]~24_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_no_crst_nxt[11]~25_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[4]~62_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[4]~63_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|Equal133~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|d_writedata[27]~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[15]~65_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_exception~11_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_exception~15_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_exception~combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_ctrl_exception~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_no_crst_nxt[9]~28_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_pc_no_crst_nxt[9]~29_combout\ : std_logic;
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[14]~72_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[14]~73_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|hbreak_enabled~4_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|hbreak_enabled~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|hbreak_pending_nxt~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|hbreak_pending~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_single_step_mode~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|wait_for_one_post_bret_inst~4_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|wait_for_one_post_bret_inst~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|hbreak_req~3_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|hbreak_req~4_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[2]~52_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|F_iw[2]~53_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|D_ctrl_ld~11_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|R_ctrl_ld~regout\ : std_logic;
SIGNAL \inst|the_cpu_0|comb~5_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|d_writedata[3]~feeder_combout\ : std_logic;
SIGNAL \altera_reserved_tms~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \inst|the_pio_0|data_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst|the_cpu_0|E_arith_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|the_cpu_0|E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|the_cpu_0|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|the_cpu_0|R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|the_cpu_0|W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|the_cpu_0|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|the_cpu_0|E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|the_cpu_0|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|the_cpu_0|F_pc\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|the_cpu_0|R_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|the_cpu_0|W_control_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|the_cpu_0|av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|the_cpu_0|av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|the_cpu_0|av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|the_cpu_0|av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|the_cpu_0|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sld_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \sld_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sld_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sld_hub_inst|irsr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|the_cpu_0|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|the_cpu_0|R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|the_cpu_0|av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|the_cpu_0|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \sld_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \sld_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \sld_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \inst|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \sld_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \sld_hub_inst|shadow_jsm|ALT_INV_state\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \sld_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
LED <= ww_LED;
ww_clk <= clk;
ww_rst_n <= rst_n;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\inst|the_cpu_0|W_wr_data[31]~16_combout\ & \inst|the_cpu_0|W_wr_data[30]~17_combout\ & \inst|the_cpu_0|W_wr_data[29]~18_combout\ & 
\inst|the_cpu_0|W_wr_data[14]~15_combout\ & \inst|the_cpu_0|W_wr_data[13]~14_combout\ & \inst|the_cpu_0|W_wr_data[12]~5_combout\ & \inst|the_cpu_0|W_wr_data[11]~6_combout\ & \inst|the_cpu_0|W_wr_data[10]~7_combout\ & 
\inst|the_cpu_0|W_wr_data[9]~8_combout\ & \inst|the_cpu_0|W_wr_data[8]~9_combout\ & \inst|the_cpu_0|W_wr_data[7]~10_combout\ & \inst|the_cpu_0|W_wr_data[6]~11_combout\ & \inst|the_cpu_0|W_wr_data[5]~12_combout\ & \inst|the_cpu_0|W_wr_data[4]~13_combout\
& \inst|the_cpu_0|W_wr_data[3]~0_combout\ & \inst|the_cpu_0|W_wr_data[2]~1_combout\ & \inst|the_cpu_0|W_wr_data[1]~2_combout\ & \inst|the_cpu_0|W_wr_data[0]~4_combout\);

\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\inst|the_cpu_0|av_ld_byte3_data\(7) & \inst|the_cpu_0|av_ld_byte3_data\(6) & \inst|the_cpu_0|av_ld_byte3_data\(5) & \inst|the_cpu_0|av_ld_byte1_data\(6) & 
\inst|the_cpu_0|av_ld_byte1_data\(5) & \inst|the_cpu_0|av_ld_byte1_data\(4) & \inst|the_cpu_0|av_ld_byte1_data\(3) & \inst|the_cpu_0|av_ld_byte1_data\(2) & \inst|the_cpu_0|av_ld_byte1_data\(1) & \inst|the_cpu_0|av_ld_byte1_data\(0) & 
\inst|the_cpu_0|av_ld_byte0_data\(7) & \inst|the_cpu_0|av_ld_byte0_data\(6) & \inst|the_cpu_0|av_ld_byte0_data\(5) & \inst|the_cpu_0|av_ld_byte0_data\(4) & \inst|the_cpu_0|av_ld_byte0_data\(3) & \inst|the_cpu_0|av_ld_byte0_data\(2) & 
\inst|the_cpu_0|av_ld_byte0_data\(1) & \inst|the_cpu_0|av_ld_byte0_data\(0));

\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|the_cpu_0|comb~10_combout\ & \inst|the_cpu_0|comb~9_combout\ & \inst|the_cpu_0|comb~8_combout\ & \inst|the_cpu_0|comb~7_combout\ & \inst|the_cpu_0|comb~6_combout\
);

\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst|the_cpu_0|D_iw\(26) & \inst|the_cpu_0|D_iw\(25) & \inst|the_cpu_0|D_iw\(24) & \inst|the_cpu_0|D_iw\(23) & \inst|the_cpu_0|D_iw\(22));

\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(0) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(1) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(2) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(3) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(4) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(5) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(6) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(7) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(8) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(9) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(10) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(11) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(12) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(13) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(14) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(29) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(30) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(31) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(0) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(1) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(2) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(3) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(4) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(5) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(6) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(7) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(8) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(9) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(10) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(11) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(12) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(13) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(14) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(29) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(30) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(31) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\inst|the_cpu_0|d_writedata\(31) & \inst|the_cpu_0|d_writedata\(30) & 
\inst|the_cpu_0|d_writedata\(29) & \inst|the_cpu_0|d_writedata\(28) & \inst|the_cpu_0|d_writedata\(27) & \inst|the_cpu_0|d_writedata\(26) & \inst|the_cpu_0|d_writedata\(25) & \inst|the_cpu_0|d_writedata\(24) & \inst|the_cpu_0|d_writedata\(7) & 
\inst|the_cpu_0|d_writedata\(6) & \inst|the_cpu_0|d_writedata\(5) & \inst|the_cpu_0|d_writedata\(4) & \inst|the_cpu_0|d_writedata\(3) & \inst|the_cpu_0|d_writedata\(2) & \inst|the_cpu_0|d_writedata\(1) & \inst|the_cpu_0|d_writedata\(0));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(31) & 
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(30) & \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(29) & \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(28) & 
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(27) & \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(26) & \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(25) & 
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(24) & \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(7) & \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(6) & 
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(5) & \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(4) & \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(3) & 
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(2) & \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(1) & \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(0));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[7]~12_combout\ & 
\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[6]~16_combout\ & \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[5]~13_combout\ & \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[4]~15_combout\ & 
\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[3]~14_combout\ & \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[2]~17_combout\ & \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~11_combout\ & 
\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~18_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(9) & 
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(8) & \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(7) & \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(6) & 
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(5) & \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4) & \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3) & 
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[3]~5_combout\ & 
\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[0]~4_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(0) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(1) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(2) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(3) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(4) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(5) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(6) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(7) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(24) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(25) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(26) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(27) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(28) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(29) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(30) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(31) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(0) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(1) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(2) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(3) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(4) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(5) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(6) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(7) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(24) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(25) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(26) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(27) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(28) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(29) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(30) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(31) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\ <= (\inst|the_cpu_0|d_writedata\(30) & \inst|the_cpu_0|d_writedata\(29) & \inst|the_cpu_0|d_writedata\(28) & \inst|the_cpu_0|d_writedata\(27));

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~19_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~18_combout\ & 
\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~17_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~16_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~15_combout\ & 
\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~14_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~13_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~12_combout\ & 
\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~11_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~10_combout\);

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\(0) <= \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~4_combout\;

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);
\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\(1);
\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\(2);
\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\(3);

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ <= (\inst|the_cpu_0|d_writedata\(31) & \inst|the_cpu_0|d_writedata\(26) & \inst|the_cpu_0|d_writedata\(25) & \inst|the_cpu_0|d_writedata\(24));

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~19_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~18_combout\ & 
\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~17_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~16_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~15_combout\ & 
\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~14_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~13_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~12_combout\ & 
\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~11_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~10_combout\);

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~4_combout\;

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);
\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(2);
\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(3);

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\inst|the_cpu_0|d_writedata\(3) & \inst|the_cpu_0|d_writedata\(2) & \inst|the_cpu_0|d_writedata\(1) & \inst|the_cpu_0|d_writedata\(0));

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~19_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~18_combout\ & 
\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~17_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~16_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~15_combout\ & 
\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~14_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~13_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~12_combout\ & 
\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~11_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~10_combout\);

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[0]~5_combout\;

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\inst|the_cpu_0|d_writedata\(7) & \inst|the_cpu_0|d_writedata\(6) & \inst|the_cpu_0|d_writedata\(5) & \inst|the_cpu_0|d_writedata\(4));

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~19_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~18_combout\ & 
\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~17_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~16_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~15_combout\ & 
\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~14_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~13_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~12_combout\ & 
\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~11_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~10_combout\);

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\(0) <= \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[0]~5_combout\;

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);
\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\(2);
\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\(3);

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ <= (\inst|the_cpu_0|d_writedata\(15) & \inst|the_cpu_0|d_writedata\(13) & \inst|the_cpu_0|d_writedata\(12) & \inst|the_cpu_0|d_writedata\(11));

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~19_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~18_combout\ & 
\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~17_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~16_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~15_combout\ & 
\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~14_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~13_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~12_combout\ & 
\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~11_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~10_combout\);

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\(0) <= \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[1]~7_combout\;

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);
\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(1);
\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(2);
\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(3);

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\inst|the_cpu_0|d_writedata\(23) & \inst|the_cpu_0|d_writedata\(22) & \inst|the_cpu_0|d_writedata\(18) & \inst|the_cpu_0|d_writedata\(16));

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~19_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~18_combout\ & 
\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~17_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~16_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~15_combout\ & 
\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~14_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~13_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~12_combout\ & 
\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~11_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~10_combout\);

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[2]~6_combout\;

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ <= (\inst|the_cpu_0|d_writedata\(21) & \inst|the_cpu_0|d_writedata\(20) & \inst|the_cpu_0|d_writedata\(19) & \inst|the_cpu_0|d_writedata\(17));

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~19_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~18_combout\ & 
\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~17_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~16_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~15_combout\ & 
\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~14_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~13_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~12_combout\ & 
\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~11_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~10_combout\);

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\(0) <= \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[2]~6_combout\;

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);
\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(1);
\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(2);
\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(3);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\inst|the_cpu_0|d_writedata\(23) & \inst|the_cpu_0|d_writedata\(22) & 
\inst|the_cpu_0|d_writedata\(21) & \inst|the_cpu_0|d_writedata\(20) & \inst|the_cpu_0|d_writedata\(19) & \inst|the_cpu_0|d_writedata\(18) & \inst|the_cpu_0|d_writedata\(17) & \inst|the_cpu_0|d_writedata\(16) & \inst|the_cpu_0|d_writedata\(15) & 
\inst|the_cpu_0|d_writedata\(14) & \inst|the_cpu_0|d_writedata\(13) & \inst|the_cpu_0|d_writedata\(12) & \inst|the_cpu_0|d_writedata\(11) & \inst|the_cpu_0|d_writedata\(10) & \inst|the_cpu_0|d_writedata\(9) & \inst|the_cpu_0|d_writedata\(8));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAIN_bus\ <= (\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(23) & 
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(22) & \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(21) & \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(20) & 
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(19) & \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(18) & \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(17) & 
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(16) & \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(15) & \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(14) & 
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(13) & \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(12) & \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(11) & 
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(10) & \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(9) & \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(8));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[7]~12_combout\ & 
\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[6]~16_combout\ & \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[5]~13_combout\ & \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[4]~15_combout\ & 
\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[3]~14_combout\ & \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[2]~17_combout\ & \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~11_combout\ & 
\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~18_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(9) & 
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(8) & \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(7) & \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(6) & 
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(5) & \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4) & \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3) & 
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[2]~6_combout\ & 
\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[1]~7_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(8) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(9) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(10) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(11) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(12) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(13) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(14) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(15) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(16) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(8);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(17) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(18) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(19) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(20) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(21) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(22) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(23) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(8) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(9) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(1);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(10) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(2);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(11) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(3);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(12) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(4);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(13) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(5);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(14) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(6);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(15) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(7);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(16) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(8);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(17) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(9);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(18) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(10);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(19) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(11);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(20) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(12);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(21) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(13);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(22) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(14);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(23) <= \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(15);

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\inst|the_cpu_0|d_writedata\(14) & \inst|the_cpu_0|d_writedata\(10) & \inst|the_cpu_0|d_writedata\(9) & \inst|the_cpu_0|d_writedata\(8));

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~19_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~18_combout\ & 
\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~17_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~16_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~15_combout\ & 
\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~14_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~13_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~12_combout\ & 
\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~11_combout\ & \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~10_combout\);

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[1]~7_combout\;

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14) <= \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);

\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\ <= (\inst|the_cpu_0|W_wr_data[28]~19_combout\ & \inst|the_cpu_0|W_wr_data[27]~20_combout\ & \inst|the_cpu_0|W_wr_data[26]~21_combout\ & 
\inst|the_cpu_0|W_wr_data[25]~22_combout\ & \inst|the_cpu_0|W_wr_data[24]~23_combout\ & \inst|the_cpu_0|W_wr_data[23]~24_combout\ & \inst|the_cpu_0|W_wr_data[22]~25_combout\ & \inst|the_cpu_0|W_wr_data[21]~26_combout\ & 
\inst|the_cpu_0|W_wr_data[20]~27_combout\ & \inst|the_cpu_0|W_wr_data[19]~28_combout\ & \inst|the_cpu_0|W_wr_data[18]~29_combout\ & \inst|the_cpu_0|W_wr_data[17]~30_combout\ & \inst|the_cpu_0|W_wr_data[16]~31_combout\ & 
\inst|the_cpu_0|W_wr_data[15]~32_combout\);

\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTBDATAIN_bus\ <= (\inst|the_cpu_0|av_ld_byte3_data\(4) & \inst|the_cpu_0|av_ld_byte3_data\(3) & \inst|the_cpu_0|av_ld_byte3_data\(2) & \inst|the_cpu_0|av_ld_byte3_data\(1) & 
\inst|the_cpu_0|av_ld_byte3_data\(0) & \inst|the_cpu_0|av_ld_byte2_data\(7) & \inst|the_cpu_0|av_ld_byte2_data\(6) & \inst|the_cpu_0|av_ld_byte2_data\(5) & \inst|the_cpu_0|av_ld_byte2_data\(4) & \inst|the_cpu_0|av_ld_byte2_data\(3) & 
\inst|the_cpu_0|av_ld_byte2_data\(2) & \inst|the_cpu_0|av_ld_byte2_data\(1) & \inst|the_cpu_0|av_ld_byte2_data\(0) & \inst|the_cpu_0|av_ld_byte1_data\(7));

\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\inst|the_cpu_0|comb~10_combout\ & \inst|the_cpu_0|comb~9_combout\ & \inst|the_cpu_0|comb~8_combout\ & \inst|the_cpu_0|comb~7_combout\ & 
\inst|the_cpu_0|comb~6_combout\);

\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\inst|the_cpu_0|D_iw\(26) & \inst|the_cpu_0|D_iw\(25) & \inst|the_cpu_0|D_iw\(24) & \inst|the_cpu_0|D_iw\(23) & \inst|the_cpu_0|D_iw\(22));

\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(15) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(16) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(1);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(17) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(2);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(18) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(3);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(19) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(4);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(20) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(5);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(21) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(6);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(22) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(7);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(23) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(8);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(24) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(9);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(25) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(10);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(26) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(11);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(27) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(12);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(28) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(13);

\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(15) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(16) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(1);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(17) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(2);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(18) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(3);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(19) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(4);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(20) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(5);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(21) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(6);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(22) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(7);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(23) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(8);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(24) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(9);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(25) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(10);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(26) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(11);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(27) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(12);
\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(28) <= \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(13);

\sld_hub_inst|clr_reg~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \sld_hub_inst|clr_reg~regout\);

\inst|led_nios_cpu_reset_clk_0_domain_synch|data_out~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \inst|led_nios_cpu_reset_clk_0_domain_synch|data_out~regout\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \altera_internal_jtag~TCKUTAP\);

\clk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk~combout\);

\sld_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \sld_hub_inst|shadow_jsm|state\(0));

\inst|reset_n_sources~1clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \inst|reset_n_sources~1_combout\);
\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\;
\inst|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\ <= NOT \inst|the_cpu_0|av_ld_rshift8~1_combout\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\sld_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\ <= NOT \sld_hub_inst|virtual_ir_scan_reg~regout\;
\sld_hub_inst|shadow_jsm|ALT_INV_state\(3) <= NOT \sld_hub_inst|shadow_jsm|state\(3);
\inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\ <= NOT \inst|led_nios_cpu_reset_clk_0_domain_synch|data_out~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\sld_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ <= NOT \sld_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\;

\inst|the_cpu_0|Add1~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(6),
	datab => \inst|the_cpu_0|E_src2\(6),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~11\,
	combout => \inst|the_cpu_0|Add1~12_combout\,
	cout => \inst|the_cpu_0|Add1~13\);

\inst|the_cpu_0|Add2~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(2),
	datab => \inst|the_cpu_0|E_src1\(2),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~3\,
	combout => \inst|the_cpu_0|Add2~4_combout\,
	cout => \inst|the_cpu_0|Add2~5\);

\inst|the_cpu_0|Add2~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(4),
	datab => \inst|the_cpu_0|E_src1\(4),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~7\,
	combout => \inst|the_cpu_0|Add2~8_combout\,
	cout => \inst|the_cpu_0|Add2~9\);

\inst|the_cpu_0|Add2~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(7),
	datab => \inst|the_cpu_0|E_src1\(7),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~13\,
	combout => \inst|the_cpu_0|Add2~14_combout\,
	cout => \inst|the_cpu_0|Add2~15\);

\inst|the_cpu_0|Add2~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(8),
	datab => \inst|the_cpu_0|E_src1\(8),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~15\,
	combout => \inst|the_cpu_0|Add2~16_combout\,
	cout => \inst|the_cpu_0|Add2~17\);

\inst|the_cpu_0|Add2~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(9),
	datab => \inst|the_cpu_0|E_src1\(9),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~17\,
	combout => \inst|the_cpu_0|Add2~18_combout\,
	cout => \inst|the_cpu_0|Add2~19\);

\inst|the_cpu_0|Add2~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(10),
	datab => \inst|the_cpu_0|E_src1\(10),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~19\,
	combout => \inst|the_cpu_0|Add2~20_combout\,
	cout => \inst|the_cpu_0|Add2~21\);

\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"CFBBF3EEFCFBBF3EEFCFBBF3EEFCFBBF3EEFCFBBF3EEFCFBBF3EEFCFBBF3EEFCFBBF3EEFCFBBF3EEFCFBBF3EEFCFBBF3EEFCFBBF3EEFCFBBF3EEFCFBBF3EEFCFBBF3EEFCFBBF3EEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpu_0_rf_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "led_nios_cpu:inst|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst|the_cpu_0|W_rf_wren_a~combout\,
	portbrewe => \inst|the_cpu_0|comb~5_combout\,
	clk0 => \clk~clkctrl_outclk\,
	clk1 => \clk~clkctrl_outclk\,
	portadatain => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

\inst|the_cpu_0|E_shift_rot_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[14]~44_combout\,
	sdata => \inst|the_cpu_0|E_src1\(14),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(14));

\inst|the_cpu_0|W_alu_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|W_alu_result[1]~12_combout\,
	sdata => \inst|the_cpu_0|E_shift_rot_result\(1),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|E_alu_result~0_combout\,
	sload => \inst|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(1));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A",
	mem_init0 => X"003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A003A00060006C83A003A000000000000200000000000000E0020",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpu_0_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "led_nios_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 16,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|comb~3_combout\,
	portbrewe => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~regout\,
	clk0 => \clk~clkctrl_outclk\,
	clk1 => \clk~clkctrl_outclk\,
	portadatain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	portabyteenamasks => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

\inst|the_cpu_0|E_shift_rot_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_cnt[0]~5_combout\,
	sdata => \inst|the_cpu_0|E_src2\(0),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_cnt\(0));

\inst|the_cpu_0|E_shift_rot_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_cnt[1]~7_combout\,
	sdata => \inst|the_cpu_0|E_src2\(1),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_cnt\(1));

\inst|the_cpu_0|E_shift_rot_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_cnt[2]~9_combout\,
	sdata => \inst|the_cpu_0|E_src2\(2),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_cnt\(2));

\inst|the_cpu_0|E_shift_rot_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_cnt[3]~11_combout\,
	sdata => \inst|the_cpu_0|E_src2\(3),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_cnt\(3));

\inst|the_cpu_0|E_shift_rot_cnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_cnt[4]~13_combout\,
	sdata => \inst|the_cpu_0|E_src2\(4),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_cnt\(4));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"3DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA0",
	mem_init0 => X"3DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03DA03FFC0000006032E0000000000010000000000400000E0010",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpu_0_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "led_nios_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 16,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|comb~3_combout\,
	portbrewe => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~regout\,
	clk0 => \clk~clkctrl_outclk\,
	clk1 => \clk~clkctrl_outclk\,
	portadatain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portbdatain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAIN_bus\,
	portaaddr => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\,
	portabyteenamasks => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\,
	portbdataout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "led_nios_cpu:inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_f3c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst|the_onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

\inst|the_cpu_0|E_shift_rot_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[15]~46_combout\,
	sdata => \inst|the_cpu_0|E_src1\(15),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(15));

\inst|the_cpu_0|E_src2[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_src2[25]~9_combout\,
	sdata => \inst|the_cpu_0|D_iw\(15),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|R_src2_hi~0_combout\,
	sload => \inst|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(25));

\inst|the_cpu_0|E_src2[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_src2[23]~7_combout\,
	sdata => \inst|the_cpu_0|D_iw\(13),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|R_src2_hi~0_combout\,
	sload => \inst|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(23));

\inst|the_cpu_0|E_src2[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_src2[17]~1_combout\,
	sdata => \inst|the_cpu_0|D_iw\(7),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|R_src2_hi~0_combout\,
	sload => \inst|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(17));

\inst|the_cpu_0|Add1~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(17),
	datab => \inst|the_cpu_0|E_src1\(17),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~33\,
	combout => \inst|the_cpu_0|Add1~34_combout\,
	cout => \inst|the_cpu_0|Add1~35\);

\inst|the_cpu_0|Add1~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(19),
	datab => \inst|the_cpu_0|E_src1\(19),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~37\,
	combout => \inst|the_cpu_0|Add1~38_combout\,
	cout => \inst|the_cpu_0|Add1~39\);

\inst|the_cpu_0|Add1~48\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(24),
	datab => \inst|the_cpu_0|E_src2\(24),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~47\,
	combout => \inst|the_cpu_0|Add1~48_combout\,
	cout => \inst|the_cpu_0|Add1~49\);

\inst|the_cpu_0|Add1~50\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(25),
	datab => \inst|the_cpu_0|E_src1\(25),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~49\,
	combout => \inst|the_cpu_0|Add1~50_combout\,
	cout => \inst|the_cpu_0|Add1~51\);

\inst|the_cpu_0|Add1~52\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(26),
	datab => \inst|the_cpu_0|E_src2\(26),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~51\,
	combout => \inst|the_cpu_0|Add1~52_combout\,
	cout => \inst|the_cpu_0|Add1~53\);

\inst|the_cpu_0|Add1~62\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_arith_src2\(31),
	datab => \inst|the_cpu_0|E_arith_src1\(31),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~61\,
	combout => \inst|the_cpu_0|Add1~62_combout\,
	cout => \inst|the_cpu_0|Add1~63\);

\inst|the_cpu_0|Add2~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(17),
	datab => \inst|the_cpu_0|E_src1\(17),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~33\,
	combout => \inst|the_cpu_0|Add2~34_combout\,
	cout => \inst|the_cpu_0|Add2~35\);

\inst|the_cpu_0|Add2~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(20),
	datab => \inst|the_cpu_0|E_src1\(20),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~39\,
	combout => \inst|the_cpu_0|Add2~40_combout\,
	cout => \inst|the_cpu_0|Add2~41\);

\inst|the_cpu_0|Add2~50\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(25),
	datab => \inst|the_cpu_0|E_src1\(25),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~49\,
	combout => \inst|the_cpu_0|Add2~50_combout\,
	cout => \inst|the_cpu_0|Add2~51\);

\inst|the_cpu_0|Add2~52\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(26),
	datab => \inst|the_cpu_0|E_src2\(26),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~51\,
	combout => \inst|the_cpu_0|Add2~52_combout\,
	cout => \inst|the_cpu_0|Add2~53\);

\inst|the_cpu_0|Add2~62\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_arith_src1\(31),
	datab => \inst|the_cpu_0|E_arith_src2\(31),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~61\,
	combout => \inst|the_cpu_0|Add2~62_combout\,
	cout => \inst|the_cpu_0|Add2~63\);

\inst|the_cpu_0|W_alu_result[1]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_arith_result[1]~5_combout\,
	datab => \inst|the_cpu_0|E_logic_result[1]~177_combout\,
	datad => \inst|the_cpu_0|R_ctrl_logic~regout\,
	combout => \inst|the_cpu_0|W_alu_result[1]~12_combout\);

\inst|the_cpu_0|E_shift_rot_cnt[0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_cnt\(0),
	datad => VCC,
	combout => \inst|the_cpu_0|E_shift_rot_cnt[0]~5_combout\,
	cout => \inst|the_cpu_0|E_shift_rot_cnt[0]~6\);

\inst|the_cpu_0|E_shift_rot_cnt[1]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|E_shift_rot_cnt\(1),
	datad => VCC,
	cin => \inst|the_cpu_0|E_shift_rot_cnt[0]~6\,
	combout => \inst|the_cpu_0|E_shift_rot_cnt[1]~7_combout\,
	cout => \inst|the_cpu_0|E_shift_rot_cnt[1]~8\);

\inst|the_cpu_0|E_shift_rot_cnt[2]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_cnt\(2),
	datad => VCC,
	cin => \inst|the_cpu_0|E_shift_rot_cnt[1]~8\,
	combout => \inst|the_cpu_0|E_shift_rot_cnt[2]~9_combout\,
	cout => \inst|the_cpu_0|E_shift_rot_cnt[2]~10\);

\inst|the_cpu_0|E_shift_rot_cnt[3]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|E_shift_rot_cnt\(3),
	datad => VCC,
	cin => \inst|the_cpu_0|E_shift_rot_cnt[2]~10\,
	combout => \inst|the_cpu_0|E_shift_rot_cnt[3]~11_combout\,
	cout => \inst|the_cpu_0|E_shift_rot_cnt[3]~12\);

\inst|the_cpu_0|E_shift_rot_cnt[4]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|E_shift_rot_cnt\(4),
	cin => \inst|the_cpu_0|E_shift_rot_cnt[3]~12\,
	combout => \inst|the_cpu_0|E_shift_rot_cnt[4]~13_combout\);

\inst|the_cpu_0|E_shift_rot_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[16]~48_combout\,
	sdata => \inst|the_cpu_0|E_src1\(16),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(16));

\inst|the_cpu_0|E_src2[25]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datab => \inst|the_cpu_0|D_iw\(21),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(25),
	combout => \inst|the_cpu_0|E_src2[25]~9_combout\);

\inst|the_cpu_0|E_src2[23]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datab => \inst|the_cpu_0|D_iw\(21),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(23),
	combout => \inst|the_cpu_0|E_src2[23]~7_combout\);

\inst|the_cpu_0|E_src2[17]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datab => \inst|the_cpu_0|D_iw\(21),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(17),
	combout => \inst|the_cpu_0|E_src2[17]~1_combout\);

\inst|the_cpu_0|E_shift_rot_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[25]~57_combout\,
	sdata => \inst|the_cpu_0|E_src1\(25),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(25));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~88_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[4]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(1));

\inst|the_cpu_0|R_ctrl_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|D_ctrl_st~6_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_ctrl_st~regout\);

\inst|the_cpu_0|E_src2[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src2_lo[11]~18_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(11));

\inst|the_cpu_0|E_src2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src2_lo[4]~25_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(4));

\inst|the_cpu_0|E_src2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src2_lo[2]~27_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(2));

\inst|the_cpu_0|E_logic_result[13]~161\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_logic_op\(0),
	datab => \inst|the_cpu_0|R_logic_op\(1),
	datac => \inst|the_cpu_0|E_src1\(13),
	datad => \inst|the_cpu_0|E_src2\(13),
	combout => \inst|the_cpu_0|E_logic_result[13]~161_combout\);

\inst|the_cpu_0|E_logic_result[11]~162\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_logic_op\(1),
	datab => \inst|the_cpu_0|E_src1\(11),
	datac => \inst|the_cpu_0|R_logic_op\(0),
	datad => \inst|the_cpu_0|E_src2\(11),
	combout => \inst|the_cpu_0|E_logic_result[11]~162_combout\);

\inst|the_cpu_0|E_logic_result[9]~164\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_logic_op\(0),
	datab => \inst|the_cpu_0|E_src1\(9),
	datac => \inst|the_cpu_0|E_src2\(9),
	datad => \inst|the_cpu_0|R_logic_op\(1),
	combout => \inst|the_cpu_0|E_logic_result[9]~164_combout\);

\inst|the_cpu_0|E_logic_result[8]~165\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_logic_op\(1),
	datab => \inst|the_cpu_0|E_src2\(8),
	datac => \inst|the_cpu_0|R_logic_op\(0),
	datad => \inst|the_cpu_0|E_src1\(8),
	combout => \inst|the_cpu_0|E_logic_result[8]~165_combout\);

\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~1_combout\ = \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1) & 
-- !\inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\ & !\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\ & 
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1) & (\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\ 
-- $ (!\inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\ & !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1),
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\,
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0),
	combout => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~1_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~91_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[4]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(2));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~128_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(0));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~87\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sld_hub_inst|irf_reg[1][1]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(0),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(0),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~87_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~88\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~87_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \sld_hub_inst|irf_reg[1][0]~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(2),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~88_combout\);

\inst|the_cpu_0|D_iw[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[28]~35_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(28));

\inst|the_cpu_0|R_dst_regnum[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|D_dst_regnum[4]~12_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_dst_regnum\(4));

\inst|the_cpu_0|D_ctrl_st~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|D_iw\(0),
	datac => \inst|the_cpu_0|D_iw\(2),
	datad => \inst|the_cpu_0|D_iw\(1),
	combout => \inst|the_cpu_0|D_ctrl_st~6_combout\);

\inst|the_cpu_0|Equal2~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(3),
	datab => \inst|the_cpu_0|D_iw\(0),
	datac => \inst|the_cpu_0|D_iw\(1),
	datad => \inst|the_cpu_0|D_iw\(2),
	combout => \inst|the_cpu_0|Equal2~0_combout\);

\inst|the_cpu_0|Equal101~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|D_iw\(11),
	datac => \inst|the_cpu_0|D_iw\(12),
	datad => \inst|the_cpu_0|D_iw\(13),
	combout => \inst|the_cpu_0|Equal101~0_combout\);

\inst|the_cpu_0|D_ctrl_alu_force_xor~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(5),
	datab => \inst|the_cpu_0|D_iw\(15),
	datac => \inst|the_cpu_0|D_iw\(14),
	datad => \inst|the_cpu_0|D_iw\(16),
	combout => \inst|the_cpu_0|D_ctrl_alu_force_xor~31_combout\);

\inst|the_cpu_0|R_ctrl_br\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_ctrl_br_nxt~0_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_ctrl_br~regout\);

\inst|the_cpu_0|R_src2_lo[11]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datab => \inst|the_cpu_0|R_src2_lo~0_combout\,
	datac => \inst|the_cpu_0|D_iw\(17),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(11),
	combout => \inst|the_cpu_0|R_src2_lo[11]~18_combout\);

\inst|the_cpu_0|R_src2_lo[4]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src2_lo~0_combout\,
	datab => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datac => \inst|the_cpu_0|D_iw\(10),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(4),
	combout => \inst|the_cpu_0|R_src2_lo[4]~25_combout\);

\inst|the_cpu_0|R_src2_lo[2]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(8),
	datab => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datac => \inst|the_cpu_0|R_src2_lo~0_combout\,
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(2),
	combout => \inst|the_cpu_0|R_src2_lo[2]~27_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~129_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(1));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~90\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(1),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(1),
	datad => \sld_hub_inst|irf_reg[1][1]~regout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~90_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~91\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(3),
	datab => \sld_hub_inst|irf_reg[1][0]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~90_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~91_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(0));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~128\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(0),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~128_combout\);

\inst|the_cpu_0|D_ctrl_exception~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(5),
	datab => \inst|the_cpu_0|Equal2~4_combout\,
	datad => \inst|the_cpu_0|D_iw\(4),
	combout => \inst|the_cpu_0|D_ctrl_exception~13_combout\);

\inst|the_cpu_0|D_dst_regnum[4]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_ctrl_b_is_dst~38_combout\,
	datab => \inst|the_cpu_0|D_iw\(26),
	datac => \inst|the_cpu_0|D_iw\(21),
	datad => \inst|the_cpu_0|D_dst_regnum[0]~10_combout\,
	combout => \inst|the_cpu_0|D_dst_regnum[4]~12_combout\);

\inst|the_cpu_0|Equal2~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|D_dst_regnum[0]~11_combout\,
	datac => \inst|the_cpu_0|D_dst_regnum[4]~12_combout\,
	datad => \inst|the_cpu_0|D_dst_regnum[3]~13_combout\,
	combout => \inst|the_cpu_0|Equal2~7_combout\);

\inst|the_cpu_0|E_stall~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_cnt\(0),
	datab => \inst|the_cpu_0|E_shift_rot_cnt\(1),
	datac => \inst|the_cpu_0|E_shift_rot_cnt\(2),
	datad => \inst|the_cpu_0|E_new_inst~regout\,
	combout => \inst|the_cpu_0|E_stall~2_combout\);

\inst|the_cpu_0|E_stall~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|E_shift_rot_cnt\(3),
	datac => \inst|the_cpu_0|E_shift_rot_cnt\(4),
	datad => \inst|the_cpu_0|E_stall~2_combout\,
	combout => \inst|the_cpu_0|E_stall~3_combout\);

\inst|the_cpu_0|E_stall~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_stall~3_combout\,
	datab => \inst|the_cpu_0|E_valid~regout\,
	datac => \inst|the_cpu_0|R_ctrl_shift_rot~regout\,
	datad => \inst|the_cpu_0|d_write_nxt~combout\,
	combout => \inst|the_cpu_0|E_stall~4_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[6]~16_combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[2]~17_combout\,
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[4]~15_combout\,
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[3]~14_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~1_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~regout\);

\inst|the_cpu_0|F_iw[28]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|F_pc\(11),
	datab => \inst|the_cpu_0|F_pc\(10),
	datac => \inst|the_cpu_0|i_read~regout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28),
	combout => \inst|the_cpu_0|F_iw[28]~34_combout\);

\inst|the_cpu_0|F_iw[28]~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datab => \inst|the_cpu_0|F_iw[28]~34_combout\,
	datac => \inst|the_cpu_0|hbreak_req~4_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[28]~34_combout\,
	combout => \inst|the_cpu_0|F_iw[28]~35_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[25]~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(25),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[25]~40_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go~regout\);

\inst|the_cpu_0|F_iw[15]~64\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(15),
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	combout => \inst|the_cpu_0|F_iw[15]~64_combout\);

\inst|the_cpu_0|D_ctrl_force_src2_zero~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(14),
	datab => \inst|the_cpu_0|D_iw\(15),
	datac => \inst|the_cpu_0|D_iw\(13),
	datad => \inst|the_cpu_0|D_iw\(16),
	combout => \inst|the_cpu_0|D_ctrl_force_src2_zero~11_combout\);

\inst|the_cpu_0|D_ctrl_force_src2_zero~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(11),
	datac => \inst|the_cpu_0|D_ctrl_force_src2_zero~11_combout\,
	datad => \inst|the_cpu_0|D_iw\(16),
	combout => \inst|the_cpu_0|D_ctrl_force_src2_zero~12_combout\);

\inst|the_cpu_0|D_ctrl_retaddr~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|D_iw\(14),
	datac => \inst|the_cpu_0|D_iw\(15),
	datad => \inst|the_cpu_0|D_iw\(16),
	combout => \inst|the_cpu_0|D_ctrl_retaddr~15_combout\);

\inst|the_cpu_0|F_iw[9]~82\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(9),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	combout => \inst|the_cpu_0|F_iw[9]~82_combout\);

\inst|the_cpu_0|E_shift_rot_result_nxt[14]~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datab => \inst|the_cpu_0|E_shift_rot_result\(13),
	datad => \inst|the_cpu_0|E_shift_rot_result\(15),
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[14]~44_combout\);

\inst|the_cpu_0|Equal122~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_logic_result[11]~162_combout\,
	datab => \inst|the_cpu_0|E_logic_result[10]~163_combout\,
	datac => \inst|the_cpu_0|E_logic_result[12]~160_combout\,
	datad => \inst|the_cpu_0|E_logic_result[9]~164_combout\,
	combout => \inst|the_cpu_0|Equal122~0_combout\);

\inst|the_cpu_0|E_logic_result[31]~174\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(31),
	datab => \inst|the_cpu_0|R_logic_op\(0),
	datac => \inst|the_cpu_0|E_src1\(31),
	datad => \inst|the_cpu_0|R_logic_op\(1),
	combout => \inst|the_cpu_0|E_logic_result[31]~174_combout\);

\inst|the_cpu_0|E_logic_result[25]~178\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(25),
	datab => \inst|the_cpu_0|R_logic_op\(0),
	datac => \inst|the_cpu_0|R_logic_op\(1),
	datad => \inst|the_cpu_0|E_src1\(25),
	combout => \inst|the_cpu_0|E_logic_result[25]~178_combout\);

\inst|the_cpu_0|Equal122~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_logic_result[16]~180_combout\,
	datab => \inst|the_cpu_0|E_logic_result[23]~181_combout\,
	datac => \inst|the_cpu_0|E_logic_result[18]~179_combout\,
	datad => \inst|the_cpu_0|E_logic_result[25]~178_combout\,
	combout => \inst|the_cpu_0|Equal122~6_combout\);

\inst|the_cpu_0|E_logic_result[17]~185\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_logic_op\(1),
	datab => \inst|the_cpu_0|E_src1\(17),
	datac => \inst|the_cpu_0|R_logic_op\(0),
	datad => \inst|the_cpu_0|E_src2\(17),
	combout => \inst|the_cpu_0|E_logic_result[17]~185_combout\);

\inst|the_cpu_0|E_logic_result[29]~187\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_logic_op\(0),
	datab => \inst|the_cpu_0|R_logic_op\(1),
	datac => \inst|the_cpu_0|E_src1\(29),
	datad => \inst|the_cpu_0|E_src2\(29),
	combout => \inst|the_cpu_0|E_logic_result[29]~187_combout\);

\inst|the_cpu_0|Equal122~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_logic_result[29]~187_combout\,
	datab => \inst|the_cpu_0|E_logic_result[24]~186_combout\,
	datac => \inst|the_cpu_0|E_logic_result[17]~185_combout\,
	datad => \inst|the_cpu_0|E_logic_result[19]~184_combout\,
	combout => \inst|the_cpu_0|Equal122~8_combout\);

\inst|the_cpu_0|R_compare_op[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|D_logic_op_raw[0]~1_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_compare_op\(0));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~130_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(2));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(1));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~129\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(1),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~129_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|comb~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~2_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_test_bench|d_write~regout\,
	datac => \inst|the_cpu_0|hbreak_enabled~regout\,
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|comb~3_combout\);

\inst|the_onchip_memory2_0|wren~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_onchip_memory2_0|wren~1_combout\ = \inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\ & \inst|the_cpu_0|the_cpu_0_test_bench|d_write~regout\ & 
-- (\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend\(1) # !\inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\,
	datab => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend\(1),
	datac => \inst|the_cpu_0|the_cpu_0_test_bench|d_write~regout\,
	datad => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1~combout\,
	combout => \inst|the_onchip_memory2_0|wren~1_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|probepresent\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|probepresent~2_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|probepresent~regout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(20),
	sload => VCC,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(20));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~regout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(20),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(21),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~5_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|led_nios_cpu_reset_clk_0_domain_synch|data_out~regout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|probepresent~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~5_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~6_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(23));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datab => \sld_hub_inst|shadow_jsm|state\(1),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(23),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go~2_combout\);

\inst|the_cpu_0|E_shift_rot_result_nxt[15]~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(16),
	datab => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \inst|the_cpu_0|E_shift_rot_result\(14),
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[15]~46_combout\);

\inst|the_cpu_0|R_ctrl_shift_logical\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|D_ctrl_shift_logical~3_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_ctrl_shift_logical~regout\);

\inst|the_cpu_0|R_src2_hi[15]~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(21),
	datab => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datac => \inst|the_cpu_0|R_ctrl_hi_imm16~regout\,
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(31),
	combout => \inst|the_cpu_0|R_src2_hi[15]~33_combout\);

\inst|the_cpu_0|W_estatus_reg_inst_nxt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_estatus_reg~regout\,
	datab => \inst|the_cpu_0|D_iw\(6),
	datac => \inst|the_cpu_0|E_src1\(0),
	datad => \inst|the_cpu_0|E_wrctl_status~0_combout\,
	combout => \inst|the_cpu_0|W_estatus_reg_inst_nxt~2_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(2));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~130\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(2),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~130_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(19));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|probepresent~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(18),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|probepresent~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(19),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|probepresent~2_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~114_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[27]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(20));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~133_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(22));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~2_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(16));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cfgdout[12]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cfgdout[12]~8_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~3_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(11),
	sload => VCC,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(11));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(9));

\inst|the_cpu_0|E_shift_rot_result_nxt[16]~48\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(15),
	datab => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \inst|the_cpu_0|E_shift_rot_result\(17),
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[16]~48_combout\);

\inst|the_cpu_0|D_ctrl_shift_logical~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|Equal2~3_combout\,
	datab => \inst|the_cpu_0|Equal101~3_combout\,
	datac => \inst|the_cpu_0|D_iw\(13),
	datad => \inst|the_cpu_0|D_iw\(12),
	combout => \inst|the_cpu_0|D_ctrl_shift_logical~3_combout\);

\inst|the_cpu_0|W_alu_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_alu_result[31]~202_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(31));

\inst|the_cpu_0|D_ctrl_unsigned_lo_imm16~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|Equal2~0_combout\,
	datab => \inst|the_cpu_0|Equal2~1_combout\,
	datad => \inst|the_cpu_0|D_iw\(4),
	combout => \inst|the_cpu_0|D_ctrl_unsigned_lo_imm16~11_combout\);

\inst|the_cpu_0|W_alu_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_alu_result[26]~207_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(26));

\inst|the_cpu_0|W_alu_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_alu_result[25]~208_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(25));

\inst|the_cpu_0|W_alu_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_alu_result[17]~216_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(17));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~137_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(19));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~113\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(19),
	datac => \sld_hub_inst|irf_reg[1][1]~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(19),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~113_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~114\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(21),
	datab => \sld_hub_inst|irf_reg[1][0]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~113_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~114_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~138_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(20));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~115\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(20),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(20),
	datac => \sld_hub_inst|irf_reg[1][1]~regout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~115_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~139_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(23));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~117\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sld_hub_inst|irf_reg[1][1]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(23),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(23),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~117_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~133\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(22),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~133_combout\);

\inst|the_cpu_0|E_alu_result[31]~167\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result[29]~15_combout\,
	datab => \inst|the_cpu_0|W_alu_result[29]~14_combout\,
	datac => \inst|the_cpu_0|Add1~62_combout\,
	datad => \inst|the_cpu_0|Add2~62_combout\,
	combout => \inst|the_cpu_0|E_alu_result[31]~167_combout\);

\inst|the_cpu_0|E_alu_result[31]~168\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(31),
	datab => \inst|the_cpu_0|W_alu_result[29]~15_combout\,
	datac => \inst|the_cpu_0|E_alu_result[31]~167_combout\,
	datad => \inst|the_cpu_0|E_logic_result[31]~174_combout\,
	combout => \inst|the_cpu_0|E_alu_result[31]~168_combout\);

\inst|the_cpu_0|E_alu_result[26]~177\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result[29]~14_combout\,
	datab => \inst|the_cpu_0|E_logic_result[26]~183_combout\,
	datac => \inst|the_cpu_0|Add2~52_combout\,
	datad => \inst|the_cpu_0|W_alu_result[29]~15_combout\,
	combout => \inst|the_cpu_0|E_alu_result[26]~177_combout\);

\inst|the_cpu_0|E_alu_result[26]~178\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result[29]~14_combout\,
	datab => \inst|the_cpu_0|E_shift_rot_result\(26),
	datac => \inst|the_cpu_0|Add1~52_combout\,
	datad => \inst|the_cpu_0|E_alu_result[26]~177_combout\,
	combout => \inst|the_cpu_0|E_alu_result[26]~178_combout\);

\inst|the_cpu_0|E_alu_result[25]~179\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|Add2~50_combout\,
	datab => \inst|the_cpu_0|W_alu_result[29]~15_combout\,
	datac => \inst|the_cpu_0|W_alu_result[29]~14_combout\,
	datad => \inst|the_cpu_0|Add1~50_combout\,
	combout => \inst|the_cpu_0|E_alu_result[25]~179_combout\);

\inst|the_cpu_0|E_alu_result[25]~180\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(25),
	datab => \inst|the_cpu_0|E_logic_result[25]~178_combout\,
	datac => \inst|the_cpu_0|E_alu_result[25]~179_combout\,
	datad => \inst|the_cpu_0|W_alu_result[29]~15_combout\,
	combout => \inst|the_cpu_0|E_alu_result[25]~180_combout\);

\inst|the_cpu_0|E_alu_result[20]~189\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result[29]~15_combout\,
	datab => \inst|the_cpu_0|W_alu_result[29]~14_combout\,
	datac => \inst|the_cpu_0|Add2~40_combout\,
	datad => \inst|the_cpu_0|E_logic_result[20]~191_combout\,
	combout => \inst|the_cpu_0|E_alu_result[20]~189_combout\);

\inst|the_cpu_0|E_alu_result[17]~195\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result[29]~15_combout\,
	datab => \inst|the_cpu_0|W_alu_result[29]~14_combout\,
	datac => \inst|the_cpu_0|Add2~34_combout\,
	datad => \inst|the_cpu_0|Add1~34_combout\,
	combout => \inst|the_cpu_0|E_alu_result[17]~195_combout\);

\inst|the_cpu_0|E_alu_result[17]~196\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(17),
	datab => \inst|the_cpu_0|W_alu_result[29]~15_combout\,
	datac => \inst|the_cpu_0|E_logic_result[17]~185_combout\,
	datad => \inst|the_cpu_0|E_alu_result[17]~195_combout\,
	combout => \inst|the_cpu_0|E_alu_result[17]~196_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~144_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(28));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~145_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(29));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~137\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(19),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~137_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~138\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(20),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~138_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~139\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(23),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~139_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~150_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(7));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~138\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sld_hub_inst|irf_reg[1][1]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(7),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(7),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~138_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[27]~156_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.010~regout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~155_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(12));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~159_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(8));

\inst|the_cpu_0|E_shift_rot_result_nxt[25]~57\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(24),
	datab => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \inst|the_cpu_0|E_shift_rot_result\(26),
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[25]~57_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~144\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(28),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~144_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~145\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(29),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~145_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~150\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(7),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~150_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[27]~156\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sld_hub_inst|irf_reg[1][0]~regout\,
	datad => \sld_hub_inst|irf_reg[1][1]~regout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[27]~156_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~155\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(12),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~155_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~159\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(8),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~159_combout\);

\inst|the_cpu_0|E_alu_result[31]~202\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datac => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datad => \inst|the_cpu_0|E_alu_result[31]~168_combout\,
	combout => \inst|the_cpu_0|E_alu_result[31]~202_combout\);

\inst|the_cpu_0|E_alu_result[26]~207\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datac => \inst|the_cpu_0|E_alu_result[26]~178_combout\,
	datad => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	combout => \inst|the_cpu_0|E_alu_result[26]~207_combout\);

\inst|the_cpu_0|E_alu_result[25]~208\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datad => \inst|the_cpu_0|E_alu_result[25]~180_combout\,
	combout => \inst|the_cpu_0|E_alu_result[25]~208_combout\);

\inst|the_cpu_0|E_alu_result[17]~216\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datad => \inst|the_cpu_0|E_alu_result[17]~196_combout\,
	combout => \inst|the_cpu_0|E_alu_result[17]~216_combout\);

\inst|the_cpu_0|R_src2_use_imm~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(2),
	datab => \inst|the_cpu_0|R_src2_use_imm~5_combout\,
	datac => \inst|the_cpu_0|D_iw\(0),
	datad => \inst|the_cpu_0|D_iw\(1),
	combout => \inst|the_cpu_0|R_src2_use_imm~14_combout\);

\inst|the_cpu_0|R_src2_use_imm~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(3),
	datac => \inst|the_cpu_0|D_iw\(5),
	datad => \inst|the_cpu_0|D_iw\(4),
	combout => \inst|the_cpu_0|R_src2_use_imm~5_combout\);

\inst|the_cpu_0|D_ctrl_alu_subtract~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(2),
	datab => \inst|the_cpu_0|D_iw\(4),
	datac => \inst|the_cpu_0|D_iw\(3),
	datad => \inst|the_cpu_0|D_iw\(1),
	combout => \inst|the_cpu_0|D_ctrl_alu_subtract~18_combout\);

\inst|the_cpu_0|D_ctrl_alu_subtract~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|D_iw\(0),
	datac => \inst|the_cpu_0|D_ctrl_alu_subtract~18_combout\,
	combout => \inst|the_cpu_0|D_ctrl_alu_subtract~23_combout\);

\inst|the_cpu_0|E_invert_arith_src_msb~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(2),
	datab => \inst|the_cpu_0|D_iw\(4),
	datac => \inst|the_cpu_0|D_iw\(3),
	datad => \inst|the_cpu_0|D_iw\(1),
	combout => \inst|the_cpu_0|E_invert_arith_src_msb~3_combout\);

altera_internal_jtag : cycloneii_jtag
PORT MAP (
	tms => \altera_reserved_tms~combout\,
	tck => \altera_reserved_tck~combout\,
	tdi => \altera_reserved_tdi~combout\,
	tdouser => \sld_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

\sld_hub_inst|shadow_jsm|state[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|shadow_jsm|state~24_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|shadow_jsm|state\(13));

\sld_hub_inst|hub_info_reg|word_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|hub_info_reg|word_counter[3]~31_combout\,
	sclr => \sld_hub_inst|hub_info_reg|word_counter[0]~34_combout\,
	ena => \sld_hub_inst|hub_info_reg|word_counter[0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|hub_info_reg|word_counter\(3));

\sld_hub_inst|hub_info_reg|word_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|hub_info_reg|word_counter[2]~29_combout\,
	sclr => \sld_hub_inst|hub_info_reg|word_counter[0]~34_combout\,
	ena => \sld_hub_inst|hub_info_reg|word_counter[0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|hub_info_reg|word_counter\(2));

\sld_hub_inst|hub_info_reg|word_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|hub_info_reg|word_counter[1]~27_combout\,
	sclr => \sld_hub_inst|hub_info_reg|word_counter[0]~34_combout\,
	ena => \sld_hub_inst|hub_info_reg|word_counter[0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|hub_info_reg|word_counter\(1));

\sld_hub_inst|hub_info_reg|word_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|hub_info_reg|word_counter[0]~25_combout\,
	sclr => \sld_hub_inst|hub_info_reg|word_counter[0]~34_combout\,
	ena => \sld_hub_inst|hub_info_reg|word_counter[0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|hub_info_reg|word_counter\(0));

\sld_hub_inst|hub_info_reg|word_counter[0]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \sld_hub_inst|hub_info_reg|word_counter[0]~25_combout\,
	cout => \sld_hub_inst|hub_info_reg|word_counter[0]~26\);

\sld_hub_inst|hub_info_reg|word_counter[1]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sld_hub_inst|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \sld_hub_inst|hub_info_reg|word_counter[0]~26\,
	combout => \sld_hub_inst|hub_info_reg|word_counter[1]~27_combout\,
	cout => \sld_hub_inst|hub_info_reg|word_counter[1]~28\);

\sld_hub_inst|hub_info_reg|word_counter[2]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \sld_hub_inst|hub_info_reg|word_counter[1]~28\,
	combout => \sld_hub_inst|hub_info_reg|word_counter[2]~29_combout\,
	cout => \sld_hub_inst|hub_info_reg|word_counter[2]~30\);

\sld_hub_inst|hub_info_reg|word_counter[3]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sld_hub_inst|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \sld_hub_inst|hub_info_reg|word_counter[2]~30\,
	combout => \sld_hub_inst|hub_info_reg|word_counter[3]~31_combout\,
	cout => \sld_hub_inst|hub_info_reg|word_counter[3]~32\);

\sld_hub_inst|hub_info_reg|word_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|hub_info_reg|word_counter[4]~36_combout\,
	sclr => \sld_hub_inst|hub_info_reg|word_counter[0]~34_combout\,
	ena => \sld_hub_inst|hub_info_reg|word_counter[0]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|hub_info_reg|word_counter\(4));

\sld_hub_inst|hub_info_reg|word_counter[4]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|hub_info_reg|word_counter\(4),
	cin => \sld_hub_inst|hub_info_reg|word_counter[3]~32\,
	combout => \sld_hub_inst|hub_info_reg|word_counter[4]~36_combout\);

\sld_hub_inst|irf_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|irf_reg~33_combout\,
	aclr => \sld_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \sld_hub_inst|irf_reg[1][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|irf_reg[1][2]~regout\);

\sld_hub_inst|irf_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|irf_reg~34_combout\,
	aclr => \sld_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \sld_hub_inst|irf_reg[1][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|irf_reg[1][3]~regout\);

\sld_hub_inst|shadow_jsm|state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|shadow_jsm|state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|shadow_jsm|state\(2));

\sld_hub_inst|shadow_jsm|state[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|shadow_jsm|state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|shadow_jsm|state\(14));

\sld_hub_inst|hub_info_reg|WORD_SR[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|hub_info_reg|WORD_SR~17_combout\,
	ena => \sld_hub_inst|hub_info_reg|WORD_SR[0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|hub_info_reg|WORD_SR\(0));

\sld_hub_inst|tdo~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sld_hub_inst|shadow_jsm|state\(3),
	datad => \sld_hub_inst|shadow_jsm|state\(4),
	combout => \sld_hub_inst|tdo~6_combout\);

\sld_hub_inst|irf_reg[1][0]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|irsr_reg\(2),
	datab => \sld_hub_inst|irsr_reg\(1),
	datac => \sld_hub_inst|irsr_reg\(0),
	datad => \sld_hub_inst|hub_mode_reg\(1),
	combout => \sld_hub_inst|irf_reg[1][0]~30_combout\);

\sld_hub_inst|shadow_irf_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|shadow_irf_reg~28_combout\,
	aclr => \sld_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \sld_hub_inst|shadow_irf_reg[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|shadow_irf_reg[1][2]~regout\);

\sld_hub_inst|irf_reg~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|irsr_reg\(4),
	datab => \sld_hub_inst|irsr_reg\(2),
	datad => \sld_hub_inst|shadow_irf_reg[1][2]~regout\,
	combout => \sld_hub_inst|irf_reg~33_combout\);

\sld_hub_inst|shadow_irf_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|shadow_irf_reg~29_combout\,
	aclr => \sld_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \sld_hub_inst|shadow_irf_reg[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|shadow_irf_reg[1][3]~regout\);

\sld_hub_inst|irf_reg~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|irsr_reg\(4),
	datab => \sld_hub_inst|irsr_reg\(3),
	datad => \sld_hub_inst|shadow_irf_reg[1][3]~regout\,
	combout => \sld_hub_inst|irf_reg~34_combout\);

\sld_hub_inst|Equal0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|jtag_ir_reg\(3),
	datab => \sld_hub_inst|jtag_ir_reg\(2),
	datac => \sld_hub_inst|jtag_ir_reg\(4),
	datad => \sld_hub_inst|jtag_ir_reg\(5),
	combout => \sld_hub_inst|Equal0~1_combout\);

\sld_hub_inst|shadow_jsm|state~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|shadow_jsm|state\(8),
	datab => \sld_hub_inst|shadow_jsm|state\(1),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \sld_hub_inst|shadow_jsm|state\(15),
	combout => \sld_hub_inst|shadow_jsm|state~30_combout\);

\sld_hub_inst|shadow_jsm|state~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sld_hub_inst|shadow_jsm|state\(13),
	datad => \sld_hub_inst|shadow_jsm|state\(12),
	combout => \sld_hub_inst|shadow_jsm|state~24_combout\);

\sld_hub_inst|shadow_jsm|state~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \sld_hub_inst|shadow_jsm|state\(13),
	combout => \sld_hub_inst|shadow_jsm|state~26_combout\);

\sld_hub_inst|hub_info_reg|WORD_SR[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|hub_info_reg|WORD_SR~20_combout\,
	ena => \sld_hub_inst|hub_info_reg|WORD_SR[0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|hub_info_reg|WORD_SR\(1));

\sld_hub_inst|hub_info_reg|WORD_SR~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|hub_info_reg|word_counter\(0),
	datab => \sld_hub_inst|hub_info_reg|word_counter\(1),
	datac => \sld_hub_inst|hub_info_reg|word_counter\(3),
	datad => \sld_hub_inst|hub_info_reg|word_counter\(2),
	combout => \sld_hub_inst|hub_info_reg|WORD_SR~16_combout\);

\sld_hub_inst|hub_info_reg|clear_signal\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sld_hub_inst|shadow_jsm|state\(8),
	datad => \sld_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \sld_hub_inst|hub_info_reg|clear_signal~combout\);

\sld_hub_inst|hub_info_reg|WORD_SR~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|hub_info_reg|WORD_SR\(1),
	datab => \sld_hub_inst|hub_info_reg|WORD_SR~16_combout\,
	datac => \sld_hub_inst|shadow_jsm|state\(4),
	datad => \sld_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \sld_hub_inst|hub_info_reg|WORD_SR~17_combout\);

\sld_hub_inst|hub_mode_reg[1]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|Equal6~1_combout\,
	datab => \sld_hub_inst|irsr_reg\(4),
	datac => \sld_hub_inst|Equal6~0_combout\,
	datad => \sld_hub_inst|reset_ena_reg_proc~2_combout\,
	combout => \sld_hub_inst|hub_mode_reg[1]~12_combout\);

\sld_hub_inst|shadow_irf_reg~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sld_hub_inst|irsr_reg\(2),
	datac => \sld_hub_inst|shadow_jsm|state\(3),
	datad => \sld_hub_inst|irf_reg[1][2]~regout\,
	combout => \sld_hub_inst|shadow_irf_reg~28_combout\);

\sld_hub_inst|shadow_irf_reg~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sld_hub_inst|irsr_reg\(3),
	datac => \sld_hub_inst|shadow_jsm|state\(3),
	datad => \sld_hub_inst|irf_reg[1][3]~regout\,
	combout => \sld_hub_inst|shadow_irf_reg~29_combout\);

\sld_hub_inst|hub_mode_reg[2]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|irsr_reg\(0),
	datab => \sld_hub_inst|irsr_reg\(4),
	datac => \sld_hub_inst|irsr_reg\(2),
	datad => \sld_hub_inst|irsr_reg\(1),
	combout => \sld_hub_inst|hub_mode_reg[2]~15_combout\);

\sld_hub_inst|hub_info_reg|WORD_SR~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|hub_info_reg|word_counter\(2),
	datab => \sld_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \sld_hub_inst|shadow_jsm|state\(8),
	datad => \sld_hub_inst|shadow_jsm|state\(4),
	combout => \sld_hub_inst|hub_info_reg|WORD_SR~18_combout\);

\sld_hub_inst|hub_info_reg|WORD_SR~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|hub_info_reg|word_counter\(0),
	datab => \sld_hub_inst|hub_info_reg|word_counter\(1),
	datac => \sld_hub_inst|hub_info_reg|word_counter\(3),
	datad => \sld_hub_inst|hub_info_reg|WORD_SR~18_combout\,
	combout => \sld_hub_inst|hub_info_reg|WORD_SR~19_combout\);

\sld_hub_inst|hub_info_reg|WORD_SR[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|hub_info_reg|WORD_SR~23_combout\,
	ena => \sld_hub_inst|hub_info_reg|WORD_SR[0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|hub_info_reg|WORD_SR\(2));

\sld_hub_inst|hub_info_reg|WORD_SR~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|shadow_jsm|state\(4),
	datab => \sld_hub_inst|hub_info_reg|WORD_SR\(2),
	datac => \sld_hub_inst|hub_info_reg|WORD_SR~19_combout\,
	datad => \sld_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \sld_hub_inst|hub_info_reg|WORD_SR~20_combout\);

\sld_hub_inst|hub_info_reg|WORD_SR~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sld_hub_inst|hub_info_reg|word_counter\(0),
	datad => \sld_hub_inst|hub_info_reg|word_counter\(3),
	combout => \sld_hub_inst|hub_info_reg|WORD_SR~21_combout\);

\sld_hub_inst|hub_info_reg|word_counter[0]~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sld_hub_inst|hub_info_reg|word_counter\(2),
	datad => \sld_hub_inst|hub_info_reg|word_counter\(1),
	combout => \sld_hub_inst|hub_info_reg|word_counter[0]~33_combout\);

\sld_hub_inst|hub_info_reg|word_counter[0]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|hub_info_reg|word_counter[0]~33_combout\,
	datab => \sld_hub_inst|hub_info_reg|word_counter\(4),
	datac => \sld_hub_inst|hub_info_reg|WORD_SR~21_combout\,
	datad => \sld_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \sld_hub_inst|hub_info_reg|word_counter[0]~34_combout\);

\sld_hub_inst|hub_info_reg|word_counter[0]~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|shadow_jsm|state\(4),
	datab => \sld_hub_inst|virtual_dr_scan_reg~regout\,
	datac => \sld_hub_inst|shadow_jsm|state\(3),
	datad => \sld_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \sld_hub_inst|hub_info_reg|word_counter[0]~35_combout\);

\sld_hub_inst|hub_info_reg|WORD_SR~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|hub_info_reg|word_counter\(4),
	datab => \sld_hub_inst|hub_info_reg|WORD_SR~21_combout\,
	datac => \sld_hub_inst|hub_info_reg|word_counter\(1),
	datad => \sld_hub_inst|hub_info_reg|WORD_SR~18_combout\,
	combout => \sld_hub_inst|hub_info_reg|WORD_SR~22_combout\);

\sld_hub_inst|hub_info_reg|WORD_SR[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|hub_info_reg|WORD_SR~25_combout\,
	ena => \sld_hub_inst|hub_info_reg|WORD_SR[0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|hub_info_reg|WORD_SR\(3));

\sld_hub_inst|hub_info_reg|WORD_SR~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|hub_info_reg|WORD_SR~22_combout\,
	datab => \sld_hub_inst|shadow_jsm|state\(4),
	datac => \sld_hub_inst|hub_info_reg|WORD_SR\(3),
	datad => \sld_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \sld_hub_inst|hub_info_reg|WORD_SR~23_combout\);

\sld_hub_inst|hub_info_reg|WORD_SR~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|hub_info_reg|word_counter\(0),
	datab => \sld_hub_inst|hub_info_reg|word_counter\(1),
	datac => \sld_hub_inst|hub_info_reg|word_counter\(2),
	datad => \sld_hub_inst|hub_info_reg|word_counter\(3),
	combout => \sld_hub_inst|hub_info_reg|WORD_SR~24_combout\);

\sld_hub_inst|hub_info_reg|WORD_SR~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \sld_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \sld_hub_inst|shadow_jsm|state\(4),
	datad => \sld_hub_inst|hub_info_reg|WORD_SR~24_combout\,
	combout => \sld_hub_inst|hub_info_reg|WORD_SR~25_combout\);

\sld_hub_inst|hub_info_reg|WORD_SR[0]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|shadow_jsm|state\(4),
	datab => \sld_hub_inst|virtual_dr_scan_reg~regout\,
	datac => \sld_hub_inst|shadow_jsm|state\(3),
	datad => \sld_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \sld_hub_inst|hub_info_reg|WORD_SR[0]~26_combout\);

\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "falling edge")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(0),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(1),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(2),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[23]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(23),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[19]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(19),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[19]~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[16]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(16),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(9),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout\);

\clk~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk,
	combout => \clk~combout\);

\clk~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "falling edge")
-- pragma translate_on
PORT MAP (
	inclk => \clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~clkctrl_outclk\);

\altera_reserved_tck~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tck,
	combout => \altera_reserved_tck~combout\);

\altera_reserved_tdi~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tdi,
	combout => \altera_reserved_tdi~combout\);

\sld_hub_inst|shadow_jsm|state~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|shadow_jsm|state\(3),
	datab => \sld_hub_inst|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \sld_hub_inst|shadow_jsm|state~31_combout\);

\sld_hub_inst|shadow_jsm|state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|shadow_jsm|state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|shadow_jsm|state\(5));

\sld_hub_inst|shadow_jsm|state~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sld_hub_inst|shadow_jsm|state\(6),
	datad => \sld_hub_inst|shadow_jsm|state\(5),
	combout => \sld_hub_inst|shadow_jsm|state~13_combout\);

\sld_hub_inst|shadow_jsm|state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|shadow_jsm|state~13_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|shadow_jsm|state\(6));

\sld_hub_inst|shadow_jsm|state~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \sld_hub_inst|shadow_jsm|state\(6),
	combout => \sld_hub_inst|shadow_jsm|state~15_combout\);

\sld_hub_inst|shadow_jsm|state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|shadow_jsm|state~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|shadow_jsm|state\(7));

\sld_hub_inst|shadow_jsm|state~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|shadow_jsm|state\(3),
	datac => \sld_hub_inst|shadow_jsm|state\(4),
	datad => \sld_hub_inst|shadow_jsm|state\(7),
	combout => \sld_hub_inst|shadow_jsm|state~9_combout\);

\sld_hub_inst|shadow_jsm|state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|shadow_jsm|state\(4));

\sld_hub_inst|irsr_reg[4]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sld_hub_inst|shadow_jsm|state\(4),
	datac => \sld_hub_inst|irsr_reg\(4),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \sld_hub_inst|irsr_reg[4]~22_combout\);

\~QIC_CREATED_GND~I\ : cycloneii_lcell_comb
-- Equation(s):
-- \~QIC_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QIC_CREATED_GND~I_combout\);

\sld_hub_inst|node_ena_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|shadow_jsm|state\(2),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \sld_hub_inst|node_ena_proc~0_combout\);

\sld_hub_inst|shadow_jsm|state[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|shadow_jsm|state\(9));

\sld_hub_inst|shadow_jsm|state~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sld_hub_inst|shadow_jsm|state\(9),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \sld_hub_inst|shadow_jsm|state~19_combout\);

\sld_hub_inst|shadow_jsm|state[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|shadow_jsm|state~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|shadow_jsm|state\(10));

\sld_hub_inst|shadow_jsm|state~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|shadow_jsm|state\(14),
	datac => \sld_hub_inst|shadow_jsm|state\(11),
	datad => \sld_hub_inst|shadow_jsm|state\(10),
	combout => \sld_hub_inst|shadow_jsm|state~20_combout\);

\sld_hub_inst|shadow_jsm|state[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|shadow_jsm|state~20_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|shadow_jsm|state\(11));

\sld_hub_inst|shadow_jsm|state~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|shadow_jsm|state\(10),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \sld_hub_inst|shadow_jsm|state\(11),
	combout => \sld_hub_inst|shadow_jsm|state~32_combout\);

\sld_hub_inst|shadow_jsm|state[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|shadow_jsm|state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|shadow_jsm|state\(12));

\sld_hub_inst|virtual_ir_dr_scan_proc~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|shadow_jsm|state\(14),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \sld_hub_inst|shadow_jsm|state\(12),
	combout => \sld_hub_inst|virtual_ir_dr_scan_proc~2_combout\);

\sld_hub_inst|shadow_jsm|state[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|virtual_ir_dr_scan_proc~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|shadow_jsm|state\(15));

\sld_hub_inst|shadow_jsm|tms_cnt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \sld_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \sld_hub_inst|shadow_jsm|tms_cnt~0_combout\);

\sld_hub_inst|shadow_jsm|tms_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|shadow_jsm|tms_cnt\(0));

\sld_hub_inst|shadow_jsm|tms_cnt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sld_hub_inst|shadow_jsm|tms_cnt\(1),
	datad => \sld_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \sld_hub_inst|shadow_jsm|tms_cnt~1_combout\);

\sld_hub_inst|shadow_jsm|tms_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|shadow_jsm|tms_cnt\(1));

\sld_hub_inst|shadow_jsm|tms_cnt~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sld_hub_inst|shadow_jsm|tms_cnt\(1),
	datac => \sld_hub_inst|shadow_jsm|tms_cnt\(2),
	datad => \sld_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \sld_hub_inst|shadow_jsm|tms_cnt~4_combout\);

\sld_hub_inst|shadow_jsm|tms_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|shadow_jsm|tms_cnt~4_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|shadow_jsm|tms_cnt\(2));

\sld_hub_inst|shadow_jsm|state~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \sld_hub_inst|shadow_jsm|state\(9),
	datac => \sld_hub_inst|shadow_jsm|state\(0),
	datad => \sld_hub_inst|shadow_jsm|tms_cnt\(2),
	combout => \sld_hub_inst|shadow_jsm|state~29_combout\);

\sld_hub_inst|shadow_jsm|state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|shadow_jsm|state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|shadow_jsm|state\(0));

\sld_hub_inst|shadow_jsm|state~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|shadow_jsm|state\(8),
	datab => \sld_hub_inst|shadow_jsm|state\(15),
	datac => \sld_hub_inst|shadow_jsm|state\(1),
	datad => \sld_hub_inst|shadow_jsm|state\(0),
	combout => \sld_hub_inst|shadow_jsm|state~3_combout\);

\sld_hub_inst|shadow_jsm|state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|shadow_jsm|state~3_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|shadow_jsm|state\(1));

\sld_hub_inst|jtag_ir_reg[9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \sld_hub_inst|jtag_ir_reg[9]~feeder_combout\);

\sld_hub_inst|shadow_jsm|state[0]~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "falling edge")
-- pragma translate_on
PORT MAP (
	inclk => \sld_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \sld_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\);

\sld_hub_inst|jtag_ir_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|jtag_ir_reg[9]~feeder_combout\,
	aclr => \sld_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \sld_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|jtag_ir_reg\(9));

\sld_hub_inst|jtag_ir_reg[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sld_hub_inst|jtag_ir_reg\(9),
	combout => \sld_hub_inst|jtag_ir_reg[8]~feeder_combout\);

\sld_hub_inst|jtag_ir_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|jtag_ir_reg[8]~feeder_combout\,
	aclr => \sld_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \sld_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|jtag_ir_reg\(8));

\sld_hub_inst|jtag_ir_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \sld_hub_inst|jtag_ir_reg\(8),
	aclr => \sld_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \sld_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|jtag_ir_reg\(7));

\sld_hub_inst|jtag_ir_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \sld_hub_inst|jtag_ir_reg\(7),
	aclr => \sld_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \sld_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|jtag_ir_reg\(6));

\sld_hub_inst|jtag_ir_reg[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sld_hub_inst|jtag_ir_reg\(6),
	combout => \sld_hub_inst|jtag_ir_reg[5]~feeder_combout\);

\sld_hub_inst|jtag_ir_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|jtag_ir_reg[5]~feeder_combout\,
	aclr => \sld_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \sld_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|jtag_ir_reg\(5));

\sld_hub_inst|jtag_ir_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \sld_hub_inst|jtag_ir_reg\(5),
	aclr => \sld_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \sld_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|jtag_ir_reg\(4));

\sld_hub_inst|jtag_ir_reg[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sld_hub_inst|jtag_ir_reg\(4),
	combout => \sld_hub_inst|jtag_ir_reg[3]~feeder_combout\);

\sld_hub_inst|jtag_ir_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|jtag_ir_reg[3]~feeder_combout\,
	aclr => \sld_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \sld_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|jtag_ir_reg\(3));

\sld_hub_inst|jtag_ir_reg[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sld_hub_inst|jtag_ir_reg\(3),
	combout => \sld_hub_inst|jtag_ir_reg[2]~feeder_combout\);

\sld_hub_inst|jtag_ir_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|jtag_ir_reg[2]~feeder_combout\,
	aclr => \sld_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \sld_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|jtag_ir_reg\(2));

\sld_hub_inst|jtag_ir_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sld_hub_inst|jtag_ir_reg\(2),
	combout => \sld_hub_inst|jtag_ir_reg[1]~feeder_combout\);

\sld_hub_inst|jtag_ir_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|jtag_ir_reg[1]~feeder_combout\,
	aclr => \sld_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \sld_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|jtag_ir_reg\(1));

\sld_hub_inst|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|jtag_ir_reg\(8),
	datab => \sld_hub_inst|jtag_ir_reg\(9),
	datac => \sld_hub_inst|jtag_ir_reg\(6),
	datad => \sld_hub_inst|jtag_ir_reg\(7),
	combout => \sld_hub_inst|Equal0~0_combout\);

\sld_hub_inst|jtag_ir_reg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sld_hub_inst|jtag_ir_reg\(1),
	combout => \sld_hub_inst|jtag_ir_reg[0]~feeder_combout\);

\sld_hub_inst|jtag_ir_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|jtag_ir_reg[0]~feeder_combout\,
	aclr => \sld_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \sld_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|jtag_ir_reg\(0));

\sld_hub_inst|Equal1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|Equal0~1_combout\,
	datab => \sld_hub_inst|jtag_ir_reg\(1),
	datac => \sld_hub_inst|Equal0~0_combout\,
	datad => \sld_hub_inst|jtag_ir_reg\(0),
	combout => \sld_hub_inst|Equal1~0_combout\);

\sld_hub_inst|virtual_ir_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|Equal1~0_combout\,
	aclr => \sld_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \sld_hub_inst|virtual_ir_dr_scan_proc~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|virtual_ir_scan_reg~regout\);

\sld_hub_inst|reset_ena_reg_proc~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|shadow_jsm|state\(5),
	datab => \sld_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \sld_hub_inst|shadow_jsm|state\(7),
	combout => \sld_hub_inst|reset_ena_reg_proc~2_combout\);

\sld_hub_inst|reset_ena_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|reset_ena_reg_proc~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|reset_ena_reg~regout\);

\sld_hub_inst|Equal6~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|irsr_reg\(2),
	datac => \sld_hub_inst|irsr_reg\(0),
	datad => \sld_hub_inst|irsr_reg\(1),
	combout => \sld_hub_inst|Equal6~1_combout\);

\sld_hub_inst|hub_mode_reg[0]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|reset_ena_reg_proc~2_combout\,
	datab => \sld_hub_inst|irsr_reg\(4),
	datac => \sld_hub_inst|hub_mode_reg\(0),
	datad => \sld_hub_inst|Equal6~1_combout\,
	combout => \sld_hub_inst|hub_mode_reg[0]~17_combout\);

\sld_hub_inst|hub_mode_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|hub_mode_reg[0]~17_combout\,
	aclr => \sld_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|hub_mode_reg\(0));

\sld_hub_inst|irsr_reg~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sld_hub_inst|hub_mode_reg\(0),
	datad => \sld_hub_inst|irsr_reg\(3),
	combout => \sld_hub_inst|irsr_reg~29_combout\);

\sld_hub_inst|irsr_reg[2]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sld_hub_inst|hub_mode_reg\(0),
	datac => \sld_hub_inst|irsr_reg\(4),
	datad => \sld_hub_inst|irsr_reg\(3),
	combout => \sld_hub_inst|irsr_reg[2]~25_combout\);

\sld_hub_inst|irsr_reg[3]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~QIC_CREATED_GND~I_combout\,
	datab => \sld_hub_inst|irsr_reg~29_combout\,
	datad => \sld_hub_inst|irsr_reg[2]~25_combout\,
	combout => \sld_hub_inst|irsr_reg[3]~23_combout\);

\sld_hub_inst|irsr_reg~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sld_hub_inst|irsr_reg\(4),
	datac => \sld_hub_inst|shadow_jsm|state\(4),
	datad => \sld_hub_inst|irsr_reg\(3),
	combout => \sld_hub_inst|irsr_reg~30_combout\);

\sld_hub_inst|shadow_jsm|state~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|shadow_jsm|state\(2),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \sld_hub_inst|shadow_jsm|state~8_combout\);

\sld_hub_inst|shadow_jsm|state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|shadow_jsm|state\(3));

\sld_hub_inst|irsr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|irsr_reg[3]~23_combout\,
	sdata => \sld_hub_inst|irsr_reg~30_combout\,
	aclr => \sld_hub_inst|clr_reg~clkctrl_outclk\,
	sload => \sld_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \sld_hub_inst|virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|irsr_reg\(3));

\sld_hub_inst|irsr_reg~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|shadow_jsm|state\(3),
	datab => \~QIC_CREATED_GND~I_combout\,
	datad => \sld_hub_inst|irsr_reg\(3),
	combout => \sld_hub_inst|irsr_reg~28_combout\);

\sld_hub_inst|irsr_reg[0]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|shadow_jsm|state\(3),
	datab => \sld_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \sld_hub_inst|shadow_jsm|state\(4),
	datad => \sld_hub_inst|irsr_reg[2]~25_combout\,
	combout => \sld_hub_inst|irsr_reg[0]~26_combout\);

\sld_hub_inst|irsr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|irsr_reg~28_combout\,
	aclr => \sld_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \sld_hub_inst|irsr_reg[0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|irsr_reg\(2));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \inst|the_cpu_0|hbreak_enabled~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~regout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[1]~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out\(1));

\sld_hub_inst|irsr_reg~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|shadow_jsm|state\(3),
	datac => \sld_hub_inst|irsr_reg\(2),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out\(1),
	combout => \sld_hub_inst|irsr_reg~24_combout\);

\sld_hub_inst|irsr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|irsr_reg~24_combout\,
	aclr => \sld_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \sld_hub_inst|irsr_reg[0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|irsr_reg\(1));

\sld_hub_inst|irf_proc~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|shadow_jsm|state\(5),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \sld_hub_inst|shadow_jsm|state\(7),
	combout => \sld_hub_inst|irf_proc~2_combout\);

\sld_hub_inst|shadow_jsm|state[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|irf_proc~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|shadow_jsm|state\(8));

\sld_hub_inst|Equal0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|Equal0~1_combout\,
	datab => \sld_hub_inst|jtag_ir_reg\(1),
	datac => \sld_hub_inst|Equal0~0_combout\,
	datad => \sld_hub_inst|jtag_ir_reg\(0),
	combout => \sld_hub_inst|Equal0~2_combout\);

\sld_hub_inst|virtual_dr_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|Equal0~2_combout\,
	aclr => \sld_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \sld_hub_inst|virtual_ir_dr_scan_proc~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|virtual_dr_scan_reg~regout\);

\sld_hub_inst|node_ena_proc~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \sld_hub_inst|shadow_jsm|state\(4),
	combout => \sld_hub_inst|node_ena_proc~1_combout\);

\sld_hub_inst|node_ena~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|shadow_jsm|state\(15),
	datab => \sld_hub_inst|virtual_dr_scan_reg~regout\,
	datac => \sld_hub_inst|node_ena_proc~1_combout\,
	datad => \sld_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \sld_hub_inst|node_ena~9_combout\);

\sld_hub_inst|node_ena~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|irsr_reg\(4),
	datab => \sld_hub_inst|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \sld_hub_inst|node_ena~7_combout\);

\sld_hub_inst|node_ena~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|shadow_jsm|state\(2),
	datab => \sld_hub_inst|node_ena~7_combout\,
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \sld_hub_inst|hub_mode_reg\(1),
	combout => \sld_hub_inst|node_ena~8_combout\);

\sld_hub_inst|node_ena~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|node_ena_proc~0_combout\,
	datab => \sld_hub_inst|node_ena~9_combout\,
	datac => \sld_hub_inst|node_ena[1]~reg0_regout\,
	datad => \sld_hub_inst|node_ena~8_combout\,
	combout => \sld_hub_inst|node_ena~10_combout\);

\sld_hub_inst|node_ena[1]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|node_ena~10_combout\,
	aclr => \sld_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|node_ena[1]~reg0_regout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_udr~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \sld_hub_inst|shadow_jsm|state\(8),
	datad => \sld_hub_inst|node_ena[1]~reg0_regout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_udr~0_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~regout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~regout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_udr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_udr~regout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_udr~regout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|enable_action_strobe\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout\);

\sld_hub_inst|shadow_irf_reg~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|irf_reg[1][0]~regout\,
	datab => \sld_hub_inst|shadow_jsm|state\(3),
	datad => \sld_hub_inst|irsr_reg\(0),
	combout => \sld_hub_inst|shadow_irf_reg~24_combout\);

\sld_hub_inst|shadow_irf_reg[1][0]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sld_hub_inst|irsr_reg\(4),
	datac => \sld_hub_inst|shadow_jsm|state\(3),
	datad => \sld_hub_inst|hub_mode_reg\(1),
	combout => \sld_hub_inst|shadow_irf_reg[1][0]~25_combout\);

\sld_hub_inst|shadow_irf_reg[1][0]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \sld_hub_inst|hub_mode_reg\(1),
	datac => \sld_hub_inst|irf_proc~2_combout\,
	datad => \sld_hub_inst|shadow_irf_reg[1][0]~25_combout\,
	combout => \sld_hub_inst|shadow_irf_reg[1][0]~26_combout\);

\sld_hub_inst|shadow_irf_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|shadow_irf_reg~24_combout\,
	aclr => \sld_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \sld_hub_inst|shadow_irf_reg[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|shadow_irf_reg[1][0]~regout\);

\sld_hub_inst|irf_reg~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|irsr_reg\(4),
	datab => \sld_hub_inst|shadow_irf_reg[1][0]~regout\,
	datad => \sld_hub_inst|irsr_reg\(0),
	combout => \sld_hub_inst|irf_reg~28_combout\);

\sld_hub_inst|irf_reg[1][0]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|irsr_reg\(4),
	datab => \sld_hub_inst|hub_mode_reg\(1),
	datac => \sld_hub_inst|shadow_jsm|state\(3),
	datad => \sld_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \sld_hub_inst|irf_reg[1][0]~29_combout\);

\sld_hub_inst|irf_reg[1][0]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|irf_reg[1][0]~30_combout\,
	datab => \sld_hub_inst|irsr_reg\(4),
	datac => \sld_hub_inst|irf_proc~2_combout\,
	datad => \sld_hub_inst|irf_reg[1][0]~29_combout\,
	combout => \sld_hub_inst|irf_reg[1][0]~31_combout\);

\sld_hub_inst|irf_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|irf_reg~28_combout\,
	aclr => \sld_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \sld_hub_inst|irf_reg[1][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|irf_reg[1][0]~regout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_uir~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sld_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \sld_hub_inst|shadow_jsm|state\(8),
	datad => \sld_hub_inst|node_ena[1]~reg0_regout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_uir\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_uir~regout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jxuir~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|sync2_uir~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jxuir~0_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jxuir\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jxuir~regout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \sld_hub_inst|irf_reg[1][0]~regout\,
	sload => VCC,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jxuir~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(0));

\sld_hub_inst|shadow_irf_reg~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sld_hub_inst|irsr_reg\(1),
	datac => \sld_hub_inst|shadow_jsm|state\(3),
	datad => \sld_hub_inst|irf_reg[1][1]~regout\,
	combout => \sld_hub_inst|shadow_irf_reg~27_combout\);

\sld_hub_inst|shadow_irf_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|shadow_irf_reg~27_combout\,
	aclr => \sld_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \sld_hub_inst|shadow_irf_reg[1][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|shadow_irf_reg[1][1]~regout\);

\sld_hub_inst|irf_reg~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|irsr_reg\(4),
	datab => \sld_hub_inst|irsr_reg\(1),
	datad => \sld_hub_inst|shadow_irf_reg[1][1]~regout\,
	combout => \sld_hub_inst|irf_reg~32_combout\);

\sld_hub_inst|irf_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|irf_reg~32_combout\,
	aclr => \sld_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \sld_hub_inst|irf_reg[1][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|irf_reg[1][1]~regout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \sld_hub_inst|irf_reg[1][1]~regout\,
	sload => VCC,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jxuir~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(1));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(0),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(1),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|node_ena[1]~reg0_regout\,
	datac => \sld_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \sld_hub_inst|shadow_jsm|state\(4),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(0),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(1),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(35),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\);

\inst|the_cpu_0|d_writedata[27]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|d_writedata[27]~0_combout\,
	combout => \inst|the_cpu_0|d_writedata[27]~feeder_combout\);

\inst|led_nios_cpu_reset_clk_0_domain_synch|data_in_d1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|led_nios_cpu_reset_clk_0_domain_synch|data_in_d1~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|led_nios_cpu_reset_clk_0_domain_synch|data_in_d1~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~118\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~117_combout\,
	datab => \sld_hub_inst|irf_reg[1][0]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(25),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~118_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[27]~96\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \sld_hub_inst|irf_reg[1][1]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \sld_hub_inst|irf_reg[1][0]~regout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[27]~96_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~118_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[27]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(24));

\inst|the_cpu_0|d_writedata[24]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|d_writedata[24]~5_combout\,
	combout => \inst|the_cpu_0|d_writedata[24]~feeder_combout\);

\inst|the_cpu_0|W_status_reg_pie_inst_nxt~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|the_cpu_0|R_ctrl_break~regout\,
	datad => \inst|the_cpu_0|R_ctrl_exception~regout\,
	combout => \inst|the_cpu_0|W_status_reg_pie_inst_nxt~5_combout\);

\inst|the_cpu_0|F_pc_no_crst_nxt[3]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|F_pc_plus_one[3]~6_combout\,
	datab => \inst|the_cpu_0|E_arith_result[5]~3_combout\,
	datac => \inst|the_cpu_0|W_status_reg_pie_inst_nxt~5_combout\,
	datad => \inst|the_cpu_0|F_pc_sel_nxt~0_combout\,
	combout => \inst|the_cpu_0|F_pc_no_crst_nxt[3]~30_combout\);

\inst|the_cpu_0|av_ld_waiting_for_data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_waiting_for_data_nxt~0_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_waiting_for_data~regout\);

\inst|the_cpu_0|av_ld_aligning_data_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|the_cpu_0|d_read~regout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout\,
	combout => \inst|the_cpu_0|av_ld_aligning_data_nxt~1_combout\);

\inst|the_cpu_0|av_ld_waiting_for_data_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_new_inst~regout\,
	datab => \inst|the_cpu_0|R_ctrl_ld~regout\,
	datac => \inst|the_cpu_0|av_ld_waiting_for_data~regout\,
	datad => \inst|the_cpu_0|av_ld_aligning_data_nxt~1_combout\,
	combout => \inst|the_cpu_0|av_ld_waiting_for_data_nxt~0_combout\);

\inst|the_cpu_0|E_stall~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_aligning_data_nxt~3_combout\,
	datab => \inst|the_cpu_0|E_valid~regout\,
	datac => \inst|the_cpu_0|D_iw\(4),
	datad => \inst|the_cpu_0|av_ld_waiting_for_data_nxt~0_combout\,
	combout => \inst|the_cpu_0|E_stall~5_combout\);

\inst|the_cpu_0|E_new_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \inst|the_cpu_0|R_valid~regout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_new_inst~regout\);

\inst|the_cpu_0|E_stall~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_stall~4_combout\,
	datab => \inst|the_cpu_0|E_stall~5_combout\,
	datac => \inst|the_cpu_0|R_ctrl_ld~regout\,
	datad => \inst|the_cpu_0|E_new_inst~regout\,
	combout => \inst|the_cpu_0|E_stall~6_combout\);

\inst|the_cpu_0|W_valid~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|E_valid~regout\,
	datad => \inst|the_cpu_0|E_stall~6_combout\,
	combout => \inst|the_cpu_0|W_valid~0_combout\);

\inst|the_cpu_0|W_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|W_valid~0_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_valid~regout\);

\inst|the_cpu_0|F_pc[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_pc_no_crst_nxt[3]~30_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|F_pc\(3));

\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~13_combout\ = \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\ & (\inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\ & 
-- \inst|the_cpu_0|W_alu_result\(5) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\ & (\inst|the_cpu_0|F_pc\(3))) # !\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\ & 
-- (\inst|the_cpu_0|F_pc\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result\(5),
	datab => \inst|the_cpu_0|F_pc\(3),
	datac => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\,
	datad => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\,
	combout => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~13_combout\);

\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[4]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[4]~15_combout\ = \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~9_combout\ & \inst|the_cpu_0|F_pc\(4) # 
-- !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~9_combout\ & (\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\ & (\inst|the_cpu_0|W_alu_result\(6)) # 
-- !\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\ & \inst|the_cpu_0|F_pc\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|F_pc\(4),
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~9_combout\,
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\,
	datad => \inst|the_cpu_0|W_alu_result\(6),
	combout => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[4]~15_combout\);

\inst|the_cpu_0|Equal2~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(11),
	datab => \inst|the_cpu_0|D_iw\(13),
	datac => \inst|the_cpu_0|D_iw\(12),
	datad => \inst|the_cpu_0|Equal2~3_combout\,
	combout => \inst|the_cpu_0|Equal2~8_combout\);

\inst|the_cpu_0|R_ctrl_br_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(1),
	datab => \inst|the_cpu_0|D_iw\(2),
	datac => \inst|the_cpu_0|D_iw\(0),
	combout => \inst|the_cpu_0|R_ctrl_br_nxt~0_combout\);

\inst|the_cpu_0|R_src2_use_imm~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src2_use_imm~14_combout\,
	datab => \inst|the_cpu_0|Equal2~8_combout\,
	datac => \inst|the_cpu_0|R_valid~regout\,
	datad => \inst|the_cpu_0|R_ctrl_br_nxt~0_combout\,
	combout => \inst|the_cpu_0|R_src2_use_imm~1_combout\);

\inst|the_cpu_0|R_src2_use_imm\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src2_use_imm~1_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_src2_use_imm~regout\);

\inst|the_pio_0|always0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_pio_0|always0~2_combout\ = !\inst|the_cpu_0|W_alu_result\(3) & !\inst|the_cpu_0|W_alu_result\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result\(3),
	datad => \inst|the_cpu_0|W_alu_result\(2),
	combout => \inst|the_pio_0|always0~2_combout\);

\inst|the_cpu_0|Equal1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|D_iw\(3),
	datad => \inst|the_cpu_0|D_iw\(4),
	combout => \inst|the_cpu_0|Equal1~0_combout\);

\inst|the_cpu_0|D_ctrl_ld_signed~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(1),
	datab => \inst|the_cpu_0|D_iw\(2),
	datac => \inst|the_cpu_0|D_iw\(0),
	combout => \inst|the_cpu_0|D_ctrl_ld_signed~6_combout\);

\inst|the_cpu_0|R_ctrl_ld_signed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|D_ctrl_ld_signed~6_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_ctrl_ld_signed~regout\);

\inst|the_cpu_0|av_fill_bit~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_byte0_data\(7),
	datab => \inst|the_cpu_0|Equal1~0_combout\,
	datac => \inst|the_cpu_0|R_ctrl_ld_signed~regout\,
	datad => \inst|the_cpu_0|av_ld_byte1_data\(7),
	combout => \inst|the_cpu_0|av_fill_bit~0_combout\);

\inst|the_cpu_0|R_src2_lo[8]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src2_lo~0_combout\,
	datab => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datac => \inst|the_cpu_0|D_iw\(14),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(8),
	combout => \inst|the_cpu_0|R_src2_lo[8]~21_combout\);

\inst|the_cpu_0|E_src2[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src2_lo[8]~21_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(8));

\inst|the_cpu_0|R_src2_lo[6]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(6),
	datab => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datac => \inst|the_cpu_0|R_src2_lo~0_combout\,
	datad => \inst|the_cpu_0|D_iw\(12),
	combout => \inst|the_cpu_0|R_src2_lo[6]~23_combout\);

\inst|the_cpu_0|E_src2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src2_lo[6]~23_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(6));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[2]~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[2]~44_combout\,
	cout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[2]~45\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(0),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|ir\(1),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~104\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|shadow_jsm|state\(4),
	datab => \sld_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \sld_hub_inst|node_ena[1]~reg0_regout\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~104_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[37]~103\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \sld_hub_inst|irf_reg[1][1]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \sld_hub_inst|irf_reg[1][0]~regout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[37]~103_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~104_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[37]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(37));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~102\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|shadow_jsm|state\(4),
	datab => \sld_hub_inst|node_ena[1]~reg0_regout\,
	datac => \sld_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(37),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~102_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~102_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[37]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(36));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[36]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(36),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~141\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(25),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~141_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~141_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(25));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[3]~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[2]~45\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[3]~46_combout\,
	cout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[3]~47\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~142\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(26),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~142_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~142_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(26));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~123\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(26),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(26),
	datac => \sld_hub_inst|irf_reg[1][1]~regout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~123_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~124\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(28),
	datab => \sld_hub_inst|irf_reg[1][0]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~123_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~124_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~124_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[27]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(27));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(27),
	sload => VCC,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(27));

\inst|the_cpu_0|d_write_nxt\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_st~regout\,
	datab => \inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_test_bench|d_write~regout\,
	datad => \inst|the_cpu_0|E_new_inst~regout\,
	combout => \inst|the_cpu_0|d_write_nxt~combout\);

\inst|the_cpu_0|the_cpu_0_test_bench|d_write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|d_write_nxt~combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_test_bench|d_write~regout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_ocireg~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~2_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_test_bench|d_write~regout\,
	datac => \inst|the_cpu_0|hbreak_enabled~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~2_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_ocireg~1_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|d_writedata\(1),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|always1~1_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_ocireg~1_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~2_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~regout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~99\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux37~0_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(35),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~regout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~99_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~99_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[27]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(34));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(34),
	sload => VCC,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(34));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(35),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[3]~46_combout\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(27),
	sload => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[4]~48\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[3]~47\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[4]~48_combout\,
	cout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[4]~49\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[4]~48_combout\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(28),
	sload => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[5]~50\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[4]~49\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[5]~50_combout\,
	cout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[5]~51\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[29]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(29),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(29));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[5]~50_combout\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(29),
	sload => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(5));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[6]~52\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[5]~51\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[6]~52_combout\,
	cout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[6]~53\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[7]~54\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[6]~53\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[7]~54_combout\,
	cout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[7]~55\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(37),
	sload => VCC,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~146\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(30),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~146_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~146_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(30));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[8]~56\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[7]~55\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[8]~56_combout\,
	cout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[8]~57\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[24]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(24),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(24));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetlatch~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(24),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetlatch~regout\,
	datad => \inst|led_nios_cpu_reset_clk_0_domain_synch|data_out~regout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetlatch~3_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetlatch\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetlatch~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetlatch~regout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~133\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux37~0_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(34),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetlatch~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~133_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~133_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[27]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(33));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~147\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(31),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~147_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~147_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(31));

\inst|the_cpu_0|d_writedata[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(1),
	combout => \inst|the_cpu_0|d_writedata[1]~feeder_combout\);

\inst|the_cpu_0|d_writedata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|d_writedata[1]~feeder_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(1));

\inst|the_cpu_0|W_wr_data[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result\(1),
	datab => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	combout => \inst|the_cpu_0|W_wr_data[1]~2_combout\);

\inst|the_cpu_0|W_wr_data[2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datac => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datad => \inst|the_cpu_0|W_alu_result\(2),
	combout => \inst|the_cpu_0|W_wr_data[2]~1_combout\);

\inst|the_cpu_0|R_src2_lo[3]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datab => \inst|the_cpu_0|D_iw\(9),
	datac => \inst|the_cpu_0|R_src2_lo~0_combout\,
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(3),
	combout => \inst|the_cpu_0|R_src2_lo[3]~26_combout\);

\inst|the_cpu_0|E_src2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src2_lo[3]~26_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(3));

\inst|the_cpu_0|W_wr_data[4]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datad => \inst|the_cpu_0|W_alu_result\(4),
	combout => \inst|the_cpu_0|W_wr_data[4]~13_combout\);

\inst|the_cpu_0|W_wr_data[5]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datab => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|W_alu_result\(5),
	combout => \inst|the_cpu_0|W_wr_data[5]~12_combout\);

\inst|the_cpu_0|W_wr_data[6]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datab => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|W_alu_result\(6),
	combout => \inst|the_cpu_0|W_wr_data[6]~11_combout\);

\inst|the_cpu_0|W_wr_data[7]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datab => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|W_alu_result\(7),
	combout => \inst|the_cpu_0|W_wr_data[7]~10_combout\);

\inst|the_cpu_0|W_wr_data[8]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datab => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|W_alu_result\(8),
	combout => \inst|the_cpu_0|W_wr_data[8]~9_combout\);

\inst|the_cpu_0|av_ld_align_cycle_nxt[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout\,
	datac => \inst|the_cpu_0|av_ld_align_cycle\(0),
	datad => \inst|the_cpu_0|d_read~regout\,
	combout => \inst|the_cpu_0|av_ld_align_cycle_nxt[0]~0_combout\);

\inst|the_cpu_0|av_ld_align_cycle[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_align_cycle_nxt[0]~0_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_align_cycle\(0));

\inst|the_cpu_0|av_ld_align_cycle_nxt[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|d_read~regout\,
	datab => \inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout\,
	datac => \inst|the_cpu_0|av_ld_align_cycle\(1),
	datad => \inst|the_cpu_0|av_ld_align_cycle\(0),
	combout => \inst|the_cpu_0|av_ld_align_cycle_nxt[1]~1_combout\);

\inst|the_cpu_0|av_ld_align_cycle[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_align_cycle_nxt[1]~1_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_align_cycle\(1));

\inst|the_cpu_0|av_ld_aligning_data_nxt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(4),
	datab => \inst|the_cpu_0|D_iw\(3),
	datac => \inst|the_cpu_0|av_ld_align_cycle\(1),
	datad => \inst|the_cpu_0|av_ld_align_cycle\(0),
	combout => \inst|the_cpu_0|av_ld_aligning_data_nxt~2_combout\);

\inst|the_cpu_0|av_ld_aligning_data_nxt~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(4),
	datab => \inst|the_cpu_0|av_ld_aligning_data_nxt~2_combout\,
	datac => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datad => \inst|the_cpu_0|av_ld_aligning_data_nxt~1_combout\,
	combout => \inst|the_cpu_0|av_ld_aligning_data_nxt~3_combout\);

\inst|the_cpu_0|av_ld_aligning_data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_aligning_data_nxt~3_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_aligning_data~regout\);

\inst|the_cpu_0|R_src2_lo[0]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(6),
	datab => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datac => \inst|the_cpu_0|R_src2_lo~0_combout\,
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(0),
	combout => \inst|the_cpu_0|R_src2_lo[0]~29_combout\);

\inst|the_cpu_0|E_src2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src2_lo[0]~29_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(0));

\inst|the_cpu_0|E_logic_result[0]~188\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(0),
	datac => \inst|the_cpu_0|R_logic_op\(0),
	datad => \inst|the_cpu_0|E_src2\(0),
	combout => \inst|the_cpu_0|E_logic_result[0]~188_combout\);

\inst|the_cpu_0|Add2~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(0),
	datab => \inst|the_cpu_0|E_src1\(0),
	datad => VCC,
	combout => \inst|the_cpu_0|Add2~0_combout\,
	cout => \inst|the_cpu_0|Add2~1\);

\inst|the_cpu_0|E_logic_result[0]~189\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100101100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_logic_op\(1),
	datab => \inst|the_cpu_0|R_logic_op\(0),
	datac => \inst|the_cpu_0|E_logic_result[0]~188_combout\,
	datad => \inst|the_cpu_0|Add2~0_combout\,
	combout => \inst|the_cpu_0|E_logic_result[0]~189_combout\);

\inst|the_cpu_0|W_alu_result[0]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_arith_result[0]~6_combout\,
	datab => \inst|the_cpu_0|R_ctrl_logic~regout\,
	datad => \inst|the_cpu_0|E_logic_result[0]~189_combout\,
	combout => \inst|the_cpu_0|W_alu_result[0]~13_combout\);

\inst|the_cpu_0|D_ctrl_shift_rot_right~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(14),
	datab => \inst|the_cpu_0|D_iw\(13),
	datac => \inst|the_cpu_0|D_iw\(12),
	datad => \inst|the_cpu_0|Equal2~3_combout\,
	combout => \inst|the_cpu_0|D_ctrl_shift_rot_right~6_combout\);

\inst|the_cpu_0|R_ctrl_shift_rot_right\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|D_ctrl_shift_rot_right~6_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\);

\inst|the_cpu_0|E_shift_rot_result_nxt[2]~43\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(3),
	datab => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \inst|the_cpu_0|E_shift_rot_result\(1),
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[2]~43_combout\);

\inst|the_cpu_0|E_shift_rot_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[2]~43_combout\,
	sdata => \inst|the_cpu_0|E_src1\(2),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(2));

\inst|the_cpu_0|E_shift_rot_result_nxt[1]~45\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(0),
	datab => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \inst|the_cpu_0|E_shift_rot_result\(2),
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[1]~45_combout\);

\inst|the_cpu_0|D_ctrl_jmp_direct~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(5),
	datab => \inst|the_cpu_0|D_iw\(1),
	datac => \inst|the_cpu_0|D_iw\(2),
	datad => \inst|the_cpu_0|Equal133~0_combout\,
	combout => \inst|the_cpu_0|D_ctrl_jmp_direct~0_combout\);

\inst|the_cpu_0|R_ctrl_jmp_direct\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|D_ctrl_jmp_direct~0_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_ctrl_jmp_direct~regout\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~136_combout\ = \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\ # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\ & 
-- \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(10) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(10),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~136_combout\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~137_combout\ = !\inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\ & \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~136_combout\ & 
-- (\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10),
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datac => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~136_combout\,
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~137_combout\);

\inst|the_cpu_0|av_ld_byte1_data[2]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datab => \inst|the_cpu_0|av_fill_bit~0_combout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[10]~137_combout\,
	combout => \inst|the_cpu_0|av_ld_byte1_data[2]~11_combout\);

\inst|the_cpu_0|E_mem_byte_en[1]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_arith_result[0]~6_combout\,
	datab => \inst|the_cpu_0|D_iw\(3),
	datac => \inst|the_cpu_0|D_iw\(4),
	datad => \inst|the_cpu_0|E_arith_result[1]~5_combout\,
	combout => \inst|the_cpu_0|E_mem_byte_en[1]~21_combout\);

\inst|the_cpu_0|d_byteenable[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_mem_byte_en[1]~21_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_byteenable\(1));

\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[1]~7_combout\ = \inst|the_cpu_0|d_byteenable\(1) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|the_cpu_0|d_byteenable\(1),
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~2_combout\,
	combout => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[1]~7_combout\);

\inst|the_cpu_0|d_writedata[25]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(9),
	datab => \inst|the_cpu_0|Equal133~0_combout\,
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(1),
	combout => \inst|the_cpu_0|d_writedata[25]~6_combout\);

\inst|the_cpu_0|d_writedata[9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|d_writedata[25]~6_combout\,
	combout => \inst|the_cpu_0|d_writedata[9]~feeder_combout\);

\inst|the_cpu_0|d_writedata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|d_writedata[9]~feeder_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(9));

\inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~2_combout\ = \inst|the_cpu_0|W_alu_result\(13) & (\inst|the_cpu_0|the_cpu_0_test_bench|d_write~regout\ # \inst|the_cpu_0|d_read~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_test_bench|d_write~regout\,
	datac => \inst|the_cpu_0|W_alu_result\(13),
	datad => \inst|the_cpu_0|d_read~regout\,
	combout => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~2_combout\);

\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\ = !\inst|the_cpu_0|W_alu_result\(12) & \inst|the_cpu_0|W_alu_result\(11) & \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result\(12),
	datab => \inst|the_cpu_0|W_alu_result\(11),
	datad => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~2_combout\,
	combout => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\);

\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~15_combout\ = \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\ & (\inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\ & 
-- (\inst|the_cpu_0|W_alu_result\(7)) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\ & \inst|the_cpu_0|F_pc\(5)) # !\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\ & 
-- \inst|the_cpu_0|F_pc\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|F_pc\(5),
	datab => \inst|the_cpu_0|W_alu_result\(7),
	datac => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\,
	datad => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\,
	combout => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~15_combout\);

\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~16_combout\ = \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\ & (\inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\ & 
-- (\inst|the_cpu_0|W_alu_result\(8)) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\ & \inst|the_cpu_0|F_pc\(6)) # !\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\ & 
-- \inst|the_cpu_0|F_pc\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|F_pc\(6),
	datab => \inst|the_cpu_0|W_alu_result\(8),
	datac => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\,
	datad => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\,
	combout => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~16_combout\);

\inst|the_cpu_0|W_alu_result[9]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_logic_result[9]~164_combout\,
	datab => \inst|the_cpu_0|R_ctrl_logic~regout\,
	datad => \inst|the_cpu_0|F_pc[7]~31_combout\,
	combout => \inst|the_cpu_0|W_alu_result[9]~6_combout\);

\inst|the_cpu_0|E_shift_rot_result_nxt[13]~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(14),
	datab => \inst|the_cpu_0|E_shift_rot_result\(12),
	datad => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[13]~33_combout\);

\inst|the_cpu_0|E_shift_rot_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[13]~33_combout\,
	sdata => \inst|the_cpu_0|E_src1\(13),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(13));

\inst|the_cpu_0|E_shift_rot_result_nxt[12]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(11),
	datab => \inst|the_cpu_0|E_shift_rot_result\(13),
	datad => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[12]~32_combout\);

\inst|the_cpu_0|av_ld_byte0_data_nxt[7]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datac => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\,
	datad => \inst|the_cpu_0|av_ld_rshift8~0_combout\,
	combout => \inst|the_cpu_0|av_ld_byte0_data_nxt[7]~20_combout\);

\inst|the_cpu_0|av_ld_byte0_data_nxt[7]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7),
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[7]~47_combout\,
	datad => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	combout => \inst|the_cpu_0|av_ld_byte0_data_nxt[7]~21_combout\);

\inst|the_cpu_0|av_ld_byte0_data_nxt[7]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_byte1_data\(7),
	datab => \inst|the_cpu_0|av_ld_byte0_data_nxt[7]~20_combout\,
	datac => \inst|the_cpu_0|av_ld_byte0_data_nxt[7]~21_combout\,
	datad => \inst|the_cpu_0|av_ld_rshift8~1_combout\,
	combout => \inst|the_cpu_0|av_ld_byte0_data_nxt[7]~22_combout\);

\inst|the_cpu_0|av_ld_byte0_data[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datad => \inst|the_cpu_0|av_ld_rshift8~0_combout\,
	combout => \inst|the_cpu_0|av_ld_byte0_data[1]~0_combout\);

\inst|the_cpu_0|av_ld_byte0_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte0_data_nxt[7]~22_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte0_data\(7));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[10]~201\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(10),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[10]~201_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~148\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(17),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~148_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~148_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(17));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(18),
	sload => VCC,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(18));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~216\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(15),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(18),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~216_combout\);

\inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0_combout\ = \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\ & 
-- (!\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\ & \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1) # 
-- !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1),
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0),
	combout => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0_combout\);

\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0_combout\ = !\inst|the_cpu_0_jtag_debug_module|d1_reasons_to_wait~regout\ & (\inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\ # 
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\,
	datad => \inst|the_cpu_0_jtag_debug_module|d1_reasons_to_wait~regout\,
	combout => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0_combout\);

\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\ = \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0_combout\ & 
-- (\inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0_combout\ # \inst|the_cpu_0|d_read~regout\ & \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|d_read~regout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~2_combout\,
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0_combout\,
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0_combout\,
	combout => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\);

\inst|the_cpu_0_jtag_debug_module|d1_reasons_to_wait\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0_jtag_debug_module|d1_reasons_to_wait~regout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetrequest~regout\,
	datad => \inst|the_cpu_0_jtag_debug_module|d1_reasons_to_wait~regout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~4_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(35),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~4_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~5_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~regout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd1~regout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(35),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd1~regout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~216_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(15));

\inst|the_cpu_0|W_wr_data[17]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result\(17),
	datab => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	combout => \inst|the_cpu_0|W_wr_data[17]~30_combout\);

\inst|the_cpu_0|E_shift_rot_result_nxt[17]~50\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(16),
	datab => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \inst|the_cpu_0|E_shift_rot_result\(18),
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[17]~50_combout\);

\inst|the_cpu_0|D_ctrl_shift_logical~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|D_iw\(13),
	datac => \inst|the_cpu_0|D_iw\(12),
	datad => \inst|the_cpu_0|Equal2~3_combout\,
	combout => \inst|the_cpu_0|D_ctrl_shift_logical~2_combout\);

\inst|the_cpu_0|R_ctrl_shift_rot\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|D_ctrl_shift_logical~2_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_ctrl_shift_rot~regout\);

\inst|the_cpu_0|W_alu_result[29]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_ctrl_shift_rot~regout\,
	datad => \inst|the_cpu_0|R_ctrl_logic~regout\,
	combout => \inst|the_cpu_0|W_alu_result[29]~15_combout\);

\inst|the_cpu_0|W_alu_result[29]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_logic~regout\,
	datab => \inst|the_cpu_0|R_ctrl_shift_rot~regout\,
	datad => \inst|the_cpu_0|E_alu_sub~regout\,
	combout => \inst|the_cpu_0|W_alu_result[29]~14_combout\);

\inst|the_cpu_0|E_shift_rot_result_nxt[19]~63\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(20),
	datab => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \inst|the_cpu_0|E_shift_rot_result\(18),
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[19]~63_combout\);

\inst|the_cpu_0|E_shift_rot_result_nxt[24]~58\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(25),
	datab => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \inst|the_cpu_0|E_shift_rot_result\(23),
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[24]~58_combout\);

\inst|the_cpu_0|R_src2_lo[10]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datab => \inst|the_cpu_0|R_src2_lo~0_combout\,
	datac => \inst|the_cpu_0|D_iw\(16),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(10),
	combout => \inst|the_cpu_0|R_src2_lo[10]~19_combout\);

\inst|the_cpu_0|E_src2[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src2_lo[10]~19_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(10));

\inst|the_cpu_0|W_wr_data[9]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datad => \inst|the_cpu_0|W_alu_result\(9),
	combout => \inst|the_cpu_0|W_wr_data[9]~8_combout\);

\inst|the_cpu_0|W_wr_data[10]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datad => \inst|the_cpu_0|W_alu_result\(10),
	combout => \inst|the_cpu_0|W_wr_data[10]~7_combout\);

\inst|the_cpu_0|W_wr_data[11]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result\(11),
	datab => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	combout => \inst|the_cpu_0|W_wr_data[11]~6_combout\);

\inst|the_cpu_0|D_ctrl_alu_force_xor~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(12),
	datab => \inst|the_cpu_0|D_iw\(11),
	datac => \inst|the_cpu_0|Equal2~2_combout\,
	datad => \inst|the_cpu_0|D_iw\(13),
	combout => \inst|the_cpu_0|D_ctrl_alu_force_xor~32_combout\);

\inst|the_cpu_0|D_logic_op_raw[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(5),
	datab => \inst|the_cpu_0|D_iw\(15),
	datac => \inst|the_cpu_0|Equal2~2_combout\,
	datad => \inst|the_cpu_0|D_iw\(4),
	combout => \inst|the_cpu_0|D_logic_op_raw[1]~0_combout\);

\inst|the_cpu_0|D_logic_op[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_ctrl_alu_force_xor~31_combout\,
	datab => \inst|the_cpu_0|D_ctrl_alu_force_xor~33_combout\,
	datac => \inst|the_cpu_0|D_ctrl_alu_force_xor~32_combout\,
	datad => \inst|the_cpu_0|D_logic_op_raw[1]~0_combout\,
	combout => \inst|the_cpu_0|D_logic_op[1]~0_combout\);

\inst|the_cpu_0|R_logic_op[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|D_logic_op[1]~0_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_logic_op\(1));

\inst|the_cpu_0|F_iw[18]~76\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(18),
	combout => \inst|the_cpu_0|F_iw[18]~76_combout\);

\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~19_combout\ = \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\ & (\inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\ & 
-- \inst|the_cpu_0|W_alu_result\(11) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\ & (\inst|the_cpu_0|F_pc\(9))) # !\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\ & 
-- (\inst|the_cpu_0|F_pc\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result\(11),
	datab => \inst|the_cpu_0|F_pc\(9),
	datac => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\,
	datad => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\,
	combout => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~19_combout\);

\inst|the_cpu_0|Add1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(0),
	datab => \inst|the_cpu_0|E_src2\(0),
	datad => VCC,
	combout => \inst|the_cpu_0|Add1~0_combout\,
	cout => \inst|the_cpu_0|Add1~1\);

\inst|the_cpu_0|E_arith_result[0]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|E_alu_sub~regout\,
	datac => \inst|the_cpu_0|Add1~0_combout\,
	datad => \inst|the_cpu_0|Add2~0_combout\,
	combout => \inst|the_cpu_0|E_arith_result[0]~6_combout\);

\inst|the_cpu_0|E_mem_byte_en[2]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(4),
	datab => \inst|the_cpu_0|D_iw\(3),
	datac => \inst|the_cpu_0|E_arith_result[0]~6_combout\,
	datad => \inst|the_cpu_0|E_arith_result[1]~5_combout\,
	combout => \inst|the_cpu_0|E_mem_byte_en[2]~20_combout\);

\inst|the_cpu_0|d_byteenable[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_mem_byte_en[2]~20_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_byteenable\(2));

\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[2]~6_combout\ = \inst|the_cpu_0|d_byteenable\(2) # \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1~combout\ & 
-- !\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend\(1) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1~combout\,
	datab => \inst|the_cpu_0|d_byteenable\(2),
	datac => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\,
	datad => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend\(1),
	combout => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[2]~6_combout\);

\inst|the_cpu_0|E_st_data[19]~45\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|D_iw\(4),
	datac => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(19),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(3),
	combout => \inst|the_cpu_0|E_st_data[19]~45_combout\);

\inst|the_cpu_0|d_writedata[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_st_data[19]~45_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(19));

\inst|the_cpu_0|W_wr_data[13]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|W_alu_result\(13),
	datad => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	combout => \inst|the_cpu_0|W_wr_data[13]~14_combout\);

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "led_nios_cpu:inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_f3c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst|the_onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portabyteenamasks => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~148_combout\ = \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\ # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\ & 
-- \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(20) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(20),
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~148_combout\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~149_combout\ = !\inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\ & \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~148_combout\ & 
-- (\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datab => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\,
	datac => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20),
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~148_combout\,
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~149_combout\);

\inst|the_cpu_0|av_ld_byte2_data[4]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datab => \inst|the_cpu_0|av_fill_bit~0_combout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[20]~149_combout\,
	combout => \inst|the_cpu_0|av_ld_byte2_data[4]~2_combout\);

\inst|the_cpu_0|E_mem_byte_en[3]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_arith_result[0]~6_combout\,
	datab => \inst|the_cpu_0|D_iw\(3),
	datac => \inst|the_cpu_0|D_iw\(4),
	datad => \inst|the_cpu_0|E_arith_result[1]~5_combout\,
	combout => \inst|the_cpu_0|E_mem_byte_en[3]~19_combout\);

\inst|the_cpu_0|d_byteenable[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_mem_byte_en[3]~19_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_byteenable\(3));

\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~4_combout\ = \inst|the_cpu_0|d_byteenable\(3) # \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1~combout\ & 
-- !\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend\(1) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1~combout\,
	datab => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend\(1),
	datac => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\,
	datad => \inst|the_cpu_0|d_byteenable\(3),
	combout => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[3]~4_combout\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~158_combout\ = \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\ # 
-- \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(21) & !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\ # 
-- !\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(21),
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~158_combout\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~159_combout\ = !\inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\ & \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~158_combout\ & 
-- (\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datab => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\,
	datac => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~158_combout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21),
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~159_combout\);

\inst|the_cpu_0|av_ld_byte2_data[5]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datab => \inst|the_cpu_0|av_fill_bit~0_combout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[21]~159_combout\,
	combout => \inst|the_cpu_0|av_ld_byte2_data[5]~1_combout\);

\inst|the_cpu_0|Equal101~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|D_iw\(15),
	datad => \inst|the_cpu_0|D_iw\(14),
	combout => \inst|the_cpu_0|Equal101~2_combout\);

\inst|the_cpu_0|D_ctrl_rot_right~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(13),
	datab => \inst|the_cpu_0|Equal101~2_combout\,
	datac => \inst|the_cpu_0|Equal2~3_combout\,
	datad => \inst|the_cpu_0|D_iw\(12),
	combout => \inst|the_cpu_0|D_ctrl_rot_right~2_combout\);

\inst|the_cpu_0|R_ctrl_rot_right\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|D_ctrl_rot_right~2_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_ctrl_rot_right~regout\);

\inst|the_cpu_0|E_shift_rot_fill_bit~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_shift_logical~regout\,
	datab => \inst|the_cpu_0|R_ctrl_rot_right~regout\,
	datac => \inst|the_cpu_0|E_shift_rot_result\(0),
	datad => \inst|the_cpu_0|E_shift_rot_result\(31),
	combout => \inst|the_cpu_0|E_shift_rot_fill_bit~1_combout\);

\inst|the_cpu_0|E_shift_rot_result_nxt[31]~49\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(30),
	datab => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \inst|the_cpu_0|E_shift_rot_fill_bit~1_combout\,
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[31]~49_combout\);

\inst|the_cpu_0|W_wr_data[31]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result\(31),
	datab => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datad => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	combout => \inst|the_cpu_0|W_wr_data[31]~16_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~209\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(23),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(26),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~209_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~209_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(23));

\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[2]~6_combout\ = \inst|the_cpu_0|d_byteenable\(2) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|d_byteenable\(2),
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~2_combout\,
	combout => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[2]~6_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~213\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(24),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(21),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~213_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~213_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(21));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~225\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(23),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(20),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~225_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~225_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(20));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~224\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(22),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(19),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~224_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~224_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(19));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[18]~200\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~3_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(18),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[18]~200_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~116\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~115_combout\,
	datab => \sld_hub_inst|irf_reg[1][0]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(22),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~116_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~116_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[27]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(21));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[21]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(21),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[21]~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[21]~feeder_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(21));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[18]~200_combout\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(21),
	sload => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(18));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~219\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(19),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(16),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~219_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~219_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(16));

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~138_combout\ = \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\ # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\ & 
-- \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(9) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(9),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~138_combout\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~139_combout\ = !\inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\ & \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~138_combout\ & 
-- (\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9),
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datac => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~138_combout\,
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~139_combout\);

\inst|the_cpu_0|av_ld_byte1_data[1]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datab => \inst|the_cpu_0|av_fill_bit~0_combout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[9]~139_combout\,
	combout => \inst|the_cpu_0|av_ld_byte1_data[1]~12_combout\);

\inst|the_cpu_0|av_ld_byte1_data_en~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_rshift8~0_combout\,
	datab => \inst|the_cpu_0|D_iw\(4),
	datac => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datad => \inst|the_cpu_0|D_iw\(3),
	combout => \inst|the_cpu_0|av_ld_byte1_data_en~1_combout\);

\inst|the_cpu_0|av_ld_byte1_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte1_data[1]~12_combout\,
	sdata => \inst|the_cpu_0|av_ld_byte2_data\(1),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \inst|the_cpu_0|av_ld_byte1_data_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte1_data\(1));

\inst|the_cpu_0|d_writedata[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|d_writedata[30]~3_combout\,
	sdata => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(30),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(30));

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "led_nios_cpu:inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_f3c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst|the_onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portabyteenamasks => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~62_combout\ = \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30),
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~62_combout\);

\inst|the_cpu_0|d_writedata[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(5),
	combout => \inst|the_cpu_0|d_writedata[5]~feeder_combout\);

\inst|the_cpu_0|d_writedata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|d_writedata[5]~feeder_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(5));

\inst|the_cpu_0|d_writedata[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(7),
	combout => \inst|the_cpu_0|d_writedata[7]~feeder_combout\);

\inst|the_cpu_0|d_writedata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|d_writedata[7]~feeder_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(7));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~92\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(2),
	datab => \sld_hub_inst|irf_reg[1][1]~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(2),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~92_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~93\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(4),
	datab => \sld_hub_inst|irf_reg[1][0]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~92_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~93_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[4]~89\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|node_ena[1]~reg0_regout\,
	datab => \sld_hub_inst|shadow_jsm|state\(3),
	datac => \sld_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \sld_hub_inst|shadow_jsm|state\(4),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[4]~89_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~93_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[4]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(3));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(3),
	sload => VCC,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(3));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~132\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(3),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~132_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~132_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(3));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~100\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sld_hub_inst|irf_reg[1][1]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(3),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(3),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~100_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~101\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(5),
	datab => \sld_hub_inst|irf_reg[1][0]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~100_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~101_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~101_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[4]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(4));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(4),
	sload => VCC,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(4));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~134\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(4),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~134_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~134_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(4));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~107\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(4),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(4),
	datad => \sld_hub_inst|irf_reg[1][1]~regout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~107_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~108\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(6),
	datac => \sld_hub_inst|irf_reg[1][0]~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~107_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~108_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~108_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[4]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(5));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(5),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[5]~feeder_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(5));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~140\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(5),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~140_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~140_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(5));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~119\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(5),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(5),
	datad => \sld_hub_inst|irf_reg[1][1]~regout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~119_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~120\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \sld_hub_inst|irf_reg[1][0]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(7),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~119_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~120_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~120_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[4]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(6));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(6),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(6));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~151\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(6),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~151_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~151_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(6));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux30~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(6),
	datab => \sld_hub_inst|irf_reg[1][1]~regout\,
	datac => \sld_hub_inst|irf_reg[1][0]~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(6),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux30~0_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sld_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \sld_hub_inst|node_ena[1]~reg0_regout\,
	datad => \sld_hub_inst|shadow_jsm|state\(3),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[7]~84\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux30~0_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(7),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[7]~84_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~158\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(9),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~158_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~158_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(9));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~152\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(9),
	datac => \sld_hub_inst|irf_reg[1][1]~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(9),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~152_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(10),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(10));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~157\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(10),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~157_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~157_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(10));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~150\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sld_hub_inst|irf_reg[1][1]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(10),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(10),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~150_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~151\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(12),
	datab => \sld_hub_inst|irf_reg[1][0]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~150_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~151_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~151_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[4]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(11));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~153\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \sld_hub_inst|irf_reg[1][0]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~152_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(11),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~153_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~153_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[4]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(10));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~154\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(8),
	datac => \sld_hub_inst|irf_reg[1][1]~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(8),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~154_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~155\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \sld_hub_inst|irf_reg[1][0]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(10),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~154_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~155_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~155_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[4]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(9));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~139\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~138_combout\,
	datab => \sld_hub_inst|irf_reg[1][0]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(9),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~139_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~139_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[4]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(8));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[7]~84_combout\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(8),
	sload => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(7));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(7),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(7));

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~162_combout\ = \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\ # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\ & 
-- \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(22) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(22),
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~162_combout\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~163_combout\ = !\inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\ & \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~162_combout\ & 
-- (\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22),
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datac => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~162_combout\,
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~163_combout\);

\inst|the_cpu_0|av_ld_byte2_data[6]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_fill_bit~0_combout\,
	datab => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[22]~163_combout\,
	combout => \inst|the_cpu_0|av_ld_byte2_data[6]~7_combout\);

\inst|the_cpu_0|av_ld_byte2_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte2_data[6]~7_combout\,
	sdata => \inst|the_cpu_0|av_ld_byte3_data\(6),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte2_data\(6));

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "led_nios_cpu:inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_f3c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst|the_onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~160_combout\ = \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\ # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\ & 
-- \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(23) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(23),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~160_combout\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~161_combout\ = !\inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\ & \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~160_combout\ & 
-- (\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datab => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23),
	datac => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~160_combout\,
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~161_combout\);

\inst|the_cpu_0|av_ld_byte2_data[7]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_fill_bit~0_combout\,
	datab => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[23]~161_combout\,
	combout => \inst|the_cpu_0|av_ld_byte2_data[7]~6_combout\);

\inst|the_cpu_0|av_ld_byte2_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte2_data[7]~6_combout\,
	sdata => \inst|the_cpu_0|av_ld_byte3_data\(7),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte2_data\(7));

\inst|the_cpu_0|E_src2[24]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datab => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(24),
	datad => \inst|the_cpu_0|D_iw\(21),
	combout => \inst|the_cpu_0|E_src2[24]~8_combout\);

\inst|the_cpu_0|D_ctrl_unsigned_lo_imm16~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_ctrl_unsigned_lo_imm16~11_combout\,
	datab => \inst|the_cpu_0|Equal2~8_combout\,
	datac => \inst|the_cpu_0|D_ctrl_logic~8_combout\,
	datad => \inst|the_cpu_0|D_iw\(5),
	combout => \inst|the_cpu_0|D_ctrl_unsigned_lo_imm16~12_combout\);

\inst|the_cpu_0|R_ctrl_unsigned_lo_imm16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|D_ctrl_unsigned_lo_imm16~12_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_ctrl_unsigned_lo_imm16~regout\);

\inst|the_cpu_0|R_src2_hi~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|the_cpu_0|R_ctrl_force_src2_zero~regout\,
	datad => \inst|the_cpu_0|R_ctrl_unsigned_lo_imm16~regout\,
	combout => \inst|the_cpu_0|R_src2_hi~0_combout\);

\inst|the_cpu_0|D_ctrl_hi_imm16~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(3),
	datab => \inst|the_cpu_0|D_iw\(1),
	datac => \inst|the_cpu_0|D_iw\(0),
	datad => \inst|the_cpu_0|D_iw\(4),
	combout => \inst|the_cpu_0|D_ctrl_hi_imm16~1_combout\);

\inst|the_cpu_0|D_ctrl_hi_imm16~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(5),
	datab => \inst|the_cpu_0|D_ctrl_hi_imm16~1_combout\,
	datac => \inst|the_cpu_0|D_iw\(2),
	combout => \inst|the_cpu_0|D_ctrl_hi_imm16~2_combout\);

\inst|the_cpu_0|R_ctrl_hi_imm16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|D_ctrl_hi_imm16~2_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_ctrl_hi_imm16~regout\);

\inst|the_cpu_0|E_src2[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_src2[24]~8_combout\,
	sdata => \inst|the_cpu_0|D_iw\(14),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|R_src2_hi~0_combout\,
	sload => \inst|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(24));

\inst|the_cpu_0|E_logic_result[24]~186\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(24),
	datab => \inst|the_cpu_0|R_logic_op\(1),
	datac => \inst|the_cpu_0|R_logic_op\(0),
	datad => \inst|the_cpu_0|E_src2\(24),
	combout => \inst|the_cpu_0|E_logic_result[24]~186_combout\);

\inst|the_cpu_0|W_wr_data[25]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result\(25),
	datac => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datad => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	combout => \inst|the_cpu_0|W_wr_data[25]~22_combout\);

\inst|the_cpu_0|W_wr_data[26]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result\(26),
	datac => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datad => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	combout => \inst|the_cpu_0|W_wr_data[26]~21_combout\);

\inst|the_cpu_0|E_src2[27]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(27),
	datab => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datad => \inst|the_cpu_0|D_iw\(21),
	combout => \inst|the_cpu_0|E_src2[27]~11_combout\);

\inst|the_cpu_0|E_src2[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_src2[27]~11_combout\,
	sdata => \inst|the_cpu_0|D_iw\(17),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|R_src2_hi~0_combout\,
	sload => \inst|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(27));

\inst|the_cpu_0|E_logic_result[27]~182\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(27),
	datab => \inst|the_cpu_0|R_logic_op\(1),
	datac => \inst|the_cpu_0|R_logic_op\(0),
	datad => \inst|the_cpu_0|E_src2\(27),
	combout => \inst|the_cpu_0|E_logic_result[27]~182_combout\);

\inst|the_cpu_0|E_shift_rot_result_nxt[26]~56\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(25),
	datab => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \inst|the_cpu_0|E_shift_rot_result\(27),
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[26]~56_combout\);

\inst|the_cpu_0|E_src2[28]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datab => \inst|the_cpu_0|D_iw\(21),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(28),
	combout => \inst|the_cpu_0|E_src2[28]~12_combout\);

\inst|the_cpu_0|E_src2[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_src2[28]~12_combout\,
	sdata => \inst|the_cpu_0|D_iw\(18),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|R_src2_hi~0_combout\,
	sload => \inst|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(28));

\inst|the_cpu_0|av_ld_byte3_data_nxt~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\,
	datac => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	combout => \inst|the_cpu_0|av_ld_byte3_data_nxt~10_combout\);

\inst|the_cpu_0|d_writedata[26]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|d_writedata[26]~7_combout\,
	combout => \inst|the_cpu_0|d_writedata[26]~feeder_combout\);

\inst|the_cpu_0|d_writedata[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|d_writedata[26]~feeder_combout\,
	sdata => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(26),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(26));

\inst|the_cpu_0|d_writedata[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|d_writedata[31]~4_combout\,
	sdata => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(31),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(31));

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "led_nios_cpu:inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_f3c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst|the_onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~56_combout\ = \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24),
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~56_combout\);

\inst|the_cpu_0|av_ld_byte3_data_nxt~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datac => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\,
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	combout => \inst|the_cpu_0|av_ld_byte3_data_nxt~8_combout\);

\inst|the_cpu_0|av_ld_byte3_data_nxt~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_fill_bit~0_combout\,
	datab => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datac => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~56_combout\,
	datad => \inst|the_cpu_0|av_ld_byte3_data_nxt~8_combout\,
	combout => \inst|the_cpu_0|av_ld_byte3_data_nxt~18_combout\);

\inst|the_cpu_0|av_ld_byte3_data_nxt~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~56_combout\,
	datab => \inst|the_cpu_0|av_ld_byte3_data_nxt~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[24]~39_combout\,
	datad => \inst|the_cpu_0|av_ld_byte3_data_nxt~18_combout\,
	combout => \inst|the_cpu_0|av_ld_byte3_data_nxt~19_combout\);

\inst|the_cpu_0|av_ld_byte3_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte3_data_nxt~19_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte3_data\(0));

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~57_combout\ = \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25),
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~57_combout\);

\inst|the_cpu_0|av_ld_byte3_data_nxt~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_fill_bit~0_combout\,
	datab => \inst|the_cpu_0|av_ld_byte3_data_nxt~8_combout\,
	datac => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~57_combout\,
	combout => \inst|the_cpu_0|av_ld_byte3_data_nxt~16_combout\);

\inst|the_cpu_0|av_ld_byte3_data_nxt~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[25]~40_combout\,
	datab => \inst|the_cpu_0|av_ld_byte3_data_nxt~10_combout\,
	datac => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~57_combout\,
	datad => \inst|the_cpu_0|av_ld_byte3_data_nxt~16_combout\,
	combout => \inst|the_cpu_0|av_ld_byte3_data_nxt~17_combout\);

\inst|the_cpu_0|av_ld_byte3_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte3_data_nxt~17_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte3_data\(1));

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~58_combout\ = \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26),
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~58_combout\);

\inst|the_cpu_0|av_ld_byte3_data_nxt~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_fill_bit~0_combout\,
	datab => \inst|the_cpu_0|av_ld_byte3_data_nxt~8_combout\,
	datac => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~58_combout\,
	combout => \inst|the_cpu_0|av_ld_byte3_data_nxt~14_combout\);

\inst|the_cpu_0|av_ld_byte3_data_nxt~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_byte3_data_nxt~10_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[26]~41_combout\,
	datac => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~58_combout\,
	datad => \inst|the_cpu_0|av_ld_byte3_data_nxt~14_combout\,
	combout => \inst|the_cpu_0|av_ld_byte3_data_nxt~15_combout\);

\inst|the_cpu_0|av_ld_byte3_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte3_data_nxt~15_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte3_data\(2));

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~59_combout\ = \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27),
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~59_combout\);

\inst|the_cpu_0|av_ld_byte3_data_nxt~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_fill_bit~0_combout\,
	datab => \inst|the_cpu_0|av_ld_byte3_data_nxt~8_combout\,
	datac => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~59_combout\,
	combout => \inst|the_cpu_0|av_ld_byte3_data_nxt~9_combout\);

\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[3]~5_combout\ = \inst|the_cpu_0|d_byteenable\(3) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|d_byteenable\(3),
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~2_combout\,
	combout => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[3]~5_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~204\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(30),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(27),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~204_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~204_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(27));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~212\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(29),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(26),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~212_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~212_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(26));

\inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(27),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~33_combout\);

\inst|the_cpu_0|av_ld_byte3_data_nxt~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_byte3_data_nxt~10_combout\,
	datab => \inst|the_cpu_0|av_ld_byte3_data_nxt~9_combout\,
	datac => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~59_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~33_combout\,
	combout => \inst|the_cpu_0|av_ld_byte3_data_nxt~11_combout\);

\inst|the_cpu_0|av_ld_byte3_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte3_data_nxt~11_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte3_data\(3));

\inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"F56FD5BF56FD5BF56FD5BF56FD5BF56FD5BF56FD5BF56FD5BF56FD5BF56FD5BF56FD5BF56FD5BF56FD5BF56FD5BF56FD5BF56FD5BF56FD5B",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "cpu_0_rf_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "led_nios_cpu:inst|cpu_0:the_cpu_0|cpu_0_rf_module:cpu_0_rf|altsyncram:the_altsyncram|altsyncram_1l22:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 14,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 14,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst|the_cpu_0|W_rf_wren_a~combout\,
	portbrewe => \inst|the_cpu_0|comb~5_combout\,
	clk0 => \clk~clkctrl_outclk\,
	clk1 => \clk~clkctrl_outclk\,
	portadatain => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portbdatain => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTBDATAIN_bus\,
	portaaddr => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\,
	portbdataout => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

\inst|the_cpu_0|E_src2[26]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datab => \inst|the_cpu_0|D_iw\(21),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(26),
	combout => \inst|the_cpu_0|E_src2[26]~10_combout\);

\inst|the_cpu_0|E_src2[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_src2[26]~10_combout\,
	sdata => \inst|the_cpu_0|D_iw\(16),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|R_src2_hi~0_combout\,
	sload => \inst|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(26));

\inst|the_cpu_0|R_src1[25]~85\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src1~2_combout\,
	datab => \inst|the_cpu_0|E_valid~regout\,
	datac => \inst|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(25),
	combout => \inst|the_cpu_0|R_src1[25]~85_combout\);

\inst|the_cpu_0|E_src1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src1[25]~85_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(25));

\inst|the_cpu_0|Add2~48\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(24),
	datab => \inst|the_cpu_0|E_src2\(24),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~47\,
	combout => \inst|the_cpu_0|Add2~48_combout\,
	cout => \inst|the_cpu_0|Add2~49\);

\inst|the_cpu_0|Add2~54\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(27),
	datab => \inst|the_cpu_0|E_src2\(27),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~53\,
	combout => \inst|the_cpu_0|Add2~54_combout\,
	cout => \inst|the_cpu_0|Add2~55\);

\inst|the_cpu_0|Add2~56\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(28),
	datab => \inst|the_cpu_0|E_src2\(28),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~55\,
	combout => \inst|the_cpu_0|Add2~56_combout\,
	cout => \inst|the_cpu_0|Add2~57\);

\inst|the_cpu_0|R_src1[28]~82\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src1~2_combout\,
	datab => \inst|the_cpu_0|E_valid~regout\,
	datac => \inst|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(28),
	combout => \inst|the_cpu_0|R_src1[28]~82_combout\);

\inst|the_cpu_0|E_src1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src1[28]~82_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(28));

\inst|the_cpu_0|E_logic_result[28]~173\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(28),
	datab => \inst|the_cpu_0|R_logic_op\(1),
	datac => \inst|the_cpu_0|E_src1\(28),
	datad => \inst|the_cpu_0|R_logic_op\(0),
	combout => \inst|the_cpu_0|E_logic_result[28]~173_combout\);

\inst|the_cpu_0|E_alu_result[28]~173\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result[29]~15_combout\,
	datab => \inst|the_cpu_0|W_alu_result[29]~14_combout\,
	datac => \inst|the_cpu_0|Add2~56_combout\,
	datad => \inst|the_cpu_0|E_logic_result[28]~173_combout\,
	combout => \inst|the_cpu_0|E_alu_result[28]~173_combout\);

\inst|the_cpu_0|R_src1[20]~90\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src1~2_combout\,
	datab => \inst|the_cpu_0|E_valid~regout\,
	datac => \inst|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(20),
	combout => \inst|the_cpu_0|R_src1[20]~90_combout\);

\inst|the_cpu_0|E_src1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src1[20]~90_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(20));

\inst|the_cpu_0|E_src2[18]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datab => \inst|the_cpu_0|D_iw\(21),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(18),
	combout => \inst|the_cpu_0|E_src2[18]~2_combout\);

\inst|the_cpu_0|F_iw[8]~84\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(8),
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	combout => \inst|the_cpu_0|F_iw[8]~84_combout\);

\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[1]~7_combout\ = \inst|the_cpu_0|d_byteenable\(1) # !\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend\(1) & 
-- \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1~combout\ # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\,
	datab => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend\(1),
	datac => \inst|the_cpu_0|d_byteenable\(1),
	datad => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1~combout\,
	combout => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[1]~7_combout\);

\inst|the_cpu_0|F_iw[8]~85\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2_combout\,
	datab => \inst|the_cpu_0|hbreak_req~4_combout\,
	datac => \inst|the_cpu_0|F_iw[8]~84_combout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8),
	combout => \inst|the_cpu_0|F_iw[8]~85_combout\);

\inst|the_cpu_0|D_iw[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[8]~85_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(8));

\inst|the_cpu_0|E_src2[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_src2[18]~2_combout\,
	sdata => \inst|the_cpu_0|D_iw\(8),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|R_src2_hi~0_combout\,
	sload => \inst|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(18));

\inst|the_cpu_0|R_src1[15]~95\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src1~2_combout\,
	datab => \inst|the_cpu_0|E_valid~regout\,
	datac => \inst|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(15),
	combout => \inst|the_cpu_0|R_src1[15]~95_combout\);

\inst|the_cpu_0|E_src1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src1[15]~95_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(15));

\inst|the_cpu_0|R_src1[14]~78\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src1~2_combout\,
	datab => \inst|the_cpu_0|E_valid~regout\,
	datac => \inst|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(14),
	combout => \inst|the_cpu_0|R_src1[14]~78_combout\);

\inst|the_cpu_0|E_src1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src1[14]~78_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(14));

\inst|the_cpu_0|F_iw[19]~90\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(19),
	combout => \inst|the_cpu_0|F_iw[19]~90_combout\);

\inst|the_cpu_0|F_iw[19]~91\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|hbreak_req~4_combout\,
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2_combout\,
	datac => \inst|the_cpu_0|F_iw[19]~90_combout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19),
	combout => \inst|the_cpu_0|F_iw[19]~91_combout\);

\inst|the_cpu_0|D_iw[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[19]~91_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(19));

\inst|the_cpu_0|R_src2_lo[13]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datab => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(13),
	datac => \inst|the_cpu_0|D_iw\(19),
	datad => \inst|the_cpu_0|R_src2_lo~0_combout\,
	combout => \inst|the_cpu_0|R_src2_lo[13]~30_combout\);

\inst|the_cpu_0|E_src2[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src2_lo[13]~30_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(13));

\inst|the_cpu_0|Add1~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(8),
	datab => \inst|the_cpu_0|E_src2\(8),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~15\,
	combout => \inst|the_cpu_0|Add1~16_combout\,
	cout => \inst|the_cpu_0|Add1~17\);

\inst|the_cpu_0|Add1~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(9),
	datab => \inst|the_cpu_0|E_src2\(9),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~17\,
	combout => \inst|the_cpu_0|Add1~18_combout\,
	cout => \inst|the_cpu_0|Add1~19\);

\inst|the_cpu_0|Add1~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(10),
	datab => \inst|the_cpu_0|E_src2\(10),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~19\,
	combout => \inst|the_cpu_0|Add1~20_combout\,
	cout => \inst|the_cpu_0|Add1~21\);

\inst|the_cpu_0|Add1~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(11),
	datab => \inst|the_cpu_0|E_src1\(11),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~21\,
	combout => \inst|the_cpu_0|Add1~22_combout\,
	cout => \inst|the_cpu_0|Add1~23\);

\inst|the_cpu_0|Add1~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(12),
	datab => \inst|the_cpu_0|E_src2\(12),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~23\,
	combout => \inst|the_cpu_0|Add1~24_combout\,
	cout => \inst|the_cpu_0|Add1~25\);

\inst|the_cpu_0|Add1~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(13),
	datab => \inst|the_cpu_0|E_src2\(13),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~25\,
	combout => \inst|the_cpu_0|Add1~26_combout\,
	cout => \inst|the_cpu_0|Add1~27\);

\inst|the_cpu_0|Add1~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(14),
	datab => \inst|the_cpu_0|E_src1\(14),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~27\,
	combout => \inst|the_cpu_0|Add1~28_combout\,
	cout => \inst|the_cpu_0|Add1~29\);

\inst|the_cpu_0|Add1~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(15),
	datab => \inst|the_cpu_0|E_src1\(15),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~29\,
	combout => \inst|the_cpu_0|Add1~30_combout\,
	cout => \inst|the_cpu_0|Add1~31\);

\inst|the_cpu_0|Add1~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(16),
	datab => \inst|the_cpu_0|E_src2\(16),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~31\,
	combout => \inst|the_cpu_0|Add1~32_combout\,
	cout => \inst|the_cpu_0|Add1~33\);

\inst|the_cpu_0|Add1~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(18),
	datab => \inst|the_cpu_0|E_src2\(18),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~35\,
	combout => \inst|the_cpu_0|Add1~36_combout\,
	cout => \inst|the_cpu_0|Add1~37\);

\inst|the_cpu_0|Add1~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(20),
	datab => \inst|the_cpu_0|E_src1\(20),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~39\,
	combout => \inst|the_cpu_0|Add1~40_combout\,
	cout => \inst|the_cpu_0|Add1~41\);

\inst|the_cpu_0|Add1~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(21),
	datab => \inst|the_cpu_0|E_src2\(21),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~41\,
	combout => \inst|the_cpu_0|Add1~42_combout\,
	cout => \inst|the_cpu_0|Add1~43\);

\inst|the_cpu_0|Add1~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(22),
	datab => \inst|the_cpu_0|E_src1\(22),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~43\,
	combout => \inst|the_cpu_0|Add1~44_combout\,
	cout => \inst|the_cpu_0|Add1~45\);

\inst|the_cpu_0|Add1~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(23),
	datab => \inst|the_cpu_0|E_src1\(23),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~45\,
	combout => \inst|the_cpu_0|Add1~46_combout\,
	cout => \inst|the_cpu_0|Add1~47\);

\inst|the_cpu_0|Add1~54\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(27),
	datab => \inst|the_cpu_0|E_src2\(27),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~53\,
	combout => \inst|the_cpu_0|Add1~54_combout\,
	cout => \inst|the_cpu_0|Add1~55\);

\inst|the_cpu_0|Add1~56\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(28),
	datab => \inst|the_cpu_0|E_src1\(28),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~55\,
	combout => \inst|the_cpu_0|Add1~56_combout\,
	cout => \inst|the_cpu_0|Add1~57\);

\inst|the_cpu_0|E_alu_result[28]~174\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(28),
	datab => \inst|the_cpu_0|W_alu_result[29]~14_combout\,
	datac => \inst|the_cpu_0|E_alu_result[28]~173_combout\,
	datad => \inst|the_cpu_0|Add1~56_combout\,
	combout => \inst|the_cpu_0|E_alu_result[28]~174_combout\);

\inst|the_cpu_0|E_alu_result[28]~205\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datac => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datad => \inst|the_cpu_0|E_alu_result[28]~174_combout\,
	combout => \inst|the_cpu_0|E_alu_result[28]~205_combout\);

\inst|the_cpu_0|W_alu_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_alu_result[28]~205_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(28));

\inst|the_cpu_0|W_wr_data[28]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datac => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datad => \inst|the_cpu_0|W_alu_result\(28),
	combout => \inst|the_cpu_0|W_wr_data[28]~19_combout\);

\inst|the_cpu_0|R_src1[26]~84\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src1~2_combout\,
	datab => \inst|the_cpu_0|E_valid~regout\,
	datac => \inst|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(26),
	combout => \inst|the_cpu_0|R_src1[26]~84_combout\);

\inst|the_cpu_0|E_src1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src1[26]~84_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(26));

\inst|the_cpu_0|E_shift_rot_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[26]~56_combout\,
	sdata => \inst|the_cpu_0|E_src1\(26),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(26));

\inst|the_cpu_0|E_shift_rot_result_nxt[28]~54\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(29),
	datab => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \inst|the_cpu_0|E_shift_rot_result\(27),
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[28]~54_combout\);

\inst|the_cpu_0|E_shift_rot_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[28]~54_combout\,
	sdata => \inst|the_cpu_0|E_src1\(28),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(28));

\inst|the_cpu_0|E_shift_rot_result_nxt[27]~55\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datab => \inst|the_cpu_0|E_shift_rot_result\(26),
	datad => \inst|the_cpu_0|E_shift_rot_result\(28),
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[27]~55_combout\);

\inst|the_cpu_0|R_src1[27]~83\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src1~2_combout\,
	datab => \inst|the_cpu_0|E_valid~regout\,
	datac => \inst|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(27),
	combout => \inst|the_cpu_0|R_src1[27]~83_combout\);

\inst|the_cpu_0|E_src1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src1[27]~83_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(27));

\inst|the_cpu_0|E_shift_rot_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[27]~55_combout\,
	sdata => \inst|the_cpu_0|E_src1\(27),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(27));

\inst|the_cpu_0|E_alu_result[27]~175\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result[29]~15_combout\,
	datab => \inst|the_cpu_0|W_alu_result[29]~14_combout\,
	datac => \inst|the_cpu_0|Add2~54_combout\,
	datad => \inst|the_cpu_0|Add1~54_combout\,
	combout => \inst|the_cpu_0|E_alu_result[27]~175_combout\);

\inst|the_cpu_0|E_alu_result[27]~176\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result[29]~15_combout\,
	datab => \inst|the_cpu_0|E_logic_result[27]~182_combout\,
	datac => \inst|the_cpu_0|E_shift_rot_result\(27),
	datad => \inst|the_cpu_0|E_alu_result[27]~175_combout\,
	combout => \inst|the_cpu_0|E_alu_result[27]~176_combout\);

\inst|the_cpu_0|E_alu_result[27]~206\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datac => \inst|the_cpu_0|E_alu_result[27]~176_combout\,
	datad => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	combout => \inst|the_cpu_0|E_alu_result[27]~206_combout\);

\inst|the_cpu_0|W_alu_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_alu_result[27]~206_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(27));

\inst|the_cpu_0|W_wr_data[27]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datad => \inst|the_cpu_0|W_alu_result\(27),
	combout => \inst|the_cpu_0|W_wr_data[27]~20_combout\);

\inst|the_cpu_0|R_src1[23]~87\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src1~2_combout\,
	datab => \inst|the_cpu_0|E_valid~regout\,
	datac => \inst|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(23),
	combout => \inst|the_cpu_0|R_src1[23]~87_combout\);

\inst|the_cpu_0|E_src1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src1[23]~87_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(23));

\inst|the_cpu_0|R_src1[21]~89\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src1~2_combout\,
	datab => \inst|the_cpu_0|E_valid~regout\,
	datac => \inst|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(21),
	combout => \inst|the_cpu_0|R_src1[21]~89_combout\);

\inst|the_cpu_0|E_src1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src1[21]~89_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(21));

\inst|the_cpu_0|R_src2_lo[15]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src2_lo~0_combout\,
	datab => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datac => \inst|the_cpu_0|D_iw\(21),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(15),
	combout => \inst|the_cpu_0|R_src2_lo[15]~31_combout\);

\inst|the_cpu_0|E_src2[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src2_lo[15]~31_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(15));

\inst|the_cpu_0|E_src1[9]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src1~3_combout\,
	datab => \inst|the_cpu_0|D_iw\(13),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(9),
	combout => \inst|the_cpu_0|E_src1[9]~6_combout\);

\inst|the_cpu_0|F_pc_plus_one[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|F_pc\(0),
	datad => VCC,
	combout => \inst|the_cpu_0|F_pc_plus_one[0]~0_combout\,
	cout => \inst|the_cpu_0|F_pc_plus_one[0]~1\);

\inst|the_cpu_0|F_pc_plus_one[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|F_pc\(1),
	datad => VCC,
	cin => \inst|the_cpu_0|F_pc_plus_one[0]~1\,
	combout => \inst|the_cpu_0|F_pc_plus_one[1]~2_combout\,
	cout => \inst|the_cpu_0|F_pc_plus_one[1]~3\);

\inst|the_cpu_0|F_pc_plus_one[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|F_pc\(2),
	datad => VCC,
	cin => \inst|the_cpu_0|F_pc_plus_one[1]~3\,
	combout => \inst|the_cpu_0|F_pc_plus_one[2]~4_combout\,
	cout => \inst|the_cpu_0|F_pc_plus_one[2]~5\);

\inst|the_cpu_0|F_pc_sel_nxt.10~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_ctrl_exception~regout\,
	datac => \inst|the_cpu_0|R_ctrl_break~regout\,
	datad => \inst|the_cpu_0|F_pc_sel_nxt~0_combout\,
	combout => \inst|the_cpu_0|F_pc_sel_nxt.10~0_combout\);

\inst|the_cpu_0|F_pc[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_pc[2]~27_combout\,
	sdata => \inst|the_cpu_0|F_pc_plus_one[2]~4_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|W_status_reg_pie_inst_nxt~5_combout\,
	sload => \inst|the_cpu_0|F_pc_sel_nxt.10~0_combout\,
	ena => \inst|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|F_pc\(2));

\inst|the_cpu_0|F_pc_plus_one[3]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|F_pc\(3),
	datad => VCC,
	cin => \inst|the_cpu_0|F_pc_plus_one[2]~5\,
	combout => \inst|the_cpu_0|F_pc_plus_one[3]~6_combout\,
	cout => \inst|the_cpu_0|F_pc_plus_one[3]~7\);

\inst|the_cpu_0|F_pc_plus_one[4]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|F_pc\(4),
	datad => VCC,
	cin => \inst|the_cpu_0|F_pc_plus_one[3]~7\,
	combout => \inst|the_cpu_0|F_pc_plus_one[4]~8_combout\,
	cout => \inst|the_cpu_0|F_pc_plus_one[4]~9\);

\inst|the_cpu_0|F_pc[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_pc[4]~28_combout\,
	sdata => \inst|the_cpu_0|F_pc_plus_one[4]~8_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|W_status_reg_pie_inst_nxt~5_combout\,
	sload => \inst|the_cpu_0|F_pc_sel_nxt.10~0_combout\,
	ena => \inst|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|F_pc\(4));

\inst|the_cpu_0|F_pc_plus_one[5]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|F_pc\(5),
	datad => VCC,
	cin => \inst|the_cpu_0|F_pc_plus_one[4]~9\,
	combout => \inst|the_cpu_0|F_pc_plus_one[5]~10_combout\,
	cout => \inst|the_cpu_0|F_pc_plus_one[5]~11\);

\inst|the_cpu_0|F_pc_plus_one[6]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|F_pc\(6),
	datad => VCC,
	cin => \inst|the_cpu_0|F_pc_plus_one[5]~11\,
	combout => \inst|the_cpu_0|F_pc_plus_one[6]~12_combout\,
	cout => \inst|the_cpu_0|F_pc_plus_one[6]~13\);

\inst|the_cpu_0|F_pc_plus_one[7]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|F_pc\(7),
	datad => VCC,
	cin => \inst|the_cpu_0|F_pc_plus_one[6]~13\,
	combout => \inst|the_cpu_0|F_pc_plus_one[7]~14_combout\,
	cout => \inst|the_cpu_0|F_pc_plus_one[7]~15\);

\inst|the_cpu_0|D_ctrl_retaddr~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(11),
	datab => \inst|the_cpu_0|D_iw\(15),
	datac => \inst|the_cpu_0|D_iw\(12),
	datad => \inst|the_cpu_0|D_iw\(16),
	combout => \inst|the_cpu_0|D_ctrl_retaddr~16_combout\);

\inst|the_cpu_0|D_ctrl_retaddr~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(14),
	datab => \inst|the_cpu_0|D_iw\(13),
	datac => \inst|the_cpu_0|D_ctrl_retaddr~16_combout\,
	datad => \inst|the_cpu_0|Equal2~3_combout\,
	combout => \inst|the_cpu_0|D_ctrl_retaddr~17_combout\);

\inst|the_cpu_0|D_ctrl_crst~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|D_iw\(4),
	datad => \inst|the_cpu_0|D_iw\(5),
	combout => \inst|the_cpu_0|D_ctrl_crst~2_combout\);

\inst|the_cpu_0|D_ctrl_crst~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(12),
	datab => \inst|the_cpu_0|D_iw\(13),
	datac => \inst|the_cpu_0|Equal2~2_combout\,
	datad => \inst|the_cpu_0|D_ctrl_crst~2_combout\,
	combout => \inst|the_cpu_0|D_ctrl_crst~3_combout\);

\inst|the_cpu_0|D_ctrl_exception~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(14),
	datab => \inst|the_cpu_0|D_iw\(15),
	datac => \inst|the_cpu_0|D_iw\(11),
	combout => \inst|the_cpu_0|D_ctrl_exception~12_combout\);

\inst|the_cpu_0|D_ctrl_exception~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_ctrl_exception~13_combout\,
	datab => \inst|the_cpu_0|D_ctrl_crst~3_combout\,
	datac => \inst|the_cpu_0|D_ctrl_exception~12_combout\,
	datad => \inst|the_cpu_0|D_iw\(16),
	combout => \inst|the_cpu_0|D_ctrl_exception~14_combout\);

\inst|the_cpu_0|D_ctrl_implicit_dst_retaddr~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(5),
	datab => \inst|the_cpu_0|D_iw\(0),
	datac => \inst|the_cpu_0|D_iw\(2),
	datad => \inst|the_cpu_0|Equal133~0_combout\,
	combout => \inst|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\);

\inst|the_cpu_0|D_ctrl_exception~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(16),
	datab => \inst|the_cpu_0|D_iw\(14),
	datac => \inst|the_cpu_0|D_iw\(15),
	datad => \inst|the_cpu_0|D_ctrl_retaddr~14_combout\,
	combout => \inst|the_cpu_0|D_ctrl_exception~16_combout\);

\inst|the_cpu_0|D_ctrl_force_src2_zero~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_ctrl_retaddr~15_combout\,
	datab => \inst|the_cpu_0|D_ctrl_retaddr~14_combout\,
	datac => \inst|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	datad => \inst|the_cpu_0|D_ctrl_exception~16_combout\,
	combout => \inst|the_cpu_0|D_ctrl_force_src2_zero~14_combout\);

\inst|the_cpu_0|D_ctrl_retaddr~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|D_ctrl_retaddr~17_combout\,
	datac => \inst|the_cpu_0|D_ctrl_exception~14_combout\,
	datad => \inst|the_cpu_0|D_ctrl_force_src2_zero~14_combout\,
	combout => \inst|the_cpu_0|D_ctrl_retaddr~18_combout\);

\inst|the_cpu_0|R_ctrl_retaddr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|D_ctrl_retaddr~18_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_ctrl_retaddr~regout\);

\inst|the_cpu_0|R_src1~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_br~regout\,
	datab => \inst|the_cpu_0|R_ctrl_retaddr~regout\,
	datac => \inst|the_cpu_0|R_valid~regout\,
	datad => \inst|the_cpu_0|E_valid~regout\,
	combout => \inst|the_cpu_0|R_src1~2_combout\);

\inst|the_cpu_0|E_src1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_src1[9]~6_combout\,
	sdata => \inst|the_cpu_0|F_pc_plus_one[7]~14_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|R_src1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(9));

\inst|the_cpu_0|E_src1[8]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src1~3_combout\,
	datab => \inst|the_cpu_0|D_iw\(12),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(8),
	combout => \inst|the_cpu_0|E_src1[8]~7_combout\);

\inst|the_cpu_0|E_src1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_src1[8]~7_combout\,
	sdata => \inst|the_cpu_0|F_pc_plus_one[6]~12_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|R_src1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(8));

\inst|the_cpu_0|Add2~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(1),
	datab => \inst|the_cpu_0|E_src2\(1),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~1\,
	combout => \inst|the_cpu_0|Add2~2_combout\,
	cout => \inst|the_cpu_0|Add2~3\);

\inst|the_cpu_0|Add2~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(3),
	datab => \inst|the_cpu_0|E_src1\(3),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~5\,
	combout => \inst|the_cpu_0|Add2~6_combout\,
	cout => \inst|the_cpu_0|Add2~7\);

\inst|the_cpu_0|Add2~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(5),
	datab => \inst|the_cpu_0|E_src1\(5),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~9\,
	combout => \inst|the_cpu_0|Add2~10_combout\,
	cout => \inst|the_cpu_0|Add2~11\);

\inst|the_cpu_0|Add2~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(6),
	datab => \inst|the_cpu_0|E_src1\(6),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~11\,
	combout => \inst|the_cpu_0|Add2~12_combout\,
	cout => \inst|the_cpu_0|Add2~13\);

\inst|the_cpu_0|Add2~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(11),
	datab => \inst|the_cpu_0|E_src1\(11),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~21\,
	combout => \inst|the_cpu_0|Add2~22_combout\,
	cout => \inst|the_cpu_0|Add2~23\);

\inst|the_cpu_0|Add2~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(12),
	datab => \inst|the_cpu_0|E_src1\(12),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~23\,
	combout => \inst|the_cpu_0|Add2~24_combout\,
	cout => \inst|the_cpu_0|Add2~25\);

\inst|the_cpu_0|Add2~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(13),
	datab => \inst|the_cpu_0|E_src1\(13),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~25\,
	combout => \inst|the_cpu_0|Add2~26_combout\,
	cout => \inst|the_cpu_0|Add2~27\);

\inst|the_cpu_0|Add2~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(14),
	datab => \inst|the_cpu_0|E_src1\(14),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~27\,
	combout => \inst|the_cpu_0|Add2~28_combout\,
	cout => \inst|the_cpu_0|Add2~29\);

\inst|the_cpu_0|Add2~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(15),
	datab => \inst|the_cpu_0|E_src2\(15),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~29\,
	combout => \inst|the_cpu_0|Add2~30_combout\,
	cout => \inst|the_cpu_0|Add2~31\);

\inst|the_cpu_0|Add2~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(16),
	datab => \inst|the_cpu_0|E_src2\(16),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~31\,
	combout => \inst|the_cpu_0|Add2~32_combout\,
	cout => \inst|the_cpu_0|Add2~33\);

\inst|the_cpu_0|Add2~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(18),
	datab => \inst|the_cpu_0|E_src2\(18),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~35\,
	combout => \inst|the_cpu_0|Add2~36_combout\,
	cout => \inst|the_cpu_0|Add2~37\);

\inst|the_cpu_0|Add2~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(19),
	datab => \inst|the_cpu_0|E_src2\(19),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~37\,
	combout => \inst|the_cpu_0|Add2~38_combout\,
	cout => \inst|the_cpu_0|Add2~39\);

\inst|the_cpu_0|Add2~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(21),
	datab => \inst|the_cpu_0|E_src1\(21),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~41\,
	combout => \inst|the_cpu_0|Add2~42_combout\,
	cout => \inst|the_cpu_0|Add2~43\);

\inst|the_cpu_0|Add2~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(22),
	datab => \inst|the_cpu_0|E_src1\(22),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~43\,
	combout => \inst|the_cpu_0|Add2~44_combout\,
	cout => \inst|the_cpu_0|Add2~45\);

\inst|the_cpu_0|Add2~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(23),
	datab => \inst|the_cpu_0|E_src1\(23),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~45\,
	combout => \inst|the_cpu_0|Add2~46_combout\,
	cout => \inst|the_cpu_0|Add2~47\);

\inst|the_cpu_0|E_alu_result[24]~181\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result[29]~15_combout\,
	datab => \inst|the_cpu_0|E_logic_result[24]~186_combout\,
	datac => \inst|the_cpu_0|W_alu_result[29]~14_combout\,
	datad => \inst|the_cpu_0|Add2~48_combout\,
	combout => \inst|the_cpu_0|E_alu_result[24]~181_combout\);

\inst|the_cpu_0|E_alu_result[24]~182\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|Add1~48_combout\,
	datab => \inst|the_cpu_0|E_shift_rot_result\(24),
	datac => \inst|the_cpu_0|W_alu_result[29]~14_combout\,
	datad => \inst|the_cpu_0|E_alu_result[24]~181_combout\,
	combout => \inst|the_cpu_0|E_alu_result[24]~182_combout\);

\inst|the_cpu_0|E_alu_result[24]~209\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datad => \inst|the_cpu_0|E_alu_result[24]~182_combout\,
	combout => \inst|the_cpu_0|E_alu_result[24]~209_combout\);

\inst|the_cpu_0|W_alu_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_alu_result[24]~209_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(24));

\inst|the_cpu_0|W_wr_data[24]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datad => \inst|the_cpu_0|W_alu_result\(24),
	combout => \inst|the_cpu_0|W_wr_data[24]~23_combout\);

\inst|the_cpu_0|d_writedata[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|d_writedata[25]~6_combout\,
	sdata => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(25),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(25));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~222\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(10),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(7),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~222_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~222_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(7));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~223\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(9),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(6),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~223_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~223_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(6));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[5]~196\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~2_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(5),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[5]~196_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(8),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[8]~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[8]~feeder_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(8));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[12]~214\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd1~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(35),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[12]~214_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[5]~196_combout\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(8),
	sload => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[12]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(5));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~215\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(7),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(4),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~215_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~215_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(4));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[3]~195\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(3),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[3]~195_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[3]~195_combout\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(6),
	sload => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(3));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[2]~193\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(2),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[2]~193_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[2]~193_combout\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(5),
	sload => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(2));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[1]~192\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(1),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[1]~192_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[1]~192_combout\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(4),
	sload => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(1));

\inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[31]~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(31),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[31]~37_combout\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~63_combout\ = \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31),
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~63_combout\);

\inst|the_cpu_0|av_ld_byte3_data_nxt~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_fill_bit~0_combout\,
	datab => \inst|the_cpu_0|av_ld_byte3_data_nxt~8_combout\,
	datac => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~63_combout\,
	combout => \inst|the_cpu_0|av_ld_byte3_data_nxt~22_combout\);

\inst|the_cpu_0|av_ld_byte3_data_nxt~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_byte3_data_nxt~10_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[31]~37_combout\,
	datac => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~63_combout\,
	datad => \inst|the_cpu_0|av_ld_byte3_data_nxt~22_combout\,
	combout => \inst|the_cpu_0|av_ld_byte3_data_nxt~23_combout\);

\inst|the_cpu_0|av_ld_byte3_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte3_data_nxt~23_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte3_data\(7));

\inst|the_cpu_0|d_writedata[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(6),
	combout => \inst|the_cpu_0|d_writedata[6]~feeder_combout\);

\inst|the_cpu_0|d_writedata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|d_writedata[6]~feeder_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(6));

\inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[30]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(30),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[30]~36_combout\);

\inst|the_cpu_0|av_ld_byte3_data_nxt~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_fill_bit~0_combout\,
	datab => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datac => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~62_combout\,
	datad => \inst|the_cpu_0|av_ld_byte3_data_nxt~8_combout\,
	combout => \inst|the_cpu_0|av_ld_byte3_data_nxt~24_combout\);

\inst|the_cpu_0|av_ld_byte3_data_nxt~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_byte3_data_nxt~10_combout\,
	datab => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~62_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[30]~36_combout\,
	datad => \inst|the_cpu_0|av_ld_byte3_data_nxt~24_combout\,
	combout => \inst|the_cpu_0|av_ld_byte3_data_nxt~25_combout\);

\inst|the_cpu_0|av_ld_byte3_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte3_data_nxt~25_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte3_data\(6));

\inst|the_cpu_0|E_src2[30]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datab => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(30),
	datad => \inst|the_cpu_0|D_iw\(21),
	combout => \inst|the_cpu_0|E_src2[30]~14_combout\);

\inst|the_cpu_0|E_src2[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_src2[30]~14_combout\,
	sdata => \inst|the_cpu_0|D_iw\(20),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|R_src2_hi~0_combout\,
	sload => \inst|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(30));

\inst|the_cpu_0|E_src2[29]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datab => \inst|the_cpu_0|D_iw\(21),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(29),
	combout => \inst|the_cpu_0|E_src2[29]~13_combout\);

\inst|the_cpu_0|E_src2[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_src2[29]~13_combout\,
	sdata => \inst|the_cpu_0|D_iw\(19),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|R_src2_hi~0_combout\,
	sload => \inst|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(29));

\inst|the_cpu_0|Add2~58\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(29),
	datab => \inst|the_cpu_0|E_src2\(29),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~57\,
	combout => \inst|the_cpu_0|Add2~58_combout\,
	cout => \inst|the_cpu_0|Add2~59\);

\inst|the_cpu_0|Add2~60\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(30),
	datab => \inst|the_cpu_0|E_src2\(30),
	datad => VCC,
	cin => \inst|the_cpu_0|Add2~59\,
	combout => \inst|the_cpu_0|Add2~60_combout\,
	cout => \inst|the_cpu_0|Add2~61\);

\inst|the_cpu_0|E_logic_result[30]~175\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(30),
	datab => \inst|the_cpu_0|R_logic_op\(1),
	datac => \inst|the_cpu_0|R_logic_op\(0),
	datad => \inst|the_cpu_0|E_src2\(30),
	combout => \inst|the_cpu_0|E_logic_result[30]~175_combout\);

\inst|the_cpu_0|E_alu_result[30]~169\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result[29]~15_combout\,
	datab => \inst|the_cpu_0|W_alu_result[29]~14_combout\,
	datac => \inst|the_cpu_0|Add2~60_combout\,
	datad => \inst|the_cpu_0|E_logic_result[30]~175_combout\,
	combout => \inst|the_cpu_0|E_alu_result[30]~169_combout\);

\inst|the_cpu_0|R_src1[29]~81\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src1~2_combout\,
	datab => \inst|the_cpu_0|E_valid~regout\,
	datac => \inst|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(29),
	combout => \inst|the_cpu_0|R_src1[29]~81_combout\);

\inst|the_cpu_0|E_src1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src1[29]~81_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(29));

\inst|the_cpu_0|Add1~58\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(29),
	datab => \inst|the_cpu_0|E_src1\(29),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~57\,
	combout => \inst|the_cpu_0|Add1~58_combout\,
	cout => \inst|the_cpu_0|Add1~59\);

\inst|the_cpu_0|Add1~60\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(30),
	datab => \inst|the_cpu_0|E_src2\(30),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~59\,
	combout => \inst|the_cpu_0|Add1~60_combout\,
	cout => \inst|the_cpu_0|Add1~61\);

\inst|the_cpu_0|E_alu_result[30]~170\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(30),
	datab => \inst|the_cpu_0|W_alu_result[29]~14_combout\,
	datac => \inst|the_cpu_0|E_alu_result[30]~169_combout\,
	datad => \inst|the_cpu_0|Add1~60_combout\,
	combout => \inst|the_cpu_0|E_alu_result[30]~170_combout\);

\inst|the_cpu_0|E_alu_result[30]~203\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datac => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datad => \inst|the_cpu_0|E_alu_result[30]~170_combout\,
	combout => \inst|the_cpu_0|E_alu_result[30]~203_combout\);

\inst|the_cpu_0|W_alu_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_alu_result[30]~203_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(30));

\inst|the_cpu_0|W_wr_data[30]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datab => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|W_alu_result\(30),
	combout => \inst|the_cpu_0|W_wr_data[30]~17_combout\);

\inst|the_cpu_0|R_src1[31]~79\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src1~2_combout\,
	datab => \inst|the_cpu_0|E_valid~regout\,
	datac => \inst|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(31),
	combout => \inst|the_cpu_0|R_src1[31]~79_combout\);

\inst|the_cpu_0|E_src1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src1[31]~79_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(31));

\inst|the_cpu_0|E_shift_rot_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[31]~49_combout\,
	sdata => \inst|the_cpu_0|E_src1\(31),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(31));

\inst|the_cpu_0|E_shift_rot_result_nxt[30]~51\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(29),
	datab => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \inst|the_cpu_0|E_shift_rot_result\(31),
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[30]~51_combout\);

\inst|the_cpu_0|R_src1[30]~80\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src1~2_combout\,
	datab => \inst|the_cpu_0|E_valid~regout\,
	datac => \inst|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(30),
	combout => \inst|the_cpu_0|R_src1[30]~80_combout\);

\inst|the_cpu_0|E_src1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src1[30]~80_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(30));

\inst|the_cpu_0|E_shift_rot_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[30]~51_combout\,
	sdata => \inst|the_cpu_0|E_src1\(30),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(30));

\inst|the_cpu_0|E_shift_rot_result_nxt[29]~53\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(28),
	datab => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \inst|the_cpu_0|E_shift_rot_result\(30),
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[29]~53_combout\);

\inst|the_cpu_0|E_shift_rot_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[29]~53_combout\,
	sdata => \inst|the_cpu_0|E_src1\(29),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(29));

\inst|the_cpu_0|E_alu_result[29]~171\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result[29]~14_combout\,
	datab => \inst|the_cpu_0|W_alu_result[29]~15_combout\,
	datac => \inst|the_cpu_0|Add1~58_combout\,
	datad => \inst|the_cpu_0|Add2~58_combout\,
	combout => \inst|the_cpu_0|E_alu_result[29]~171_combout\);

\inst|the_cpu_0|E_alu_result[29]~172\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_logic_result[29]~187_combout\,
	datab => \inst|the_cpu_0|W_alu_result[29]~15_combout\,
	datac => \inst|the_cpu_0|E_shift_rot_result\(29),
	datad => \inst|the_cpu_0|E_alu_result[29]~171_combout\,
	combout => \inst|the_cpu_0|E_alu_result[29]~172_combout\);

\inst|the_cpu_0|E_alu_result[29]~204\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datad => \inst|the_cpu_0|E_alu_result[29]~172_combout\,
	combout => \inst|the_cpu_0|E_alu_result[29]~204_combout\);

\inst|the_cpu_0|W_alu_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_alu_result[29]~204_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(29));

\inst|the_cpu_0|W_wr_data[29]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datad => \inst|the_cpu_0|W_alu_result\(29),
	combout => \inst|the_cpu_0|W_wr_data[29]~18_combout\);

\inst|the_cpu_0|d_writedata[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|d_writedata[29]~2_combout\,
	sdata => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(29),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(29));

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~61_combout\ = \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29),
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~61_combout\);

\inst|the_cpu_0|av_ld_byte3_data_nxt~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_fill_bit~0_combout\,
	datab => \inst|the_cpu_0|av_ld_byte3_data_nxt~8_combout\,
	datac => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~61_combout\,
	combout => \inst|the_cpu_0|av_ld_byte3_data_nxt~20_combout\);

\inst|the_cpu_0|av_ld_byte3_data_nxt~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_byte3_data_nxt~10_combout\,
	datab => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~61_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[29]~35_combout\,
	datad => \inst|the_cpu_0|av_ld_byte3_data_nxt~20_combout\,
	combout => \inst|the_cpu_0|av_ld_byte3_data_nxt~21_combout\);

\inst|the_cpu_0|av_ld_byte3_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte3_data_nxt~21_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte3_data\(5));

\inst|the_cpu_0|av_ld_byte2_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte2_data[5]~1_combout\,
	sdata => \inst|the_cpu_0|av_ld_byte3_data\(5),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte2_data\(5));

\inst|the_cpu_0|d_writedata[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|d_writedata[28]~1_combout\,
	sdata => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(28),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(28));

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~60_combout\ = \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(28),
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~60_combout\);

\inst|the_cpu_0|av_ld_byte3_data_nxt~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_byte3_data_nxt~8_combout\,
	datab => \inst|the_cpu_0|av_fill_bit~0_combout\,
	datac => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~60_combout\,
	combout => \inst|the_cpu_0|av_ld_byte3_data_nxt~12_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[28]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(28),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[28]~34_combout\);

\inst|the_cpu_0|av_ld_byte3_data_nxt~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_byte3_data_nxt~10_combout\,
	datab => \inst|the_cpu_0|av_ld_byte3_data_nxt~12_combout\,
	datac => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~60_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[28]~34_combout\,
	combout => \inst|the_cpu_0|av_ld_byte3_data_nxt~13_combout\);

\inst|the_cpu_0|av_ld_byte3_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte3_data_nxt~13_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte3_data\(4));

\inst|the_cpu_0|av_ld_byte2_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte2_data[4]~2_combout\,
	sdata => \inst|the_cpu_0|av_ld_byte3_data\(4),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte2_data\(4));

\inst|the_cpu_0|E_st_data[23]~41\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|D_iw\(4),
	datac => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(23),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(7),
	combout => \inst|the_cpu_0|E_st_data[23]~41_combout\);

\inst|the_cpu_0|d_writedata[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_st_data[23]~41_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(23));

\inst|the_cpu_0|F_iw[20]~94\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(20),
	combout => \inst|the_cpu_0|F_iw[20]~94_combout\);

\inst|the_cpu_0|F_iw[20]~95\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(20),
	datab => \inst|the_cpu_0|F_iw[20]~94_combout\,
	datac => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2_combout\,
	datad => \inst|the_cpu_0|hbreak_req~4_combout\,
	combout => \inst|the_cpu_0|F_iw[20]~95_combout\);

\inst|the_cpu_0|D_iw[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[20]~95_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(20));

\inst|the_cpu_0|R_src2_lo[14]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datab => \inst|the_cpu_0|D_iw\(20),
	datac => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(14),
	datad => \inst|the_cpu_0|R_src2_lo~0_combout\,
	combout => \inst|the_cpu_0|R_src2_lo[14]~32_combout\);

\inst|the_cpu_0|E_src2[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src2_lo[14]~32_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(14));

\inst|the_cpu_0|E_logic_result[14]~176\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_logic_op\(0),
	datab => \inst|the_cpu_0|E_src2\(14),
	datac => \inst|the_cpu_0|R_logic_op\(1),
	datad => \inst|the_cpu_0|E_src1\(14),
	combout => \inst|the_cpu_0|E_logic_result[14]~176_combout\);

\inst|the_cpu_0|E_alu_result[14]~165\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result[29]~15_combout\,
	datab => \inst|the_cpu_0|E_logic_result[14]~176_combout\,
	datac => \inst|the_cpu_0|W_alu_result[29]~14_combout\,
	datad => \inst|the_cpu_0|Add2~28_combout\,
	combout => \inst|the_cpu_0|E_alu_result[14]~165_combout\);

\inst|the_cpu_0|E_alu_result[14]~166\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(14),
	datab => \inst|the_cpu_0|W_alu_result[29]~14_combout\,
	datac => \inst|the_cpu_0|E_alu_result[14]~165_combout\,
	datad => \inst|the_cpu_0|Add1~28_combout\,
	combout => \inst|the_cpu_0|E_alu_result[14]~166_combout\);

\inst|the_cpu_0|E_alu_result[14]~201\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datad => \inst|the_cpu_0|E_alu_result[14]~166_combout\,
	combout => \inst|the_cpu_0|E_alu_result[14]~201_combout\);

\inst|the_cpu_0|W_alu_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_alu_result[14]~201_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(14));

\inst|the_cpu_0|W_wr_data[14]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datad => \inst|the_cpu_0|W_alu_result\(14),
	combout => \inst|the_cpu_0|W_wr_data[14]~15_combout\);

\inst|the_cpu_0|E_st_data[21]~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|D_iw\(4),
	datac => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(21),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(5),
	combout => \inst|the_cpu_0|E_st_data[21]~46_combout\);

\inst|the_cpu_0|d_writedata[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_st_data[21]~46_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(21));

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~146_combout\ = \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\ # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\ & 
-- \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(19) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(19),
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~146_combout\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~147_combout\ = !\inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\ & \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~146_combout\ & 
-- (\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\,
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datac => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~146_combout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(19),
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~147_combout\);

\inst|the_cpu_0|av_ld_byte2_data[3]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_fill_bit~0_combout\,
	datab => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[19]~147_combout\,
	combout => \inst|the_cpu_0|av_ld_byte2_data[3]~0_combout\);

\inst|the_cpu_0|av_ld_byte2_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte2_data[3]~0_combout\,
	sdata => \inst|the_cpu_0|av_ld_byte3_data\(3),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte2_data\(3));

\inst|the_cpu_0|E_st_data[20]~47\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|D_iw\(4),
	datac => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(20),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(4),
	combout => \inst|the_cpu_0|E_st_data[20]~47_combout\);

\inst|the_cpu_0|d_writedata[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_st_data[20]~47_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(20));

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~152_combout\ = \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\ # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\ & 
-- \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(17) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(17),
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~152_combout\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~153_combout\ = !\inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\ & \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~152_combout\ & 
-- (\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datab => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\,
	datac => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17),
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~152_combout\,
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~153_combout\);

\inst|the_cpu_0|av_ld_byte2_data[1]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datab => \inst|the_cpu_0|av_fill_bit~0_combout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[17]~153_combout\,
	combout => \inst|the_cpu_0|av_ld_byte2_data[1]~4_combout\);

\inst|the_cpu_0|av_ld_byte2_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte2_data[1]~4_combout\,
	sdata => \inst|the_cpu_0|av_ld_byte3_data\(1),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte2_data\(1));

\inst|the_cpu_0|E_st_data[22]~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|D_iw\(4),
	datac => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(22),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(6),
	combout => \inst|the_cpu_0|E_st_data[22]~40_combout\);

\inst|the_cpu_0|d_writedata[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_st_data[22]~40_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(22));

\inst|the_cpu_0|F_iw[18]~77\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|hbreak_req~4_combout\,
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2_combout\,
	datac => \inst|the_cpu_0|F_iw[18]~76_combout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18),
	combout => \inst|the_cpu_0|F_iw[18]~77_combout\);

\inst|the_cpu_0|D_iw[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[18]~77_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(18));

\inst|the_cpu_0|R_src2_lo[12]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src2_lo~0_combout\,
	datab => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datac => \inst|the_cpu_0|D_iw\(18),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(12),
	combout => \inst|the_cpu_0|R_src2_lo[12]~17_combout\);

\inst|the_cpu_0|E_src2[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src2_lo[12]~17_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(12));

\inst|the_cpu_0|E_logic_result[12]~160\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(12),
	datab => \inst|the_cpu_0|R_logic_op\(1),
	datac => \inst|the_cpu_0|E_src2\(12),
	datad => \inst|the_cpu_0|R_logic_op\(0),
	combout => \inst|the_cpu_0|E_logic_result[12]~160_combout\);

\inst|the_cpu_0|W_alu_result[12]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_arith_result[12]~0_combout\,
	datab => \inst|the_cpu_0|E_logic_result[12]~160_combout\,
	datad => \inst|the_cpu_0|R_ctrl_logic~regout\,
	combout => \inst|the_cpu_0|W_alu_result[12]~3_combout\);

\inst|the_cpu_0|E_alu_result~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datad => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	combout => \inst|the_cpu_0|E_alu_result~0_combout\);

\inst|the_cpu_0|W_alu_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|W_alu_result[12]~3_combout\,
	sdata => \inst|the_cpu_0|E_shift_rot_result\(12),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|E_alu_result~0_combout\,
	sload => \inst|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(12));

\inst|the_cpu_0|W_wr_data[12]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datac => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datad => \inst|the_cpu_0|W_alu_result\(12),
	combout => \inst|the_cpu_0|W_wr_data[12]~5_combout\);

\inst|the_cpu_0|E_src1[10]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src1~3_combout\,
	datab => \inst|the_cpu_0|D_iw\(14),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(10),
	combout => \inst|the_cpu_0|E_src1[10]~5_combout\);

\inst|the_cpu_0|F_pc_plus_one[8]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|F_pc\(8),
	datad => VCC,
	cin => \inst|the_cpu_0|F_pc_plus_one[7]~15\,
	combout => \inst|the_cpu_0|F_pc_plus_one[8]~16_combout\,
	cout => \inst|the_cpu_0|F_pc_plus_one[8]~17\);

\inst|the_cpu_0|E_src1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_src1[10]~5_combout\,
	sdata => \inst|the_cpu_0|F_pc_plus_one[8]~16_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|R_src1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(10));

\inst|the_cpu_0|E_logic_result[10]~163\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_logic_op\(1),
	datab => \inst|the_cpu_0|E_src2\(10),
	datac => \inst|the_cpu_0|R_logic_op\(0),
	datad => \inst|the_cpu_0|E_src1\(10),
	combout => \inst|the_cpu_0|E_logic_result[10]~163_combout\);

\inst|the_cpu_0|W_alu_result[10]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|F_pc[8]~24_combout\,
	datab => \inst|the_cpu_0|E_logic_result[10]~163_combout\,
	datad => \inst|the_cpu_0|R_ctrl_logic~regout\,
	combout => \inst|the_cpu_0|W_alu_result[10]~5_combout\);

\inst|the_cpu_0|W_alu_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|W_alu_result[10]~5_combout\,
	sdata => \inst|the_cpu_0|E_shift_rot_result\(10),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|E_alu_result~0_combout\,
	sload => \inst|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(10));

\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~18_combout\ = \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\ & (\inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\ & 
-- (\inst|the_cpu_0|W_alu_result\(10)) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\ & \inst|the_cpu_0|F_pc\(8)) # !\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\ & 
-- \inst|the_cpu_0|F_pc\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|F_pc\(8),
	datab => \inst|the_cpu_0|W_alu_result\(10),
	datac => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\,
	datad => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\,
	combout => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~18_combout\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~154_combout\ = \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\ # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\ & 
-- \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(16) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(16),
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~154_combout\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~155_combout\ = !\inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\ & \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~154_combout\ & 
-- (\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datab => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\,
	datac => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16),
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~154_combout\,
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~155_combout\);

\inst|the_cpu_0|av_ld_byte2_data[0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datab => \inst|the_cpu_0|av_fill_bit~0_combout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[16]~155_combout\,
	combout => \inst|the_cpu_0|av_ld_byte2_data[0]~5_combout\);

\inst|the_cpu_0|av_ld_byte2_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte2_data[0]~5_combout\,
	sdata => \inst|the_cpu_0|av_ld_byte3_data\(0),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte2_data\(0));

\inst|the_cpu_0|R_src1[24]~86\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src1~2_combout\,
	datab => \inst|the_cpu_0|E_valid~regout\,
	datac => \inst|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(24),
	combout => \inst|the_cpu_0|R_src1[24]~86_combout\);

\inst|the_cpu_0|E_src1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src1[24]~86_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(24));

\inst|the_cpu_0|E_shift_rot_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[24]~58_combout\,
	sdata => \inst|the_cpu_0|E_src1\(24),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(24));

\inst|the_cpu_0|E_shift_rot_result_nxt[23]~59\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(22),
	datab => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \inst|the_cpu_0|E_shift_rot_result\(24),
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[23]~59_combout\);

\inst|the_cpu_0|E_shift_rot_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[23]~59_combout\,
	sdata => \inst|the_cpu_0|E_src1\(23),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(23));

\inst|the_cpu_0|E_alu_result[23]~183\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result[29]~15_combout\,
	datab => \inst|the_cpu_0|W_alu_result[29]~14_combout\,
	datac => \inst|the_cpu_0|Add1~46_combout\,
	datad => \inst|the_cpu_0|Add2~46_combout\,
	combout => \inst|the_cpu_0|E_alu_result[23]~183_combout\);

\inst|the_cpu_0|E_logic_result[23]~181\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(23),
	datab => \inst|the_cpu_0|R_logic_op\(0),
	datac => \inst|the_cpu_0|R_logic_op\(1),
	datad => \inst|the_cpu_0|E_src1\(23),
	combout => \inst|the_cpu_0|E_logic_result[23]~181_combout\);

\inst|the_cpu_0|E_alu_result[23]~184\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result[29]~15_combout\,
	datab => \inst|the_cpu_0|E_shift_rot_result\(23),
	datac => \inst|the_cpu_0|E_alu_result[23]~183_combout\,
	datad => \inst|the_cpu_0|E_logic_result[23]~181_combout\,
	combout => \inst|the_cpu_0|E_alu_result[23]~184_combout\);

\inst|the_cpu_0|E_alu_result[23]~210\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datad => \inst|the_cpu_0|E_alu_result[23]~184_combout\,
	combout => \inst|the_cpu_0|E_alu_result[23]~210_combout\);

\inst|the_cpu_0|W_alu_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_alu_result[23]~210_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(23));

\inst|the_cpu_0|W_wr_data[23]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datad => \inst|the_cpu_0|W_alu_result\(23),
	combout => \inst|the_cpu_0|W_wr_data[23]~24_combout\);

\inst|the_cpu_0|R_src1[22]~88\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src1~2_combout\,
	datab => \inst|the_cpu_0|E_valid~regout\,
	datac => \inst|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(22),
	combout => \inst|the_cpu_0|R_src1[22]~88_combout\);

\inst|the_cpu_0|E_src1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src1[22]~88_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(22));

\inst|the_cpu_0|E_src2[22]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datab => \inst|the_cpu_0|D_iw\(21),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(22),
	combout => \inst|the_cpu_0|E_src2[22]~6_combout\);

\inst|the_cpu_0|E_src2[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_src2[22]~6_combout\,
	sdata => \inst|the_cpu_0|D_iw\(12),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|R_src2_hi~0_combout\,
	sload => \inst|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(22));

\inst|the_cpu_0|E_logic_result[22]~192\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_logic_op\(1),
	datab => \inst|the_cpu_0|E_src1\(22),
	datac => \inst|the_cpu_0|R_logic_op\(0),
	datad => \inst|the_cpu_0|E_src2\(22),
	combout => \inst|the_cpu_0|E_logic_result[22]~192_combout\);

\inst|the_cpu_0|E_alu_result[22]~185\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result[29]~15_combout\,
	datab => \inst|the_cpu_0|W_alu_result[29]~14_combout\,
	datac => \inst|the_cpu_0|E_logic_result[22]~192_combout\,
	datad => \inst|the_cpu_0|Add2~44_combout\,
	combout => \inst|the_cpu_0|E_alu_result[22]~185_combout\);

\inst|the_cpu_0|E_alu_result[22]~186\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(22),
	datab => \inst|the_cpu_0|W_alu_result[29]~14_combout\,
	datac => \inst|the_cpu_0|E_alu_result[22]~185_combout\,
	datad => \inst|the_cpu_0|Add1~44_combout\,
	combout => \inst|the_cpu_0|E_alu_result[22]~186_combout\);

\inst|the_cpu_0|E_alu_result[22]~211\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datab => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|E_alu_result[22]~186_combout\,
	combout => \inst|the_cpu_0|E_alu_result[22]~211_combout\);

\inst|the_cpu_0|W_alu_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_alu_result[22]~211_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(22));

\inst|the_cpu_0|W_wr_data[22]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datad => \inst|the_cpu_0|W_alu_result\(22),
	combout => \inst|the_cpu_0|W_wr_data[22]~25_combout\);

\inst|the_cpu_0|E_src2[21]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datab => \inst|the_cpu_0|D_iw\(21),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(21),
	combout => \inst|the_cpu_0|E_src2[21]~5_combout\);

\inst|the_cpu_0|E_src2[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_src2[21]~5_combout\,
	sdata => \inst|the_cpu_0|D_iw\(11),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|R_src2_hi~0_combout\,
	sload => \inst|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(21));

\inst|the_cpu_0|E_logic_result[21]~190\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_logic_op\(1),
	datab => \inst|the_cpu_0|E_src2\(21),
	datac => \inst|the_cpu_0|R_logic_op\(0),
	datad => \inst|the_cpu_0|E_src1\(21),
	combout => \inst|the_cpu_0|E_logic_result[21]~190_combout\);

\inst|the_cpu_0|E_alu_result[21]~187\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result[29]~15_combout\,
	datab => \inst|the_cpu_0|Add2~42_combout\,
	datac => \inst|the_cpu_0|W_alu_result[29]~14_combout\,
	datad => \inst|the_cpu_0|Add1~42_combout\,
	combout => \inst|the_cpu_0|E_alu_result[21]~187_combout\);

\inst|the_cpu_0|E_shift_rot_result_nxt[22]~60\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(21),
	datab => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \inst|the_cpu_0|E_shift_rot_result\(23),
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[22]~60_combout\);

\inst|the_cpu_0|E_shift_rot_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[22]~60_combout\,
	sdata => \inst|the_cpu_0|E_src1\(22),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(22));

\inst|the_cpu_0|E_shift_rot_result_nxt[21]~61\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(20),
	datab => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \inst|the_cpu_0|E_shift_rot_result\(22),
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[21]~61_combout\);

\inst|the_cpu_0|E_shift_rot_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[21]~61_combout\,
	sdata => \inst|the_cpu_0|E_src1\(21),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(21));

\inst|the_cpu_0|E_alu_result[21]~188\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result[29]~15_combout\,
	datab => \inst|the_cpu_0|E_logic_result[21]~190_combout\,
	datac => \inst|the_cpu_0|E_alu_result[21]~187_combout\,
	datad => \inst|the_cpu_0|E_shift_rot_result\(21),
	combout => \inst|the_cpu_0|E_alu_result[21]~188_combout\);

\inst|the_cpu_0|E_alu_result[21]~212\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datad => \inst|the_cpu_0|E_alu_result[21]~188_combout\,
	combout => \inst|the_cpu_0|E_alu_result[21]~212_combout\);

\inst|the_cpu_0|W_alu_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_alu_result[21]~212_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(21));

\inst|the_cpu_0|W_wr_data[21]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datab => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datac => \inst|the_cpu_0|W_alu_result\(21),
	combout => \inst|the_cpu_0|W_wr_data[21]~26_combout\);

\inst|the_cpu_0|R_src1[19]~91\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src1~2_combout\,
	datab => \inst|the_cpu_0|E_valid~regout\,
	datac => \inst|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(19),
	combout => \inst|the_cpu_0|R_src1[19]~91_combout\);

\inst|the_cpu_0|E_src1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src1[19]~91_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(19));

\inst|the_cpu_0|E_shift_rot_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[19]~63_combout\,
	sdata => \inst|the_cpu_0|E_src1\(19),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(19));

\inst|the_cpu_0|E_shift_rot_result_nxt[20]~62\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(21),
	datab => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \inst|the_cpu_0|E_shift_rot_result\(19),
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[20]~62_combout\);

\inst|the_cpu_0|E_shift_rot_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[20]~62_combout\,
	sdata => \inst|the_cpu_0|E_src1\(20),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(20));

\inst|the_cpu_0|E_alu_result[20]~190\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_alu_result[20]~189_combout\,
	datab => \inst|the_cpu_0|E_shift_rot_result\(20),
	datac => \inst|the_cpu_0|W_alu_result[29]~14_combout\,
	datad => \inst|the_cpu_0|Add1~40_combout\,
	combout => \inst|the_cpu_0|E_alu_result[20]~190_combout\);

\inst|the_cpu_0|E_alu_result[20]~213\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datad => \inst|the_cpu_0|E_alu_result[20]~190_combout\,
	combout => \inst|the_cpu_0|E_alu_result[20]~213_combout\);

\inst|the_cpu_0|W_alu_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_alu_result[20]~213_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(20));

\inst|the_cpu_0|W_wr_data[20]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datab => \inst|the_cpu_0|W_alu_result\(20),
	datac => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	combout => \inst|the_cpu_0|W_wr_data[20]~27_combout\);

\inst|the_cpu_0|E_src2[19]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datab => \inst|the_cpu_0|D_iw\(21),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(19),
	combout => \inst|the_cpu_0|E_src2[19]~3_combout\);

\inst|the_cpu_0|E_src2[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_src2[19]~3_combout\,
	sdata => \inst|the_cpu_0|D_iw\(9),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|R_src2_hi~0_combout\,
	sload => \inst|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(19));

\inst|the_cpu_0|E_alu_result[19]~191\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|Add1~38_combout\,
	datab => \inst|the_cpu_0|W_alu_result[29]~15_combout\,
	datac => \inst|the_cpu_0|W_alu_result[29]~14_combout\,
	datad => \inst|the_cpu_0|Add2~38_combout\,
	combout => \inst|the_cpu_0|E_alu_result[19]~191_combout\);

\inst|the_cpu_0|E_logic_result[19]~184\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(19),
	datab => \inst|the_cpu_0|E_src1\(19),
	datac => \inst|the_cpu_0|R_logic_op\(0),
	datad => \inst|the_cpu_0|R_logic_op\(1),
	combout => \inst|the_cpu_0|E_logic_result[19]~184_combout\);

\inst|the_cpu_0|E_alu_result[19]~192\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(19),
	datab => \inst|the_cpu_0|W_alu_result[29]~15_combout\,
	datac => \inst|the_cpu_0|E_alu_result[19]~191_combout\,
	datad => \inst|the_cpu_0|E_logic_result[19]~184_combout\,
	combout => \inst|the_cpu_0|E_alu_result[19]~192_combout\);

\inst|the_cpu_0|E_alu_result[19]~214\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datad => \inst|the_cpu_0|E_alu_result[19]~192_combout\,
	combout => \inst|the_cpu_0|E_alu_result[19]~214_combout\);

\inst|the_cpu_0|W_alu_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_alu_result[19]~214_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(19));

\inst|the_cpu_0|W_wr_data[19]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datab => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|W_alu_result\(19),
	combout => \inst|the_cpu_0|W_wr_data[19]~28_combout\);

\inst|the_cpu_0|R_src1[17]~93\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src1~2_combout\,
	datab => \inst|the_cpu_0|E_valid~regout\,
	datac => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(17),
	datad => \inst|the_cpu_0|R_ctrl_jmp_direct~regout\,
	combout => \inst|the_cpu_0|R_src1[17]~93_combout\);

\inst|the_cpu_0|E_src1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src1[17]~93_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(17));

\inst|the_cpu_0|E_shift_rot_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[17]~50_combout\,
	sdata => \inst|the_cpu_0|E_src1\(17),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(17));

\inst|the_cpu_0|E_shift_rot_result_nxt[18]~52\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(19),
	datab => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \inst|the_cpu_0|E_shift_rot_result\(17),
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[18]~52_combout\);

\inst|the_cpu_0|R_src1[18]~92\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src1~2_combout\,
	datab => \inst|the_cpu_0|E_valid~regout\,
	datac => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(18),
	datad => \inst|the_cpu_0|R_ctrl_jmp_direct~regout\,
	combout => \inst|the_cpu_0|R_src1[18]~92_combout\);

\inst|the_cpu_0|E_src1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src1[18]~92_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(18));

\inst|the_cpu_0|E_shift_rot_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[18]~52_combout\,
	sdata => \inst|the_cpu_0|E_src1\(18),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(18));

\inst|the_cpu_0|E_logic_result[18]~179\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_logic_op\(1),
	datab => \inst|the_cpu_0|E_src1\(18),
	datac => \inst|the_cpu_0|R_logic_op\(0),
	datad => \inst|the_cpu_0|E_src2\(18),
	combout => \inst|the_cpu_0|E_logic_result[18]~179_combout\);

\inst|the_cpu_0|E_alu_result[18]~193\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result[29]~14_combout\,
	datab => \inst|the_cpu_0|W_alu_result[29]~15_combout\,
	datac => \inst|the_cpu_0|E_logic_result[18]~179_combout\,
	datad => \inst|the_cpu_0|Add2~36_combout\,
	combout => \inst|the_cpu_0|E_alu_result[18]~193_combout\);

\inst|the_cpu_0|E_alu_result[18]~194\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result[29]~14_combout\,
	datab => \inst|the_cpu_0|E_shift_rot_result\(18),
	datac => \inst|the_cpu_0|Add1~36_combout\,
	datad => \inst|the_cpu_0|E_alu_result[18]~193_combout\,
	combout => \inst|the_cpu_0|E_alu_result[18]~194_combout\);

\inst|the_cpu_0|E_alu_result[18]~215\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datac => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datad => \inst|the_cpu_0|E_alu_result[18]~194_combout\,
	combout => \inst|the_cpu_0|E_alu_result[18]~215_combout\);

\inst|the_cpu_0|W_alu_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_alu_result[18]~215_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(18));

\inst|the_cpu_0|W_wr_data[18]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datac => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datad => \inst|the_cpu_0|W_alu_result\(18),
	combout => \inst|the_cpu_0|W_wr_data[18]~29_combout\);

\inst|the_cpu_0|E_st_data[18]~43\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|D_iw\(4),
	datac => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(2),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(18),
	combout => \inst|the_cpu_0|E_st_data[18]~43_combout\);

\inst|the_cpu_0|d_writedata[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_st_data[18]~43_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(18));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~220\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(20),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(17),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~220_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~220_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(17));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~134\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(17),
	datac => \sld_hub_inst|irf_reg[1][1]~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(17),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~134_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~149\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(18),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~149_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~149_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(18));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~136\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(18),
	datac => \sld_hub_inst|irf_reg[1][1]~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(18),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~136_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~137\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(20),
	datab => \sld_hub_inst|irf_reg[1][0]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~136_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~137_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~137_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[27]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(19));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~135\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~134_combout\,
	datac => \sld_hub_inst|irf_reg[1][0]~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(19),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~135_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~135_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[27]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(18));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~135\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(16),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~135_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~135_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(16));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~109\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(16),
	datac => \sld_hub_inst|irf_reg[1][1]~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(16),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~109_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~110\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|irf_reg[1][0]~regout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(18),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~109_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~110_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~110_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[27]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(17));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[17]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(17),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[17]~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[17]~feeder_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(17));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~218\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(17),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(14),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~218_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~218_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(14));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~217\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(16),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(13),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~217_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~217_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(13));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[11]~198\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(11),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[11]~198_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~152\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(13),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~152_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~152_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(13));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~140\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(13),
	datac => \sld_hub_inst|irf_reg[1][1]~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(13),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~140_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~141\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(15),
	datab => \sld_hub_inst|irf_reg[1][0]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~140_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~141_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~141_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[4]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(14));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(14),
	sload => VCC,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(14));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[11]~198_combout\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(14),
	sload => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(11));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[12]~197\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cfgdout[12]~8_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(12),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[12]~197_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~153\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(15),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~153_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~153_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(15));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~142\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(15),
	datab => \sld_hub_inst|irf_reg[1][1]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(15),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~142_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~143\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|irf_reg[1][0]~regout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~142_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(17),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~143_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~143_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[27]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(16));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[15]~85\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.010~regout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(16),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[15]~85_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~154\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(14),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~154_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~154_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(14));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~144\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(14),
	datac => \sld_hub_inst|irf_reg[1][1]~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(14),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~144_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~145\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|irf_reg[1][0]~regout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(15),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~144_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~145_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[15]~85_combout\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~145_combout\,
	sload => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(15));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[15]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(15),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(15));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[12]~197_combout\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(15),
	sload => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[12]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(12));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~146\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(12),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(12),
	datad => \sld_hub_inst|irf_reg[1][1]~regout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~146_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~147\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(14),
	datab => \sld_hub_inst|irf_reg[1][0]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~146_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~147_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~147_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[4]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(13));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(13),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(13));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[10]~201_combout\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(13),
	sload => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(10));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[9]~199\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~0_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(9),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[9]~199_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~156\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(11),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~156_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~156_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(11));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~148\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sld_hub_inst|irf_reg[1][1]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(11),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(11),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~148_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~149\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(13),
	datab => \sld_hub_inst|irf_reg[1][0]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~148_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~149_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~149_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[4]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(12));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(12),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(12));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[9]~199_combout\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(12),
	sload => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(9));

\inst|the_cpu_0|F_iw[21]~92\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(21),
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	combout => \inst|the_cpu_0|F_iw[21]~92_combout\);

\inst|the_cpu_0|F_iw[21]~93\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2_combout\,
	datab => \inst|the_cpu_0|hbreak_req~4_combout\,
	datac => \inst|the_cpu_0|F_iw[21]~92_combout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(21),
	combout => \inst|the_cpu_0|F_iw[21]~93_combout\);

\inst|the_cpu_0|D_iw[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[21]~93_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(21));

\inst|the_cpu_0|E_src2[16]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datab => \inst|the_cpu_0|D_iw\(21),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(16),
	combout => \inst|the_cpu_0|E_src2[16]~0_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[6]~48\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(6),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[6]~48_combout\);

\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[0]~5_combout\ = \inst|the_cpu_0|d_byteenable\(0) # \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1~combout\ & 
-- !\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend\(1) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|d_byteenable\(0),
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1~combout\,
	datac => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\,
	datad => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend\(1),
	combout => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_byteenable[0]~5_combout\);

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "led_nios_cpu:inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_f3c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst|the_onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portabyteenamasks => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

\inst|the_cpu_0|F_iw[6]~88\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|i_read~regout\,
	datab => \inst|the_cpu_0|F_pc\(11),
	datac => \inst|the_cpu_0|F_pc\(10),
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6),
	combout => \inst|the_cpu_0|F_iw[6]~88_combout\);

\inst|the_cpu_0|F_iw[6]~89\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|hbreak_req~4_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[6]~48_combout\,
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datad => \inst|the_cpu_0|F_iw[6]~88_combout\,
	combout => \inst|the_cpu_0|F_iw[6]~89_combout\);

\inst|the_cpu_0|D_iw[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[6]~89_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(6));

\inst|the_cpu_0|E_src2[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_src2[16]~0_combout\,
	sdata => \inst|the_cpu_0|D_iw\(6),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|R_src2_hi~0_combout\,
	sload => \inst|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(16));

\inst|the_cpu_0|R_src1[16]~94\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src1~2_combout\,
	datab => \inst|the_cpu_0|E_valid~regout\,
	datac => \inst|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(16),
	combout => \inst|the_cpu_0|R_src1[16]~94_combout\);

\inst|the_cpu_0|E_src1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src1[16]~94_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(16));

\inst|the_cpu_0|E_logic_result[16]~180\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_logic_op\(0),
	datab => \inst|the_cpu_0|E_src1\(16),
	datac => \inst|the_cpu_0|E_src2\(16),
	datad => \inst|the_cpu_0|R_logic_op\(1),
	combout => \inst|the_cpu_0|E_logic_result[16]~180_combout\);

\inst|the_cpu_0|E_alu_result[16]~197\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result[29]~14_combout\,
	datab => \inst|the_cpu_0|W_alu_result[29]~15_combout\,
	datac => \inst|the_cpu_0|Add2~32_combout\,
	datad => \inst|the_cpu_0|E_logic_result[16]~180_combout\,
	combout => \inst|the_cpu_0|E_alu_result[16]~197_combout\);

\inst|the_cpu_0|E_alu_result[16]~198\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(16),
	datab => \inst|the_cpu_0|Add1~32_combout\,
	datac => \inst|the_cpu_0|E_alu_result[16]~197_combout\,
	datad => \inst|the_cpu_0|W_alu_result[29]~14_combout\,
	combout => \inst|the_cpu_0|E_alu_result[16]~198_combout\);

\inst|the_cpu_0|E_alu_result[16]~217\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datac => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datad => \inst|the_cpu_0|E_alu_result[16]~198_combout\,
	combout => \inst|the_cpu_0|E_alu_result[16]~217_combout\);

\inst|the_cpu_0|W_alu_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_alu_result[16]~217_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(16));

\inst|the_cpu_0|W_wr_data[16]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datac => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datad => \inst|the_cpu_0|W_alu_result\(16),
	combout => \inst|the_cpu_0|W_wr_data[16]~31_combout\);

\inst|the_cpu_0|d_writedata[31]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|Equal133~0_combout\,
	datab => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(7),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(15),
	combout => \inst|the_cpu_0|d_writedata[31]~4_combout\);

\inst|the_cpu_0|d_writedata[15]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|d_writedata[31]~4_combout\,
	combout => \inst|the_cpu_0|d_writedata[15]~feeder_combout\);

\inst|the_cpu_0|d_writedata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|d_writedata[15]~feeder_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(15));

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~140_combout\ = \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\ # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\ & 
-- \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(8) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(8),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~140_combout\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~141_combout\ = !\inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\ & \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~140_combout\ & 
-- (\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datab => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\,
	datac => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~140_combout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(8),
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~141_combout\);

\inst|the_cpu_0|av_ld_byte1_data[0]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datab => \inst|the_cpu_0|av_fill_bit~0_combout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[8]~141_combout\,
	combout => \inst|the_cpu_0|av_ld_byte1_data[0]~13_combout\);

\inst|the_cpu_0|av_ld_byte1_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte1_data[0]~13_combout\,
	sdata => \inst|the_cpu_0|av_ld_byte2_data\(0),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \inst|the_cpu_0|av_ld_byte1_data_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte1_data\(0));

\inst|the_cpu_0|d_writedata[30]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(6),
	datab => \inst|the_cpu_0|Equal133~0_combout\,
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(14),
	combout => \inst|the_cpu_0|d_writedata[30]~3_combout\);

\inst|the_cpu_0|d_writedata[14]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|d_writedata[30]~3_combout\,
	combout => \inst|the_cpu_0|d_writedata[14]~feeder_combout\);

\inst|the_cpu_0|d_writedata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|d_writedata[14]~feeder_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(14));

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~156_combout\ = \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\ # 
-- \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(14) & !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\ # 
-- !\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(14),
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~156_combout\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~157_combout\ = !\inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\ & \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~156_combout\ & 
-- (\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datab => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\,
	datac => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~156_combout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14),
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~157_combout\);

\inst|the_cpu_0|av_ld_byte1_data[6]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datab => \inst|the_cpu_0|av_fill_bit~0_combout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[14]~157_combout\,
	combout => \inst|the_cpu_0|av_ld_byte1_data[6]~15_combout\);

\inst|the_cpu_0|av_ld_byte1_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte1_data[6]~15_combout\,
	sdata => \inst|the_cpu_0|av_ld_byte2_data\(6),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \inst|the_cpu_0|av_ld_byte1_data_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte1_data\(6));

\inst|the_cpu_0|av_ld_byte0_data_nxt[6]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[6]~48_combout\,
	datac => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(6),
	combout => \inst|the_cpu_0|av_ld_byte0_data_nxt[6]~23_combout\);

\inst|the_cpu_0|av_ld_byte0_data_nxt[6]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_byte0_data_nxt[7]~20_combout\,
	datab => \inst|the_cpu_0|av_ld_byte1_data\(6),
	datac => \inst|the_cpu_0|av_ld_rshift8~1_combout\,
	datad => \inst|the_cpu_0|av_ld_byte0_data_nxt[6]~23_combout\,
	combout => \inst|the_cpu_0|av_ld_byte0_data_nxt[6]~24_combout\);

\inst|the_cpu_0|av_ld_byte0_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte0_data_nxt[6]~24_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte0_data\(6));

\inst|the_cpu_0|E_src1[12]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(16),
	datab => \inst|the_cpu_0|R_src1~3_combout\,
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(12),
	combout => \inst|the_cpu_0|E_src1[12]~3_combout\);

\inst|the_cpu_0|F_pc_plus_one[9]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|F_pc\(9),
	datad => VCC,
	cin => \inst|the_cpu_0|F_pc_plus_one[8]~17\,
	combout => \inst|the_cpu_0|F_pc_plus_one[9]~18_combout\,
	cout => \inst|the_cpu_0|F_pc_plus_one[9]~19\);

\inst|the_cpu_0|F_pc_plus_one[10]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|F_pc\(10),
	datad => VCC,
	cin => \inst|the_cpu_0|F_pc_plus_one[9]~19\,
	combout => \inst|the_cpu_0|F_pc_plus_one[10]~20_combout\,
	cout => \inst|the_cpu_0|F_pc_plus_one[10]~21\);

\inst|the_cpu_0|E_src1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_src1[12]~3_combout\,
	sdata => \inst|the_cpu_0|F_pc_plus_one[10]~20_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|R_src1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(12));

\inst|the_cpu_0|E_shift_rot_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[12]~32_combout\,
	sdata => \inst|the_cpu_0|E_src1\(12),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(12));

\inst|the_cpu_0|E_shift_rot_result_nxt[11]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datab => \inst|the_cpu_0|E_shift_rot_result\(12),
	datad => \inst|the_cpu_0|E_shift_rot_result\(10),
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[11]~34_combout\);

\inst|the_cpu_0|E_shift_rot_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[11]~34_combout\,
	sdata => \inst|the_cpu_0|E_src1\(11),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(11));

\inst|the_cpu_0|E_shift_rot_result_nxt[10]~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(9),
	datab => \inst|the_cpu_0|E_shift_rot_result\(11),
	datad => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[10]~35_combout\);

\inst|the_cpu_0|E_shift_rot_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[10]~35_combout\,
	sdata => \inst|the_cpu_0|E_src1\(10),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(10));

\inst|the_cpu_0|E_shift_rot_result_nxt[9]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(8),
	datab => \inst|the_cpu_0|E_shift_rot_result\(10),
	datad => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[9]~36_combout\);

\inst|the_cpu_0|E_shift_rot_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[9]~36_combout\,
	sdata => \inst|the_cpu_0|E_src1\(9),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(9));

\inst|the_cpu_0|W_alu_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|W_alu_result[9]~6_combout\,
	sdata => \inst|the_cpu_0|E_shift_rot_result\(9),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|E_alu_result~0_combout\,
	sload => \inst|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(9));

\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~17_combout\ = \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\ & (\inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\ & 
-- (\inst|the_cpu_0|W_alu_result\(9)) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\ & \inst|the_cpu_0|F_pc\(7)) # !\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\ & 
-- \inst|the_cpu_0|F_pc\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|F_pc\(7),
	datab => \inst|the_cpu_0|W_alu_result\(9),
	datac => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\,
	datad => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\,
	combout => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~17_combout\);

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "led_nios_cpu:inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_f3c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst|the_onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portabyteenamasks => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~142_combout\ = \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\ # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\ & 
-- \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(13) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(13),
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~142_combout\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~143_combout\ = !\inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\ & \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~142_combout\ & 
-- (\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datab => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\,
	datac => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13),
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~142_combout\,
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~143_combout\);

\inst|the_cpu_0|av_ld_byte1_data[5]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datab => \inst|the_cpu_0|av_fill_bit~0_combout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[13]~143_combout\,
	combout => \inst|the_cpu_0|av_ld_byte1_data[5]~9_combout\);

\inst|the_cpu_0|av_ld_byte1_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte1_data[5]~9_combout\,
	sdata => \inst|the_cpu_0|av_ld_byte2_data\(5),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \inst|the_cpu_0|av_ld_byte1_data_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte1_data\(5));

\inst|the_cpu_0|av_ld_byte0_data_nxt[5]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[5]~45_combout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5),
	combout => \inst|the_cpu_0|av_ld_byte0_data_nxt[5]~25_combout\);

\inst|the_cpu_0|av_ld_byte0_data_nxt[5]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_byte0_data_nxt[7]~20_combout\,
	datab => \inst|the_cpu_0|av_ld_byte1_data\(5),
	datac => \inst|the_cpu_0|av_ld_rshift8~1_combout\,
	datad => \inst|the_cpu_0|av_ld_byte0_data_nxt[5]~25_combout\,
	combout => \inst|the_cpu_0|av_ld_byte0_data_nxt[5]~26_combout\);

\inst|the_cpu_0|av_ld_byte0_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte0_data_nxt[5]~26_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte0_data\(5));

\inst|the_cpu_0|d_writedata[29]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|Equal133~0_combout\,
	datab => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(13),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(5),
	combout => \inst|the_cpu_0|d_writedata[29]~2_combout\);

\inst|the_cpu_0|d_writedata[13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|the_cpu_0|d_writedata[29]~2_combout\,
	combout => \inst|the_cpu_0|d_writedata[13]~feeder_combout\);

\inst|the_cpu_0|d_writedata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|d_writedata[13]~feeder_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(13));

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~134_combout\ = \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\ # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\ & 
-- \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(12) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(12),
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~134_combout\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~135_combout\ = !\inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\ & \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~134_combout\ & 
-- (\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12),
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datac => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~134_combout\,
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~135_combout\);

\inst|the_cpu_0|av_ld_byte1_data[4]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datab => \inst|the_cpu_0|av_fill_bit~0_combout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[12]~135_combout\,
	combout => \inst|the_cpu_0|av_ld_byte1_data[4]~10_combout\);

\inst|the_cpu_0|av_ld_byte1_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte1_data[4]~10_combout\,
	sdata => \inst|the_cpu_0|av_ld_byte2_data\(4),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \inst|the_cpu_0|av_ld_byte1_data_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte1_data\(4));

\inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[4]~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(4),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[4]~46_combout\);

\inst|the_cpu_0|av_ld_byte0_data_nxt[4]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datac => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[4]~46_combout\,
	combout => \inst|the_cpu_0|av_ld_byte0_data_nxt[4]~27_combout\);

\inst|the_cpu_0|av_ld_byte0_data_nxt[4]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_byte0_data_nxt[7]~20_combout\,
	datab => \inst|the_cpu_0|av_ld_byte1_data\(4),
	datac => \inst|the_cpu_0|av_ld_rshift8~1_combout\,
	datad => \inst|the_cpu_0|av_ld_byte0_data_nxt[4]~27_combout\,
	combout => \inst|the_cpu_0|av_ld_byte0_data_nxt[4]~28_combout\);

\inst|the_cpu_0|av_ld_byte0_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte0_data_nxt[4]~28_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte0_data\(4));

\inst|the_cpu_0|d_writedata[28]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|Equal133~0_combout\,
	datab => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(12),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(4),
	combout => \inst|the_cpu_0|d_writedata[28]~1_combout\);

\inst|the_cpu_0|d_writedata[12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|the_cpu_0|d_writedata[28]~1_combout\,
	combout => \inst|the_cpu_0|d_writedata[12]~feeder_combout\);

\inst|the_cpu_0|d_writedata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|d_writedata[12]~feeder_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(12));

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~132_combout\ = \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\ # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\ & 
-- \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(11) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(11),
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~132_combout\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~133_combout\ = !\inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\ & \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~132_combout\ & 
-- (\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\,
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datac => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~132_combout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11),
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~133_combout\);

\inst|the_cpu_0|av_ld_byte1_data[3]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_fill_bit~0_combout\,
	datab => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[11]~133_combout\,
	combout => \inst|the_cpu_0|av_ld_byte1_data[3]~8_combout\);

\inst|the_cpu_0|av_ld_byte1_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte1_data[3]~8_combout\,
	sdata => \inst|the_cpu_0|av_ld_byte2_data\(3),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \inst|the_cpu_0|av_ld_byte1_data_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte1_data\(3));

\inst|the_cpu_0|av_ld_byte0_data_nxt[3]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_rshift8~0_combout\,
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datac => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3),
	combout => \inst|the_cpu_0|av_ld_byte0_data_nxt[3]~8_combout\);

\inst|the_cpu_0|av_ld_byte0_data_nxt[3]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\,
	datab => \inst|the_pio_0|always0~2_combout\,
	datac => \inst|the_pio_0|data_out\(3),
	datad => \inst|the_cpu_0|av_ld_byte0_data_nxt[3]~8_combout\,
	combout => \inst|the_cpu_0|av_ld_byte0_data_nxt[3]~9_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_single_step_mode~regout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~2_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~38_combout\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~3_combout\ = \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~38_combout\ # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\ & 
-- \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(3) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~38_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(3),
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~3_combout\);

\inst|the_cpu_0|av_ld_byte0_data_nxt[3]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_rshift8~1_combout\,
	datab => \inst|the_cpu_0|av_ld_byte1_data\(3),
	datac => \inst|the_cpu_0|av_ld_byte0_data_nxt[3]~9_combout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~3_combout\,
	combout => \inst|the_cpu_0|av_ld_byte0_data_nxt[3]~10_combout\);

\inst|the_cpu_0|av_ld_byte0_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte0_data_nxt[3]~10_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte0_data\(3));

\inst|the_cpu_0|d_writedata[26]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|Equal133~0_combout\,
	datac => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(2),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(10),
	combout => \inst|the_cpu_0|d_writedata[26]~7_combout\);

\inst|the_cpu_0|d_writedata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|d_writedata[26]~7_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(10));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~221\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(11),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(8),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~221_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~221_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(8));

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~150_combout\ = \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\ # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\ & 
-- \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(18) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(18),
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~150_combout\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~151_combout\ = !\inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\ & \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~150_combout\ & 
-- (\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datab => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\,
	datac => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~150_combout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(18),
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~151_combout\);

\inst|the_cpu_0|av_ld_byte2_data[2]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datab => \inst|the_cpu_0|av_fill_bit~0_combout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[18]~151_combout\,
	combout => \inst|the_cpu_0|av_ld_byte2_data[2]~3_combout\);

\inst|the_cpu_0|av_ld_byte2_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte2_data[2]~3_combout\,
	sdata => \inst|the_cpu_0|av_ld_byte3_data\(2),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte2_data\(2));

\inst|the_cpu_0|av_ld_byte1_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte1_data[2]~11_combout\,
	sdata => \inst|the_cpu_0|av_ld_byte2_data\(2),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \inst|the_cpu_0|av_ld_byte1_data_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte1_data\(2));

\inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_go~regout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~2_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~42_combout\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~2_combout\ = \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~42_combout\ # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\ & 
-- \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(2) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(2),
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~42_combout\,
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~2_combout\);

\inst|the_pio_0|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \inst|the_cpu_0|d_writedata\(2),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|the_pio_0|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_pio_0|data_out\(2));

\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "led_nios_cpu:inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_f3c1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst|the_onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

\inst|the_cpu_0|av_ld_byte0_data_nxt[2]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_rshift8~0_combout\,
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datac => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2),
	combout => \inst|the_cpu_0|av_ld_byte0_data_nxt[2]~11_combout\);

\inst|the_cpu_0|av_ld_byte0_data_nxt[2]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\,
	datab => \inst|the_pio_0|always0~2_combout\,
	datac => \inst|the_pio_0|data_out\(2),
	datad => \inst|the_cpu_0|av_ld_byte0_data_nxt[2]~11_combout\,
	combout => \inst|the_cpu_0|av_ld_byte0_data_nxt[2]~12_combout\);

\inst|the_cpu_0|av_ld_byte0_data_nxt[2]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_rshift8~1_combout\,
	datab => \inst|the_cpu_0|av_ld_byte1_data\(2),
	datac => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~2_combout\,
	datad => \inst|the_cpu_0|av_ld_byte0_data_nxt[2]~12_combout\,
	combout => \inst|the_cpu_0|av_ld_byte0_data_nxt[2]~13_combout\);

\inst|the_cpu_0|av_ld_byte0_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte0_data_nxt[2]~13_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte0_data\(2));

\inst|the_cpu_0|R_src1[1]~76\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src1~2_combout\,
	datab => \inst|the_cpu_0|E_valid~regout\,
	datac => \inst|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(1),
	combout => \inst|the_cpu_0|R_src1[1]~76_combout\);

\inst|the_cpu_0|E_src1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src1[1]~76_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(1));

\inst|the_cpu_0|E_shift_rot_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[1]~45_combout\,
	sdata => \inst|the_cpu_0|E_src1\(1),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(1));

\inst|the_cpu_0|E_shift_rot_result_nxt[0]~47\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datab => \inst|the_cpu_0|E_shift_rot_result\(1),
	datad => \inst|the_cpu_0|E_shift_rot_fill_bit~1_combout\,
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[0]~47_combout\);

\inst|the_cpu_0|E_shift_rot_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[0]~47_combout\,
	sdata => \inst|the_cpu_0|E_src1\(0),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(0));

\inst|the_cpu_0|W_alu_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|W_alu_result[0]~13_combout\,
	sdata => \inst|the_cpu_0|E_shift_rot_result\(0),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|E_alu_result~0_combout\,
	sload => \inst|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(0));

\inst|the_cpu_0|av_ld_rshift8~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result\(1),
	datab => \inst|the_cpu_0|av_ld_align_cycle\(0),
	datac => \inst|the_cpu_0|av_ld_align_cycle\(1),
	datad => \inst|the_cpu_0|W_alu_result\(0),
	combout => \inst|the_cpu_0|av_ld_rshift8~0_combout\);

\inst|the_cpu_0|av_ld_rshift8~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datad => \inst|the_cpu_0|av_ld_rshift8~0_combout\,
	combout => \inst|the_cpu_0|av_ld_rshift8~1_combout\);

\inst|the_pio_0|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \inst|the_cpu_0|d_writedata\(1),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|the_pio_0|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_pio_0|data_out\(1));

\inst|the_cpu_0|av_ld_byte0_data_nxt[1]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datac => \inst|the_cpu_0|av_ld_rshift8~0_combout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1),
	combout => \inst|the_cpu_0|av_ld_byte0_data_nxt[1]~14_combout\);

\inst|the_cpu_0|av_ld_byte0_data_nxt[1]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\,
	datab => \inst|the_pio_0|always0~2_combout\,
	datac => \inst|the_pio_0|data_out\(1),
	datad => \inst|the_cpu_0|av_ld_byte0_data_nxt[1]~14_combout\,
	combout => \inst|the_cpu_0|av_ld_byte0_data_nxt[1]~15_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~regout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~2_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~44_combout\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~1_combout\ = \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~44_combout\ # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\ & 
-- \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(1) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(1),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~44_combout\,
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~1_combout\);

\inst|the_cpu_0|av_ld_byte0_data_nxt[1]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_byte1_data\(1),
	datab => \inst|the_cpu_0|av_ld_rshift8~1_combout\,
	datac => \inst|the_cpu_0|av_ld_byte0_data_nxt[1]~15_combout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~1_combout\,
	combout => \inst|the_cpu_0|av_ld_byte0_data_nxt[1]~16_combout\);

\inst|the_cpu_0|av_ld_byte0_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte0_data_nxt[1]~16_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte0_data\(1));

\inst|the_cpu_0|d_writedata[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(4),
	combout => \inst|the_cpu_0|d_writedata[4]~feeder_combout\);

\inst|the_cpu_0|d_writedata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|d_writedata[4]~feeder_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(4));

\inst|the_cpu_0|F_iw[1]~56\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(1),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[1]~44_combout\,
	combout => \inst|the_cpu_0|F_iw[1]~56_combout\);

\inst|the_cpu_0|F_iw[1]~57\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(1),
	datab => \inst|the_cpu_0|hbreak_req~4_combout\,
	datac => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2_combout\,
	datad => \inst|the_cpu_0|F_iw[1]~56_combout\,
	combout => \inst|the_cpu_0|F_iw[1]~57_combout\);

\inst|the_cpu_0|D_iw[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[1]~57_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(1));

\inst|the_cpu_0|D_ctrl_alu_force_xor~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(3),
	datab => \inst|the_cpu_0|D_iw\(2),
	datac => \inst|the_cpu_0|D_iw\(5),
	datad => \inst|the_cpu_0|D_iw\(1),
	combout => \inst|the_cpu_0|D_ctrl_alu_force_xor~28_combout\);

\inst|the_cpu_0|D_ctrl_alu_force_xor~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(3),
	datab => \inst|the_cpu_0|D_iw\(2),
	datac => \inst|the_cpu_0|D_iw\(5),
	datad => \inst|the_cpu_0|D_iw\(1),
	combout => \inst|the_cpu_0|D_ctrl_alu_force_xor~27_combout\);

\inst|the_cpu_0|D_ctrl_alu_force_xor~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(0),
	datab => \inst|the_cpu_0|D_ctrl_alu_force_xor~28_combout\,
	datac => \inst|the_cpu_0|D_ctrl_alu_force_xor~27_combout\,
	datad => \inst|the_cpu_0|D_iw\(4),
	combout => \inst|the_cpu_0|D_ctrl_alu_force_xor~33_combout\);

\inst|the_cpu_0|D_logic_op_raw[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(14),
	datab => \inst|the_cpu_0|D_iw\(3),
	datac => \inst|the_cpu_0|Equal2~3_combout\,
	combout => \inst|the_cpu_0|D_logic_op_raw[0]~1_combout\);

\inst|the_cpu_0|D_logic_op[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_ctrl_alu_force_xor~31_combout\,
	datab => \inst|the_cpu_0|D_ctrl_alu_force_xor~33_combout\,
	datac => \inst|the_cpu_0|D_ctrl_alu_force_xor~32_combout\,
	datad => \inst|the_cpu_0|D_logic_op_raw[0]~1_combout\,
	combout => \inst|the_cpu_0|D_logic_op[0]~1_combout\);

\inst|the_cpu_0|R_logic_op[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|D_logic_op[0]~1_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_logic_op\(0));

\inst|the_cpu_0|E_logic_result[3]~170\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_logic_op\(1),
	datab => \inst|the_cpu_0|E_src2\(3),
	datac => \inst|the_cpu_0|R_logic_op\(0),
	datad => \inst|the_cpu_0|E_src1\(3),
	combout => \inst|the_cpu_0|E_logic_result[3]~170_combout\);

\inst|the_cpu_0|W_alu_result[3]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_logic~regout\,
	datab => \inst|the_cpu_0|F_pc[1]~26_combout\,
	datad => \inst|the_cpu_0|E_logic_result[3]~170_combout\,
	combout => \inst|the_cpu_0|W_alu_result[3]~0_combout\);

\inst|the_cpu_0|E_shift_rot_result_nxt[3]~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(4),
	datab => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \inst|the_cpu_0|E_shift_rot_result\(2),
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[3]~42_combout\);

\inst|the_cpu_0|E_shift_rot_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[3]~42_combout\,
	sdata => \inst|the_cpu_0|E_src1\(3),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(3));

\inst|the_cpu_0|W_alu_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|W_alu_result[3]~0_combout\,
	sdata => \inst|the_cpu_0|E_shift_rot_result\(3),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|E_alu_result~0_combout\,
	sload => \inst|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(3));

\inst|the_cpu_0|W_wr_data[3]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datad => \inst|the_cpu_0|W_alu_result\(3),
	combout => \inst|the_cpu_0|W_wr_data[3]~0_combout\);

\inst|the_cpu_0|d_writedata[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(2),
	combout => \inst|the_cpu_0|d_writedata[2]~feeder_combout\);

\inst|the_cpu_0|d_writedata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|d_writedata[2]~feeder_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(2));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~207\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(34),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(31),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~207_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~207_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(31));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~131\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sld_hub_inst|irf_reg[1][1]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(31),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(31),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~131_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~132\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|irf_reg[1][0]~regout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(33),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~131_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~132_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~132_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[27]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(32));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[32]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(32),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[32]~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[32]~feeder_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(32));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[8]~56_combout\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(32),
	sload => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(8));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~206\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(33),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(30),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~206_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~206_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(30));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux6~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(30),
	datac => \sld_hub_inst|irf_reg[1][1]~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(30),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux6~0_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux6~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|irf_reg[1][0]~regout\,
	datab => \sld_hub_inst|irf_reg[1][1]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(31),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux6~0_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux6~1_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[31]~83\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux6~1_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(31),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[31]~83_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[31]~83_combout\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(32),
	sload => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(31));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[31]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(31),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[31]~feeder_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(31));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[7]~54_combout\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(31),
	sload => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(7));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[9]~58\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[8]~57\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[9]~58_combout\,
	cout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[9]~59\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[33]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(33),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[33]~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[33]~feeder_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(33));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[9]~58_combout\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(33),
	sload => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(9));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[10]~60\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	cin => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[9]~59\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[10]~60_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[10]~60_combout\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(17),
	sload => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(3),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(4),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~1_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[29]~194\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(29),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|Equal0~1_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[29]~194_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[29]~194_combout\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(32),
	sload => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(29));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~129\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(29),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(29),
	datac => \sld_hub_inst|irf_reg[1][1]~regout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~129_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~130\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(31),
	datab => \sld_hub_inst|irf_reg[1][0]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~129_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~130_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~130_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[27]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(30));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(30),
	sload => VCC,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(30));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[6]~52_combout\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(30),
	sload => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(6));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~205\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(31),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(28),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~205_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~205_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(28));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~127\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(28),
	datab => \sld_hub_inst|irf_reg[1][1]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(28),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~127_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~128\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|irf_reg[1][0]~regout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~127_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(30),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~128_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~128_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[27]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(29));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~143\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(27),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~143_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~143_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(27));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~125\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sld_hub_inst|irf_reg[1][1]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(27),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(27),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~125_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~126\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|irf_reg[1][0]~regout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(29),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~125_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~126_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~126_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[27]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(28));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(28),
	sload => VCC,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(28));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~211\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(25),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(28),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~211_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~211_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(25));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~121\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sld_hub_inst|irf_reg[1][1]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(25),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(25),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~121_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~122\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(27),
	datab => \sld_hub_inst|irf_reg[1][0]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~121_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~122_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~122_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[27]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(26));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[26]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(26),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(26));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg[2]~44_combout\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(26),
	sload => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(2));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~202\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(3),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(0),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~202_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~202_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(0));

\inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[26]~41\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(26),
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[26]~41_combout\);

\inst|the_cpu_0|F_iw[26]~50\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|i_read~regout\,
	datab => \inst|the_cpu_0|F_pc\(10),
	datac => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(26),
	datad => \inst|the_cpu_0|F_pc\(11),
	combout => \inst|the_cpu_0|F_iw[26]~50_combout\);

\inst|the_cpu_0|F_iw[26]~51\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|hbreak_req~4_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[26]~41_combout\,
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datad => \inst|the_cpu_0|F_iw[26]~50_combout\,
	combout => \inst|the_cpu_0|F_iw[26]~51_combout\);

\inst|the_cpu_0|D_iw[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[26]~51_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(26));

\inst|the_cpu_0|R_src1[0]~77\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src1~2_combout\,
	datab => \inst|the_cpu_0|E_valid~regout\,
	datac => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(0),
	datad => \inst|the_cpu_0|R_ctrl_jmp_direct~regout\,
	combout => \inst|the_cpu_0|R_src1[0]~77_combout\);

\inst|the_cpu_0|E_src1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src1[0]~77_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(0));

\inst|the_cpu_0|Add1~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(1),
	datab => \inst|the_cpu_0|E_src2\(1),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~1\,
	combout => \inst|the_cpu_0|Add1~2_combout\,
	cout => \inst|the_cpu_0|Add1~3\);

\inst|the_cpu_0|E_arith_result[1]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|E_alu_sub~regout\,
	datac => \inst|the_cpu_0|Add2~2_combout\,
	datad => \inst|the_cpu_0|Add1~2_combout\,
	combout => \inst|the_cpu_0|E_arith_result[1]~5_combout\);

\inst|the_cpu_0|E_mem_byte_en[0]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_arith_result[0]~6_combout\,
	datab => \inst|the_cpu_0|D_iw\(3),
	datac => \inst|the_cpu_0|D_iw\(4),
	datad => \inst|the_cpu_0|E_arith_result[1]~5_combout\,
	combout => \inst|the_cpu_0|E_mem_byte_en[0]~18_combout\);

\inst|the_cpu_0|d_byteenable[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_mem_byte_en[0]~18_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_byteenable\(0));

\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[0]~4_combout\ = \inst|the_cpu_0|d_byteenable\(0) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~2_combout\,
	datad => \inst|the_cpu_0|d_byteenable\(0),
	combout => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_byteenable[0]~4_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[24]~39\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(24),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[24]~39_combout\);

\inst|the_cpu_0|F_iw[24]~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|i_read~regout\,
	datab => \inst|the_cpu_0|F_pc\(11),
	datac => \inst|the_cpu_0|F_pc\(10),
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(24),
	combout => \inst|the_cpu_0|F_iw[24]~46_combout\);

\inst|the_cpu_0|F_iw[24]~47\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datab => \inst|the_cpu_0|hbreak_req~4_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[24]~39_combout\,
	datad => \inst|the_cpu_0|F_iw[24]~46_combout\,
	combout => \inst|the_cpu_0|F_iw[24]~47_combout\);

\inst|the_cpu_0|D_iw[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[24]~47_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(24));

\inst|the_cpu_0|R_src2_lo[1]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datab => \inst|the_cpu_0|D_iw\(7),
	datac => \inst|the_cpu_0|R_src2_lo~0_combout\,
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(1),
	combout => \inst|the_cpu_0|R_src2_lo[1]~28_combout\);

\inst|the_cpu_0|E_src2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src2_lo[1]~28_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(1));

\inst|the_cpu_0|Add1~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(2),
	datab => \inst|the_cpu_0|E_src1\(2),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~3\,
	combout => \inst|the_cpu_0|Add1~4_combout\,
	cout => \inst|the_cpu_0|Add1~5\);

\inst|the_cpu_0|Add1~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(3),
	datab => \inst|the_cpu_0|E_src1\(3),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~5\,
	combout => \inst|the_cpu_0|Add1~6_combout\,
	cout => \inst|the_cpu_0|Add1~7\);

\inst|the_cpu_0|Add1~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(4),
	datab => \inst|the_cpu_0|E_src1\(4),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~7\,
	combout => \inst|the_cpu_0|Add1~8_combout\,
	cout => \inst|the_cpu_0|Add1~9\);

\inst|the_cpu_0|Add1~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(5),
	datab => \inst|the_cpu_0|E_src1\(5),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~9\,
	combout => \inst|the_cpu_0|Add1~10_combout\,
	cout => \inst|the_cpu_0|Add1~11\);

\inst|the_cpu_0|Add1~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(7),
	datab => \inst|the_cpu_0|E_src2\(7),
	datad => VCC,
	cin => \inst|the_cpu_0|Add1~13\,
	combout => \inst|the_cpu_0|Add1~14_combout\,
	cout => \inst|the_cpu_0|Add1~15\);

\inst|the_cpu_0|F_pc[6]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|Add2~16_combout\,
	datab => \inst|the_cpu_0|E_alu_sub~regout\,
	datad => \inst|the_cpu_0|Add1~16_combout\,
	combout => \inst|the_cpu_0|F_pc[6]~30_combout\);

\inst|the_cpu_0|W_alu_result[8]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_logic_result[8]~165_combout\,
	datab => \inst|the_cpu_0|R_ctrl_logic~regout\,
	datad => \inst|the_cpu_0|F_pc[6]~30_combout\,
	combout => \inst|the_cpu_0|W_alu_result[8]~7_combout\);

\inst|the_cpu_0|E_shift_rot_result_nxt[6]~39\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(5),
	datab => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \inst|the_cpu_0|E_shift_rot_result\(7),
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[6]~39_combout\);

\inst|the_cpu_0|E_shift_rot_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[6]~39_combout\,
	sdata => \inst|the_cpu_0|E_src1\(6),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(6));

\inst|the_cpu_0|E_shift_rot_result_nxt[7]~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datab => \inst|the_cpu_0|E_shift_rot_result\(6),
	datad => \inst|the_cpu_0|E_shift_rot_result\(8),
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[7]~38_combout\);

\inst|the_cpu_0|E_shift_rot_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[7]~38_combout\,
	sdata => \inst|the_cpu_0|E_src1\(7),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(7));

\inst|the_cpu_0|E_shift_rot_result_nxt[8]~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(9),
	datab => \inst|the_cpu_0|E_shift_rot_result\(7),
	datad => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[8]~37_combout\);

\inst|the_cpu_0|E_shift_rot_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[8]~37_combout\,
	sdata => \inst|the_cpu_0|E_src1\(8),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(8));

\inst|the_cpu_0|W_alu_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|W_alu_result[8]~7_combout\,
	sdata => \inst|the_cpu_0|E_shift_rot_result\(8),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|E_alu_result~0_combout\,
	sload => \inst|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(8));

\inst|the_cpu_0|F_pc[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_pc[6]~30_combout\,
	sdata => \inst|the_cpu_0|F_pc_plus_one[6]~12_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|W_status_reg_pie_inst_nxt~5_combout\,
	sload => \inst|the_cpu_0|F_pc_sel_nxt.10~0_combout\,
	ena => \inst|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|F_pc\(6));

\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[6]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[6]~16_combout\ = \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\ & 
-- (\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~9_combout\ & (\inst|the_cpu_0|F_pc\(6)) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~9_combout\ & \inst|the_cpu_0|W_alu_result\(8)) # 
-- !\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\ & (\inst|the_cpu_0|F_pc\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\,
	datab => \inst|the_cpu_0|W_alu_result\(8),
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~9_combout\,
	datad => \inst|the_cpu_0|F_pc\(6),
	combout => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[6]~16_combout\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~144_combout\ = \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\ # 
-- \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(15) & !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\ # 
-- !\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(15),
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~144_combout\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~145_combout\ = !\inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\ & \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~144_combout\ & 
-- (\inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15),
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datac => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~144_combout\,
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~145_combout\);

\inst|the_cpu_0|av_ld_byte1_data[7]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datab => \inst|the_cpu_0|av_fill_bit~0_combout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata[15]~145_combout\,
	combout => \inst|the_cpu_0|av_ld_byte1_data[7]~14_combout\);

\inst|the_cpu_0|av_ld_byte1_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte1_data[7]~14_combout\,
	sdata => \inst|the_cpu_0|av_ld_byte2_data\(7),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \inst|the_cpu_0|av_ld_byte1_data_en~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte1_data\(7));

\inst|the_cpu_0|E_st_data[16]~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(0),
	datab => \inst|the_cpu_0|D_iw\(4),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(16),
	combout => \inst|the_cpu_0|E_st_data[16]~42_combout\);

\inst|the_cpu_0|d_writedata[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_st_data[16]~42_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(16));

\inst|the_cpu_0|F_iw[22]~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(22),
	combout => \inst|the_cpu_0|F_iw[22]~42_combout\);

\inst|the_cpu_0|F_iw[22]~43\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2_combout\,
	datab => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(22),
	datac => \inst|the_cpu_0|hbreak_req~4_combout\,
	datad => \inst|the_cpu_0|F_iw[22]~42_combout\,
	combout => \inst|the_cpu_0|F_iw[22]~43_combout\);

\inst|the_cpu_0|D_iw[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[22]~43_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(22));

\inst|the_cpu_0|E_src1[7]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src1~3_combout\,
	datab => \inst|the_cpu_0|D_iw\(11),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(7),
	combout => \inst|the_cpu_0|E_src1[7]~8_combout\);

\inst|the_cpu_0|E_src1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_src1[7]~8_combout\,
	sdata => \inst|the_cpu_0|F_pc_plus_one[5]~10_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|R_src1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(7));

\inst|the_cpu_0|E_logic_result[7]~166\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(7),
	datab => \inst|the_cpu_0|E_src1\(7),
	datac => \inst|the_cpu_0|R_logic_op\(0),
	datad => \inst|the_cpu_0|R_logic_op\(1),
	combout => \inst|the_cpu_0|E_logic_result[7]~166_combout\);

\inst|the_cpu_0|W_alu_result[7]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|F_pc[5]~29_combout\,
	datab => \inst|the_cpu_0|E_logic_result[7]~166_combout\,
	datad => \inst|the_cpu_0|R_ctrl_logic~regout\,
	combout => \inst|the_cpu_0|W_alu_result[7]~8_combout\);

\inst|the_cpu_0|W_alu_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|W_alu_result[7]~8_combout\,
	sdata => \inst|the_cpu_0|E_shift_rot_result\(7),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|E_alu_result~0_combout\,
	sload => \inst|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(7));

\inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~4_combout\ = !\inst|the_cpu_0|W_alu_result\(4) & !\inst|the_cpu_0|W_alu_result\(7) & !\inst|the_cpu_0|W_alu_result\(5) & !\inst|the_cpu_0|W_alu_result\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result\(4),
	datab => \inst|the_cpu_0|W_alu_result\(7),
	datac => \inst|the_cpu_0|W_alu_result\(5),
	datad => \inst|the_cpu_0|W_alu_result\(6),
	combout => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~4_combout\);

\inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout\ = !\inst|the_cpu_0|W_alu_result\(9) & !\inst|the_cpu_0|W_alu_result\(11) & !\inst|the_cpu_0|W_alu_result\(8) & !\inst|the_cpu_0|W_alu_result\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result\(9),
	datab => \inst|the_cpu_0|W_alu_result\(11),
	datac => \inst|the_cpu_0|W_alu_result\(8),
	datad => \inst|the_cpu_0|W_alu_result\(10),
	combout => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout\);

\inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\ = \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~2_combout\ & \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~4_combout\ & \inst|the_cpu_0|W_alu_result\(12) & 
-- \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~2_combout\,
	datab => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~4_combout\,
	datac => \inst|the_cpu_0|W_alu_result\(12),
	datad => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~3_combout\,
	combout => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\);

\inst|the_pio_0|always0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_pio_0|always0~3_combout\ = \inst|the_cpu_0|the_cpu_0_test_bench|d_write~regout\ & \inst|the_pio_0|always0~2_combout\ & \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\ & 
-- !\inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_test_bench|d_write~regout\,
	datab => \inst|the_pio_0|always0~2_combout\,
	datac => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\,
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout\,
	combout => \inst|the_pio_0|always0~3_combout\);

\inst|the_pio_0|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \inst|the_cpu_0|d_writedata\(0),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|the_pio_0|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_pio_0|data_out\(0));

\inst|the_cpu_0|av_ld_byte0_data_nxt[0]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_rshift8~0_combout\,
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	datac => \inst|the_cpu_0|av_ld_aligning_data~regout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0),
	combout => \inst|the_cpu_0|av_ld_byte0_data_nxt[0]~17_combout\);

\inst|the_cpu_0|av_ld_byte0_data_nxt[0]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~5_combout\,
	datab => \inst|the_pio_0|always0~2_combout\,
	datac => \inst|the_pio_0|data_out\(0),
	datad => \inst|the_cpu_0|av_ld_byte0_data_nxt[0]~17_combout\,
	combout => \inst|the_cpu_0|av_ld_byte0_data_nxt[0]~18_combout\);

\inst|the_cpu_0_data_master|cpu_0_data_master_readdata~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~0_combout\ = \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~43_combout\ # 
-- \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(0) & !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\ # 
-- !\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(0),
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~43_combout\,
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~0_combout\);

\inst|the_cpu_0|av_ld_byte0_data_nxt[0]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|av_ld_rshift8~1_combout\,
	datab => \inst|the_cpu_0|av_ld_byte0_data_nxt[0]~18_combout\,
	datac => \inst|the_cpu_0|av_ld_byte1_data\(0),
	datad => \inst|the_cpu_0_data_master|cpu_0_data_master_readdata~0_combout\,
	combout => \inst|the_cpu_0|av_ld_byte0_data_nxt[0]~19_combout\);

\inst|the_cpu_0|av_ld_byte0_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|av_ld_byte0_data_nxt[0]~19_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|av_ld_byte0_data\(0));

\inst|the_cpu_0|R_src2_lo[7]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src2_lo~0_combout\,
	datab => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datac => \inst|the_cpu_0|D_iw\(13),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(7),
	combout => \inst|the_cpu_0|R_src2_lo[7]~22_combout\);

\inst|the_cpu_0|E_src2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src2_lo[7]~22_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(7));

\inst|the_cpu_0|F_pc[5]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|Add2~14_combout\,
	datab => \inst|the_cpu_0|E_alu_sub~regout\,
	datad => \inst|the_cpu_0|Add1~14_combout\,
	combout => \inst|the_cpu_0|F_pc[5]~29_combout\);

\inst|the_cpu_0|F_pc[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_pc[5]~29_combout\,
	sdata => \inst|the_cpu_0|F_pc_plus_one[5]~10_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|W_status_reg_pie_inst_nxt~5_combout\,
	sload => \inst|the_cpu_0|F_pc_sel_nxt.10~0_combout\,
	ena => \inst|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|F_pc\(5));

\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[5]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[5]~13_combout\ = \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\ & 
-- (\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~9_combout\ & (\inst|the_cpu_0|F_pc\(5)) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~9_combout\ & \inst|the_cpu_0|W_alu_result\(7)) # 
-- !\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\ & (\inst|the_cpu_0|F_pc\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result\(7),
	datab => \inst|the_cpu_0|F_pc\(5),
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\,
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~9_combout\,
	combout => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[5]~13_combout\);

\inst|the_cpu_0|F_iw[10]~80\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(10),
	combout => \inst|the_cpu_0|F_iw[10]~80_combout\);

\inst|the_cpu_0|F_iw[10]~81\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(10),
	datab => \inst|the_cpu_0|hbreak_req~4_combout\,
	datac => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2_combout\,
	datad => \inst|the_cpu_0|F_iw[10]~80_combout\,
	combout => \inst|the_cpu_0|F_iw[10]~81_combout\);

\inst|the_cpu_0|D_iw[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[10]~81_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(10));

\inst|the_cpu_0|E_src1[6]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src1~3_combout\,
	datab => \inst|the_cpu_0|D_iw\(10),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(6),
	combout => \inst|the_cpu_0|E_src1[6]~9_combout\);

\inst|the_cpu_0|E_src1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_src1[6]~9_combout\,
	sdata => \inst|the_cpu_0|F_pc_plus_one[4]~8_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|R_src1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(6));

\inst|the_cpu_0|F_pc[4]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|Add1~12_combout\,
	datab => \inst|the_cpu_0|E_alu_sub~regout\,
	datad => \inst|the_cpu_0|Add2~12_combout\,
	combout => \inst|the_cpu_0|F_pc[4]~28_combout\);

\inst|the_cpu_0|W_alu_result[6]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_logic_result[6]~167_combout\,
	datab => \inst|the_cpu_0|R_ctrl_logic~regout\,
	datad => \inst|the_cpu_0|F_pc[4]~28_combout\,
	combout => \inst|the_cpu_0|W_alu_result[6]~9_combout\);

\inst|the_cpu_0|W_alu_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|W_alu_result[6]~9_combout\,
	sdata => \inst|the_cpu_0|E_shift_rot_result\(6),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|E_alu_result~0_combout\,
	sload => \inst|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(6));

\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~14_combout\ = \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\ & (\inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\ & 
-- (\inst|the_cpu_0|W_alu_result\(6)) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\ & \inst|the_cpu_0|F_pc\(4)) # !\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\ & 
-- \inst|the_cpu_0|F_pc\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|F_pc\(4),
	datab => \inst|the_cpu_0|W_alu_result\(6),
	datac => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\,
	datad => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\,
	combout => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~14_combout\);

\inst|the_cpu_0|F_iw[31]~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|F_pc\(10),
	datab => \inst|the_cpu_0|F_pc\(11),
	datac => \inst|the_cpu_0|i_read~regout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(31),
	combout => \inst|the_cpu_0|F_iw[31]~40_combout\);

\inst|the_cpu_0|F_iw[31]~41\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datab => \inst|the_cpu_0|hbreak_req~4_combout\,
	datac => \inst|the_cpu_0|F_iw[31]~40_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[31]~37_combout\,
	combout => \inst|the_cpu_0|F_iw[31]~41_combout\);

\inst|the_cpu_0|D_iw[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[31]~41_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(31));

\inst|the_cpu_0|D_wr_dst_reg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(4),
	datab => \inst|the_cpu_0|D_iw\(2),
	datac => \inst|the_cpu_0|D_iw\(0),
	datad => \inst|the_cpu_0|D_iw\(1),
	combout => \inst|the_cpu_0|D_wr_dst_reg~7_combout\);

\inst|the_cpu_0|D_ctrl_implicit_dst_eretaddr~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(14),
	datab => \inst|the_cpu_0|D_iw\(11),
	datac => \inst|the_cpu_0|D_iw\(12),
	datad => \inst|the_cpu_0|D_iw\(13),
	combout => \inst|the_cpu_0|D_ctrl_implicit_dst_eretaddr~5_combout\);

\inst|the_cpu_0|D_dst_regnum[0]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_ctrl_exception~14_combout\,
	datab => \inst|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	datac => \inst|the_cpu_0|D_ctrl_implicit_dst_eretaddr~5_combout\,
	datad => \inst|the_cpu_0|D_ctrl_exception~11_combout\,
	combout => \inst|the_cpu_0|D_dst_regnum[0]~10_combout\);

\inst|the_cpu_0|D_dst_regnum[2]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_ctrl_b_is_dst~38_combout\,
	datab => \inst|the_cpu_0|D_iw\(24),
	datac => \inst|the_cpu_0|D_iw\(19),
	datad => \inst|the_cpu_0|D_dst_regnum[0]~10_combout\,
	combout => \inst|the_cpu_0|D_dst_regnum[2]~16_combout\);

\inst|the_cpu_0|D_wr_dst_reg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|Equal2~7_combout\,
	datab => \inst|the_cpu_0|D_dst_regnum[1]~15_combout\,
	datac => \inst|the_cpu_0|D_wr_dst_reg~7_combout\,
	datad => \inst|the_cpu_0|D_dst_regnum[2]~16_combout\,
	combout => \inst|the_cpu_0|D_wr_dst_reg~6_combout\);

\inst|the_cpu_0|R_wr_dst_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|D_wr_dst_reg~6_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_wr_dst_reg~regout\);

\inst|the_cpu_0|W_rf_wren_a\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_wr_dst_reg~regout\,
	datac => \inst|led_nios_cpu_reset_clk_0_domain_synch|data_out~regout\,
	datad => \inst|the_cpu_0|W_valid~regout\,
	combout => \inst|the_cpu_0|W_rf_wren_a~combout\);

\inst|the_cpu_0|comb~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_dst_regnum\(4),
	datab => \inst|the_cpu_0|D_iw\(31),
	datad => \inst|the_cpu_0|W_rf_wren_a~combout\,
	combout => \inst|the_cpu_0|comb~10_combout\);

\inst|the_cpu_0|d_writedata[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|d_writedata[24]~feeder_combout\,
	sdata => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(24),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(24));

\inst|the_cpu_0|F_iw[25]~48\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|i_read~regout\,
	datab => \inst|the_cpu_0|F_pc\(11),
	datac => \inst|the_cpu_0|F_pc\(10),
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(25),
	combout => \inst|the_cpu_0|F_iw[25]~48_combout\);

\inst|the_cpu_0|F_iw[25]~49\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[25]~40_combout\,
	datab => \inst|the_cpu_0|hbreak_req~4_combout\,
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datad => \inst|the_cpu_0|F_iw[25]~48_combout\,
	combout => \inst|the_cpu_0|F_iw[25]~49_combout\);

\inst|the_cpu_0|D_iw[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[25]~49_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(25));

\inst|the_cpu_0|D_dst_regnum[3]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_ctrl_b_is_dst~38_combout\,
	datab => \inst|the_cpu_0|D_iw\(25),
	datac => \inst|the_cpu_0|D_iw\(20),
	datad => \inst|the_cpu_0|D_dst_regnum[0]~10_combout\,
	combout => \inst|the_cpu_0|D_dst_regnum[3]~13_combout\);

\inst|the_cpu_0|R_dst_regnum[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|D_dst_regnum[3]~13_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_dst_regnum\(3));

\inst|the_cpu_0|F_iw[30]~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|F_pc\(10),
	datab => \inst|the_cpu_0|F_pc\(11),
	datac => \inst|the_cpu_0|i_read~regout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(30),
	combout => \inst|the_cpu_0|F_iw[30]~38_combout\);

\inst|the_cpu_0|F_iw[30]~39\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datab => \inst|the_cpu_0|hbreak_req~4_combout\,
	datac => \inst|the_cpu_0|F_iw[30]~38_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[30]~36_combout\,
	combout => \inst|the_cpu_0|F_iw[30]~39_combout\);

\inst|the_cpu_0|D_iw[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[30]~39_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(30));

\inst|the_cpu_0|comb~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_rf_wren_a~combout\,
	datab => \inst|the_cpu_0|R_dst_regnum\(3),
	datac => \inst|the_cpu_0|D_iw\(30),
	combout => \inst|the_cpu_0|comb~9_combout\);

\inst|the_cpu_0|E_st_data[17]~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(1),
	datab => \inst|the_cpu_0|D_iw\(4),
	datac => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(17),
	combout => \inst|the_cpu_0|E_st_data[17]~44_combout\);

\inst|the_cpu_0|d_writedata[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_st_data[17]~44_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(17));

\inst|the_cpu_0|F_iw[17]~78\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(17),
	combout => \inst|the_cpu_0|F_iw[17]~78_combout\);

\inst|the_cpu_0|F_iw[17]~79\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|hbreak_req~4_combout\,
	datab => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(17),
	datac => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2_combout\,
	datad => \inst|the_cpu_0|F_iw[17]~78_combout\,
	combout => \inst|the_cpu_0|F_iw[17]~79_combout\);

\inst|the_cpu_0|D_iw[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[17]~79_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(17));

\inst|the_cpu_0|E_src1[13]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(13),
	datab => \inst|the_cpu_0|R_src1~3_combout\,
	datad => \inst|the_cpu_0|D_iw\(17),
	combout => \inst|the_cpu_0|E_src1[13]~2_combout\);

\inst|the_cpu_0|F_pc_plus_one[11]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|F_pc\(11),
	cin => \inst|the_cpu_0|F_pc_plus_one[10]~21\,
	combout => \inst|the_cpu_0|F_pc_plus_one[11]~22_combout\);

\inst|the_cpu_0|E_src1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_src1[13]~2_combout\,
	sdata => \inst|the_cpu_0|F_pc_plus_one[11]~22_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|R_src1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(13));

\inst|the_cpu_0|E_arith_result[13]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|E_alu_sub~regout\,
	datac => \inst|the_cpu_0|Add2~26_combout\,
	datad => \inst|the_cpu_0|Add1~26_combout\,
	combout => \inst|the_cpu_0|E_arith_result[13]~1_combout\);

\inst|the_cpu_0|W_alu_result[13]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_logic_result[13]~161_combout\,
	datab => \inst|the_cpu_0|R_ctrl_logic~regout\,
	datad => \inst|the_cpu_0|E_arith_result[13]~1_combout\,
	combout => \inst|the_cpu_0|W_alu_result[13]~2_combout\);

\inst|the_cpu_0|W_alu_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|W_alu_result[13]~2_combout\,
	sdata => \inst|the_cpu_0|E_shift_rot_result\(13),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|E_alu_result~0_combout\,
	sload => \inst|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(13));

\inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\ = !\inst|the_cpu_0|W_alu_result\(13) & \inst|the_cpu_0|W_alu_result\(12) & (\inst|the_cpu_0|the_cpu_0_test_bench|d_write~regout\ # \inst|the_cpu_0|d_read~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_test_bench|d_write~regout\,
	datab => \inst|the_cpu_0|W_alu_result\(13),
	datac => \inst|the_cpu_0|W_alu_result\(12),
	datad => \inst|the_cpu_0|d_read~regout\,
	combout => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\);

\inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~2_combout\ = \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\ & 
-- (\inst|the_onchip_memory2_0_s1|cpu_0_data_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout\ & \inst|the_cpu_0|d_read~regout\ # !\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout\,
	datab => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\,
	datac => \inst|the_cpu_0|d_read~regout\,
	datad => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~2_combout\);

\inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~3_combout\ = \inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout\ # !\inst|the_cpu_0|the_cpu_0_test_bench|d_write~regout\ & !\inst|the_cpu_0|d_read~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_test_bench|d_write~regout\,
	datab => \inst|the_cpu_0|d_read~regout\,
	datac => \inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout\,
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~3_combout\);

\inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~4_combout\ = !\inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~2_combout\ & !\inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~3_combout\ & 
-- (!\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\ # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~1_combout\,
	datab => \inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~2_combout\,
	datac => \inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~3_combout\,
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~combout\,
	combout => \inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~4_combout\);

\inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~4_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout\);

\inst|the_cpu_0|d_read_nxt\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_ld~regout\,
	datab => \inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout\,
	datac => \inst|the_cpu_0|d_read~regout\,
	datad => \inst|the_cpu_0|E_new_inst~regout\,
	combout => \inst|the_cpu_0|d_read_nxt~combout\);

\inst|the_cpu_0|d_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|d_read_nxt~combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_read~regout\);

\inst|the_onchip_memory2_0_s1|registered_cpu_0_data_master_read_data_valid_onchip_memory2_0_s1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_onchip_memory2_0_s1|registered_cpu_0_data_master_read_data_valid_onchip_memory2_0_s1~combout\ = \inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\ & \inst|the_cpu_0|d_read~regout\ & 
-- (\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend\(1) # !\inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\,
	datab => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend\(1),
	datac => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1~combout\,
	datad => \inst|the_cpu_0|d_read~regout\,
	combout => \inst|the_onchip_memory2_0_s1|registered_cpu_0_data_master_read_data_valid_onchip_memory2_0_s1~combout\);

\inst|the_onchip_memory2_0_s1|cpu_0_data_master_read_data_valid_onchip_memory2_0_s1_shift_register\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_onchip_memory2_0_s1|registered_cpu_0_data_master_read_data_valid_onchip_memory2_0_s1~combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout\);

\inst|the_pio_0_s1|cpu_0_data_master_qualified_request_pio_0_s1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_pio_0_s1|cpu_0_data_master_qualified_request_pio_0_s1~0_combout\ = \inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout\ & \inst|the_cpu_0|the_cpu_0_test_bench|d_write~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|the_cpu_0_data_master|cpu_0_data_master_waitrequest~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_test_bench|d_write~regout\,
	combout => \inst|the_pio_0_s1|cpu_0_data_master_qualified_request_pio_0_s1~0_combout\);

\inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\ = !\inst|the_pio_0_s1|cpu_0_data_master_qualified_request_pio_0_s1~0_combout\ & 
-- \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\ & (!\inst|the_onchip_memory2_0_s1|cpu_0_data_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout\ # !\inst|the_cpu_0|d_read~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|d_read~regout\,
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout\,
	datac => \inst|the_pio_0_s1|cpu_0_data_master_qualified_request_pio_0_s1~0_combout\,
	datad => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_requests_onchip_memory2_0_s1~2_combout\,
	combout => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\);

\inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_granted_onchip_memory2_0_s1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_granted_onchip_memory2_0_s1~0_combout\ = \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1~combout\ & 
-- (!\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend\(1) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1~combout\,
	datac => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\,
	datad => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend\(1),
	combout => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_granted_onchip_memory2_0_s1~0_combout\);

\inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_granted_onchip_memory2_0_s1~0_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout\);

\inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1~combout\ = !\inst|the_cpu_0|i_read~regout\ & !\inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout\ & 
-- !\inst|the_cpu_0|F_pc\(11) & !\inst|the_cpu_0|F_pc\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|i_read~regout\,
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register~regout\,
	datac => \inst|the_cpu_0|F_pc\(11),
	datad => \inst|the_cpu_0|F_pc\(10),
	combout => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1~combout\);

\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]~0_combout\ = \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend\(1) & !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\ # 
-- !\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend\(1) & (\inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\,
	datac => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend\(1),
	datad => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1~combout\,
	combout => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]~0_combout\);

\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]~0_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend\(1));

\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\ = \inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\ & (\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend\(1) # 
-- !\inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1~combout\) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\ & 
-- (\inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend\(1),
	datac => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\,
	datad => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1~combout\,
	combout => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\);

\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~12_combout\ = \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\ & (\inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\ & 
-- (\inst|the_cpu_0|W_alu_result\(4)) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\ & \inst|the_cpu_0|F_pc\(2)) # !\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\ & 
-- \inst|the_cpu_0|F_pc\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|F_pc\(2),
	datab => \inst|the_cpu_0|W_alu_result\(4),
	datac => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\,
	datad => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\,
	combout => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~12_combout\);

\inst|the_cpu_0|F_iw[9]~83\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|F_iw[9]~82_combout\,
	datab => \inst|the_cpu_0|hbreak_req~4_combout\,
	datac => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2_combout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(9),
	combout => \inst|the_cpu_0|F_iw[9]~83_combout\);

\inst|the_cpu_0|D_iw[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[9]~83_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(9));

\inst|the_cpu_0|E_src1[5]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src1~3_combout\,
	datab => \inst|the_cpu_0|D_iw\(9),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(5),
	combout => \inst|the_cpu_0|E_src1[5]~10_combout\);

\inst|the_cpu_0|E_src1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_src1[5]~10_combout\,
	sdata => \inst|the_cpu_0|F_pc_plus_one[3]~6_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|R_src1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(5));

\inst|the_cpu_0|E_arith_result[5]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_alu_sub~regout\,
	datac => \inst|the_cpu_0|Add2~10_combout\,
	datad => \inst|the_cpu_0|Add1~10_combout\,
	combout => \inst|the_cpu_0|E_arith_result[5]~3_combout\);

\inst|the_cpu_0|W_alu_result[5]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_logic_result[5]~168_combout\,
	datab => \inst|the_cpu_0|R_ctrl_logic~regout\,
	datad => \inst|the_cpu_0|E_arith_result[5]~3_combout\,
	combout => \inst|the_cpu_0|W_alu_result[5]~10_combout\);

\inst|the_cpu_0|E_shift_rot_result_nxt[4]~41\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(3),
	datab => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \inst|the_cpu_0|E_shift_rot_result\(5),
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[4]~41_combout\);

\inst|the_cpu_0|E_shift_rot_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[4]~41_combout\,
	sdata => \inst|the_cpu_0|E_src1\(4),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(4));

\inst|the_cpu_0|E_shift_rot_result_nxt[5]~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(6),
	datab => \inst|the_cpu_0|R_ctrl_shift_rot_right~regout\,
	datad => \inst|the_cpu_0|E_shift_rot_result\(4),
	combout => \inst|the_cpu_0|E_shift_rot_result_nxt[5]~40_combout\);

\inst|the_cpu_0|E_shift_rot_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_shift_rot_result_nxt[5]~40_combout\,
	sdata => \inst|the_cpu_0|E_src1\(5),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_shift_rot_result\(5));

\inst|the_cpu_0|W_alu_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|W_alu_result[5]~10_combout\,
	sdata => \inst|the_cpu_0|E_shift_rot_result\(5),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|E_alu_result~0_combout\,
	sload => \inst|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(5));

\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[3]~14_combout\ = \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\ & 
-- (\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~9_combout\ & \inst|the_cpu_0|F_pc\(3) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~9_combout\ & (\inst|the_cpu_0|W_alu_result\(5))) # 
-- !\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\ & \inst|the_cpu_0|F_pc\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|F_pc\(3),
	datab => \inst|the_cpu_0|W_alu_result\(5),
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\,
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~9_combout\,
	combout => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[3]~14_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[29]~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(29),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[29]~35_combout\);

\inst|the_cpu_0|F_iw[29]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|F_pc\(11),
	datab => \inst|the_cpu_0|F_pc\(10),
	datac => \inst|the_cpu_0|i_read~regout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(29),
	combout => \inst|the_cpu_0|F_iw[29]~36_combout\);

\inst|the_cpu_0|F_iw[29]~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datab => \inst|the_cpu_0|hbreak_req~4_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[29]~35_combout\,
	datad => \inst|the_cpu_0|F_iw[29]~36_combout\,
	combout => \inst|the_cpu_0|F_iw[29]~37_combout\);

\inst|the_cpu_0|D_iw[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[29]~37_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(29));

\inst|the_cpu_0|R_dst_regnum[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|D_dst_regnum[2]~16_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_dst_regnum\(2));

\inst|the_cpu_0|comb~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_rf_wren_a~combout\,
	datab => \inst|the_cpu_0|D_iw\(29),
	datad => \inst|the_cpu_0|R_dst_regnum\(2),
	combout => \inst|the_cpu_0|comb~8_combout\);

\inst|the_cpu_0|E_src1[4]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(8),
	datab => \inst|the_cpu_0|R_src1~3_combout\,
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(4),
	combout => \inst|the_cpu_0|E_src1[4]~11_combout\);

\inst|the_cpu_0|E_src1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_src1[4]~11_combout\,
	sdata => \inst|the_cpu_0|F_pc_plus_one[2]~4_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|R_src1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(4));

\inst|the_cpu_0|F_pc[2]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|Add2~8_combout\,
	datab => \inst|the_cpu_0|E_alu_sub~regout\,
	datad => \inst|the_cpu_0|Add1~8_combout\,
	combout => \inst|the_cpu_0|F_pc[2]~27_combout\);

\inst|the_cpu_0|W_alu_result[4]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_logic_result[4]~169_combout\,
	datab => \inst|the_cpu_0|F_pc[2]~27_combout\,
	datad => \inst|the_cpu_0|R_ctrl_logic~regout\,
	combout => \inst|the_cpu_0|W_alu_result[4]~11_combout\);

\inst|the_cpu_0|W_alu_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|W_alu_result[4]~11_combout\,
	sdata => \inst|the_cpu_0|E_shift_rot_result\(4),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|E_alu_result~0_combout\,
	sload => \inst|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(4));

\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[2]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[2]~17_combout\ = \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\ & 
-- (\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~9_combout\ & (\inst|the_cpu_0|F_pc\(2)) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~9_combout\ & \inst|the_cpu_0|W_alu_result\(4)) # 
-- !\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\ & (\inst|the_cpu_0|F_pc\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\,
	datab => \inst|the_cpu_0|W_alu_result\(4),
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~9_combout\,
	datad => \inst|the_cpu_0|F_pc\(2),
	combout => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[2]~17_combout\);

\inst|the_cpu_0|F_iw[23]~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(23),
	combout => \inst|the_cpu_0|F_iw[23]~44_combout\);

\inst|the_cpu_0|F_iw[23]~45\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|hbreak_req~4_combout\,
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2_combout\,
	datac => \inst|the_cpu_0|F_iw[23]~44_combout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(23),
	combout => \inst|the_cpu_0|F_iw[23]~45_combout\);

\inst|the_cpu_0|D_iw[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[23]~45_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(23));

\inst|the_cpu_0|D_ctrl_b_is_dst~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(1),
	datab => \inst|the_cpu_0|D_iw\(3),
	datac => \inst|the_cpu_0|D_iw\(5),
	datad => \inst|the_cpu_0|D_iw\(4),
	combout => \inst|the_cpu_0|D_ctrl_b_is_dst~37_combout\);

\inst|the_cpu_0|D_ctrl_b_is_dst~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(1),
	datab => \inst|the_cpu_0|D_iw\(2),
	datac => \inst|the_cpu_0|D_iw\(0),
	datad => \inst|the_cpu_0|D_ctrl_b_is_dst~37_combout\,
	combout => \inst|the_cpu_0|D_ctrl_b_is_dst~38_combout\);

\inst|the_cpu_0|D_dst_regnum[1]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(18),
	datac => \inst|the_cpu_0|D_iw\(23),
	datad => \inst|the_cpu_0|D_ctrl_b_is_dst~38_combout\,
	combout => \inst|the_cpu_0|D_dst_regnum[1]~14_combout\);

\inst|the_cpu_0|D_dst_regnum[1]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|D_dst_regnum[1]~14_combout\,
	datac => \inst|the_cpu_0|D_ctrl_implicit_dst_retaddr~0_combout\,
	datad => \inst|the_cpu_0|D_dst_regnum[0]~10_combout\,
	combout => \inst|the_cpu_0|D_dst_regnum[1]~15_combout\);

\inst|the_cpu_0|R_dst_regnum[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|D_dst_regnum[1]~15_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_dst_regnum\(1));

\inst|the_cpu_0|comb~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(28),
	datab => \inst|the_cpu_0|R_dst_regnum\(1),
	datac => \inst|the_cpu_0|W_rf_wren_a~combout\,
	combout => \inst|the_cpu_0|comb~7_combout\);

\inst|the_cpu_0|E_src1[11]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src1~3_combout\,
	datab => \inst|the_cpu_0|D_iw\(15),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(11),
	combout => \inst|the_cpu_0|E_src1[11]~4_combout\);

\inst|the_cpu_0|E_src1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_src1[11]~4_combout\,
	sdata => \inst|the_cpu_0|F_pc_plus_one[9]~18_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|R_src1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(11));

\inst|the_cpu_0|E_arith_result[11]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_alu_sub~regout\,
	datab => \inst|the_cpu_0|Add2~22_combout\,
	datad => \inst|the_cpu_0|Add1~22_combout\,
	combout => \inst|the_cpu_0|E_arith_result[11]~2_combout\);

\inst|the_cpu_0|W_alu_result[11]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_logic_result[11]~162_combout\,
	datab => \inst|the_cpu_0|R_ctrl_logic~regout\,
	datad => \inst|the_cpu_0|E_arith_result[11]~2_combout\,
	combout => \inst|the_cpu_0|W_alu_result[11]~4_combout\);

\inst|the_cpu_0|W_alu_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|W_alu_result[11]~4_combout\,
	sdata => \inst|the_cpu_0|E_shift_rot_result\(11),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|E_alu_result~0_combout\,
	sload => \inst|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(11));

\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\ = !\inst|the_cpu_0|W_alu_result\(12) & \inst|the_cpu_0|W_alu_result\(11) & \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~2_combout\ & 
-- !\inst|the_pio_0_s1|cpu_0_data_master_qualified_request_pio_0_s1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result\(12),
	datab => \inst|the_cpu_0|W_alu_result\(11),
	datac => \inst|the_pio_0_s1|cpu_0_data_master_requests_pio_0_s1~2_combout\,
	datad => \inst|the_pio_0_s1|cpu_0_data_master_qualified_request_pio_0_s1~0_combout\,
	combout => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\);

\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~2_combout\ = \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\ & 
-- (\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\ & 
-- !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1),
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\,
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0),
	combout => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~2_combout\);

\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]~2_combout\ = \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0_combout\ & 
-- (\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0_combout\ & 
-- !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0) & !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0_combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0),
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~2_combout\,
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\,
	combout => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]~2_combout\);

\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]~3_combout\ = !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]~2_combout\ & (\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\ 
-- # \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner[0]~1_combout\ # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner[0]~1_combout\,
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~2_combout\,
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]~2_combout\,
	combout => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]~3_combout\);

\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]~3_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0));

\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~9_combout\ = !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1) & 
-- (\inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\ # \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1),
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0),
	combout => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~9_combout\);

\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~11_combout\ = \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\ & 
-- (\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~9_combout\ & \inst|the_cpu_0|F_pc\(1) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~9_combout\ & (\inst|the_cpu_0|W_alu_result\(3))) # 
-- !\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\ & (\inst|the_cpu_0|F_pc\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~9_combout\,
	datac => \inst|the_cpu_0|F_pc\(1),
	datad => \inst|the_cpu_0|W_alu_result\(3),
	combout => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~11_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~208\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(25),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(22),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~208_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~208_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(22));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~105\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(22),
	datac => \sld_hub_inst|irf_reg[1][1]~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(22),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~105_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~106\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|irf_reg[1][0]~regout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(24),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~105_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~106_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~106_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[27]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(23));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~131\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(21),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~131_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~131_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(21));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~94\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(21),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(21),
	datac => \sld_hub_inst|irf_reg[1][1]~regout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~94_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~95\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|irf_reg[1][0]~regout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(23),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~94_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~95_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~95_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[27]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(22));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[22]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(22),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(22));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetrequest\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(22),
	sload => VCC,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetrequest~regout\);

\rst_n~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_rst_n,
	combout => \rst_n~combout\);

\inst|reset_n_sources~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|reset_n_sources~1_combout\ = \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetrequest~regout\ # !\rst_n~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|resetrequest~regout\,
	datad => \rst_n~combout\,
	combout => \inst|reset_n_sources~1_combout\);

\inst|reset_n_sources~1clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "falling edge")
-- pragma translate_on
PORT MAP (
	inclk => \inst|reset_n_sources~1clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|reset_n_sources~1clkctrl_outclk\);

\inst|led_nios_cpu_reset_clk_0_domain_synch|data_in_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|led_nios_cpu_reset_clk_0_domain_synch|data_in_d1~feeder_combout\,
	aclr => \inst|reset_n_sources~1clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|led_nios_cpu_reset_clk_0_domain_synch|data_in_d1~regout\);

\inst|led_nios_cpu_reset_clk_0_domain_synch|data_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \inst|led_nios_cpu_reset_clk_0_domain_synch|data_in_d1~regout\,
	aclr => \inst|reset_n_sources~1clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|led_nios_cpu_reset_clk_0_domain_synch|data_out~regout\);

\inst|led_nios_cpu_reset_clk_0_domain_synch|data_out~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "falling edge")
-- pragma translate_on
PORT MAP (
	inclk => \inst|led_nios_cpu_reset_clk_0_domain_synch|data_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|led_nios_cpu_reset_clk_0_domain_synch|data_out~clkctrl_outclk\);

\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner[0]~1_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector\(0));

\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner[0]~1_combout\ = \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0_combout\ # 
-- !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~2_combout\ & \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~2_combout\,
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector\(0),
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0_combout\,
	combout => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner[0]~1_combout\);

\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]~4_combout\ = \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0_combout\ & 
-- (!\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0_combout\ & 
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1) & !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0_combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1),
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~2_combout\,
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\,
	combout => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]~4_combout\);

\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]~5_combout\ = \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]~4_combout\ # \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~2_combout\ 
-- & (\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\ # \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0_combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner[0]~1_combout\,
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~2_combout\,
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]~4_combout\,
	combout => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]~5_combout\);

\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]~5_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1));

\inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~combout\ = \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\ & 
-- (!\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\ & \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1) # 
-- !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0)) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\ & 
-- (\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0) # \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\ & !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(1),
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend\(0),
	combout => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~combout\);

\inst|the_cpu_0_instruction_master|r_0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_instruction_master|r_0~15_combout\ = !\inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1~combout\ & 
-- (\inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~combout\ & \inst|the_cpu_0_jtag_debug_module|d1_reasons_to_wait~regout\ # 
-- !\inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_qualified_request_onchip_memory2_0_s1~combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~combout\,
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datad => \inst|the_cpu_0_jtag_debug_module|d1_reasons_to_wait~regout\,
	combout => \inst|the_cpu_0_instruction_master|r_0~15_combout\);

\inst|the_cpu_0|i_read_nxt\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_valid~regout\,
	datac => \inst|the_cpu_0|i_read~regout\,
	datad => \inst|the_cpu_0_instruction_master|r_0~15_combout\,
	combout => \inst|the_cpu_0|i_read_nxt~combout\);

\inst|the_cpu_0|i_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|i_read_nxt~combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|i_read~regout\);

\inst|the_cpu_0|F_valid\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|the_cpu_0|i_read~regout\,
	datad => \inst|the_cpu_0_instruction_master|r_0~15_combout\,
	combout => \inst|the_cpu_0|F_valid~combout\);

\inst|the_cpu_0|D_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_valid~combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_valid~regout\);

\inst|the_cpu_0|R_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \inst|the_cpu_0|D_valid~regout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_valid~regout\);

\inst|the_cpu_0|E_valid~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|the_cpu_0|R_valid~regout\,
	datad => \inst|the_cpu_0|E_stall~6_combout\,
	combout => \inst|the_cpu_0|E_valid~0_combout\);

\inst|the_cpu_0|E_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_valid~0_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_valid~regout\);

\inst|the_cpu_0|R_src1~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_jmp_direct~regout\,
	datad => \inst|the_cpu_0|E_valid~regout\,
	combout => \inst|the_cpu_0|R_src1~3_combout\);

\inst|the_cpu_0|E_src1[2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(6),
	datab => \inst|the_cpu_0|R_src1~3_combout\,
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(2),
	combout => \inst|the_cpu_0|E_src1[2]~1_combout\);

\inst|the_cpu_0|E_src1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_src1[2]~1_combout\,
	sdata => \inst|the_cpu_0|F_pc_plus_one[0]~0_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|R_src1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(2));

\inst|the_cpu_0|F_pc[0]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|Add2~4_combout\,
	datab => \inst|the_cpu_0|E_alu_sub~regout\,
	datad => \inst|the_cpu_0|Add1~4_combout\,
	combout => \inst|the_cpu_0|F_pc[0]~25_combout\);

\inst|the_cpu_0|F_pc[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_pc[0]~25_combout\,
	sdata => \inst|the_cpu_0|F_pc_plus_one[0]~0_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|W_status_reg_pie_inst_nxt~5_combout\,
	sload => \inst|the_cpu_0|F_pc_sel_nxt.10~0_combout\,
	ena => \inst|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|F_pc\(0));

\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~18_combout\ = \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~2_combout\ & (\inst|the_cpu_0|W_alu_result\(2)) # 
-- !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~2_combout\ & \inst|the_cpu_0|F_pc\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|F_pc\(0),
	datac => \inst|the_cpu_0|W_alu_result\(2),
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[1]~2_combout\,
	combout => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~18_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[5]~45\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(5),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[5]~45_combout\);

\inst|the_cpu_0|F_iw[5]~60\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|i_read~regout\,
	datab => \inst|the_cpu_0|F_pc\(10),
	datac => \inst|the_cpu_0|F_pc\(11),
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(5),
	combout => \inst|the_cpu_0|F_iw[5]~60_combout\);

\inst|the_cpu_0|F_iw[5]~61\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datab => \inst|the_cpu_0|hbreak_req~4_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[5]~45_combout\,
	datad => \inst|the_cpu_0|F_iw[5]~60_combout\,
	combout => \inst|the_cpu_0|F_iw[5]~61_combout\);

\inst|the_cpu_0|D_iw[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[5]~61_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(5));

\inst|the_cpu_0|Equal2~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|D_iw\(4),
	datac => \inst|the_cpu_0|Equal2~2_combout\,
	datad => \inst|the_cpu_0|D_iw\(5),
	combout => \inst|the_cpu_0|Equal2~3_combout\);

\inst|the_cpu_0|Equal2~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(3),
	datab => \inst|the_cpu_0|D_iw\(0),
	datac => \inst|the_cpu_0|D_iw\(2),
	datad => \inst|the_cpu_0|D_iw\(1),
	combout => \inst|the_cpu_0|Equal2~6_combout\);

\inst|the_cpu_0|Equal2~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|D_iw\(4),
	datac => \inst|the_cpu_0|Equal2~6_combout\,
	datad => \inst|the_cpu_0|D_iw\(5),
	combout => \inst|the_cpu_0|Equal2~9_combout\);

\inst|the_cpu_0|D_ctrl_force_src2_zero~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_ctrl_force_src2_zero~12_combout\,
	datab => \inst|the_cpu_0|Equal2~3_combout\,
	datac => \inst|the_cpu_0|D_iw\(12),
	datad => \inst|the_cpu_0|Equal2~9_combout\,
	combout => \inst|the_cpu_0|D_ctrl_force_src2_zero~13_combout\);

\inst|the_cpu_0|D_ctrl_force_src2_zero~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|Equal101~7_combout\,
	datab => \inst|the_cpu_0|D_ctrl_force_src2_zero~13_combout\,
	datad => \inst|the_cpu_0|D_ctrl_force_src2_zero~14_combout\,
	combout => \inst|the_cpu_0|D_ctrl_force_src2_zero~15_combout\);

\inst|the_cpu_0|R_ctrl_force_src2_zero\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|D_ctrl_force_src2_zero~15_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_ctrl_force_src2_zero~regout\);

\inst|the_cpu_0|R_src2_lo~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_ctrl_force_src2_zero~regout\,
	datac => \inst|the_cpu_0|R_ctrl_hi_imm16~regout\,
	combout => \inst|the_cpu_0|R_src2_lo~0_combout\);

\inst|the_cpu_0|R_src2_lo[9]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datab => \inst|the_cpu_0|R_src2_lo~0_combout\,
	datac => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(9),
	datad => \inst|the_cpu_0|D_iw\(15),
	combout => \inst|the_cpu_0|R_src2_lo[9]~20_combout\);

\inst|the_cpu_0|E_src2[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src2_lo[9]~20_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(9));

\inst|the_cpu_0|F_pc[7]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|Add2~18_combout\,
	datab => \inst|the_cpu_0|E_alu_sub~regout\,
	datad => \inst|the_cpu_0|Add1~18_combout\,
	combout => \inst|the_cpu_0|F_pc[7]~31_combout\);

\inst|the_cpu_0|F_pc[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_pc[7]~31_combout\,
	sdata => \inst|the_cpu_0|F_pc_plus_one[7]~14_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|W_status_reg_pie_inst_nxt~5_combout\,
	sload => \inst|the_cpu_0|F_pc_sel_nxt.10~0_combout\,
	ena => \inst|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|F_pc\(7));

\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[7]~12_combout\ = \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\ & 
-- (\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~9_combout\ & (\inst|the_cpu_0|F_pc\(7)) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~9_combout\ & \inst|the_cpu_0|W_alu_result\(9)) # 
-- !\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\ & (\inst|the_cpu_0|F_pc\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result\(9),
	datab => \inst|the_cpu_0|F_pc\(7),
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\,
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~9_combout\,
	combout => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[7]~12_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[5]~13_combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[7]~12_combout\,
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~11_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~0_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~1_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~0_combout\,
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~18_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~2_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~43\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_error~regout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~2_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~43_combout\);

\inst|the_cpu_0|F_iw[0]~54\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(0),
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[0]~43_combout\,
	combout => \inst|the_cpu_0|F_iw[0]~54_combout\);

\inst|the_cpu_0|F_iw[0]~55\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2_combout\,
	datab => \inst|the_cpu_0|hbreak_req~4_combout\,
	datac => \inst|the_cpu_0|F_iw[0]~54_combout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(0),
	combout => \inst|the_cpu_0|F_iw[0]~55_combout\);

\inst|the_cpu_0|D_iw[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[0]~55_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(0));

\inst|the_cpu_0|Equal2~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(1),
	datab => \inst|the_cpu_0|D_iw\(2),
	datac => \inst|the_cpu_0|D_iw\(0),
	datad => \inst|the_cpu_0|D_iw\(3),
	combout => \inst|the_cpu_0|Equal2~2_combout\);

\inst|the_cpu_0|Equal2~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(3),
	datab => \inst|the_cpu_0|D_iw\(0),
	datac => \inst|the_cpu_0|D_iw\(1),
	datad => \inst|the_cpu_0|D_iw\(2),
	combout => \inst|the_cpu_0|Equal2~1_combout\);

\inst|the_cpu_0|D_ctrl_br_cmp~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|Equal101~0_combout\,
	datab => \inst|the_cpu_0|Equal2~2_combout\,
	datac => \inst|the_cpu_0|Equal2~1_combout\,
	datad => \inst|the_cpu_0|D_iw\(4),
	combout => \inst|the_cpu_0|D_ctrl_br_cmp~14_combout\);

\inst|the_cpu_0|D_ctrl_br_cmp~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|Equal2~0_combout\,
	datab => \inst|the_cpu_0|Equal2~1_combout\,
	datac => \inst|the_cpu_0|D_iw\(5),
	datad => \inst|the_cpu_0|D_iw\(4),
	combout => \inst|the_cpu_0|D_ctrl_br_cmp~13_combout\);

\inst|the_cpu_0|D_ctrl_br_cmp~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(5),
	datab => \inst|the_cpu_0|D_ctrl_br_cmp~14_combout\,
	datac => \inst|the_cpu_0|R_ctrl_br_nxt~0_combout\,
	datad => \inst|the_cpu_0|D_ctrl_br_cmp~13_combout\,
	combout => \inst|the_cpu_0|D_ctrl_br_cmp~15_combout\);

\inst|the_cpu_0|R_ctrl_br_cmp\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|D_ctrl_br_cmp~15_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_ctrl_br_cmp~regout\);

\inst|the_cpu_0|E_logic_result[15]~172\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(15),
	datab => \inst|the_cpu_0|R_logic_op\(0),
	datac => \inst|the_cpu_0|R_logic_op\(1),
	datad => \inst|the_cpu_0|E_src2\(15),
	combout => \inst|the_cpu_0|E_logic_result[15]~172_combout\);

\inst|the_cpu_0|E_alu_result[15]~199\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result[29]~14_combout\,
	datab => \inst|the_cpu_0|W_alu_result[29]~15_combout\,
	datac => \inst|the_cpu_0|Add2~30_combout\,
	datad => \inst|the_cpu_0|Add1~30_combout\,
	combout => \inst|the_cpu_0|E_alu_result[15]~199_combout\);

\inst|the_cpu_0|E_alu_result[15]~200\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_shift_rot_result\(15),
	datab => \inst|the_cpu_0|E_logic_result[15]~172_combout\,
	datac => \inst|the_cpu_0|E_alu_result[15]~199_combout\,
	datad => \inst|the_cpu_0|W_alu_result[29]~15_combout\,
	combout => \inst|the_cpu_0|E_alu_result[15]~200_combout\);

\inst|the_cpu_0|E_alu_result[15]~218\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datac => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datad => \inst|the_cpu_0|E_alu_result[15]~200_combout\,
	combout => \inst|the_cpu_0|E_alu_result[15]~218_combout\);

\inst|the_cpu_0|W_alu_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_alu_result[15]~218_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(15));

\inst|the_cpu_0|W_wr_data[15]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datac => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datad => \inst|the_cpu_0|W_alu_result\(15),
	combout => \inst|the_cpu_0|W_wr_data[15]~32_combout\);

\inst|the_cpu_0|d_writedata[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|d_writedata[27]~feeder_combout\,
	sdata => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(27),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(27));

\inst|the_cpu_0|F_iw[27]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|i_read~regout\,
	datab => \inst|the_cpu_0|F_pc\(10),
	datac => \inst|the_cpu_0|F_pc\(11),
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(27),
	combout => \inst|the_cpu_0|F_iw[27]~32_combout\);

\inst|the_cpu_0|F_iw[27]~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datab => \inst|the_cpu_0|F_iw[27]~32_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~33_combout\,
	datad => \inst|the_cpu_0|hbreak_req~4_combout\,
	combout => \inst|the_cpu_0|F_iw[27]~33_combout\);

\inst|the_cpu_0|D_iw[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[27]~33_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(27));

\inst|the_cpu_0|D_dst_regnum[0]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_ctrl_b_is_dst~38_combout\,
	datab => \inst|the_cpu_0|D_iw\(17),
	datac => \inst|the_cpu_0|D_iw\(22),
	datad => \inst|the_cpu_0|D_dst_regnum[0]~10_combout\,
	combout => \inst|the_cpu_0|D_dst_regnum[0]~11_combout\);

\inst|the_cpu_0|R_dst_regnum[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|D_dst_regnum[0]~11_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_dst_regnum\(0));

\inst|the_cpu_0|comb~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_rf_wren_a~combout\,
	datab => \inst|the_cpu_0|D_iw\(27),
	datac => \inst|the_cpu_0|R_dst_regnum\(0),
	combout => \inst|the_cpu_0|comb~6_combout\);

\inst|the_cpu_0|d_writedata[24]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(0),
	datac => \inst|the_cpu_0|Equal133~0_combout\,
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(8),
	combout => \inst|the_cpu_0|d_writedata[24]~5_combout\);

\inst|the_cpu_0|d_writedata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|d_writedata[24]~5_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(8));

\inst|the_cpu_0|F_iw[16]~74\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(16),
	combout => \inst|the_cpu_0|F_iw[16]~74_combout\);

\inst|the_cpu_0|F_iw[16]~75\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2_combout\,
	datab => \inst|the_cpu_0|hbreak_req~4_combout\,
	datac => \inst|the_cpu_0|F_iw[16]~74_combout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(16),
	combout => \inst|the_cpu_0|F_iw[16]~75_combout\);

\inst|the_cpu_0|D_iw[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[16]~75_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(16));

\inst|the_cpu_0|D_ctrl_alu_subtract~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(11),
	datab => \inst|the_cpu_0|D_iw\(15),
	datac => \inst|the_cpu_0|D_iw\(14),
	datad => \inst|the_cpu_0|D_iw\(16),
	combout => \inst|the_cpu_0|D_ctrl_alu_subtract~20_combout\);

\inst|the_cpu_0|D_ctrl_alu_subtract~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(12),
	datab => \inst|the_cpu_0|D_iw\(13),
	datac => \inst|the_cpu_0|D_ctrl_alu_subtract~20_combout\,
	datad => \inst|the_cpu_0|Equal2~3_combout\,
	combout => \inst|the_cpu_0|D_ctrl_alu_subtract~22_combout\);

\inst|the_cpu_0|Equal101~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(5),
	datab => \inst|the_cpu_0|D_iw\(4),
	datac => \inst|the_cpu_0|Equal2~2_combout\,
	datad => \inst|the_cpu_0|D_iw\(16),
	combout => \inst|the_cpu_0|Equal101~1_combout\);

\inst|the_cpu_0|Equal101~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|D_iw\(15),
	datad => \inst|the_cpu_0|D_iw\(16),
	combout => \inst|the_cpu_0|Equal101~3_combout\);

\inst|the_cpu_0|Equal101~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|Equal101~0_combout\,
	datab => \inst|the_cpu_0|Equal2~3_combout\,
	datac => \inst|the_cpu_0|D_iw\(14),
	datad => \inst|the_cpu_0|Equal101~3_combout\,
	combout => \inst|the_cpu_0|Equal101~4_combout\);

\inst|the_cpu_0|D_ctrl_alu_subtract~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|Equal101~0_combout\,
	datab => \inst|the_cpu_0|Equal101~1_combout\,
	datac => \inst|the_cpu_0|Equal101~2_combout\,
	datad => \inst|the_cpu_0|Equal101~4_combout\,
	combout => \inst|the_cpu_0|D_ctrl_alu_subtract~21_combout\);

\inst|the_cpu_0|E_alu_sub~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_ctrl_alu_subtract~23_combout\,
	datab => \inst|the_cpu_0|D_ctrl_alu_subtract~22_combout\,
	datac => \inst|the_cpu_0|R_valid~regout\,
	datad => \inst|the_cpu_0|D_ctrl_alu_subtract~21_combout\,
	combout => \inst|the_cpu_0|E_alu_sub~0_combout\);

\inst|the_cpu_0|E_alu_sub\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_alu_sub~0_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_alu_sub~regout\);

\inst|the_cpu_0|F_pc[8]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|Add2~20_combout\,
	datab => \inst|the_cpu_0|E_alu_sub~regout\,
	datad => \inst|the_cpu_0|Add1~20_combout\,
	combout => \inst|the_cpu_0|F_pc[8]~24_combout\);

\inst|the_cpu_0|F_pc[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_pc[8]~24_combout\,
	sdata => \inst|the_cpu_0|F_pc_plus_one[8]~16_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|W_status_reg_pie_inst_nxt~5_combout\,
	sload => \inst|the_cpu_0|F_pc_sel_nxt.10~0_combout\,
	ena => \inst|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|F_pc\(8));

\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\ = \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\ & 
-- (\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~9_combout\ & \inst|the_cpu_0|F_pc\(8) # !\inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~9_combout\ & (\inst|the_cpu_0|W_alu_result\(10))) # 
-- !\inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\ & \inst|the_cpu_0|F_pc\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~combout\,
	datab => \inst|the_cpu_0|F_pc\(8),
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~9_combout\,
	datad => \inst|the_cpu_0|W_alu_result\(10),
	combout => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~1_combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|Equal0~0_combout\,
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~18_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[7]~47\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(7),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[7]~47_combout\);

\inst|the_cpu_0|F_iw[7]~86\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|F_pc\(10),
	datab => \inst|the_cpu_0|i_read~regout\,
	datac => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(7),
	datad => \inst|the_cpu_0|F_pc\(11),
	combout => \inst|the_cpu_0|F_iw[7]~86_combout\);

\inst|the_cpu_0|F_iw[7]~87\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datab => \inst|the_cpu_0|hbreak_req~4_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[7]~47_combout\,
	datad => \inst|the_cpu_0|F_iw[7]~86_combout\,
	combout => \inst|the_cpu_0|F_iw[7]~87_combout\);

\inst|the_cpu_0|D_iw[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[7]~87_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(7));

\inst|the_cpu_0|E_src1[3]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src1~3_combout\,
	datab => \inst|the_cpu_0|D_iw\(7),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_a\(3),
	combout => \inst|the_cpu_0|E_src1[3]~0_combout\);

\inst|the_cpu_0|E_src1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_src1[3]~0_combout\,
	sdata => \inst|the_cpu_0|F_pc_plus_one[1]~2_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => \inst|the_cpu_0|R_src1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src1\(3));

\inst|the_cpu_0|F_pc[1]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_alu_sub~regout\,
	datab => \inst|the_cpu_0|Add2~6_combout\,
	datad => \inst|the_cpu_0|Add1~6_combout\,
	combout => \inst|the_cpu_0|F_pc[1]~26_combout\);

\inst|the_cpu_0|F_pc[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_pc[1]~26_combout\,
	sdata => \inst|the_cpu_0|F_pc_plus_one[1]~2_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|W_status_reg_pie_inst_nxt~5_combout\,
	sload => \inst|the_cpu_0|F_pc_sel_nxt.10~0_combout\,
	ena => \inst|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|F_pc\(1));

\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~11_combout\ = \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\ & (\inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\ & 
-- \inst|the_cpu_0|W_alu_result\(3) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\ & (\inst|the_cpu_0|F_pc\(1))) # !\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\ & 
-- (\inst|the_cpu_0|F_pc\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_alu_result\(3),
	datab => \inst|the_cpu_0|F_pc\(1),
	datac => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\,
	datad => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\,
	combout => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~11_combout\);

\inst|the_cpu_0|F_iw[3]~58\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[3]~38_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(3),
	combout => \inst|the_cpu_0|F_iw[3]~58_combout\);

\inst|the_cpu_0|F_iw[3]~59\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2_combout\,
	datab => \inst|the_cpu_0|hbreak_req~4_combout\,
	datac => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(3),
	datad => \inst|the_cpu_0|F_iw[3]~58_combout\,
	combout => \inst|the_cpu_0|F_iw[3]~59_combout\);

\inst|the_cpu_0|D_iw[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[3]~59_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(3));

\inst|the_cpu_0|Equal2~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(1),
	datab => \inst|the_cpu_0|D_iw\(3),
	datac => \inst|the_cpu_0|D_iw\(0),
	datad => \inst|the_cpu_0|D_iw\(2),
	combout => \inst|the_cpu_0|Equal2~4_combout\);

\inst|the_cpu_0|Equal2~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(3),
	datab => \inst|the_cpu_0|D_iw\(0),
	datac => \inst|the_cpu_0|D_iw\(1),
	datad => \inst|the_cpu_0|D_iw\(2),
	combout => \inst|the_cpu_0|Equal2~5_combout\);

\inst|the_cpu_0|D_ctrl_logic~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(4),
	datab => \inst|the_cpu_0|Equal2~4_combout\,
	datad => \inst|the_cpu_0|Equal2~5_combout\,
	combout => \inst|the_cpu_0|D_ctrl_logic~8_combout\);

\inst|the_cpu_0|D_ctrl_logic\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_ctrl_crst~3_combout\,
	datab => \inst|the_cpu_0|D_iw\(11),
	datac => \inst|the_cpu_0|D_ctrl_logic~8_combout\,
	datad => \inst|the_cpu_0|D_iw\(16),
	combout => \inst|the_cpu_0|D_ctrl_logic~combout\);

\inst|the_cpu_0|R_ctrl_logic\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|D_ctrl_logic~combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_ctrl_logic~regout\);

\inst|the_cpu_0|W_alu_result[2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_logic_result[2]~171_combout\,
	datab => \inst|the_cpu_0|R_ctrl_logic~regout\,
	datad => \inst|the_cpu_0|F_pc[0]~25_combout\,
	combout => \inst|the_cpu_0|W_alu_result[2]~1_combout\);

\inst|the_cpu_0|W_alu_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|W_alu_result[2]~1_combout\,
	sdata => \inst|the_cpu_0|E_shift_rot_result\(2),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|E_alu_result~0_combout\,
	sload => \inst|the_cpu_0|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_alu_result\(2));

\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~10_combout\ = \inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\ & (\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\ & 
-- \inst|the_cpu_0|W_alu_result\(2) # !\inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\ & (\inst|the_cpu_0|F_pc\(0))) # !\inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\ & 
-- (\inst|the_cpu_0|F_pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0_s1|cpu_0_data_master_qualified_request_onchip_memory2_0_s1~5_combout\,
	datab => \inst|the_cpu_0|W_alu_result\(2),
	datac => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~1_combout\,
	datad => \inst|the_cpu_0|F_pc\(0),
	combout => \inst|the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~10_combout\);

\inst|the_cpu_0|F_iw[11]~66\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(11),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	combout => \inst|the_cpu_0|F_iw[11]~66_combout\);

\inst|the_cpu_0|F_iw[11]~67\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|hbreak_req~4_combout\,
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2_combout\,
	datac => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(11),
	datad => \inst|the_cpu_0|F_iw[11]~66_combout\,
	combout => \inst|the_cpu_0|F_iw[11]~67_combout\);

\inst|the_cpu_0|D_iw[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[11]~67_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(11));

\inst|the_cpu_0|Equal101~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|D_iw\(15),
	datad => \inst|the_cpu_0|D_iw\(16),
	combout => \inst|the_cpu_0|Equal101~5_combout\);

\inst|the_cpu_0|Equal101~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_ctrl_crst~3_combout\,
	datab => \inst|the_cpu_0|D_iw\(14),
	datac => \inst|the_cpu_0|D_iw\(11),
	datad => \inst|the_cpu_0|Equal101~5_combout\,
	combout => \inst|the_cpu_0|Equal101~6_combout\);

\inst|the_cpu_0|R_ctrl_rdctl_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|Equal101~6_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\);

\inst|the_cpu_0|D_ctrl_crst~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(16),
	datab => \inst|the_cpu_0|D_iw\(14),
	datac => \inst|the_cpu_0|D_iw\(15),
	datad => \inst|the_cpu_0|D_ctrl_crst~3_combout\,
	combout => \inst|the_cpu_0|D_ctrl_crst~4_combout\);

\inst|the_cpu_0|R_ctrl_crst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|D_ctrl_crst~4_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_ctrl_crst~regout\);

\inst|the_cpu_0|W_estatus_reg_inst_nxt~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_estatus_reg_inst_nxt~2_combout\,
	datab => \inst|the_cpu_0|R_ctrl_crst~regout\,
	datac => \inst|the_cpu_0|R_ctrl_exception~regout\,
	datad => \inst|the_cpu_0|W_status_reg_pie~regout\,
	combout => \inst|the_cpu_0|W_estatus_reg_inst_nxt~3_combout\);

\inst|the_cpu_0|W_estatus_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|W_estatus_reg_inst_nxt~3_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_estatus_reg~regout\);

\inst|the_cpu_0|W_status_reg_pie_inst_nxt~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|D_iw\(14),
	datac => \inst|the_cpu_0|Equal101~7_combout\,
	datad => \inst|the_cpu_0|W_estatus_reg~regout\,
	combout => \inst|the_cpu_0|W_status_reg_pie_inst_nxt~6_combout\);

\inst|the_cpu_0|Equal101~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_ctrl_crst~3_combout\,
	datab => \inst|the_cpu_0|D_iw\(14),
	datac => \inst|the_cpu_0|D_iw\(11),
	datad => \inst|the_cpu_0|Equal101~5_combout\,
	combout => \inst|the_cpu_0|Equal101~8_combout\);

\inst|the_cpu_0|R_ctrl_wrctl_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|Equal101~8_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_ctrl_wrctl_inst~regout\);

\inst|the_cpu_0|E_wrctl_status~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(8),
	datab => \inst|the_cpu_0|R_ctrl_wrctl_inst~regout\,
	datac => \inst|the_cpu_0|D_iw\(7),
	combout => \inst|the_cpu_0|E_wrctl_status~0_combout\);

\inst|the_cpu_0|W_status_reg_pie_inst_nxt~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_status_reg_pie~regout\,
	datab => \inst|the_cpu_0|D_iw\(6),
	datac => \inst|the_cpu_0|E_src1\(0),
	datad => \inst|the_cpu_0|E_wrctl_status~0_combout\,
	combout => \inst|the_cpu_0|W_status_reg_pie_inst_nxt~7_combout\);

\inst|the_cpu_0|W_status_reg_pie_inst_nxt~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|Equal101~7_combout\,
	datab => \inst|the_cpu_0|D_iw\(14),
	datac => \inst|the_cpu_0|W_bstatus_reg~regout\,
	datad => \inst|the_cpu_0|W_status_reg_pie_inst_nxt~7_combout\,
	combout => \inst|the_cpu_0|W_status_reg_pie_inst_nxt~8_combout\);

\inst|the_cpu_0|W_status_reg_pie_inst_nxt~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_status_reg_pie_inst_nxt~5_combout\,
	datab => \inst|the_cpu_0|R_ctrl_crst~regout\,
	datac => \inst|the_cpu_0|W_status_reg_pie_inst_nxt~6_combout\,
	datad => \inst|the_cpu_0|W_status_reg_pie_inst_nxt~8_combout\,
	combout => \inst|the_cpu_0|W_status_reg_pie_inst_nxt~9_combout\);

\inst|the_cpu_0|W_status_reg_pie\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|W_status_reg_pie_inst_nxt~9_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_status_reg_pie~regout\);

\inst|the_cpu_0|E_wrctl_bstatus~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(7),
	datab => \inst|the_cpu_0|D_iw\(6),
	datac => \inst|the_cpu_0|R_ctrl_wrctl_inst~regout\,
	datad => \inst|the_cpu_0|D_iw\(8),
	combout => \inst|the_cpu_0|E_wrctl_bstatus~0_combout\);

\inst|the_cpu_0|W_bstatus_reg_inst_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|W_bstatus_reg~regout\,
	datac => \inst|the_cpu_0|E_wrctl_bstatus~0_combout\,
	datad => \inst|the_cpu_0|E_src1\(0),
	combout => \inst|the_cpu_0|W_bstatus_reg_inst_nxt~1_combout\);

\inst|the_cpu_0|W_bstatus_reg_inst_nxt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|W_status_reg_pie~regout\,
	datac => \inst|the_cpu_0|W_bstatus_reg_inst_nxt~1_combout\,
	datad => \inst|the_cpu_0|R_ctrl_break~regout\,
	combout => \inst|the_cpu_0|W_bstatus_reg_inst_nxt~2_combout\);

\inst|the_cpu_0|W_bstatus_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|W_bstatus_reg_inst_nxt~2_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_bstatus_reg~regout\);

\inst|the_cpu_0|E_control_rd_data[0]~128\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(6),
	datab => \inst|the_cpu_0|W_bstatus_reg~regout\,
	datac => \inst|the_cpu_0|D_iw\(7),
	datad => \inst|the_cpu_0|W_status_reg_pie~regout\,
	combout => \inst|the_cpu_0|E_control_rd_data[0]~128_combout\);

\inst|the_cpu_0|E_control_rd_data[0]~129\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(6),
	datab => \inst|the_cpu_0|E_control_rd_data[0]~128_combout\,
	datac => \inst|the_cpu_0|D_iw\(8),
	datad => \inst|the_cpu_0|W_estatus_reg~regout\,
	combout => \inst|the_cpu_0|E_control_rd_data[0]~129_combout\);

\inst|the_cpu_0|W_control_rd_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_control_rd_data[0]~129_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_control_rd_data\(0));

\inst|the_cpu_0|W_wr_data[0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_ctrl_rdctl_inst~regout\,
	datac => \inst|the_cpu_0|W_control_rd_data\(0),
	datad => \inst|the_cpu_0|W_alu_result\(0),
	combout => \inst|the_cpu_0|W_wr_data[0]~3_combout\);

\inst|the_cpu_0|R_compare_op[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|D_logic_op_raw[1]~0_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_compare_op\(1));

\inst|the_cpu_0|E_invert_arith_src_msb~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_invert_arith_src_msb~3_combout\,
	datac => \inst|the_cpu_0|D_iw\(0),
	combout => \inst|the_cpu_0|E_invert_arith_src_msb~5_combout\);

\inst|the_cpu_0|E_invert_arith_src_msb~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(5),
	datab => \inst|the_cpu_0|D_ctrl_alu_subtract~21_combout\,
	datac => \inst|the_cpu_0|R_valid~regout\,
	datad => \inst|the_cpu_0|E_invert_arith_src_msb~5_combout\,
	combout => \inst|the_cpu_0|E_invert_arith_src_msb~4_combout\);

\inst|the_cpu_0|E_invert_arith_src_msb\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_invert_arith_src_msb~4_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_invert_arith_src_msb~regout\);

\inst|the_cpu_0|R_src2_hi[15]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src2_hi[15]~33_combout\,
	datab => \inst|the_cpu_0|R_ctrl_unsigned_lo_imm16~regout\,
	datac => \inst|the_cpu_0|R_ctrl_force_src2_zero~regout\,
	combout => \inst|the_cpu_0|R_src2_hi[15]~34_combout\);

\inst|the_cpu_0|E_src2[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src2_hi[15]~34_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(31));

\inst|the_cpu_0|E_arith_src2[31]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|the_cpu_0|E_invert_arith_src_msb~regout\,
	datad => \inst|the_cpu_0|E_src2\(31),
	combout => \inst|the_cpu_0|E_arith_src2\(31));

\inst|the_cpu_0|Add2~64\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst|the_cpu_0|Add2~63\,
	combout => \inst|the_cpu_0|Add2~64_combout\);

\inst|the_cpu_0|E_arith_src1[31]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|E_src1\(31),
	datac => \inst|the_cpu_0|E_invert_arith_src_msb~regout\,
	combout => \inst|the_cpu_0|E_arith_src1\(31));

\inst|the_cpu_0|Add1~64\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst|the_cpu_0|Add1~63\,
	combout => \inst|the_cpu_0|Add1~64_combout\);

\inst|the_cpu_0|E_arith_result[32]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_alu_sub~regout\,
	datac => \inst|the_cpu_0|Add2~64_combout\,
	datad => \inst|the_cpu_0|Add1~64_combout\,
	combout => \inst|the_cpu_0|E_arith_result[32]~4_combout\);

\inst|the_cpu_0|R_src2_lo[5]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src2_lo~0_combout\,
	datab => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datac => \inst|the_cpu_0|D_iw\(11),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(5),
	combout => \inst|the_cpu_0|R_src2_lo[5]~24_combout\);

\inst|the_cpu_0|E_src2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|R_src2_lo[5]~24_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(5));

\inst|the_cpu_0|E_logic_result[5]~168\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(5),
	datab => \inst|the_cpu_0|R_logic_op\(0),
	datac => \inst|the_cpu_0|E_src2\(5),
	datad => \inst|the_cpu_0|R_logic_op\(1),
	combout => \inst|the_cpu_0|E_logic_result[5]~168_combout\);

\inst|the_cpu_0|E_logic_result[6]~167\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_logic_op\(1),
	datab => \inst|the_cpu_0|R_logic_op\(0),
	datac => \inst|the_cpu_0|E_src2\(6),
	datad => \inst|the_cpu_0|E_src1\(6),
	combout => \inst|the_cpu_0|E_logic_result[6]~167_combout\);

\inst|the_cpu_0|Equal122~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_logic_result[8]~165_combout\,
	datab => \inst|the_cpu_0|E_logic_result[5]~168_combout\,
	datac => \inst|the_cpu_0|E_logic_result[7]~166_combout\,
	datad => \inst|the_cpu_0|E_logic_result[6]~167_combout\,
	combout => \inst|the_cpu_0|Equal122~1_combout\);

\inst|the_cpu_0|E_logic_result[4]~169\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(4),
	datab => \inst|the_cpu_0|R_logic_op\(0),
	datac => \inst|the_cpu_0|E_src1\(4),
	datad => \inst|the_cpu_0|R_logic_op\(1),
	combout => \inst|the_cpu_0|E_logic_result[4]~169_combout\);

\inst|the_cpu_0|E_logic_result[2]~171\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src2\(2),
	datab => \inst|the_cpu_0|E_src1\(2),
	datac => \inst|the_cpu_0|R_logic_op\(0),
	datad => \inst|the_cpu_0|R_logic_op\(1),
	combout => \inst|the_cpu_0|E_logic_result[2]~171_combout\);

\inst|the_cpu_0|Equal122~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_logic_result[13]~161_combout\,
	datab => \inst|the_cpu_0|E_logic_result[3]~170_combout\,
	datac => \inst|the_cpu_0|E_logic_result[4]~169_combout\,
	datad => \inst|the_cpu_0|E_logic_result[2]~171_combout\,
	combout => \inst|the_cpu_0|Equal122~2_combout\);

\inst|the_cpu_0|Equal122~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_logic_result[31]~174_combout\,
	datab => \inst|the_cpu_0|E_logic_result[30]~175_combout\,
	datac => \inst|the_cpu_0|E_logic_result[15]~172_combout\,
	datad => \inst|the_cpu_0|E_logic_result[28]~173_combout\,
	combout => \inst|the_cpu_0|Equal122~3_combout\);

\inst|the_cpu_0|Equal122~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|Equal122~0_combout\,
	datab => \inst|the_cpu_0|Equal122~1_combout\,
	datac => \inst|the_cpu_0|Equal122~2_combout\,
	datad => \inst|the_cpu_0|Equal122~3_combout\,
	combout => \inst|the_cpu_0|Equal122~4_combout\);

\inst|the_cpu_0|E_logic_result[1]~177\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_src1\(1),
	datab => \inst|the_cpu_0|E_src2\(1),
	datac => \inst|the_cpu_0|R_logic_op\(0),
	datad => \inst|the_cpu_0|R_logic_op\(1),
	combout => \inst|the_cpu_0|E_logic_result[1]~177_combout\);

\inst|the_cpu_0|Equal122~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|the_cpu_0|E_logic_result[14]~176_combout\,
	datad => \inst|the_cpu_0|E_logic_result[1]~177_combout\,
	combout => \inst|the_cpu_0|Equal122~5_combout\);

\inst|the_cpu_0|E_logic_result[26]~183\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_logic_op\(0),
	datab => \inst|the_cpu_0|R_logic_op\(1),
	datac => \inst|the_cpu_0|E_src2\(26),
	datad => \inst|the_cpu_0|E_src1\(26),
	combout => \inst|the_cpu_0|E_logic_result[26]~183_combout\);

\inst|the_cpu_0|Equal122~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|Equal122~6_combout\,
	datab => \inst|the_cpu_0|E_logic_result[27]~182_combout\,
	datac => \inst|the_cpu_0|Equal122~5_combout\,
	datad => \inst|the_cpu_0|E_logic_result[26]~183_combout\,
	combout => \inst|the_cpu_0|Equal122~7_combout\);

\inst|the_cpu_0|E_src2[20]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_src2_use_imm~regout\,
	datab => \inst|the_cpu_0|D_iw\(21),
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(20),
	combout => \inst|the_cpu_0|E_src2[20]~4_combout\);

\inst|the_cpu_0|E_src2[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_src2[20]~4_combout\,
	sdata => \inst|the_cpu_0|D_iw\(10),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sclr => \inst|the_cpu_0|R_src2_hi~0_combout\,
	sload => \inst|the_cpu_0|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|E_src2\(20));

\inst|the_cpu_0|E_logic_result[20]~191\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_logic_op\(1),
	datab => \inst|the_cpu_0|E_src2\(20),
	datac => \inst|the_cpu_0|R_logic_op\(0),
	datad => \inst|the_cpu_0|E_src1\(20),
	combout => \inst|the_cpu_0|E_logic_result[20]~191_combout\);

\inst|the_cpu_0|Equal122~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|E_logic_result[22]~192_combout\,
	datab => \inst|the_cpu_0|E_logic_result[20]~191_combout\,
	datac => \inst|the_cpu_0|E_logic_result[21]~190_combout\,
	datad => \inst|the_cpu_0|E_logic_result[0]~189_combout\,
	combout => \inst|the_cpu_0|Equal122~9_combout\);

\inst|the_cpu_0|Equal122~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|Equal122~8_combout\,
	datab => \inst|the_cpu_0|Equal122~4_combout\,
	datac => \inst|the_cpu_0|Equal122~7_combout\,
	datad => \inst|the_cpu_0|Equal122~9_combout\,
	combout => \inst|the_cpu_0|Equal122~10_combout\);

\inst|the_cpu_0|E_cmp_result~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_compare_op\(0),
	datab => \inst|the_cpu_0|R_compare_op\(1),
	datac => \inst|the_cpu_0|E_arith_result[32]~4_combout\,
	datad => \inst|the_cpu_0|Equal122~10_combout\,
	combout => \inst|the_cpu_0|E_cmp_result~2_combout\);

\inst|the_cpu_0|W_cmp_result\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|E_cmp_result~2_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|W_cmp_result~regout\);

\inst|the_cpu_0|W_wr_data[0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_br_cmp~regout\,
	datac => \inst|the_cpu_0|W_wr_data[0]~3_combout\,
	datad => \inst|the_cpu_0|W_cmp_result~regout\,
	combout => \inst|the_cpu_0|W_wr_data[0]~4_combout\);

\inst|the_cpu_0|d_writedata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(0),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(0));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~210\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(27),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(24),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonAReg\(10),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~210_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg~210_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg[0]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(24));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~136\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(24),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~136_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg~136_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(24));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~111\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonDReg\(24),
	datac => \sld_hub_inst|irf_reg[1][1]~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_break|break_readreg\(24),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~111_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~112\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(26),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \sld_hub_inst|irf_reg[1][0]~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~111_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~112_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~112_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[27]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(25));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[25]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(25),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[25]~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[25]~feeder_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(25));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|always1~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(34),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(35),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(25),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|always1~1_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|d_writedata\(0),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|always1~1_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_ocireg~1_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~2_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~regout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|monitor_ready~regout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[0]~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out\(0));

\sld_hub_inst|irsr_reg~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|shadow_jsm|state\(3),
	datab => \sld_hub_inst|irsr_reg\(1),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|ir_out\(0),
	combout => \sld_hub_inst|irsr_reg~27_combout\);

\sld_hub_inst|irsr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|irsr_reg~27_combout\,
	aclr => \sld_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \sld_hub_inst|irsr_reg[0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|irsr_reg\(0));

\sld_hub_inst|hub_mode_reg[1]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|irsr_reg\(2),
	datab => \sld_hub_inst|hub_mode_reg\(1),
	datad => \sld_hub_inst|irsr_reg\(1),
	combout => \sld_hub_inst|hub_mode_reg[1]~13_combout\);

\sld_hub_inst|hub_mode_reg[1]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|hub_mode_reg[1]~12_combout\,
	datab => \sld_hub_inst|irsr_reg\(0),
	datac => \sld_hub_inst|hub_mode_reg\(1),
	datad => \sld_hub_inst|hub_mode_reg[1]~13_combout\,
	combout => \sld_hub_inst|hub_mode_reg[1]~14_combout\);

\sld_hub_inst|hub_mode_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|hub_mode_reg[1]~14_combout\,
	aclr => \sld_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|hub_mode_reg\(1));

\sld_hub_inst|hub_mode_reg[2]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|hub_mode_reg[2]~15_combout\,
	datab => \sld_hub_inst|reset_ena_reg~regout\,
	datac => \sld_hub_inst|hub_mode_reg\(2),
	datad => \sld_hub_inst|hub_mode_reg\(1),
	combout => \sld_hub_inst|hub_mode_reg[2]~16_combout\);

\sld_hub_inst|hub_mode_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|hub_mode_reg[2]~16_combout\,
	aclr => \sld_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|hub_mode_reg\(2));

\sld_hub_inst|clr_reg_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sld_hub_inst|shadow_jsm|state\(1),
	datad => \sld_hub_inst|hub_mode_reg\(2),
	combout => \sld_hub_inst|clr_reg_proc~0_combout\);

\sld_hub_inst|clr_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|clr_reg~regout\);

\sld_hub_inst|clr_reg~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "falling edge")
-- pragma translate_on
PORT MAP (
	inclk => \sld_hub_inst|clr_reg~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \sld_hub_inst|clr_reg~clkctrl_outclk\);

\sld_hub_inst|irsr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|irsr_reg[4]~22_combout\,
	sdata => \~QIC_CREATED_GND~I_combout\,
	aclr => \sld_hub_inst|clr_reg~clkctrl_outclk\,
	sload => \sld_hub_inst|shadow_jsm|state\(3),
	ena => \sld_hub_inst|virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|irsr_reg\(4));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.000~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.000~feeder_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.000~feeder_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.000~regout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[0]~81\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(1),
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.000~regout\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[0]~81_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux37~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sld_hub_inst|irf_reg[1][0]~regout\,
	datad => \sld_hub_inst|irf_reg[1][1]~regout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux37~0_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~86\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(0),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux37~0_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~86_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[0]~81_combout\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~86_combout\,
	sload => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(0));

\sld_hub_inst|tdo~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \sld_hub_inst|irsr_reg\(4),
	datac => \sld_hub_inst|irsr_reg\(0),
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(0),
	combout => \sld_hub_inst|tdo~5_combout\);

\sld_hub_inst|tdo_bypass_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sld_hub_inst|shadow_jsm|state\(4),
	datac => \sld_hub_inst|tdo_bypass_reg~regout\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \sld_hub_inst|tdo_bypass_reg~0_combout\);

\sld_hub_inst|tdo_bypass_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|tdo_bypass_reg~regout\);

\sld_hub_inst|Equal6~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|irsr_reg\(2),
	datac => \sld_hub_inst|irsr_reg\(0),
	datad => \sld_hub_inst|irsr_reg\(1),
	combout => \sld_hub_inst|Equal6~0_combout\);

\sld_hub_inst|tdo~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|irsr_reg\(4),
	datab => \sld_hub_inst|shadow_jsm|state\(3),
	datac => \sld_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \sld_hub_inst|shadow_jsm|state\(4),
	combout => \sld_hub_inst|tdo~3_combout\);

\sld_hub_inst|tdo~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|hub_info_reg|WORD_SR\(0),
	datab => \sld_hub_inst|tdo_bypass_reg~regout\,
	datac => \sld_hub_inst|Equal6~0_combout\,
	datad => \sld_hub_inst|tdo~3_combout\,
	combout => \sld_hub_inst|tdo~4_combout\);

\sld_hub_inst|tdo~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|tdo~6_combout\,
	datab => \sld_hub_inst|tdo~5_combout\,
	datac => \sld_hub_inst|tdo~regout\,
	datad => \sld_hub_inst|tdo~4_combout\,
	combout => \sld_hub_inst|tdo~7_combout\);

\sld_hub_inst|tdo\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \sld_hub_inst|tdo~7_combout\,
	aclr => \sld_hub_inst|shadow_jsm|state\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \sld_hub_inst|tdo~regout\);

\sld_hub_inst|tdo~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sld_hub_inst|tdo~regout\,
	combout => \sld_hub_inst|tdo~_wirecell_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|Mux37~0_combout\,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.100~regout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[35]~82\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(36),
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|DRsize.100~regout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[35]~82_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~97\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sld_hub_inst|irf_reg[1][0]~regout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0),
	datad => \sld_hub_inst|irf_reg[1][1]~regout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~97_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~98\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sld_hub_inst|irf_reg[1][0]~regout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(35),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~97_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~98_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr[35]~82_combout\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr~98_combout\,
	sload => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(35));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_tck|sr\(35),
	sload => VCC,
	ena => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(35));

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_jtag_debug_module_wrapper|the_cpu_0_jtag_debug_module_sysclk|jdo\(35),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonRd~4_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~5_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|MonWr~regout\);

\inst|the_cpu_0|F_iw[13]~68\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(13),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	combout => \inst|the_cpu_0|F_iw[13]~68_combout\);

\inst|the_cpu_0|F_iw[13]~69\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|hbreak_req~4_combout\,
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2_combout\,
	datac => \inst|the_cpu_0|F_iw[13]~68_combout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(13),
	combout => \inst|the_cpu_0|F_iw[13]~69_combout\);

\inst|the_cpu_0|D_iw[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[13]~69_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(13));

\inst|the_cpu_0|D_ctrl_retaddr~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(12),
	datab => \inst|the_cpu_0|D_iw\(13),
	datad => \inst|the_cpu_0|Equal2~3_combout\,
	combout => \inst|the_cpu_0|D_ctrl_retaddr~14_combout\);

\inst|the_cpu_0|D_ctrl_break~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(16),
	datab => \inst|the_cpu_0|D_iw\(14),
	datac => \inst|the_cpu_0|D_iw\(15),
	datad => \inst|the_cpu_0|D_ctrl_retaddr~14_combout\,
	combout => \inst|the_cpu_0|D_ctrl_break~2_combout\);

\inst|the_cpu_0|R_ctrl_break\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|D_ctrl_break~2_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_ctrl_break~regout\);

\inst|the_cpu_0|F_pc_no_crst_nxt[10]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|F_pc_plus_one[10]~20_combout\,
	datac => \inst|the_cpu_0|R_ctrl_break~regout\,
	combout => \inst|the_cpu_0|F_pc_no_crst_nxt[10]~26_combout\);

\inst|the_cpu_0|E_arith_result[12]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|E_alu_sub~regout\,
	datac => \inst|the_cpu_0|Add1~24_combout\,
	datad => \inst|the_cpu_0|Add2~24_combout\,
	combout => \inst|the_cpu_0|E_arith_result[12]~0_combout\);

\inst|the_cpu_0|F_pc_no_crst_nxt[10]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|F_pc_sel_nxt.10~0_combout\,
	datab => \inst|the_cpu_0|R_ctrl_exception~regout\,
	datac => \inst|the_cpu_0|F_pc_no_crst_nxt[10]~26_combout\,
	datad => \inst|the_cpu_0|E_arith_result[12]~0_combout\,
	combout => \inst|the_cpu_0|F_pc_no_crst_nxt[10]~27_combout\);

\inst|the_cpu_0|F_pc[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_pc_no_crst_nxt[10]~27_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|F_pc\(10));

\inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2_combout\ = !\inst|the_cpu_0|F_pc\(10) & !\inst|the_cpu_0|i_read~regout\ & !\inst|the_cpu_0|F_pc\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|F_pc\(10),
	datac => \inst|the_cpu_0|i_read~regout\,
	datad => \inst|the_cpu_0|F_pc\(11),
	combout => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2_combout\);

\inst|the_cpu_0|F_iw[12]~70\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(12),
	combout => \inst|the_cpu_0|F_iw[12]~70_combout\);

\inst|the_cpu_0|F_iw[12]~71\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|hbreak_req~4_combout\,
	datab => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2_combout\,
	datac => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(12),
	datad => \inst|the_cpu_0|F_iw[12]~70_combout\,
	combout => \inst|the_cpu_0|F_iw[12]~71_combout\);

\inst|the_cpu_0|D_iw[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[12]~71_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(12));

\inst|the_cpu_0|D_ctrl_alu_subtract~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|the_cpu_0|D_iw\(12),
	datad => \inst|the_cpu_0|D_iw\(13),
	combout => \inst|the_cpu_0|D_ctrl_alu_subtract~19_combout\);

\inst|the_cpu_0|Equal101~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(15),
	datab => \inst|the_cpu_0|D_ctrl_alu_subtract~19_combout\,
	datac => \inst|the_cpu_0|D_iw\(11),
	datad => \inst|the_cpu_0|Equal101~1_combout\,
	combout => \inst|the_cpu_0|Equal101~7_combout\);

\inst|the_cpu_0|D_ctrl_uncond_cti_non_br~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(12),
	datab => \inst|the_cpu_0|D_iw\(13),
	datac => \inst|the_cpu_0|D_iw\(11),
	datad => \inst|the_cpu_0|D_iw\(15),
	combout => \inst|the_cpu_0|D_ctrl_uncond_cti_non_br~7_combout\);

\inst|the_cpu_0|D_ctrl_uncond_cti_non_br~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|Equal101~1_combout\,
	datab => \inst|the_cpu_0|Equal101~7_combout\,
	datac => \inst|the_cpu_0|D_ctrl_jmp_direct~0_combout\,
	datad => \inst|the_cpu_0|D_ctrl_uncond_cti_non_br~7_combout\,
	combout => \inst|the_cpu_0|D_ctrl_uncond_cti_non_br~8_combout\);

\inst|the_cpu_0|R_ctrl_uncond_cti_non_br\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|D_ctrl_uncond_cti_non_br~8_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_ctrl_uncond_cti_non_br~regout\);

\inst|the_cpu_0|F_pc_sel_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_br~regout\,
	datab => \inst|the_cpu_0|R_ctrl_uncond_cti_non_br~regout\,
	datad => \inst|the_cpu_0|W_cmp_result~regout\,
	combout => \inst|the_cpu_0|F_pc_sel_nxt~0_combout\);

\inst|the_cpu_0|F_pc_no_crst_nxt[11]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_break~regout\,
	datab => \inst|the_cpu_0|F_pc_sel_nxt~0_combout\,
	datac => \inst|the_cpu_0|E_arith_result[13]~1_combout\,
	datad => \inst|the_cpu_0|F_pc_plus_one[11]~22_combout\,
	combout => \inst|the_cpu_0|F_pc_no_crst_nxt[11]~24_combout\);

\inst|the_cpu_0|F_pc_no_crst_nxt[11]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|R_ctrl_exception~regout\,
	datad => \inst|the_cpu_0|F_pc_no_crst_nxt[11]~24_combout\,
	combout => \inst|the_cpu_0|F_pc_no_crst_nxt[11]~25_combout\);

\inst|the_cpu_0|F_pc[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_pc_no_crst_nxt[11]~25_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|F_pc\(11));

\inst|the_cpu_0|F_iw[4]~62\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|i_read~regout\,
	datab => \inst|the_cpu_0|F_pc\(11),
	datac => \inst|the_cpu_0|F_pc\(10),
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(4),
	combout => \inst|the_cpu_0|F_iw[4]~62_combout\);

\inst|the_cpu_0|F_iw[4]~63\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[4]~46_combout\,
	datab => \inst|the_cpu_0|hbreak_req~4_combout\,
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datad => \inst|the_cpu_0|F_iw[4]~62_combout\,
	combout => \inst|the_cpu_0|F_iw[4]~63_combout\);

\inst|the_cpu_0|D_iw[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[4]~63_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(4));

\inst|the_cpu_0|Equal133~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|the_cpu_0|D_iw\(4),
	datad => \inst|the_cpu_0|D_iw\(3),
	combout => \inst|the_cpu_0|Equal133~0_combout\);

\inst|the_cpu_0|d_writedata[27]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(11),
	datab => \inst|the_cpu_0|Equal133~0_combout\,
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(3),
	combout => \inst|the_cpu_0|d_writedata[27]~0_combout\);

\inst|the_cpu_0|d_writedata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|d_writedata[27]~0_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(11));

\inst|the_cpu_0|F_iw[15]~65\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|F_iw[15]~64_combout\,
	datab => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(15),
	datac => \inst|the_cpu_0|hbreak_req~4_combout\,
	datad => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2_combout\,
	combout => \inst|the_cpu_0|F_iw[15]~65_combout\);

\inst|the_cpu_0|D_iw[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[15]~65_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(15));

\inst|the_cpu_0|D_ctrl_exception~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|D_iw\(15),
	datac => \inst|the_cpu_0|Equal2~3_combout\,
	datad => \inst|the_cpu_0|D_iw\(16),
	combout => \inst|the_cpu_0|D_ctrl_exception~11_combout\);

\inst|the_cpu_0|D_ctrl_exception~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(14),
	datab => \inst|the_cpu_0|D_iw\(11),
	datac => \inst|the_cpu_0|D_iw\(12),
	datad => \inst|the_cpu_0|D_iw\(13),
	combout => \inst|the_cpu_0|D_ctrl_exception~15_combout\);

\inst|the_cpu_0|D_ctrl_exception\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_ctrl_exception~14_combout\,
	datab => \inst|the_cpu_0|D_ctrl_exception~11_combout\,
	datac => \inst|the_cpu_0|D_ctrl_exception~15_combout\,
	datad => \inst|the_cpu_0|D_ctrl_exception~16_combout\,
	combout => \inst|the_cpu_0|D_ctrl_exception~combout\);

\inst|the_cpu_0|R_ctrl_exception\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|D_ctrl_exception~combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_ctrl_exception~regout\);

\inst|the_cpu_0|F_pc_no_crst_nxt[9]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|W_status_reg_pie_inst_nxt~5_combout\,
	datab => \inst|the_cpu_0|F_pc_plus_one[9]~18_combout\,
	datac => \inst|the_cpu_0|E_arith_result[11]~2_combout\,
	datad => \inst|the_cpu_0|F_pc_sel_nxt~0_combout\,
	combout => \inst|the_cpu_0|F_pc_no_crst_nxt[9]~28_combout\);

\inst|the_cpu_0|F_pc_no_crst_nxt[9]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|R_ctrl_break~regout\,
	datab => \inst|the_cpu_0|R_ctrl_exception~regout\,
	datad => \inst|the_cpu_0|F_pc_no_crst_nxt[9]~28_combout\,
	combout => \inst|the_cpu_0|F_pc_no_crst_nxt[9]~29_combout\);

\inst|the_cpu_0|F_pc[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_pc_no_crst_nxt[9]~29_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|F_pc\(9));

\inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\ = !\inst|the_cpu_0|i_read~regout\ & \inst|the_cpu_0|F_pc\(9) & \inst|the_cpu_0|F_pc\(10) & \inst|the_cpu_0|F_pc\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|i_read~regout\,
	datab => \inst|the_cpu_0|F_pc\(9),
	datac => \inst|the_cpu_0|F_pc\(10),
	datad => \inst|the_cpu_0|F_pc\(11),
	combout => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\);

\inst|the_cpu_0|F_iw[14]~72\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(14),
	datab => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[27]~32_combout\,
	datad => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	combout => \inst|the_cpu_0|F_iw[14]~72_combout\);

\inst|the_cpu_0|F_iw[14]~73\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2_combout\,
	datab => \inst|the_cpu_0|hbreak_req~4_combout\,
	datac => \inst|the_cpu_0|F_iw[14]~72_combout\,
	datad => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(14),
	combout => \inst|the_cpu_0|F_iw[14]~73_combout\);

\inst|the_cpu_0|D_iw[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[14]~73_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(14));

\inst|the_cpu_0|hbreak_enabled~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|Equal101~7_combout\,
	datab => \inst|the_cpu_0|D_iw\(14),
	datac => \inst|the_cpu_0|hbreak_enabled~regout\,
	datad => \inst|the_cpu_0|R_ctrl_break~regout\,
	combout => \inst|the_cpu_0|hbreak_enabled~4_combout\);

\inst|the_cpu_0|hbreak_enabled\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|hbreak_enabled~4_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|hbreak_enabled~regout\);

\inst|the_cpu_0|hbreak_pending_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|hbreak_enabled~regout\,
	datac => \inst|the_cpu_0|hbreak_pending~regout\,
	datad => \inst|the_cpu_0|hbreak_req~3_combout\,
	combout => \inst|the_cpu_0|hbreak_pending_nxt~0_combout\);

\inst|the_cpu_0|hbreak_pending\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|hbreak_pending_nxt~0_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|hbreak_pending~regout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_single_step_mode~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|the_cpu_0|d_writedata\(3),
	datac => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_single_step_mode~regout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|take_action_ocireg~1_combout\,
	combout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_single_step_mode~0_combout\);

\inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_single_step_mode\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_single_step_mode~regout\);

\inst|the_cpu_0|wait_for_one_post_bret_inst~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|hbreak_enabled~regout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_avalon_reg|oci_single_step_mode~regout\,
	datac => \inst|the_cpu_0|wait_for_one_post_bret_inst~regout\,
	datad => \inst|the_cpu_0|F_valid~combout\,
	combout => \inst|the_cpu_0|wait_for_one_post_bret_inst~4_combout\);

\inst|the_cpu_0|wait_for_one_post_bret_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|wait_for_one_post_bret_inst~4_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|wait_for_one_post_bret_inst~regout\);

\inst|the_cpu_0|hbreak_req~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_oci_debug|jtag_break~regout\,
	datab => \inst|the_cpu_0|hbreak_pending~regout\,
	datac => \inst|the_cpu_0|W_valid~regout\,
	datad => \inst|the_cpu_0|wait_for_one_post_bret_inst~regout\,
	combout => \inst|the_cpu_0|hbreak_req~3_combout\);

\inst|the_cpu_0|hbreak_req~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|the_cpu_0|hbreak_enabled~regout\,
	datad => \inst|the_cpu_0|hbreak_req~3_combout\,
	combout => \inst|the_cpu_0|hbreak_req~4_combout\);

\inst|the_cpu_0|F_iw[2]~52\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~10_combout\,
	datab => \inst|the_cpu_0|the_cpu_0_nios2_oci|the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(2),
	datac => \inst|the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~2_combout\,
	datad => \inst|the_cpu_0|the_cpu_0_nios2_oci|readdata[2]~42_combout\,
	combout => \inst|the_cpu_0|F_iw[2]~52_combout\);

\inst|the_cpu_0|F_iw[2]~53\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2_combout\,
	datab => \inst|the_cpu_0|hbreak_req~4_combout\,
	datac => \inst|the_onchip_memory2_0|the_altsyncram|auto_generated|q_a\(2),
	datad => \inst|the_cpu_0|F_iw[2]~52_combout\,
	combout => \inst|the_cpu_0|F_iw[2]~53_combout\);

\inst|the_cpu_0|D_iw[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|F_iw[2]~53_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	ena => \inst|the_cpu_0|F_valid~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|D_iw\(2));

\inst|the_cpu_0|D_ctrl_ld~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|the_cpu_0|D_iw\(4),
	datab => \inst|the_cpu_0|D_iw\(2),
	datac => \inst|the_cpu_0|D_iw\(0),
	datad => \inst|the_cpu_0|D_iw\(1),
	combout => \inst|the_cpu_0|D_ctrl_ld~11_combout\);

\inst|the_cpu_0|R_ctrl_ld\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|D_ctrl_ld~11_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|R_ctrl_ld~regout\);

\inst|the_cpu_0|comb~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|the_cpu_0|R_ctrl_ld~regout\,
	datad => \inst|the_cpu_0|W_valid~regout\,
	combout => \inst|the_cpu_0|comb~5_combout\);

\inst|the_cpu_0|d_writedata[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|the_cpu_0|cpu_0_rf|the_altsyncram|auto_generated|q_b\(3),
	combout => \inst|the_cpu_0|d_writedata[3]~feeder_combout\);

\inst|the_cpu_0|d_writedata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \inst|the_cpu_0|d_writedata[3]~feeder_combout\,
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_cpu_0|d_writedata\(3));

\inst|the_pio_0|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \inst|the_cpu_0|d_writedata\(3),
	aclr => \inst|led_nios_cpu_reset_clk_0_domain_synch|ALT_INV_data_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|the_pio_0|always0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst|the_pio_0|data_out\(3));

\altera_reserved_tms~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tms,
	combout => \altera_reserved_tms~combout\);

\sld_hub_inst|clr_reg~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sld_hub_inst|clr_reg~regout\,
	combout => \sld_hub_inst|clr_reg~_wirecell_combout\);

\sld_hub_inst|shadow_jsm|state[0]~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sld_hub_inst|shadow_jsm|state\(0),
	combout => \sld_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);

\LED[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst|the_pio_0|data_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED(3));

\LED[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst|the_pio_0|data_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED(2));

\LED[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst|the_pio_0|data_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED(1));

\LED[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst|the_pio_0|data_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LED(0));

\altera_reserved_tdo~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \altera_internal_jtag~TDO\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_altera_reserved_tdo);
END structure;


