Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Nov  5 15:09:57 2020
| Host         : K-Legion running 64-bit Kali GNU/Linux Rolling
| Command      : report_timing_summary -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -pb XADCdemo_timing_summary_routed.pb -rpx XADCdemo_timing_summary_routed.rpx -warn_on_violation
| Design       : XADCdemo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_7/inst/DRDY (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.870        0.000                      0                   65        0.336        0.000                      0                   65       41.160        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.870        0.000                      0                   65        0.336        0.000                      0                   65       41.160        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.870ns  (required time - arrival time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 1.694ns (44.343%)  route 2.126ns (55.657%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.545     5.089    sysclk_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  pwm_count_reg[2]/Q
                         net (fo=3, routed)           1.157     6.701    pwm_count_reg[2]
    SLICE_X29Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.825 r  pwm_count[0]_i_28/O
                         net (fo=1, routed)           0.000     6.825    pwm_count[0]_i_28_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.375 r  pwm_count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.375    pwm_count_reg[0]_i_15_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  pwm_count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.489    pwm_count_reg[0]_i_10_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  pwm_count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.603    pwm_count_reg[0]_i_5_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  pwm_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.717    pwm_count_reg[0]_i_3_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.939 r  pwm_count_reg[0]_i_1/O[0]
                         net (fo=32, routed)          0.969     8.909    pwm_count_reg[0]_i_1_n_7
    SLICE_X28Y67         FDRE                                         r  pwm_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.429    88.123    sysclk_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  pwm_count_reg[0]/C
                         clock pessimism              0.295    88.419    
                         clock uncertainty           -0.035    88.383    
    SLICE_X28Y67         FDRE (Setup_fdre_C_R)       -0.604    87.779    pwm_count_reg[0]
  -------------------------------------------------------------------
                         required time                         87.779    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                 78.870    

Slack (MET) :             78.870ns  (required time - arrival time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 1.694ns (44.343%)  route 2.126ns (55.657%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.545     5.089    sysclk_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  pwm_count_reg[2]/Q
                         net (fo=3, routed)           1.157     6.701    pwm_count_reg[2]
    SLICE_X29Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.825 r  pwm_count[0]_i_28/O
                         net (fo=1, routed)           0.000     6.825    pwm_count[0]_i_28_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.375 r  pwm_count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.375    pwm_count_reg[0]_i_15_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  pwm_count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.489    pwm_count_reg[0]_i_10_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  pwm_count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.603    pwm_count_reg[0]_i_5_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  pwm_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.717    pwm_count_reg[0]_i_3_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.939 r  pwm_count_reg[0]_i_1/O[0]
                         net (fo=32, routed)          0.969     8.909    pwm_count_reg[0]_i_1_n_7
    SLICE_X28Y67         FDRE                                         r  pwm_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.429    88.123    sysclk_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  pwm_count_reg[1]/C
                         clock pessimism              0.295    88.419    
                         clock uncertainty           -0.035    88.383    
    SLICE_X28Y67         FDRE (Setup_fdre_C_R)       -0.604    87.779    pwm_count_reg[1]
  -------------------------------------------------------------------
                         required time                         87.779    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                 78.870    

Slack (MET) :             78.870ns  (required time - arrival time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 1.694ns (44.343%)  route 2.126ns (55.657%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.545     5.089    sysclk_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  pwm_count_reg[2]/Q
                         net (fo=3, routed)           1.157     6.701    pwm_count_reg[2]
    SLICE_X29Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.825 r  pwm_count[0]_i_28/O
                         net (fo=1, routed)           0.000     6.825    pwm_count[0]_i_28_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.375 r  pwm_count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.375    pwm_count_reg[0]_i_15_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  pwm_count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.489    pwm_count_reg[0]_i_10_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  pwm_count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.603    pwm_count_reg[0]_i_5_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  pwm_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.717    pwm_count_reg[0]_i_3_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.939 r  pwm_count_reg[0]_i_1/O[0]
                         net (fo=32, routed)          0.969     8.909    pwm_count_reg[0]_i_1_n_7
    SLICE_X28Y67         FDRE                                         r  pwm_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.429    88.123    sysclk_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  pwm_count_reg[2]/C
                         clock pessimism              0.295    88.419    
                         clock uncertainty           -0.035    88.383    
    SLICE_X28Y67         FDRE (Setup_fdre_C_R)       -0.604    87.779    pwm_count_reg[2]
  -------------------------------------------------------------------
                         required time                         87.779    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                 78.870    

Slack (MET) :             78.870ns  (required time - arrival time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 1.694ns (44.343%)  route 2.126ns (55.657%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.545     5.089    sysclk_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  pwm_count_reg[2]/Q
                         net (fo=3, routed)           1.157     6.701    pwm_count_reg[2]
    SLICE_X29Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.825 r  pwm_count[0]_i_28/O
                         net (fo=1, routed)           0.000     6.825    pwm_count[0]_i_28_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.375 r  pwm_count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.375    pwm_count_reg[0]_i_15_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  pwm_count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.489    pwm_count_reg[0]_i_10_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  pwm_count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.603    pwm_count_reg[0]_i_5_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  pwm_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.717    pwm_count_reg[0]_i_3_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.939 r  pwm_count_reg[0]_i_1/O[0]
                         net (fo=32, routed)          0.969     8.909    pwm_count_reg[0]_i_1_n_7
    SLICE_X28Y67         FDRE                                         r  pwm_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.429    88.123    sysclk_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  pwm_count_reg[3]/C
                         clock pessimism              0.295    88.419    
                         clock uncertainty           -0.035    88.383    
    SLICE_X28Y67         FDRE (Setup_fdre_C_R)       -0.604    87.779    pwm_count_reg[3]
  -------------------------------------------------------------------
                         required time                         87.779    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                 78.870    

Slack (MET) :             78.937ns  (required time - arrival time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 1.694ns (45.438%)  route 2.034ns (54.562%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.545     5.089    sysclk_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  pwm_count_reg[2]/Q
                         net (fo=3, routed)           1.157     6.701    pwm_count_reg[2]
    SLICE_X29Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.825 r  pwm_count[0]_i_28/O
                         net (fo=1, routed)           0.000     6.825    pwm_count[0]_i_28_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.375 r  pwm_count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.375    pwm_count_reg[0]_i_15_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  pwm_count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.489    pwm_count_reg[0]_i_10_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  pwm_count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.603    pwm_count_reg[0]_i_5_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  pwm_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.717    pwm_count_reg[0]_i_3_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.939 r  pwm_count_reg[0]_i_1/O[0]
                         net (fo=32, routed)          0.877     8.817    pwm_count_reg[0]_i_1_n_7
    SLICE_X28Y68         FDRE                                         r  pwm_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.427    88.121    sysclk_IBUF_BUFG
    SLICE_X28Y68         FDRE                                         r  pwm_count_reg[4]/C
                         clock pessimism              0.271    88.393    
                         clock uncertainty           -0.035    88.357    
    SLICE_X28Y68         FDRE (Setup_fdre_C_R)       -0.604    87.753    pwm_count_reg[4]
  -------------------------------------------------------------------
                         required time                         87.753    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                 78.937    

Slack (MET) :             78.937ns  (required time - arrival time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 1.694ns (45.438%)  route 2.034ns (54.562%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.545     5.089    sysclk_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  pwm_count_reg[2]/Q
                         net (fo=3, routed)           1.157     6.701    pwm_count_reg[2]
    SLICE_X29Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.825 r  pwm_count[0]_i_28/O
                         net (fo=1, routed)           0.000     6.825    pwm_count[0]_i_28_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.375 r  pwm_count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.375    pwm_count_reg[0]_i_15_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  pwm_count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.489    pwm_count_reg[0]_i_10_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  pwm_count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.603    pwm_count_reg[0]_i_5_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  pwm_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.717    pwm_count_reg[0]_i_3_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.939 r  pwm_count_reg[0]_i_1/O[0]
                         net (fo=32, routed)          0.877     8.817    pwm_count_reg[0]_i_1_n_7
    SLICE_X28Y68         FDRE                                         r  pwm_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.427    88.121    sysclk_IBUF_BUFG
    SLICE_X28Y68         FDRE                                         r  pwm_count_reg[5]/C
                         clock pessimism              0.271    88.393    
                         clock uncertainty           -0.035    88.357    
    SLICE_X28Y68         FDRE (Setup_fdre_C_R)       -0.604    87.753    pwm_count_reg[5]
  -------------------------------------------------------------------
                         required time                         87.753    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                 78.937    

Slack (MET) :             78.937ns  (required time - arrival time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 1.694ns (45.438%)  route 2.034ns (54.562%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.545     5.089    sysclk_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  pwm_count_reg[2]/Q
                         net (fo=3, routed)           1.157     6.701    pwm_count_reg[2]
    SLICE_X29Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.825 r  pwm_count[0]_i_28/O
                         net (fo=1, routed)           0.000     6.825    pwm_count[0]_i_28_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.375 r  pwm_count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.375    pwm_count_reg[0]_i_15_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  pwm_count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.489    pwm_count_reg[0]_i_10_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  pwm_count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.603    pwm_count_reg[0]_i_5_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  pwm_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.717    pwm_count_reg[0]_i_3_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.939 r  pwm_count_reg[0]_i_1/O[0]
                         net (fo=32, routed)          0.877     8.817    pwm_count_reg[0]_i_1_n_7
    SLICE_X28Y68         FDRE                                         r  pwm_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.427    88.121    sysclk_IBUF_BUFG
    SLICE_X28Y68         FDRE                                         r  pwm_count_reg[6]/C
                         clock pessimism              0.271    88.393    
                         clock uncertainty           -0.035    88.357    
    SLICE_X28Y68         FDRE (Setup_fdre_C_R)       -0.604    87.753    pwm_count_reg[6]
  -------------------------------------------------------------------
                         required time                         87.753    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                 78.937    

Slack (MET) :             78.937ns  (required time - arrival time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 1.694ns (45.438%)  route 2.034ns (54.562%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.545     5.089    sysclk_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  pwm_count_reg[2]/Q
                         net (fo=3, routed)           1.157     6.701    pwm_count_reg[2]
    SLICE_X29Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.825 r  pwm_count[0]_i_28/O
                         net (fo=1, routed)           0.000     6.825    pwm_count[0]_i_28_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.375 r  pwm_count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.375    pwm_count_reg[0]_i_15_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  pwm_count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.489    pwm_count_reg[0]_i_10_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  pwm_count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.603    pwm_count_reg[0]_i_5_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  pwm_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.717    pwm_count_reg[0]_i_3_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.939 r  pwm_count_reg[0]_i_1/O[0]
                         net (fo=32, routed)          0.877     8.817    pwm_count_reg[0]_i_1_n_7
    SLICE_X28Y68         FDRE                                         r  pwm_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.427    88.121    sysclk_IBUF_BUFG
    SLICE_X28Y68         FDRE                                         r  pwm_count_reg[7]/C
                         clock pessimism              0.271    88.393    
                         clock uncertainty           -0.035    88.357    
    SLICE_X28Y68         FDRE (Setup_fdre_C_R)       -0.604    87.753    pwm_count_reg[7]
  -------------------------------------------------------------------
                         required time                         87.753    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                 78.937    

Slack (MET) :             78.985ns  (required time - arrival time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.694ns (46.043%)  route 1.985ns (53.957%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.545     5.089    sysclk_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  pwm_count_reg[2]/Q
                         net (fo=3, routed)           1.157     6.701    pwm_count_reg[2]
    SLICE_X29Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.825 r  pwm_count[0]_i_28/O
                         net (fo=1, routed)           0.000     6.825    pwm_count[0]_i_28_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.375 r  pwm_count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.375    pwm_count_reg[0]_i_15_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  pwm_count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.489    pwm_count_reg[0]_i_10_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  pwm_count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.603    pwm_count_reg[0]_i_5_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  pwm_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.717    pwm_count_reg[0]_i_3_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.939 r  pwm_count_reg[0]_i_1/O[0]
                         net (fo=32, routed)          0.828     8.768    pwm_count_reg[0]_i_1_n_7
    SLICE_X28Y69         FDRE                                         r  pwm_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.426    88.120    sysclk_IBUF_BUFG
    SLICE_X28Y69         FDRE                                         r  pwm_count_reg[10]/C
                         clock pessimism              0.271    88.392    
                         clock uncertainty           -0.035    88.356    
    SLICE_X28Y69         FDRE (Setup_fdre_C_R)       -0.604    87.752    pwm_count_reg[10]
  -------------------------------------------------------------------
                         required time                         87.752    
                         arrival time                          -8.768    
  -------------------------------------------------------------------
                         slack                                 78.985    

Slack (MET) :             78.985ns  (required time - arrival time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.694ns (46.043%)  route 1.985ns (53.957%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.545     5.089    sysclk_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  pwm_count_reg[2]/Q
                         net (fo=3, routed)           1.157     6.701    pwm_count_reg[2]
    SLICE_X29Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.825 r  pwm_count[0]_i_28/O
                         net (fo=1, routed)           0.000     6.825    pwm_count[0]_i_28_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.375 r  pwm_count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.375    pwm_count_reg[0]_i_15_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  pwm_count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.489    pwm_count_reg[0]_i_10_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  pwm_count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.603    pwm_count_reg[0]_i_5_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  pwm_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.717    pwm_count_reg[0]_i_3_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.939 r  pwm_count_reg[0]_i_1/O[0]
                         net (fo=32, routed)          0.828     8.768    pwm_count_reg[0]_i_1_n_7
    SLICE_X28Y69         FDRE                                         r  pwm_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.426    88.120    sysclk_IBUF_BUFG
    SLICE_X28Y69         FDRE                                         r  pwm_count_reg[11]/C
                         clock pessimism              0.271    88.392    
                         clock uncertainty           -0.035    88.356    
    SLICE_X28Y69         FDRE (Setup_fdre_C_R)       -0.604    87.752    pwm_count_reg[11]
  -------------------------------------------------------------------
                         required time                         87.752    
                         arrival time                          -8.768    
  -------------------------------------------------------------------
                         slack                                 78.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 pwm_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.555     1.459    sysclk_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  pwm_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.141     1.600 f  pwm_count_reg[0]/Q
                         net (fo=2, routed)           0.185     1.785    pwm_count_reg[0]
    SLICE_X28Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.830 r  pwm_count[0]_i_4/O
                         net (fo=1, routed)           0.000     1.830    pwm_count[0]_i_4_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.900 r  pwm_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.900    pwm_count_reg[0]_i_2_n_7
    SLICE_X28Y67         FDRE                                         r  pwm_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.822     1.972    sysclk_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  pwm_count_reg[0]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X28Y67         FDRE (Hold_fdre_C_D)         0.105     1.564    pwm_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 pwm_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.074%)  route 0.195ns (43.926%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.553     1.457    sysclk_IBUF_BUFG
    SLICE_X28Y69         FDRE                                         r  pwm_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  pwm_count_reg[11]/Q
                         net (fo=5, routed)           0.195     1.793    pwm_count_reg[11]
    SLICE_X28Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.901 r  pwm_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.901    pwm_count_reg[8]_i_1_n_4
    SLICE_X28Y69         FDRE                                         r  pwm_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.821     1.970    sysclk_IBUF_BUFG
    SLICE_X28Y69         FDRE                                         r  pwm_count_reg[11]/C
                         clock pessimism             -0.513     1.457    
    SLICE_X28Y69         FDRE (Hold_fdre_C_D)         0.105     1.562    pwm_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 pwm_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.074%)  route 0.195ns (43.926%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.555     1.459    sysclk_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  pwm_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  pwm_count_reg[3]/Q
                         net (fo=3, routed)           0.195     1.795    pwm_count_reg[3]
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  pwm_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.903    pwm_count_reg[0]_i_2_n_4
    SLICE_X28Y67         FDRE                                         r  pwm_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.822     1.972    sysclk_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  pwm_count_reg[3]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X28Y67         FDRE (Hold_fdre_C_D)         0.105     1.564    pwm_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 pwm_count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.249ns (55.721%)  route 0.198ns (44.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.548     1.452    sysclk_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  pwm_count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  pwm_count_reg[31]/Q
                         net (fo=4, routed)           0.198     1.791    pwm_count_reg[31]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.899 r  pwm_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    pwm_count_reg[28]_i_1_n_4
    SLICE_X28Y74         FDRE                                         r  pwm_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.815     1.964    sysclk_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  pwm_count_reg[31]/C
                         clock pessimism             -0.512     1.452    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.105     1.557    pwm_count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 pwm_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.256ns (56.468%)  route 0.197ns (43.532%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.551     1.455    sysclk_IBUF_BUFG
    SLICE_X28Y71         FDRE                                         r  pwm_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  pwm_count_reg[16]/Q
                         net (fo=3, routed)           0.197     1.793    pwm_count_reg[16]
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.908 r  pwm_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.908    pwm_count_reg[16]_i_1_n_7
    SLICE_X28Y71         FDRE                                         r  pwm_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.819     1.968    sysclk_IBUF_BUFG
    SLICE_X28Y71         FDRE                                         r  pwm_count_reg[16]/C
                         clock pessimism             -0.513     1.455    
    SLICE_X28Y71         FDRE (Hold_fdre_C_D)         0.105     1.560    pwm_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 pwm_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.256ns (56.461%)  route 0.197ns (43.539%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.552     1.456    sysclk_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  pwm_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  pwm_count_reg[12]/Q
                         net (fo=3, routed)           0.197     1.794    pwm_count_reg[12]
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.909 r  pwm_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.909    pwm_count_reg[12]_i_1_n_7
    SLICE_X28Y70         FDRE                                         r  pwm_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.820     1.969    sysclk_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  pwm_count_reg[12]/C
                         clock pessimism             -0.513     1.456    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.105     1.561    pwm_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 pwm_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.256ns (56.205%)  route 0.199ns (43.795%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.548     1.452    sysclk_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  pwm_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  pwm_count_reg[28]/Q
                         net (fo=3, routed)           0.199     1.792    pwm_count_reg[28]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.907 r  pwm_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    pwm_count_reg[28]_i_1_n_7
    SLICE_X28Y74         FDRE                                         r  pwm_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.815     1.964    sysclk_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  pwm_count_reg[28]/C
                         clock pessimism             -0.512     1.452    
    SLICE_X28Y74         FDRE (Hold_fdre_C_D)         0.105     1.557    pwm_count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 pwm_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.256ns (56.180%)  route 0.200ns (43.820%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     1.453    sysclk_IBUF_BUFG
    SLICE_X28Y73         FDRE                                         r  pwm_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.141     1.594 r  pwm_count_reg[24]/Q
                         net (fo=3, routed)           0.200     1.793    pwm_count_reg[24]
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.908 r  pwm_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.908    pwm_count_reg[24]_i_1_n_7
    SLICE_X28Y73         FDRE                                         r  pwm_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.816     1.965    sysclk_IBUF_BUFG
    SLICE_X28Y73         FDRE                                         r  pwm_count_reg[24]/C
                         clock pessimism             -0.512     1.453    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.105     1.558    pwm_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 pwm_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.249ns (52.949%)  route 0.221ns (47.051%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.552     1.456    sysclk_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  pwm_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  pwm_count_reg[15]/Q
                         net (fo=3, routed)           0.221     1.818    pwm_count_reg[15]
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.926 r  pwm_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.926    pwm_count_reg[12]_i_1_n_4
    SLICE_X28Y70         FDRE                                         r  pwm_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.820     1.969    sysclk_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  pwm_count_reg[15]/C
                         clock pessimism             -0.513     1.456    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.105     1.561    pwm_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 pwm_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.249ns (52.941%)  route 0.221ns (47.059%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.554     1.458    sysclk_IBUF_BUFG
    SLICE_X28Y68         FDRE                                         r  pwm_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  pwm_count_reg[7]/Q
                         net (fo=5, routed)           0.221     1.820    pwm_count_reg[7]
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.928 r  pwm_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.928    pwm_count_reg[4]_i_1_n_4
    SLICE_X28Y68         FDRE                                         r  pwm_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.822     1.971    sysclk_IBUF_BUFG
    SLICE_X28Y68         FDRE                                         r  pwm_count_reg[7]/C
                         clock pessimism             -0.513     1.458    
    SLICE_X28Y68         FDRE (Hold_fdre_C_D)         0.105     1.563    pwm_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.365    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         83.330      79.330     XADC_X0Y0      XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         83.330      82.330     SLICE_X28Y67   pwm_count_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         83.330      82.330     SLICE_X28Y69   pwm_count_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         83.330      82.330     SLICE_X28Y69   pwm_count_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         83.330      82.330     SLICE_X28Y70   pwm_count_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         83.330      82.330     SLICE_X28Y70   pwm_count_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         83.330      82.330     SLICE_X28Y70   pwm_count_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         83.330      82.330     SLICE_X28Y70   pwm_count_reg[15]/C
Min Period        n/a     FDRE/C     n/a            1.000         83.330      82.330     SLICE_X28Y71   pwm_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X28Y68   pwm_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X28Y68   pwm_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X28Y68   pwm_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X28Y68   pwm_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X28Y67   pwm_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X28Y67   pwm_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X28Y70   pwm_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X28Y70   pwm_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X28Y70   pwm_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         41.670      41.170     SLICE_X28Y70   pwm_count_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X28Y69   pwm_count_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X28Y69   pwm_count_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X28Y71   pwm_count_reg[16]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X28Y71   pwm_count_reg[17]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X28Y71   pwm_count_reg[18]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X28Y71   pwm_count_reg[19]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X28Y72   pwm_count_reg[20]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X28Y72   pwm_count_reg[21]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X28Y72   pwm_count_reg[22]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         41.660      41.160     SLICE_X28Y72   pwm_count_reg[23]/C



