## Name:G.Thirukumaran
## Reg:212223050056
## Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
## Equipments Required:
## Hardware 
PCs, Cyclone II , USB flasher
## Software 
Quartus prime
## Theory
## Logic Diagram:
![Screenshot 2024-01-03 151613](https://github.com/23010217/Experiment--02-Implementation-of-combinational-logic-/assets/154016053/bdeb3395-1c11-4680-82fe-d8bc89f5cc72)

## Program:
![Screenshot 2024-01-03 151604](https://github.com/23010217/Experiment--02-Implementation-of-combinational-logic-/assets/154016053/f1feb2c9-2e11-4081-8dcd-fc03102e15cc)

Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: 
## RTL realization
![Screenshot 2024-01-03 151654](https://github.com/23010217/Experiment--02-Implementation-of-combinational-logic-/assets/154016053/d1945621-ee85-4f49-a97a-18bb9d9cdefd)


## Truth table:
![Screenshot 2024-01-03 151640](https://github.com/23010217/Experiment--02-Implementation-of-combinational-logic-/assets/154016053/e3aaecae-a249-44bb-bc12-072ac80a220d)


## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
