<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Paparazzi UAS: sw/airborne/boards/px4fmu_2.4.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="penguin_icon.png"/></td>
  <td id="projectalign">
   <div id="projectname">Paparazzi UAS<span id="projectnumber">&#160;v7.0_unstable</span>
   </div>
   <div id="projectbrief">Paparazzi is a free software Unmanned Aircraft System.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('px4fmu__2_84_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">px4fmu_2.4.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a href="px4fmu__2_84_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a1d9414f7945382146f40ebd4f406b373" id="r_a1d9414f7945382146f40ebd4f406b373"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a1d9414f7945382146f40ebd4f406b373">BOARD_PX4FMU_v2</a></td></tr>
<tr class="separator:a1d9414f7945382146f40ebd4f406b373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91a5eb3f03c2f212cd15277ea67d65a2" id="r_a91a5eb3f03c2f212cd15277ea67d65a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a91a5eb3f03c2f212cd15277ea67d65a2">EXT_CLK</a>&#160;&#160;&#160;24000000</td></tr>
<tr class="separator:a91a5eb3f03c2f212cd15277ea67d65a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add4f03b6c5c9bcabeba314491a310346" id="r_add4f03b6c5c9bcabeba314491a310346"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#add4f03b6c5c9bcabeba314491a310346">AHB_CLK</a>&#160;&#160;&#160;168000000</td></tr>
<tr class="separator:add4f03b6c5c9bcabeba314491a310346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7a2417096c8215257d073da4d6d4c5f" id="r_ae7a2417096c8215257d073da4d6d4c5f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#ae7a2417096c8215257d073da4d6d4c5f">USE_LED_1</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ae7a2417096c8215257d073da4d6d4c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37154c806d85fb9f9158f86bb55e9ee0" id="r_a37154c806d85fb9f9158f86bb55e9ee0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a37154c806d85fb9f9158f86bb55e9ee0">LED_1_GPIO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td></tr>
<tr class="separator:a37154c806d85fb9f9158f86bb55e9ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af31fda99a2cc43d62229ac1c47bbe56d" id="r_af31fda99a2cc43d62229ac1c47bbe56d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#af31fda99a2cc43d62229ac1c47bbe56d">LED_1_GPIO_PIN</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a1dfa6e5489489f2797d3d80c718716ce">GPIO12</a></td></tr>
<tr class="separator:af31fda99a2cc43d62229ac1c47bbe56d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a765749726b83cb80b82cdbe535e71de0" id="r_a765749726b83cb80b82cdbe535e71de0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a765749726b83cb80b82cdbe535e71de0">LED_1_GPIO_ON</a>&#160;&#160;&#160;<a class="el" href="chibios_2mcu__periph_2gpio__arch_8h.html#a302a5c9e7203669d0b9db8a2952fe009">gpio_clear</a></td></tr>
<tr class="separator:a765749726b83cb80b82cdbe535e71de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5270a709b71bd96c56b4cd4e7476e8c1" id="r_a5270a709b71bd96c56b4cd4e7476e8c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a5270a709b71bd96c56b4cd4e7476e8c1">LED_1_GPIO_OFF</a>&#160;&#160;&#160;<a class="el" href="chibios_2mcu__periph_2gpio__arch_8h.html#a0da8ef247730680b4ffa595d11069051">gpio_set</a></td></tr>
<tr class="separator:a5270a709b71bd96c56b4cd4e7476e8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2aa2755e250074295573801fe54cf9a" id="r_ad2aa2755e250074295573801fe54cf9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#ad2aa2755e250074295573801fe54cf9a">LED_1_AFIO_REMAP</a>&#160;&#160;&#160;((<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">void</a>)0)</td></tr>
<tr class="separator:ad2aa2755e250074295573801fe54cf9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a362880424997bf76d4e742c8c8504014" id="r_a362880424997bf76d4e742c8c8504014"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a362880424997bf76d4e742c8c8504014">UART2_GPIO_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a800b04473ead3f8c959315bbbbc93eb6">GPIO_AF7</a></td></tr>
<tr class="separator:a362880424997bf76d4e742c8c8504014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab66f34d0a05ab9b8080edaed3ddaa3" id="r_a5ab66f34d0a05ab9b8080edaed3ddaa3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a5ab66f34d0a05ab9b8080edaed3ddaa3">UART2_GPIO_PORT_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td></tr>
<tr class="separator:a5ab66f34d0a05ab9b8080edaed3ddaa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af93888595216eb71acfec667e7b5bdd2" id="r_af93888595216eb71acfec667e7b5bdd2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#af93888595216eb71acfec667e7b5bdd2">UART2_GPIO_RX</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a46027cd97ff756e5ddadcc10811b5699">GPIO6</a></td></tr>
<tr class="separator:af93888595216eb71acfec667e7b5bdd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb4ce4f4e6b86ab0a18edffac8f7ae70" id="r_aeb4ce4f4e6b86ab0a18edffac8f7ae70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#aeb4ce4f4e6b86ab0a18edffac8f7ae70">UART2_GPIO_PORT_TX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td></tr>
<tr class="separator:aeb4ce4f4e6b86ab0a18edffac8f7ae70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3aead4ec0461d1a46bcaec8c51b70fa" id="r_aa3aead4ec0461d1a46bcaec8c51b70fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#aa3aead4ec0461d1a46bcaec8c51b70fa">UART2_GPIO_TX</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a1a96368c99d63b0e715b7e0421f4a209">GPIO5</a></td></tr>
<tr class="separator:aa3aead4ec0461d1a46bcaec8c51b70fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a192437e223012d0a12e92c878e3c2877" id="r_a192437e223012d0a12e92c878e3c2877"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a192437e223012d0a12e92c878e3c2877">UART3_GPIO_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a800b04473ead3f8c959315bbbbc93eb6">GPIO_AF7</a></td></tr>
<tr class="separator:a192437e223012d0a12e92c878e3c2877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2fd7d9fbe28f2e0fd5c6b3582dcd883" id="r_ae2fd7d9fbe28f2e0fd5c6b3582dcd883"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#ae2fd7d9fbe28f2e0fd5c6b3582dcd883">UART3_GPIO_PORT_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td></tr>
<tr class="separator:ae2fd7d9fbe28f2e0fd5c6b3582dcd883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5f76821cdd9ca9826c5b13902e7c16a" id="r_ad5f76821cdd9ca9826c5b13902e7c16a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#ad5f76821cdd9ca9826c5b13902e7c16a">UART3_GPIO_RX</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ae2a4c4d28729daf18e1923a1878e7352">GPIO9</a></td></tr>
<tr class="separator:ad5f76821cdd9ca9826c5b13902e7c16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81a706c185f561248908b837ec5fd9d2" id="r_a81a706c185f561248908b837ec5fd9d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a81a706c185f561248908b837ec5fd9d2">UART3_GPIO_PORT_TX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td></tr>
<tr class="separator:a81a706c185f561248908b837ec5fd9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ff684395bd4a4c2b1cb2d3573fad289" id="r_a6ff684395bd4a4c2b1cb2d3573fad289"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a6ff684395bd4a4c2b1cb2d3573fad289">UART3_GPIO_TX</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#aa951be0ce26f788049a86e407a70ae20">GPIO8</a></td></tr>
<tr class="separator:a6ff684395bd4a4c2b1cb2d3573fad289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed15d8f5ffe14a760d9ce36c0df98621" id="r_aed15d8f5ffe14a760d9ce36c0df98621"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#aed15d8f5ffe14a760d9ce36c0df98621">UART4_GPIO_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ac832d890950c1e5e99e8090829303ac5">GPIO_AF8</a></td></tr>
<tr class="separator:aed15d8f5ffe14a760d9ce36c0df98621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a304df494998391b2e2797b31aeaa32bc" id="r_a304df494998391b2e2797b31aeaa32bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a304df494998391b2e2797b31aeaa32bc">UART4_GPIO_PORT_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td></tr>
<tr class="separator:a304df494998391b2e2797b31aeaa32bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a549d4d49d1b0093e0e56bb63cb6f9729" id="r_a549d4d49d1b0093e0e56bb63cb6f9729"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a549d4d49d1b0093e0e56bb63cb6f9729">UART4_GPIO_RX</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#abe59d3a7ce7a18e9440bd54cae1f3fc8">GPIO1</a></td></tr>
<tr class="separator:a549d4d49d1b0093e0e56bb63cb6f9729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa6139b5c97fc9b81136faccec4e11e5" id="r_afa6139b5c97fc9b81136faccec4e11e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#afa6139b5c97fc9b81136faccec4e11e5">UART4_GPIO_PORT_TX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td></tr>
<tr class="separator:afa6139b5c97fc9b81136faccec4e11e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9715b495518741b4819ca57cf4c93b0" id="r_ac9715b495518741b4819ca57cf4c93b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#ac9715b495518741b4819ca57cf4c93b0">UART4_GPIO_TX</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a20f88dbc839eb32b5fec903474befdd7">GPIO0</a></td></tr>
<tr class="separator:ac9715b495518741b4819ca57cf4c93b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a829f2071c863d3cbee8fc282ec1fe373" id="r_a829f2071c863d3cbee8fc282ec1fe373"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a829f2071c863d3cbee8fc282ec1fe373">UART6_GPIO_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ac832d890950c1e5e99e8090829303ac5">GPIO_AF8</a></td></tr>
<tr class="separator:a829f2071c863d3cbee8fc282ec1fe373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5839c6584034c6fe16e4267590a994b5" id="r_a5839c6584034c6fe16e4267590a994b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a5839c6584034c6fe16e4267590a994b5">UART6_GPIO_PORT_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:a5839c6584034c6fe16e4267590a994b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a657746fc043e286c637302b06024a1" id="r_a1a657746fc043e286c637302b06024a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a1a657746fc043e286c637302b06024a1">UART6_GPIO_RX</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td></tr>
<tr class="separator:a1a657746fc043e286c637302b06024a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73225755857cd90c4c599337fa44de97" id="r_a73225755857cd90c4c599337fa44de97"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a73225755857cd90c4c599337fa44de97">UART6_GPIO_PORT_TX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:a73225755857cd90c4c599337fa44de97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6313fd7ca8972bdfc8516ad63c842d1b" id="r_a6313fd7ca8972bdfc8516ad63c842d1b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a6313fd7ca8972bdfc8516ad63c842d1b">UART6_GPIO_TX</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a46027cd97ff756e5ddadcc10811b5699">GPIO6</a></td></tr>
<tr class="separator:a6313fd7ca8972bdfc8516ad63c842d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37b90735817fa4a1171bc23bb538eb67" id="r_a37b90735817fa4a1171bc23bb538eb67"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a37b90735817fa4a1171bc23bb538eb67">UART7_GPIO_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ac832d890950c1e5e99e8090829303ac5">GPIO_AF8</a></td></tr>
<tr class="separator:a37b90735817fa4a1171bc23bb538eb67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac137564deb27ce767311c87e0a0daddd" id="r_ac137564deb27ce767311c87e0a0daddd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#ac137564deb27ce767311c87e0a0daddd">UART7_GPIO_PORT_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td></tr>
<tr class="separator:ac137564deb27ce767311c87e0a0daddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a036c8908b4ead0f335ab1b9ff946a5" id="r_a2a036c8908b4ead0f335ab1b9ff946a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a2a036c8908b4ead0f335ab1b9ff946a5">UART7_GPIO_RX</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td></tr>
<tr class="separator:a2a036c8908b4ead0f335ab1b9ff946a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a322ad8c0a1668f81828cdeb6f6ebdbf7" id="r_a322ad8c0a1668f81828cdeb6f6ebdbf7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a322ad8c0a1668f81828cdeb6f6ebdbf7">UART7_GPIO_PORT_TX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td></tr>
<tr class="separator:a322ad8c0a1668f81828cdeb6f6ebdbf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d767633a35c612f195676cc9389f6d8" id="r_a4d767633a35c612f195676cc9389f6d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a4d767633a35c612f195676cc9389f6d8">UART7_GPIO_TX</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#aa951be0ce26f788049a86e407a70ae20">GPIO8</a></td></tr>
<tr class="separator:a4d767633a35c612f195676cc9389f6d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad98f4e2cea6dda6a42bd485b87814709" id="r_ad98f4e2cea6dda6a42bd485b87814709"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#ad98f4e2cea6dda6a42bd485b87814709">UART8_GPIO_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ac832d890950c1e5e99e8090829303ac5">GPIO_AF8</a></td></tr>
<tr class="separator:ad98f4e2cea6dda6a42bd485b87814709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0347be15f136fd48ab8192fa101109db" id="r_a0347be15f136fd48ab8192fa101109db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a0347be15f136fd48ab8192fa101109db">UART8_GPIO_PORT_RX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td></tr>
<tr class="separator:a0347be15f136fd48ab8192fa101109db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe9c0c4cb75f1c36995b5d548b23e6cf" id="r_afe9c0c4cb75f1c36995b5d548b23e6cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#afe9c0c4cb75f1c36995b5d548b23e6cf">UART8_GPIO_RX</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a20f88dbc839eb32b5fec903474befdd7">GPIO0</a></td></tr>
<tr class="separator:afe9c0c4cb75f1c36995b5d548b23e6cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0f53ac973c6b2ae484f979236b24a18" id="r_ad0f53ac973c6b2ae484f979236b24a18"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#ad0f53ac973c6b2ae484f979236b24a18">UART8_GPIO_PORT_TX</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td></tr>
<tr class="separator:ad0f53ac973c6b2ae484f979236b24a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaa9756d35caf4f05302140e2a98e0d3" id="r_adaa9756d35caf4f05302140e2a98e0d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#adaa9756d35caf4f05302140e2a98e0d3">UART8_GPIO_TX</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#abe59d3a7ce7a18e9440bd54cae1f3fc8">GPIO1</a></td></tr>
<tr class="separator:adaa9756d35caf4f05302140e2a98e0d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4409cac3bdec2cfc7d7ce95c1ef4b002" id="r_a4409cac3bdec2cfc7d7ce95c1ef4b002"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a4409cac3bdec2cfc7d7ce95c1ef4b002">SPI1_GPIO_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a604ed146ad823719c981f855fb363047">GPIO_AF5</a></td></tr>
<tr class="separator:a4409cac3bdec2cfc7d7ce95c1ef4b002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a871d43c3d2837b5d0719389e347aa300" id="r_a871d43c3d2837b5d0719389e347aa300"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a871d43c3d2837b5d0719389e347aa300">SPI1_GPIO_PORT_MISO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td></tr>
<tr class="separator:a871d43c3d2837b5d0719389e347aa300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada248ea908ea4ee30983b56d29af8380" id="r_ada248ea908ea4ee30983b56d29af8380"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#ada248ea908ea4ee30983b56d29af8380">SPI1_GPIO_MISO</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a46027cd97ff756e5ddadcc10811b5699">GPIO6</a></td></tr>
<tr class="separator:ada248ea908ea4ee30983b56d29af8380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe67bca9eb8da8654288c02124683016" id="r_afe67bca9eb8da8654288c02124683016"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#afe67bca9eb8da8654288c02124683016">SPI1_GPIO_PORT_MOSI</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td></tr>
<tr class="separator:afe67bca9eb8da8654288c02124683016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ea27a1248fdb7ecc776cc16d56d52b8" id="r_a7ea27a1248fdb7ecc776cc16d56d52b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a7ea27a1248fdb7ecc776cc16d56d52b8">SPI1_GPIO_MOSI</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td></tr>
<tr class="separator:a7ea27a1248fdb7ecc776cc16d56d52b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e12991f1c0aedb1a09cf8ef3b8206fe" id="r_a5e12991f1c0aedb1a09cf8ef3b8206fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a5e12991f1c0aedb1a09cf8ef3b8206fe">SPI1_GPIO_PORT_SCK</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td></tr>
<tr class="separator:a5e12991f1c0aedb1a09cf8ef3b8206fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09bc02b7a8383e70a06ebdc7aa25f750" id="r_a09bc02b7a8383e70a06ebdc7aa25f750"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a09bc02b7a8383e70a06ebdc7aa25f750">SPI1_GPIO_SCK</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a1a96368c99d63b0e715b7e0421f4a209">GPIO5</a></td></tr>
<tr class="separator:a09bc02b7a8383e70a06ebdc7aa25f750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7177258266354e8bfdaa446881db27e1" id="r_a7177258266354e8bfdaa446881db27e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a7177258266354e8bfdaa446881db27e1">SPI2_GPIO_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a604ed146ad823719c981f855fb363047">GPIO_AF5</a></td></tr>
<tr class="separator:a7177258266354e8bfdaa446881db27e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac76e332864ead609bed1dff4f04092c9" id="r_ac76e332864ead609bed1dff4f04092c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#ac76e332864ead609bed1dff4f04092c9">SPI2_GPIO_PORT_MISO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td></tr>
<tr class="separator:ac76e332864ead609bed1dff4f04092c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68386681137ae699e3b594ade89408c1" id="r_a68386681137ae699e3b594ade89408c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a68386681137ae699e3b594ade89408c1">SPI2_GPIO_MISO</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ad42a78782c6bb99ad7e7c1ec975b5b96">GPIO14</a></td></tr>
<tr class="separator:a68386681137ae699e3b594ade89408c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8498429e77239ef33e38cf77eeafdb02" id="r_a8498429e77239ef33e38cf77eeafdb02"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a8498429e77239ef33e38cf77eeafdb02">SPI2_GPIO_PORT_MOSI</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td></tr>
<tr class="separator:a8498429e77239ef33e38cf77eeafdb02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1102abe6725b0ff8c4c4a248dd46e976" id="r_a1102abe6725b0ff8c4c4a248dd46e976"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a1102abe6725b0ff8c4c4a248dd46e976">SPI2_GPIO_MOSI</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#aabc2f003b1495cd03eef1fae31e6847a">GPIO15</a></td></tr>
<tr class="separator:a1102abe6725b0ff8c4c4a248dd46e976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d5b57671b99c1c787bce7ea23b44133" id="r_a0d5b57671b99c1c787bce7ea23b44133"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a0d5b57671b99c1c787bce7ea23b44133">SPI2_GPIO_PORT_SCK</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td></tr>
<tr class="separator:a0d5b57671b99c1c787bce7ea23b44133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bbce43be56577bdd23c83ec945fb44c" id="r_a0bbce43be56577bdd23c83ec945fb44c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a0bbce43be56577bdd23c83ec945fb44c">SPI2_GPIO_SCK</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a4b7d9a3961712ddd2a58532f4dcedc1d">GPIO13</a></td></tr>
<tr class="separator:a0bbce43be56577bdd23c83ec945fb44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4ddd4336732d6fef737a65dada838fc" id="r_ab4ddd4336732d6fef737a65dada838fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#ab4ddd4336732d6fef737a65dada838fc">SPI4_GPIO_AF</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a604ed146ad823719c981f855fb363047">GPIO_AF5</a></td></tr>
<tr class="separator:ab4ddd4336732d6fef737a65dada838fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3ebb32b7670cbdd2d1e64f058087d10" id="r_ac3ebb32b7670cbdd2d1e64f058087d10"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#ac3ebb32b7670cbdd2d1e64f058087d10">SPI4_GPIO_PORT_MISO</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td></tr>
<tr class="separator:ac3ebb32b7670cbdd2d1e64f058087d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab692c93371d232ee70eb8266b0792877" id="r_ab692c93371d232ee70eb8266b0792877"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#ab692c93371d232ee70eb8266b0792877">SPI4_GPIO_MISO</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a1a96368c99d63b0e715b7e0421f4a209">GPIO5</a></td></tr>
<tr class="separator:ab692c93371d232ee70eb8266b0792877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7d30e739218a940b26c49e6df016ae3" id="r_ad7d30e739218a940b26c49e6df016ae3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#ad7d30e739218a940b26c49e6df016ae3">SPI4_GPIO_PORT_MOSI</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td></tr>
<tr class="separator:ad7d30e739218a940b26c49e6df016ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04c5c824d2e42577ce405f8126d5d3f3" id="r_a04c5c824d2e42577ce405f8126d5d3f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a04c5c824d2e42577ce405f8126d5d3f3">SPI4_GPIO_MOSI</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a46027cd97ff756e5ddadcc10811b5699">GPIO6</a></td></tr>
<tr class="separator:a04c5c824d2e42577ce405f8126d5d3f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada253c26021992bf094cc1ca313e5039" id="r_ada253c26021992bf094cc1ca313e5039"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#ada253c26021992bf094cc1ca313e5039">SPI4_GPIO_PORT_SCK</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td></tr>
<tr class="separator:ada253c26021992bf094cc1ca313e5039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f55c30ea2b2bb8a0c85f87c9274d84f" id="r_a2f55c30ea2b2bb8a0c85f87c9274d84f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a2f55c30ea2b2bb8a0c85f87c9274d84f">SPI4_GPIO_SCK</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a88a95401ea8409c83cbda42f31450cd0">GPIO2</a></td></tr>
<tr class="separator:a2f55c30ea2b2bb8a0c85f87c9274d84f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62cb06db3908015c7305ca6833f90159" id="r_a62cb06db3908015c7305ca6833f90159"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a62cb06db3908015c7305ca6833f90159">SPI_SELECT_SLAVE0_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:a62cb06db3908015c7305ca6833f90159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a697b8e633c428bd167844542c8c1453f" id="r_a697b8e633c428bd167844542c8c1453f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a697b8e633c428bd167844542c8c1453f">SPI_SELECT_SLAVE0_PIN</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a4b7d9a3961712ddd2a58532f4dcedc1d">GPIO13</a></td></tr>
<tr class="separator:a697b8e633c428bd167844542c8c1453f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed465f8e9387dc4c034b1d71989043c" id="r_abed465f8e9387dc4c034b1d71989043c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#abed465f8e9387dc4c034b1d71989043c">SPI_SELECT_SLAVE1_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:abed465f8e9387dc4c034b1d71989043c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6391f9c6d48eca04803022ab073df01a" id="r_a6391f9c6d48eca04803022ab073df01a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a6391f9c6d48eca04803022ab073df01a">SPI_SELECT_SLAVE1_PIN</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#aabc2f003b1495cd03eef1fae31e6847a">GPIO15</a></td></tr>
<tr class="separator:a6391f9c6d48eca04803022ab073df01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1fce2206d522b24623e9b742b1f2988" id="r_ad1fce2206d522b24623e9b742b1f2988"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#ad1fce2206d522b24623e9b742b1f2988">SPI_SELECT_SLAVE2_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:ad1fce2206d522b24623e9b742b1f2988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae006e4c20f82ac5d2104debcd8615f06" id="r_ae006e4c20f82ac5d2104debcd8615f06"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#ae006e4c20f82ac5d2104debcd8615f06">SPI_SELECT_SLAVE2_PIN</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a88a95401ea8409c83cbda42f31450cd0">GPIO2</a></td></tr>
<tr class="separator:ae006e4c20f82ac5d2104debcd8615f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf1f83e1cd34b94de35fbbaaa7f6cb46" id="r_aaf1f83e1cd34b94de35fbbaaa7f6cb46"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#aaf1f83e1cd34b94de35fbbaaa7f6cb46">SPI_SELECT_SLAVE3_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td></tr>
<tr class="separator:aaf1f83e1cd34b94de35fbbaaa7f6cb46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43f488034394a3e0c0749b96fdbdd08f" id="r_a43f488034394a3e0c0749b96fdbdd08f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a43f488034394a3e0c0749b96fdbdd08f">SPI_SELECT_SLAVE3_PIN</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td></tr>
<tr class="separator:a43f488034394a3e0c0749b96fdbdd08f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68d301edae4fbbd1f4a7e9de1a9252b1" id="r_a68d301edae4fbbd1f4a7e9de1a9252b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a68d301edae4fbbd1f4a7e9de1a9252b1">SPI_SELECT_SLAVE4_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td></tr>
<tr class="separator:a68d301edae4fbbd1f4a7e9de1a9252b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf3b422873946314dfec6703a3a5580" id="r_aaaf3b422873946314dfec6703a3a5580"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#aaaf3b422873946314dfec6703a3a5580">SPI_SELECT_SLAVE4_PIN</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ae285b2475841ecb1ac23d8511b360d0e">GPIO10</a></td></tr>
<tr class="separator:aaaf3b422873946314dfec6703a3a5580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bb8407cbad582149d6c82588b77f100" id="r_a0bb8407cbad582149d6c82588b77f100"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a0bb8407cbad582149d6c82588b77f100">SPI_SELECT_SLAVE5_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td></tr>
<tr class="separator:a0bb8407cbad582149d6c82588b77f100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a045b009e33c6c53c43c8ff352a2fd507" id="r_a045b009e33c6c53c43c8ff352a2fd507"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a045b009e33c6c53c43c8ff352a2fd507">SPI_SELECT_SLAVE5_PIN</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#abe59d3a7ce7a18e9440bd54cae1f3fc8">GPIO1</a></td></tr>
<tr class="separator:a045b009e33c6c53c43c8ff352a2fd507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbd9772317221980b3c69e556b9f5178" id="r_acbd9772317221980b3c69e556b9f5178"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#acbd9772317221980b3c69e556b9f5178">USE_AD_TIM3</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:acbd9772317221980b3c69e556b9f5178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab83c950c69c702e02d7ff473e0c25a3" id="r_aab83c950c69c702e02d7ff473e0c25a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#aab83c950c69c702e02d7ff473e0c25a3">USE_ADC_1</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aab83c950c69c702e02d7ff473e0c25a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8cec6176c74ddb15142542d304aa6a7" id="r_aa8cec6176c74ddb15142542d304aa6a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#aa8cec6176c74ddb15142542d304aa6a7">USE_ADC_2</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aa8cec6176c74ddb15142542d304aa6a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a193da435f8b5249362114662814aad99" id="r_a193da435f8b5249362114662814aad99"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a193da435f8b5249362114662814aad99">USE_ADC_3</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a193da435f8b5249362114662814aad99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d130fa14265d4aefded214285df4915" id="r_a4d130fa14265d4aefded214285df4915"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a4d130fa14265d4aefded214285df4915">MilliAmpereOfAdc</a>(<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">adc</a>)&#160;&#160;&#160;((<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">float</a>)<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">adc</a>) * (3.3<a class="el" href="wedgebug_8c.html#a05fd2dba3354a98f1a00b7c7ffc12b13">f</a> / 4096.0f) * (90.0f / 5.0f)</td></tr>
<tr class="separator:a4d130fa14265d4aefded214285df4915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5a6636ee170fccf62a748fc72374d3b" id="r_ad5a6636ee170fccf62a748fc72374d3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#ad5a6636ee170fccf62a748fc72374d3b">ADC_CHANNEL_VSUPPLY</a>&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">ADC_2</a></td></tr>
<tr class="separator:ad5a6636ee170fccf62a748fc72374d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94fa241ceca04635f282e09bdd829f5f" id="r_a94fa241ceca04635f282e09bdd829f5f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a94fa241ceca04635f282e09bdd829f5f">DefaultVoltageOfAdc</a>(<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">adc</a>)&#160;&#160;&#160;(0.00975*<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">adc</a>)</td></tr>
<tr class="separator:a94fa241ceca04635f282e09bdd829f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c7828080fe4221adb89ff72d286254d" id="r_a3c7828080fe4221adb89ff72d286254d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a3c7828080fe4221adb89ff72d286254d">USE_ADC_4</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a3c7828080fe4221adb89ff72d286254d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f4a987edf87339f3bca375896f14577" id="r_a4f4a987edf87339f3bca375896f14577"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a4f4a987edf87339f3bca375896f14577">I2C1_GPIO_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td></tr>
<tr class="separator:a4f4a987edf87339f3bca375896f14577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0510f76eb567391e9c3e4185cc695628" id="r_a0510f76eb567391e9c3e4185cc695628"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a0510f76eb567391e9c3e4185cc695628">I2C1_GPIO_SCL</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#aa951be0ce26f788049a86e407a70ae20">GPIO8</a></td></tr>
<tr class="separator:a0510f76eb567391e9c3e4185cc695628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cf8c2a558773727c9673f1cab7ac0a7" id="r_a8cf8c2a558773727c9673f1cab7ac0a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a8cf8c2a558773727c9673f1cab7ac0a7">I2C1_GPIO_SDA</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ae2a4c4d28729daf18e1923a1878e7352">GPIO9</a></td></tr>
<tr class="separator:a8cf8c2a558773727c9673f1cab7ac0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0c0f49372826a78db46d0cca8d76d25" id="r_ac0c0f49372826a78db46d0cca8d76d25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#ac0c0f49372826a78db46d0cca8d76d25">I2C2_GPIO_PORT</a>&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td></tr>
<tr class="separator:ac0c0f49372826a78db46d0cca8d76d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96f77aa2b8c86aeb13af5b309714dcd2" id="r_a96f77aa2b8c86aeb13af5b309714dcd2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a96f77aa2b8c86aeb13af5b309714dcd2">I2C2_GPIO_SCL</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ae285b2475841ecb1ac23d8511b360d0e">GPIO10</a></td></tr>
<tr class="separator:a96f77aa2b8c86aeb13af5b309714dcd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39794b2e20b2fa0d893184f67a399fe8" id="r_a39794b2e20b2fa0d893184f67a399fe8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a39794b2e20b2fa0d893184f67a399fe8">I2C2_GPIO_SDA</a>&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ac376b1c124378935df7b3c171b2bef35">GPIO11</a></td></tr>
<tr class="separator:a39794b2e20b2fa0d893184f67a399fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f7278cf218a92fa0a1514dea823cd9d" id="r_a3f7278cf218a92fa0a1514dea823cd9d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a3f7278cf218a92fa0a1514dea823cd9d">USE_BARO_BOARD</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a3f7278cf218a92fa0a1514dea823cd9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7699f41fbe105c8f5061cc48a5f6307" id="r_aa7699f41fbe105c8f5061cc48a5f6307"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#aa7699f41fbe105c8f5061cc48a5f6307">DEFAULT_ACTUATORS</a>&#160;&#160;&#160;&quot;modules/<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">actuators</a>/<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">actuators_pwm.h&quot;</a></td></tr>
<tr class="separator:aa7699f41fbe105c8f5061cc48a5f6307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc5f96f074d833b909fd75c92b7d2d0" id="r_a3fc5f96f074d833b909fd75c92b7d2d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a3fc5f96f074d833b909fd75c92b7d2d0">ActuatorDefaultSet</a>(<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">_x</a>,  <a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">_y</a>)&#160;&#160;&#160;<a class="el" href="chibios_2modules_2actuators_2actuators__pwm__arch_8h.html#a3e02a20951a8d18ade2922fd0c3fac1f">ActuatorPwmSet</a>(<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">_x</a>,<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">_y</a>)</td></tr>
<tr class="separator:a3fc5f96f074d833b909fd75c92b7d2d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab68f28871d18c17e7e70ae63277d37c2" id="r_ab68f28871d18c17e7e70ae63277d37c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#ab68f28871d18c17e7e70ae63277d37c2">ActuatorsDefaultInit</a>()&#160;&#160;&#160;<a class="el" href="actuators__pwm_8h.html#a695dcfe2d3a05ebc5d7a3fe1d3a78241">ActuatorsPwmInit</a>()</td></tr>
<tr class="separator:ab68f28871d18c17e7e70ae63277d37c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ceadf6a913477832e04b0cb7cd17210" id="r_a0ceadf6a913477832e04b0cb7cd17210"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a0ceadf6a913477832e04b0cb7cd17210">ActuatorsDefaultCommit</a>()&#160;&#160;&#160;<a class="el" href="chibios_2modules_2actuators_2actuators__pwm__arch_8h.html#a318935d8d5191df9ebfcae4a9165c3f4">ActuatorsPwmCommit</a>()</td></tr>
<tr class="separator:a0ceadf6a913477832e04b0cb7cd17210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a889bc2051f3bbe3276ceea7f3ef2a05d" id="r_a889bc2051f3bbe3276ceea7f3ef2a05d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a889bc2051f3bbe3276ceea7f3ef2a05d">PWM_USE_TIM1</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a889bc2051f3bbe3276ceea7f3ef2a05d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad81217bdd26988972c83915ab388d41" id="r_aad81217bdd26988972c83915ab388d41"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#aad81217bdd26988972c83915ab388d41">PWM_USE_TIM4</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aad81217bdd26988972c83915ab388d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e51c24a0d742a25ba8d5e92b6d88d65" id="r_a9e51c24a0d742a25ba8d5e92b6d88d65"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a9e51c24a0d742a25ba8d5e92b6d88d65">USE_PWM1</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a9e51c24a0d742a25ba8d5e92b6d88d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b04e14d6ed72ccdfab217fa4ca9a737" id="r_a3b04e14d6ed72ccdfab217fa4ca9a737"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a3b04e14d6ed72ccdfab217fa4ca9a737">USE_PWM2</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a3b04e14d6ed72ccdfab217fa4ca9a737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6eef5f45ba39c8c7c0b65487b2bc35a" id="r_ae6eef5f45ba39c8c7c0b65487b2bc35a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#ae6eef5f45ba39c8c7c0b65487b2bc35a">USE_PWM3</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ae6eef5f45ba39c8c7c0b65487b2bc35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8899afdbd830cb0b81968fc660291934" id="r_a8899afdbd830cb0b81968fc660291934"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a8899afdbd830cb0b81968fc660291934">USE_PWM4</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a8899afdbd830cb0b81968fc660291934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a402c216e512bc4a39616400af32b7c7f" id="r_a402c216e512bc4a39616400af32b7c7f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a402c216e512bc4a39616400af32b7c7f">USE_PWM5</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a402c216e512bc4a39616400af32b7c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a460087c9ad1cc47d89c51536be5d9a72" id="r_a460087c9ad1cc47d89c51536be5d9a72"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a460087c9ad1cc47d89c51536be5d9a72">USE_PWM6</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a460087c9ad1cc47d89c51536be5d9a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae40a4e27a94283e513359632ceea8de0" id="r_ae40a4e27a94283e513359632ceea8de0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#ae40a4e27a94283e513359632ceea8de0">PWM_SERVO_1_OC_BIT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ae40a4e27a94283e513359632ceea8de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50227ddde1342cae56494d8cedfde915" id="r_a50227ddde1342cae56494d8cedfde915"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a50227ddde1342cae56494d8cedfde915">PWM_SERVO_2_OC_BIT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a50227ddde1342cae56494d8cedfde915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a665cb015c3504e5dcfd386c518de25c0" id="r_a665cb015c3504e5dcfd386c518de25c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a665cb015c3504e5dcfd386c518de25c0">PWM_SERVO_3_OC_BIT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a665cb015c3504e5dcfd386c518de25c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e53b17ebc6bac4a7bee8c55ebef692d" id="r_a9e53b17ebc6bac4a7bee8c55ebef692d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a9e53b17ebc6bac4a7bee8c55ebef692d">PWM_SERVO_4_OC_BIT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a9e53b17ebc6bac4a7bee8c55ebef692d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d2f3465213306fd37370c884444e5e5" id="r_a5d2f3465213306fd37370c884444e5e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#a5d2f3465213306fd37370c884444e5e5">PWM_SERVO_5_OC_BIT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a5d2f3465213306fd37370c884444e5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af94fd6d4d1273791ff04578e48f27857" id="r_af94fd6d4d1273791ff04578e48f27857"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#af94fd6d4d1273791ff04578e48f27857">PWM_SERVO_6_OC_BIT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af94fd6d4d1273791ff04578e48f27857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab64d2b77de3a4a9e9cce0a0802fd9bbe" id="r_ab64d2b77de3a4a9e9cce0a0802fd9bbe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#ab64d2b77de3a4a9e9cce0a0802fd9bbe">PWM_BUZZER_OC_BIT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ab64d2b77de3a4a9e9cce0a0802fd9bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdff8432bd4f84cbc5ed4832ac36eca7" id="r_acdff8432bd4f84cbc5ed4832ac36eca7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#acdff8432bd4f84cbc5ed4832ac36eca7">PWM_TIM1_CHAN_MASK</a>&#160;&#160;&#160;(<a class="el" href="apogee__1_80_8h.html#ae40a4e27a94283e513359632ceea8de0">PWM_SERVO_1_OC_BIT</a>|<a class="el" href="apogee__1_80_8h.html#a50227ddde1342cae56494d8cedfde915">PWM_SERVO_2_OC_BIT</a>|<a class="el" href="apogee__1_80_8h.html#a665cb015c3504e5dcfd386c518de25c0">PWM_SERVO_3_OC_BIT</a>|<a class="el" href="apogee__1_80_8h.html#a9e53b17ebc6bac4a7bee8c55ebef692d">PWM_SERVO_4_OC_BIT</a>)</td></tr>
<tr class="separator:acdff8432bd4f84cbc5ed4832ac36eca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1ec00f69a8dbb70ce0d31eef0206d5e" id="r_ad1ec00f69a8dbb70ce0d31eef0206d5e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="px4fmu__2_84_8h.html#ad1ec00f69a8dbb70ce0d31eef0206d5e">PWM_TIM4_CHAN_MASK</a>&#160;&#160;&#160;(<a class="el" href="apogee__1_80_8h.html#a5d2f3465213306fd37370c884444e5e5">PWM_SERVO_5_OC_BIT</a>|<a class="el" href="apogee__1_80_8h.html#af94fd6d4d1273791ff04578e48f27857">PWM_SERVO_6_OC_BIT</a>)</td></tr>
<tr class="separator:ad1ec00f69a8dbb70ce0d31eef0206d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a3fc5f96f074d833b909fd75c92b7d2d0" name="a3fc5f96f074d833b909fd75c92b7d2d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fc5f96f074d833b909fd75c92b7d2d0">&#9670;&#160;</a></span>ActuatorDefaultSet</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> ActuatorDefaultSet</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">_x</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">_y</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="chibios_2modules_2actuators_2actuators__pwm__arch_8h.html#a3e02a20951a8d18ade2922fd0c3fac1f">ActuatorPwmSet</a>(<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">_x</a>,<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">_y</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00249">249</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a0ceadf6a913477832e04b0cb7cd17210" name="a0ceadf6a913477832e04b0cb7cd17210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ceadf6a913477832e04b0cb7cd17210">&#9670;&#160;</a></span>ActuatorsDefaultCommit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> ActuatorsDefaultCommit</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="chibios_2modules_2actuators_2actuators__pwm__arch_8h.html#a318935d8d5191df9ebfcae4a9165c3f4">ActuatorsPwmCommit</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00251">251</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="ab68f28871d18c17e7e70ae63277d37c2" name="ab68f28871d18c17e7e70ae63277d37c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab68f28871d18c17e7e70ae63277d37c2">&#9670;&#160;</a></span>ActuatorsDefaultInit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> ActuatorsDefaultInit</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="actuators__pwm_8h.html#a695dcfe2d3a05ebc5d7a3fe1d3a78241">ActuatorsPwmInit</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00250">250</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="ad5a6636ee170fccf62a748fc72374d3b" name="ad5a6636ee170fccf62a748fc72374d3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5a6636ee170fccf62a748fc72374d3b">&#9670;&#160;</a></span>ADC_CHANNEL_VSUPPLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> ADC_CHANNEL_VSUPPLY&#160;&#160;&#160;<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">ADC_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00190">190</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="add4f03b6c5c9bcabeba314491a310346" name="add4f03b6c5c9bcabeba314491a310346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add4f03b6c5c9bcabeba314491a310346">&#9670;&#160;</a></span>AHB_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> AHB_CLK&#160;&#160;&#160;168000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00009">9</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a1d9414f7945382146f40ebd4f406b373" name="a1d9414f7945382146f40ebd4f406b373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d9414f7945382146f40ebd4f406b373">&#9670;&#160;</a></span>BOARD_PX4FMU_v2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> BOARD_PX4FMU_v2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00004">4</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="aa7699f41fbe105c8f5061cc48a5f6307" name="aa7699f41fbe105c8f5061cc48a5f6307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7699f41fbe105c8f5061cc48a5f6307">&#9670;&#160;</a></span>DEFAULT_ACTUATORS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> DEFAULT_ACTUATORS&#160;&#160;&#160;&quot;modules/<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">actuators</a>/<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">actuators_pwm.h&quot;</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00248">248</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a94fa241ceca04635f282e09bdd829f5f" name="a94fa241ceca04635f282e09bdd829f5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94fa241ceca04635f282e09bdd829f5f">&#9670;&#160;</a></span>DefaultVoltageOfAdc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> DefaultVoltageOfAdc</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">adc</a></td><td>)</td>
          <td>&#160;&#160;&#160;(0.00975*<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">adc</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00191">191</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a91a5eb3f03c2f212cd15277ea67d65a2" name="a91a5eb3f03c2f212cd15277ea67d65a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91a5eb3f03c2f212cd15277ea67d65a2">&#9670;&#160;</a></span>EXT_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> EXT_CLK&#160;&#160;&#160;24000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00008">8</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a4f4a987edf87339f3bca375896f14577" name="a4f4a987edf87339f3bca375896f14577"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f4a987edf87339f3bca375896f14577">&#9670;&#160;</a></span>I2C1_GPIO_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> I2C1_GPIO_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00226">226</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a0510f76eb567391e9c3e4185cc695628" name="a0510f76eb567391e9c3e4185cc695628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0510f76eb567391e9c3e4185cc695628">&#9670;&#160;</a></span>I2C1_GPIO_SCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> I2C1_GPIO_SCL&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#aa951be0ce26f788049a86e407a70ae20">GPIO8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00227">227</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a8cf8c2a558773727c9673f1cab7ac0a7" name="a8cf8c2a558773727c9673f1cab7ac0a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cf8c2a558773727c9673f1cab7ac0a7">&#9670;&#160;</a></span>I2C1_GPIO_SDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> I2C1_GPIO_SDA&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ae2a4c4d28729daf18e1923a1878e7352">GPIO9</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00228">228</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="ac0c0f49372826a78db46d0cca8d76d25" name="ac0c0f49372826a78db46d0cca8d76d25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0c0f49372826a78db46d0cca8d76d25">&#9670;&#160;</a></span>I2C2_GPIO_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> I2C2_GPIO_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00230">230</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a96f77aa2b8c86aeb13af5b309714dcd2" name="a96f77aa2b8c86aeb13af5b309714dcd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96f77aa2b8c86aeb13af5b309714dcd2">&#9670;&#160;</a></span>I2C2_GPIO_SCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> I2C2_GPIO_SCL&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ae285b2475841ecb1ac23d8511b360d0e">GPIO10</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00231">231</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a39794b2e20b2fa0d893184f67a399fe8" name="a39794b2e20b2fa0d893184f67a399fe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39794b2e20b2fa0d893184f67a399fe8">&#9670;&#160;</a></span>I2C2_GPIO_SDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> I2C2_GPIO_SDA&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ac376b1c124378935df7b3c171b2bef35">GPIO11</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00232">232</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="ad2aa2755e250074295573801fe54cf9a" name="ad2aa2755e250074295573801fe54cf9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2aa2755e250074295573801fe54cf9a">&#9670;&#160;</a></span>LED_1_AFIO_REMAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> LED_1_AFIO_REMAP&#160;&#160;&#160;((<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">void</a>)0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00022">22</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a37154c806d85fb9f9158f86bb55e9ee0" name="a37154c806d85fb9f9158f86bb55e9ee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37154c806d85fb9f9158f86bb55e9ee0">&#9670;&#160;</a></span>LED_1_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> LED_1_GPIO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00018">18</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a5270a709b71bd96c56b4cd4e7476e8c1" name="a5270a709b71bd96c56b4cd4e7476e8c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5270a709b71bd96c56b4cd4e7476e8c1">&#9670;&#160;</a></span>LED_1_GPIO_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> LED_1_GPIO_OFF&#160;&#160;&#160;<a class="el" href="chibios_2mcu__periph_2gpio__arch_8h.html#a0da8ef247730680b4ffa595d11069051">gpio_set</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00021">21</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a765749726b83cb80b82cdbe535e71de0" name="a765749726b83cb80b82cdbe535e71de0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a765749726b83cb80b82cdbe535e71de0">&#9670;&#160;</a></span>LED_1_GPIO_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> LED_1_GPIO_ON&#160;&#160;&#160;<a class="el" href="chibios_2mcu__periph_2gpio__arch_8h.html#a302a5c9e7203669d0b9db8a2952fe009">gpio_clear</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00020">20</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="af31fda99a2cc43d62229ac1c47bbe56d" name="af31fda99a2cc43d62229ac1c47bbe56d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af31fda99a2cc43d62229ac1c47bbe56d">&#9670;&#160;</a></span>LED_1_GPIO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> LED_1_GPIO_PIN&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a1dfa6e5489489f2797d3d80c718716ce">GPIO12</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00019">19</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a4d130fa14265d4aefded214285df4915" name="a4d130fa14265d4aefded214285df4915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d130fa14265d4aefded214285df4915">&#9670;&#160;</a></span>MilliAmpereOfAdc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> MilliAmpereOfAdc</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">adc</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">float</a>)<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">adc</a>) * (3.3<a class="el" href="wedgebug_8c.html#a05fd2dba3354a98f1a00b7c7ffc12b13">f</a> / 4096.0f) * (90.0f / 5.0f)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00186">186</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="ab64d2b77de3a4a9e9cce0a0802fd9bbe" name="ab64d2b77de3a4a9e9cce0a0802fd9bbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab64d2b77de3a4a9e9cce0a0802fd9bbe">&#9670;&#160;</a></span>PWM_BUZZER_OC_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> PWM_BUZZER_OC_BIT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00357">357</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="ae40a4e27a94283e513359632ceea8de0" name="ae40a4e27a94283e513359632ceea8de0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae40a4e27a94283e513359632ceea8de0">&#9670;&#160;</a></span>PWM_SERVO_1_OC_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> PWM_SERVO_1_OC_BIT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00278">278</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a50227ddde1342cae56494d8cedfde915" name="a50227ddde1342cae56494d8cedfde915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50227ddde1342cae56494d8cedfde915">&#9670;&#160;</a></span>PWM_SERVO_2_OC_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> PWM_SERVO_2_OC_BIT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00291">291</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a665cb015c3504e5dcfd386c518de25c0" name="a665cb015c3504e5dcfd386c518de25c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a665cb015c3504e5dcfd386c518de25c0">&#9670;&#160;</a></span>PWM_SERVO_3_OC_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> PWM_SERVO_3_OC_BIT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00304">304</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a9e53b17ebc6bac4a7bee8c55ebef692d" name="a9e53b17ebc6bac4a7bee8c55ebef692d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e53b17ebc6bac4a7bee8c55ebef692d">&#9670;&#160;</a></span>PWM_SERVO_4_OC_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> PWM_SERVO_4_OC_BIT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00317">317</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a5d2f3465213306fd37370c884444e5e5" name="a5d2f3465213306fd37370c884444e5e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d2f3465213306fd37370c884444e5e5">&#9670;&#160;</a></span>PWM_SERVO_5_OC_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> PWM_SERVO_5_OC_BIT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00330">330</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="af94fd6d4d1273791ff04578e48f27857" name="af94fd6d4d1273791ff04578e48f27857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af94fd6d4d1273791ff04578e48f27857">&#9670;&#160;</a></span>PWM_SERVO_6_OC_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> PWM_SERVO_6_OC_BIT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00343">343</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="acdff8432bd4f84cbc5ed4832ac36eca7" name="acdff8432bd4f84cbc5ed4832ac36eca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdff8432bd4f84cbc5ed4832ac36eca7">&#9670;&#160;</a></span>PWM_TIM1_CHAN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> PWM_TIM1_CHAN_MASK&#160;&#160;&#160;(<a class="el" href="apogee__1_80_8h.html#ae40a4e27a94283e513359632ceea8de0">PWM_SERVO_1_OC_BIT</a>|<a class="el" href="apogee__1_80_8h.html#a50227ddde1342cae56494d8cedfde915">PWM_SERVO_2_OC_BIT</a>|<a class="el" href="apogee__1_80_8h.html#a665cb015c3504e5dcfd386c518de25c0">PWM_SERVO_3_OC_BIT</a>|<a class="el" href="apogee__1_80_8h.html#a9e53b17ebc6bac4a7bee8c55ebef692d">PWM_SERVO_4_OC_BIT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00360">360</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="ad1ec00f69a8dbb70ce0d31eef0206d5e" name="ad1ec00f69a8dbb70ce0d31eef0206d5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1ec00f69a8dbb70ce0d31eef0206d5e">&#9670;&#160;</a></span>PWM_TIM4_CHAN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> PWM_TIM4_CHAN_MASK&#160;&#160;&#160;(<a class="el" href="apogee__1_80_8h.html#a5d2f3465213306fd37370c884444e5e5">PWM_SERVO_5_OC_BIT</a>|<a class="el" href="apogee__1_80_8h.html#af94fd6d4d1273791ff04578e48f27857">PWM_SERVO_6_OC_BIT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00361">361</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a889bc2051f3bbe3276ceea7f3ef2a05d" name="a889bc2051f3bbe3276ceea7f3ef2a05d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a889bc2051f3bbe3276ceea7f3ef2a05d">&#9670;&#160;</a></span>PWM_USE_TIM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> PWM_USE_TIM1&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00254">254</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="aad81217bdd26988972c83915ab388d41" name="aad81217bdd26988972c83915ab388d41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad81217bdd26988972c83915ab388d41">&#9670;&#160;</a></span>PWM_USE_TIM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> PWM_USE_TIM4&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00255">255</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a4409cac3bdec2cfc7d7ce95c1ef4b002" name="a4409cac3bdec2cfc7d7ce95c1ef4b002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4409cac3bdec2cfc7d7ce95c1ef4b002">&#9670;&#160;</a></span>SPI1_GPIO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI1_GPIO_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a604ed146ad823719c981f855fb363047">GPIO_AF5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00079">79</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="ada248ea908ea4ee30983b56d29af8380" name="ada248ea908ea4ee30983b56d29af8380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada248ea908ea4ee30983b56d29af8380">&#9670;&#160;</a></span>SPI1_GPIO_MISO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI1_GPIO_MISO&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a46027cd97ff756e5ddadcc10811b5699">GPIO6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00081">81</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a7ea27a1248fdb7ecc776cc16d56d52b8" name="a7ea27a1248fdb7ecc776cc16d56d52b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ea27a1248fdb7ecc776cc16d56d52b8">&#9670;&#160;</a></span>SPI1_GPIO_MOSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI1_GPIO_MOSI&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00083">83</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a871d43c3d2837b5d0719389e347aa300" name="a871d43c3d2837b5d0719389e347aa300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a871d43c3d2837b5d0719389e347aa300">&#9670;&#160;</a></span>SPI1_GPIO_PORT_MISO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI1_GPIO_PORT_MISO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00080">80</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="afe67bca9eb8da8654288c02124683016" name="afe67bca9eb8da8654288c02124683016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe67bca9eb8da8654288c02124683016">&#9670;&#160;</a></span>SPI1_GPIO_PORT_MOSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI1_GPIO_PORT_MOSI&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00082">82</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a5e12991f1c0aedb1a09cf8ef3b8206fe" name="a5e12991f1c0aedb1a09cf8ef3b8206fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e12991f1c0aedb1a09cf8ef3b8206fe">&#9670;&#160;</a></span>SPI1_GPIO_PORT_SCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI1_GPIO_PORT_SCK&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00084">84</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a09bc02b7a8383e70a06ebdc7aa25f750" name="a09bc02b7a8383e70a06ebdc7aa25f750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09bc02b7a8383e70a06ebdc7aa25f750">&#9670;&#160;</a></span>SPI1_GPIO_SCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI1_GPIO_SCK&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a1a96368c99d63b0e715b7e0421f4a209">GPIO5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00085">85</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a7177258266354e8bfdaa446881db27e1" name="a7177258266354e8bfdaa446881db27e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7177258266354e8bfdaa446881db27e1">&#9670;&#160;</a></span>SPI2_GPIO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI2_GPIO_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a604ed146ad823719c981f855fb363047">GPIO_AF5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00088">88</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a68386681137ae699e3b594ade89408c1" name="a68386681137ae699e3b594ade89408c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68386681137ae699e3b594ade89408c1">&#9670;&#160;</a></span>SPI2_GPIO_MISO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI2_GPIO_MISO&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ad42a78782c6bb99ad7e7c1ec975b5b96">GPIO14</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00090">90</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a1102abe6725b0ff8c4c4a248dd46e976" name="a1102abe6725b0ff8c4c4a248dd46e976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1102abe6725b0ff8c4c4a248dd46e976">&#9670;&#160;</a></span>SPI2_GPIO_MOSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI2_GPIO_MOSI&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#aabc2f003b1495cd03eef1fae31e6847a">GPIO15</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00092">92</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="ac76e332864ead609bed1dff4f04092c9" name="ac76e332864ead609bed1dff4f04092c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac76e332864ead609bed1dff4f04092c9">&#9670;&#160;</a></span>SPI2_GPIO_PORT_MISO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI2_GPIO_PORT_MISO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00089">89</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a8498429e77239ef33e38cf77eeafdb02" name="a8498429e77239ef33e38cf77eeafdb02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8498429e77239ef33e38cf77eeafdb02">&#9670;&#160;</a></span>SPI2_GPIO_PORT_MOSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI2_GPIO_PORT_MOSI&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00091">91</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a0d5b57671b99c1c787bce7ea23b44133" name="a0d5b57671b99c1c787bce7ea23b44133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d5b57671b99c1c787bce7ea23b44133">&#9670;&#160;</a></span>SPI2_GPIO_PORT_SCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI2_GPIO_PORT_SCK&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00093">93</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a0bbce43be56577bdd23c83ec945fb44c" name="a0bbce43be56577bdd23c83ec945fb44c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bbce43be56577bdd23c83ec945fb44c">&#9670;&#160;</a></span>SPI2_GPIO_SCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI2_GPIO_SCK&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a4b7d9a3961712ddd2a58532f4dcedc1d">GPIO13</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00094">94</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="ab4ddd4336732d6fef737a65dada838fc" name="ab4ddd4336732d6fef737a65dada838fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4ddd4336732d6fef737a65dada838fc">&#9670;&#160;</a></span>SPI4_GPIO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI4_GPIO_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a604ed146ad823719c981f855fb363047">GPIO_AF5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00097">97</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="ab692c93371d232ee70eb8266b0792877" name="ab692c93371d232ee70eb8266b0792877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab692c93371d232ee70eb8266b0792877">&#9670;&#160;</a></span>SPI4_GPIO_MISO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI4_GPIO_MISO&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a1a96368c99d63b0e715b7e0421f4a209">GPIO5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00099">99</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a04c5c824d2e42577ce405f8126d5d3f3" name="a04c5c824d2e42577ce405f8126d5d3f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04c5c824d2e42577ce405f8126d5d3f3">&#9670;&#160;</a></span>SPI4_GPIO_MOSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI4_GPIO_MOSI&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a46027cd97ff756e5ddadcc10811b5699">GPIO6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00101">101</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="ac3ebb32b7670cbdd2d1e64f058087d10" name="ac3ebb32b7670cbdd2d1e64f058087d10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3ebb32b7670cbdd2d1e64f058087d10">&#9670;&#160;</a></span>SPI4_GPIO_PORT_MISO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI4_GPIO_PORT_MISO&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00098">98</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="ad7d30e739218a940b26c49e6df016ae3" name="ad7d30e739218a940b26c49e6df016ae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7d30e739218a940b26c49e6df016ae3">&#9670;&#160;</a></span>SPI4_GPIO_PORT_MOSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI4_GPIO_PORT_MOSI&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00100">100</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="ada253c26021992bf094cc1ca313e5039" name="ada253c26021992bf094cc1ca313e5039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada253c26021992bf094cc1ca313e5039">&#9670;&#160;</a></span>SPI4_GPIO_PORT_SCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI4_GPIO_PORT_SCK&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00102">102</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a2f55c30ea2b2bb8a0c85f87c9274d84f" name="a2f55c30ea2b2bb8a0c85f87c9274d84f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f55c30ea2b2bb8a0c85f87c9274d84f">&#9670;&#160;</a></span>SPI4_GPIO_SCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI4_GPIO_SCK&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a88a95401ea8409c83cbda42f31450cd0">GPIO2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00103">103</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a697b8e633c428bd167844542c8c1453f" name="a697b8e633c428bd167844542c8c1453f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a697b8e633c428bd167844542c8c1453f">&#9670;&#160;</a></span>SPI_SELECT_SLAVE0_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI_SELECT_SLAVE0_PIN&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a4b7d9a3961712ddd2a58532f4dcedc1d">GPIO13</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00110">110</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a62cb06db3908015c7305ca6833f90159" name="a62cb06db3908015c7305ca6833f90159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62cb06db3908015c7305ca6833f90159">&#9670;&#160;</a></span>SPI_SELECT_SLAVE0_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI_SELECT_SLAVE0_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00109">109</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a6391f9c6d48eca04803022ab073df01a" name="a6391f9c6d48eca04803022ab073df01a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6391f9c6d48eca04803022ab073df01a">&#9670;&#160;</a></span>SPI_SELECT_SLAVE1_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI_SELECT_SLAVE1_PIN&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#aabc2f003b1495cd03eef1fae31e6847a">GPIO15</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00114">114</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="abed465f8e9387dc4c034b1d71989043c" name="abed465f8e9387dc4c034b1d71989043c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abed465f8e9387dc4c034b1d71989043c">&#9670;&#160;</a></span>SPI_SELECT_SLAVE1_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI_SELECT_SLAVE1_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00113">113</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="ae006e4c20f82ac5d2104debcd8615f06" name="ae006e4c20f82ac5d2104debcd8615f06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae006e4c20f82ac5d2104debcd8615f06">&#9670;&#160;</a></span>SPI_SELECT_SLAVE2_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI_SELECT_SLAVE2_PIN&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a88a95401ea8409c83cbda42f31450cd0">GPIO2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00118">118</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="ad1fce2206d522b24623e9b742b1f2988" name="ad1fce2206d522b24623e9b742b1f2988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1fce2206d522b24623e9b742b1f2988">&#9670;&#160;</a></span>SPI_SELECT_SLAVE2_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI_SELECT_SLAVE2_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00117">117</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a43f488034394a3e0c0749b96fdbdd08f" name="a43f488034394a3e0c0749b96fdbdd08f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43f488034394a3e0c0749b96fdbdd08f">&#9670;&#160;</a></span>SPI_SELECT_SLAVE3_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI_SELECT_SLAVE3_PIN&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00122">122</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="aaf1f83e1cd34b94de35fbbaaa7f6cb46" name="aaf1f83e1cd34b94de35fbbaaa7f6cb46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf1f83e1cd34b94de35fbbaaa7f6cb46">&#9670;&#160;</a></span>SPI_SELECT_SLAVE3_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI_SELECT_SLAVE3_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00121">121</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="aaaf3b422873946314dfec6703a3a5580" name="aaaf3b422873946314dfec6703a3a5580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaf3b422873946314dfec6703a3a5580">&#9670;&#160;</a></span>SPI_SELECT_SLAVE4_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI_SELECT_SLAVE4_PIN&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ae285b2475841ecb1ac23d8511b360d0e">GPIO10</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00126">126</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a68d301edae4fbbd1f4a7e9de1a9252b1" name="a68d301edae4fbbd1f4a7e9de1a9252b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68d301edae4fbbd1f4a7e9de1a9252b1">&#9670;&#160;</a></span>SPI_SELECT_SLAVE4_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI_SELECT_SLAVE4_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00125">125</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a045b009e33c6c53c43c8ff352a2fd507" name="a045b009e33c6c53c43c8ff352a2fd507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a045b009e33c6c53c43c8ff352a2fd507">&#9670;&#160;</a></span>SPI_SELECT_SLAVE5_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI_SELECT_SLAVE5_PIN&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#abe59d3a7ce7a18e9440bd54cae1f3fc8">GPIO1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00130">130</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a0bb8407cbad582149d6c82588b77f100" name="a0bb8407cbad582149d6c82588b77f100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bb8407cbad582149d6c82588b77f100">&#9670;&#160;</a></span>SPI_SELECT_SLAVE5_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> SPI_SELECT_SLAVE5_PORT&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00129">129</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a362880424997bf76d4e742c8c8504014" name="a362880424997bf76d4e742c8c8504014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a362880424997bf76d4e742c8c8504014">&#9670;&#160;</a></span>UART2_GPIO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART2_GPIO_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a800b04473ead3f8c959315bbbbc93eb6">GPIO_AF7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00029">29</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a5ab66f34d0a05ab9b8080edaed3ddaa3" name="a5ab66f34d0a05ab9b8080edaed3ddaa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ab66f34d0a05ab9b8080edaed3ddaa3">&#9670;&#160;</a></span>UART2_GPIO_PORT_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART2_GPIO_PORT_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00030">30</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="aeb4ce4f4e6b86ab0a18edffac8f7ae70" name="aeb4ce4f4e6b86ab0a18edffac8f7ae70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb4ce4f4e6b86ab0a18edffac8f7ae70">&#9670;&#160;</a></span>UART2_GPIO_PORT_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART2_GPIO_PORT_TX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00032">32</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="af93888595216eb71acfec667e7b5bdd2" name="af93888595216eb71acfec667e7b5bdd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af93888595216eb71acfec667e7b5bdd2">&#9670;&#160;</a></span>UART2_GPIO_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART2_GPIO_RX&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a46027cd97ff756e5ddadcc10811b5699">GPIO6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00031">31</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="aa3aead4ec0461d1a46bcaec8c51b70fa" name="aa3aead4ec0461d1a46bcaec8c51b70fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3aead4ec0461d1a46bcaec8c51b70fa">&#9670;&#160;</a></span>UART2_GPIO_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART2_GPIO_TX&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a1a96368c99d63b0e715b7e0421f4a209">GPIO5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00033">33</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a192437e223012d0a12e92c878e3c2877" name="a192437e223012d0a12e92c878e3c2877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a192437e223012d0a12e92c878e3c2877">&#9670;&#160;</a></span>UART3_GPIO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART3_GPIO_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a800b04473ead3f8c959315bbbbc93eb6">GPIO_AF7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00038">38</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="ae2fd7d9fbe28f2e0fd5c6b3582dcd883" name="ae2fd7d9fbe28f2e0fd5c6b3582dcd883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2fd7d9fbe28f2e0fd5c6b3582dcd883">&#9670;&#160;</a></span>UART3_GPIO_PORT_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART3_GPIO_PORT_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00039">39</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a81a706c185f561248908b837ec5fd9d2" name="a81a706c185f561248908b837ec5fd9d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81a706c185f561248908b837ec5fd9d2">&#9670;&#160;</a></span>UART3_GPIO_PORT_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART3_GPIO_PORT_TX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00041">41</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="ad5f76821cdd9ca9826c5b13902e7c16a" name="ad5f76821cdd9ca9826c5b13902e7c16a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5f76821cdd9ca9826c5b13902e7c16a">&#9670;&#160;</a></span>UART3_GPIO_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART3_GPIO_RX&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ae2a4c4d28729daf18e1923a1878e7352">GPIO9</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00040">40</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a6ff684395bd4a4c2b1cb2d3573fad289" name="a6ff684395bd4a4c2b1cb2d3573fad289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ff684395bd4a4c2b1cb2d3573fad289">&#9670;&#160;</a></span>UART3_GPIO_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART3_GPIO_TX&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#aa951be0ce26f788049a86e407a70ae20">GPIO8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00042">42</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="aed15d8f5ffe14a760d9ce36c0df98621" name="aed15d8f5ffe14a760d9ce36c0df98621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed15d8f5ffe14a760d9ce36c0df98621">&#9670;&#160;</a></span>UART4_GPIO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART4_GPIO_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ac832d890950c1e5e99e8090829303ac5">GPIO_AF8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00047">47</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a304df494998391b2e2797b31aeaa32bc" name="a304df494998391b2e2797b31aeaa32bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a304df494998391b2e2797b31aeaa32bc">&#9670;&#160;</a></span>UART4_GPIO_PORT_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART4_GPIO_PORT_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00048">48</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="afa6139b5c97fc9b81136faccec4e11e5" name="afa6139b5c97fc9b81136faccec4e11e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa6139b5c97fc9b81136faccec4e11e5">&#9670;&#160;</a></span>UART4_GPIO_PORT_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART4_GPIO_PORT_TX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00050">50</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a549d4d49d1b0093e0e56bb63cb6f9729" name="a549d4d49d1b0093e0e56bb63cb6f9729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a549d4d49d1b0093e0e56bb63cb6f9729">&#9670;&#160;</a></span>UART4_GPIO_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART4_GPIO_RX&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#abe59d3a7ce7a18e9440bd54cae1f3fc8">GPIO1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00049">49</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="ac9715b495518741b4819ca57cf4c93b0" name="ac9715b495518741b4819ca57cf4c93b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9715b495518741b4819ca57cf4c93b0">&#9670;&#160;</a></span>UART4_GPIO_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART4_GPIO_TX&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a20f88dbc839eb32b5fec903474befdd7">GPIO0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00051">51</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a829f2071c863d3cbee8fc282ec1fe373" name="a829f2071c863d3cbee8fc282ec1fe373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a829f2071c863d3cbee8fc282ec1fe373">&#9670;&#160;</a></span>UART6_GPIO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART6_GPIO_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ac832d890950c1e5e99e8090829303ac5">GPIO_AF8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00054">54</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a5839c6584034c6fe16e4267590a994b5" name="a5839c6584034c6fe16e4267590a994b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5839c6584034c6fe16e4267590a994b5">&#9670;&#160;</a></span>UART6_GPIO_PORT_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART6_GPIO_PORT_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00055">55</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a73225755857cd90c4c599337fa44de97" name="a73225755857cd90c4c599337fa44de97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73225755857cd90c4c599337fa44de97">&#9670;&#160;</a></span>UART6_GPIO_PORT_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART6_GPIO_PORT_TX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00057">57</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a1a657746fc043e286c637302b06024a1" name="a1a657746fc043e286c637302b06024a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a657746fc043e286c637302b06024a1">&#9670;&#160;</a></span>UART6_GPIO_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART6_GPIO_RX&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00056">56</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a6313fd7ca8972bdfc8516ad63c842d1b" name="a6313fd7ca8972bdfc8516ad63c842d1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6313fd7ca8972bdfc8516ad63c842d1b">&#9670;&#160;</a></span>UART6_GPIO_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART6_GPIO_TX&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a46027cd97ff756e5ddadcc10811b5699">GPIO6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00058">58</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a37b90735817fa4a1171bc23bb538eb67" name="a37b90735817fa4a1171bc23bb538eb67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37b90735817fa4a1171bc23bb538eb67">&#9670;&#160;</a></span>UART7_GPIO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART7_GPIO_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ac832d890950c1e5e99e8090829303ac5">GPIO_AF8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00061">61</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="ac137564deb27ce767311c87e0a0daddd" name="ac137564deb27ce767311c87e0a0daddd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac137564deb27ce767311c87e0a0daddd">&#9670;&#160;</a></span>UART7_GPIO_PORT_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART7_GPIO_PORT_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00062">62</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a322ad8c0a1668f81828cdeb6f6ebdbf7" name="a322ad8c0a1668f81828cdeb6f6ebdbf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a322ad8c0a1668f81828cdeb6f6ebdbf7">&#9670;&#160;</a></span>UART7_GPIO_PORT_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART7_GPIO_PORT_TX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00064">64</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a2a036c8908b4ead0f335ab1b9ff946a5" name="a2a036c8908b4ead0f335ab1b9ff946a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a036c8908b4ead0f335ab1b9ff946a5">&#9670;&#160;</a></span>UART7_GPIO_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART7_GPIO_RX&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a3820cacb614277004870fc37b33ad084">GPIO7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00063">63</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a4d767633a35c612f195676cc9389f6d8" name="a4d767633a35c612f195676cc9389f6d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d767633a35c612f195676cc9389f6d8">&#9670;&#160;</a></span>UART7_GPIO_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART7_GPIO_TX&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#aa951be0ce26f788049a86e407a70ae20">GPIO8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00065">65</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="ad98f4e2cea6dda6a42bd485b87814709" name="ad98f4e2cea6dda6a42bd485b87814709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad98f4e2cea6dda6a42bd485b87814709">&#9670;&#160;</a></span>UART8_GPIO_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART8_GPIO_AF&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#ac832d890950c1e5e99e8090829303ac5">GPIO_AF8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00068">68</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a0347be15f136fd48ab8192fa101109db" name="a0347be15f136fd48ab8192fa101109db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0347be15f136fd48ab8192fa101109db">&#9670;&#160;</a></span>UART8_GPIO_PORT_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART8_GPIO_PORT_RX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00069">69</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="ad0f53ac973c6b2ae484f979236b24a18" name="ad0f53ac973c6b2ae484f979236b24a18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0f53ac973c6b2ae484f979236b24a18">&#9670;&#160;</a></span>UART8_GPIO_PORT_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART8_GPIO_PORT_TX&#160;&#160;&#160;<a class="el" href="sim_2mcu__periph_2gpio__arch_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00071">71</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="afe9c0c4cb75f1c36995b5d548b23e6cf" name="afe9c0c4cb75f1c36995b5d548b23e6cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe9c0c4cb75f1c36995b5d548b23e6cf">&#9670;&#160;</a></span>UART8_GPIO_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART8_GPIO_RX&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#a20f88dbc839eb32b5fec903474befdd7">GPIO0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00070">70</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="adaa9756d35caf4f05302140e2a98e0d3" name="adaa9756d35caf4f05302140e2a98e0d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaa9756d35caf4f05302140e2a98e0d3">&#9670;&#160;</a></span>UART8_GPIO_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> UART8_GPIO_TX&#160;&#160;&#160;<a class="el" href="gpio__def_8h.html#abe59d3a7ce7a18e9440bd54cae1f3fc8">GPIO1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00072">72</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="acbd9772317221980b3c69e556b9f5178" name="acbd9772317221980b3c69e556b9f5178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbd9772317221980b3c69e556b9f5178">&#9670;&#160;</a></span>USE_AD_TIM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> USE_AD_TIM3&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00152">152</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="aab83c950c69c702e02d7ff473e0c25a3" name="aab83c950c69c702e02d7ff473e0c25a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab83c950c69c702e02d7ff473e0c25a3">&#9670;&#160;</a></span>USE_ADC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> USE_ADC_1&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00156">156</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="aa8cec6176c74ddb15142542d304aa6a7" name="aa8cec6176c74ddb15142542d304aa6a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8cec6176c74ddb15142542d304aa6a7">&#9670;&#160;</a></span>USE_ADC_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> USE_ADC_2&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00167">167</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a193da435f8b5249362114662814aad99" name="a193da435f8b5249362114662814aad99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a193da435f8b5249362114662814aad99">&#9670;&#160;</a></span>USE_ADC_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> USE_ADC_3&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00178">178</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a3c7828080fe4221adb89ff72d286254d" name="a3c7828080fe4221adb89ff72d286254d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c7828080fe4221adb89ff72d286254d">&#9670;&#160;</a></span>USE_ADC_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> USE_ADC_4&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00198">198</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a3f7278cf218a92fa0a1514dea823cd9d" name="a3f7278cf218a92fa0a1514dea823cd9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f7278cf218a92fa0a1514dea823cd9d">&#9670;&#160;</a></span>USE_BARO_BOARD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> USE_BARO_BOARD&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00243">243</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="ae7a2417096c8215257d073da4d6d4c5f" name="ae7a2417096c8215257d073da4d6d4c5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7a2417096c8215257d073da4d6d4c5f">&#9670;&#160;</a></span>USE_LED_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> USE_LED_1&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00016">16</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a9e51c24a0d742a25ba8d5e92b6d88d65" name="a9e51c24a0d742a25ba8d5e92b6d88d65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e51c24a0d742a25ba8d5e92b6d88d65">&#9670;&#160;</a></span>USE_PWM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> USE_PWM1&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00257">257</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a3b04e14d6ed72ccdfab217fa4ca9a737" name="a3b04e14d6ed72ccdfab217fa4ca9a737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b04e14d6ed72ccdfab217fa4ca9a737">&#9670;&#160;</a></span>USE_PWM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> USE_PWM2&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00258">258</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="ae6eef5f45ba39c8c7c0b65487b2bc35a" name="ae6eef5f45ba39c8c7c0b65487b2bc35a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6eef5f45ba39c8c7c0b65487b2bc35a">&#9670;&#160;</a></span>USE_PWM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> USE_PWM3&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00259">259</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a8899afdbd830cb0b81968fc660291934" name="a8899afdbd830cb0b81968fc660291934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8899afdbd830cb0b81968fc660291934">&#9670;&#160;</a></span>USE_PWM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> USE_PWM4&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00260">260</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a402c216e512bc4a39616400af32b7c7f" name="a402c216e512bc4a39616400af32b7c7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a402c216e512bc4a39616400af32b7c7f">&#9670;&#160;</a></span>USE_PWM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> USE_PWM5&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00261">261</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
<a id="a460087c9ad1cc47d89c51536be5d9a72" name="a460087c9ad1cc47d89c51536be5d9a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a460087c9ad1cc47d89c51536be5d9a72">&#9670;&#160;</a></span>USE_PWM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">define</a> USE_PWM6&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="px4fmu__2_84_8h_source.html#l00262">262</a> of file <a class="el" href="px4fmu__2_84_8h_source.html">px4fmu_2.4.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_01fcd3835fb4e7d9331b722d86291b65.html">sw</a></li><li class="navelem"><a class="el" href="dir_5e9153041680afc3c016fd52fa730b56.html">airborne</a></li><li class="navelem"><a class="el" href="dir_e030268cd18297cf6282390f76bfcf7f.html">boards</a></li><li class="navelem"><a class="el" href="px4fmu__2_84_8h.html">px4fmu_2.4.h</a></li>
    <li class="footer">Generated on Tue Jun 3 2025 11:29:59 for Paparazzi UAS by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
