circuit mycpu_top :
  extmodule axi_crossbar_0 :
    input aclk : UInt<1>
    input aresetn : UInt<1>
    input s_axi_awid : UInt<8>
    input s_axi_awaddr : UInt<64>
    input s_axi_awlen : UInt<8>
    input s_axi_awsize : UInt<6>
    input s_axi_awburst : UInt<4>
    input s_axi_awlock : UInt<4>
    input s_axi_awcache : UInt<8>
    input s_axi_awprot : UInt<6>
    input s_axi_awqos : UInt<8>
    input s_axi_awvalid : UInt<2>
    output s_axi_awready : UInt<2>
    input s_axi_wid : UInt<8>
    input s_axi_wdata : UInt<64>
    input s_axi_wstrb : UInt<8>
    input s_axi_wlast : UInt<2>
    input s_axi_wvalid : UInt<2>
    output s_axi_wready : UInt<2>
    output s_axi_bid : UInt<8>
    output s_axi_bresp : UInt<4>
    output s_axi_bvalid : UInt<2>
    input s_axi_bready : UInt<2>
    input s_axi_arid : UInt<8>
    input s_axi_araddr : UInt<64>
    input s_axi_arlen : UInt<8>
    input s_axi_arsize : UInt<6>
    input s_axi_arburst : UInt<4>
    input s_axi_arlock : UInt<4>
    input s_axi_arcache : UInt<8>
    input s_axi_arprot : UInt<6>
    input s_axi_arqos : UInt<8>
    input s_axi_arvalid : UInt<2>
    output s_axi_arready : UInt<2>
    output s_axi_rid : UInt<8>
    output s_axi_rdata : UInt<64>
    output s_axi_rresp : UInt<4>
    output s_axi_rlast : UInt<2>
    output s_axi_rvalid : UInt<2>
    input s_axi_rready : UInt<2>
    output m_axi_awid : UInt<4>
    output m_axi_awaddr : UInt<32>
    output m_axi_awlen : UInt<4>
    output m_axi_awsize : UInt<3>
    output m_axi_awburst : UInt<2>
    output m_axi_awlock : UInt<2>
    output m_axi_awcache : UInt<4>
    output m_axi_awprot : UInt<3>
    output m_axi_awqos : UInt<4>
    output m_axi_awvalid : UInt<1>
    input m_axi_awready : UInt<1>
    output m_axi_wid : UInt<4>
    output m_axi_wdata : UInt<32>
    output m_axi_wstrb : UInt<4>
    output m_axi_wlast : UInt<1>
    output m_axi_wvalid : UInt<1>
    input m_axi_wready : UInt<1>
    input m_axi_bid : UInt<4>
    input m_axi_bresp : UInt<2>
    input m_axi_bvalid : UInt<1>
    output m_axi_bready : UInt<1>
    output m_axi_arid : UInt<4>
    output m_axi_araddr : UInt<32>
    output m_axi_arlen : UInt<4>
    output m_axi_arsize : UInt<3>
    output m_axi_arburst : UInt<2>
    output m_axi_arlock : UInt<2>
    output m_axi_arcache : UInt<4>
    output m_axi_arprot : UInt<3>
    output m_axi_arqos : UInt<4>
    output m_axi_arvalid : UInt<1>
    output m_axi_rready : UInt<1>
    input m_axi_arready : UInt<1>
    input m_axi_rid : UInt<4>
    input m_axi_rdata : UInt<32>
    input m_axi_rresp : UInt<2>
    input m_axi_rlast : UInt<1>
    input m_axi_rvalid : UInt<1>
    defname = axi_crossbar_0

  module alu :
    input clock : Clock
    input reset : Reset
    output io : { flip ctrl : UInt<24>, flip in1 : UInt<32>, flip in2 : UInt<32>, result : UInt<32>, overflow : UInt<1>}

    node sa = bits(io.in1, 4, 0) @[alu.scala 22:28]
    node answer_and = and(io.in1, io.in2) @[alu.scala 24:32]
    node answer_or = or(io.in1, io.in2) @[alu.scala 25:32]
    node answer_xor = xor(io.in1, io.in2) @[alu.scala 26:32]
    node answer_nor = not(answer_or) @[alu.scala 27:25]
    node _answer_slt_T = asSInt(io.in1) @[alu.scala 29:36]
    node _answer_slt_T_1 = asSInt(io.in2) @[alu.scala 29:53]
    node _answer_slt_T_2 = lt(_answer_slt_T, _answer_slt_T_1) @[alu.scala 29:43]
    node answer_slt = mux(_answer_slt_T_2, UInt<1>("h1"), UInt<1>("h0")) @[alu.scala 29:27]
    node _answer_sltu_T = lt(io.in1, io.in2) @[alu.scala 30:36]
    node answer_sltu = mux(_answer_sltu_T, UInt<1>("h1"), UInt<1>("h0")) @[alu.scala 30:27]
    node answer_sll = dshl(io.in2, sa) @[alu.scala 31:31]
    node answer_srl = dshr(io.in2, sa) @[alu.scala 33:31]
    node _answer_sra_T = asSInt(io.in2) @[alu.scala 34:32]
    node _answer_sra_T_1 = dshr(_answer_sra_T, sa) @[alu.scala 34:39]
    node answer_sra = asUInt(_answer_sra_T_1) @[alu.scala 34:46]
    node _answer_lui_T = bits(io.in2, 15, 0) @[alu.scala 36:34]
    node answer_lui = cat(_answer_lui_T, UInt<16>("h0")) @[Cat.scala 31:58]
    node _in1_extend_T = bits(io.in1, 31, 31) @[alu.scala 38:34]
    node in1_extend = cat(_in1_extend_T, io.in1) @[Cat.scala 31:58]
    node _in2_extend_T = bits(io.in2, 31, 31) @[alu.scala 39:34]
    node in2_extend = cat(_in2_extend_T, io.in2) @[Cat.scala 31:58]
    node _answer_add_T = add(in1_extend, in2_extend) @[alu.scala 41:35]
    node answer_add = tail(_answer_add_T, 1) @[alu.scala 41:35]
    node _answer_sub_T = sub(in1_extend, in2_extend) @[alu.scala 42:35]
    node answer_sub = tail(_answer_sub_T, 1) @[alu.scala 42:35]
    node _io_result_T = bits(io.ctrl, 1, 1) @[alu.scala 45:16]
    node _io_result_T_1 = bits(answer_add, 31, 0) @[alu.scala 45:42]
    node _io_result_T_2 = bits(io.ctrl, 2, 2) @[alu.scala 46:16]
    node _io_result_T_3 = bits(answer_add, 31, 0) @[alu.scala 46:42]
    node _io_result_T_4 = bits(io.ctrl, 3, 3) @[alu.scala 47:16]
    node _io_result_T_5 = bits(answer_add, 31, 0) @[alu.scala 47:42]
    node _io_result_T_6 = bits(io.ctrl, 17, 17) @[alu.scala 48:16]
    node _io_result_T_7 = bits(answer_sub, 31, 0) @[alu.scala 48:42]
    node _io_result_T_8 = bits(io.ctrl, 18, 18) @[alu.scala 49:16]
    node _io_result_T_9 = bits(answer_sub, 31, 0) @[alu.scala 49:42]
    node _io_result_T_10 = bits(io.ctrl, 19, 19) @[alu.scala 50:16]
    node _io_result_T_11 = bits(answer_sub, 31, 0) @[alu.scala 50:42]
    node _io_result_T_12 = bits(io.ctrl, 4, 4) @[alu.scala 51:16]
    node _io_result_T_13 = bits(io.ctrl, 11, 11) @[alu.scala 52:16]
    node _io_result_T_14 = bits(io.ctrl, 10, 10) @[alu.scala 53:16]
    node _io_result_T_15 = bits(io.ctrl, 20, 20) @[alu.scala 54:16]
    node _io_result_T_16 = bits(io.ctrl, 7, 7) @[alu.scala 55:16]
    node _io_result_T_17 = bits(io.ctrl, 12, 12) @[alu.scala 56:16]
    node _io_result_T_18 = bits(io.ctrl, 13, 13) @[alu.scala 57:16]
    node _io_result_T_19 = bits(io.ctrl, 15, 15) @[alu.scala 58:16]
    node _io_result_T_20 = bits(io.ctrl, 16, 16) @[alu.scala 59:16]
    node _io_result_T_21 = bits(io.ctrl, 14, 14) @[alu.scala 60:16]
    node _io_result_T_22 = mux(_io_result_T, _io_result_T_1, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_result_T_23 = mux(_io_result_T_2, _io_result_T_3, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_result_T_24 = mux(_io_result_T_4, _io_result_T_5, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_result_T_25 = mux(_io_result_T_6, _io_result_T_7, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_result_T_26 = mux(_io_result_T_8, _io_result_T_9, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_result_T_27 = mux(_io_result_T_10, _io_result_T_11, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_result_T_28 = mux(_io_result_T_12, answer_and, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_result_T_29 = mux(_io_result_T_13, answer_or, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_result_T_30 = mux(_io_result_T_14, answer_nor, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_result_T_31 = mux(_io_result_T_15, answer_xor, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_result_T_32 = mux(_io_result_T_16, answer_lui, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_result_T_33 = mux(_io_result_T_17, answer_sll, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_result_T_34 = mux(_io_result_T_18, answer_slt, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_result_T_35 = mux(_io_result_T_19, answer_sra, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_result_T_36 = mux(_io_result_T_20, answer_srl, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_result_T_37 = mux(_io_result_T_21, answer_sltu, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_result_T_38 = or(_io_result_T_22, _io_result_T_23) @[Mux.scala 27:73]
    node _io_result_T_39 = or(_io_result_T_38, _io_result_T_24) @[Mux.scala 27:73]
    node _io_result_T_40 = or(_io_result_T_39, _io_result_T_25) @[Mux.scala 27:73]
    node _io_result_T_41 = or(_io_result_T_40, _io_result_T_26) @[Mux.scala 27:73]
    node _io_result_T_42 = or(_io_result_T_41, _io_result_T_27) @[Mux.scala 27:73]
    node _io_result_T_43 = or(_io_result_T_42, _io_result_T_28) @[Mux.scala 27:73]
    node _io_result_T_44 = or(_io_result_T_43, _io_result_T_29) @[Mux.scala 27:73]
    node _io_result_T_45 = or(_io_result_T_44, _io_result_T_30) @[Mux.scala 27:73]
    node _io_result_T_46 = or(_io_result_T_45, _io_result_T_31) @[Mux.scala 27:73]
    node _io_result_T_47 = or(_io_result_T_46, _io_result_T_32) @[Mux.scala 27:73]
    node _io_result_T_48 = or(_io_result_T_47, _io_result_T_33) @[Mux.scala 27:73]
    node _io_result_T_49 = or(_io_result_T_48, _io_result_T_34) @[Mux.scala 27:73]
    node _io_result_T_50 = or(_io_result_T_49, _io_result_T_35) @[Mux.scala 27:73]
    node _io_result_T_51 = or(_io_result_T_50, _io_result_T_36) @[Mux.scala 27:73]
    node _io_result_T_52 = or(_io_result_T_51, _io_result_T_37) @[Mux.scala 27:73]
    wire _io_result_WIRE : UInt<63> @[Mux.scala 27:73]
    _io_result_WIRE <= _io_result_T_52 @[Mux.scala 27:73]
    io.result <= _io_result_WIRE @[alu.scala 44:15]
    node _io_overflow_T = bits(io.ctrl, 2, 2) @[alu.scala 62:28]
    node _io_overflow_T_1 = bits(answer_add, 32, 32) @[alu.scala 62:53]
    node _io_overflow_T_2 = bits(answer_add, 31, 31) @[alu.scala 62:72]
    node _io_overflow_T_3 = neq(_io_overflow_T_1, _io_overflow_T_2) @[alu.scala 62:58]
    node _io_overflow_T_4 = and(_io_overflow_T, _io_overflow_T_3) @[alu.scala 62:39]
    node _io_overflow_T_5 = bits(io.ctrl, 18, 18) @[alu.scala 62:90]
    node _io_overflow_T_6 = bits(answer_sub, 32, 32) @[alu.scala 62:115]
    node _io_overflow_T_7 = bits(answer_sub, 31, 31) @[alu.scala 62:134]
    node _io_overflow_T_8 = neq(_io_overflow_T_6, _io_overflow_T_7) @[alu.scala 62:120]
    node _io_overflow_T_9 = and(_io_overflow_T_5, _io_overflow_T_8) @[alu.scala 62:101]
    node _io_overflow_T_10 = or(_io_overflow_T_4, _io_overflow_T_9) @[alu.scala 62:79]
    io.overflow <= _io_overflow_T_10 @[alu.scala 62:17]

  module br :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip rs : UInt<32>, flip rt : UInt<32>, flip branch : UInt<6>, exe : UInt<1>}

    wire rs_Wire : UInt<32> @[br.scala 18:23]
    wire rt_Wire : UInt<32> @[br.scala 19:23]
    wire branch_Wire : UInt<32> @[br.scala 20:27]
    node _rs_Wire_T = bits(io.en, 0, 0) @[br.scala 22:27]
    node _rs_Wire_T_1 = mux(_rs_Wire_T, io.rs, UInt<1>("h0")) @[br.scala 22:20]
    rs_Wire <= _rs_Wire_T_1 @[br.scala 22:13]
    node _rt_Wire_T = bits(io.en, 0, 0) @[br.scala 23:27]
    node _rt_Wire_T_1 = mux(_rt_Wire_T, io.rt, UInt<1>("h0")) @[br.scala 23:20]
    rt_Wire <= _rt_Wire_T_1 @[br.scala 23:13]
    node _branch_Wire_T = bits(io.en, 0, 0) @[br.scala 24:30]
    node _branch_Wire_T_1 = mux(_branch_Wire_T, io.branch, UInt<1>("h0")) @[br.scala 24:23]
    branch_Wire <= _branch_Wire_T_1 @[br.scala 24:17]
    node _result_T = asSInt(rs_Wire) @[br.scala 29:31]
    node _result_T_1 = lt(_result_T, asSInt(UInt<1>("h0"))) @[br.scala 29:38]
    node _result_T_2 = asSInt(rs_Wire) @[br.scala 30:30]
    node _result_T_3 = leq(_result_T_2, asSInt(UInt<1>("h0"))) @[br.scala 30:37]
    node _result_T_4 = asSInt(rs_Wire) @[br.scala 31:30]
    node _result_T_5 = gt(_result_T_4, asSInt(UInt<1>("h0"))) @[br.scala 31:37]
    node _result_T_6 = asSInt(rs_Wire) @[br.scala 32:30]
    node _result_T_7 = geq(_result_T_6, asSInt(UInt<1>("h0"))) @[br.scala 32:37]
    node _result_T_8 = neq(rs_Wire, rt_Wire) @[br.scala 33:30]
    node _result_T_9 = eq(rs_Wire, rt_Wire) @[br.scala 34:30]
    node result_lo_hi = cat(_result_T_7, _result_T_8) @[Cat.scala 31:58]
    node result_lo = cat(result_lo_hi, _result_T_9) @[Cat.scala 31:58]
    node result_hi_hi = cat(_result_T_1, _result_T_3) @[Cat.scala 31:58]
    node result_hi = cat(result_hi_hi, _result_T_5) @[Cat.scala 31:58]
    node result = cat(result_hi, result_lo) @[Cat.scala 31:58]
    node _io_exe_T = bits(io.en, 0, 0) @[br.scala 35:21]
    node _io_exe_T_1 = asUInt(reset) @[br.scala 35:38]
    node _io_exe_T_2 = eq(_io_exe_T_1, UInt<1>("h0")) @[br.scala 35:31]
    node _io_exe_T_3 = and(_io_exe_T, _io_exe_T_2) @[br.scala 35:28]
    node _io_exe_T_4 = and(result, io.branch) @[br.scala 35:57]
    node _io_exe_T_5 = neq(_io_exe_T_4, UInt<1>("h0")) @[br.scala 35:70]
    node _io_exe_T_6 = and(_io_exe_T_3, _io_exe_T_5) @[br.scala 35:45]
    io.exe <= _io_exe_T_6 @[br.scala 35:12]

  module cfu :
    input clock : Clock
    input reset : Reset
    output io : { flip AddrPendingF : UInt<1>, flip DataPendingF : UInt<1>, flip Inst_Fifo_Empty : UInt<1>, flip BranchD : UInt<6>, flip BranchD_Flag : UInt<1>, flip JumpD : UInt<1>, flip JRD : UInt<1>, flip CanBranchD : UInt<1>, flip DivPendingE : UInt<1>, flip AddrPendingE : UInt<1>, flip DataPendingM : UInt<1>, flip InException : UInt<1>, flip MemRLE : UInt<2>, flip WriteRegE : UInt<5>, flip MemToRegE : UInt<1>, flip RegWriteE : UInt<1>, flip HiLoToRegE : UInt<2>, flip CP0ToRegE : UInt<1>, flip WriteRegM : UInt<5>, flip MemToRegM : UInt<1>, flip RegWriteM : UInt<1>, flip HiLoWriteM : UInt<2>, flip CP0WriteM : UInt<1>, flip WriteRegM2 : UInt<5>, flip MemToRegM2 : UInt<1>, flip RegWriteM2 : UInt<1>, flip HiLoWriteM2 : UInt<2>, flip CP0WriteM2 : UInt<1>, flip WriteRegW : UInt<5>, flip RegWriteW : UInt<1>, flip HiLoWriteW : UInt<2>, flip CP0WriteW : UInt<1>, flip ReadCP0AddrE : UInt<5>, flip ReadCP0SelE : UInt<3>, flip WriteCP0AddrM : UInt<5>, flip WriteCP0SelM : UInt<3>, flip WriteCP0AddrM2 : UInt<5>, flip WriteCP0SelM2 : UInt<3>, flip RsD : UInt<5>, flip RtD : UInt<5>, flip RsE : UInt<5>, flip RtE : UInt<5>, StallF : UInt<1>, StallD : UInt<1>, StallE : UInt<1>, StallM : UInt<1>, StallM2 : UInt<1>, StallW : UInt<1>, FlushD : UInt<1>, FlushE : UInt<1>, FlushM : UInt<1>, FlushM2 : UInt<1>, FlushW : UInt<1>, ForwardAE : UInt<2>, ForwardBE : UInt<2>, ForwardAD : UInt<2>, ForwardBD : UInt<2>, ForwardHE : UInt<2>, ForwardCP0E : UInt<2>}

    node _io_ForwardAD_T = eq(io.RsD, UInt<1>("h0")) @[cfu.scala 105:32]
    node _io_ForwardAD_T_1 = eq(io.RsD, io.WriteRegM) @[cfu.scala 105:56]
    node _io_ForwardAD_T_2 = bits(io.RegWriteM, 0, 0) @[cfu.scala 105:89]
    node _io_ForwardAD_T_3 = and(_io_ForwardAD_T_1, _io_ForwardAD_T_2) @[cfu.scala 105:73]
    node _io_ForwardAD_T_4 = bits(io.MemToRegM, 0, 0) @[cfu.scala 105:113]
    node _io_ForwardAD_T_5 = eq(_io_ForwardAD_T_4, UInt<1>("h0")) @[cfu.scala 105:99]
    node _io_ForwardAD_T_6 = and(_io_ForwardAD_T_3, _io_ForwardAD_T_5) @[cfu.scala 105:96]
    node _io_ForwardAD_T_7 = eq(io.RsD, io.WriteRegM2) @[cfu.scala 106:16]
    node _io_ForwardAD_T_8 = bits(io.RegWriteM2, 0, 0) @[cfu.scala 106:51]
    node _io_ForwardAD_T_9 = and(_io_ForwardAD_T_7, _io_ForwardAD_T_8) @[cfu.scala 106:34]
    node _io_ForwardAD_T_10 = bits(io.MemToRegM2, 0, 0) @[cfu.scala 106:76]
    node _io_ForwardAD_T_11 = eq(_io_ForwardAD_T_10, UInt<1>("h0")) @[cfu.scala 106:61]
    node _io_ForwardAD_T_12 = and(_io_ForwardAD_T_9, _io_ForwardAD_T_11) @[cfu.scala 106:58]
    node _io_ForwardAD_T_13 = mux(_io_ForwardAD_T_12, UInt<2>("h2"), UInt<1>("h0")) @[cfu.scala 105:131]
    node _io_ForwardAD_T_14 = mux(_io_ForwardAD_T_6, UInt<1>("h1"), _io_ForwardAD_T_13) @[cfu.scala 105:48]
    node _io_ForwardAD_T_15 = mux(_io_ForwardAD_T, UInt<1>("h0"), _io_ForwardAD_T_14) @[cfu.scala 105:24]
    io.ForwardAD <= _io_ForwardAD_T_15 @[cfu.scala 105:18]
    node _io_ForwardBD_T = eq(io.RtD, UInt<1>("h0")) @[cfu.scala 107:32]
    node _io_ForwardBD_T_1 = eq(io.RtD, io.WriteRegM) @[cfu.scala 107:56]
    node _io_ForwardBD_T_2 = bits(io.RegWriteM, 0, 0) @[cfu.scala 107:89]
    node _io_ForwardBD_T_3 = and(_io_ForwardBD_T_1, _io_ForwardBD_T_2) @[cfu.scala 107:73]
    node _io_ForwardBD_T_4 = bits(io.MemToRegM, 0, 0) @[cfu.scala 107:113]
    node _io_ForwardBD_T_5 = eq(_io_ForwardBD_T_4, UInt<1>("h0")) @[cfu.scala 107:99]
    node _io_ForwardBD_T_6 = and(_io_ForwardBD_T_3, _io_ForwardBD_T_5) @[cfu.scala 107:96]
    node _io_ForwardBD_T_7 = eq(io.RtD, io.WriteRegM2) @[cfu.scala 108:16]
    node _io_ForwardBD_T_8 = bits(io.RegWriteM2, 0, 0) @[cfu.scala 108:51]
    node _io_ForwardBD_T_9 = and(_io_ForwardBD_T_7, _io_ForwardBD_T_8) @[cfu.scala 108:34]
    node _io_ForwardBD_T_10 = bits(io.MemToRegM2, 0, 0) @[cfu.scala 108:76]
    node _io_ForwardBD_T_11 = eq(_io_ForwardBD_T_10, UInt<1>("h0")) @[cfu.scala 108:61]
    node _io_ForwardBD_T_12 = and(_io_ForwardBD_T_9, _io_ForwardBD_T_11) @[cfu.scala 108:58]
    node _io_ForwardBD_T_13 = mux(_io_ForwardBD_T_12, UInt<2>("h2"), UInt<1>("h0")) @[cfu.scala 107:131]
    node _io_ForwardBD_T_14 = mux(_io_ForwardBD_T_6, UInt<1>("h1"), _io_ForwardBD_T_13) @[cfu.scala 107:48]
    node _io_ForwardBD_T_15 = mux(_io_ForwardBD_T, UInt<1>("h0"), _io_ForwardBD_T_14) @[cfu.scala 107:24]
    io.ForwardBD <= _io_ForwardBD_T_15 @[cfu.scala 107:18]
    node _io_ForwardAE_T = eq(io.RsE, UInt<1>("h0")) @[cfu.scala 113:32]
    node _io_ForwardAE_T_1 = eq(io.RsE, io.WriteRegM) @[cfu.scala 114:17]
    node _io_ForwardAE_T_2 = bits(io.RegWriteM, 0, 0) @[cfu.scala 114:50]
    node _io_ForwardAE_T_3 = and(_io_ForwardAE_T_1, _io_ForwardAE_T_2) @[cfu.scala 114:34]
    node _io_ForwardAE_T_4 = bits(io.MemToRegM, 0, 0) @[cfu.scala 114:74]
    node _io_ForwardAE_T_5 = eq(_io_ForwardAE_T_4, UInt<1>("h0")) @[cfu.scala 114:60]
    node _io_ForwardAE_T_6 = and(_io_ForwardAE_T_3, _io_ForwardAE_T_5) @[cfu.scala 114:57]
    node _io_ForwardAE_T_7 = eq(io.RsE, io.WriteRegM2) @[cfu.scala 115:17]
    node _io_ForwardAE_T_8 = bits(io.RegWriteM2, 0, 0) @[cfu.scala 115:52]
    node _io_ForwardAE_T_9 = and(_io_ForwardAE_T_7, _io_ForwardAE_T_8) @[cfu.scala 115:35]
    node _io_ForwardAE_T_10 = bits(io.MemToRegM2, 0, 0) @[cfu.scala 115:77]
    node _io_ForwardAE_T_11 = eq(_io_ForwardAE_T_10, UInt<1>("h0")) @[cfu.scala 115:62]
    node _io_ForwardAE_T_12 = and(_io_ForwardAE_T_9, _io_ForwardAE_T_11) @[cfu.scala 115:59]
    node _io_ForwardAE_T_13 = eq(io.RsE, io.WriteRegW) @[cfu.scala 116:17]
    node _io_ForwardAE_T_14 = bits(io.RegWriteW, 0, 0) @[cfu.scala 116:50]
    node _io_ForwardAE_T_15 = and(_io_ForwardAE_T_13, _io_ForwardAE_T_14) @[cfu.scala 116:34]
    node _io_ForwardAE_T_16 = mux(_io_ForwardAE_T_15, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 101:16]
    node _io_ForwardAE_T_17 = mux(_io_ForwardAE_T_12, UInt<2>("h3"), _io_ForwardAE_T_16) @[Mux.scala 101:16]
    node _io_ForwardAE_T_18 = mux(_io_ForwardAE_T_6, UInt<2>("h2"), _io_ForwardAE_T_17) @[Mux.scala 101:16]
    node _io_ForwardAE_T_19 = mux(_io_ForwardAE_T, UInt<1>("h0"), _io_ForwardAE_T_18) @[cfu.scala 113:24]
    io.ForwardAE <= _io_ForwardAE_T_19 @[cfu.scala 113:18]
    node _io_ForwardBE_T = eq(io.RtE, UInt<1>("h0")) @[cfu.scala 120:32]
    node _io_ForwardBE_T_1 = eq(io.RtE, io.WriteRegM) @[cfu.scala 121:17]
    node _io_ForwardBE_T_2 = bits(io.RegWriteM, 0, 0) @[cfu.scala 121:50]
    node _io_ForwardBE_T_3 = and(_io_ForwardBE_T_1, _io_ForwardBE_T_2) @[cfu.scala 121:34]
    node _io_ForwardBE_T_4 = bits(io.MemToRegM, 0, 0) @[cfu.scala 121:74]
    node _io_ForwardBE_T_5 = eq(_io_ForwardBE_T_4, UInt<1>("h0")) @[cfu.scala 121:60]
    node _io_ForwardBE_T_6 = and(_io_ForwardBE_T_3, _io_ForwardBE_T_5) @[cfu.scala 121:57]
    node _io_ForwardBE_T_7 = eq(io.RtE, io.WriteRegM2) @[cfu.scala 122:17]
    node _io_ForwardBE_T_8 = bits(io.RegWriteM2, 0, 0) @[cfu.scala 122:52]
    node _io_ForwardBE_T_9 = and(_io_ForwardBE_T_7, _io_ForwardBE_T_8) @[cfu.scala 122:35]
    node _io_ForwardBE_T_10 = bits(io.MemToRegM2, 0, 0) @[cfu.scala 122:77]
    node _io_ForwardBE_T_11 = eq(_io_ForwardBE_T_10, UInt<1>("h0")) @[cfu.scala 122:62]
    node _io_ForwardBE_T_12 = and(_io_ForwardBE_T_9, _io_ForwardBE_T_11) @[cfu.scala 122:59]
    node _io_ForwardBE_T_13 = eq(io.RtE, io.WriteRegW) @[cfu.scala 123:17]
    node _io_ForwardBE_T_14 = bits(io.RegWriteW, 0, 0) @[cfu.scala 123:50]
    node _io_ForwardBE_T_15 = and(_io_ForwardBE_T_13, _io_ForwardBE_T_14) @[cfu.scala 123:34]
    node _io_ForwardBE_T_16 = mux(_io_ForwardBE_T_15, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 101:16]
    node _io_ForwardBE_T_17 = mux(_io_ForwardBE_T_12, UInt<2>("h3"), _io_ForwardBE_T_16) @[Mux.scala 101:16]
    node _io_ForwardBE_T_18 = mux(_io_ForwardBE_T_6, UInt<2>("h2"), _io_ForwardBE_T_17) @[Mux.scala 101:16]
    node _io_ForwardBE_T_19 = mux(_io_ForwardBE_T, UInt<1>("h0"), _io_ForwardBE_T_18) @[cfu.scala 120:24]
    io.ForwardBE <= _io_ForwardBE_T_19 @[cfu.scala 120:18]
    node _io_ForwardHE_T = and(io.HiLoToRegE, io.HiLoWriteM) @[cfu.scala 133:25]
    node _io_ForwardHE_T_1 = neq(_io_ForwardHE_T, UInt<1>("h0")) @[cfu.scala 133:42]
    node _io_ForwardHE_T_2 = and(io.HiLoToRegE, io.HiLoWriteM2) @[cfu.scala 134:25]
    node _io_ForwardHE_T_3 = neq(_io_ForwardHE_T_2, UInt<1>("h0")) @[cfu.scala 134:43]
    node _io_ForwardHE_T_4 = and(io.HiLoToRegE, io.HiLoWriteW) @[cfu.scala 135:25]
    node _io_ForwardHE_T_5 = neq(_io_ForwardHE_T_4, UInt<1>("h0")) @[cfu.scala 135:42]
    node _io_ForwardHE_T_6 = mux(_io_ForwardHE_T_5, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 101:16]
    node _io_ForwardHE_T_7 = mux(_io_ForwardHE_T_3, UInt<2>("h3"), _io_ForwardHE_T_6) @[Mux.scala 101:16]
    node _io_ForwardHE_T_8 = mux(_io_ForwardHE_T_1, UInt<2>("h2"), _io_ForwardHE_T_7) @[Mux.scala 101:16]
    io.ForwardHE <= _io_ForwardHE_T_8 @[cfu.scala 132:18]
    node _io_ForwardCP0E_T = bits(io.CP0ToRegE, 0, 0) @[cfu.scala 138:40]
    node _io_ForwardCP0E_T_1 = bits(io.ReadCP0SelE, 0, 0) @[cfu.scala 139:45]
    node _io_ForwardCP0E_T_2 = cat(io.ReadCP0AddrE, _io_ForwardCP0E_T_1) @[Cat.scala 31:58]
    node _io_ForwardCP0E_T_3 = bits(io.WriteCP0SelM, 0, 0) @[cfu.scala 139:90]
    node _io_ForwardCP0E_T_4 = cat(io.WriteCP0AddrM, _io_ForwardCP0E_T_3) @[Cat.scala 31:58]
    node _io_ForwardCP0E_T_5 = eq(_io_ForwardCP0E_T_2, _io_ForwardCP0E_T_4) @[cfu.scala 139:50]
    node _io_ForwardCP0E_T_6 = bits(io.CP0WriteM, 0, 0) @[cfu.scala 139:112]
    node _io_ForwardCP0E_T_7 = and(_io_ForwardCP0E_T_5, _io_ForwardCP0E_T_6) @[cfu.scala 139:96]
    node _io_ForwardCP0E_T_8 = bits(io.ReadCP0SelE, 0, 0) @[cfu.scala 140:45]
    node _io_ForwardCP0E_T_9 = cat(io.ReadCP0AddrE, _io_ForwardCP0E_T_8) @[Cat.scala 31:58]
    node _io_ForwardCP0E_T_10 = bits(io.WriteCP0SelM2, 0, 0) @[cfu.scala 140:92]
    node _io_ForwardCP0E_T_11 = cat(io.WriteCP0AddrM2, _io_ForwardCP0E_T_10) @[Cat.scala 31:58]
    node _io_ForwardCP0E_T_12 = eq(_io_ForwardCP0E_T_9, _io_ForwardCP0E_T_11) @[cfu.scala 140:50]
    node _io_ForwardCP0E_T_13 = bits(io.CP0WriteM2, 0, 0) @[cfu.scala 140:115]
    node _io_ForwardCP0E_T_14 = and(_io_ForwardCP0E_T_12, _io_ForwardCP0E_T_13) @[cfu.scala 140:98]
    node _io_ForwardCP0E_T_15 = mux(_io_ForwardCP0E_T_14, UInt<2>("h2"), UInt<1>("h0")) @[Mux.scala 101:16]
    node _io_ForwardCP0E_T_16 = mux(_io_ForwardCP0E_T_7, UInt<1>("h1"), _io_ForwardCP0E_T_15) @[Mux.scala 101:16]
    node _io_ForwardCP0E_T_17 = mux(_io_ForwardCP0E_T, _io_ForwardCP0E_T_16, UInt<1>("h0")) @[cfu.scala 138:26]
    io.ForwardCP0E <= _io_ForwardCP0E_T_17 @[cfu.scala 138:20]
    node fifo_empty_stall = bits(io.Inst_Fifo_Empty, 0, 0) @[cfu.scala 150:47]
    node _br_Stall_T = bits(io.CanBranchD, 0, 0) @[cfu.scala 151:35]
    node _br_Stall_T_1 = bits(io.BranchD_Flag, 0, 0) @[cfu.scala 151:63]
    node _br_Stall_T_2 = and(_br_Stall_T, _br_Stall_T_1) @[cfu.scala 151:42]
    node _br_Stall_T_3 = bits(io.RegWriteE, 0, 0) @[cfu.scala 152:24]
    node _br_Stall_T_4 = eq(io.WriteRegE, io.RsD) @[cfu.scala 152:48]
    node _br_Stall_T_5 = eq(io.WriteRegE, io.RtD) @[cfu.scala 152:75]
    node _br_Stall_T_6 = or(_br_Stall_T_4, _br_Stall_T_5) @[cfu.scala 152:59]
    node _br_Stall_T_7 = and(_br_Stall_T_3, _br_Stall_T_6) @[cfu.scala 152:31]
    node _br_Stall_T_8 = bits(io.MemToRegM, 0, 0) @[cfu.scala 153:23]
    node _br_Stall_T_9 = eq(io.WriteRegM, io.RsD) @[cfu.scala 153:47]
    node _br_Stall_T_10 = eq(io.WriteRegM, io.RtD) @[cfu.scala 153:74]
    node _br_Stall_T_11 = or(_br_Stall_T_9, _br_Stall_T_10) @[cfu.scala 153:58]
    node _br_Stall_T_12 = and(_br_Stall_T_8, _br_Stall_T_11) @[cfu.scala 153:30]
    node _br_Stall_T_13 = or(_br_Stall_T_7, _br_Stall_T_12) @[cfu.scala 152:88]
    node _br_Stall_T_14 = bits(io.MemToRegM2, 0, 0) @[cfu.scala 154:24]
    node _br_Stall_T_15 = eq(io.WriteRegM2, io.RsD) @[cfu.scala 154:49]
    node _br_Stall_T_16 = eq(io.WriteRegM2, io.RtD) @[cfu.scala 154:77]
    node _br_Stall_T_17 = or(_br_Stall_T_15, _br_Stall_T_16) @[cfu.scala 154:60]
    node _br_Stall_T_18 = and(_br_Stall_T_14, _br_Stall_T_17) @[cfu.scala 154:31]
    node _br_Stall_T_19 = or(_br_Stall_T_13, _br_Stall_T_18) @[cfu.scala 153:87]
    node _br_Stall_T_20 = and(_br_Stall_T_2, _br_Stall_T_19) @[cfu.scala 151:71]
    node _br_Stall_T_21 = bits(io.InException, 0, 0) @[cfu.scala 154:111]
    node _br_Stall_T_22 = eq(_br_Stall_T_21, UInt<1>("h0")) @[cfu.scala 154:95]
    node br_Stall = and(_br_Stall_T_20, _br_Stall_T_22) @[cfu.scala 154:92]
    node _jr_Stall_T = bits(io.JumpD, 0, 0) @[cfu.scala 155:30]
    node _jr_Stall_T_1 = bits(io.JRD, 0, 0) @[cfu.scala 155:47]
    node _jr_Stall_T_2 = and(_jr_Stall_T, _jr_Stall_T_1) @[cfu.scala 155:37]
    node _jr_Stall_T_3 = bits(io.RegWriteE, 0, 0) @[cfu.scala 156:24]
    node _jr_Stall_T_4 = eq(io.WriteRegE, io.RsD) @[cfu.scala 156:48]
    node _jr_Stall_T_5 = eq(io.WriteRegE, io.RtD) @[cfu.scala 156:75]
    node _jr_Stall_T_6 = or(_jr_Stall_T_4, _jr_Stall_T_5) @[cfu.scala 156:59]
    node _jr_Stall_T_7 = and(_jr_Stall_T_3, _jr_Stall_T_6) @[cfu.scala 156:31]
    node _jr_Stall_T_8 = bits(io.MemToRegM, 0, 0) @[cfu.scala 157:23]
    node _jr_Stall_T_9 = eq(io.WriteRegM, io.RsD) @[cfu.scala 157:47]
    node _jr_Stall_T_10 = eq(io.WriteRegM, io.RtD) @[cfu.scala 157:74]
    node _jr_Stall_T_11 = or(_jr_Stall_T_9, _jr_Stall_T_10) @[cfu.scala 157:58]
    node _jr_Stall_T_12 = and(_jr_Stall_T_8, _jr_Stall_T_11) @[cfu.scala 157:30]
    node _jr_Stall_T_13 = or(_jr_Stall_T_7, _jr_Stall_T_12) @[cfu.scala 156:88]
    node _jr_Stall_T_14 = bits(io.MemToRegM2, 0, 0) @[cfu.scala 158:24]
    node _jr_Stall_T_15 = eq(io.WriteRegM2, io.RsD) @[cfu.scala 158:49]
    node _jr_Stall_T_16 = eq(io.WriteRegM2, io.RtD) @[cfu.scala 158:77]
    node _jr_Stall_T_17 = or(_jr_Stall_T_15, _jr_Stall_T_16) @[cfu.scala 158:60]
    node _jr_Stall_T_18 = and(_jr_Stall_T_14, _jr_Stall_T_17) @[cfu.scala 158:31]
    node _jr_Stall_T_19 = or(_jr_Stall_T_13, _jr_Stall_T_18) @[cfu.scala 157:88]
    node _jr_Stall_T_20 = and(_jr_Stall_T_2, _jr_Stall_T_19) @[cfu.scala 155:55]
    node _jr_Stall_T_21 = bits(io.InException, 0, 0) @[cfu.scala 158:111]
    node _jr_Stall_T_22 = eq(_jr_Stall_T_21, UInt<1>("h0")) @[cfu.scala 158:95]
    node jr_Stall = and(_jr_Stall_T_20, _jr_Stall_T_22) @[cfu.scala 158:92]
    node divStall = bits(io.DivPendingE, 0, 0) @[cfu.scala 159:35]
    node _cp0Stall_T = bits(io.CP0WriteM, 0, 0) @[cfu.scala 160:34]
    node _cp0Stall_T_1 = bits(io.CP0ToRegE, 0, 0) @[cfu.scala 160:57]
    node _cp0Stall_T_2 = and(_cp0Stall_T, _cp0Stall_T_1) @[cfu.scala 160:41]
    node _cp0Stall_T_3 = bits(io.CP0WriteW, 0, 0) @[cfu.scala 160:83]
    node _cp0Stall_T_4 = bits(io.CP0ToRegE, 0, 0) @[cfu.scala 160:106]
    node _cp0Stall_T_5 = and(_cp0Stall_T_3, _cp0Stall_T_4) @[cfu.scala 160:90]
    node cp0Stall = or(_cp0Stall_T_2, _cp0Stall_T_5) @[cfu.scala 160:66]
    node ifStall = bits(io.AddrPendingF, 0, 0) @[cfu.scala 161:35]
    node dmemStall = bits(io.DataPendingM, 0, 0) @[cfu.scala 162:37]
    node _mem2regM_Stall_T = eq(io.RsE, io.WriteRegM) @[cfu.scala 164:56]
    node _mem2regM_Stall_T_1 = bits(io.RegWriteM, 0, 0) @[cfu.scala 164:89]
    node _mem2regM_Stall_T_2 = and(_mem2regM_Stall_T, _mem2regM_Stall_T_1) @[cfu.scala 164:73]
    node _mem2regM_Stall_T_3 = bits(io.MemToRegM, 0, 0) @[cfu.scala 164:112]
    node _mem2regM_Stall_T_4 = and(_mem2regM_Stall_T_2, _mem2regM_Stall_T_3) @[cfu.scala 164:96]
    node _mem2regM_Stall_T_5 = eq(io.RtE, io.WriteRegM) @[cfu.scala 165:47]
    node _mem2regM_Stall_T_6 = bits(io.RegWriteM, 0, 0) @[cfu.scala 165:80]
    node _mem2regM_Stall_T_7 = and(_mem2regM_Stall_T_5, _mem2regM_Stall_T_6) @[cfu.scala 165:64]
    node _mem2regM_Stall_T_8 = bits(io.MemToRegM, 0, 0) @[cfu.scala 165:103]
    node _mem2regM_Stall_T_9 = and(_mem2regM_Stall_T_7, _mem2regM_Stall_T_8) @[cfu.scala 165:87]
    node _mem2regM_Stall_T_10 = or(_mem2regM_Stall_T_4, _mem2regM_Stall_T_9) @[cfu.scala 164:120]
    node _mem2regM_Stall_T_11 = eq(io.RsD, io.WriteRegM) @[cfu.scala 166:47]
    node _mem2regM_Stall_T_12 = bits(io.RegWriteM, 0, 0) @[cfu.scala 166:80]
    node _mem2regM_Stall_T_13 = and(_mem2regM_Stall_T_11, _mem2regM_Stall_T_12) @[cfu.scala 166:64]
    node _mem2regM_Stall_T_14 = bits(io.MemToRegM, 0, 0) @[cfu.scala 166:103]
    node _mem2regM_Stall_T_15 = and(_mem2regM_Stall_T_13, _mem2regM_Stall_T_14) @[cfu.scala 166:87]
    node _mem2regM_Stall_T_16 = or(_mem2regM_Stall_T_10, _mem2regM_Stall_T_15) @[cfu.scala 165:111]
    node _mem2regM_Stall_T_17 = eq(io.RtD, io.WriteRegM) @[cfu.scala 167:47]
    node _mem2regM_Stall_T_18 = bits(io.RegWriteM, 0, 0) @[cfu.scala 167:80]
    node _mem2regM_Stall_T_19 = and(_mem2regM_Stall_T_17, _mem2regM_Stall_T_18) @[cfu.scala 167:64]
    node _mem2regM_Stall_T_20 = bits(io.MemToRegM, 0, 0) @[cfu.scala 167:103]
    node _mem2regM_Stall_T_21 = and(_mem2regM_Stall_T_19, _mem2regM_Stall_T_20) @[cfu.scala 167:87]
    node _mem2regM_Stall_T_22 = or(_mem2regM_Stall_T_16, _mem2regM_Stall_T_21) @[cfu.scala 166:111]
    node _mem2regM_Stall_T_23 = eq(io.RsE, io.WriteRegM2) @[cfu.scala 168:47]
    node _mem2regM_Stall_T_24 = bits(io.RegWriteM2, 0, 0) @[cfu.scala 168:82]
    node _mem2regM_Stall_T_25 = and(_mem2regM_Stall_T_23, _mem2regM_Stall_T_24) @[cfu.scala 168:65]
    node _mem2regM_Stall_T_26 = bits(io.MemToRegM2, 0, 0) @[cfu.scala 168:106]
    node _mem2regM_Stall_T_27 = and(_mem2regM_Stall_T_25, _mem2regM_Stall_T_26) @[cfu.scala 168:89]
    node _mem2regM_Stall_T_28 = or(_mem2regM_Stall_T_22, _mem2regM_Stall_T_27) @[cfu.scala 167:111]
    node _mem2regM_Stall_T_29 = eq(io.RtE, io.WriteRegM2) @[cfu.scala 169:47]
    node _mem2regM_Stall_T_30 = bits(io.RegWriteM2, 0, 0) @[cfu.scala 169:82]
    node _mem2regM_Stall_T_31 = and(_mem2regM_Stall_T_29, _mem2regM_Stall_T_30) @[cfu.scala 169:65]
    node _mem2regM_Stall_T_32 = bits(io.MemToRegM2, 0, 0) @[cfu.scala 169:106]
    node _mem2regM_Stall_T_33 = and(_mem2regM_Stall_T_31, _mem2regM_Stall_T_32) @[cfu.scala 169:89]
    node _mem2regM_Stall_T_34 = or(_mem2regM_Stall_T_28, _mem2regM_Stall_T_33) @[cfu.scala 168:114]
    node _mem2regM_Stall_T_35 = eq(io.RsD, io.WriteRegM2) @[cfu.scala 170:47]
    node _mem2regM_Stall_T_36 = bits(io.RegWriteM2, 0, 0) @[cfu.scala 170:82]
    node _mem2regM_Stall_T_37 = and(_mem2regM_Stall_T_35, _mem2regM_Stall_T_36) @[cfu.scala 170:65]
    node _mem2regM_Stall_T_38 = bits(io.MemToRegM2, 0, 0) @[cfu.scala 170:106]
    node _mem2regM_Stall_T_39 = and(_mem2regM_Stall_T_37, _mem2regM_Stall_T_38) @[cfu.scala 170:89]
    node _mem2regM_Stall_T_40 = or(_mem2regM_Stall_T_34, _mem2regM_Stall_T_39) @[cfu.scala 169:114]
    node _mem2regM_Stall_T_41 = eq(io.RtD, io.WriteRegM2) @[cfu.scala 171:47]
    node _mem2regM_Stall_T_42 = bits(io.RegWriteM2, 0, 0) @[cfu.scala 171:82]
    node _mem2regM_Stall_T_43 = and(_mem2regM_Stall_T_41, _mem2regM_Stall_T_42) @[cfu.scala 171:65]
    node _mem2regM_Stall_T_44 = bits(io.MemToRegM2, 0, 0) @[cfu.scala 171:106]
    node _mem2regM_Stall_T_45 = and(_mem2regM_Stall_T_43, _mem2regM_Stall_T_44) @[cfu.scala 171:89]
    node mem2regM_Stall = or(_mem2regM_Stall_T_40, _mem2regM_Stall_T_45) @[cfu.scala 170:114]
    node _has_Stall_T = or(br_Stall, jr_Stall) @[cfu.scala 178:44]
    node _has_Stall_T_1 = bits(divStall, 0, 0) @[cfu.scala 178:65]
    node _has_Stall_T_2 = or(_has_Stall_T, _has_Stall_T_1) @[cfu.scala 178:54]
    node _has_Stall_T_3 = or(_has_Stall_T_2, cp0Stall) @[cfu.scala 178:71]
    node _has_Stall_T_4 = or(_has_Stall_T_3, ifStall) @[cfu.scala 178:82]
    node has_Stall = or(_has_Stall_T_4, dmemStall) @[cfu.scala 178:91]
    node _excepStall_T = bits(io.InException, 0, 0) @[cfu.scala 179:37]
    node excepStall = and(_excepStall_T, has_Stall) @[cfu.scala 179:44]
    node excepFlush = bits(io.InException, 0, 0) @[cfu.scala 180:37]
    node _io_StallF_T = asUInt(reset) @[cfu.scala 182:28]
    node _io_StallF_T_1 = or(br_Stall, jr_Stall) @[cfu.scala 182:63]
    node _io_StallF_T_2 = or(_io_StallF_T_1, divStall) @[cfu.scala 182:73]
    node _io_StallF_T_3 = or(_io_StallF_T_2, cp0Stall) @[cfu.scala 182:83]
    node _io_StallF_T_4 = or(_io_StallF_T_3, dmemStall) @[cfu.scala 182:93]
    node _io_StallF_T_5 = or(_io_StallF_T_4, mem2regM_Stall) @[cfu.scala 182:132]
    node _io_StallF_T_6 = or(_io_StallF_T_5, fifo_empty_stall) @[cfu.scala 182:149]
    node _io_StallF_T_7 = eq(_io_StallF_T_6, UInt<1>("h0")) @[cfu.scala 182:39]
    node _io_StallF_T_8 = mux(_io_StallF_T, UInt<1>("h1"), _io_StallF_T_7) @[cfu.scala 182:21]
    io.StallF <= _io_StallF_T_8 @[cfu.scala 182:15]
    node _io_StallD_T = asUInt(reset) @[cfu.scala 183:28]
    node _io_StallD_T_1 = or(br_Stall, jr_Stall) @[cfu.scala 183:63]
    node _io_StallD_T_2 = or(_io_StallD_T_1, divStall) @[cfu.scala 183:73]
    node _io_StallD_T_3 = or(_io_StallD_T_2, cp0Stall) @[cfu.scala 183:83]
    node _io_StallD_T_4 = or(_io_StallD_T_3, dmemStall) @[cfu.scala 183:93]
    node _io_StallD_T_5 = or(_io_StallD_T_4, mem2regM_Stall) @[cfu.scala 183:133]
    node _io_StallD_T_6 = eq(_io_StallD_T_5, UInt<1>("h0")) @[cfu.scala 183:39]
    node _io_StallD_T_7 = mux(_io_StallD_T, UInt<1>("h1"), _io_StallD_T_6) @[cfu.scala 183:21]
    io.StallD <= _io_StallD_T_7 @[cfu.scala 183:15]
    node _io_StallE_T = asUInt(reset) @[cfu.scala 184:28]
    node _io_StallE_T_1 = or(divStall, cp0Stall) @[cfu.scala 184:49]
    node _io_StallE_T_2 = or(_io_StallE_T_1, dmemStall) @[cfu.scala 184:59]
    node _io_StallE_T_3 = or(_io_StallE_T_2, mem2regM_Stall) @[cfu.scala 184:87]
    node _io_StallE_T_4 = eq(_io_StallE_T_3, UInt<1>("h0")) @[cfu.scala 184:39]
    node _io_StallE_T_5 = mux(_io_StallE_T, UInt<1>("h1"), _io_StallE_T_4) @[cfu.scala 184:21]
    io.StallE <= _io_StallE_T_5 @[cfu.scala 184:15]
    node _io_StallM_T = asUInt(reset) @[cfu.scala 185:28]
    node _io_StallM_T_1 = eq(dmemStall, UInt<1>("h0")) @[cfu.scala 185:39]
    node _io_StallM_T_2 = mux(_io_StallM_T, UInt<1>("h1"), _io_StallM_T_1) @[cfu.scala 185:21]
    io.StallM <= _io_StallM_T_2 @[cfu.scala 185:15]
    node _io_StallM2_T = asUInt(reset) @[cfu.scala 186:29]
    node _io_StallM2_T_1 = eq(dmemStall, UInt<1>("h0")) @[cfu.scala 186:40]
    node _io_StallM2_T_2 = mux(_io_StallM2_T, UInt<1>("h1"), _io_StallM2_T_1) @[cfu.scala 186:22]
    io.StallM2 <= _io_StallM2_T_2 @[cfu.scala 186:16]
    node _io_StallW_T = asUInt(reset) @[cfu.scala 187:28]
    node _io_StallW_T_1 = eq(dmemStall, UInt<1>("h0")) @[cfu.scala 187:39]
    node _io_StallW_T_2 = mux(_io_StallW_T, UInt<1>("h1"), _io_StallW_T_1) @[cfu.scala 187:21]
    io.StallW <= _io_StallW_T_2 @[cfu.scala 187:15]
    node _io_FlushD_T = asUInt(reset) @[cfu.scala 189:28]
    node _io_FlushD_T_1 = bits(io.StallD, 0, 0) @[cfu.scala 189:50]
    node _io_FlushD_T_2 = and(_io_FlushD_T_1, excepFlush) @[cfu.scala 189:57]
    node _io_FlushD_T_3 = mux(_io_FlushD_T, UInt<1>("h0"), _io_FlushD_T_2) @[cfu.scala 189:21]
    io.FlushD <= _io_FlushD_T_3 @[cfu.scala 189:15]
    node _io_FlushE_T = asUInt(reset) @[cfu.scala 190:28]
    node _io_FlushE_T_1 = bits(io.StallE, 0, 0) @[cfu.scala 190:51]
    node _io_FlushE_T_2 = or(ifStall, br_Stall) @[cfu.scala 190:71]
    node _io_FlushE_T_3 = or(_io_FlushE_T_2, jr_Stall) @[cfu.scala 190:81]
    node _io_FlushE_T_4 = and(_io_FlushE_T_1, _io_FlushE_T_3) @[cfu.scala 190:58]
    node _io_FlushE_T_5 = or(_io_FlushE_T_4, excepFlush) @[cfu.scala 190:151]
    node _io_FlushE_T_6 = mux(_io_FlushE_T, UInt<1>("h0"), _io_FlushE_T_5) @[cfu.scala 190:21]
    io.FlushE <= _io_FlushE_T_6 @[cfu.scala 190:15]
    node _io_FlushM_T = asUInt(reset) @[cfu.scala 191:28]
    node _io_FlushM_T_1 = bits(io.StallM, 0, 0) @[cfu.scala 191:51]
    node _io_FlushM_T_2 = or(cp0Stall, divStall) @[cfu.scala 191:72]
    node _io_FlushM_T_3 = bits(mem2regM_Stall, 0, 0) @[cfu.scala 191:101]
    node _io_FlushM_T_4 = or(_io_FlushM_T_2, _io_FlushM_T_3) @[cfu.scala 191:84]
    node _io_FlushM_T_5 = and(_io_FlushM_T_1, _io_FlushM_T_4) @[cfu.scala 191:58]
    node _io_FlushM_T_6 = or(_io_FlushM_T_5, excepFlush) @[cfu.scala 191:110]
    node _io_FlushM_T_7 = mux(_io_FlushM_T, UInt<1>("h0"), _io_FlushM_T_6) @[cfu.scala 191:21]
    io.FlushM <= _io_FlushM_T_7 @[cfu.scala 191:15]
    node _io_FlushM2_T = asUInt(reset) @[cfu.scala 192:29]
    node _io_FlushM2_T_1 = bits(io.StallM2, 0, 0) @[cfu.scala 192:53]
    node _io_FlushM2_T_2 = and(_io_FlushM2_T_1, cp0Stall) @[cfu.scala 192:60]
    node _io_FlushM2_T_3 = or(_io_FlushM2_T_2, excepFlush) @[cfu.scala 192:78]
    node _io_FlushM2_T_4 = mux(_io_FlushM2_T, UInt<1>("h0"), _io_FlushM2_T_3) @[cfu.scala 192:22]
    io.FlushM2 <= _io_FlushM2_T_4 @[cfu.scala 192:16]
    node _io_FlushW_T = asUInt(reset) @[cfu.scala 193:28]
    node _io_FlushW_T_1 = bits(io.StallW, 0, 0) @[cfu.scala 193:51]
    node _io_FlushW_T_2 = or(dmemStall, excepFlush) @[cfu.scala 193:73]
    node _io_FlushW_T_3 = and(_io_FlushW_T_1, _io_FlushW_T_2) @[cfu.scala 193:58]
    node _io_FlushW_T_4 = mux(_io_FlushW_T, UInt<1>("h0"), _io_FlushW_T_3) @[cfu.scala 193:21]
    io.FlushW <= _io_FlushW_T_4 @[cfu.scala 193:15]

  module cp0 :
    input clock : Clock
    input reset : Reset
    output io : { flip cp0_read_addr : UInt<5>, flip cp0_read_sel : UInt<3>, flip cp0_write_addr : UInt<5>, flip cp0_write_sel : UInt<3>, flip cp0_write_data : UInt<32>, flip cp0_write_en : UInt<1>, flip int_i : UInt<6>, flip pc : UInt<32>, flip mem_bad_vaddr : UInt<32>, flip exception_type_i : UInt<32>, flip in_delayslot : UInt<1>, flip in_branchjump_jr : UInt<2>, return_pc : UInt<32>, exception : UInt<1>, cp0_read_data : UInt<32>, epc : UInt<32>, cp0_status : UInt<6>, Int_able : UInt<1>}

    reg cp0_index : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[cp0.scala 36:28]
    reg cp0_random : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[cp0.scala 37:29]
    reg cp0_entrylo0 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[cp0.scala 38:31]
    reg cp0_entrylo1 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[cp0.scala 39:31]
    reg cp0_pagemask : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[cp0.scala 40:31]
    reg cp0_badvaddr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[cp0.scala 41:31]
    reg cp0_count : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[cp0.scala 42:28]
    reg cp0_entryhi : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[cp0.scala 43:30]
    reg cp0_compare : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[cp0.scala 44:30]
    reg cp0_status : UInt<32>, clock with :
      reset => (reset, UInt<32>("h400000")) @[cp0.scala 45:29]
    reg cp0_cause : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[cp0.scala 46:28]
    reg cp0_epc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[cp0.scala 47:26]
    reg cp0_prid : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[cp0.scala 48:27]
    reg cp0_config0 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[cp0.scala 49:30]
    reg cp0_config1 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[cp0.scala 50:30]
    reg pc_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[cp0.scala 52:25]
    pc_Reg <= io.pc @[cp0.scala 53:12]
    io.epc <= cp0_epc @[cp0.scala 55:12]
    node _io_Int_able_T = bits(cp0_status, 1, 1) @[cp0.scala 56:32]
    node _io_Int_able_T_1 = eq(_io_Int_able_T, UInt<1>("h0")) @[cp0.scala 56:20]
    node _io_Int_able_T_2 = bits(cp0_status, 0, 0) @[cp0.scala 56:49]
    node _io_Int_able_T_3 = and(_io_Int_able_T_1, _io_Int_able_T_2) @[cp0.scala 56:36]
    io.Int_able <= _io_Int_able_T_3 @[cp0.scala 56:17]
    node _io_cp0_status_T = bits(cp0_status, 15, 8) @[cp0.scala 57:33]
    io.cp0_status <= _io_cp0_status_T @[cp0.scala 57:19]
    node _int_signal_T = bits(cp0_status, 15, 8) @[cp0.scala 60:34]
    node _int_signal_T_1 = bits(cp0_cause, 15, 8) @[cp0.scala 60:52]
    node _int_signal_T_2 = and(_int_signal_T, _int_signal_T_1) @[cp0.scala 60:41]
    node _int_signal_T_3 = neq(_int_signal_T_2, UInt<1>("h0")) @[cp0.scala 60:60]
    node _int_signal_T_4 = bits(cp0_status, 1, 1) @[cp0.scala 60:85]
    node _int_signal_T_5 = eq(_int_signal_T_4, UInt<1>("h0")) @[cp0.scala 60:73]
    node _int_signal_T_6 = and(_int_signal_T_3, _int_signal_T_5) @[cp0.scala 60:69]
    node _int_signal_T_7 = bits(cp0_status, 0, 0) @[cp0.scala 60:102]
    node int_signal = and(_int_signal_T_6, _int_signal_T_7) @[cp0.scala 60:89]
    node _exception_type_T = bits(io.exception_type_i, 31, 1) @[cp0.scala 61:51]
    node exception_type = cat(_exception_type_T, int_signal) @[Cat.scala 31:58]
    wire exl_Reg : UInt<1> @[cp0.scala 63:27]
    node _commit_exception_T = bits(exception_type, 30, 0) @[cp0.scala 64:42]
    node _commit_exception_T_1 = neq(_commit_exception_T, UInt<1>("h0")) @[cp0.scala 64:49]
    node _commit_exception_T_2 = eq(exl_Reg, UInt<1>("h0")) @[cp0.scala 64:61]
    node commit_exception = and(_commit_exception_T_1, _commit_exception_T_2) @[cp0.scala 64:58]
    node _commit_in_delayslot_T = or(int_signal, commit_exception) @[cp0.scala 65:46]
    node _commit_in_delayslot_T_1 = bits(cp0_cause, 31, 31) @[cp0.scala 65:92]
    node commit_in_delayslot = mux(_commit_in_delayslot_T, io.in_delayslot, _commit_in_delayslot_T_1) @[cp0.scala 65:34]
    node _commit_eret_T = bits(exception_type, 31, 31) @[cp0.scala 66:42]
    node _commit_eret_T_1 = dshr(exception_type, UInt<5>("h14")) @[cp0.scala 66:65]
    node _commit_eret_T_2 = bits(_commit_eret_T_1, 0, 0) @[cp0.scala 66:65]
    node _commit_eret_T_3 = eq(_commit_eret_T_2, UInt<1>("h0")) @[cp0.scala 66:50]
    node _commit_eret_T_4 = and(_commit_eret_T, _commit_eret_T_3) @[cp0.scala 66:47]
    node commit_eret = mux(_commit_eret_T_4, UInt<1>("h1"), UInt<1>("h0")) @[cp0.scala 66:27]
    node _io_exception_T = bits(commit_eret, 0, 0) @[cp0.scala 67:58]
    node _io_exception_T_1 = or(commit_exception, _io_exception_T) @[cp0.scala 67:43]
    io.exception <= _io_exception_T_1 @[cp0.scala 67:22]
    node _exl_Reg_T = bits(cp0_status, 1, 1) @[cp0.scala 68:26]
    exl_Reg <= _exl_Reg_T @[cp0.scala 68:13]
    node _commit_next_pc_T = bits(int_signal, 0, 0) @[cp0.scala 70:43]
    node _commit_next_pc_T_1 = bits(io.in_delayslot, 0, 0) @[cp0.scala 70:70]
    node _commit_next_pc_T_2 = sub(io.pc, UInt<3>("h4")) @[cp0.scala 71:11]
    node _commit_next_pc_T_3 = tail(_commit_next_pc_T_2, 1) @[cp0.scala 71:11]
    node _commit_next_pc_T_4 = neq(io.in_branchjump_jr, UInt<1>("h0")) @[cp0.scala 71:42]
    node _commit_next_pc_T_5 = add(io.pc, UInt<3>("h4")) @[cp0.scala 71:61]
    node _commit_next_pc_T_6 = tail(_commit_next_pc_T_5, 1) @[cp0.scala 71:61]
    node _commit_next_pc_T_7 = mux(_commit_next_pc_T_4, io.pc, _commit_next_pc_T_6) @[cp0.scala 71:21]
    node _commit_next_pc_T_8 = mux(_commit_next_pc_T_1, _commit_next_pc_T_3, _commit_next_pc_T_7) @[cp0.scala 70:53]
    node _commit_next_pc_T_9 = bits(io.in_delayslot, 0, 0) @[cp0.scala 71:88]
    node _commit_next_pc_T_10 = sub(io.pc, UInt<3>("h4")) @[cp0.scala 71:102]
    node _commit_next_pc_T_11 = tail(_commit_next_pc_T_10, 1) @[cp0.scala 71:102]
    node _commit_next_pc_T_12 = mux(_commit_next_pc_T_9, _commit_next_pc_T_11, io.pc) @[cp0.scala 71:71]
    node commit_next_pc = mux(_commit_next_pc_T, _commit_next_pc_T_8, _commit_next_pc_T_12) @[cp0.scala 70:31]
    node _commit_epc_T = dshr(exception_type, UInt<5>("h14")) @[cp0.scala 72:43]
    node _commit_epc_T_1 = bits(_commit_epc_T, 0, 0) @[cp0.scala 72:43]
    node _commit_epc_T_2 = dshr(exception_type, UInt<5>("h1f")) @[cp0.scala 72:74]
    node _commit_epc_T_3 = bits(_commit_epc_T_2, 0, 0) @[cp0.scala 72:74]
    node _commit_epc_T_4 = and(_commit_epc_T_1, _commit_epc_T_3) @[cp0.scala 72:57]
    node commit_epc = mux(_commit_epc_T_4, cp0_epc, commit_next_pc) @[cp0.scala 72:28]
    wire cp0_read_data_Wire : UInt<32> @[cp0.scala 74:34]
    node _read_addr_sel_T = bits(io.cp0_read_sel, 0, 0) @[cp0.scala 75:65]
    node read_addr_sel = cat(io.cp0_read_addr, _read_addr_sel_T) @[Cat.scala 31:58]
    node _write_addr_sel_T = bits(io.cp0_write_sel, 0, 0) @[cp0.scala 76:67]
    node write_addr_sel = cat(io.cp0_write_addr, _write_addr_sel_T) @[Cat.scala 31:58]
    node _io_cp0_read_data_T = asUInt(reset) @[cp0.scala 77:36]
    node _io_cp0_read_data_T_1 = mux(_io_cp0_read_data_T, UInt<1>("h0"), cp0_read_data_Wire) @[cp0.scala 77:29]
    io.cp0_read_data <= _io_cp0_read_data_T_1 @[cp0.scala 77:23]
    wire cause_exccode_Wire : UInt<5> @[cp0.scala 79:34]
    wire commit_bvaddr_Wire : UInt<32> @[cp0.scala 80:34]
    wire return_pc_Wire : UInt<32> @[cp0.scala 81:34]
    io.return_pc <= return_pc_Wire @[cp0.scala 82:18]
    node _return_pc_Wire_T = cat(UInt<16>("hbfc0"), UInt<16>("h380")) @[Cat.scala 31:58]
    node _return_pc_Wire_T_1 = dshr(exception_type, UInt<4>("ha")) @[cp0.scala 92:23]
    node _return_pc_Wire_T_2 = bits(_return_pc_Wire_T_1, 0, 0) @[cp0.scala 92:23]
    node _return_pc_Wire_T_3 = cat(UInt<16>("hbfc0"), UInt<16>("h200")) @[Cat.scala 31:58]
    node _return_pc_Wire_T_4 = dshr(exception_type, UInt<5>("h1f")) @[cp0.scala 93:24]
    node _return_pc_Wire_T_5 = bits(_return_pc_Wire_T_4, 0, 0) @[cp0.scala 93:24]
    node _return_pc_Wire_T_6 = dshr(exception_type, UInt<5>("h14")) @[cp0.scala 93:55]
    node _return_pc_Wire_T_7 = bits(_return_pc_Wire_T_6, 0, 0) @[cp0.scala 93:55]
    node _return_pc_Wire_T_8 = eq(_return_pc_Wire_T_7, UInt<1>("h0")) @[cp0.scala 93:40]
    node _return_pc_Wire_T_9 = and(_return_pc_Wire_T_5, _return_pc_Wire_T_8) @[cp0.scala 93:37]
    node _return_pc_Wire_T_10 = mux(_return_pc_Wire_T_9, cp0_epc, _return_pc_Wire_T) @[Mux.scala 101:16]
    node _return_pc_Wire_T_11 = mux(_return_pc_Wire_T_2, _return_pc_Wire_T_3, _return_pc_Wire_T_10) @[Mux.scala 101:16]
    return_pc_Wire <= _return_pc_Wire_T_11 @[cp0.scala 84:21]
    node _cause_exccode_Wire_T = dshr(exception_type, UInt<1>("h0")) @[cp0.scala 95:51]
    node _cause_exccode_Wire_T_1 = bits(_cause_exccode_Wire_T, 0, 0) @[cp0.scala 95:51]
    node _cause_exccode_Wire_T_2 = dshr(exception_type, UInt<3>("h4")) @[cp0.scala 96:24]
    node _cause_exccode_Wire_T_3 = bits(_cause_exccode_Wire_T_2, 0, 0) @[cp0.scala 96:24]
    node _cause_exccode_Wire_T_4 = dshr(exception_type, UInt<5>("h14")) @[cp0.scala 96:55]
    node _cause_exccode_Wire_T_5 = bits(_cause_exccode_Wire_T_4, 0, 0) @[cp0.scala 96:55]
    node _cause_exccode_Wire_T_6 = or(_cause_exccode_Wire_T_3, _cause_exccode_Wire_T_5) @[cp0.scala 96:38]
    node _cause_exccode_Wire_T_7 = dshr(exception_type, UInt<3>("h5")) @[cp0.scala 97:23]
    node _cause_exccode_Wire_T_8 = bits(_cause_exccode_Wire_T_7, 0, 0) @[cp0.scala 97:23]
    node _cause_exccode_Wire_T_9 = dshr(exception_type, UInt<4>("h8")) @[cp0.scala 97:69]
    node _cause_exccode_Wire_T_10 = bits(_cause_exccode_Wire_T_9, 0, 0) @[cp0.scala 97:69]
    node _cause_exccode_Wire_T_11 = dshr(exception_type, UInt<4>("h9")) @[cp0.scala 98:23]
    node _cause_exccode_Wire_T_12 = bits(_cause_exccode_Wire_T_11, 0, 0) @[cp0.scala 98:23]
    node _cause_exccode_Wire_T_13 = dshr(exception_type, UInt<4>("ha")) @[cp0.scala 98:69]
    node _cause_exccode_Wire_T_14 = bits(_cause_exccode_Wire_T_13, 0, 0) @[cp0.scala 98:69]
    node _cause_exccode_Wire_T_15 = dshr(exception_type, UInt<4>("hc")) @[cp0.scala 99:23]
    node _cause_exccode_Wire_T_16 = bits(_cause_exccode_Wire_T_15, 0, 0) @[cp0.scala 99:23]
    node _cause_exccode_Wire_T_17 = mux(_cause_exccode_Wire_T_1, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _cause_exccode_Wire_T_18 = mux(_cause_exccode_Wire_T_6, UInt<3>("h4"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _cause_exccode_Wire_T_19 = mux(_cause_exccode_Wire_T_8, UInt<3>("h5"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _cause_exccode_Wire_T_20 = mux(_cause_exccode_Wire_T_10, UInt<4>("h8"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _cause_exccode_Wire_T_21 = mux(_cause_exccode_Wire_T_12, UInt<4>("h9"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _cause_exccode_Wire_T_22 = mux(_cause_exccode_Wire_T_14, UInt<4>("ha"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _cause_exccode_Wire_T_23 = mux(_cause_exccode_Wire_T_16, UInt<4>("hc"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _cause_exccode_Wire_T_24 = or(_cause_exccode_Wire_T_17, _cause_exccode_Wire_T_18) @[Mux.scala 27:73]
    node _cause_exccode_Wire_T_25 = or(_cause_exccode_Wire_T_24, _cause_exccode_Wire_T_19) @[Mux.scala 27:73]
    node _cause_exccode_Wire_T_26 = or(_cause_exccode_Wire_T_25, _cause_exccode_Wire_T_20) @[Mux.scala 27:73]
    node _cause_exccode_Wire_T_27 = or(_cause_exccode_Wire_T_26, _cause_exccode_Wire_T_21) @[Mux.scala 27:73]
    node _cause_exccode_Wire_T_28 = or(_cause_exccode_Wire_T_27, _cause_exccode_Wire_T_22) @[Mux.scala 27:73]
    node _cause_exccode_Wire_T_29 = or(_cause_exccode_Wire_T_28, _cause_exccode_Wire_T_23) @[Mux.scala 27:73]
    wire _cause_exccode_Wire_WIRE : UInt<4> @[Mux.scala 27:73]
    _cause_exccode_Wire_WIRE <= _cause_exccode_Wire_T_29 @[Mux.scala 27:73]
    cause_exccode_Wire <= _cause_exccode_Wire_WIRE @[cp0.scala 95:24]
    node _commit_bvaddr_Wire_T = dshr(exception_type, UInt<5>("h14")) @[cp0.scala 101:45]
    node _commit_bvaddr_Wire_T_1 = bits(_commit_bvaddr_Wire_T, 0, 0) @[cp0.scala 101:45]
    node _commit_bvaddr_Wire_T_2 = dshr(exception_type, UInt<5>("h1f")) @[cp0.scala 101:77]
    node _commit_bvaddr_Wire_T_3 = bits(_commit_bvaddr_Wire_T_2, 0, 0) @[cp0.scala 101:77]
    node _commit_bvaddr_Wire_T_4 = eq(_commit_bvaddr_Wire_T_3, UInt<1>("h0")) @[cp0.scala 101:62]
    node _commit_bvaddr_Wire_T_5 = and(_commit_bvaddr_Wire_T_1, _commit_bvaddr_Wire_T_4) @[cp0.scala 101:59]
    node _commit_bvaddr_Wire_T_6 = mux(_commit_bvaddr_Wire_T_5, io.pc, io.mem_bad_vaddr) @[cp0.scala 101:30]
    commit_bvaddr_Wire <= _commit_bvaddr_Wire_T_6 @[cp0.scala 101:24]
    node _write_and_read_same_T = eq(write_addr_sel, read_addr_sel) @[cp0.scala 102:47]
    node _write_and_read_same_T_1 = bits(io.cp0_write_en, 0, 0) @[cp0.scala 102:85]
    node write_and_read_same = and(_write_and_read_same_T, _write_and_read_same_T_1) @[cp0.scala 102:66]
    node _cp0_read_data_Wire_T = bits(io.cp0_write_data, 4, 0) @[cp0.scala 105:89]
    node _cp0_read_data_Wire_T_1 = bits(cp0_index, 4, 0) @[cp0.scala 105:104]
    node _cp0_read_data_Wire_T_2 = mux(write_and_read_same, _cp0_read_data_Wire_T, _cp0_read_data_Wire_T_1) @[cp0.scala 105:51]
    node _cp0_read_data_Wire_T_3 = cat(UInt<27>("h0"), _cp0_read_data_Wire_T_2) @[Cat.scala 31:58]
    node _cp0_read_data_Wire_T_4 = bits(io.cp0_write_data, 25, 0) @[cp0.scala 107:89]
    node _cp0_read_data_Wire_T_5 = bits(cp0_entrylo0, 25, 0) @[cp0.scala 107:109]
    node _cp0_read_data_Wire_T_6 = mux(write_and_read_same, _cp0_read_data_Wire_T_4, _cp0_read_data_Wire_T_5) @[cp0.scala 107:50]
    node _cp0_read_data_Wire_T_7 = cat(UInt<6>("h0"), _cp0_read_data_Wire_T_6) @[Cat.scala 31:58]
    node _cp0_read_data_Wire_T_8 = bits(io.cp0_write_data, 25, 0) @[cp0.scala 108:89]
    node _cp0_read_data_Wire_T_9 = bits(cp0_entrylo1, 25, 0) @[cp0.scala 108:109]
    node _cp0_read_data_Wire_T_10 = mux(write_and_read_same, _cp0_read_data_Wire_T_8, _cp0_read_data_Wire_T_9) @[cp0.scala 108:50]
    node _cp0_read_data_Wire_T_11 = cat(UInt<6>("h0"), _cp0_read_data_Wire_T_10) @[Cat.scala 31:58]
    node _cp0_read_data_Wire_T_12 = bits(io.cp0_write_data, 24, 13) @[cp0.scala 109:89]
    node _cp0_read_data_Wire_T_13 = mux(write_and_read_same, _cp0_read_data_Wire_T_12, UInt<13>("h0")) @[cp0.scala 109:50]
    node _cp0_read_data_Wire_T_14 = cat(UInt<7>("h0"), _cp0_read_data_Wire_T_13) @[Cat.scala 31:58]
    node _cp0_read_data_Wire_T_15 = mux(write_and_read_same, io.cp0_write_data, cp0_count) @[cp0.scala 111:37]
    node _cp0_read_data_Wire_T_16 = bits(io.cp0_write_data, 31, 13) @[cp0.scala 112:80]
    node _cp0_read_data_Wire_T_17 = bits(cp0_entryhi, 31, 13) @[cp0.scala 112:100]
    node _cp0_read_data_Wire_T_18 = mux(write_and_read_same, _cp0_read_data_Wire_T_16, _cp0_read_data_Wire_T_17) @[cp0.scala 112:41]
    node _cp0_read_data_Wire_T_19 = bits(io.cp0_write_data, 7, 0) @[cp0.scala 113:76]
    node _cp0_read_data_Wire_T_20 = bits(cp0_entryhi, 7, 0) @[cp0.scala 113:94]
    node _cp0_read_data_Wire_T_21 = mux(write_and_read_same, _cp0_read_data_Wire_T_19, _cp0_read_data_Wire_T_20) @[cp0.scala 113:37]
    node cp0_read_data_Wire_hi = cat(_cp0_read_data_Wire_T_18, UInt<5>("h0")) @[Cat.scala 31:58]
    node _cp0_read_data_Wire_T_22 = cat(cp0_read_data_Wire_hi, _cp0_read_data_Wire_T_21) @[Cat.scala 31:58]
    node _cp0_read_data_Wire_T_23 = mux(write_and_read_same, io.cp0_write_data, cp0_compare) @[cp0.scala 114:37]
    node _cp0_read_data_Wire_T_24 = bits(io.cp0_write_data, 15, 8) @[cp0.scala 115:111]
    node _cp0_read_data_Wire_T_25 = bits(cp0_status, 15, 8) @[cp0.scala 115:129]
    node _cp0_read_data_Wire_T_26 = mux(write_and_read_same, _cp0_read_data_Wire_T_24, _cp0_read_data_Wire_T_25) @[cp0.scala 115:72]
    node _cp0_read_data_Wire_T_27 = bits(io.cp0_write_data, 1, 0) @[cp0.scala 116:76]
    node _cp0_read_data_Wire_T_28 = bits(cp0_status, 1, 0) @[cp0.scala 116:93]
    node _cp0_read_data_Wire_T_29 = mux(write_and_read_same, _cp0_read_data_Wire_T_27, _cp0_read_data_Wire_T_28) @[cp0.scala 116:37]
    node cp0_read_data_Wire_lo = cat(UInt<6>("h0"), _cp0_read_data_Wire_T_29) @[Cat.scala 31:58]
    node cp0_read_data_Wire_hi_1 = cat(UInt<16>("h40"), _cp0_read_data_Wire_T_26) @[Cat.scala 31:58]
    node _cp0_read_data_Wire_T_30 = cat(cp0_read_data_Wire_hi_1, cp0_read_data_Wire_lo) @[Cat.scala 31:58]
    node _cp0_read_data_Wire_T_31 = bits(cp0_cause, 31, 10) @[cp0.scala 117:47]
    node _cp0_read_data_Wire_T_32 = bits(io.cp0_write_data, 9, 8) @[cp0.scala 117:97]
    node _cp0_read_data_Wire_T_33 = bits(cp0_cause, 9, 8) @[cp0.scala 117:112]
    node _cp0_read_data_Wire_T_34 = mux(write_and_read_same, _cp0_read_data_Wire_T_32, _cp0_read_data_Wire_T_33) @[cp0.scala 117:58]
    node _cp0_read_data_Wire_T_35 = bits(cp0_cause, 7, 0) @[cp0.scala 117:128]
    node cp0_read_data_Wire_hi_2 = cat(_cp0_read_data_Wire_T_31, _cp0_read_data_Wire_T_34) @[Cat.scala 31:58]
    node _cp0_read_data_Wire_T_36 = cat(cp0_read_data_Wire_hi_2, _cp0_read_data_Wire_T_35) @[Cat.scala 31:58]
    node _cp0_read_data_Wire_T_37 = mux(write_and_read_same, io.cp0_write_data, cp0_epc) @[cp0.scala 118:37]
    node _cp0_read_data_Wire_T_38 = bits(io.cp0_write_data, 2, 0) @[cp0.scala 120:122]
    node _cp0_read_data_Wire_T_39 = bits(cp0_config0, 2, 0) @[cp0.scala 120:139]
    node _cp0_read_data_Wire_T_40 = mux(write_and_read_same, _cp0_read_data_Wire_T_38, _cp0_read_data_Wire_T_39) @[cp0.scala 120:83]
    node _cp0_read_data_Wire_T_41 = cat(UInt<28>("h8000070"), _cp0_read_data_Wire_T_40) @[Cat.scala 31:58]
    node _cp0_read_data_Wire_T_42 = eq(UInt<1>("h0"), read_addr_sel) @[Mux.scala 81:61]
    node _cp0_read_data_Wire_T_43 = mux(_cp0_read_data_Wire_T_42, _cp0_read_data_Wire_T_3, UInt<1>("h0")) @[Mux.scala 81:58]
    node _cp0_read_data_Wire_T_44 = eq(UInt<2>("h2"), read_addr_sel) @[Mux.scala 81:61]
    node _cp0_read_data_Wire_T_45 = mux(_cp0_read_data_Wire_T_44, cp0_random, _cp0_read_data_Wire_T_43) @[Mux.scala 81:58]
    node _cp0_read_data_Wire_T_46 = eq(UInt<3>("h4"), read_addr_sel) @[Mux.scala 81:61]
    node _cp0_read_data_Wire_T_47 = mux(_cp0_read_data_Wire_T_46, _cp0_read_data_Wire_T_7, _cp0_read_data_Wire_T_45) @[Mux.scala 81:58]
    node _cp0_read_data_Wire_T_48 = eq(UInt<3>("h6"), read_addr_sel) @[Mux.scala 81:61]
    node _cp0_read_data_Wire_T_49 = mux(_cp0_read_data_Wire_T_48, _cp0_read_data_Wire_T_11, _cp0_read_data_Wire_T_47) @[Mux.scala 81:58]
    node _cp0_read_data_Wire_T_50 = eq(UInt<4>("ha"), read_addr_sel) @[Mux.scala 81:61]
    node _cp0_read_data_Wire_T_51 = mux(_cp0_read_data_Wire_T_50, _cp0_read_data_Wire_T_14, _cp0_read_data_Wire_T_49) @[Mux.scala 81:58]
    node _cp0_read_data_Wire_T_52 = eq(UInt<5>("h10"), read_addr_sel) @[Mux.scala 81:61]
    node _cp0_read_data_Wire_T_53 = mux(_cp0_read_data_Wire_T_52, cp0_badvaddr, _cp0_read_data_Wire_T_51) @[Mux.scala 81:58]
    node _cp0_read_data_Wire_T_54 = eq(UInt<5>("h12"), read_addr_sel) @[Mux.scala 81:61]
    node _cp0_read_data_Wire_T_55 = mux(_cp0_read_data_Wire_T_54, _cp0_read_data_Wire_T_15, _cp0_read_data_Wire_T_53) @[Mux.scala 81:58]
    node _cp0_read_data_Wire_T_56 = eq(UInt<5>("h14"), read_addr_sel) @[Mux.scala 81:61]
    node _cp0_read_data_Wire_T_57 = mux(_cp0_read_data_Wire_T_56, _cp0_read_data_Wire_T_22, _cp0_read_data_Wire_T_55) @[Mux.scala 81:58]
    node _cp0_read_data_Wire_T_58 = eq(UInt<5>("h16"), read_addr_sel) @[Mux.scala 81:61]
    node _cp0_read_data_Wire_T_59 = mux(_cp0_read_data_Wire_T_58, _cp0_read_data_Wire_T_23, _cp0_read_data_Wire_T_57) @[Mux.scala 81:58]
    node _cp0_read_data_Wire_T_60 = eq(UInt<5>("h18"), read_addr_sel) @[Mux.scala 81:61]
    node _cp0_read_data_Wire_T_61 = mux(_cp0_read_data_Wire_T_60, _cp0_read_data_Wire_T_30, _cp0_read_data_Wire_T_59) @[Mux.scala 81:58]
    node _cp0_read_data_Wire_T_62 = eq(UInt<5>("h1a"), read_addr_sel) @[Mux.scala 81:61]
    node _cp0_read_data_Wire_T_63 = mux(_cp0_read_data_Wire_T_62, _cp0_read_data_Wire_T_36, _cp0_read_data_Wire_T_61) @[Mux.scala 81:58]
    node _cp0_read_data_Wire_T_64 = eq(UInt<5>("h1c"), read_addr_sel) @[Mux.scala 81:61]
    node _cp0_read_data_Wire_T_65 = mux(_cp0_read_data_Wire_T_64, _cp0_read_data_Wire_T_37, _cp0_read_data_Wire_T_63) @[Mux.scala 81:58]
    node _cp0_read_data_Wire_T_66 = eq(UInt<5>("h1e"), read_addr_sel) @[Mux.scala 81:61]
    node _cp0_read_data_Wire_T_67 = mux(_cp0_read_data_Wire_T_66, cp0_prid, _cp0_read_data_Wire_T_65) @[Mux.scala 81:58]
    node _cp0_read_data_Wire_T_68 = eq(UInt<6>("h20"), read_addr_sel) @[Mux.scala 81:61]
    node _cp0_read_data_Wire_T_69 = mux(_cp0_read_data_Wire_T_68, _cp0_read_data_Wire_T_41, _cp0_read_data_Wire_T_67) @[Mux.scala 81:58]
    node _cp0_read_data_Wire_T_70 = eq(UInt<1>("h1"), read_addr_sel) @[Mux.scala 81:61]
    node _cp0_read_data_Wire_T_71 = mux(_cp0_read_data_Wire_T_70, cp0_config1, _cp0_read_data_Wire_T_69) @[Mux.scala 81:58]
    cp0_read_data_Wire <= _cp0_read_data_Wire_T_71 @[cp0.scala 104:24]
    node _cp0_index_T = bits(io.cp0_write_en, 0, 0) @[cp0.scala 124:38]
    node _cp0_index_T_1 = eq(write_addr_sel, UInt<1>("h0")) @[cp0.scala 124:63]
    node _cp0_index_T_2 = and(_cp0_index_T, _cp0_index_T_1) @[cp0.scala 124:45]
    node _cp0_index_T_3 = bits(io.cp0_write_data, 4, 0) @[cp0.scala 124:103]
    node _cp0_index_T_4 = bits(cp0_index, 4, 0) @[cp0.scala 124:118]
    node _cp0_index_T_5 = mux(_cp0_index_T_2, _cp0_index_T_3, _cp0_index_T_4) @[cp0.scala 124:21]
    cp0_index <= _cp0_index_T_5 @[cp0.scala 124:15]
    node _cp0_random_T = bits(cp0_random, 4, 0) @[cp0.scala 125:29]
    node _cp0_random_T_1 = add(_cp0_random_T, UInt<1>("h1")) @[cp0.scala 125:35]
    node _cp0_random_T_2 = tail(_cp0_random_T_1, 1) @[cp0.scala 125:35]
    cp0_random <= _cp0_random_T_2 @[cp0.scala 125:16]
    node _cp0_entrylo0_T = bits(io.cp0_write_en, 0, 0) @[cp0.scala 126:41]
    node _cp0_entrylo0_T_1 = eq(write_addr_sel, UInt<3>("h4")) @[cp0.scala 126:66]
    node _cp0_entrylo0_T_2 = and(_cp0_entrylo0_T, _cp0_entrylo0_T_1) @[cp0.scala 126:48]
    node _cp0_entrylo0_T_3 = bits(io.cp0_write_data, 25, 0) @[cp0.scala 126:109]
    node _cp0_entrylo0_T_4 = bits(cp0_entrylo0, 25, 0) @[cp0.scala 126:128]
    node _cp0_entrylo0_T_5 = mux(_cp0_entrylo0_T_2, _cp0_entrylo0_T_3, _cp0_entrylo0_T_4) @[cp0.scala 126:24]
    cp0_entrylo0 <= _cp0_entrylo0_T_5 @[cp0.scala 126:18]
    node _cp0_entrylo1_T = bits(io.cp0_write_en, 0, 0) @[cp0.scala 127:41]
    node _cp0_entrylo1_T_1 = eq(write_addr_sel, UInt<3>("h6")) @[cp0.scala 127:66]
    node _cp0_entrylo1_T_2 = and(_cp0_entrylo1_T, _cp0_entrylo1_T_1) @[cp0.scala 127:48]
    node _cp0_entrylo1_T_3 = bits(io.cp0_write_data, 25, 0) @[cp0.scala 127:109]
    node _cp0_entrylo1_T_4 = bits(cp0_entrylo1, 25, 0) @[cp0.scala 127:128]
    node _cp0_entrylo1_T_5 = mux(_cp0_entrylo1_T_2, _cp0_entrylo1_T_3, _cp0_entrylo1_T_4) @[cp0.scala 127:24]
    cp0_entrylo1 <= _cp0_entrylo1_T_5 @[cp0.scala 127:18]
    node _cp0_pagemask_T = bits(io.cp0_write_en, 0, 0) @[cp0.scala 128:45]
    node _cp0_pagemask_T_1 = eq(write_addr_sel, UInt<4>("ha")) @[cp0.scala 128:70]
    node _cp0_pagemask_T_2 = and(_cp0_pagemask_T, _cp0_pagemask_T_1) @[cp0.scala 128:52]
    node _cp0_pagemask_T_3 = bits(io.cp0_write_data, 24, 13) @[cp0.scala 128:113]
    node _cp0_pagemask_T_4 = bits(cp0_pagemask, 24, 13) @[cp0.scala 128:133]
    node _cp0_pagemask_T_5 = mux(_cp0_pagemask_T_2, _cp0_pagemask_T_3, _cp0_pagemask_T_4) @[cp0.scala 128:28]
    node _cp0_pagemask_T_6 = cat(_cp0_pagemask_T_5, UInt<13>("h0")) @[Cat.scala 31:58]
    cp0_pagemask <= _cp0_pagemask_T_6 @[cp0.scala 128:18]
    node _cp0_badvaddr_T = mux(commit_exception, commit_bvaddr_Wire, cp0_badvaddr) @[cp0.scala 129:30]
    cp0_badvaddr <= _cp0_badvaddr_T @[cp0.scala 129:24]
    node _cp0_count_T = bits(io.cp0_write_en, 0, 0) @[cp0.scala 130:47]
    node _cp0_count_T_1 = eq(write_addr_sel, UInt<5>("h12")) @[cp0.scala 130:72]
    node _cp0_count_T_2 = and(_cp0_count_T, _cp0_count_T_1) @[cp0.scala 130:54]
    node _cp0_count_T_3 = add(cp0_count, UInt<1>("h1")) @[cp0.scala 130:124]
    node _cp0_count_T_4 = tail(_cp0_count_T_3, 1) @[cp0.scala 130:124]
    node _cp0_count_T_5 = mux(_cp0_count_T_2, io.cp0_write_data, _cp0_count_T_4) @[cp0.scala 130:30]
    cp0_count <= _cp0_count_T_5 @[cp0.scala 130:24]
    node _cp0_entryhi_T = bits(io.cp0_write_en, 0, 0) @[cp0.scala 131:44]
    node _cp0_entryhi_T_1 = eq(write_addr_sel, UInt<5>("h14")) @[cp0.scala 131:69]
    node _cp0_entryhi_T_2 = and(_cp0_entryhi_T, _cp0_entryhi_T_1) @[cp0.scala 131:51]
    node _cp0_entryhi_T_3 = bits(io.cp0_write_data, 31, 13) @[cp0.scala 131:111]
    node _cp0_entryhi_T_4 = bits(cp0_entryhi, 31, 13) @[cp0.scala 131:130]
    node _cp0_entryhi_T_5 = mux(_cp0_entryhi_T_2, _cp0_entryhi_T_3, _cp0_entryhi_T_4) @[cp0.scala 131:27]
    node _cp0_entryhi_T_6 = bits(io.cp0_write_en, 0, 0) @[cp0.scala 132:45]
    node _cp0_entryhi_T_7 = eq(write_addr_sel, UInt<5>("h14")) @[cp0.scala 132:70]
    node _cp0_entryhi_T_8 = and(_cp0_entryhi_T_6, _cp0_entryhi_T_7) @[cp0.scala 132:52]
    node _cp0_entryhi_T_9 = bits(io.cp0_write_data, 7, 0) @[cp0.scala 132:112]
    node _cp0_entryhi_T_10 = bits(cp0_entryhi, 7, 0) @[cp0.scala 132:129]
    node _cp0_entryhi_T_11 = mux(_cp0_entryhi_T_8, _cp0_entryhi_T_9, _cp0_entryhi_T_10) @[cp0.scala 132:28]
    node cp0_entryhi_hi = cat(_cp0_entryhi_T_5, UInt<5>("h0")) @[Cat.scala 31:58]
    node _cp0_entryhi_T_12 = cat(cp0_entryhi_hi, _cp0_entryhi_T_11) @[Cat.scala 31:58]
    cp0_entryhi <= _cp0_entryhi_T_12 @[cp0.scala 131:17]
    node _cp0_compare_T = bits(io.cp0_write_en, 0, 0) @[cp0.scala 133:41]
    node _cp0_compare_T_1 = eq(write_addr_sel, UInt<5>("h16")) @[cp0.scala 133:66]
    node _cp0_compare_T_2 = and(_cp0_compare_T, _cp0_compare_T_1) @[cp0.scala 133:48]
    node _cp0_compare_T_3 = mux(_cp0_compare_T_2, io.cp0_write_data, cp0_compare) @[cp0.scala 133:24]
    cp0_compare <= _cp0_compare_T_3 @[cp0.scala 133:17]
    node _cp0_status_T = bits(commit_eret, 0, 0) @[cp0.scala 135:42]
    node _cp0_status_T_1 = or(commit_exception, _cp0_status_T) @[cp0.scala 135:27]
    node _cp0_status_T_2 = bits(cp0_status, 31, 2) @[cp0.scala 135:67]
    node _cp0_status_T_3 = bits(cp0_status, 0, 0) @[cp0.scala 135:101]
    node cp0_status_hi = cat(_cp0_status_T_2, commit_exception) @[Cat.scala 31:58]
    node _cp0_status_T_4 = cat(cp0_status_hi, _cp0_status_T_3) @[Cat.scala 31:58]
    node _cp0_status_T_5 = bits(io.cp0_write_en, 0, 0) @[cp0.scala 136:26]
    node _cp0_status_T_6 = eq(write_addr_sel, UInt<5>("h18")) @[cp0.scala 136:51]
    node _cp0_status_T_7 = and(_cp0_status_T_5, _cp0_status_T_6) @[cp0.scala 136:33]
    node _cp0_status_T_8 = bits(cp0_status, 31, 16) @[cp0.scala 136:93]
    node _cp0_status_T_9 = bits(io.cp0_write_data, 15, 8) @[cp0.scala 136:118]
    node _cp0_status_T_10 = bits(io.cp0_write_data, 1, 0) @[cp0.scala 136:151]
    node cp0_status_lo = cat(UInt<6>("h0"), _cp0_status_T_10) @[Cat.scala 31:58]
    node cp0_status_hi_1 = cat(_cp0_status_T_8, _cp0_status_T_9) @[Cat.scala 31:58]
    node _cp0_status_T_11 = cat(cp0_status_hi_1, cp0_status_lo) @[Cat.scala 31:58]
    node _cp0_status_T_12 = mux(_cp0_status_T_7, _cp0_status_T_11, cp0_status) @[Mux.scala 101:16]
    node _cp0_status_T_13 = mux(_cp0_status_T_1, _cp0_status_T_4, _cp0_status_T_12) @[Mux.scala 101:16]
    cp0_status <= _cp0_status_T_13 @[cp0.scala 134:17]
    node _cause_write_en_T = bits(io.cp0_write_en, 0, 0) @[cp0.scala 139:41]
    node _cause_write_en_T_1 = eq(write_addr_sel, UInt<5>("h1a")) @[cp0.scala 139:66]
    node cause_write_en = and(_cause_write_en_T, _cause_write_en_T_1) @[cp0.scala 139:48]
    node _timer_int_T = neq(cp0_compare, UInt<1>("h0")) @[cp0.scala 140:39]
    node _timer_int_T_1 = eq(cp0_count, cp0_compare) @[cp0.scala 140:60]
    node _timer_int_T_2 = and(_timer_int_T, _timer_int_T_1) @[cp0.scala 140:47]
    node _timer_int_T_3 = bits(io.cp0_write_en, 0, 0) @[cp0.scala 140:97]
    node _timer_int_T_4 = eq(write_addr_sel, UInt<5>("h16")) @[cp0.scala 140:123]
    node _timer_int_T_5 = and(_timer_int_T_3, _timer_int_T_4) @[cp0.scala 140:104]
    node _timer_int_T_6 = eq(_timer_int_T_5, UInt<1>("h0")) @[cp0.scala 140:79]
    node _timer_int_T_7 = and(_timer_int_T_2, _timer_int_T_6) @[cp0.scala 140:76]
    node timer_int = mux(_timer_int_T_7, UInt<1>("h1"), UInt<1>("h0")) @[cp0.scala 140:26]
    node _interrupt_T = bits(io.int_i, 5, 5) @[cp0.scala 141:47]
    node _interrupt_T_1 = or(timer_int, _interrupt_T) @[cp0.scala 141:37]
    node _interrupt_T_2 = bits(io.int_i, 4, 0) @[cp0.scala 141:59]
    node interrupt = cat(_interrupt_T_1, _interrupt_T_2) @[Cat.scala 31:58]
    node _cp0_cause_T = bits(io.cp0_write_data, 9, 8) @[cp0.scala 142:115]
    node _cp0_cause_T_1 = bits(cp0_cause, 9, 8) @[cp0.scala 142:130]
    node _cp0_cause_T_2 = mux(cause_write_en, _cp0_cause_T, _cp0_cause_T_1) @[cp0.scala 142:82]
    node _cp0_cause_T_3 = bits(exl_Reg, 0, 0) @[cp0.scala 143:47]
    node _cp0_cause_T_4 = bits(cp0_cause, 6, 2) @[cp0.scala 143:63]
    node _cp0_cause_T_5 = mux(_cp0_cause_T_3, _cp0_cause_T_4, cause_exccode_Wire) @[cp0.scala 143:38]
    node cp0_cause_lo_lo = cat(_cp0_cause_T_5, UInt<2>("h0")) @[Cat.scala 31:58]
    node cp0_cause_lo_hi = cat(_cp0_cause_T_2, UInt<1>("h0")) @[Cat.scala 31:58]
    node cp0_cause_lo = cat(cp0_cause_lo_hi, cp0_cause_lo_lo) @[Cat.scala 31:58]
    node cp0_cause_hi_lo = cat(UInt<14>("h0"), interrupt) @[Cat.scala 31:58]
    node cp0_cause_hi_hi = cat(commit_in_delayslot, timer_int) @[Cat.scala 31:58]
    node cp0_cause_hi = cat(cp0_cause_hi_hi, cp0_cause_hi_lo) @[Cat.scala 31:58]
    node _cp0_cause_T_6 = cat(cp0_cause_hi, cp0_cause_lo) @[Cat.scala 31:58]
    cp0_cause <= _cp0_cause_T_6 @[cp0.scala 142:16]
    node _cp0_epc_T = bits(commit_exception, 0, 0) @[cp0.scala 145:25]
    node _cp0_epc_T_1 = bits(io.cp0_write_en, 0, 0) @[cp0.scala 146:25]
    node _cp0_epc_T_2 = eq(write_addr_sel, UInt<5>("h1c")) @[cp0.scala 146:50]
    node _cp0_epc_T_3 = and(_cp0_epc_T_1, _cp0_epc_T_2) @[cp0.scala 146:32]
    node _cp0_epc_T_4 = mux(_cp0_epc_T_3, io.cp0_write_data, cp0_epc) @[Mux.scala 101:16]
    node _cp0_epc_T_5 = mux(_cp0_epc_T, commit_epc, _cp0_epc_T_4) @[Mux.scala 101:16]
    cp0_epc <= _cp0_epc_T_5 @[cp0.scala 144:13]
    node _cp0_config0_T = bits(cp0_config0, 31, 3) @[cp0.scala 148:35]
    node _cp0_config0_T_1 = bits(io.cp0_write_en, 0, 0) @[cp0.scala 148:63]
    node _cp0_config0_T_2 = eq(write_addr_sel, UInt<6>("h20")) @[cp0.scala 148:88]
    node _cp0_config0_T_3 = and(_cp0_config0_T_1, _cp0_config0_T_2) @[cp0.scala 148:70]
    node _cp0_config0_T_4 = bits(io.cp0_write_data, 2, 0) @[cp0.scala 148:131]
    node _cp0_config0_T_5 = bits(cp0_config0, 2, 0) @[cp0.scala 148:148]
    node _cp0_config0_T_6 = mux(_cp0_config0_T_3, _cp0_config0_T_4, _cp0_config0_T_5) @[cp0.scala 148:45]
    node _cp0_config0_T_7 = cat(_cp0_config0_T, _cp0_config0_T_6) @[Cat.scala 31:58]
    cp0_config0 <= _cp0_config0_T_7 @[cp0.scala 148:17]

  module cu :
    input clock : Clock
    input reset : Reset
    output io1 : { flip InstrD : UInt<32>, BadInstrD : UInt<1>, BreakD : UInt<1>, SysCallD : UInt<1>, EretD : UInt<1>}
    output io : { BranchD_Flag : UInt<1>, RegWriteD : UInt<1>, MemToRegD : UInt<1>, MemWriteD : UInt<1>, ALUCtrlD : UInt<24>, ALUSrcD : UInt<2>, RegDstD : UInt<2>, ImmUnsigned : UInt<1>, BranchD : UInt<6>, JumpD : UInt<1>, JRD : UInt<1>, LinkD : UInt<1>, HiLoWriteD : UInt<2>, HiLoToRegD : UInt<2>, CP0WriteD : UInt<1>, CP0ToRegD : UInt<1>, LoadUnsignedD : UInt<1>, MemWidthD : UInt<2>, MemRLD : UInt<2>}

    node OpD = bits(io1.InstrD, 31, 26) @[cu.scala 45:25]
    node FunctD = bits(io1.InstrD, 5, 0) @[cu.scala 46:28]
    node RsD = bits(io1.InstrD, 25, 21) @[cu.scala 47:28]
    node RtD = bits(io1.InstrD, 20, 16) @[cu.scala 48:28]
    wire ins_id : UInt<7> @[cu.scala 49:22]
    wire branch_id : UInt<7> @[cu.scala 50:25]
    node _branch_id_T = eq(UInt<5>("h1"), RtD) @[Mux.scala 81:61]
    node _branch_id_T_1 = mux(_branch_id_T, UInt<5>("h1f"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _branch_id_T_2 = eq(UInt<5>("h11"), RtD) @[Mux.scala 81:61]
    node _branch_id_T_3 = mux(_branch_id_T_2, UInt<6>("h20"), _branch_id_T_1) @[Mux.scala 81:58]
    node _branch_id_T_4 = eq(UInt<5>("h0"), RtD) @[Mux.scala 81:61]
    node _branch_id_T_5 = mux(_branch_id_T_4, UInt<6>("h23"), _branch_id_T_3) @[Mux.scala 81:58]
    node _branch_id_T_6 = eq(UInt<5>("h10"), RtD) @[Mux.scala 81:61]
    node _branch_id_T_7 = mux(_branch_id_T_6, UInt<6>("h24"), _branch_id_T_5) @[Mux.scala 81:58]
    node _branch_id_T_8 = eq(UInt<6>("h8"), FunctD) @[Mux.scala 81:61]
    node _branch_id_T_9 = mux(_branch_id_T_8, UInt<6>("h27"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _branch_id_T_10 = eq(UInt<6>("h9"), FunctD) @[Mux.scala 81:61]
    node _branch_id_T_11 = mux(_branch_id_T_10, UInt<6>("h28"), _branch_id_T_9) @[Mux.scala 81:58]
    node _branch_id_T_12 = eq(UInt<6>("h4"), OpD) @[Mux.scala 81:61]
    node _branch_id_T_13 = mux(_branch_id_T_12, UInt<5>("h1d"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _branch_id_T_14 = eq(UInt<6>("h5"), OpD) @[Mux.scala 81:61]
    node _branch_id_T_15 = mux(_branch_id_T_14, UInt<5>("h1e"), _branch_id_T_13) @[Mux.scala 81:58]
    node _branch_id_T_16 = eq(UInt<6>("h7"), OpD) @[Mux.scala 81:61]
    node _branch_id_T_17 = mux(_branch_id_T_16, UInt<6>("h21"), _branch_id_T_15) @[Mux.scala 81:58]
    node _branch_id_T_18 = eq(UInt<6>("h6"), OpD) @[Mux.scala 81:61]
    node _branch_id_T_19 = mux(_branch_id_T_18, UInt<6>("h22"), _branch_id_T_17) @[Mux.scala 81:58]
    node _branch_id_T_20 = eq(UInt<6>("h2"), OpD) @[Mux.scala 81:61]
    node _branch_id_T_21 = mux(_branch_id_T_20, UInt<6>("h25"), _branch_id_T_19) @[Mux.scala 81:58]
    node _branch_id_T_22 = eq(UInt<6>("h3"), OpD) @[Mux.scala 81:61]
    node _branch_id_T_23 = mux(_branch_id_T_22, UInt<6>("h26"), _branch_id_T_21) @[Mux.scala 81:58]
    node _branch_id_T_24 = eq(UInt<6>("h1"), OpD) @[Mux.scala 81:61]
    node _branch_id_T_25 = mux(_branch_id_T_24, _branch_id_T_7, _branch_id_T_23) @[Mux.scala 81:58]
    node _branch_id_T_26 = eq(UInt<6>("h0"), OpD) @[Mux.scala 81:61]
    node _branch_id_T_27 = mux(_branch_id_T_26, _branch_id_T_11, _branch_id_T_25) @[Mux.scala 81:58]
    branch_id <= _branch_id_T_27 @[cu.scala 51:15]
    node _io_BranchD_Flag_T = eq(UInt<5>("h1"), RtD) @[Mux.scala 81:61]
    node _io_BranchD_Flag_T_1 = mux(_io_BranchD_Flag_T, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _io_BranchD_Flag_T_2 = eq(UInt<5>("h11"), RtD) @[Mux.scala 81:61]
    node _io_BranchD_Flag_T_3 = mux(_io_BranchD_Flag_T_2, UInt<1>("h1"), _io_BranchD_Flag_T_1) @[Mux.scala 81:58]
    node _io_BranchD_Flag_T_4 = eq(UInt<5>("h0"), RtD) @[Mux.scala 81:61]
    node _io_BranchD_Flag_T_5 = mux(_io_BranchD_Flag_T_4, UInt<1>("h1"), _io_BranchD_Flag_T_3) @[Mux.scala 81:58]
    node _io_BranchD_Flag_T_6 = eq(UInt<5>("h10"), RtD) @[Mux.scala 81:61]
    node _io_BranchD_Flag_T_7 = mux(_io_BranchD_Flag_T_6, UInt<1>("h1"), _io_BranchD_Flag_T_5) @[Mux.scala 81:58]
    node _io_BranchD_Flag_T_8 = eq(UInt<6>("h4"), OpD) @[Mux.scala 81:61]
    node _io_BranchD_Flag_T_9 = mux(_io_BranchD_Flag_T_8, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _io_BranchD_Flag_T_10 = eq(UInt<6>("h5"), OpD) @[Mux.scala 81:61]
    node _io_BranchD_Flag_T_11 = mux(_io_BranchD_Flag_T_10, UInt<1>("h1"), _io_BranchD_Flag_T_9) @[Mux.scala 81:58]
    node _io_BranchD_Flag_T_12 = eq(UInt<6>("h7"), OpD) @[Mux.scala 81:61]
    node _io_BranchD_Flag_T_13 = mux(_io_BranchD_Flag_T_12, UInt<1>("h1"), _io_BranchD_Flag_T_11) @[Mux.scala 81:58]
    node _io_BranchD_Flag_T_14 = eq(UInt<6>("h6"), OpD) @[Mux.scala 81:61]
    node _io_BranchD_Flag_T_15 = mux(_io_BranchD_Flag_T_14, UInt<1>("h1"), _io_BranchD_Flag_T_13) @[Mux.scala 81:58]
    node _io_BranchD_Flag_T_16 = eq(UInt<6>("h1"), OpD) @[Mux.scala 81:61]
    node _io_BranchD_Flag_T_17 = mux(_io_BranchD_Flag_T_16, _io_BranchD_Flag_T_7, _io_BranchD_Flag_T_15) @[Mux.scala 81:58]
    io.BranchD_Flag <= _io_BranchD_Flag_T_17 @[cu.scala 68:21]
    node _io_BranchD_T = eq(UInt<5>("h1"), RtD) @[Mux.scala 81:61]
    node _io_BranchD_T_1 = mux(_io_BranchD_T, UInt<3>("h4"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _io_BranchD_T_2 = eq(UInt<5>("h11"), RtD) @[Mux.scala 81:61]
    node _io_BranchD_T_3 = mux(_io_BranchD_T_2, UInt<3>("h4"), _io_BranchD_T_1) @[Mux.scala 81:58]
    node _io_BranchD_T_4 = eq(UInt<5>("h0"), RtD) @[Mux.scala 81:61]
    node _io_BranchD_T_5 = mux(_io_BranchD_T_4, UInt<6>("h20"), _io_BranchD_T_3) @[Mux.scala 81:58]
    node _io_BranchD_T_6 = eq(UInt<5>("h10"), RtD) @[Mux.scala 81:61]
    node _io_BranchD_T_7 = mux(_io_BranchD_T_6, UInt<6>("h20"), _io_BranchD_T_5) @[Mux.scala 81:58]
    node _io_BranchD_T_8 = eq(UInt<6>("h4"), OpD) @[Mux.scala 81:61]
    node _io_BranchD_T_9 = mux(_io_BranchD_T_8, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _io_BranchD_T_10 = eq(UInt<6>("h5"), OpD) @[Mux.scala 81:61]
    node _io_BranchD_T_11 = mux(_io_BranchD_T_10, UInt<2>("h2"), _io_BranchD_T_9) @[Mux.scala 81:58]
    node _io_BranchD_T_12 = eq(UInt<6>("h7"), OpD) @[Mux.scala 81:61]
    node _io_BranchD_T_13 = mux(_io_BranchD_T_12, UInt<4>("h8"), _io_BranchD_T_11) @[Mux.scala 81:58]
    node _io_BranchD_T_14 = eq(UInt<6>("h6"), OpD) @[Mux.scala 81:61]
    node _io_BranchD_T_15 = mux(_io_BranchD_T_14, UInt<5>("h10"), _io_BranchD_T_13) @[Mux.scala 81:58]
    node _io_BranchD_T_16 = eq(UInt<6>("h1"), OpD) @[Mux.scala 81:61]
    node _io_BranchD_T_17 = mux(_io_BranchD_T_16, _io_BranchD_T_7, _io_BranchD_T_15) @[Mux.scala 81:58]
    io.BranchD <= _io_BranchD_T_17 @[cu.scala 80:18]
    node _io_JumpD_T = eq(UInt<6>("h8"), FunctD) @[Mux.scala 81:61]
    node _io_JumpD_T_1 = mux(_io_JumpD_T, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _io_JumpD_T_2 = eq(UInt<6>("h9"), FunctD) @[Mux.scala 81:61]
    node _io_JumpD_T_3 = mux(_io_JumpD_T_2, UInt<1>("h1"), _io_JumpD_T_1) @[Mux.scala 81:58]
    node _io_JumpD_T_4 = eq(UInt<6>("h2"), OpD) @[Mux.scala 81:61]
    node _io_JumpD_T_5 = mux(_io_JumpD_T_4, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _io_JumpD_T_6 = eq(UInt<6>("h3"), OpD) @[Mux.scala 81:61]
    node _io_JumpD_T_7 = mux(_io_JumpD_T_6, UInt<1>("h1"), _io_JumpD_T_5) @[Mux.scala 81:58]
    node _io_JumpD_T_8 = eq(UInt<6>("h0"), OpD) @[Mux.scala 81:61]
    node _io_JumpD_T_9 = mux(_io_JumpD_T_8, _io_JumpD_T_3, _io_JumpD_T_7) @[Mux.scala 81:58]
    io.JumpD <= _io_JumpD_T_9 @[cu.scala 102:18]
    node _io_JRD_T = eq(UInt<6>("h8"), FunctD) @[Mux.scala 81:61]
    node _io_JRD_T_1 = mux(_io_JRD_T, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _io_JRD_T_2 = eq(UInt<6>("h9"), FunctD) @[Mux.scala 81:61]
    node _io_JRD_T_3 = mux(_io_JRD_T_2, UInt<1>("h1"), _io_JRD_T_1) @[Mux.scala 81:58]
    node _io_JRD_T_4 = eq(UInt<6>("h0"), OpD) @[Mux.scala 81:61]
    node _io_JRD_T_5 = mux(_io_JRD_T_4, _io_JRD_T_3, UInt<1>("h0")) @[Mux.scala 81:58]
    io.JRD <= _io_JRD_T_5 @[cu.scala 109:18]
    node _io_LinkD_T = eq(UInt<5>("h11"), RtD) @[Mux.scala 81:61]
    node _io_LinkD_T_1 = mux(_io_LinkD_T, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _io_LinkD_T_2 = eq(UInt<5>("h10"), RtD) @[Mux.scala 81:61]
    node _io_LinkD_T_3 = mux(_io_LinkD_T_2, UInt<1>("h1"), _io_LinkD_T_1) @[Mux.scala 81:58]
    node _io_LinkD_T_4 = eq(UInt<6>("h9"), FunctD) @[Mux.scala 81:61]
    node _io_LinkD_T_5 = mux(_io_LinkD_T_4, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _io_LinkD_T_6 = eq(UInt<6>("h3"), OpD) @[Mux.scala 81:61]
    node _io_LinkD_T_7 = mux(_io_LinkD_T_6, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _io_LinkD_T_8 = eq(UInt<6>("h1"), OpD) @[Mux.scala 81:61]
    node _io_LinkD_T_9 = mux(_io_LinkD_T_8, _io_LinkD_T_3, _io_LinkD_T_7) @[Mux.scala 81:58]
    node _io_LinkD_T_10 = eq(UInt<6>("h0"), OpD) @[Mux.scala 81:61]
    node _io_LinkD_T_11 = mux(_io_LinkD_T_10, _io_LinkD_T_5, _io_LinkD_T_9) @[Mux.scala 81:58]
    io.LinkD <= _io_LinkD_T_11 @[cu.scala 115:18]
    node _ins_id_T = eq(UInt<6>("h22"), FunctD) @[Mux.scala 81:61]
    node _ins_id_T_1 = mux(_ins_id_T, UInt<3>("h5"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _ins_id_T_2 = eq(UInt<6>("h24"), FunctD) @[Mux.scala 81:61]
    node _ins_id_T_3 = mux(_ins_id_T_2, UInt<4>("hf"), _ins_id_T_1) @[Mux.scala 81:58]
    node _ins_id_T_4 = eq(UInt<6>("h25"), FunctD) @[Mux.scala 81:61]
    node _ins_id_T_5 = mux(_ins_id_T_4, UInt<5>("h13"), _ins_id_T_3) @[Mux.scala 81:58]
    node _ins_id_T_6 = eq(UInt<6>("h2a"), FunctD) @[Mux.scala 81:61]
    node _ins_id_T_7 = mux(_ins_id_T_6, UInt<3>("h7"), _ins_id_T_5) @[Mux.scala 81:58]
    node _ins_id_T_8 = eq(UInt<6>("h0"), FunctD) @[Mux.scala 81:61]
    node _ins_id_T_9 = mux(_ins_id_T_8, UInt<5>("h17"), _ins_id_T_7) @[Mux.scala 81:58]
    node _ins_id_T_10 = eq(UInt<6>("h2b"), FunctD) @[Mux.scala 81:61]
    node _ins_id_T_11 = mux(_ins_id_T_10, UInt<4>("h9"), _ins_id_T_9) @[Mux.scala 81:58]
    node _ins_id_T_12 = eq(UInt<6>("h26"), FunctD) @[Mux.scala 81:61]
    node _ins_id_T_13 = mux(_ins_id_T_12, UInt<5>("h15"), _ins_id_T_11) @[Mux.scala 81:58]
    node _ins_id_T_14 = eq(UInt<6>("h20"), FunctD) @[Mux.scala 81:61]
    node _ins_id_T_15 = mux(_ins_id_T_14, UInt<1>("h1"), _ins_id_T_13) @[Mux.scala 81:58]
    node _ins_id_T_16 = eq(UInt<6>("h21"), FunctD) @[Mux.scala 81:61]
    node _ins_id_T_17 = mux(_ins_id_T_16, UInt<2>("h3"), _ins_id_T_15) @[Mux.scala 81:58]
    node _ins_id_T_18 = eq(UInt<6>("h23"), FunctD) @[Mux.scala 81:61]
    node _ins_id_T_19 = mux(_ins_id_T_18, UInt<3>("h6"), _ins_id_T_17) @[Mux.scala 81:58]
    node _ins_id_T_20 = eq(UInt<6>("h1a"), FunctD) @[Mux.scala 81:61]
    node _ins_id_T_21 = mux(_ins_id_T_20, UInt<4>("hb"), _ins_id_T_19) @[Mux.scala 81:58]
    node _ins_id_T_22 = eq(UInt<6>("h1b"), FunctD) @[Mux.scala 81:61]
    node _ins_id_T_23 = mux(_ins_id_T_22, UInt<4>("hc"), _ins_id_T_21) @[Mux.scala 81:58]
    node _ins_id_T_24 = eq(UInt<6>("h18"), FunctD) @[Mux.scala 81:61]
    node _ins_id_T_25 = mux(_ins_id_T_24, UInt<4>("hd"), _ins_id_T_23) @[Mux.scala 81:58]
    node _ins_id_T_26 = eq(UInt<6>("h19"), FunctD) @[Mux.scala 81:61]
    node _ins_id_T_27 = mux(_ins_id_T_26, UInt<4>("he"), _ins_id_T_25) @[Mux.scala 81:58]
    node _ins_id_T_28 = eq(UInt<6>("h27"), FunctD) @[Mux.scala 81:61]
    node _ins_id_T_29 = mux(_ins_id_T_28, UInt<5>("h12"), _ins_id_T_27) @[Mux.scala 81:58]
    node _ins_id_T_30 = eq(UInt<6>("h4"), FunctD) @[Mux.scala 81:61]
    node _ins_id_T_31 = mux(_ins_id_T_30, UInt<5>("h18"), _ins_id_T_29) @[Mux.scala 81:58]
    node _ins_id_T_32 = eq(UInt<6>("h3"), FunctD) @[Mux.scala 81:61]
    node _ins_id_T_33 = mux(_ins_id_T_32, UInt<5>("h19"), _ins_id_T_31) @[Mux.scala 81:58]
    node _ins_id_T_34 = eq(UInt<6>("h7"), FunctD) @[Mux.scala 81:61]
    node _ins_id_T_35 = mux(_ins_id_T_34, UInt<5>("h1a"), _ins_id_T_33) @[Mux.scala 81:58]
    node _ins_id_T_36 = eq(UInt<6>("h2"), FunctD) @[Mux.scala 81:61]
    node _ins_id_T_37 = mux(_ins_id_T_36, UInt<5>("h1b"), _ins_id_T_35) @[Mux.scala 81:58]
    node _ins_id_T_38 = eq(UInt<6>("h6"), FunctD) @[Mux.scala 81:61]
    node _ins_id_T_39 = mux(_ins_id_T_38, UInt<5>("h1c"), _ins_id_T_37) @[Mux.scala 81:58]
    node _ins_id_T_40 = eq(UInt<6>("h8"), FunctD) @[Mux.scala 81:61]
    node _ins_id_T_41 = mux(_ins_id_T_40, UInt<6>("h27"), _ins_id_T_39) @[Mux.scala 81:58]
    node _ins_id_T_42 = eq(UInt<6>("h9"), FunctD) @[Mux.scala 81:61]
    node _ins_id_T_43 = mux(_ins_id_T_42, UInt<6>("h28"), _ins_id_T_41) @[Mux.scala 81:58]
    node _ins_id_T_44 = eq(UInt<6>("h10"), FunctD) @[Mux.scala 81:61]
    node _ins_id_T_45 = mux(_ins_id_T_44, UInt<6>("h29"), _ins_id_T_43) @[Mux.scala 81:58]
    node _ins_id_T_46 = eq(UInt<6>("h12"), FunctD) @[Mux.scala 81:61]
    node _ins_id_T_47 = mux(_ins_id_T_46, UInt<6>("h2a"), _ins_id_T_45) @[Mux.scala 81:58]
    node _ins_id_T_48 = eq(UInt<6>("h11"), FunctD) @[Mux.scala 81:61]
    node _ins_id_T_49 = mux(_ins_id_T_48, UInt<6>("h2b"), _ins_id_T_47) @[Mux.scala 81:58]
    node _ins_id_T_50 = eq(UInt<6>("h13"), FunctD) @[Mux.scala 81:61]
    node _ins_id_T_51 = mux(_ins_id_T_50, UInt<6>("h2c"), _ins_id_T_49) @[Mux.scala 81:58]
    node _ins_id_T_52 = eq(UInt<6>("hd"), FunctD) @[Mux.scala 81:61]
    node _ins_id_T_53 = mux(_ins_id_T_52, UInt<6>("h2d"), _ins_id_T_51) @[Mux.scala 81:58]
    node _ins_id_T_54 = eq(UInt<6>("hc"), FunctD) @[Mux.scala 81:61]
    node _ins_id_T_55 = mux(_ins_id_T_54, UInt<6>("h2e"), _ins_id_T_53) @[Mux.scala 81:58]
    node _ins_id_T_56 = eq(RtD, UInt<5>("h1")) @[cu.scala 182:18]
    node _ins_id_T_57 = eq(RtD, UInt<5>("h11")) @[cu.scala 183:18]
    node _ins_id_T_58 = eq(RtD, UInt<5>("h0")) @[cu.scala 184:18]
    node _ins_id_T_59 = eq(RtD, UInt<5>("h10")) @[cu.scala 185:18]
    node _ins_id_T_60 = mux(_ins_id_T_59, UInt<6>("h24"), UInt<1>("h0")) @[Mux.scala 101:16]
    node _ins_id_T_61 = mux(_ins_id_T_58, UInt<6>("h23"), _ins_id_T_60) @[Mux.scala 101:16]
    node _ins_id_T_62 = mux(_ins_id_T_57, UInt<6>("h20"), _ins_id_T_61) @[Mux.scala 101:16]
    node _ins_id_T_63 = mux(_ins_id_T_56, UInt<5>("h1f"), _ins_id_T_62) @[Mux.scala 101:16]
    node _ins_id_T_64 = eq(RsD, UInt<5>("h10")) @[cu.scala 188:18]
    node _ins_id_T_65 = eq(RsD, UInt<5>("h0")) @[cu.scala 189:18]
    node _ins_id_T_66 = eq(RsD, UInt<5>("h4")) @[cu.scala 190:18]
    node _ins_id_T_67 = mux(_ins_id_T_66, UInt<6>("h39"), UInt<1>("h0")) @[Mux.scala 101:16]
    node _ins_id_T_68 = mux(_ins_id_T_65, UInt<6>("h38"), _ins_id_T_67) @[Mux.scala 101:16]
    node _ins_id_T_69 = mux(_ins_id_T_64, UInt<6>("h37"), _ins_id_T_68) @[Mux.scala 101:16]
    node _ins_id_T_70 = eq(UInt<6>("h2"), FunctD) @[Mux.scala 81:61]
    node _ins_id_T_71 = mux(_ins_id_T_70, UInt<6>("h3f"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _ins_id_T_72 = eq(UInt<6>("h8"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_73 = mux(_ins_id_T_72, UInt<2>("h2"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _ins_id_T_74 = eq(UInt<6>("hc"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_75 = mux(_ins_id_T_74, UInt<5>("h10"), _ins_id_T_73) @[Mux.scala 81:58]
    node _ins_id_T_76 = eq(UInt<6>("h9"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_77 = mux(_ins_id_T_76, UInt<3>("h4"), _ins_id_T_75) @[Mux.scala 81:58]
    node _ins_id_T_78 = eq(UInt<6>("ha"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_79 = mux(_ins_id_T_78, UInt<4>("h8"), _ins_id_T_77) @[Mux.scala 81:58]
    node _ins_id_T_80 = eq(UInt<6>("hb"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_81 = mux(_ins_id_T_80, UInt<4>("ha"), _ins_id_T_79) @[Mux.scala 81:58]
    node _ins_id_T_82 = eq(UInt<6>("hf"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_83 = mux(_ins_id_T_82, UInt<5>("h11"), _ins_id_T_81) @[Mux.scala 81:58]
    node _ins_id_T_84 = eq(UInt<6>("hd"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_85 = mux(_ins_id_T_84, UInt<5>("h14"), _ins_id_T_83) @[Mux.scala 81:58]
    node _ins_id_T_86 = eq(UInt<6>("he"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_87 = mux(_ins_id_T_86, UInt<5>("h16"), _ins_id_T_85) @[Mux.scala 81:58]
    node _ins_id_T_88 = eq(UInt<6>("h4"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_89 = mux(_ins_id_T_88, UInt<5>("h1d"), _ins_id_T_87) @[Mux.scala 81:58]
    node _ins_id_T_90 = eq(UInt<6>("h5"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_91 = mux(_ins_id_T_90, UInt<5>("h1e"), _ins_id_T_89) @[Mux.scala 81:58]
    node _ins_id_T_92 = eq(UInt<6>("h7"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_93 = mux(_ins_id_T_92, UInt<6>("h21"), _ins_id_T_91) @[Mux.scala 81:58]
    node _ins_id_T_94 = eq(UInt<6>("h6"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_95 = mux(_ins_id_T_94, UInt<6>("h22"), _ins_id_T_93) @[Mux.scala 81:58]
    node _ins_id_T_96 = eq(UInt<6>("h2"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_97 = mux(_ins_id_T_96, UInt<6>("h25"), _ins_id_T_95) @[Mux.scala 81:58]
    node _ins_id_T_98 = eq(UInt<6>("h3"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_99 = mux(_ins_id_T_98, UInt<6>("h26"), _ins_id_T_97) @[Mux.scala 81:58]
    node _ins_id_T_100 = eq(UInt<6>("h20"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_101 = mux(_ins_id_T_100, UInt<6>("h2f"), _ins_id_T_99) @[Mux.scala 81:58]
    node _ins_id_T_102 = eq(UInt<6>("h24"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_103 = mux(_ins_id_T_102, UInt<6>("h30"), _ins_id_T_101) @[Mux.scala 81:58]
    node _ins_id_T_104 = eq(UInt<6>("h21"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_105 = mux(_ins_id_T_104, UInt<6>("h31"), _ins_id_T_103) @[Mux.scala 81:58]
    node _ins_id_T_106 = eq(UInt<6>("h25"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_107 = mux(_ins_id_T_106, UInt<6>("h32"), _ins_id_T_105) @[Mux.scala 81:58]
    node _ins_id_T_108 = eq(UInt<6>("h23"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_109 = mux(_ins_id_T_108, UInt<6>("h33"), _ins_id_T_107) @[Mux.scala 81:58]
    node _ins_id_T_110 = eq(UInt<6>("h28"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_111 = mux(_ins_id_T_110, UInt<6>("h34"), _ins_id_T_109) @[Mux.scala 81:58]
    node _ins_id_T_112 = eq(UInt<6>("h29"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_113 = mux(_ins_id_T_112, UInt<6>("h35"), _ins_id_T_111) @[Mux.scala 81:58]
    node _ins_id_T_114 = eq(UInt<6>("h2b"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_115 = mux(_ins_id_T_114, UInt<6>("h36"), _ins_id_T_113) @[Mux.scala 81:58]
    node _ins_id_T_116 = eq(UInt<6>("h22"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_117 = mux(_ins_id_T_116, UInt<6>("h3b"), _ins_id_T_115) @[Mux.scala 81:58]
    node _ins_id_T_118 = eq(UInt<6>("h26"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_119 = mux(_ins_id_T_118, UInt<6>("h3c"), _ins_id_T_117) @[Mux.scala 81:58]
    node _ins_id_T_120 = eq(UInt<6>("h2a"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_121 = mux(_ins_id_T_120, UInt<6>("h3d"), _ins_id_T_119) @[Mux.scala 81:58]
    node _ins_id_T_122 = eq(UInt<6>("h2e"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_123 = mux(_ins_id_T_122, UInt<6>("h3e"), _ins_id_T_121) @[Mux.scala 81:58]
    node _ins_id_T_124 = eq(UInt<6>("h0"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_125 = mux(_ins_id_T_124, _ins_id_T_55, _ins_id_T_123) @[Mux.scala 81:58]
    node _ins_id_T_126 = eq(UInt<6>("h1"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_127 = mux(_ins_id_T_126, _ins_id_T_63, _ins_id_T_125) @[Mux.scala 81:58]
    node _ins_id_T_128 = eq(UInt<6>("h10"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_129 = mux(_ins_id_T_128, _ins_id_T_69, _ins_id_T_127) @[Mux.scala 81:58]
    node _ins_id_T_130 = eq(UInt<6>("h1c"), OpD) @[Mux.scala 81:61]
    node _ins_id_T_131 = mux(_ins_id_T_130, _ins_id_T_71, _ins_id_T_129) @[Mux.scala 81:58]
    ins_id <= _ins_id_T_131 @[cu.scala 124:12]
    node _io1_BadInstrD_T = eq(ins_id, UInt<1>("h0")) @[cu.scala 198:29]
    io1.BadInstrD <= _io1_BadInstrD_T @[cu.scala 198:19]
    node _io1_BreakD_T = eq(ins_id, UInt<6>("h2d")) @[cu.scala 199:29]
    io1.BreakD <= _io1_BreakD_T @[cu.scala 199:19]
    node _io1_SysCallD_T = eq(ins_id, UInt<6>("h2e")) @[cu.scala 200:29]
    io1.SysCallD <= _io1_SysCallD_T @[cu.scala 200:19]
    node _io1_EretD_T = eq(ins_id, UInt<6>("h37")) @[cu.scala 201:29]
    io1.EretD <= _io1_EretD_T @[cu.scala 201:19]
    wire get_controls : UInt<29> @[cu.scala 203:28]
    node _io_MemRLD_T = bits(get_controls, 28, 27) @[cu.scala 204:36]
    io.MemRLD <= _io_MemRLD_T @[cu.scala 204:21]
    node _io_RegWriteD_T = bits(get_controls, 25, 25) @[cu.scala 206:33]
    io.RegWriteD <= _io_RegWriteD_T @[cu.scala 206:18]
    node _io_RegDstD_T = bits(get_controls, 24, 23) @[cu.scala 207:33]
    io.RegDstD <= _io_RegDstD_T @[cu.scala 207:18]
    node _io_ALUSrcD_T = bits(get_controls, 22, 21) @[cu.scala 208:33]
    io.ALUSrcD <= _io_ALUSrcD_T @[cu.scala 208:18]
    node _io_ImmUnsigned_T = bits(get_controls, 20, 20) @[cu.scala 209:35]
    io.ImmUnsigned <= _io_ImmUnsigned_T @[cu.scala 209:20]
    node _io_HiLoWriteD_T = bits(get_controls, 10, 9) @[cu.scala 214:33]
    io.HiLoWriteD <= _io_HiLoWriteD_T @[cu.scala 214:18]
    node _io_HiLoToRegD_T = bits(get_controls, 8, 7) @[cu.scala 215:34]
    io.HiLoToRegD <= _io_HiLoToRegD_T @[cu.scala 215:19]
    node _io_CP0WriteD_T = bits(get_controls, 6, 6) @[cu.scala 216:34]
    io.CP0WriteD <= _io_CP0WriteD_T @[cu.scala 216:19]
    node _io_CP0ToRegD_T = bits(get_controls, 5, 5) @[cu.scala 217:34]
    io.CP0ToRegD <= _io_CP0ToRegD_T @[cu.scala 217:19]
    node _io_MemWriteD_T = bits(get_controls, 4, 4) @[cu.scala 218:34]
    io.MemWriteD <= _io_MemWriteD_T @[cu.scala 218:19]
    node _io_MemToRegD_T = bits(get_controls, 3, 3) @[cu.scala 219:34]
    io.MemToRegD <= _io_MemToRegD_T @[cu.scala 219:19]
    node _io_LoadUnsignedD_T = bits(get_controls, 2, 2) @[cu.scala 220:38]
    io.LoadUnsignedD <= _io_LoadUnsignedD_T @[cu.scala 220:22]
    node _io_MemWidthD_T = bits(get_controls, 1, 0) @[cu.scala 221:32]
    io.MemWidthD <= _io_MemWidthD_T @[cu.scala 221:18]
    node _get_controls_T = eq(UInt<1>("h0"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_1 = mux(_get_controls_T, UInt<29>("h0"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _get_controls_T_2 = eq(UInt<2>("h2"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_3 = mux(_get_controls_T_2, UInt<29>("h2200000"), _get_controls_T_1) @[Mux.scala 81:58]
    node _get_controls_T_4 = eq(UInt<3>("h5"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_5 = mux(_get_controls_T_4, UInt<29>("h2800000"), _get_controls_T_3) @[Mux.scala 81:58]
    node _get_controls_T_6 = eq(UInt<4>("hf"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_7 = mux(_get_controls_T_6, UInt<29>("h2800000"), _get_controls_T_5) @[Mux.scala 81:58]
    node _get_controls_T_8 = eq(UInt<5>("h13"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_9 = mux(_get_controls_T_8, UInt<29>("h2800000"), _get_controls_T_7) @[Mux.scala 81:58]
    node _get_controls_T_10 = eq(UInt<5>("h15"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_11 = mux(_get_controls_T_10, UInt<29>("h2800000"), _get_controls_T_9) @[Mux.scala 81:58]
    node _get_controls_T_12 = eq(UInt<3>("h7"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_13 = mux(_get_controls_T_12, UInt<29>("h2800000"), _get_controls_T_11) @[Mux.scala 81:58]
    node _get_controls_T_14 = eq(UInt<5>("h17"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_15 = mux(_get_controls_T_14, UInt<29>("h2c00000"), _get_controls_T_13) @[Mux.scala 81:58]
    node _get_controls_T_16 = eq(UInt<5>("h10"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_17 = mux(_get_controls_T_16, UInt<29>("h2300000"), _get_controls_T_15) @[Mux.scala 81:58]
    node _get_controls_T_18 = eq(UInt<1>("h1"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_19 = mux(_get_controls_T_18, UInt<29>("h2800000"), _get_controls_T_17) @[Mux.scala 81:58]
    node _get_controls_T_20 = eq(UInt<2>("h3"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_21 = mux(_get_controls_T_20, UInt<29>("h2800000"), _get_controls_T_19) @[Mux.scala 81:58]
    node _get_controls_T_22 = eq(UInt<3>("h4"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_23 = mux(_get_controls_T_22, UInt<29>("h2200000"), _get_controls_T_21) @[Mux.scala 81:58]
    node _get_controls_T_24 = eq(UInt<3>("h6"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_25 = mux(_get_controls_T_24, UInt<29>("h2800000"), _get_controls_T_23) @[Mux.scala 81:58]
    node _get_controls_T_26 = eq(UInt<4>("h8"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_27 = mux(_get_controls_T_26, UInt<29>("h2200000"), _get_controls_T_25) @[Mux.scala 81:58]
    node _get_controls_T_28 = eq(UInt<4>("h9"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_29 = mux(_get_controls_T_28, UInt<29>("h2800000"), _get_controls_T_27) @[Mux.scala 81:58]
    node _get_controls_T_30 = eq(UInt<4>("ha"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_31 = mux(_get_controls_T_30, UInt<29>("h2200000"), _get_controls_T_29) @[Mux.scala 81:58]
    node _get_controls_T_32 = eq(UInt<4>("hb"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_33 = mux(_get_controls_T_32, UInt<29>("h600"), _get_controls_T_31) @[Mux.scala 81:58]
    node _get_controls_T_34 = eq(UInt<4>("hc"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_35 = mux(_get_controls_T_34, UInt<29>("h600"), _get_controls_T_33) @[Mux.scala 81:58]
    node _get_controls_T_36 = eq(UInt<4>("hd"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_37 = mux(_get_controls_T_36, UInt<29>("h600"), _get_controls_T_35) @[Mux.scala 81:58]
    node _get_controls_T_38 = eq(UInt<4>("he"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_39 = mux(_get_controls_T_38, UInt<29>("h600"), _get_controls_T_37) @[Mux.scala 81:58]
    node _get_controls_T_40 = eq(UInt<5>("h11"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_41 = mux(_get_controls_T_40, UInt<29>("h2200000"), _get_controls_T_39) @[Mux.scala 81:58]
    node _get_controls_T_42 = eq(UInt<5>("h12"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_43 = mux(_get_controls_T_42, UInt<29>("h2800000"), _get_controls_T_41) @[Mux.scala 81:58]
    node _get_controls_T_44 = eq(UInt<5>("h14"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_45 = mux(_get_controls_T_44, UInt<29>("h2300000"), _get_controls_T_43) @[Mux.scala 81:58]
    node _get_controls_T_46 = eq(UInt<5>("h16"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_47 = mux(_get_controls_T_46, UInt<29>("h2300000"), _get_controls_T_45) @[Mux.scala 81:58]
    node _get_controls_T_48 = eq(UInt<5>("h18"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_49 = mux(_get_controls_T_48, UInt<29>("h2800000"), _get_controls_T_47) @[Mux.scala 81:58]
    node _get_controls_T_50 = eq(UInt<5>("h19"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_51 = mux(_get_controls_T_50, UInt<29>("h2c00000"), _get_controls_T_49) @[Mux.scala 81:58]
    node _get_controls_T_52 = eq(UInt<5>("h1a"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_53 = mux(_get_controls_T_52, UInt<29>("h2800000"), _get_controls_T_51) @[Mux.scala 81:58]
    node _get_controls_T_54 = eq(UInt<5>("h1b"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_55 = mux(_get_controls_T_54, UInt<29>("h2c00000"), _get_controls_T_53) @[Mux.scala 81:58]
    node _get_controls_T_56 = eq(UInt<5>("h1c"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_57 = mux(_get_controls_T_56, UInt<29>("h2800000"), _get_controls_T_55) @[Mux.scala 81:58]
    node _get_controls_T_58 = eq(UInt<5>("h1d"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_59 = mux(_get_controls_T_58, UInt<29>("h4004000"), _get_controls_T_57) @[Mux.scala 81:58]
    node _get_controls_T_60 = eq(UInt<5>("h1e"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_61 = mux(_get_controls_T_60, UInt<29>("h4008000"), _get_controls_T_59) @[Mux.scala 81:58]
    node _get_controls_T_62 = eq(UInt<5>("h1f"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_63 = mux(_get_controls_T_62, UInt<29>("h4010000"), _get_controls_T_61) @[Mux.scala 81:58]
    node _get_controls_T_64 = eq(UInt<6>("h20"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_65 = mux(_get_controls_T_64, UInt<29>("h7010800"), _get_controls_T_63) @[Mux.scala 81:58]
    node _get_controls_T_66 = eq(UInt<6>("h21"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_67 = mux(_get_controls_T_66, UInt<29>("h4020000"), _get_controls_T_65) @[Mux.scala 81:58]
    node _get_controls_T_68 = eq(UInt<6>("h22"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_69 = mux(_get_controls_T_68, UInt<29>("h4040000"), _get_controls_T_67) @[Mux.scala 81:58]
    node _get_controls_T_70 = eq(UInt<6>("h23"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_71 = mux(_get_controls_T_70, UInt<29>("h4080000"), _get_controls_T_69) @[Mux.scala 81:58]
    node _get_controls_T_72 = eq(UInt<6>("h24"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_73 = mux(_get_controls_T_72, UInt<29>("h7080800"), _get_controls_T_71) @[Mux.scala 81:58]
    node _get_controls_T_74 = eq(UInt<6>("h25"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_75 = mux(_get_controls_T_74, UInt<29>("h2000"), _get_controls_T_73) @[Mux.scala 81:58]
    node _get_controls_T_76 = eq(UInt<6>("h26"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_77 = mux(_get_controls_T_76, UInt<29>("h3002800"), _get_controls_T_75) @[Mux.scala 81:58]
    node _get_controls_T_78 = eq(UInt<6>("h27"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_79 = mux(_get_controls_T_78, UInt<29>("h3000"), _get_controls_T_77) @[Mux.scala 81:58]
    node _get_controls_T_80 = eq(UInt<6>("h28"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_81 = mux(_get_controls_T_80, UInt<29>("h2803800"), _get_controls_T_79) @[Mux.scala 81:58]
    node _get_controls_T_82 = eq(UInt<6>("h29"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_83 = mux(_get_controls_T_82, UInt<29>("h2800100"), _get_controls_T_81) @[Mux.scala 81:58]
    node _get_controls_T_84 = eq(UInt<6>("h2a"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_85 = mux(_get_controls_T_84, UInt<29>("h2800080"), _get_controls_T_83) @[Mux.scala 81:58]
    node _get_controls_T_86 = eq(UInt<6>("h2b"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_87 = mux(_get_controls_T_86, UInt<29>("h400"), _get_controls_T_85) @[Mux.scala 81:58]
    node _get_controls_T_88 = eq(UInt<6>("h2c"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_89 = mux(_get_controls_T_88, UInt<29>("h200"), _get_controls_T_87) @[Mux.scala 81:58]
    node _get_controls_T_90 = eq(UInt<6>("h2d"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_91 = mux(_get_controls_T_90, UInt<29>("h0"), _get_controls_T_89) @[Mux.scala 81:58]
    node _get_controls_T_92 = eq(UInt<6>("h2e"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_93 = mux(_get_controls_T_92, UInt<29>("h0"), _get_controls_T_91) @[Mux.scala 81:58]
    node _get_controls_T_94 = eq(UInt<6>("h2f"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_95 = mux(_get_controls_T_94, UInt<29>("h2200009"), _get_controls_T_93) @[Mux.scala 81:58]
    node _get_controls_T_96 = eq(UInt<6>("h30"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_97 = mux(_get_controls_T_96, UInt<29>("h220000d"), _get_controls_T_95) @[Mux.scala 81:58]
    node _get_controls_T_98 = eq(UInt<6>("h31"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_99 = mux(_get_controls_T_98, UInt<29>("h220000a"), _get_controls_T_97) @[Mux.scala 81:58]
    node _get_controls_T_100 = eq(UInt<6>("h32"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_101 = mux(_get_controls_T_100, UInt<29>("h220000e"), _get_controls_T_99) @[Mux.scala 81:58]
    node _get_controls_T_102 = eq(UInt<6>("h33"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_103 = mux(_get_controls_T_102, UInt<29>("h220000b"), _get_controls_T_101) @[Mux.scala 81:58]
    node _get_controls_T_104 = eq(UInt<6>("h34"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_105 = mux(_get_controls_T_104, UInt<29>("h200011"), _get_controls_T_103) @[Mux.scala 81:58]
    node _get_controls_T_106 = eq(UInt<6>("h35"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_107 = mux(_get_controls_T_106, UInt<29>("h200012"), _get_controls_T_105) @[Mux.scala 81:58]
    node _get_controls_T_108 = eq(UInt<6>("h36"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_109 = mux(_get_controls_T_108, UInt<29>("h200013"), _get_controls_T_107) @[Mux.scala 81:58]
    node _get_controls_T_110 = eq(UInt<6>("h37"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_111 = mux(_get_controls_T_110, UInt<29>("h0"), _get_controls_T_109) @[Mux.scala 81:58]
    node _get_controls_T_112 = eq(UInt<6>("h38"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_113 = mux(_get_controls_T_112, UInt<29>("h2000020"), _get_controls_T_111) @[Mux.scala 81:58]
    node _get_controls_T_114 = eq(UInt<6>("h39"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_115 = mux(_get_controls_T_114, UInt<29>("h40"), _get_controls_T_113) @[Mux.scala 81:58]
    node _get_controls_T_116 = eq(UInt<6>("h3d"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_117 = mux(_get_controls_T_116, UInt<29>("h10200013"), _get_controls_T_115) @[Mux.scala 81:58]
    node _get_controls_T_118 = eq(UInt<6>("h3e"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_119 = mux(_get_controls_T_118, UInt<29>("h8200013"), _get_controls_T_117) @[Mux.scala 81:58]
    node _get_controls_T_120 = eq(UInt<6>("h3b"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_121 = mux(_get_controls_T_120, UInt<29>("h1220000b"), _get_controls_T_119) @[Mux.scala 81:58]
    node _get_controls_T_122 = eq(UInt<6>("h3c"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_123 = mux(_get_controls_T_122, UInt<29>("ha20000b"), _get_controls_T_121) @[Mux.scala 81:58]
    node _get_controls_T_124 = eq(UInt<6>("h3f"), ins_id) @[Mux.scala 81:61]
    node _get_controls_T_125 = mux(_get_controls_T_124, UInt<29>("h2800000"), _get_controls_T_123) @[Mux.scala 81:58]
    get_controls <= _get_controls_T_125 @[cu.scala 222:18]
    wire get_alu_op : UInt<24> @[cu.scala 288:26]
    node _io_ALUCtrlD_T = asUInt(reset) @[cu.scala 289:31]
    node _io_ALUCtrlD_T_1 = shl(UInt<1>("h1"), 0) @[cu.scala 289:41]
    node _io_ALUCtrlD_T_2 = mux(_io_ALUCtrlD_T, _io_ALUCtrlD_T_1, get_alu_op) @[cu.scala 289:24]
    io.ALUCtrlD <= _io_ALUCtrlD_T_2 @[cu.scala 289:18]
    node _get_alu_op_T = shl(UInt<1>("h1"), 0) @[cu.scala 292:32]
    node _get_alu_op_T_1 = shl(UInt<1>("h1"), 2) @[cu.scala 293:32]
    node _get_alu_op_T_2 = shl(UInt<1>("h1"), 2) @[cu.scala 294:32]
    node _get_alu_op_T_3 = shl(UInt<1>("h1"), 3) @[cu.scala 295:32]
    node _get_alu_op_T_4 = shl(UInt<1>("h1"), 3) @[cu.scala 296:32]
    node _get_alu_op_T_5 = shl(UInt<1>("h1"), 18) @[cu.scala 297:32]
    node _get_alu_op_T_6 = shl(UInt<1>("h1"), 19) @[cu.scala 298:32]
    node _get_alu_op_T_7 = shl(UInt<1>("h1"), 13) @[cu.scala 299:32]
    node _get_alu_op_T_8 = shl(UInt<1>("h1"), 13) @[cu.scala 300:32]
    node _get_alu_op_T_9 = shl(UInt<1>("h1"), 14) @[cu.scala 301:32]
    node _get_alu_op_T_10 = shl(UInt<1>("h1"), 14) @[cu.scala 302:32]
    node _get_alu_op_T_11 = shl(UInt<1>("h1"), 5) @[cu.scala 303:32]
    node _get_alu_op_T_12 = shl(UInt<1>("h1"), 6) @[cu.scala 304:32]
    node _get_alu_op_T_13 = shl(UInt<1>("h1"), 8) @[cu.scala 305:32]
    node _get_alu_op_T_14 = shl(UInt<1>("h1"), 9) @[cu.scala 306:32]
    node _get_alu_op_T_15 = shl(UInt<1>("h1"), 4) @[cu.scala 307:32]
    node _get_alu_op_T_16 = shl(UInt<1>("h1"), 4) @[cu.scala 308:32]
    node _get_alu_op_T_17 = shl(UInt<1>("h1"), 7) @[cu.scala 309:32]
    node _get_alu_op_T_18 = shl(UInt<1>("h1"), 10) @[cu.scala 310:32]
    node _get_alu_op_T_19 = shl(UInt<1>("h1"), 11) @[cu.scala 311:32]
    node _get_alu_op_T_20 = shl(UInt<1>("h1"), 11) @[cu.scala 312:32]
    node _get_alu_op_T_21 = shl(UInt<1>("h1"), 20) @[cu.scala 313:32]
    node _get_alu_op_T_22 = shl(UInt<1>("h1"), 20) @[cu.scala 314:32]
    node _get_alu_op_T_23 = shl(UInt<1>("h1"), 12) @[cu.scala 315:32]
    node _get_alu_op_T_24 = shl(UInt<1>("h1"), 12) @[cu.scala 316:32]
    node _get_alu_op_T_25 = shl(UInt<1>("h1"), 15) @[cu.scala 317:32]
    node _get_alu_op_T_26 = shl(UInt<1>("h1"), 15) @[cu.scala 318:32]
    node _get_alu_op_T_27 = shl(UInt<1>("h1"), 16) @[cu.scala 319:32]
    node _get_alu_op_T_28 = shl(UInt<1>("h1"), 16) @[cu.scala 320:32]
    node _get_alu_op_T_29 = shl(UInt<1>("h1"), 17) @[cu.scala 321:32]
    node _get_alu_op_T_30 = shl(UInt<1>("h1"), 17) @[cu.scala 322:32]
    node _get_alu_op_T_31 = shl(UInt<1>("h1"), 17) @[cu.scala 323:32]
    node _get_alu_op_T_32 = shl(UInt<1>("h1"), 17) @[cu.scala 324:32]
    node _get_alu_op_T_33 = shl(UInt<1>("h1"), 17) @[cu.scala 325:32]
    node _get_alu_op_T_34 = shl(UInt<1>("h1"), 17) @[cu.scala 326:32]
    node _get_alu_op_T_35 = shl(UInt<1>("h1"), 17) @[cu.scala 327:32]
    node _get_alu_op_T_36 = shl(UInt<1>("h1"), 17) @[cu.scala 328:32]
    node _get_alu_op_T_37 = shl(UInt<1>("h1"), 0) @[cu.scala 329:32]
    node _get_alu_op_T_38 = shl(UInt<1>("h1"), 0) @[cu.scala 330:32]
    node _get_alu_op_T_39 = shl(UInt<1>("h1"), 0) @[cu.scala 331:32]
    node _get_alu_op_T_40 = shl(UInt<1>("h1"), 0) @[cu.scala 332:32]
    node _get_alu_op_T_41 = shl(UInt<1>("h1"), 0) @[cu.scala 333:32]
    node _get_alu_op_T_42 = shl(UInt<1>("h1"), 0) @[cu.scala 334:32]
    node _get_alu_op_T_43 = shl(UInt<1>("h1"), 0) @[cu.scala 335:32]
    node _get_alu_op_T_44 = shl(UInt<1>("h1"), 0) @[cu.scala 336:32]
    node _get_alu_op_T_45 = shl(UInt<1>("h1"), 0) @[cu.scala 337:32]
    node _get_alu_op_T_46 = shl(UInt<1>("h1"), 0) @[cu.scala 338:32]
    node _get_alu_op_T_47 = shl(UInt<1>("h1"), 1) @[cu.scala 339:32]
    node _get_alu_op_T_48 = shl(UInt<1>("h1"), 1) @[cu.scala 340:32]
    node _get_alu_op_T_49 = shl(UInt<1>("h1"), 1) @[cu.scala 341:32]
    node _get_alu_op_T_50 = shl(UInt<1>("h1"), 1) @[cu.scala 342:32]
    node _get_alu_op_T_51 = shl(UInt<1>("h1"), 1) @[cu.scala 343:32]
    node _get_alu_op_T_52 = shl(UInt<1>("h1"), 1) @[cu.scala 344:32]
    node _get_alu_op_T_53 = shl(UInt<1>("h1"), 1) @[cu.scala 345:32]
    node _get_alu_op_T_54 = shl(UInt<1>("h1"), 1) @[cu.scala 346:32]
    node _get_alu_op_T_55 = shl(UInt<1>("h1"), 1) @[cu.scala 347:32]
    node _get_alu_op_T_56 = shl(UInt<1>("h1"), 1) @[cu.scala 348:32]
    node _get_alu_op_T_57 = shl(UInt<1>("h1"), 1) @[cu.scala 349:32]
    node _get_alu_op_T_58 = shl(UInt<1>("h1"), 1) @[cu.scala 350:32]
    node _get_alu_op_T_59 = shl(UInt<1>("h1"), 0) @[cu.scala 351:32]
    node _get_alu_op_T_60 = shl(UInt<1>("h1"), 0) @[cu.scala 352:32]
    node _get_alu_op_T_61 = shl(UInt<1>("h1"), 0) @[cu.scala 353:32]
    node _get_alu_op_T_62 = shl(UInt<1>("h1"), 21) @[cu.scala 354:33]
    node _get_alu_op_T_63 = eq(UInt<1>("h0"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_64 = mux(_get_alu_op_T_63, _get_alu_op_T, UInt<1>("h0")) @[Mux.scala 81:58]
    node _get_alu_op_T_65 = eq(UInt<1>("h1"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_66 = mux(_get_alu_op_T_65, _get_alu_op_T_1, _get_alu_op_T_64) @[Mux.scala 81:58]
    node _get_alu_op_T_67 = eq(UInt<2>("h2"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_68 = mux(_get_alu_op_T_67, _get_alu_op_T_2, _get_alu_op_T_66) @[Mux.scala 81:58]
    node _get_alu_op_T_69 = eq(UInt<2>("h3"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_70 = mux(_get_alu_op_T_69, _get_alu_op_T_3, _get_alu_op_T_68) @[Mux.scala 81:58]
    node _get_alu_op_T_71 = eq(UInt<3>("h4"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_72 = mux(_get_alu_op_T_71, _get_alu_op_T_4, _get_alu_op_T_70) @[Mux.scala 81:58]
    node _get_alu_op_T_73 = eq(UInt<3>("h5"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_74 = mux(_get_alu_op_T_73, _get_alu_op_T_5, _get_alu_op_T_72) @[Mux.scala 81:58]
    node _get_alu_op_T_75 = eq(UInt<3>("h6"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_76 = mux(_get_alu_op_T_75, _get_alu_op_T_6, _get_alu_op_T_74) @[Mux.scala 81:58]
    node _get_alu_op_T_77 = eq(UInt<3>("h7"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_78 = mux(_get_alu_op_T_77, _get_alu_op_T_7, _get_alu_op_T_76) @[Mux.scala 81:58]
    node _get_alu_op_T_79 = eq(UInt<4>("h8"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_80 = mux(_get_alu_op_T_79, _get_alu_op_T_8, _get_alu_op_T_78) @[Mux.scala 81:58]
    node _get_alu_op_T_81 = eq(UInt<4>("h9"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_82 = mux(_get_alu_op_T_81, _get_alu_op_T_9, _get_alu_op_T_80) @[Mux.scala 81:58]
    node _get_alu_op_T_83 = eq(UInt<4>("ha"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_84 = mux(_get_alu_op_T_83, _get_alu_op_T_10, _get_alu_op_T_82) @[Mux.scala 81:58]
    node _get_alu_op_T_85 = eq(UInt<4>("hb"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_86 = mux(_get_alu_op_T_85, _get_alu_op_T_11, _get_alu_op_T_84) @[Mux.scala 81:58]
    node _get_alu_op_T_87 = eq(UInt<4>("hc"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_88 = mux(_get_alu_op_T_87, _get_alu_op_T_12, _get_alu_op_T_86) @[Mux.scala 81:58]
    node _get_alu_op_T_89 = eq(UInt<4>("hd"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_90 = mux(_get_alu_op_T_89, _get_alu_op_T_13, _get_alu_op_T_88) @[Mux.scala 81:58]
    node _get_alu_op_T_91 = eq(UInt<4>("he"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_92 = mux(_get_alu_op_T_91, _get_alu_op_T_14, _get_alu_op_T_90) @[Mux.scala 81:58]
    node _get_alu_op_T_93 = eq(UInt<4>("hf"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_94 = mux(_get_alu_op_T_93, _get_alu_op_T_15, _get_alu_op_T_92) @[Mux.scala 81:58]
    node _get_alu_op_T_95 = eq(UInt<5>("h10"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_96 = mux(_get_alu_op_T_95, _get_alu_op_T_16, _get_alu_op_T_94) @[Mux.scala 81:58]
    node _get_alu_op_T_97 = eq(UInt<5>("h11"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_98 = mux(_get_alu_op_T_97, _get_alu_op_T_17, _get_alu_op_T_96) @[Mux.scala 81:58]
    node _get_alu_op_T_99 = eq(UInt<5>("h12"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_100 = mux(_get_alu_op_T_99, _get_alu_op_T_18, _get_alu_op_T_98) @[Mux.scala 81:58]
    node _get_alu_op_T_101 = eq(UInt<5>("h13"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_102 = mux(_get_alu_op_T_101, _get_alu_op_T_19, _get_alu_op_T_100) @[Mux.scala 81:58]
    node _get_alu_op_T_103 = eq(UInt<5>("h14"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_104 = mux(_get_alu_op_T_103, _get_alu_op_T_20, _get_alu_op_T_102) @[Mux.scala 81:58]
    node _get_alu_op_T_105 = eq(UInt<5>("h15"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_106 = mux(_get_alu_op_T_105, _get_alu_op_T_21, _get_alu_op_T_104) @[Mux.scala 81:58]
    node _get_alu_op_T_107 = eq(UInt<5>("h16"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_108 = mux(_get_alu_op_T_107, _get_alu_op_T_22, _get_alu_op_T_106) @[Mux.scala 81:58]
    node _get_alu_op_T_109 = eq(UInt<5>("h17"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_110 = mux(_get_alu_op_T_109, _get_alu_op_T_23, _get_alu_op_T_108) @[Mux.scala 81:58]
    node _get_alu_op_T_111 = eq(UInt<5>("h18"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_112 = mux(_get_alu_op_T_111, _get_alu_op_T_24, _get_alu_op_T_110) @[Mux.scala 81:58]
    node _get_alu_op_T_113 = eq(UInt<5>("h19"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_114 = mux(_get_alu_op_T_113, _get_alu_op_T_25, _get_alu_op_T_112) @[Mux.scala 81:58]
    node _get_alu_op_T_115 = eq(UInt<5>("h1a"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_116 = mux(_get_alu_op_T_115, _get_alu_op_T_26, _get_alu_op_T_114) @[Mux.scala 81:58]
    node _get_alu_op_T_117 = eq(UInt<5>("h1b"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_118 = mux(_get_alu_op_T_117, _get_alu_op_T_27, _get_alu_op_T_116) @[Mux.scala 81:58]
    node _get_alu_op_T_119 = eq(UInt<5>("h1c"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_120 = mux(_get_alu_op_T_119, _get_alu_op_T_28, _get_alu_op_T_118) @[Mux.scala 81:58]
    node _get_alu_op_T_121 = eq(UInt<5>("h1d"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_122 = mux(_get_alu_op_T_121, _get_alu_op_T_29, _get_alu_op_T_120) @[Mux.scala 81:58]
    node _get_alu_op_T_123 = eq(UInt<5>("h1e"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_124 = mux(_get_alu_op_T_123, _get_alu_op_T_30, _get_alu_op_T_122) @[Mux.scala 81:58]
    node _get_alu_op_T_125 = eq(UInt<5>("h1f"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_126 = mux(_get_alu_op_T_125, _get_alu_op_T_31, _get_alu_op_T_124) @[Mux.scala 81:58]
    node _get_alu_op_T_127 = eq(UInt<6>("h20"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_128 = mux(_get_alu_op_T_127, _get_alu_op_T_32, _get_alu_op_T_126) @[Mux.scala 81:58]
    node _get_alu_op_T_129 = eq(UInt<6>("h21"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_130 = mux(_get_alu_op_T_129, _get_alu_op_T_33, _get_alu_op_T_128) @[Mux.scala 81:58]
    node _get_alu_op_T_131 = eq(UInt<6>("h22"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_132 = mux(_get_alu_op_T_131, _get_alu_op_T_34, _get_alu_op_T_130) @[Mux.scala 81:58]
    node _get_alu_op_T_133 = eq(UInt<6>("h23"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_134 = mux(_get_alu_op_T_133, _get_alu_op_T_35, _get_alu_op_T_132) @[Mux.scala 81:58]
    node _get_alu_op_T_135 = eq(UInt<6>("h24"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_136 = mux(_get_alu_op_T_135, _get_alu_op_T_36, _get_alu_op_T_134) @[Mux.scala 81:58]
    node _get_alu_op_T_137 = eq(UInt<6>("h25"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_138 = mux(_get_alu_op_T_137, _get_alu_op_T_37, _get_alu_op_T_136) @[Mux.scala 81:58]
    node _get_alu_op_T_139 = eq(UInt<6>("h26"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_140 = mux(_get_alu_op_T_139, _get_alu_op_T_38, _get_alu_op_T_138) @[Mux.scala 81:58]
    node _get_alu_op_T_141 = eq(UInt<6>("h27"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_142 = mux(_get_alu_op_T_141, _get_alu_op_T_39, _get_alu_op_T_140) @[Mux.scala 81:58]
    node _get_alu_op_T_143 = eq(UInt<6>("h28"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_144 = mux(_get_alu_op_T_143, _get_alu_op_T_40, _get_alu_op_T_142) @[Mux.scala 81:58]
    node _get_alu_op_T_145 = eq(UInt<6>("h29"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_146 = mux(_get_alu_op_T_145, _get_alu_op_T_41, _get_alu_op_T_144) @[Mux.scala 81:58]
    node _get_alu_op_T_147 = eq(UInt<6>("h2a"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_148 = mux(_get_alu_op_T_147, _get_alu_op_T_42, _get_alu_op_T_146) @[Mux.scala 81:58]
    node _get_alu_op_T_149 = eq(UInt<6>("h2b"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_150 = mux(_get_alu_op_T_149, _get_alu_op_T_43, _get_alu_op_T_148) @[Mux.scala 81:58]
    node _get_alu_op_T_151 = eq(UInt<6>("h2c"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_152 = mux(_get_alu_op_T_151, _get_alu_op_T_44, _get_alu_op_T_150) @[Mux.scala 81:58]
    node _get_alu_op_T_153 = eq(UInt<6>("h2d"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_154 = mux(_get_alu_op_T_153, _get_alu_op_T_45, _get_alu_op_T_152) @[Mux.scala 81:58]
    node _get_alu_op_T_155 = eq(UInt<6>("h2e"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_156 = mux(_get_alu_op_T_155, _get_alu_op_T_46, _get_alu_op_T_154) @[Mux.scala 81:58]
    node _get_alu_op_T_157 = eq(UInt<6>("h2f"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_158 = mux(_get_alu_op_T_157, _get_alu_op_T_47, _get_alu_op_T_156) @[Mux.scala 81:58]
    node _get_alu_op_T_159 = eq(UInt<6>("h30"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_160 = mux(_get_alu_op_T_159, _get_alu_op_T_48, _get_alu_op_T_158) @[Mux.scala 81:58]
    node _get_alu_op_T_161 = eq(UInt<6>("h31"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_162 = mux(_get_alu_op_T_161, _get_alu_op_T_49, _get_alu_op_T_160) @[Mux.scala 81:58]
    node _get_alu_op_T_163 = eq(UInt<6>("h32"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_164 = mux(_get_alu_op_T_163, _get_alu_op_T_50, _get_alu_op_T_162) @[Mux.scala 81:58]
    node _get_alu_op_T_165 = eq(UInt<6>("h33"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_166 = mux(_get_alu_op_T_165, _get_alu_op_T_51, _get_alu_op_T_164) @[Mux.scala 81:58]
    node _get_alu_op_T_167 = eq(UInt<6>("h34"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_168 = mux(_get_alu_op_T_167, _get_alu_op_T_52, _get_alu_op_T_166) @[Mux.scala 81:58]
    node _get_alu_op_T_169 = eq(UInt<6>("h35"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_170 = mux(_get_alu_op_T_169, _get_alu_op_T_53, _get_alu_op_T_168) @[Mux.scala 81:58]
    node _get_alu_op_T_171 = eq(UInt<6>("h36"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_172 = mux(_get_alu_op_T_171, _get_alu_op_T_54, _get_alu_op_T_170) @[Mux.scala 81:58]
    node _get_alu_op_T_173 = eq(UInt<6>("h3d"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_174 = mux(_get_alu_op_T_173, _get_alu_op_T_55, _get_alu_op_T_172) @[Mux.scala 81:58]
    node _get_alu_op_T_175 = eq(UInt<6>("h3e"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_176 = mux(_get_alu_op_T_175, _get_alu_op_T_56, _get_alu_op_T_174) @[Mux.scala 81:58]
    node _get_alu_op_T_177 = eq(UInt<6>("h3b"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_178 = mux(_get_alu_op_T_177, _get_alu_op_T_57, _get_alu_op_T_176) @[Mux.scala 81:58]
    node _get_alu_op_T_179 = eq(UInt<6>("h3c"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_180 = mux(_get_alu_op_T_179, _get_alu_op_T_58, _get_alu_op_T_178) @[Mux.scala 81:58]
    node _get_alu_op_T_181 = eq(UInt<6>("h37"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_182 = mux(_get_alu_op_T_181, _get_alu_op_T_59, _get_alu_op_T_180) @[Mux.scala 81:58]
    node _get_alu_op_T_183 = eq(UInt<6>("h38"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_184 = mux(_get_alu_op_T_183, _get_alu_op_T_60, _get_alu_op_T_182) @[Mux.scala 81:58]
    node _get_alu_op_T_185 = eq(UInt<6>("h39"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_186 = mux(_get_alu_op_T_185, _get_alu_op_T_61, _get_alu_op_T_184) @[Mux.scala 81:58]
    node _get_alu_op_T_187 = eq(UInt<6>("h3f"), ins_id) @[Mux.scala 81:61]
    node _get_alu_op_T_188 = mux(_get_alu_op_T_187, _get_alu_op_T_62, _get_alu_op_T_186) @[Mux.scala 81:58]
    get_alu_op <= _get_alu_op_T_188 @[cu.scala 291:16]

  module dmem :
    input clock : Clock
    input reset : Reset
    output io : { flip req : UInt<1>, flip addr_ok : UInt<1>, flip data_ok : UInt<1>, flip rdata : UInt<32>, flip ReadEn : UInt<1>, flip Physisc_Address : UInt<32>, flip WIDTH : UInt<2>, flip SIGN : UInt<1>, RD : UInt<32>, data_pending : UInt<1>}

    node _io_data_pending_T = eq(io.data_ok, UInt<1>("h0")) @[dmem.scala 36:24]
    io.data_pending <= _io_data_pending_T @[dmem.scala 36:21]
    node ra = bits(io.Physisc_Address, 1, 0) @[dmem.scala 39:32]
    reg data_ok_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[dmem.scala 40:30]
    data_ok_reg <= io.data_ok @[dmem.scala 41:17]
    reg rdata_reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[dmem.scala 42:28]
    node _rdata_reg_T = bits(io.data_ok, 0, 0) @[dmem.scala 43:33]
    node _rdata_reg_T_1 = mux(_rdata_reg_T, io.rdata, rdata_reg) @[dmem.scala 43:21]
    rdata_reg <= _rdata_reg_T_1 @[dmem.scala 43:15]
    node _all_ok_T = bits(data_ok_reg, 0, 0) @[dmem.scala 64:31]
    node _all_ok_T_1 = bits(io.ReadEn, 0, 0) @[dmem.scala 64:51]
    node all_ok = and(_all_ok_T, _all_ok_T_1) @[dmem.scala 64:38]
    node _io_RD_T = or(all_ok, UInt<1>("h1")) @[dmem.scala 65:25]
    node _io_RD_T_1 = cat(ra, io.SIGN) @[Cat.scala 31:58]
    node _io_RD_T_2 = bits(io.rdata, 7, 0) @[dmem.scala 46:38]
    node _io_RD_T_3 = bits(_io_RD_T_2, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_4 = bits(_io_RD_T_2, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_5 = bits(_io_RD_T_2, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_6 = bits(_io_RD_T_2, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_7 = bits(_io_RD_T_2, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_8 = bits(_io_RD_T_2, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_9 = bits(_io_RD_T_2, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_10 = bits(_io_RD_T_2, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_11 = bits(_io_RD_T_2, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_12 = bits(_io_RD_T_2, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_13 = bits(_io_RD_T_2, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_14 = bits(_io_RD_T_2, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_15 = bits(_io_RD_T_2, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_16 = bits(_io_RD_T_2, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_17 = bits(_io_RD_T_2, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_18 = bits(_io_RD_T_2, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_19 = bits(_io_RD_T_2, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_20 = bits(_io_RD_T_2, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_21 = bits(_io_RD_T_2, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_22 = bits(_io_RD_T_2, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_23 = bits(_io_RD_T_2, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_24 = bits(_io_RD_T_2, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_25 = bits(_io_RD_T_2, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_26 = bits(_io_RD_T_2, 7, 7) @[macros.scala 295:38]
    node io_RD_lo_lo_lo_hi = cat(_io_RD_T_24, _io_RD_T_25) @[Cat.scala 31:58]
    node io_RD_lo_lo_lo = cat(io_RD_lo_lo_lo_hi, _io_RD_T_26) @[Cat.scala 31:58]
    node io_RD_lo_lo_hi_hi = cat(_io_RD_T_21, _io_RD_T_22) @[Cat.scala 31:58]
    node io_RD_lo_lo_hi = cat(io_RD_lo_lo_hi_hi, _io_RD_T_23) @[Cat.scala 31:58]
    node io_RD_lo_lo = cat(io_RD_lo_lo_hi, io_RD_lo_lo_lo) @[Cat.scala 31:58]
    node io_RD_lo_hi_lo_hi = cat(_io_RD_T_18, _io_RD_T_19) @[Cat.scala 31:58]
    node io_RD_lo_hi_lo = cat(io_RD_lo_hi_lo_hi, _io_RD_T_20) @[Cat.scala 31:58]
    node io_RD_lo_hi_hi_hi = cat(_io_RD_T_15, _io_RD_T_16) @[Cat.scala 31:58]
    node io_RD_lo_hi_hi = cat(io_RD_lo_hi_hi_hi, _io_RD_T_17) @[Cat.scala 31:58]
    node io_RD_lo_hi = cat(io_RD_lo_hi_hi, io_RD_lo_hi_lo) @[Cat.scala 31:58]
    node io_RD_lo = cat(io_RD_lo_hi, io_RD_lo_lo) @[Cat.scala 31:58]
    node io_RD_hi_lo_lo_hi = cat(_io_RD_T_12, _io_RD_T_13) @[Cat.scala 31:58]
    node io_RD_hi_lo_lo = cat(io_RD_hi_lo_lo_hi, _io_RD_T_14) @[Cat.scala 31:58]
    node io_RD_hi_lo_hi_hi = cat(_io_RD_T_9, _io_RD_T_10) @[Cat.scala 31:58]
    node io_RD_hi_lo_hi = cat(io_RD_hi_lo_hi_hi, _io_RD_T_11) @[Cat.scala 31:58]
    node io_RD_hi_lo = cat(io_RD_hi_lo_hi, io_RD_hi_lo_lo) @[Cat.scala 31:58]
    node io_RD_hi_hi_lo_hi = cat(_io_RD_T_6, _io_RD_T_7) @[Cat.scala 31:58]
    node io_RD_hi_hi_lo = cat(io_RD_hi_hi_lo_hi, _io_RD_T_8) @[Cat.scala 31:58]
    node io_RD_hi_hi_hi_hi = cat(_io_RD_T_3, _io_RD_T_4) @[Cat.scala 31:58]
    node io_RD_hi_hi_hi = cat(io_RD_hi_hi_hi_hi, _io_RD_T_5) @[Cat.scala 31:58]
    node io_RD_hi_hi = cat(io_RD_hi_hi_hi, io_RD_hi_hi_lo) @[Cat.scala 31:58]
    node io_RD_hi = cat(io_RD_hi_hi, io_RD_hi_lo) @[Cat.scala 31:58]
    node _io_RD_T_27 = cat(io_RD_hi, io_RD_lo) @[Cat.scala 31:58]
    node _io_RD_T_28 = bits(_io_RD_T_2, 7, 0) @[macros.scala 295:56]
    node _io_RD_T_29 = cat(_io_RD_T_27, _io_RD_T_28) @[Cat.scala 31:58]
    node _io_RD_T_30 = bits(io.rdata, 7, 0) @[dmem.scala 47:40]
    node _io_RD_T_31 = bits(_io_RD_T_30, 7, 0) @[macros.scala 298:29]
    node _io_RD_T_32 = cat(UInt<1>("h0"), _io_RD_T_31) @[Cat.scala 31:58]
    node _io_RD_T_33 = bits(io.rdata, 15, 8) @[dmem.scala 48:38]
    node _io_RD_T_34 = bits(_io_RD_T_33, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_35 = bits(_io_RD_T_33, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_36 = bits(_io_RD_T_33, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_37 = bits(_io_RD_T_33, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_38 = bits(_io_RD_T_33, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_39 = bits(_io_RD_T_33, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_40 = bits(_io_RD_T_33, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_41 = bits(_io_RD_T_33, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_42 = bits(_io_RD_T_33, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_43 = bits(_io_RD_T_33, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_44 = bits(_io_RD_T_33, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_45 = bits(_io_RD_T_33, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_46 = bits(_io_RD_T_33, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_47 = bits(_io_RD_T_33, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_48 = bits(_io_RD_T_33, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_49 = bits(_io_RD_T_33, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_50 = bits(_io_RD_T_33, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_51 = bits(_io_RD_T_33, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_52 = bits(_io_RD_T_33, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_53 = bits(_io_RD_T_33, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_54 = bits(_io_RD_T_33, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_55 = bits(_io_RD_T_33, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_56 = bits(_io_RD_T_33, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_57 = bits(_io_RD_T_33, 7, 7) @[macros.scala 295:38]
    node io_RD_lo_lo_lo_hi_1 = cat(_io_RD_T_55, _io_RD_T_56) @[Cat.scala 31:58]
    node io_RD_lo_lo_lo_1 = cat(io_RD_lo_lo_lo_hi_1, _io_RD_T_57) @[Cat.scala 31:58]
    node io_RD_lo_lo_hi_hi_1 = cat(_io_RD_T_52, _io_RD_T_53) @[Cat.scala 31:58]
    node io_RD_lo_lo_hi_1 = cat(io_RD_lo_lo_hi_hi_1, _io_RD_T_54) @[Cat.scala 31:58]
    node io_RD_lo_lo_1 = cat(io_RD_lo_lo_hi_1, io_RD_lo_lo_lo_1) @[Cat.scala 31:58]
    node io_RD_lo_hi_lo_hi_1 = cat(_io_RD_T_49, _io_RD_T_50) @[Cat.scala 31:58]
    node io_RD_lo_hi_lo_1 = cat(io_RD_lo_hi_lo_hi_1, _io_RD_T_51) @[Cat.scala 31:58]
    node io_RD_lo_hi_hi_hi_1 = cat(_io_RD_T_46, _io_RD_T_47) @[Cat.scala 31:58]
    node io_RD_lo_hi_hi_1 = cat(io_RD_lo_hi_hi_hi_1, _io_RD_T_48) @[Cat.scala 31:58]
    node io_RD_lo_hi_1 = cat(io_RD_lo_hi_hi_1, io_RD_lo_hi_lo_1) @[Cat.scala 31:58]
    node io_RD_lo_1 = cat(io_RD_lo_hi_1, io_RD_lo_lo_1) @[Cat.scala 31:58]
    node io_RD_hi_lo_lo_hi_1 = cat(_io_RD_T_43, _io_RD_T_44) @[Cat.scala 31:58]
    node io_RD_hi_lo_lo_1 = cat(io_RD_hi_lo_lo_hi_1, _io_RD_T_45) @[Cat.scala 31:58]
    node io_RD_hi_lo_hi_hi_1 = cat(_io_RD_T_40, _io_RD_T_41) @[Cat.scala 31:58]
    node io_RD_hi_lo_hi_1 = cat(io_RD_hi_lo_hi_hi_1, _io_RD_T_42) @[Cat.scala 31:58]
    node io_RD_hi_lo_1 = cat(io_RD_hi_lo_hi_1, io_RD_hi_lo_lo_1) @[Cat.scala 31:58]
    node io_RD_hi_hi_lo_hi_1 = cat(_io_RD_T_37, _io_RD_T_38) @[Cat.scala 31:58]
    node io_RD_hi_hi_lo_1 = cat(io_RD_hi_hi_lo_hi_1, _io_RD_T_39) @[Cat.scala 31:58]
    node io_RD_hi_hi_hi_hi_1 = cat(_io_RD_T_34, _io_RD_T_35) @[Cat.scala 31:58]
    node io_RD_hi_hi_hi_1 = cat(io_RD_hi_hi_hi_hi_1, _io_RD_T_36) @[Cat.scala 31:58]
    node io_RD_hi_hi_1 = cat(io_RD_hi_hi_hi_1, io_RD_hi_hi_lo_1) @[Cat.scala 31:58]
    node io_RD_hi_1 = cat(io_RD_hi_hi_1, io_RD_hi_lo_1) @[Cat.scala 31:58]
    node _io_RD_T_58 = cat(io_RD_hi_1, io_RD_lo_1) @[Cat.scala 31:58]
    node _io_RD_T_59 = bits(_io_RD_T_33, 7, 0) @[macros.scala 295:56]
    node _io_RD_T_60 = cat(_io_RD_T_58, _io_RD_T_59) @[Cat.scala 31:58]
    node _io_RD_T_61 = bits(io.rdata, 15, 8) @[dmem.scala 49:40]
    node _io_RD_T_62 = bits(_io_RD_T_61, 7, 0) @[macros.scala 298:29]
    node _io_RD_T_63 = cat(UInt<1>("h0"), _io_RD_T_62) @[Cat.scala 31:58]
    node _io_RD_T_64 = bits(io.rdata, 23, 16) @[dmem.scala 50:38]
    node _io_RD_T_65 = bits(_io_RD_T_64, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_66 = bits(_io_RD_T_64, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_67 = bits(_io_RD_T_64, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_68 = bits(_io_RD_T_64, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_69 = bits(_io_RD_T_64, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_70 = bits(_io_RD_T_64, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_71 = bits(_io_RD_T_64, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_72 = bits(_io_RD_T_64, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_73 = bits(_io_RD_T_64, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_74 = bits(_io_RD_T_64, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_75 = bits(_io_RD_T_64, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_76 = bits(_io_RD_T_64, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_77 = bits(_io_RD_T_64, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_78 = bits(_io_RD_T_64, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_79 = bits(_io_RD_T_64, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_80 = bits(_io_RD_T_64, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_81 = bits(_io_RD_T_64, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_82 = bits(_io_RD_T_64, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_83 = bits(_io_RD_T_64, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_84 = bits(_io_RD_T_64, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_85 = bits(_io_RD_T_64, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_86 = bits(_io_RD_T_64, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_87 = bits(_io_RD_T_64, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_88 = bits(_io_RD_T_64, 7, 7) @[macros.scala 295:38]
    node io_RD_lo_lo_lo_hi_2 = cat(_io_RD_T_86, _io_RD_T_87) @[Cat.scala 31:58]
    node io_RD_lo_lo_lo_2 = cat(io_RD_lo_lo_lo_hi_2, _io_RD_T_88) @[Cat.scala 31:58]
    node io_RD_lo_lo_hi_hi_2 = cat(_io_RD_T_83, _io_RD_T_84) @[Cat.scala 31:58]
    node io_RD_lo_lo_hi_2 = cat(io_RD_lo_lo_hi_hi_2, _io_RD_T_85) @[Cat.scala 31:58]
    node io_RD_lo_lo_2 = cat(io_RD_lo_lo_hi_2, io_RD_lo_lo_lo_2) @[Cat.scala 31:58]
    node io_RD_lo_hi_lo_hi_2 = cat(_io_RD_T_80, _io_RD_T_81) @[Cat.scala 31:58]
    node io_RD_lo_hi_lo_2 = cat(io_RD_lo_hi_lo_hi_2, _io_RD_T_82) @[Cat.scala 31:58]
    node io_RD_lo_hi_hi_hi_2 = cat(_io_RD_T_77, _io_RD_T_78) @[Cat.scala 31:58]
    node io_RD_lo_hi_hi_2 = cat(io_RD_lo_hi_hi_hi_2, _io_RD_T_79) @[Cat.scala 31:58]
    node io_RD_lo_hi_2 = cat(io_RD_lo_hi_hi_2, io_RD_lo_hi_lo_2) @[Cat.scala 31:58]
    node io_RD_lo_2 = cat(io_RD_lo_hi_2, io_RD_lo_lo_2) @[Cat.scala 31:58]
    node io_RD_hi_lo_lo_hi_2 = cat(_io_RD_T_74, _io_RD_T_75) @[Cat.scala 31:58]
    node io_RD_hi_lo_lo_2 = cat(io_RD_hi_lo_lo_hi_2, _io_RD_T_76) @[Cat.scala 31:58]
    node io_RD_hi_lo_hi_hi_2 = cat(_io_RD_T_71, _io_RD_T_72) @[Cat.scala 31:58]
    node io_RD_hi_lo_hi_2 = cat(io_RD_hi_lo_hi_hi_2, _io_RD_T_73) @[Cat.scala 31:58]
    node io_RD_hi_lo_2 = cat(io_RD_hi_lo_hi_2, io_RD_hi_lo_lo_2) @[Cat.scala 31:58]
    node io_RD_hi_hi_lo_hi_2 = cat(_io_RD_T_68, _io_RD_T_69) @[Cat.scala 31:58]
    node io_RD_hi_hi_lo_2 = cat(io_RD_hi_hi_lo_hi_2, _io_RD_T_70) @[Cat.scala 31:58]
    node io_RD_hi_hi_hi_hi_2 = cat(_io_RD_T_65, _io_RD_T_66) @[Cat.scala 31:58]
    node io_RD_hi_hi_hi_2 = cat(io_RD_hi_hi_hi_hi_2, _io_RD_T_67) @[Cat.scala 31:58]
    node io_RD_hi_hi_2 = cat(io_RD_hi_hi_hi_2, io_RD_hi_hi_lo_2) @[Cat.scala 31:58]
    node io_RD_hi_2 = cat(io_RD_hi_hi_2, io_RD_hi_lo_2) @[Cat.scala 31:58]
    node _io_RD_T_89 = cat(io_RD_hi_2, io_RD_lo_2) @[Cat.scala 31:58]
    node _io_RD_T_90 = bits(_io_RD_T_64, 7, 0) @[macros.scala 295:56]
    node _io_RD_T_91 = cat(_io_RD_T_89, _io_RD_T_90) @[Cat.scala 31:58]
    node _io_RD_T_92 = bits(io.rdata, 23, 16) @[dmem.scala 51:40]
    node _io_RD_T_93 = bits(_io_RD_T_92, 7, 0) @[macros.scala 298:29]
    node _io_RD_T_94 = cat(UInt<1>("h0"), _io_RD_T_93) @[Cat.scala 31:58]
    node _io_RD_T_95 = bits(io.rdata, 31, 24) @[dmem.scala 52:38]
    node _io_RD_T_96 = bits(_io_RD_T_95, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_97 = bits(_io_RD_T_95, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_98 = bits(_io_RD_T_95, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_99 = bits(_io_RD_T_95, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_100 = bits(_io_RD_T_95, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_101 = bits(_io_RD_T_95, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_102 = bits(_io_RD_T_95, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_103 = bits(_io_RD_T_95, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_104 = bits(_io_RD_T_95, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_105 = bits(_io_RD_T_95, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_106 = bits(_io_RD_T_95, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_107 = bits(_io_RD_T_95, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_108 = bits(_io_RD_T_95, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_109 = bits(_io_RD_T_95, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_110 = bits(_io_RD_T_95, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_111 = bits(_io_RD_T_95, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_112 = bits(_io_RD_T_95, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_113 = bits(_io_RD_T_95, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_114 = bits(_io_RD_T_95, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_115 = bits(_io_RD_T_95, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_116 = bits(_io_RD_T_95, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_117 = bits(_io_RD_T_95, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_118 = bits(_io_RD_T_95, 7, 7) @[macros.scala 295:38]
    node _io_RD_T_119 = bits(_io_RD_T_95, 7, 7) @[macros.scala 295:38]
    node io_RD_lo_lo_lo_hi_3 = cat(_io_RD_T_117, _io_RD_T_118) @[Cat.scala 31:58]
    node io_RD_lo_lo_lo_3 = cat(io_RD_lo_lo_lo_hi_3, _io_RD_T_119) @[Cat.scala 31:58]
    node io_RD_lo_lo_hi_hi_3 = cat(_io_RD_T_114, _io_RD_T_115) @[Cat.scala 31:58]
    node io_RD_lo_lo_hi_3 = cat(io_RD_lo_lo_hi_hi_3, _io_RD_T_116) @[Cat.scala 31:58]
    node io_RD_lo_lo_3 = cat(io_RD_lo_lo_hi_3, io_RD_lo_lo_lo_3) @[Cat.scala 31:58]
    node io_RD_lo_hi_lo_hi_3 = cat(_io_RD_T_111, _io_RD_T_112) @[Cat.scala 31:58]
    node io_RD_lo_hi_lo_3 = cat(io_RD_lo_hi_lo_hi_3, _io_RD_T_113) @[Cat.scala 31:58]
    node io_RD_lo_hi_hi_hi_3 = cat(_io_RD_T_108, _io_RD_T_109) @[Cat.scala 31:58]
    node io_RD_lo_hi_hi_3 = cat(io_RD_lo_hi_hi_hi_3, _io_RD_T_110) @[Cat.scala 31:58]
    node io_RD_lo_hi_3 = cat(io_RD_lo_hi_hi_3, io_RD_lo_hi_lo_3) @[Cat.scala 31:58]
    node io_RD_lo_3 = cat(io_RD_lo_hi_3, io_RD_lo_lo_3) @[Cat.scala 31:58]
    node io_RD_hi_lo_lo_hi_3 = cat(_io_RD_T_105, _io_RD_T_106) @[Cat.scala 31:58]
    node io_RD_hi_lo_lo_3 = cat(io_RD_hi_lo_lo_hi_3, _io_RD_T_107) @[Cat.scala 31:58]
    node io_RD_hi_lo_hi_hi_3 = cat(_io_RD_T_102, _io_RD_T_103) @[Cat.scala 31:58]
    node io_RD_hi_lo_hi_3 = cat(io_RD_hi_lo_hi_hi_3, _io_RD_T_104) @[Cat.scala 31:58]
    node io_RD_hi_lo_3 = cat(io_RD_hi_lo_hi_3, io_RD_hi_lo_lo_3) @[Cat.scala 31:58]
    node io_RD_hi_hi_lo_hi_3 = cat(_io_RD_T_99, _io_RD_T_100) @[Cat.scala 31:58]
    node io_RD_hi_hi_lo_3 = cat(io_RD_hi_hi_lo_hi_3, _io_RD_T_101) @[Cat.scala 31:58]
    node io_RD_hi_hi_hi_hi_3 = cat(_io_RD_T_96, _io_RD_T_97) @[Cat.scala 31:58]
    node io_RD_hi_hi_hi_3 = cat(io_RD_hi_hi_hi_hi_3, _io_RD_T_98) @[Cat.scala 31:58]
    node io_RD_hi_hi_3 = cat(io_RD_hi_hi_hi_3, io_RD_hi_hi_lo_3) @[Cat.scala 31:58]
    node io_RD_hi_3 = cat(io_RD_hi_hi_3, io_RD_hi_lo_3) @[Cat.scala 31:58]
    node _io_RD_T_120 = cat(io_RD_hi_3, io_RD_lo_3) @[Cat.scala 31:58]
    node _io_RD_T_121 = bits(_io_RD_T_95, 7, 0) @[macros.scala 295:56]
    node _io_RD_T_122 = cat(_io_RD_T_120, _io_RD_T_121) @[Cat.scala 31:58]
    node _io_RD_T_123 = bits(io.rdata, 31, 24) @[dmem.scala 53:40]
    node _io_RD_T_124 = bits(_io_RD_T_123, 7, 0) @[macros.scala 298:29]
    node _io_RD_T_125 = cat(UInt<1>("h0"), _io_RD_T_124) @[Cat.scala 31:58]
    node _io_RD_T_126 = eq(UInt<1>("h0"), _io_RD_T_1) @[Mux.scala 81:61]
    node _io_RD_T_127 = mux(_io_RD_T_126, _io_RD_T_32, _io_RD_T_29) @[Mux.scala 81:58]
    node _io_RD_T_128 = eq(UInt<2>("h3"), _io_RD_T_1) @[Mux.scala 81:61]
    node _io_RD_T_129 = mux(_io_RD_T_128, _io_RD_T_60, _io_RD_T_127) @[Mux.scala 81:58]
    node _io_RD_T_130 = eq(UInt<2>("h2"), _io_RD_T_1) @[Mux.scala 81:61]
    node _io_RD_T_131 = mux(_io_RD_T_130, _io_RD_T_63, _io_RD_T_129) @[Mux.scala 81:58]
    node _io_RD_T_132 = eq(UInt<3>("h5"), _io_RD_T_1) @[Mux.scala 81:61]
    node _io_RD_T_133 = mux(_io_RD_T_132, _io_RD_T_91, _io_RD_T_131) @[Mux.scala 81:58]
    node _io_RD_T_134 = eq(UInt<3>("h4"), _io_RD_T_1) @[Mux.scala 81:61]
    node _io_RD_T_135 = mux(_io_RD_T_134, _io_RD_T_94, _io_RD_T_133) @[Mux.scala 81:58]
    node _io_RD_T_136 = eq(UInt<3>("h7"), _io_RD_T_1) @[Mux.scala 81:61]
    node _io_RD_T_137 = mux(_io_RD_T_136, _io_RD_T_122, _io_RD_T_135) @[Mux.scala 81:58]
    node _io_RD_T_138 = eq(UInt<3>("h6"), _io_RD_T_1) @[Mux.scala 81:61]
    node _io_RD_T_139 = mux(_io_RD_T_138, _io_RD_T_125, _io_RD_T_137) @[Mux.scala 81:58]
    node _io_RD_T_140 = cat(ra, io.SIGN) @[Cat.scala 31:58]
    node _io_RD_T_141 = bits(io.rdata, 15, 0) @[dmem.scala 56:38]
    node _io_RD_T_142 = bits(_io_RD_T_141, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_143 = bits(_io_RD_T_141, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_144 = bits(_io_RD_T_141, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_145 = bits(_io_RD_T_141, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_146 = bits(_io_RD_T_141, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_147 = bits(_io_RD_T_141, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_148 = bits(_io_RD_T_141, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_149 = bits(_io_RD_T_141, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_150 = bits(_io_RD_T_141, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_151 = bits(_io_RD_T_141, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_152 = bits(_io_RD_T_141, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_153 = bits(_io_RD_T_141, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_154 = bits(_io_RD_T_141, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_155 = bits(_io_RD_T_141, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_156 = bits(_io_RD_T_141, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_157 = bits(_io_RD_T_141, 15, 15) @[macros.scala 295:38]
    node io_RD_lo_lo_lo_4 = cat(_io_RD_T_156, _io_RD_T_157) @[Cat.scala 31:58]
    node io_RD_lo_lo_hi_4 = cat(_io_RD_T_154, _io_RD_T_155) @[Cat.scala 31:58]
    node io_RD_lo_lo_4 = cat(io_RD_lo_lo_hi_4, io_RD_lo_lo_lo_4) @[Cat.scala 31:58]
    node io_RD_lo_hi_lo_4 = cat(_io_RD_T_152, _io_RD_T_153) @[Cat.scala 31:58]
    node io_RD_lo_hi_hi_4 = cat(_io_RD_T_150, _io_RD_T_151) @[Cat.scala 31:58]
    node io_RD_lo_hi_4 = cat(io_RD_lo_hi_hi_4, io_RD_lo_hi_lo_4) @[Cat.scala 31:58]
    node io_RD_lo_4 = cat(io_RD_lo_hi_4, io_RD_lo_lo_4) @[Cat.scala 31:58]
    node io_RD_hi_lo_lo_4 = cat(_io_RD_T_148, _io_RD_T_149) @[Cat.scala 31:58]
    node io_RD_hi_lo_hi_4 = cat(_io_RD_T_146, _io_RD_T_147) @[Cat.scala 31:58]
    node io_RD_hi_lo_4 = cat(io_RD_hi_lo_hi_4, io_RD_hi_lo_lo_4) @[Cat.scala 31:58]
    node io_RD_hi_hi_lo_4 = cat(_io_RD_T_144, _io_RD_T_145) @[Cat.scala 31:58]
    node io_RD_hi_hi_hi_4 = cat(_io_RD_T_142, _io_RD_T_143) @[Cat.scala 31:58]
    node io_RD_hi_hi_4 = cat(io_RD_hi_hi_hi_4, io_RD_hi_hi_lo_4) @[Cat.scala 31:58]
    node io_RD_hi_4 = cat(io_RD_hi_hi_4, io_RD_hi_lo_4) @[Cat.scala 31:58]
    node _io_RD_T_158 = cat(io_RD_hi_4, io_RD_lo_4) @[Cat.scala 31:58]
    node _io_RD_T_159 = bits(_io_RD_T_141, 15, 0) @[macros.scala 295:56]
    node _io_RD_T_160 = cat(_io_RD_T_158, _io_RD_T_159) @[Cat.scala 31:58]
    node _io_RD_T_161 = bits(io.rdata, 15, 0) @[dmem.scala 57:40]
    node _io_RD_T_162 = bits(_io_RD_T_161, 15, 0) @[macros.scala 298:29]
    node _io_RD_T_163 = cat(UInt<1>("h0"), _io_RD_T_162) @[Cat.scala 31:58]
    node _io_RD_T_164 = bits(io.rdata, 31, 16) @[dmem.scala 58:38]
    node _io_RD_T_165 = bits(_io_RD_T_164, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_166 = bits(_io_RD_T_164, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_167 = bits(_io_RD_T_164, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_168 = bits(_io_RD_T_164, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_169 = bits(_io_RD_T_164, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_170 = bits(_io_RD_T_164, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_171 = bits(_io_RD_T_164, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_172 = bits(_io_RD_T_164, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_173 = bits(_io_RD_T_164, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_174 = bits(_io_RD_T_164, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_175 = bits(_io_RD_T_164, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_176 = bits(_io_RD_T_164, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_177 = bits(_io_RD_T_164, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_178 = bits(_io_RD_T_164, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_179 = bits(_io_RD_T_164, 15, 15) @[macros.scala 295:38]
    node _io_RD_T_180 = bits(_io_RD_T_164, 15, 15) @[macros.scala 295:38]
    node io_RD_lo_lo_lo_5 = cat(_io_RD_T_179, _io_RD_T_180) @[Cat.scala 31:58]
    node io_RD_lo_lo_hi_5 = cat(_io_RD_T_177, _io_RD_T_178) @[Cat.scala 31:58]
    node io_RD_lo_lo_5 = cat(io_RD_lo_lo_hi_5, io_RD_lo_lo_lo_5) @[Cat.scala 31:58]
    node io_RD_lo_hi_lo_5 = cat(_io_RD_T_175, _io_RD_T_176) @[Cat.scala 31:58]
    node io_RD_lo_hi_hi_5 = cat(_io_RD_T_173, _io_RD_T_174) @[Cat.scala 31:58]
    node io_RD_lo_hi_5 = cat(io_RD_lo_hi_hi_5, io_RD_lo_hi_lo_5) @[Cat.scala 31:58]
    node io_RD_lo_5 = cat(io_RD_lo_hi_5, io_RD_lo_lo_5) @[Cat.scala 31:58]
    node io_RD_hi_lo_lo_5 = cat(_io_RD_T_171, _io_RD_T_172) @[Cat.scala 31:58]
    node io_RD_hi_lo_hi_5 = cat(_io_RD_T_169, _io_RD_T_170) @[Cat.scala 31:58]
    node io_RD_hi_lo_5 = cat(io_RD_hi_lo_hi_5, io_RD_hi_lo_lo_5) @[Cat.scala 31:58]
    node io_RD_hi_hi_lo_5 = cat(_io_RD_T_167, _io_RD_T_168) @[Cat.scala 31:58]
    node io_RD_hi_hi_hi_5 = cat(_io_RD_T_165, _io_RD_T_166) @[Cat.scala 31:58]
    node io_RD_hi_hi_5 = cat(io_RD_hi_hi_hi_5, io_RD_hi_hi_lo_5) @[Cat.scala 31:58]
    node io_RD_hi_5 = cat(io_RD_hi_hi_5, io_RD_hi_lo_5) @[Cat.scala 31:58]
    node _io_RD_T_181 = cat(io_RD_hi_5, io_RD_lo_5) @[Cat.scala 31:58]
    node _io_RD_T_182 = bits(_io_RD_T_164, 15, 0) @[macros.scala 295:56]
    node _io_RD_T_183 = cat(_io_RD_T_181, _io_RD_T_182) @[Cat.scala 31:58]
    node _io_RD_T_184 = bits(io.rdata, 31, 16) @[dmem.scala 59:40]
    node _io_RD_T_185 = bits(_io_RD_T_184, 15, 0) @[macros.scala 298:29]
    node _io_RD_T_186 = cat(UInt<1>("h0"), _io_RD_T_185) @[Cat.scala 31:58]
    node _io_RD_T_187 = eq(UInt<1>("h1"), _io_RD_T_140) @[Mux.scala 81:61]
    node _io_RD_T_188 = mux(_io_RD_T_187, _io_RD_T_160, UInt<1>("h0")) @[Mux.scala 81:58]
    node _io_RD_T_189 = eq(UInt<1>("h0"), _io_RD_T_140) @[Mux.scala 81:61]
    node _io_RD_T_190 = mux(_io_RD_T_189, _io_RD_T_163, _io_RD_T_188) @[Mux.scala 81:58]
    node _io_RD_T_191 = eq(UInt<3>("h5"), _io_RD_T_140) @[Mux.scala 81:61]
    node _io_RD_T_192 = mux(_io_RD_T_191, _io_RD_T_183, _io_RD_T_190) @[Mux.scala 81:58]
    node _io_RD_T_193 = eq(UInt<3>("h4"), _io_RD_T_140) @[Mux.scala 81:61]
    node _io_RD_T_194 = mux(_io_RD_T_193, _io_RD_T_186, _io_RD_T_192) @[Mux.scala 81:58]
    node _io_RD_T_195 = eq(UInt<1>("h1"), io.WIDTH) @[Mux.scala 81:61]
    node _io_RD_T_196 = mux(_io_RD_T_195, _io_RD_T_139, UInt<1>("h0")) @[Mux.scala 81:58]
    node _io_RD_T_197 = eq(UInt<2>("h2"), io.WIDTH) @[Mux.scala 81:61]
    node _io_RD_T_198 = mux(_io_RD_T_197, _io_RD_T_194, _io_RD_T_196) @[Mux.scala 81:58]
    node _io_RD_T_199 = eq(UInt<2>("h3"), io.WIDTH) @[Mux.scala 81:61]
    node _io_RD_T_200 = mux(_io_RD_T_199, io.rdata, _io_RD_T_198) @[Mux.scala 81:58]
    node _io_RD_T_201 = mux(_io_RD_T, _io_RD_T_200, UInt<1>("h0")) @[dmem.scala 65:17]
    io.RD <= _io_RD_T_201 @[dmem.scala 65:11]

  module dmemreq :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip MemWriteE : UInt<1>, flip MemToRegE : UInt<1>, flip MemWidthE : UInt<2>, flip PhyAddrE : UInt<32>, flip WriteDataE : UInt<32>, flip addr_ok : UInt<1>, req : UInt<1>, wr : UInt<1>, size : UInt<2>, addr : UInt<32>, wdata : UInt<32>, addr_pending : UInt<1>}

    node ra = bits(io.PhyAddrE, 1, 0) @[dmemreq.scala 48:25]
    io.addr_pending <= UInt<1>("h0") @[dmemreq.scala 49:21]
    io.wr <= io.MemWriteE @[dmemreq.scala 50:17]
    node _io_size_T = eq(UInt<1>("h1"), io.MemWidthE) @[Mux.scala 81:61]
    node _io_size_T_1 = mux(_io_size_T, UInt<1>("h0"), UInt<2>("h3")) @[Mux.scala 81:58]
    node _io_size_T_2 = eq(UInt<2>("h2"), io.MemWidthE) @[Mux.scala 81:61]
    node _io_size_T_3 = mux(_io_size_T_2, UInt<1>("h1"), _io_size_T_1) @[Mux.scala 81:58]
    node _io_size_T_4 = eq(UInt<2>("h3"), io.MemWidthE) @[Mux.scala 81:61]
    node _io_size_T_5 = mux(_io_size_T_4, UInt<2>("h2"), _io_size_T_3) @[Mux.scala 81:58]
    io.size <= _io_size_T_5 @[dmemreq.scala 60:17]
    io.addr <= io.PhyAddrE @[dmemreq.scala 61:17]
    node _io_wdata_T = cat(ra, io.MemWidthE) @[Cat.scala 31:58]
    node _io_wdata_T_1 = bits(io.WriteDataE, 7, 0) @[dmemreq.scala 39:45]
    node _io_wdata_T_2 = cat(UInt<24>("h0"), _io_wdata_T_1) @[Cat.scala 31:58]
    node _io_wdata_T_3 = bits(io.WriteDataE, 15, 0) @[dmemreq.scala 40:45]
    node _io_wdata_T_4 = cat(UInt<16>("h0"), _io_wdata_T_3) @[Cat.scala 31:58]
    node _io_wdata_T_5 = bits(io.WriteDataE, 7, 0) @[dmemreq.scala 42:45]
    node io_wdata_hi = cat(UInt<16>("h0"), _io_wdata_T_5) @[Cat.scala 31:58]
    node _io_wdata_T_6 = cat(io_wdata_hi, UInt<8>("h0")) @[Cat.scala 31:58]
    node _io_wdata_T_7 = bits(io.WriteDataE, 7, 0) @[dmemreq.scala 44:44]
    node io_wdata_hi_1 = cat(UInt<8>("h0"), _io_wdata_T_7) @[Cat.scala 31:58]
    node _io_wdata_T_8 = cat(io_wdata_hi_1, UInt<16>("h0")) @[Cat.scala 31:58]
    node _io_wdata_T_9 = bits(io.WriteDataE, 15, 0) @[dmemreq.scala 45:35]
    node _io_wdata_T_10 = cat(_io_wdata_T_9, UInt<16>("h0")) @[Cat.scala 31:58]
    node _io_wdata_T_11 = bits(io.WriteDataE, 7, 0) @[dmemreq.scala 46:35]
    node _io_wdata_T_12 = cat(_io_wdata_T_11, UInt<24>("h0")) @[Cat.scala 31:58]
    node _io_wdata_T_13 = eq(UInt<1>("h1"), _io_wdata_T) @[Mux.scala 81:61]
    node _io_wdata_T_14 = mux(_io_wdata_T_13, _io_wdata_T_2, UInt<1>("h0")) @[Mux.scala 81:58]
    node _io_wdata_T_15 = eq(UInt<2>("h2"), _io_wdata_T) @[Mux.scala 81:61]
    node _io_wdata_T_16 = mux(_io_wdata_T_15, _io_wdata_T_4, _io_wdata_T_14) @[Mux.scala 81:58]
    node _io_wdata_T_17 = eq(UInt<2>("h3"), _io_wdata_T) @[Mux.scala 81:61]
    node _io_wdata_T_18 = mux(_io_wdata_T_17, io.WriteDataE, _io_wdata_T_16) @[Mux.scala 81:58]
    node _io_wdata_T_19 = eq(UInt<3>("h5"), _io_wdata_T) @[Mux.scala 81:61]
    node _io_wdata_T_20 = mux(_io_wdata_T_19, _io_wdata_T_6, _io_wdata_T_18) @[Mux.scala 81:58]
    node _io_wdata_T_21 = eq(UInt<4>("h9"), _io_wdata_T) @[Mux.scala 81:61]
    node _io_wdata_T_22 = mux(_io_wdata_T_21, _io_wdata_T_8, _io_wdata_T_20) @[Mux.scala 81:58]
    node _io_wdata_T_23 = eq(UInt<4>("ha"), _io_wdata_T) @[Mux.scala 81:61]
    node _io_wdata_T_24 = mux(_io_wdata_T_23, _io_wdata_T_10, _io_wdata_T_22) @[Mux.scala 81:58]
    node _io_wdata_T_25 = eq(UInt<4>("hd"), _io_wdata_T) @[Mux.scala 81:61]
    node _io_wdata_T_26 = mux(_io_wdata_T_25, _io_wdata_T_12, _io_wdata_T_24) @[Mux.scala 81:58]
    io.wdata <= _io_wdata_T_26 @[dmemreq.scala 62:17]
    node _io_req_T = bits(io.en, 0, 0) @[dmemreq.scala 63:26]
    node _io_req_T_1 = bits(io.MemToRegE, 0, 0) @[dmemreq.scala 63:50]
    node _io_req_T_2 = bits(io.MemWriteE, 0, 0) @[dmemreq.scala 63:73]
    node _io_req_T_3 = or(_io_req_T_1, _io_req_T_2) @[dmemreq.scala 63:57]
    node _io_req_T_4 = and(_io_req_T, _io_req_T_3) @[dmemreq.scala 63:33]
    io.req <= _io_req_T_4 @[dmemreq.scala 63:17]

  module ex2mem :
    input clock : Clock
    input reset : Reset
    input io1 : { RegWriteE : UInt<1>, MemToRegE : UInt<1>, MemWriteE : UInt<1>, ALUCtrlE : UInt<24>, ALUSrcE : UInt<2>, RegDstE : UInt<2>, LinkE : UInt<1>, PCPlus8E : UInt<32>, LoadUnsignedE : UInt<1>, MemWidthE : UInt<2>, HiLoWriteE : UInt<2>, HiLoToRegE : UInt<2>, CP0WriteE : UInt<1>, WriteCP0AddrE : UInt<5>, WriteCP0SelE : UInt<3>, ReadCP0AddrE : UInt<5>, ReadCP0SelE : UInt<3>, PCE : UInt<32>, InDelaySlotE : UInt<1>, MemRLE : UInt<2>, BranchJump_JrE : UInt<2>}
    output io : { flip en : UInt<1>, flip clr : UInt<1>, flip ALUOutE : UInt<32>, flip WriteDataE : UInt<32>, flip WriteRegE : UInt<5>, flip PhyAddrE : UInt<32>, flip HiLoOutE : UInt<32>, flip HiInE : UInt<32>, flip LoInE : UInt<32>, flip CP0WriteE : UInt<1>, flip CP0ToRegE : UInt<1>, flip WriteCP0HiLoDataE : UInt<32>, flip ReadCP0DataE : UInt<32>, flip BadVAddrE : UInt<32>, flip ExceptionTypeE : UInt<32>, flip RtE : UInt<32>, RegWriteM : UInt<1>, MemToRegM : UInt<1>, MemWriteM : UInt<1>, ALUOutM : UInt<32>, WriteDataM : UInt<32>, WriteRegM : UInt<5>, LinkM : UInt<1>, PCPlus8M : UInt<32>, LoadUnsignedM : UInt<1>, MemWidthM : UInt<2>, PhyAddrM : UInt<32>, HiLoWriteM : UInt<2>, HiLoToRegM : UInt<2>, HiLoOutM : UInt<32>, HiInM : UInt<32>, LoInM : UInt<32>, CP0WriteM : UInt<1>, CP0ToRegM : UInt<1>, WriteCP0AddrM : UInt<5>, WriteCP0SelM : UInt<3>, WriteCP0HiLoDataM : UInt<32>, ReadCP0DataM : UInt<32>, PCM : UInt<32>, InDelaySlotM : UInt<1>, BadVAddrM : UInt<32>, ExceptionTypeM_Out : UInt<32>, MemRLM : UInt<2>, RtM : UInt<32>, BranchJump_JrM : UInt<2>}

    reg RegWrite_Reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[ex2mem.scala 73:38]
    reg MemToReg_Reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[ex2mem.scala 74:38]
    reg MemWrite_Reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[ex2mem.scala 75:38]
    reg ALUOut_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[ex2mem.scala 76:36]
    reg WriteData_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[ex2mem.scala 77:39]
    reg WriteReg_Reg : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[ex2mem.scala 78:38]
    reg Link_Reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[ex2mem.scala 79:34]
    reg PCPlus8_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[ex2mem.scala 80:37]
    reg LoadUnsigned_Reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[ex2mem.scala 81:42]
    reg MemWidth_Reg : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[ex2mem.scala 82:38]
    reg PhyAddr_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[ex2mem.scala 83:37]
    reg HiLoWrite_Reg : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[ex2mem.scala 84:39]
    reg HiLoToReg_Reg : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[ex2mem.scala 85:39]
    reg HiLoOut_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[ex2mem.scala 86:37]
    reg HiIn_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[ex2mem.scala 87:34]
    reg LoIn_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[ex2mem.scala 88:34]
    reg CP0Write_Reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[ex2mem.scala 89:38]
    reg CP0ToReg_Reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[ex2mem.scala 90:38]
    reg WriteCP0Addr_Reg : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[ex2mem.scala 91:42]
    reg WriteCP0Sel_Reg : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[ex2mem.scala 92:41]
    reg WriteCP0HiLoData_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[ex2mem.scala 93:46]
    reg ReadCP0Data_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[ex2mem.scala 94:41]
    reg PC_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[ex2mem.scala 95:32]
    reg InDelaySlot_Reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[ex2mem.scala 96:41]
    reg BadVAddr_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[ex2mem.scala 97:38]
    reg ExceptionType_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[ex2mem.scala 98:41]
    reg MemRLM_Reg : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[ex2mem.scala 99:40]
    reg RtM_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[ex2mem.scala 100:32]
    reg BranchJump_JrM_Reg : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[ex2mem.scala 101:43]
    node _RegWrite_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 103:46]
    node _RegWrite_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 103:68]
    node _RegWrite_Reg_T_2 = mux(_RegWrite_Reg_T_1, io1.RegWriteE, RegWrite_Reg) @[ex2mem.scala 103:61]
    node _RegWrite_Reg_T_3 = mux(_RegWrite_Reg_T, UInt<1>("h0"), _RegWrite_Reg_T_2) @[ex2mem.scala 103:38]
    RegWrite_Reg <= _RegWrite_Reg_T_3 @[ex2mem.scala 103:21]
    node _MemWrite_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 104:46]
    node _MemWrite_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 104:68]
    node _MemWrite_Reg_T_2 = mux(_MemWrite_Reg_T_1, io1.MemWriteE, MemWrite_Reg) @[ex2mem.scala 104:61]
    node _MemWrite_Reg_T_3 = mux(_MemWrite_Reg_T, UInt<1>("h0"), _MemWrite_Reg_T_2) @[ex2mem.scala 104:38]
    MemWrite_Reg <= _MemWrite_Reg_T_3 @[ex2mem.scala 104:21]
    node _ALUOut_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 105:46]
    node _ALUOut_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 105:68]
    node _ALUOut_Reg_T_2 = mux(_ALUOut_Reg_T_1, io.ALUOutE, ALUOut_Reg) @[ex2mem.scala 105:61]
    node _ALUOut_Reg_T_3 = mux(_ALUOut_Reg_T, UInt<1>("h0"), _ALUOut_Reg_T_2) @[ex2mem.scala 105:38]
    ALUOut_Reg <= _ALUOut_Reg_T_3 @[ex2mem.scala 105:19]
    node _WriteData_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 106:46]
    node _WriteData_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 106:68]
    node _WriteData_Reg_T_2 = mux(_WriteData_Reg_T_1, io.WriteDataE, WriteData_Reg) @[ex2mem.scala 106:61]
    node _WriteData_Reg_T_3 = mux(_WriteData_Reg_T, UInt<1>("h0"), _WriteData_Reg_T_2) @[ex2mem.scala 106:38]
    WriteData_Reg <= _WriteData_Reg_T_3 @[ex2mem.scala 106:22]
    node _WriteReg_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 107:46]
    node _WriteReg_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 107:68]
    node _WriteReg_Reg_T_2 = mux(_WriteReg_Reg_T_1, io.WriteRegE, WriteReg_Reg) @[ex2mem.scala 107:61]
    node _WriteReg_Reg_T_3 = mux(_WriteReg_Reg_T, UInt<1>("h0"), _WriteReg_Reg_T_2) @[ex2mem.scala 107:38]
    WriteReg_Reg <= _WriteReg_Reg_T_3 @[ex2mem.scala 107:21]
    node _Link_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 108:46]
    node _Link_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 108:68]
    node _Link_Reg_T_2 = mux(_Link_Reg_T_1, io1.LinkE, Link_Reg) @[ex2mem.scala 108:61]
    node _Link_Reg_T_3 = mux(_Link_Reg_T, UInt<1>("h0"), _Link_Reg_T_2) @[ex2mem.scala 108:38]
    Link_Reg <= _Link_Reg_T_3 @[ex2mem.scala 108:17]
    node _PCPlus8_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 109:46]
    node _PCPlus8_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 109:68]
    node _PCPlus8_Reg_T_2 = mux(_PCPlus8_Reg_T_1, io1.PCPlus8E, PCPlus8_Reg) @[ex2mem.scala 109:61]
    node _PCPlus8_Reg_T_3 = mux(_PCPlus8_Reg_T, UInt<1>("h0"), _PCPlus8_Reg_T_2) @[ex2mem.scala 109:38]
    PCPlus8_Reg <= _PCPlus8_Reg_T_3 @[ex2mem.scala 109:20]
    node _LoadUnsigned_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 110:46]
    node _LoadUnsigned_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 110:68]
    node _LoadUnsigned_Reg_T_2 = mux(_LoadUnsigned_Reg_T_1, io1.LoadUnsignedE, LoadUnsigned_Reg) @[ex2mem.scala 110:61]
    node _LoadUnsigned_Reg_T_3 = mux(_LoadUnsigned_Reg_T, UInt<1>("h0"), _LoadUnsigned_Reg_T_2) @[ex2mem.scala 110:38]
    LoadUnsigned_Reg <= _LoadUnsigned_Reg_T_3 @[ex2mem.scala 110:25]
    node _MemWidth_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 111:46]
    node _MemWidth_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 111:68]
    node _MemWidth_Reg_T_2 = mux(_MemWidth_Reg_T_1, io1.MemWidthE, MemWidth_Reg) @[ex2mem.scala 111:61]
    node _MemWidth_Reg_T_3 = mux(_MemWidth_Reg_T, UInt<1>("h0"), _MemWidth_Reg_T_2) @[ex2mem.scala 111:38]
    MemWidth_Reg <= _MemWidth_Reg_T_3 @[ex2mem.scala 111:21]
    node _PhyAddr_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 112:46]
    node _PhyAddr_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 112:68]
    node _PhyAddr_Reg_T_2 = mux(_PhyAddr_Reg_T_1, io.PhyAddrE, PhyAddr_Reg) @[ex2mem.scala 112:61]
    node _PhyAddr_Reg_T_3 = mux(_PhyAddr_Reg_T, UInt<1>("h0"), _PhyAddr_Reg_T_2) @[ex2mem.scala 112:38]
    PhyAddr_Reg <= _PhyAddr_Reg_T_3 @[ex2mem.scala 112:20]
    node _HiLoWrite_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 113:46]
    node _HiLoWrite_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 113:68]
    node _HiLoWrite_Reg_T_2 = mux(_HiLoWrite_Reg_T_1, io1.HiLoWriteE, HiLoWrite_Reg) @[ex2mem.scala 113:61]
    node _HiLoWrite_Reg_T_3 = mux(_HiLoWrite_Reg_T, UInt<1>("h0"), _HiLoWrite_Reg_T_2) @[ex2mem.scala 113:38]
    HiLoWrite_Reg <= _HiLoWrite_Reg_T_3 @[ex2mem.scala 113:22]
    node _HiLoToReg_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 114:46]
    node _HiLoToReg_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 114:68]
    node _HiLoToReg_Reg_T_2 = mux(_HiLoToReg_Reg_T_1, io1.HiLoToRegE, HiLoToReg_Reg) @[ex2mem.scala 114:61]
    node _HiLoToReg_Reg_T_3 = mux(_HiLoToReg_Reg_T, UInt<1>("h0"), _HiLoToReg_Reg_T_2) @[ex2mem.scala 114:38]
    HiLoToReg_Reg <= _HiLoToReg_Reg_T_3 @[ex2mem.scala 114:22]
    node _HiLoOut_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 115:46]
    node _HiLoOut_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 115:68]
    node _HiLoOut_Reg_T_2 = mux(_HiLoOut_Reg_T_1, io.HiLoOutE, HiLoOut_Reg) @[ex2mem.scala 115:61]
    node _HiLoOut_Reg_T_3 = mux(_HiLoOut_Reg_T, UInt<1>("h0"), _HiLoOut_Reg_T_2) @[ex2mem.scala 115:38]
    HiLoOut_Reg <= _HiLoOut_Reg_T_3 @[ex2mem.scala 115:20]
    node _HiIn_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 116:46]
    node _HiIn_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 116:68]
    node _HiIn_Reg_T_2 = mux(_HiIn_Reg_T_1, io.HiInE, HiIn_Reg) @[ex2mem.scala 116:61]
    node _HiIn_Reg_T_3 = mux(_HiIn_Reg_T, UInt<1>("h0"), _HiIn_Reg_T_2) @[ex2mem.scala 116:38]
    HiIn_Reg <= _HiIn_Reg_T_3 @[ex2mem.scala 116:17]
    node _LoIn_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 117:46]
    node _LoIn_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 117:68]
    node _LoIn_Reg_T_2 = mux(_LoIn_Reg_T_1, io.LoInE, LoIn_Reg) @[ex2mem.scala 117:61]
    node _LoIn_Reg_T_3 = mux(_LoIn_Reg_T, UInt<1>("h0"), _LoIn_Reg_T_2) @[ex2mem.scala 117:38]
    LoIn_Reg <= _LoIn_Reg_T_3 @[ex2mem.scala 117:17]
    node _CP0Write_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 118:46]
    node _CP0Write_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 118:68]
    node _CP0Write_Reg_T_2 = mux(_CP0Write_Reg_T_1, io1.CP0WriteE, CP0Write_Reg) @[ex2mem.scala 118:61]
    node _CP0Write_Reg_T_3 = mux(_CP0Write_Reg_T, UInt<1>("h0"), _CP0Write_Reg_T_2) @[ex2mem.scala 118:38]
    CP0Write_Reg <= _CP0Write_Reg_T_3 @[ex2mem.scala 118:21]
    node _CP0ToReg_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 119:46]
    node _CP0ToReg_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 119:68]
    node _CP0ToReg_Reg_T_2 = mux(_CP0ToReg_Reg_T_1, io.CP0ToRegE, CP0ToReg_Reg) @[ex2mem.scala 119:61]
    node _CP0ToReg_Reg_T_3 = mux(_CP0ToReg_Reg_T, UInt<1>("h0"), _CP0ToReg_Reg_T_2) @[ex2mem.scala 119:38]
    CP0ToReg_Reg <= _CP0ToReg_Reg_T_3 @[ex2mem.scala 119:21]
    node _WriteCP0Addr_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 120:46]
    node _WriteCP0Addr_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 120:68]
    node _WriteCP0Addr_Reg_T_2 = mux(_WriteCP0Addr_Reg_T_1, io1.WriteCP0AddrE, WriteCP0Addr_Reg) @[ex2mem.scala 120:61]
    node _WriteCP0Addr_Reg_T_3 = mux(_WriteCP0Addr_Reg_T, UInt<1>("h0"), _WriteCP0Addr_Reg_T_2) @[ex2mem.scala 120:38]
    WriteCP0Addr_Reg <= _WriteCP0Addr_Reg_T_3 @[ex2mem.scala 120:25]
    node _WriteCP0Sel_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 121:46]
    node _WriteCP0Sel_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 121:68]
    node _WriteCP0Sel_Reg_T_2 = mux(_WriteCP0Sel_Reg_T_1, io1.WriteCP0SelE, WriteCP0Sel_Reg) @[ex2mem.scala 121:61]
    node _WriteCP0Sel_Reg_T_3 = mux(_WriteCP0Sel_Reg_T, UInt<1>("h0"), _WriteCP0Sel_Reg_T_2) @[ex2mem.scala 121:38]
    WriteCP0Sel_Reg <= _WriteCP0Sel_Reg_T_3 @[ex2mem.scala 121:24]
    node _WriteCP0HiLoData_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 122:46]
    node _WriteCP0HiLoData_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 122:68]
    node _WriteCP0HiLoData_Reg_T_2 = mux(_WriteCP0HiLoData_Reg_T_1, io.WriteCP0HiLoDataE, WriteCP0HiLoData_Reg) @[ex2mem.scala 122:61]
    node _WriteCP0HiLoData_Reg_T_3 = mux(_WriteCP0HiLoData_Reg_T, UInt<1>("h0"), _WriteCP0HiLoData_Reg_T_2) @[ex2mem.scala 122:38]
    WriteCP0HiLoData_Reg <= _WriteCP0HiLoData_Reg_T_3 @[ex2mem.scala 122:29]
    node _ReadCP0Data_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 123:46]
    node _ReadCP0Data_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 123:68]
    node _ReadCP0Data_Reg_T_2 = mux(_ReadCP0Data_Reg_T_1, io.ReadCP0DataE, ReadCP0Data_Reg) @[ex2mem.scala 123:61]
    node _ReadCP0Data_Reg_T_3 = mux(_ReadCP0Data_Reg_T, UInt<1>("h0"), _ReadCP0Data_Reg_T_2) @[ex2mem.scala 123:38]
    ReadCP0Data_Reg <= _ReadCP0Data_Reg_T_3 @[ex2mem.scala 123:24]
    node _PC_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 124:46]
    node _PC_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 124:68]
    node _PC_Reg_T_2 = mux(_PC_Reg_T_1, io1.PCE, PC_Reg) @[ex2mem.scala 124:61]
    node _PC_Reg_T_3 = mux(_PC_Reg_T, UInt<1>("h0"), _PC_Reg_T_2) @[ex2mem.scala 124:38]
    PC_Reg <= _PC_Reg_T_3 @[ex2mem.scala 124:15]
    node _InDelaySlot_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 125:46]
    node _InDelaySlot_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 125:68]
    node _InDelaySlot_Reg_T_2 = mux(_InDelaySlot_Reg_T_1, io1.InDelaySlotE, InDelaySlot_Reg) @[ex2mem.scala 125:61]
    node _InDelaySlot_Reg_T_3 = mux(_InDelaySlot_Reg_T, UInt<1>("h0"), _InDelaySlot_Reg_T_2) @[ex2mem.scala 125:38]
    InDelaySlot_Reg <= _InDelaySlot_Reg_T_3 @[ex2mem.scala 125:24]
    node _BadVAddr_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 126:46]
    node _BadVAddr_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 126:68]
    node _BadVAddr_Reg_T_2 = mux(_BadVAddr_Reg_T_1, io.BadVAddrE, BadVAddr_Reg) @[ex2mem.scala 126:61]
    node _BadVAddr_Reg_T_3 = mux(_BadVAddr_Reg_T, UInt<1>("h0"), _BadVAddr_Reg_T_2) @[ex2mem.scala 126:38]
    BadVAddr_Reg <= _BadVAddr_Reg_T_3 @[ex2mem.scala 126:21]
    node _ExceptionType_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 127:49]
    node _ExceptionType_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 127:71]
    node _ExceptionType_Reg_T_2 = mux(_ExceptionType_Reg_T_1, io.ExceptionTypeE, ExceptionType_Reg) @[ex2mem.scala 127:64]
    node _ExceptionType_Reg_T_3 = mux(_ExceptionType_Reg_T, UInt<1>("h0"), _ExceptionType_Reg_T_2) @[ex2mem.scala 127:41]
    ExceptionType_Reg <= _ExceptionType_Reg_T_3 @[ex2mem.scala 127:29]
    node _MemToReg_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 128:49]
    node _MemToReg_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 128:71]
    node _MemToReg_Reg_T_2 = mux(_MemToReg_Reg_T_1, io1.MemToRegE, MemToReg_Reg) @[ex2mem.scala 128:64]
    node _MemToReg_Reg_T_3 = mux(_MemToReg_Reg_T, UInt<1>("h0"), _MemToReg_Reg_T_2) @[ex2mem.scala 128:41]
    MemToReg_Reg <= _MemToReg_Reg_T_3 @[ex2mem.scala 128:29]
    node _MemRLM_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 129:43]
    node _MemRLM_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 129:65]
    node _MemRLM_Reg_T_2 = mux(_MemRLM_Reg_T_1, io1.MemRLE, MemRLM_Reg) @[ex2mem.scala 129:58]
    node _MemRLM_Reg_T_3 = mux(_MemRLM_Reg_T, UInt<1>("h0"), _MemRLM_Reg_T_2) @[ex2mem.scala 129:35]
    MemRLM_Reg <= _MemRLM_Reg_T_3 @[ex2mem.scala 129:29]
    node _RtM_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 130:54]
    node _RtM_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 130:75]
    node _RtM_Reg_T_2 = mux(_RtM_Reg_T_1, io.RtE, RtM_Reg) @[ex2mem.scala 130:68]
    node _RtM_Reg_T_3 = mux(_RtM_Reg_T, UInt<1>("h0"), _RtM_Reg_T_2) @[ex2mem.scala 130:46]
    RtM_Reg <= _RtM_Reg_T_3 @[ex2mem.scala 130:33]
    node _BranchJump_JrM_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 131:57]
    node _BranchJump_JrM_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 131:78]
    node _BranchJump_JrM_Reg_T_2 = mux(_BranchJump_JrM_Reg_T_1, io1.BranchJump_JrE, BranchJump_JrM_Reg) @[ex2mem.scala 131:71]
    node _BranchJump_JrM_Reg_T_3 = mux(_BranchJump_JrM_Reg_T, UInt<1>("h0"), _BranchJump_JrM_Reg_T_2) @[ex2mem.scala 131:49]
    BranchJump_JrM_Reg <= _BranchJump_JrM_Reg_T_3 @[ex2mem.scala 131:36]
    io.RegWriteM <= RegWrite_Reg @[ex2mem.scala 133:30]
    io.MemToRegM <= MemToReg_Reg @[ex2mem.scala 134:30]
    io.MemWriteM <= MemWrite_Reg @[ex2mem.scala 135:30]
    io.ALUOutM <= ALUOut_Reg @[ex2mem.scala 136:30]
    io.WriteDataM <= WriteData_Reg @[ex2mem.scala 137:30]
    io.WriteRegM <= WriteReg_Reg @[ex2mem.scala 138:30]
    io.LinkM <= Link_Reg @[ex2mem.scala 139:30]
    io.PCPlus8M <= PCPlus8_Reg @[ex2mem.scala 140:30]
    io.LoadUnsignedM <= LoadUnsigned_Reg @[ex2mem.scala 141:30]
    io.MemWidthM <= MemWidth_Reg @[ex2mem.scala 142:30]
    io.PhyAddrM <= PhyAddr_Reg @[ex2mem.scala 143:30]
    io.HiLoWriteM <= HiLoWrite_Reg @[ex2mem.scala 144:30]
    io.HiLoToRegM <= HiLoToReg_Reg @[ex2mem.scala 145:30]
    io.HiLoOutM <= HiLoOut_Reg @[ex2mem.scala 146:30]
    io.HiInM <= HiIn_Reg @[ex2mem.scala 147:30]
    io.LoInM <= LoIn_Reg @[ex2mem.scala 148:30]
    io.CP0WriteM <= CP0Write_Reg @[ex2mem.scala 149:30]
    io.CP0ToRegM <= CP0ToReg_Reg @[ex2mem.scala 150:30]
    io.WriteCP0AddrM <= WriteCP0Addr_Reg @[ex2mem.scala 151:30]
    io.WriteCP0SelM <= WriteCP0Sel_Reg @[ex2mem.scala 152:30]
    io.WriteCP0HiLoDataM <= WriteCP0HiLoData_Reg @[ex2mem.scala 153:30]
    io.ReadCP0DataM <= ReadCP0Data_Reg @[ex2mem.scala 154:30]
    io.PCM <= PC_Reg @[ex2mem.scala 155:30]
    io.InDelaySlotM <= InDelaySlot_Reg @[ex2mem.scala 156:30]
    io.BadVAddrM <= BadVAddr_Reg @[ex2mem.scala 157:30]
    io.ExceptionTypeM_Out <= ExceptionType_Reg @[ex2mem.scala 158:34]
    io.MemRLM <= MemRLM_Reg @[ex2mem.scala 159:30]
    io.RtM <= RtM_Reg @[ex2mem.scala 160:30]
    io.BranchJump_JrM <= BranchJump_JrM_Reg @[ex2mem.scala 161:33]

  module ex2mem_1 :
    input clock : Clock
    input reset : Reset
    input io1 : { RegWriteE : UInt<1>, MemToRegE : UInt<1>, MemWriteE : UInt<1>, ALUCtrlE : UInt<24>, ALUSrcE : UInt<2>, RegDstE : UInt<2>, LinkE : UInt<1>, PCPlus8E : UInt<32>, LoadUnsignedE : UInt<1>, MemWidthE : UInt<2>, HiLoWriteE : UInt<2>, HiLoToRegE : UInt<2>, CP0WriteE : UInt<1>, WriteCP0AddrE : UInt<5>, WriteCP0SelE : UInt<3>, ReadCP0AddrE : UInt<5>, ReadCP0SelE : UInt<3>, PCE : UInt<32>, InDelaySlotE : UInt<1>, MemRLE : UInt<2>, BranchJump_JrE : UInt<2>}
    output io : { flip en : UInt<1>, flip clr : UInt<1>, flip ALUOutE : UInt<32>, flip WriteDataE : UInt<32>, flip WriteRegE : UInt<5>, flip PhyAddrE : UInt<32>, flip HiLoOutE : UInt<32>, flip HiInE : UInt<32>, flip LoInE : UInt<32>, flip CP0WriteE : UInt<1>, flip CP0ToRegE : UInt<1>, flip WriteCP0HiLoDataE : UInt<32>, flip ReadCP0DataE : UInt<32>, flip BadVAddrE : UInt<32>, flip ExceptionTypeE : UInt<32>, flip RtE : UInt<32>, RegWriteM : UInt<1>, MemToRegM : UInt<1>, MemWriteM : UInt<1>, ALUOutM : UInt<32>, WriteDataM : UInt<32>, WriteRegM : UInt<5>, LinkM : UInt<1>, PCPlus8M : UInt<32>, LoadUnsignedM : UInt<1>, MemWidthM : UInt<2>, PhyAddrM : UInt<32>, HiLoWriteM : UInt<2>, HiLoToRegM : UInt<2>, HiLoOutM : UInt<32>, HiInM : UInt<32>, LoInM : UInt<32>, CP0WriteM : UInt<1>, CP0ToRegM : UInt<1>, WriteCP0AddrM : UInt<5>, WriteCP0SelM : UInt<3>, WriteCP0HiLoDataM : UInt<32>, ReadCP0DataM : UInt<32>, PCM : UInt<32>, InDelaySlotM : UInt<1>, BadVAddrM : UInt<32>, ExceptionTypeM_Out : UInt<32>, MemRLM : UInt<2>, RtM : UInt<32>, BranchJump_JrM : UInt<2>}

    reg RegWrite_Reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[ex2mem.scala 73:38]
    reg MemToReg_Reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[ex2mem.scala 74:38]
    reg MemWrite_Reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[ex2mem.scala 75:38]
    reg ALUOut_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[ex2mem.scala 76:36]
    reg WriteData_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[ex2mem.scala 77:39]
    reg WriteReg_Reg : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[ex2mem.scala 78:38]
    reg Link_Reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[ex2mem.scala 79:34]
    reg PCPlus8_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[ex2mem.scala 80:37]
    reg LoadUnsigned_Reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[ex2mem.scala 81:42]
    reg MemWidth_Reg : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[ex2mem.scala 82:38]
    reg PhyAddr_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[ex2mem.scala 83:37]
    reg HiLoWrite_Reg : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[ex2mem.scala 84:39]
    reg HiLoToReg_Reg : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[ex2mem.scala 85:39]
    reg HiLoOut_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[ex2mem.scala 86:37]
    reg HiIn_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[ex2mem.scala 87:34]
    reg LoIn_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[ex2mem.scala 88:34]
    reg CP0Write_Reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[ex2mem.scala 89:38]
    reg CP0ToReg_Reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[ex2mem.scala 90:38]
    reg WriteCP0Addr_Reg : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[ex2mem.scala 91:42]
    reg WriteCP0Sel_Reg : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[ex2mem.scala 92:41]
    reg WriteCP0HiLoData_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[ex2mem.scala 93:46]
    reg ReadCP0Data_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[ex2mem.scala 94:41]
    reg PC_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[ex2mem.scala 95:32]
    reg InDelaySlot_Reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[ex2mem.scala 96:41]
    reg BadVAddr_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[ex2mem.scala 97:38]
    reg ExceptionType_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[ex2mem.scala 98:41]
    reg MemRLM_Reg : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[ex2mem.scala 99:40]
    reg RtM_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[ex2mem.scala 100:32]
    reg BranchJump_JrM_Reg : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[ex2mem.scala 101:43]
    node _RegWrite_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 103:46]
    node _RegWrite_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 103:68]
    node _RegWrite_Reg_T_2 = mux(_RegWrite_Reg_T_1, io1.RegWriteE, RegWrite_Reg) @[ex2mem.scala 103:61]
    node _RegWrite_Reg_T_3 = mux(_RegWrite_Reg_T, UInt<1>("h0"), _RegWrite_Reg_T_2) @[ex2mem.scala 103:38]
    RegWrite_Reg <= _RegWrite_Reg_T_3 @[ex2mem.scala 103:21]
    node _MemWrite_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 104:46]
    node _MemWrite_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 104:68]
    node _MemWrite_Reg_T_2 = mux(_MemWrite_Reg_T_1, io1.MemWriteE, MemWrite_Reg) @[ex2mem.scala 104:61]
    node _MemWrite_Reg_T_3 = mux(_MemWrite_Reg_T, UInt<1>("h0"), _MemWrite_Reg_T_2) @[ex2mem.scala 104:38]
    MemWrite_Reg <= _MemWrite_Reg_T_3 @[ex2mem.scala 104:21]
    node _ALUOut_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 105:46]
    node _ALUOut_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 105:68]
    node _ALUOut_Reg_T_2 = mux(_ALUOut_Reg_T_1, io.ALUOutE, ALUOut_Reg) @[ex2mem.scala 105:61]
    node _ALUOut_Reg_T_3 = mux(_ALUOut_Reg_T, UInt<1>("h0"), _ALUOut_Reg_T_2) @[ex2mem.scala 105:38]
    ALUOut_Reg <= _ALUOut_Reg_T_3 @[ex2mem.scala 105:19]
    node _WriteData_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 106:46]
    node _WriteData_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 106:68]
    node _WriteData_Reg_T_2 = mux(_WriteData_Reg_T_1, io.WriteDataE, WriteData_Reg) @[ex2mem.scala 106:61]
    node _WriteData_Reg_T_3 = mux(_WriteData_Reg_T, UInt<1>("h0"), _WriteData_Reg_T_2) @[ex2mem.scala 106:38]
    WriteData_Reg <= _WriteData_Reg_T_3 @[ex2mem.scala 106:22]
    node _WriteReg_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 107:46]
    node _WriteReg_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 107:68]
    node _WriteReg_Reg_T_2 = mux(_WriteReg_Reg_T_1, io.WriteRegE, WriteReg_Reg) @[ex2mem.scala 107:61]
    node _WriteReg_Reg_T_3 = mux(_WriteReg_Reg_T, UInt<1>("h0"), _WriteReg_Reg_T_2) @[ex2mem.scala 107:38]
    WriteReg_Reg <= _WriteReg_Reg_T_3 @[ex2mem.scala 107:21]
    node _Link_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 108:46]
    node _Link_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 108:68]
    node _Link_Reg_T_2 = mux(_Link_Reg_T_1, io1.LinkE, Link_Reg) @[ex2mem.scala 108:61]
    node _Link_Reg_T_3 = mux(_Link_Reg_T, UInt<1>("h0"), _Link_Reg_T_2) @[ex2mem.scala 108:38]
    Link_Reg <= _Link_Reg_T_3 @[ex2mem.scala 108:17]
    node _PCPlus8_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 109:46]
    node _PCPlus8_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 109:68]
    node _PCPlus8_Reg_T_2 = mux(_PCPlus8_Reg_T_1, io1.PCPlus8E, PCPlus8_Reg) @[ex2mem.scala 109:61]
    node _PCPlus8_Reg_T_3 = mux(_PCPlus8_Reg_T, UInt<1>("h0"), _PCPlus8_Reg_T_2) @[ex2mem.scala 109:38]
    PCPlus8_Reg <= _PCPlus8_Reg_T_3 @[ex2mem.scala 109:20]
    node _LoadUnsigned_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 110:46]
    node _LoadUnsigned_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 110:68]
    node _LoadUnsigned_Reg_T_2 = mux(_LoadUnsigned_Reg_T_1, io1.LoadUnsignedE, LoadUnsigned_Reg) @[ex2mem.scala 110:61]
    node _LoadUnsigned_Reg_T_3 = mux(_LoadUnsigned_Reg_T, UInt<1>("h0"), _LoadUnsigned_Reg_T_2) @[ex2mem.scala 110:38]
    LoadUnsigned_Reg <= _LoadUnsigned_Reg_T_3 @[ex2mem.scala 110:25]
    node _MemWidth_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 111:46]
    node _MemWidth_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 111:68]
    node _MemWidth_Reg_T_2 = mux(_MemWidth_Reg_T_1, io1.MemWidthE, MemWidth_Reg) @[ex2mem.scala 111:61]
    node _MemWidth_Reg_T_3 = mux(_MemWidth_Reg_T, UInt<1>("h0"), _MemWidth_Reg_T_2) @[ex2mem.scala 111:38]
    MemWidth_Reg <= _MemWidth_Reg_T_3 @[ex2mem.scala 111:21]
    node _PhyAddr_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 112:46]
    node _PhyAddr_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 112:68]
    node _PhyAddr_Reg_T_2 = mux(_PhyAddr_Reg_T_1, io.PhyAddrE, PhyAddr_Reg) @[ex2mem.scala 112:61]
    node _PhyAddr_Reg_T_3 = mux(_PhyAddr_Reg_T, UInt<1>("h0"), _PhyAddr_Reg_T_2) @[ex2mem.scala 112:38]
    PhyAddr_Reg <= _PhyAddr_Reg_T_3 @[ex2mem.scala 112:20]
    node _HiLoWrite_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 113:46]
    node _HiLoWrite_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 113:68]
    node _HiLoWrite_Reg_T_2 = mux(_HiLoWrite_Reg_T_1, io1.HiLoWriteE, HiLoWrite_Reg) @[ex2mem.scala 113:61]
    node _HiLoWrite_Reg_T_3 = mux(_HiLoWrite_Reg_T, UInt<1>("h0"), _HiLoWrite_Reg_T_2) @[ex2mem.scala 113:38]
    HiLoWrite_Reg <= _HiLoWrite_Reg_T_3 @[ex2mem.scala 113:22]
    node _HiLoToReg_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 114:46]
    node _HiLoToReg_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 114:68]
    node _HiLoToReg_Reg_T_2 = mux(_HiLoToReg_Reg_T_1, io1.HiLoToRegE, HiLoToReg_Reg) @[ex2mem.scala 114:61]
    node _HiLoToReg_Reg_T_3 = mux(_HiLoToReg_Reg_T, UInt<1>("h0"), _HiLoToReg_Reg_T_2) @[ex2mem.scala 114:38]
    HiLoToReg_Reg <= _HiLoToReg_Reg_T_3 @[ex2mem.scala 114:22]
    node _HiLoOut_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 115:46]
    node _HiLoOut_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 115:68]
    node _HiLoOut_Reg_T_2 = mux(_HiLoOut_Reg_T_1, io.HiLoOutE, HiLoOut_Reg) @[ex2mem.scala 115:61]
    node _HiLoOut_Reg_T_3 = mux(_HiLoOut_Reg_T, UInt<1>("h0"), _HiLoOut_Reg_T_2) @[ex2mem.scala 115:38]
    HiLoOut_Reg <= _HiLoOut_Reg_T_3 @[ex2mem.scala 115:20]
    node _HiIn_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 116:46]
    node _HiIn_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 116:68]
    node _HiIn_Reg_T_2 = mux(_HiIn_Reg_T_1, io.HiInE, HiIn_Reg) @[ex2mem.scala 116:61]
    node _HiIn_Reg_T_3 = mux(_HiIn_Reg_T, UInt<1>("h0"), _HiIn_Reg_T_2) @[ex2mem.scala 116:38]
    HiIn_Reg <= _HiIn_Reg_T_3 @[ex2mem.scala 116:17]
    node _LoIn_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 117:46]
    node _LoIn_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 117:68]
    node _LoIn_Reg_T_2 = mux(_LoIn_Reg_T_1, io.LoInE, LoIn_Reg) @[ex2mem.scala 117:61]
    node _LoIn_Reg_T_3 = mux(_LoIn_Reg_T, UInt<1>("h0"), _LoIn_Reg_T_2) @[ex2mem.scala 117:38]
    LoIn_Reg <= _LoIn_Reg_T_3 @[ex2mem.scala 117:17]
    node _CP0Write_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 118:46]
    node _CP0Write_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 118:68]
    node _CP0Write_Reg_T_2 = mux(_CP0Write_Reg_T_1, io1.CP0WriteE, CP0Write_Reg) @[ex2mem.scala 118:61]
    node _CP0Write_Reg_T_3 = mux(_CP0Write_Reg_T, UInt<1>("h0"), _CP0Write_Reg_T_2) @[ex2mem.scala 118:38]
    CP0Write_Reg <= _CP0Write_Reg_T_3 @[ex2mem.scala 118:21]
    node _CP0ToReg_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 119:46]
    node _CP0ToReg_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 119:68]
    node _CP0ToReg_Reg_T_2 = mux(_CP0ToReg_Reg_T_1, io.CP0ToRegE, CP0ToReg_Reg) @[ex2mem.scala 119:61]
    node _CP0ToReg_Reg_T_3 = mux(_CP0ToReg_Reg_T, UInt<1>("h0"), _CP0ToReg_Reg_T_2) @[ex2mem.scala 119:38]
    CP0ToReg_Reg <= _CP0ToReg_Reg_T_3 @[ex2mem.scala 119:21]
    node _WriteCP0Addr_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 120:46]
    node _WriteCP0Addr_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 120:68]
    node _WriteCP0Addr_Reg_T_2 = mux(_WriteCP0Addr_Reg_T_1, io1.WriteCP0AddrE, WriteCP0Addr_Reg) @[ex2mem.scala 120:61]
    node _WriteCP0Addr_Reg_T_3 = mux(_WriteCP0Addr_Reg_T, UInt<1>("h0"), _WriteCP0Addr_Reg_T_2) @[ex2mem.scala 120:38]
    WriteCP0Addr_Reg <= _WriteCP0Addr_Reg_T_3 @[ex2mem.scala 120:25]
    node _WriteCP0Sel_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 121:46]
    node _WriteCP0Sel_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 121:68]
    node _WriteCP0Sel_Reg_T_2 = mux(_WriteCP0Sel_Reg_T_1, io1.WriteCP0SelE, WriteCP0Sel_Reg) @[ex2mem.scala 121:61]
    node _WriteCP0Sel_Reg_T_3 = mux(_WriteCP0Sel_Reg_T, UInt<1>("h0"), _WriteCP0Sel_Reg_T_2) @[ex2mem.scala 121:38]
    WriteCP0Sel_Reg <= _WriteCP0Sel_Reg_T_3 @[ex2mem.scala 121:24]
    node _WriteCP0HiLoData_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 122:46]
    node _WriteCP0HiLoData_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 122:68]
    node _WriteCP0HiLoData_Reg_T_2 = mux(_WriteCP0HiLoData_Reg_T_1, io.WriteCP0HiLoDataE, WriteCP0HiLoData_Reg) @[ex2mem.scala 122:61]
    node _WriteCP0HiLoData_Reg_T_3 = mux(_WriteCP0HiLoData_Reg_T, UInt<1>("h0"), _WriteCP0HiLoData_Reg_T_2) @[ex2mem.scala 122:38]
    WriteCP0HiLoData_Reg <= _WriteCP0HiLoData_Reg_T_3 @[ex2mem.scala 122:29]
    node _ReadCP0Data_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 123:46]
    node _ReadCP0Data_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 123:68]
    node _ReadCP0Data_Reg_T_2 = mux(_ReadCP0Data_Reg_T_1, io.ReadCP0DataE, ReadCP0Data_Reg) @[ex2mem.scala 123:61]
    node _ReadCP0Data_Reg_T_3 = mux(_ReadCP0Data_Reg_T, UInt<1>("h0"), _ReadCP0Data_Reg_T_2) @[ex2mem.scala 123:38]
    ReadCP0Data_Reg <= _ReadCP0Data_Reg_T_3 @[ex2mem.scala 123:24]
    node _PC_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 124:46]
    node _PC_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 124:68]
    node _PC_Reg_T_2 = mux(_PC_Reg_T_1, io1.PCE, PC_Reg) @[ex2mem.scala 124:61]
    node _PC_Reg_T_3 = mux(_PC_Reg_T, UInt<1>("h0"), _PC_Reg_T_2) @[ex2mem.scala 124:38]
    PC_Reg <= _PC_Reg_T_3 @[ex2mem.scala 124:15]
    node _InDelaySlot_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 125:46]
    node _InDelaySlot_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 125:68]
    node _InDelaySlot_Reg_T_2 = mux(_InDelaySlot_Reg_T_1, io1.InDelaySlotE, InDelaySlot_Reg) @[ex2mem.scala 125:61]
    node _InDelaySlot_Reg_T_3 = mux(_InDelaySlot_Reg_T, UInt<1>("h0"), _InDelaySlot_Reg_T_2) @[ex2mem.scala 125:38]
    InDelaySlot_Reg <= _InDelaySlot_Reg_T_3 @[ex2mem.scala 125:24]
    node _BadVAddr_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 126:46]
    node _BadVAddr_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 126:68]
    node _BadVAddr_Reg_T_2 = mux(_BadVAddr_Reg_T_1, io.BadVAddrE, BadVAddr_Reg) @[ex2mem.scala 126:61]
    node _BadVAddr_Reg_T_3 = mux(_BadVAddr_Reg_T, UInt<1>("h0"), _BadVAddr_Reg_T_2) @[ex2mem.scala 126:38]
    BadVAddr_Reg <= _BadVAddr_Reg_T_3 @[ex2mem.scala 126:21]
    node _ExceptionType_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 127:49]
    node _ExceptionType_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 127:71]
    node _ExceptionType_Reg_T_2 = mux(_ExceptionType_Reg_T_1, io.ExceptionTypeE, ExceptionType_Reg) @[ex2mem.scala 127:64]
    node _ExceptionType_Reg_T_3 = mux(_ExceptionType_Reg_T, UInt<1>("h0"), _ExceptionType_Reg_T_2) @[ex2mem.scala 127:41]
    ExceptionType_Reg <= _ExceptionType_Reg_T_3 @[ex2mem.scala 127:29]
    node _MemToReg_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 128:49]
    node _MemToReg_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 128:71]
    node _MemToReg_Reg_T_2 = mux(_MemToReg_Reg_T_1, io1.MemToRegE, MemToReg_Reg) @[ex2mem.scala 128:64]
    node _MemToReg_Reg_T_3 = mux(_MemToReg_Reg_T, UInt<1>("h0"), _MemToReg_Reg_T_2) @[ex2mem.scala 128:41]
    MemToReg_Reg <= _MemToReg_Reg_T_3 @[ex2mem.scala 128:29]
    node _MemRLM_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 129:43]
    node _MemRLM_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 129:65]
    node _MemRLM_Reg_T_2 = mux(_MemRLM_Reg_T_1, io1.MemRLE, MemRLM_Reg) @[ex2mem.scala 129:58]
    node _MemRLM_Reg_T_3 = mux(_MemRLM_Reg_T, UInt<1>("h0"), _MemRLM_Reg_T_2) @[ex2mem.scala 129:35]
    MemRLM_Reg <= _MemRLM_Reg_T_3 @[ex2mem.scala 129:29]
    node _RtM_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 130:54]
    node _RtM_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 130:75]
    node _RtM_Reg_T_2 = mux(_RtM_Reg_T_1, io.RtE, RtM_Reg) @[ex2mem.scala 130:68]
    node _RtM_Reg_T_3 = mux(_RtM_Reg_T, UInt<1>("h0"), _RtM_Reg_T_2) @[ex2mem.scala 130:46]
    RtM_Reg <= _RtM_Reg_T_3 @[ex2mem.scala 130:33]
    node _BranchJump_JrM_Reg_T = bits(io.clr, 0, 0) @[ex2mem.scala 131:57]
    node _BranchJump_JrM_Reg_T_1 = bits(io.en, 0, 0) @[ex2mem.scala 131:78]
    node _BranchJump_JrM_Reg_T_2 = mux(_BranchJump_JrM_Reg_T_1, io1.BranchJump_JrE, BranchJump_JrM_Reg) @[ex2mem.scala 131:71]
    node _BranchJump_JrM_Reg_T_3 = mux(_BranchJump_JrM_Reg_T, UInt<1>("h0"), _BranchJump_JrM_Reg_T_2) @[ex2mem.scala 131:49]
    BranchJump_JrM_Reg <= _BranchJump_JrM_Reg_T_3 @[ex2mem.scala 131:36]
    io.RegWriteM <= RegWrite_Reg @[ex2mem.scala 133:30]
    io.MemToRegM <= MemToReg_Reg @[ex2mem.scala 134:30]
    io.MemWriteM <= MemWrite_Reg @[ex2mem.scala 135:30]
    io.ALUOutM <= ALUOut_Reg @[ex2mem.scala 136:30]
    io.WriteDataM <= WriteData_Reg @[ex2mem.scala 137:30]
    io.WriteRegM <= WriteReg_Reg @[ex2mem.scala 138:30]
    io.LinkM <= Link_Reg @[ex2mem.scala 139:30]
    io.PCPlus8M <= PCPlus8_Reg @[ex2mem.scala 140:30]
    io.LoadUnsignedM <= LoadUnsigned_Reg @[ex2mem.scala 141:30]
    io.MemWidthM <= MemWidth_Reg @[ex2mem.scala 142:30]
    io.PhyAddrM <= PhyAddr_Reg @[ex2mem.scala 143:30]
    io.HiLoWriteM <= HiLoWrite_Reg @[ex2mem.scala 144:30]
    io.HiLoToRegM <= HiLoToReg_Reg @[ex2mem.scala 145:30]
    io.HiLoOutM <= HiLoOut_Reg @[ex2mem.scala 146:30]
    io.HiInM <= HiIn_Reg @[ex2mem.scala 147:30]
    io.LoInM <= LoIn_Reg @[ex2mem.scala 148:30]
    io.CP0WriteM <= CP0Write_Reg @[ex2mem.scala 149:30]
    io.CP0ToRegM <= CP0ToReg_Reg @[ex2mem.scala 150:30]
    io.WriteCP0AddrM <= WriteCP0Addr_Reg @[ex2mem.scala 151:30]
    io.WriteCP0SelM <= WriteCP0Sel_Reg @[ex2mem.scala 152:30]
    io.WriteCP0HiLoDataM <= WriteCP0HiLoData_Reg @[ex2mem.scala 153:30]
    io.ReadCP0DataM <= ReadCP0Data_Reg @[ex2mem.scala 154:30]
    io.PCM <= PC_Reg @[ex2mem.scala 155:30]
    io.InDelaySlotM <= InDelaySlot_Reg @[ex2mem.scala 156:30]
    io.BadVAddrM <= BadVAddr_Reg @[ex2mem.scala 157:30]
    io.ExceptionTypeM_Out <= ExceptionType_Reg @[ex2mem.scala 158:34]
    io.MemRLM <= MemRLM_Reg @[ex2mem.scala 159:30]
    io.RtM <= RtM_Reg @[ex2mem.scala 160:30]
    io.BranchJump_JrM <= BranchJump_JrM_Reg @[ex2mem.scala 161:33]

  module hilo :
    input clock : Clock
    input reset : Reset
    output io : { flip we : UInt<2>, flip hi_i : UInt<32>, flip lo_i : UInt<32>, hi_o : UInt<32>, lo_o : UInt<32>}

    reg hi_o_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[hilo.scala 20:30]
    reg lo_o_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[hilo.scala 21:30]
    io.hi_o <= hi_o_Reg @[hilo.scala 22:17]
    io.lo_o <= lo_o_Reg @[hilo.scala 23:17]
    node _lo_o_Reg_T = bits(io.we, 0, 0) @[hilo.scala 25:26]
    node _lo_o_Reg_T_1 = mux(_lo_o_Reg_T, io.lo_i, lo_o_Reg) @[hilo.scala 25:20]
    lo_o_Reg <= _lo_o_Reg_T_1 @[hilo.scala 25:14]
    node _hi_o_Reg_T = bits(io.we, 1, 1) @[hilo.scala 26:26]
    node _hi_o_Reg_T_1 = mux(_hi_o_Reg_T, io.hi_i, hi_o_Reg) @[hilo.scala 26:20]
    hi_o_Reg <= _hi_o_Reg_T_1 @[hilo.scala 26:14]

  module id2ex :
    input clock : Clock
    input reset : Reset
    input io1 : { BranchD_Flag : UInt<1>, RegWriteD : UInt<1>, MemToRegD : UInt<1>, MemWriteD : UInt<1>, ALUCtrlD : UInt<24>, ALUSrcD : UInt<2>, RegDstD : UInt<2>, ImmUnsigned : UInt<1>, BranchD : UInt<6>, JumpD : UInt<1>, JRD : UInt<1>, LinkD : UInt<1>, HiLoWriteD : UInt<2>, HiLoToRegD : UInt<2>, CP0WriteD : UInt<1>, CP0ToRegD : UInt<1>, LoadUnsignedD : UInt<1>, MemWidthD : UInt<2>, MemRLD : UInt<2>}
    output io2 : { RegWriteE : UInt<1>, MemToRegE : UInt<1>, MemWriteE : UInt<1>, ALUCtrlE : UInt<24>, ALUSrcE : UInt<2>, RegDstE : UInt<2>, LinkE : UInt<1>, PCPlus8E : UInt<32>, LoadUnsignedE : UInt<1>, MemWidthE : UInt<2>, HiLoWriteE : UInt<2>, HiLoToRegE : UInt<2>, CP0WriteE : UInt<1>, WriteCP0AddrE : UInt<5>, WriteCP0SelE : UInt<3>, ReadCP0AddrE : UInt<5>, ReadCP0SelE : UInt<3>, PCE : UInt<32>, InDelaySlotE : UInt<1>, MemRLE : UInt<2>, BranchJump_JrE : UInt<2>}
    output io : { flip en : UInt<1>, flip clr : UInt<1>, CP0ToRegE_Out : UInt<1>, flip RD1D : UInt<32>, flip RD2D : UInt<32>, flip RsD : UInt<5>, flip RtD : UInt<5>, flip RdD : UInt<5>, flip ImmD : UInt<32>, flip PCPlus8D : UInt<32>, flip WriteCP0AddrD : UInt<5>, flip WriteCP0SelD : UInt<3>, flip ReadCP0AddrD : UInt<5>, flip ReadCP0SelD : UInt<3>, flip PCD : UInt<32>, flip InDelaySlotD : UInt<1>, flip ExceptionTypeD : UInt<32>, flip BranchJump_JrD : UInt<2>, flip BadVaddrD : UInt<32>, RD1E : UInt<32>, RD2E : UInt<32>, RsE : UInt<5>, RtE : UInt<5>, RdE : UInt<5>, ImmE : UInt<32>, BadVaddrE : UInt<32>, ExceptionTypeE_Out : UInt<32>}

    reg RegWriteE_Reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[id2ex.scala 116:35]
    reg MemToRegE_Reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[id2ex.scala 117:35]
    reg MemWriteE_Reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[id2ex.scala 118:35]
    reg ALUCtrlE_Reg : UInt<24>, clock with :
      reset => (reset, UInt<24>("h0")) @[id2ex.scala 119:34]
    reg ALUSrcE_Reg : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[id2ex.scala 120:33]
    reg RegDstE_Reg : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[id2ex.scala 121:33]
    reg RD1E_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[id2ex.scala 122:30]
    reg RD2E_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[id2ex.scala 123:30]
    reg RsE_Reg : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[id2ex.scala 124:29]
    reg RtE_Reg : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[id2ex.scala 125:29]
    reg RdE_Reg : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[id2ex.scala 126:29]
    reg ImmE_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[id2ex.scala 127:30]
    reg LinkE_Reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[id2ex.scala 128:31]
    reg PCPlus8E_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[id2ex.scala 129:34]
    reg LoadUnsignedE_Reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[id2ex.scala 130:39]
    reg MemWidthE_Reg : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[id2ex.scala 131:35]
    reg HiLoWriteE_Reg : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[id2ex.scala 132:36]
    reg HiLoToRegE_Reg : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[id2ex.scala 133:36]
    reg CP0WriteE_Reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[id2ex.scala 134:35]
    reg CP0ToRegE_Reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[id2ex.scala 135:35]
    reg WriteCP0AddrE_Reg : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[id2ex.scala 136:39]
    reg WriteCP0SelE_Reg : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[id2ex.scala 137:38]
    reg ReadCP0AddrE_Reg : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[id2ex.scala 138:38]
    reg ReadCP0SelE_Reg : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[id2ex.scala 139:37]
    reg PCE_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[id2ex.scala 140:29]
    reg InDelaySlotE_Reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[id2ex.scala 141:38]
    reg ExceptionTypeE_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[id2ex.scala 142:40]
    reg MemRLE_Reg : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[id2ex.scala 143:38]
    reg BranchJump_JrE_Reg : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[id2ex.scala 144:40]
    reg BadVaddrE_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[id2ex.scala 145:35]
    node _RegWriteE_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 148:50]
    node _RegWriteE_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 148:71]
    node _RegWriteE_Reg_T_2 = mux(_RegWriteE_Reg_T_1, io1.RegWriteD, RegWriteE_Reg) @[id2ex.scala 148:64]
    node _RegWriteE_Reg_T_3 = mux(_RegWriteE_Reg_T, UInt<1>("h0"), _RegWriteE_Reg_T_2) @[id2ex.scala 148:42]
    RegWriteE_Reg <= _RegWriteE_Reg_T_3 @[id2ex.scala 148:29]
    node _MemToRegE_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 149:50]
    node _MemToRegE_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 149:71]
    node _MemToRegE_Reg_T_2 = mux(_MemToRegE_Reg_T_1, io1.MemToRegD, MemToRegE_Reg) @[id2ex.scala 149:64]
    node _MemToRegE_Reg_T_3 = mux(_MemToRegE_Reg_T, UInt<1>("h0"), _MemToRegE_Reg_T_2) @[id2ex.scala 149:42]
    MemToRegE_Reg <= _MemToRegE_Reg_T_3 @[id2ex.scala 149:29]
    node _MemWriteE_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 150:50]
    node _MemWriteE_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 150:71]
    node _MemWriteE_Reg_T_2 = mux(_MemWriteE_Reg_T_1, io1.MemWriteD, MemWriteE_Reg) @[id2ex.scala 150:64]
    node _MemWriteE_Reg_T_3 = mux(_MemWriteE_Reg_T, UInt<1>("h0"), _MemWriteE_Reg_T_2) @[id2ex.scala 150:42]
    MemWriteE_Reg <= _MemWriteE_Reg_T_3 @[id2ex.scala 150:29]
    node _ALUCtrlE_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 151:50]
    node _ALUCtrlE_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 151:71]
    node _ALUCtrlE_Reg_T_2 = mux(_ALUCtrlE_Reg_T_1, io1.ALUCtrlD, ALUCtrlE_Reg) @[id2ex.scala 151:64]
    node _ALUCtrlE_Reg_T_3 = mux(_ALUCtrlE_Reg_T, UInt<1>("h0"), _ALUCtrlE_Reg_T_2) @[id2ex.scala 151:42]
    ALUCtrlE_Reg <= _ALUCtrlE_Reg_T_3 @[id2ex.scala 151:29]
    node _ALUSrcE_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 152:50]
    node _ALUSrcE_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 152:71]
    node _ALUSrcE_Reg_T_2 = mux(_ALUSrcE_Reg_T_1, io1.ALUSrcD, ALUSrcE_Reg) @[id2ex.scala 152:64]
    node _ALUSrcE_Reg_T_3 = mux(_ALUSrcE_Reg_T, UInt<1>("h0"), _ALUSrcE_Reg_T_2) @[id2ex.scala 152:42]
    ALUSrcE_Reg <= _ALUSrcE_Reg_T_3 @[id2ex.scala 152:29]
    node _RegDstE_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 153:50]
    node _RegDstE_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 153:71]
    node _RegDstE_Reg_T_2 = mux(_RegDstE_Reg_T_1, io1.RegDstD, RegDstE_Reg) @[id2ex.scala 153:64]
    node _RegDstE_Reg_T_3 = mux(_RegDstE_Reg_T, UInt<1>("h0"), _RegDstE_Reg_T_2) @[id2ex.scala 153:42]
    RegDstE_Reg <= _RegDstE_Reg_T_3 @[id2ex.scala 153:29]
    node _RD1E_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 154:50]
    node _RD1E_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 154:71]
    node _RD1E_Reg_T_2 = mux(_RD1E_Reg_T_1, io.RD1D, RD1E_Reg) @[id2ex.scala 154:64]
    node _RD1E_Reg_T_3 = mux(_RD1E_Reg_T, UInt<1>("h0"), _RD1E_Reg_T_2) @[id2ex.scala 154:42]
    RD1E_Reg <= _RD1E_Reg_T_3 @[id2ex.scala 154:29]
    node _RD2E_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 155:50]
    node _RD2E_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 155:71]
    node _RD2E_Reg_T_2 = mux(_RD2E_Reg_T_1, io.RD2D, RD2E_Reg) @[id2ex.scala 155:64]
    node _RD2E_Reg_T_3 = mux(_RD2E_Reg_T, UInt<1>("h0"), _RD2E_Reg_T_2) @[id2ex.scala 155:42]
    RD2E_Reg <= _RD2E_Reg_T_3 @[id2ex.scala 155:29]
    node _RsE_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 156:50]
    node _RsE_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 156:71]
    node _RsE_Reg_T_2 = mux(_RsE_Reg_T_1, io.RsD, RsE_Reg) @[id2ex.scala 156:64]
    node _RsE_Reg_T_3 = mux(_RsE_Reg_T, UInt<1>("h0"), _RsE_Reg_T_2) @[id2ex.scala 156:42]
    RsE_Reg <= _RsE_Reg_T_3 @[id2ex.scala 156:29]
    node _RtE_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 157:50]
    node _RtE_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 157:71]
    node _RtE_Reg_T_2 = mux(_RtE_Reg_T_1, io.RtD, RtE_Reg) @[id2ex.scala 157:64]
    node _RtE_Reg_T_3 = mux(_RtE_Reg_T, UInt<1>("h0"), _RtE_Reg_T_2) @[id2ex.scala 157:42]
    RtE_Reg <= _RtE_Reg_T_3 @[id2ex.scala 157:29]
    node _RdE_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 158:50]
    node _RdE_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 158:71]
    node _RdE_Reg_T_2 = mux(_RdE_Reg_T_1, io.RdD, RdE_Reg) @[id2ex.scala 158:64]
    node _RdE_Reg_T_3 = mux(_RdE_Reg_T, UInt<1>("h0"), _RdE_Reg_T_2) @[id2ex.scala 158:42]
    RdE_Reg <= _RdE_Reg_T_3 @[id2ex.scala 158:29]
    node _ImmE_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 159:50]
    node _ImmE_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 159:71]
    node _ImmE_Reg_T_2 = mux(_ImmE_Reg_T_1, io.ImmD, ImmE_Reg) @[id2ex.scala 159:64]
    node _ImmE_Reg_T_3 = mux(_ImmE_Reg_T, UInt<1>("h0"), _ImmE_Reg_T_2) @[id2ex.scala 159:42]
    ImmE_Reg <= _ImmE_Reg_T_3 @[id2ex.scala 159:29]
    node _LinkE_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 160:50]
    node _LinkE_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 160:71]
    node _LinkE_Reg_T_2 = mux(_LinkE_Reg_T_1, io1.LinkD, LinkE_Reg) @[id2ex.scala 160:64]
    node _LinkE_Reg_T_3 = mux(_LinkE_Reg_T, UInt<1>("h0"), _LinkE_Reg_T_2) @[id2ex.scala 160:42]
    LinkE_Reg <= _LinkE_Reg_T_3 @[id2ex.scala 160:29]
    node _PCPlus8E_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 161:50]
    node _PCPlus8E_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 161:71]
    node _PCPlus8E_Reg_T_2 = mux(_PCPlus8E_Reg_T_1, io.PCPlus8D, PCPlus8E_Reg) @[id2ex.scala 161:64]
    node _PCPlus8E_Reg_T_3 = mux(_PCPlus8E_Reg_T, UInt<1>("h0"), _PCPlus8E_Reg_T_2) @[id2ex.scala 161:42]
    PCPlus8E_Reg <= _PCPlus8E_Reg_T_3 @[id2ex.scala 161:29]
    node _LoadUnsignedE_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 162:50]
    node _LoadUnsignedE_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 162:71]
    node _LoadUnsignedE_Reg_T_2 = mux(_LoadUnsignedE_Reg_T_1, io1.LoadUnsignedD, LoadUnsignedE_Reg) @[id2ex.scala 162:64]
    node _LoadUnsignedE_Reg_T_3 = mux(_LoadUnsignedE_Reg_T, UInt<1>("h0"), _LoadUnsignedE_Reg_T_2) @[id2ex.scala 162:42]
    LoadUnsignedE_Reg <= _LoadUnsignedE_Reg_T_3 @[id2ex.scala 162:29]
    node _MemWidthE_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 163:50]
    node _MemWidthE_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 163:71]
    node _MemWidthE_Reg_T_2 = mux(_MemWidthE_Reg_T_1, io1.MemWidthD, MemWidthE_Reg) @[id2ex.scala 163:64]
    node _MemWidthE_Reg_T_3 = mux(_MemWidthE_Reg_T, UInt<1>("h0"), _MemWidthE_Reg_T_2) @[id2ex.scala 163:42]
    MemWidthE_Reg <= _MemWidthE_Reg_T_3 @[id2ex.scala 163:29]
    node _HiLoWriteE_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 164:50]
    node _HiLoWriteE_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 164:71]
    node _HiLoWriteE_Reg_T_2 = mux(_HiLoWriteE_Reg_T_1, io1.HiLoWriteD, HiLoWriteE_Reg) @[id2ex.scala 164:64]
    node _HiLoWriteE_Reg_T_3 = mux(_HiLoWriteE_Reg_T, UInt<1>("h0"), _HiLoWriteE_Reg_T_2) @[id2ex.scala 164:42]
    HiLoWriteE_Reg <= _HiLoWriteE_Reg_T_3 @[id2ex.scala 164:29]
    node _HiLoToRegE_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 165:50]
    node _HiLoToRegE_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 165:71]
    node _HiLoToRegE_Reg_T_2 = mux(_HiLoToRegE_Reg_T_1, io1.HiLoToRegD, HiLoToRegE_Reg) @[id2ex.scala 165:64]
    node _HiLoToRegE_Reg_T_3 = mux(_HiLoToRegE_Reg_T, UInt<1>("h0"), _HiLoToRegE_Reg_T_2) @[id2ex.scala 165:42]
    HiLoToRegE_Reg <= _HiLoToRegE_Reg_T_3 @[id2ex.scala 165:29]
    node _CP0WriteE_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 166:50]
    node _CP0WriteE_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 166:71]
    node _CP0WriteE_Reg_T_2 = mux(_CP0WriteE_Reg_T_1, io1.CP0WriteD, CP0WriteE_Reg) @[id2ex.scala 166:64]
    node _CP0WriteE_Reg_T_3 = mux(_CP0WriteE_Reg_T, UInt<1>("h0"), _CP0WriteE_Reg_T_2) @[id2ex.scala 166:42]
    CP0WriteE_Reg <= _CP0WriteE_Reg_T_3 @[id2ex.scala 166:29]
    node _CP0ToRegE_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 167:50]
    node _CP0ToRegE_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 167:71]
    node _CP0ToRegE_Reg_T_2 = mux(_CP0ToRegE_Reg_T_1, io1.CP0ToRegD, CP0ToRegE_Reg) @[id2ex.scala 167:64]
    node _CP0ToRegE_Reg_T_3 = mux(_CP0ToRegE_Reg_T, UInt<1>("h0"), _CP0ToRegE_Reg_T_2) @[id2ex.scala 167:42]
    CP0ToRegE_Reg <= _CP0ToRegE_Reg_T_3 @[id2ex.scala 167:29]
    node _WriteCP0AddrE_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 168:50]
    node _WriteCP0AddrE_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 168:71]
    node _WriteCP0AddrE_Reg_T_2 = mux(_WriteCP0AddrE_Reg_T_1, io.WriteCP0AddrD, WriteCP0AddrE_Reg) @[id2ex.scala 168:64]
    node _WriteCP0AddrE_Reg_T_3 = mux(_WriteCP0AddrE_Reg_T, UInt<1>("h0"), _WriteCP0AddrE_Reg_T_2) @[id2ex.scala 168:42]
    WriteCP0AddrE_Reg <= _WriteCP0AddrE_Reg_T_3 @[id2ex.scala 168:29]
    node _WriteCP0SelE_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 169:50]
    node _WriteCP0SelE_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 169:71]
    node _WriteCP0SelE_Reg_T_2 = mux(_WriteCP0SelE_Reg_T_1, io.WriteCP0SelD, WriteCP0SelE_Reg) @[id2ex.scala 169:64]
    node _WriteCP0SelE_Reg_T_3 = mux(_WriteCP0SelE_Reg_T, UInt<1>("h0"), _WriteCP0SelE_Reg_T_2) @[id2ex.scala 169:42]
    WriteCP0SelE_Reg <= _WriteCP0SelE_Reg_T_3 @[id2ex.scala 169:29]
    node _ReadCP0AddrE_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 170:50]
    node _ReadCP0AddrE_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 170:71]
    node _ReadCP0AddrE_Reg_T_2 = mux(_ReadCP0AddrE_Reg_T_1, io.ReadCP0AddrD, ReadCP0AddrE_Reg) @[id2ex.scala 170:64]
    node _ReadCP0AddrE_Reg_T_3 = mux(_ReadCP0AddrE_Reg_T, UInt<1>("h0"), _ReadCP0AddrE_Reg_T_2) @[id2ex.scala 170:42]
    ReadCP0AddrE_Reg <= _ReadCP0AddrE_Reg_T_3 @[id2ex.scala 170:29]
    node _ReadCP0SelE_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 171:50]
    node _ReadCP0SelE_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 171:71]
    node _ReadCP0SelE_Reg_T_2 = mux(_ReadCP0SelE_Reg_T_1, io.ReadCP0SelD, ReadCP0SelE_Reg) @[id2ex.scala 171:64]
    node _ReadCP0SelE_Reg_T_3 = mux(_ReadCP0SelE_Reg_T, UInt<1>("h0"), _ReadCP0SelE_Reg_T_2) @[id2ex.scala 171:42]
    ReadCP0SelE_Reg <= _ReadCP0SelE_Reg_T_3 @[id2ex.scala 171:29]
    node _PCE_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 172:50]
    node _PCE_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 172:71]
    node _PCE_Reg_T_2 = mux(_PCE_Reg_T_1, io.PCD, PCE_Reg) @[id2ex.scala 172:64]
    node _PCE_Reg_T_3 = mux(_PCE_Reg_T, UInt<1>("h0"), _PCE_Reg_T_2) @[id2ex.scala 172:42]
    PCE_Reg <= _PCE_Reg_T_3 @[id2ex.scala 172:29]
    node _InDelaySlotE_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 173:50]
    node _InDelaySlotE_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 173:71]
    node _InDelaySlotE_Reg_T_2 = mux(_InDelaySlotE_Reg_T_1, io.InDelaySlotD, InDelaySlotE_Reg) @[id2ex.scala 173:64]
    node _InDelaySlotE_Reg_T_3 = mux(_InDelaySlotE_Reg_T, UInt<1>("h0"), _InDelaySlotE_Reg_T_2) @[id2ex.scala 173:42]
    InDelaySlotE_Reg <= _InDelaySlotE_Reg_T_3 @[id2ex.scala 173:29]
    node _ExceptionTypeE_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 174:50]
    node _ExceptionTypeE_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 174:71]
    node _ExceptionTypeE_Reg_T_2 = mux(_ExceptionTypeE_Reg_T_1, io.ExceptionTypeD, ExceptionTypeE_Reg) @[id2ex.scala 174:64]
    node _ExceptionTypeE_Reg_T_3 = mux(_ExceptionTypeE_Reg_T, UInt<1>("h0"), _ExceptionTypeE_Reg_T_2) @[id2ex.scala 174:42]
    ExceptionTypeE_Reg <= _ExceptionTypeE_Reg_T_3 @[id2ex.scala 174:29]
    node _MemRLE_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 175:50]
    node _MemRLE_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 175:71]
    node _MemRLE_Reg_T_2 = mux(_MemRLE_Reg_T_1, io1.MemRLD, MemRLE_Reg) @[id2ex.scala 175:64]
    node _MemRLE_Reg_T_3 = mux(_MemRLE_Reg_T, UInt<1>("h0"), _MemRLE_Reg_T_2) @[id2ex.scala 175:42]
    MemRLE_Reg <= _MemRLE_Reg_T_3 @[id2ex.scala 175:29]
    node _BranchJump_JrE_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 176:53]
    node _BranchJump_JrE_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 176:74]
    node _BranchJump_JrE_Reg_T_2 = mux(_BranchJump_JrE_Reg_T_1, io.BranchJump_JrD, BranchJump_JrE_Reg) @[id2ex.scala 176:67]
    node _BranchJump_JrE_Reg_T_3 = mux(_BranchJump_JrE_Reg_T, UInt<1>("h0"), _BranchJump_JrE_Reg_T_2) @[id2ex.scala 176:45]
    BranchJump_JrE_Reg <= _BranchJump_JrE_Reg_T_3 @[id2ex.scala 176:32]
    node _BadVaddrE_Reg_T = bits(io.clr, 0, 0) @[id2ex.scala 177:50]
    node _BadVaddrE_Reg_T_1 = bits(io.en, 0, 0) @[id2ex.scala 177:71]
    node _BadVaddrE_Reg_T_2 = mux(_BadVaddrE_Reg_T_1, io.BadVaddrD, BadVaddrE_Reg) @[id2ex.scala 177:64]
    node _BadVaddrE_Reg_T_3 = mux(_BadVaddrE_Reg_T, UInt<1>("h0"), _BadVaddrE_Reg_T_2) @[id2ex.scala 177:42]
    BadVaddrE_Reg <= _BadVaddrE_Reg_T_3 @[id2ex.scala 177:29]
    io2.RegWriteE <= RegWriteE_Reg @[id2ex.scala 179:33]
    io2.MemToRegE <= MemToRegE_Reg @[id2ex.scala 180:33]
    io2.MemWriteE <= MemWriteE_Reg @[id2ex.scala 181:23]
    io2.ALUCtrlE <= ALUCtrlE_Reg @[id2ex.scala 182:23]
    io2.ALUSrcE <= ALUSrcE_Reg @[id2ex.scala 183:23]
    io2.RegDstE <= RegDstE_Reg @[id2ex.scala 184:23]
    io.RD1E <= RD1E_Reg @[id2ex.scala 185:22]
    io.RD2E <= RD2E_Reg @[id2ex.scala 186:22]
    io.RsE <= RsE_Reg @[id2ex.scala 187:22]
    io.RtE <= RtE_Reg @[id2ex.scala 188:22]
    io.RdE <= RdE_Reg @[id2ex.scala 189:22]
    io.ImmE <= ImmE_Reg @[id2ex.scala 190:22]
    io2.LinkE <= LinkE_Reg @[id2ex.scala 191:23]
    io2.PCPlus8E <= PCPlus8E_Reg @[id2ex.scala 192:23]
    io2.LoadUnsignedE <= LoadUnsignedE_Reg @[id2ex.scala 193:23]
    io2.MemWidthE <= MemWidthE_Reg @[id2ex.scala 194:23]
    io2.HiLoWriteE <= HiLoWriteE_Reg @[id2ex.scala 195:23]
    io2.HiLoToRegE <= HiLoToRegE_Reg @[id2ex.scala 196:23]
    io2.CP0WriteE <= CP0WriteE_Reg @[id2ex.scala 197:23]
    io.CP0ToRegE_Out <= CP0ToRegE_Reg @[id2ex.scala 198:26]
    io2.WriteCP0AddrE <= WriteCP0AddrE_Reg @[id2ex.scala 199:23]
    io2.WriteCP0SelE <= WriteCP0SelE_Reg @[id2ex.scala 200:23]
    io2.ReadCP0AddrE <= ReadCP0AddrE_Reg @[id2ex.scala 201:23]
    io2.ReadCP0SelE <= ReadCP0SelE_Reg @[id2ex.scala 202:23]
    io2.PCE <= PCE_Reg @[id2ex.scala 203:23]
    io2.InDelaySlotE <= InDelaySlotE_Reg @[id2ex.scala 204:23]
    io2.MemRLE <= MemRLE_Reg @[id2ex.scala 205:23]
    io.ExceptionTypeE_Out <= ExceptionTypeE_Reg @[id2ex.scala 206:26]
    io2.BranchJump_JrE <= BranchJump_JrE_Reg @[id2ex.scala 207:24]
    io.BadVaddrE <= BadVaddrE_Reg @[id2ex.scala 208:19]

  module if2id :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip clr : UInt<1>, flip InstrF : UInt<32>, flip PCPlus4F : UInt<32>, flip PCPlus8F : UInt<32>, flip PCF : UInt<32>, flip NextDelaySlotD : UInt<1>, InstrD : UInt<32>, PCPlus4D : UInt<32>, PCPlus8D : UInt<32>, InDelaySlotD : UInt<1>, PCD : UInt<32>}

    reg InstrD_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[if2id.scala 35:29]
    reg PCPlus4D_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[if2id.scala 36:31]
    reg PCPlus8D_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[if2id.scala 37:31]
    reg PCD_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[if2id.scala 38:26]
    reg ExceptionTypeD_Reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[if2id.scala 39:37]
    reg InDelaySlotD_Reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[if2id.scala 40:35]
    io.InstrD <= InstrD_Reg @[if2id.scala 45:15]
    io.PCPlus4D <= PCPlus4D_Reg @[if2id.scala 46:17]
    io.PCPlus8D <= PCPlus8D_Reg @[if2id.scala 47:17]
    io.InDelaySlotD <= InDelaySlotD_Reg @[if2id.scala 48:21]
    io.PCD <= PCD_Reg @[if2id.scala 50:13]
    node _InstrD_Reg_T = bits(io.clr, 0, 0) @[if2id.scala 54:43]
    node _InstrD_Reg_T_1 = bits(io.en, 0, 0) @[if2id.scala 54:64]
    node _InstrD_Reg_T_2 = mux(_InstrD_Reg_T_1, io.InstrF, InstrD_Reg) @[if2id.scala 54:57]
    node _InstrD_Reg_T_3 = mux(_InstrD_Reg_T, UInt<1>("h0"), _InstrD_Reg_T_2) @[if2id.scala 54:35]
    InstrD_Reg <= _InstrD_Reg_T_3 @[if2id.scala 54:17]
    node _PCPlus4D_Reg_T = bits(io.clr, 0, 0) @[if2id.scala 55:43]
    node _PCPlus4D_Reg_T_1 = bits(io.en, 0, 0) @[if2id.scala 55:64]
    node _PCPlus4D_Reg_T_2 = mux(_PCPlus4D_Reg_T_1, io.PCPlus4F, PCPlus4D_Reg) @[if2id.scala 55:57]
    node _PCPlus4D_Reg_T_3 = mux(_PCPlus4D_Reg_T, UInt<1>("h0"), _PCPlus4D_Reg_T_2) @[if2id.scala 55:35]
    PCPlus4D_Reg <= _PCPlus4D_Reg_T_3 @[if2id.scala 55:19]
    node _PCPlus8D_Reg_T = bits(io.clr, 0, 0) @[if2id.scala 56:43]
    node _PCPlus8D_Reg_T_1 = bits(io.en, 0, 0) @[if2id.scala 56:64]
    node _PCPlus8D_Reg_T_2 = mux(_PCPlus8D_Reg_T_1, io.PCPlus8F, PCPlus8D_Reg) @[if2id.scala 56:57]
    node _PCPlus8D_Reg_T_3 = mux(_PCPlus8D_Reg_T, UInt<1>("h0"), _PCPlus8D_Reg_T_2) @[if2id.scala 56:35]
    PCPlus8D_Reg <= _PCPlus8D_Reg_T_3 @[if2id.scala 56:19]
    node _PCD_Reg_T = bits(io.clr, 0, 0) @[if2id.scala 57:47]
    node _PCD_Reg_T_1 = bits(io.en, 0, 0) @[if2id.scala 57:68]
    node _PCD_Reg_T_2 = mux(_PCD_Reg_T_1, io.PCF, PCD_Reg) @[if2id.scala 57:61]
    node _PCD_Reg_T_3 = mux(_PCD_Reg_T, UInt<1>("h0"), _PCD_Reg_T_2) @[if2id.scala 57:39]
    PCD_Reg <= _PCD_Reg_T_3 @[if2id.scala 57:29]
    node _InDelaySlotD_Reg_T = bits(io.clr, 0, 0) @[if2id.scala 59:47]
    node _InDelaySlotD_Reg_T_1 = bits(io.en, 0, 0) @[if2id.scala 59:68]
    node _InDelaySlotD_Reg_T_2 = mux(_InDelaySlotD_Reg_T_1, io.NextDelaySlotD, InDelaySlotD_Reg) @[if2id.scala 59:61]
    node _InDelaySlotD_Reg_T_3 = mux(_InDelaySlotD_Reg_T, UInt<1>("h0"), _InDelaySlotD_Reg_T_2) @[if2id.scala 59:39]
    InDelaySlotD_Reg <= _InDelaySlotD_Reg_T_3 @[if2id.scala 59:29]

  module mem2wb :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip clr : UInt<1>, flip RegWriteM : UInt<1>, flip MemToRegM : UInt<1>, flip ReadDataM : UInt<32>, flip ResultM : UInt<32>, flip WriteRegM : UInt<5>, flip HiLoWriteM : UInt<2>, flip HiInM : UInt<32>, flip LoInM : UInt<32>, flip CP0WriteM : UInt<1>, flip WriteCP0AddrM : UInt<5>, flip WriteCP0SelM : UInt<3>, flip WriteCP0HiLoDataM : UInt<32>, flip PCM : UInt<32>, flip InDelaySlotM : UInt<1>, flip BadVAddrM : UInt<32>, flip ExceptionTypeM : UInt<32>, flip BranchJump_JrM : UInt<2>, RegWriteW_Out : UInt<1>, MemToRegW : UInt<1>, ReadDataW : UInt<32>, ResultW : UInt<32>, WriteRegW : UInt<5>, HiLoWriteW : UInt<2>, HiInW : UInt<32>, LoInW : UInt<32>, CP0WriteW : UInt<1>, WriteCP0AddrW : UInt<5>, WriteCP0SelW : UInt<3>, WriteCP0HiLoDataW : UInt<32>, PCW : UInt<32>, InDelaySlotW : UInt<1>, BadVAddrW : UInt<32>, ExceptionTypeW_Out : UInt<32>, BranchJump_JrW : UInt<2>}

    reg RegWriteW : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[mem2wb.scala 55:34]
    reg MemToRegW : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[mem2wb.scala 56:34]
    reg ReadDataW : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[mem2wb.scala 57:34]
    reg ResultW : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[mem2wb.scala 58:32]
    reg WriteRegW : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[mem2wb.scala 59:34]
    reg HiLoWriteW : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[mem2wb.scala 60:35]
    reg HiInW : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[mem2wb.scala 61:30]
    reg LoInW : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[mem2wb.scala 62:30]
    reg CP0WriteW : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[mem2wb.scala 63:34]
    reg WriteCP0AddrW : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[mem2wb.scala 64:38]
    reg WriteCP0SelW : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[mem2wb.scala 65:37]
    reg WriteCP0HiLoDataW : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[mem2wb.scala 66:42]
    reg PCW : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[mem2wb.scala 67:28]
    reg InDelaySlotW : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[mem2wb.scala 68:37]
    reg BadVAddrW : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[mem2wb.scala 69:34]
    reg ExceptionTypeW : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[mem2wb.scala 70:39]
    reg BranchJump_JrW_Reg : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[mem2wb.scala 72:43]
    io.RegWriteW_Out <= RegWriteW @[mem2wb.scala 75:36]
    io.MemToRegW <= MemToRegW @[mem2wb.scala 76:32]
    io.ReadDataW <= ReadDataW @[mem2wb.scala 77:32]
    io.ResultW <= ResultW @[mem2wb.scala 78:32]
    io.WriteRegW <= WriteRegW @[mem2wb.scala 79:32]
    io.HiLoWriteW <= HiLoWriteW @[mem2wb.scala 80:32]
    io.HiInW <= HiInW @[mem2wb.scala 81:32]
    io.LoInW <= LoInW @[mem2wb.scala 82:32]
    io.CP0WriteW <= CP0WriteW @[mem2wb.scala 83:32]
    io.WriteCP0AddrW <= WriteCP0AddrW @[mem2wb.scala 84:32]
    io.WriteCP0SelW <= WriteCP0SelW @[mem2wb.scala 85:32]
    io.WriteCP0HiLoDataW <= WriteCP0HiLoDataW @[mem2wb.scala 86:32]
    io.PCW <= PCW @[mem2wb.scala 87:32]
    io.InDelaySlotW <= InDelaySlotW @[mem2wb.scala 88:32]
    io.BadVAddrW <= BadVAddrW @[mem2wb.scala 89:32]
    io.ExceptionTypeW_Out <= ExceptionTypeW @[mem2wb.scala 90:32]
    io.BranchJump_JrW <= BranchJump_JrW_Reg @[mem2wb.scala 91:32]
    node _RegWriteW_T = bits(io.clr, 0, 0) @[mem2wb.scala 96:42]
    node _RegWriteW_T_1 = bits(io.en, 0, 0) @[mem2wb.scala 96:63]
    node _RegWriteW_T_2 = mux(_RegWriteW_T_1, io.RegWriteM, RegWriteW) @[mem2wb.scala 96:56]
    node _RegWriteW_T_3 = mux(_RegWriteW_T, UInt<1>("h0"), _RegWriteW_T_2) @[mem2wb.scala 96:34]
    RegWriteW <= _RegWriteW_T_3 @[mem2wb.scala 96:28]
    node _MemToRegW_T = bits(io.clr, 0, 0) @[mem2wb.scala 97:42]
    node _MemToRegW_T_1 = bits(io.en, 0, 0) @[mem2wb.scala 97:63]
    node _MemToRegW_T_2 = mux(_MemToRegW_T_1, io.MemToRegM, MemToRegW) @[mem2wb.scala 97:56]
    node _MemToRegW_T_3 = mux(_MemToRegW_T, UInt<1>("h0"), _MemToRegW_T_2) @[mem2wb.scala 97:34]
    MemToRegW <= _MemToRegW_T_3 @[mem2wb.scala 97:28]
    node _ReadDataW_T = bits(io.clr, 0, 0) @[mem2wb.scala 98:42]
    node _ReadDataW_T_1 = bits(io.en, 0, 0) @[mem2wb.scala 98:63]
    node _ReadDataW_T_2 = mux(_ReadDataW_T_1, io.ReadDataM, ReadDataW) @[mem2wb.scala 98:56]
    node _ReadDataW_T_3 = mux(_ReadDataW_T, UInt<1>("h0"), _ReadDataW_T_2) @[mem2wb.scala 98:34]
    ReadDataW <= _ReadDataW_T_3 @[mem2wb.scala 98:28]
    node _ResultW_T = bits(io.clr, 0, 0) @[mem2wb.scala 99:42]
    node _ResultW_T_1 = bits(io.en, 0, 0) @[mem2wb.scala 99:63]
    node _ResultW_T_2 = mux(_ResultW_T_1, io.ResultM, ResultW) @[mem2wb.scala 99:56]
    node _ResultW_T_3 = mux(_ResultW_T, UInt<1>("h0"), _ResultW_T_2) @[mem2wb.scala 99:34]
    ResultW <= _ResultW_T_3 @[mem2wb.scala 99:28]
    node _WriteRegW_T = bits(io.clr, 0, 0) @[mem2wb.scala 100:42]
    node _WriteRegW_T_1 = bits(io.en, 0, 0) @[mem2wb.scala 100:63]
    node _WriteRegW_T_2 = mux(_WriteRegW_T_1, io.WriteRegM, WriteRegW) @[mem2wb.scala 100:56]
    node _WriteRegW_T_3 = mux(_WriteRegW_T, UInt<1>("h0"), _WriteRegW_T_2) @[mem2wb.scala 100:34]
    WriteRegW <= _WriteRegW_T_3 @[mem2wb.scala 100:28]
    node _HiLoWriteW_T = bits(io.clr, 0, 0) @[mem2wb.scala 101:42]
    node _HiLoWriteW_T_1 = bits(io.en, 0, 0) @[mem2wb.scala 101:63]
    node _HiLoWriteW_T_2 = mux(_HiLoWriteW_T_1, io.HiLoWriteM, HiLoWriteW) @[mem2wb.scala 101:56]
    node _HiLoWriteW_T_3 = mux(_HiLoWriteW_T, UInt<1>("h0"), _HiLoWriteW_T_2) @[mem2wb.scala 101:34]
    HiLoWriteW <= _HiLoWriteW_T_3 @[mem2wb.scala 101:28]
    node _HiInW_T = bits(io.clr, 0, 0) @[mem2wb.scala 102:42]
    node _HiInW_T_1 = bits(io.en, 0, 0) @[mem2wb.scala 102:63]
    node _HiInW_T_2 = mux(_HiInW_T_1, io.HiInM, HiInW) @[mem2wb.scala 102:56]
    node _HiInW_T_3 = mux(_HiInW_T, UInt<1>("h0"), _HiInW_T_2) @[mem2wb.scala 102:34]
    HiInW <= _HiInW_T_3 @[mem2wb.scala 102:28]
    node _LoInW_T = bits(io.clr, 0, 0) @[mem2wb.scala 103:42]
    node _LoInW_T_1 = bits(io.en, 0, 0) @[mem2wb.scala 103:63]
    node _LoInW_T_2 = mux(_LoInW_T_1, io.LoInM, LoInW) @[mem2wb.scala 103:56]
    node _LoInW_T_3 = mux(_LoInW_T, UInt<1>("h0"), _LoInW_T_2) @[mem2wb.scala 103:34]
    LoInW <= _LoInW_T_3 @[mem2wb.scala 103:28]
    node _CP0WriteW_T = bits(io.clr, 0, 0) @[mem2wb.scala 104:42]
    node _CP0WriteW_T_1 = bits(io.en, 0, 0) @[mem2wb.scala 104:63]
    node _CP0WriteW_T_2 = mux(_CP0WriteW_T_1, io.CP0WriteM, CP0WriteW) @[mem2wb.scala 104:56]
    node _CP0WriteW_T_3 = mux(_CP0WriteW_T, UInt<1>("h0"), _CP0WriteW_T_2) @[mem2wb.scala 104:34]
    CP0WriteW <= _CP0WriteW_T_3 @[mem2wb.scala 104:28]
    node _WriteCP0AddrW_T = bits(io.clr, 0, 0) @[mem2wb.scala 105:42]
    node _WriteCP0AddrW_T_1 = bits(io.en, 0, 0) @[mem2wb.scala 105:63]
    node _WriteCP0AddrW_T_2 = mux(_WriteCP0AddrW_T_1, io.WriteCP0AddrM, WriteCP0AddrW) @[mem2wb.scala 105:56]
    node _WriteCP0AddrW_T_3 = mux(_WriteCP0AddrW_T, UInt<1>("h0"), _WriteCP0AddrW_T_2) @[mem2wb.scala 105:34]
    WriteCP0AddrW <= _WriteCP0AddrW_T_3 @[mem2wb.scala 105:28]
    node _WriteCP0SelW_T = bits(io.clr, 0, 0) @[mem2wb.scala 106:42]
    node _WriteCP0SelW_T_1 = bits(io.en, 0, 0) @[mem2wb.scala 106:63]
    node _WriteCP0SelW_T_2 = mux(_WriteCP0SelW_T_1, io.WriteCP0SelM, WriteCP0SelW) @[mem2wb.scala 106:56]
    node _WriteCP0SelW_T_3 = mux(_WriteCP0SelW_T, UInt<1>("h0"), _WriteCP0SelW_T_2) @[mem2wb.scala 106:34]
    WriteCP0SelW <= _WriteCP0SelW_T_3 @[mem2wb.scala 106:28]
    node _WriteCP0HiLoDataW_T = bits(io.clr, 0, 0) @[mem2wb.scala 107:42]
    node _WriteCP0HiLoDataW_T_1 = bits(io.en, 0, 0) @[mem2wb.scala 107:63]
    node _WriteCP0HiLoDataW_T_2 = mux(_WriteCP0HiLoDataW_T_1, io.WriteCP0HiLoDataM, WriteCP0HiLoDataW) @[mem2wb.scala 107:56]
    node _WriteCP0HiLoDataW_T_3 = mux(_WriteCP0HiLoDataW_T, UInt<1>("h0"), _WriteCP0HiLoDataW_T_2) @[mem2wb.scala 107:34]
    WriteCP0HiLoDataW <= _WriteCP0HiLoDataW_T_3 @[mem2wb.scala 107:28]
    node _PCW_T = bits(io.clr, 0, 0) @[mem2wb.scala 108:42]
    node _PCW_T_1 = bits(io.en, 0, 0) @[mem2wb.scala 108:63]
    node _PCW_T_2 = mux(_PCW_T_1, io.PCM, PCW) @[mem2wb.scala 108:56]
    node _PCW_T_3 = mux(_PCW_T, UInt<1>("h0"), _PCW_T_2) @[mem2wb.scala 108:34]
    PCW <= _PCW_T_3 @[mem2wb.scala 108:28]
    node _InDelaySlotW_T = bits(io.clr, 0, 0) @[mem2wb.scala 109:42]
    node _InDelaySlotW_T_1 = bits(io.en, 0, 0) @[mem2wb.scala 109:63]
    node _InDelaySlotW_T_2 = mux(_InDelaySlotW_T_1, io.InDelaySlotM, InDelaySlotW) @[mem2wb.scala 109:56]
    node _InDelaySlotW_T_3 = mux(_InDelaySlotW_T, UInt<1>("h0"), _InDelaySlotW_T_2) @[mem2wb.scala 109:34]
    InDelaySlotW <= _InDelaySlotW_T_3 @[mem2wb.scala 109:28]
    node _BadVAddrW_T = bits(io.clr, 0, 0) @[mem2wb.scala 110:42]
    node _BadVAddrW_T_1 = bits(io.en, 0, 0) @[mem2wb.scala 110:63]
    node _BadVAddrW_T_2 = mux(_BadVAddrW_T_1, io.BadVAddrM, BadVAddrW) @[mem2wb.scala 110:56]
    node _BadVAddrW_T_3 = mux(_BadVAddrW_T, UInt<1>("h0"), _BadVAddrW_T_2) @[mem2wb.scala 110:34]
    BadVAddrW <= _BadVAddrW_T_3 @[mem2wb.scala 110:28]
    node _ExceptionTypeW_T = bits(io.clr, 0, 0) @[mem2wb.scala 111:42]
    node _ExceptionTypeW_T_1 = bits(io.en, 0, 0) @[mem2wb.scala 111:63]
    node _ExceptionTypeW_T_2 = mux(_ExceptionTypeW_T_1, io.ExceptionTypeM, ExceptionTypeW) @[mem2wb.scala 111:56]
    node _ExceptionTypeW_T_3 = mux(_ExceptionTypeW_T, UInt<1>("h0"), _ExceptionTypeW_T_2) @[mem2wb.scala 111:34]
    ExceptionTypeW <= _ExceptionTypeW_T_3 @[mem2wb.scala 111:28]
    node _BranchJump_JrW_Reg_T = bits(io.clr, 0, 0) @[mem2wb.scala 112:57]
    node _BranchJump_JrW_Reg_T_1 = bits(io.en, 0, 0) @[mem2wb.scala 112:78]
    node _BranchJump_JrW_Reg_T_2 = mux(_BranchJump_JrW_Reg_T_1, io.BranchJump_JrM, BranchJump_JrW_Reg) @[mem2wb.scala 112:71]
    node _BranchJump_JrW_Reg_T_3 = mux(_BranchJump_JrW_Reg_T, UInt<1>("h0"), _BranchJump_JrW_Reg_T_2) @[mem2wb.scala 112:49]
    BranchJump_JrW_Reg <= _BranchJump_JrW_Reg_T_3 @[mem2wb.scala 112:36]

  module mmu :
    input clock : Clock
    input reset : Reset
    output io : { flip i_vaddr : UInt<32>, flip i_en : UInt<1>, flip d_vaddr : UInt<32>, flip d_width : UInt<2>, flip d_en : UInt<1>, flip d_clr : UInt<1>, flip d_memrl : UInt<2>, i_paddr : UInt<32>, i_cached : UInt<1>, i_unaligned : UInt<1>, d_paddr : UInt<32>, d_cached : UInt<1>, d_unaligned : UInt<1>}

    node _io_i_paddr_T = bits(io.i_en, 0, 0) @[mmu.scala 41:31]
    node _io_i_paddr_T_1 = bits(io.i_vaddr, 31, 29) @[mmu.scala 33:58]
    node _io_i_paddr_T_2 = eq(_io_i_paddr_T_1, UInt<3>("h4")) @[mmu.scala 33:66]
    node _io_i_paddr_T_3 = bits(io.i_vaddr, 31, 29) @[mmu.scala 34:16]
    node _io_i_paddr_T_4 = eq(_io_i_paddr_T_3, UInt<3>("h5")) @[mmu.scala 34:24]
    node _io_i_paddr_T_5 = or(_io_i_paddr_T_2, _io_i_paddr_T_4) @[mmu.scala 33:78]
    node _io_i_paddr_T_6 = bits(io.i_vaddr, 28, 0) @[mmu.scala 34:58]
    node _io_i_paddr_T_7 = cat(UInt<3>("h0"), _io_i_paddr_T_6) @[Cat.scala 31:58]
    node _io_i_paddr_T_8 = mux(_io_i_paddr_T_5, _io_i_paddr_T_7, io.i_vaddr) @[mmu.scala 33:49]
    node _io_i_paddr_T_9 = cat(UInt<16>("h1fc0"), UInt<16>("h0")) @[Cat.scala 31:58]
    node _io_i_paddr_T_10 = mux(_io_i_paddr_T, _io_i_paddr_T_8, _io_i_paddr_T_9) @[mmu.scala 41:22]
    io.i_paddr <= _io_i_paddr_T_10 @[mmu.scala 41:16]
    node _io_d_paddr_T = bits(io.d_clr, 0, 0) @[mmu.scala 42:32]
    node _io_d_paddr_T_1 = bits(io.d_en, 0, 0) @[mmu.scala 42:55]
    node _io_d_paddr_T_2 = bits(io.d_vaddr, 31, 29) @[mmu.scala 33:58]
    node _io_d_paddr_T_3 = eq(_io_d_paddr_T_2, UInt<3>("h4")) @[mmu.scala 33:66]
    node _io_d_paddr_T_4 = bits(io.d_vaddr, 31, 29) @[mmu.scala 34:16]
    node _io_d_paddr_T_5 = eq(_io_d_paddr_T_4, UInt<3>("h5")) @[mmu.scala 34:24]
    node _io_d_paddr_T_6 = or(_io_d_paddr_T_3, _io_d_paddr_T_5) @[mmu.scala 33:78]
    node _io_d_paddr_T_7 = bits(io.d_vaddr, 28, 0) @[mmu.scala 34:58]
    node _io_d_paddr_T_8 = cat(UInt<3>("h0"), _io_d_paddr_T_7) @[Cat.scala 31:58]
    node _io_d_paddr_T_9 = mux(_io_d_paddr_T_6, _io_d_paddr_T_8, io.d_vaddr) @[mmu.scala 33:49]
    node _io_d_paddr_T_10 = mux(_io_d_paddr_T_1, _io_d_paddr_T_9, UInt<1>("h0")) @[mmu.scala 42:46]
    node _io_d_paddr_T_11 = mux(_io_d_paddr_T, UInt<1>("h0"), _io_d_paddr_T_10) @[mmu.scala 42:22]
    io.d_paddr <= _io_d_paddr_T_11 @[mmu.scala 42:16]
    node _io_i_cached_T = bits(io.i_en, 0, 0) @[mmu.scala 43:32]
    node _io_i_cached_T_1 = bits(io.i_vaddr, 31, 29) @[mmu.scala 32:55]
    node _io_i_cached_T_2 = eq(_io_i_cached_T_1, UInt<3>("h4")) @[mmu.scala 32:63]
    node _io_i_cached_T_3 = mux(_io_i_cached_T_2, UInt<1>("h1"), UInt<1>("h0")) @[mmu.scala 32:47]
    node _io_i_cached_T_4 = mux(_io_i_cached_T, _io_i_cached_T_3, UInt<1>("h0")) @[mmu.scala 43:23]
    io.i_cached <= _io_i_cached_T_4 @[mmu.scala 43:17]
    node _io_d_cached_T = bits(io.d_clr, 0, 0) @[mmu.scala 44:33]
    node _io_d_cached_T_1 = bits(io.d_en, 0, 0) @[mmu.scala 44:56]
    node _io_d_cached_T_2 = bits(io.d_vaddr, 31, 29) @[mmu.scala 32:55]
    node _io_d_cached_T_3 = eq(_io_d_cached_T_2, UInt<3>("h4")) @[mmu.scala 32:63]
    node _io_d_cached_T_4 = mux(_io_d_cached_T_3, UInt<1>("h1"), UInt<1>("h0")) @[mmu.scala 32:47]
    node _io_d_cached_T_5 = mux(_io_d_cached_T_1, _io_d_cached_T_4, UInt<1>("h0")) @[mmu.scala 44:47]
    node _io_d_cached_T_6 = mux(_io_d_cached_T, UInt<1>("h0"), _io_d_cached_T_5) @[mmu.scala 44:23]
    io.d_cached <= _io_d_cached_T_6 @[mmu.scala 44:17]
    node _io_d_unaligned_T = bits(io.d_clr, 0, 0) @[mmu.scala 45:36]
    node _io_d_unaligned_T_1 = bits(io.d_en, 0, 0) @[mmu.scala 45:59]
    node _io_d_unaligned_T_2 = bits(io.d_vaddr, 1, 0) @[mmu.scala 45:103]
    node _io_d_unaligned_T_3 = bits(_io_d_unaligned_T_2, 0, 0) @[mmu.scala 28:22]
    node _io_d_unaligned_T_4 = cat(io.d_width, _io_d_unaligned_T_3) @[Cat.scala 31:58]
    node _io_d_unaligned_T_5 = eq(_io_d_unaligned_T_4, UInt<3>("h4")) @[mmu.scala 28:27]
    node _io_d_unaligned_T_6 = cat(io.d_width, _io_d_unaligned_T_2) @[Cat.scala 31:58]
    node _io_d_unaligned_T_7 = eq(_io_d_unaligned_T_6, UInt<4>("hc")) @[mmu.scala 29:24]
    node _io_d_unaligned_T_8 = eq(io.d_width, UInt<1>("h1")) @[mmu.scala 30:16]
    node _io_d_unaligned_T_9 = neq(io.d_memrl, UInt<1>("h0")) @[mmu.scala 31:16]
    node _io_d_unaligned_T_10 = mux(_io_d_unaligned_T_9, UInt<1>("h0"), UInt<1>("h1")) @[Mux.scala 101:16]
    node _io_d_unaligned_T_11 = mux(_io_d_unaligned_T_8, UInt<1>("h0"), _io_d_unaligned_T_10) @[Mux.scala 101:16]
    node _io_d_unaligned_T_12 = mux(_io_d_unaligned_T_7, UInt<1>("h0"), _io_d_unaligned_T_11) @[Mux.scala 101:16]
    node _io_d_unaligned_T_13 = mux(_io_d_unaligned_T_5, UInt<1>("h0"), _io_d_unaligned_T_12) @[Mux.scala 101:16]
    node _io_d_unaligned_T_14 = mux(_io_d_unaligned_T_1, _io_d_unaligned_T_13, UInt<1>("h0")) @[mmu.scala 45:50]
    node _io_d_unaligned_T_15 = mux(_io_d_unaligned_T, UInt<1>("h0"), _io_d_unaligned_T_14) @[mmu.scala 45:26]
    io.d_unaligned <= _io_d_unaligned_T_15 @[mmu.scala 45:20]
    node _io_i_unaligned_T = bits(io.i_en, 0, 0) @[mmu.scala 46:35]
    node _io_i_unaligned_T_1 = bits(io.i_vaddr, 1, 0) @[mmu.scala 46:56]
    node _io_i_unaligned_T_2 = eq(_io_i_unaligned_T_1, UInt<1>("h0")) @[mmu.scala 46:61]
    node _io_i_unaligned_T_3 = mux(_io_i_unaligned_T_2, UInt<1>("h0"), UInt<1>("h1")) @[mmu.scala 46:45]
    node _io_i_unaligned_T_4 = mux(_io_i_unaligned_T, _io_i_unaligned_T_3, UInt<1>("h0")) @[mmu.scala 46:26]
    io.i_unaligned <= _io_i_unaligned_T_4 @[mmu.scala 46:20]

  extmodule unsigned_div :
    input aclk : Clock
    input s_axis_divisor_tvalid : UInt<1>
    output s_axis_divisor_tready : UInt<1>
    input s_axis_divisor_tdata : UInt<32>
    input s_axis_dividend_tvalid : UInt<1>
    output s_axis_dividend_tready : UInt<1>
    input s_axis_dividend_tdata : UInt<32>
    output m_axis_dout_tvalid : UInt<1>
    output m_axis_dout_tdata : UInt<64>
    defname = unsigned_div

  extmodule signed_div :
    input aclk : Clock
    input s_axis_divisor_tvalid : UInt<1>
    output s_axis_divisor_tready : UInt<1>
    input s_axis_divisor_tdata : UInt<32>
    input s_axis_dividend_tvalid : UInt<1>
    output s_axis_dividend_tready : UInt<1>
    input s_axis_dividend_tdata : UInt<32>
    output m_axis_dout_tvalid : UInt<1>
    output m_axis_dout_tdata : UInt<64>
    defname = signed_div

  extmodule signed_mul :
    input CLK : Clock
    input A : UInt<32>
    input B : UInt<32>
    input CE : UInt<1>
    output P : UInt<64>
    defname = signed_mul

  extmodule unsigned_mul :
    input CLK : Clock
    input A : UInt<32>
    input B : UInt<32>
    input CE : UInt<1>
    output P : UInt<64>
    defname = unsigned_mul

  module muldiv :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip ctrl : UInt<5>, flip in1 : UInt<32>, flip in2 : UInt<32>, hi : UInt<32>, lo : UInt<32>, pending : UInt<1>}

    reg counter_Reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[muldiv.scala 82:30]
    reg last_counter_Reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[muldiv.scala 83:35]
    last_counter_Reg <= counter_Reg @[muldiv.scala 84:22]
    wire mulu_answer : UInt<64> @[muldiv.scala 87:27]
    wire mul_answer : UInt<64> @[muldiv.scala 88:26]
    reg in1_valid_u : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[muldiv.scala 93:30]
    reg in2_valid_u : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[muldiv.scala 94:30]
    reg in1_valid : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[muldiv.scala 95:28]
    reg in2_valid : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[muldiv.scala 96:28]
    wire divu_output_valid : UInt<1> @[muldiv.scala 97:34]
    wire div_output_valid : UInt<1> @[muldiv.scala 98:33]
    wire in2_ready_u : UInt<1> @[muldiv.scala 100:26]
    wire in1_ready_u : UInt<1> @[muldiv.scala 101:26]
    wire in2_ready : UInt<1> @[muldiv.scala 102:24]
    wire in1_ready : UInt<1> @[muldiv.scala 103:24]
    wire divisor_Reg : UInt<32> @[muldiv.scala 105:27]
    wire dividend_Reg : UInt<32> @[muldiv.scala 107:28]
    node _mul_A_T = bits(io.en, 0, 0) @[muldiv.scala 109:27]
    node mul_A = mux(_mul_A_T, io.in1, UInt<1>("h0")) @[muldiv.scala 109:20]
    node _mul_B_T = bits(io.en, 0, 0) @[muldiv.scala 110:27]
    node mul_B = mux(_mul_B_T, io.in2, UInt<1>("h0")) @[muldiv.scala 110:20]
    node _divisor_Reg_T = bits(io.en, 0, 0) @[muldiv.scala 112:30]
    node _divisor_Reg_T_1 = mux(_divisor_Reg_T, io.in2, UInt<1>("h0")) @[muldiv.scala 112:23]
    divisor_Reg <= _divisor_Reg_T_1 @[muldiv.scala 112:17]
    node _dividend_Reg_T = bits(io.en, 0, 0) @[muldiv.scala 113:31]
    node _dividend_Reg_T_1 = mux(_dividend_Reg_T, io.in1, UInt<1>("h0")) @[muldiv.scala 113:24]
    dividend_Reg <= _dividend_Reg_T_1 @[muldiv.scala 113:18]
    wire divu_answer : UInt<64> @[muldiv.scala 117:28]
    wire div_answer : UInt<64> @[muldiv.scala 118:27]
    in1_valid <= UInt<1>("h1") @[muldiv.scala 120:15]
    in2_valid <= UInt<1>("h1") @[muldiv.scala 121:15]
    in1_valid_u <= UInt<1>("h1") @[muldiv.scala 122:17]
    in2_valid_u <= UInt<1>("h1") @[muldiv.scala 123:17]
    node _output_valid_tag_T = bits(divu_output_valid, 0, 0) @[muldiv.scala 131:46]
    node _output_valid_tag_T_1 = bits(div_output_valid, 0, 0) @[muldiv.scala 131:73]
    node output_valid_tag = or(_output_valid_tag_T, _output_valid_tag_T_1) @[muldiv.scala 131:53]
    reg a : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[muldiv.scala 134:20]
    reg b : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[muldiv.scala 135:20]
    wire limit : UInt<32> @[muldiv.scala 136:21]
    node _limit_T = bits(io.ctrl, 0, 0) @[muldiv.scala 137:25]
    node _limit_T_1 = mux(_limit_T, UInt<6>("h22"), UInt<6>("h20")) @[muldiv.scala 137:17]
    limit <= _limit_T_1 @[muldiv.scala 137:11]
    node _a_T = bits(counter_Reg, 0, 0) @[muldiv.scala 138:26]
    node _a_T_1 = eq(a, limit) @[muldiv.scala 138:39]
    node _a_T_2 = add(a, UInt<1>("h1")) @[muldiv.scala 138:55]
    node _a_T_3 = tail(_a_T_2, 1) @[muldiv.scala 138:55]
    node _a_T_4 = mux(_a_T_1, UInt<1>("h0"), _a_T_3) @[muldiv.scala 138:36]
    node _a_T_5 = mux(_a_T, _a_T_4, UInt<1>("h0")) @[muldiv.scala 138:13]
    a <= _a_T_5 @[muldiv.scala 138:7]
    node _b_T = eq(a, limit) @[muldiv.scala 139:16]
    node _b_T_1 = mux(_b_T, UInt<1>("h1"), UInt<1>("h0")) @[muldiv.scala 139:13]
    b <= _b_T_1 @[muldiv.scala 139:7]
    reg mul_counter_Reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[muldiv.scala 141:34]
    reg a_mul : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[muldiv.scala 142:24]
    reg b_mul : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[muldiv.scala 143:24]
    wire limit_mul : UInt<32> @[muldiv.scala 144:25]
    node _mul_counter_enable_T = bits(io.en, 0, 0) @[muldiv.scala 145:36]
    node _mul_counter_enable_T_1 = bits(io.ctrl, 2, 2) @[muldiv.scala 145:55]
    node _mul_counter_enable_T_2 = bits(io.ctrl, 3, 3) @[muldiv.scala 145:69]
    node _mul_counter_enable_T_3 = or(_mul_counter_enable_T_1, _mul_counter_enable_T_2) @[muldiv.scala 145:59]
    node _mul_counter_enable_T_4 = bits(io.ctrl, 4, 4) @[muldiv.scala 145:83]
    node _mul_counter_enable_T_5 = or(_mul_counter_enable_T_3, _mul_counter_enable_T_4) @[muldiv.scala 145:73]
    node mul_counter_enable = and(_mul_counter_enable_T, _mul_counter_enable_T_5) @[muldiv.scala 145:43]
    limit_mul <= UInt<2>("h3") @[muldiv.scala 147:15]
    node _a_mul_T = bits(mul_counter_enable, 0, 0) @[muldiv.scala 148:37]
    node _a_mul_T_1 = sub(limit_mul, UInt<1>("h1")) @[muldiv.scala 148:68]
    node _a_mul_T_2 = tail(_a_mul_T_1, 1) @[muldiv.scala 148:68]
    node _a_mul_T_3 = eq(a_mul, _a_mul_T_2) @[muldiv.scala 148:54]
    node _a_mul_T_4 = add(a_mul, UInt<1>("h1")) @[muldiv.scala 148:85]
    node _a_mul_T_5 = tail(_a_mul_T_4, 1) @[muldiv.scala 148:85]
    node _a_mul_T_6 = mux(_a_mul_T_3, UInt<1>("h0"), _a_mul_T_5) @[muldiv.scala 148:47]
    node _a_mul_T_7 = mux(_a_mul_T, _a_mul_T_6, UInt<1>("h0")) @[muldiv.scala 148:17]
    a_mul <= _a_mul_T_7 @[muldiv.scala 148:11]
    node _b_mul_T = sub(limit_mul, UInt<1>("h1")) @[muldiv.scala 149:38]
    node _b_mul_T_1 = tail(_b_mul_T, 1) @[muldiv.scala 149:38]
    node _b_mul_T_2 = eq(a_mul, _b_mul_T_1) @[muldiv.scala 149:24]
    node _b_mul_T_3 = mux(_b_mul_T_2, UInt<1>("h0"), UInt<1>("h1")) @[muldiv.scala 149:17]
    b_mul <= _b_mul_T_3 @[muldiv.scala 149:11]
    node _T = bits(io.en, 0, 0) @[muldiv.scala 152:16]
    node _T_1 = bits(counter_Reg, 0, 0) @[muldiv.scala 152:39]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[muldiv.scala 152:26]
    node _T_3 = and(_T, _T_2) @[muldiv.scala 152:23]
    when _T_3 : @[muldiv.scala 152:47]
      node _T_4 = bits(io.ctrl, 0, 0) @[muldiv.scala 153:21]
      when _T_4 : @[muldiv.scala 153:27]
        node _T_5 = bits(in1_ready, 0, 0) @[muldiv.scala 154:28]
        when _T_5 : @[muldiv.scala 154:36]
          counter_Reg <= UInt<1>("h1") @[muldiv.scala 155:29]
      else :
        node _T_6 = bits(io.ctrl, 1, 1) @[muldiv.scala 157:27]
        when _T_6 : @[muldiv.scala 157:31]
          node _T_7 = bits(in1_ready_u, 0, 0) @[muldiv.scala 158:30]
          when _T_7 : @[muldiv.scala 158:38]
            counter_Reg <= UInt<1>("h1") @[muldiv.scala 159:28]
    else :
      node _T_8 = bits(b, 0, 0) @[muldiv.scala 163:16]
      when _T_8 : @[muldiv.scala 163:24]
        counter_Reg <= UInt<1>("h0") @[muldiv.scala 165:25]
    node _io_pending_T = bits(io.en, 0, 0) @[muldiv.scala 170:29]
    node _io_pending_T_1 = bits(io.ctrl, 0, 0) @[muldiv.scala 170:47]
    node _io_pending_T_2 = bits(io.ctrl, 1, 1) @[muldiv.scala 170:61]
    node _io_pending_T_3 = or(_io_pending_T_1, _io_pending_T_2) @[muldiv.scala 170:51]
    node _io_pending_T_4 = and(_io_pending_T, _io_pending_T_3) @[muldiv.scala 170:36]
    node _io_pending_T_5 = eq(last_counter_Reg, UInt<1>("h1")) @[muldiv.scala 170:88]
    node _io_pending_T_6 = eq(counter_Reg, UInt<1>("h0")) @[muldiv.scala 170:111]
    node _io_pending_T_7 = and(_io_pending_T_5, _io_pending_T_6) @[muldiv.scala 170:96]
    node _io_pending_T_8 = mux(_io_pending_T_7, UInt<1>("h0"), UInt<1>("h1")) @[muldiv.scala 170:70]
    node _io_pending_T_9 = bits(io.en, 0, 0) @[muldiv.scala 171:19]
    node _io_pending_T_10 = bits(io.ctrl, 2, 2) @[muldiv.scala 171:37]
    node _io_pending_T_11 = bits(io.ctrl, 3, 3) @[muldiv.scala 171:50]
    node _io_pending_T_12 = or(_io_pending_T_10, _io_pending_T_11) @[muldiv.scala 171:40]
    node _io_pending_T_13 = bits(io.ctrl, 4, 4) @[muldiv.scala 171:64]
    node _io_pending_T_14 = or(_io_pending_T_12, _io_pending_T_13) @[muldiv.scala 171:54]
    node _io_pending_T_15 = and(_io_pending_T_9, _io_pending_T_14) @[muldiv.scala 171:26]
    node _io_pending_T_16 = mux(_io_pending_T_15, b_mul, UInt<1>("h0")) @[muldiv.scala 171:12]
    node _io_pending_T_17 = mux(_io_pending_T_4, _io_pending_T_8, _io_pending_T_16) @[muldiv.scala 170:22]
    io.pending <= _io_pending_T_17 @[muldiv.scala 170:16]
    node _io_lo_T = bits(io.ctrl, 0, 0) @[muldiv.scala 177:16]
    node _io_lo_T_1 = bits(div_answer, 63, 32) @[muldiv.scala 177:33]
    node _io_lo_T_2 = bits(io.ctrl, 1, 1) @[muldiv.scala 178:16]
    node _io_lo_T_3 = bits(divu_answer, 63, 32) @[muldiv.scala 178:34]
    node _io_lo_T_4 = bits(io.ctrl, 2, 2) @[muldiv.scala 179:16]
    node _io_lo_T_5 = bits(mul_answer, 31, 0) @[muldiv.scala 179:33]
    node _io_lo_T_6 = bits(io.ctrl, 3, 3) @[muldiv.scala 180:16]
    node _io_lo_T_7 = bits(mulu_answer, 31, 0) @[muldiv.scala 180:34]
    node _io_lo_T_8 = bits(io.ctrl, 4, 4) @[muldiv.scala 181:16]
    node _io_lo_T_9 = bits(mulu_answer, 31, 0) @[muldiv.scala 181:34]
    node _io_lo_T_10 = mux(_io_lo_T, _io_lo_T_1, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_lo_T_11 = mux(_io_lo_T_2, _io_lo_T_3, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_lo_T_12 = mux(_io_lo_T_4, _io_lo_T_5, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_lo_T_13 = mux(_io_lo_T_6, _io_lo_T_7, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_lo_T_14 = mux(_io_lo_T_8, _io_lo_T_9, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_lo_T_15 = or(_io_lo_T_10, _io_lo_T_11) @[Mux.scala 27:73]
    node _io_lo_T_16 = or(_io_lo_T_15, _io_lo_T_12) @[Mux.scala 27:73]
    node _io_lo_T_17 = or(_io_lo_T_16, _io_lo_T_13) @[Mux.scala 27:73]
    node _io_lo_T_18 = or(_io_lo_T_17, _io_lo_T_14) @[Mux.scala 27:73]
    wire _io_lo_WIRE : UInt<32> @[Mux.scala 27:73]
    _io_lo_WIRE <= _io_lo_T_18 @[Mux.scala 27:73]
    io.lo <= _io_lo_WIRE @[muldiv.scala 176:11]
    node _io_hi_T = bits(io.ctrl, 0, 0) @[muldiv.scala 185:16]
    node _io_hi_T_1 = bits(div_answer, 31, 0) @[muldiv.scala 185:33]
    node _io_hi_T_2 = bits(io.ctrl, 1, 1) @[muldiv.scala 186:16]
    node _io_hi_T_3 = bits(divu_answer, 31, 0) @[muldiv.scala 186:34]
    node _io_hi_T_4 = bits(io.ctrl, 2, 2) @[muldiv.scala 187:16]
    node _io_hi_T_5 = bits(mul_answer, 63, 32) @[muldiv.scala 187:33]
    node _io_hi_T_6 = bits(io.ctrl, 3, 3) @[muldiv.scala 188:16]
    node _io_hi_T_7 = bits(mulu_answer, 63, 32) @[muldiv.scala 188:34]
    node _io_hi_T_8 = bits(io.ctrl, 4, 4) @[muldiv.scala 189:16]
    node _io_hi_T_9 = bits(mulu_answer, 63, 32) @[muldiv.scala 189:34]
    node _io_hi_T_10 = mux(_io_hi_T, _io_hi_T_1, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_hi_T_11 = mux(_io_hi_T_2, _io_hi_T_3, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_hi_T_12 = mux(_io_hi_T_4, _io_hi_T_5, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_hi_T_13 = mux(_io_hi_T_6, _io_hi_T_7, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_hi_T_14 = mux(_io_hi_T_8, _io_hi_T_9, UInt<1>("h0")) @[Mux.scala 27:73]
    node _io_hi_T_15 = or(_io_hi_T_10, _io_hi_T_11) @[Mux.scala 27:73]
    node _io_hi_T_16 = or(_io_hi_T_15, _io_hi_T_12) @[Mux.scala 27:73]
    node _io_hi_T_17 = or(_io_hi_T_16, _io_hi_T_13) @[Mux.scala 27:73]
    node _io_hi_T_18 = or(_io_hi_T_17, _io_hi_T_14) @[Mux.scala 27:73]
    wire _io_hi_WIRE : UInt<32> @[Mux.scala 27:73]
    _io_hi_WIRE <= _io_hi_T_18 @[Mux.scala 27:73]
    io.hi <= _io_hi_WIRE @[muldiv.scala 184:11]
    inst _udiv of unsigned_div @[muldiv.scala 193:23]
    _udiv.m_axis_dout_tdata is invalid
    _udiv.m_axis_dout_tvalid is invalid
    _udiv.s_axis_dividend_tdata is invalid
    _udiv.s_axis_dividend_tready is invalid
    _udiv.s_axis_dividend_tvalid is invalid
    _udiv.s_axis_divisor_tdata is invalid
    _udiv.s_axis_divisor_tready is invalid
    _udiv.s_axis_divisor_tvalid is invalid
    _udiv.aclk is invalid
    _udiv.aclk <= clock @[muldiv.scala 194:19]
    _udiv.s_axis_divisor_tvalid <= in2_valid_u @[muldiv.scala 195:36]
    _udiv.s_axis_divisor_tdata <= divisor_Reg @[muldiv.scala 196:36]
    _udiv.s_axis_dividend_tvalid <= in1_valid_u @[muldiv.scala 197:37]
    _udiv.s_axis_dividend_tdata <= dividend_Reg @[muldiv.scala 198:36]
    in2_ready_u <= _udiv.s_axis_divisor_tready @[muldiv.scala 199:17]
    in1_ready_u <= _udiv.s_axis_dividend_tready @[muldiv.scala 200:17]
    divu_answer <= _udiv.m_axis_dout_tdata @[muldiv.scala 201:17]
    divu_output_valid <= _udiv.m_axis_dout_tvalid @[muldiv.scala 202:23]
    inst _div of signed_div @[muldiv.scala 205:23]
    _div.m_axis_dout_tdata is invalid
    _div.m_axis_dout_tvalid is invalid
    _div.s_axis_dividend_tdata is invalid
    _div.s_axis_dividend_tready is invalid
    _div.s_axis_dividend_tvalid is invalid
    _div.s_axis_divisor_tdata is invalid
    _div.s_axis_divisor_tready is invalid
    _div.s_axis_divisor_tvalid is invalid
    _div.aclk is invalid
    _div.aclk <= clock @[muldiv.scala 206:18]
    _div.s_axis_divisor_tvalid <= in2_valid @[muldiv.scala 207:35]
    _div.s_axis_divisor_tdata <= divisor_Reg @[muldiv.scala 208:35]
    _div.s_axis_dividend_tvalid <= in1_valid @[muldiv.scala 209:36]
    _div.s_axis_dividend_tdata <= dividend_Reg @[muldiv.scala 210:35]
    in2_ready <= _div.s_axis_divisor_tready @[muldiv.scala 211:15]
    in1_ready <= _div.s_axis_dividend_tready @[muldiv.scala 212:15]
    div_answer <= _div.m_axis_dout_tdata @[muldiv.scala 213:16]
    div_output_valid <= _div.m_axis_dout_tvalid @[muldiv.scala 214:22]
    inst _mul of signed_mul @[muldiv.scala 216:22]
    _mul.P is invalid
    _mul.CE is invalid
    _mul.B is invalid
    _mul.A is invalid
    _mul.CLK is invalid
    _mul.A <= mul_A @[muldiv.scala 217:16]
    _mul.B <= mul_B @[muldiv.scala 218:16]
    _mul.CLK <= clock @[muldiv.scala 219:17]
    _mul.CE <= mul_counter_enable @[muldiv.scala 220:16]
    mul_answer <= _mul.P @[muldiv.scala 221:16]
    inst _umul of unsigned_mul @[muldiv.scala 226:23]
    _umul.P is invalid
    _umul.CE is invalid
    _umul.B is invalid
    _umul.A is invalid
    _umul.CLK is invalid
    _umul.A <= mul_A @[muldiv.scala 227:17]
    _umul.B <= mul_B @[muldiv.scala 228:17]
    _umul.CLK <= clock @[muldiv.scala 229:18]
    _umul.CE <= mul_counter_enable @[muldiv.scala 230:17]
    mulu_answer <= _umul.P @[muldiv.scala 231:17]

  module regfile :
    input clock : Clock
    input reset : Reset
    output io : { flip A1 : UInt<5>, flip A2 : UInt<5>, flip WE3 : UInt<1>, flip A3 : UInt<5>, flip WD3 : UInt<32>, RD1 : UInt<32>, RD2 : UInt<32>}

    wire _regs_WIRE : UInt<32>[32] @[regfile.scala 23:31]
    _regs_WIRE[0] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[1] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[2] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[3] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[4] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[5] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[6] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[7] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[8] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[9] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[10] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[11] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[12] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[13] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[14] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[15] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[16] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[17] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[18] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[19] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[20] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[21] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[22] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[23] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[24] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[25] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[26] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[27] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[28] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[29] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[30] <= UInt<32>("h0") @[regfile.scala 23:31]
    _regs_WIRE[31] <= UInt<32>("h0") @[regfile.scala 23:31]
    reg regs : UInt<32>[32], clock with :
      reset => (reset, _regs_WIRE) @[regfile.scala 23:23]
    regs[0] <= UInt<1>("h0") @[regfile.scala 24:13]
    node _regs_T = bits(io.WE3, 0, 0) @[regfile.scala 25:32]
    node _regs_T_1 = neq(io.A3, UInt<1>("h0")) @[regfile.scala 25:48]
    node _regs_T_2 = and(_regs_T, _regs_T_1) @[regfile.scala 25:39]
    node _regs_T_3 = mux(_regs_T_2, io.WD3, regs[io.A3]) @[regfile.scala 25:23]
    regs[io.A3] <= _regs_T_3 @[regfile.scala 25:17]
    node _io_RD1_T = bits(io.WE3, 0, 0) @[regfile.scala 27:26]
    node _io_RD1_T_1 = eq(io.A1, io.A3) @[regfile.scala 27:42]
    node _io_RD1_T_2 = and(_io_RD1_T, _io_RD1_T_1) @[regfile.scala 27:33]
    node _io_RD1_T_3 = mux(_io_RD1_T_2, io.WD3, regs[io.A1]) @[regfile.scala 27:18]
    io.RD1 <= _io_RD1_T_3 @[regfile.scala 27:12]
    node _io_RD2_T = bits(io.WE3, 0, 0) @[regfile.scala 28:26]
    node _io_RD2_T_1 = eq(io.A2, io.A3) @[regfile.scala 28:42]
    node _io_RD2_T_2 = and(_io_RD2_T, _io_RD2_T_1) @[regfile.scala 28:33]
    node _io_RD2_T_3 = mux(_io_RD2_T_2, io.WD3, regs[io.A2]) @[regfile.scala 28:18]
    io.RD2 <= _io_RD2_T_3 @[regfile.scala 28:12]

  module Look_up_table_read_first_ :
    input clock : Clock
    input reset : Reset
    output io : { flip ar_addr : UInt<4>, flip aw_addr : UInt<4>, flip write : UInt<1>, flip in : UInt<134>, out : UInt<134>}

    wire _btb_WIRE : UInt<134>[16] @[ports_lookup_table.scala 81:30]
    _btb_WIRE[0] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[1] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[2] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[3] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[4] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[5] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[6] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[7] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[8] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[9] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[10] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[11] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[12] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[13] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[14] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[15] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    reg btb : UInt<134>[16], clock with :
      reset => (reset, _btb_WIRE) @[ports_lookup_table.scala 81:22]
    io.out <= btb[io.ar_addr] @[ports_lookup_table.scala 82:12]
    node _btb_T = mux(io.write, io.in, btb[io.aw_addr]) @[ports_lookup_table.scala 83:27]
    btb[io.aw_addr] <= _btb_T @[ports_lookup_table.scala 83:21]

  module Look_up_table_read_first__1 :
    input clock : Clock
    input reset : Reset
    output io : { flip ar_addr : UInt<4>, flip aw_addr : UInt<4>, flip write : UInt<1>, flip in : UInt<134>, out : UInt<134>}

    wire _btb_WIRE : UInt<134>[16] @[ports_lookup_table.scala 81:30]
    _btb_WIRE[0] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[1] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[2] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[3] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[4] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[5] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[6] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[7] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[8] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[9] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[10] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[11] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[12] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[13] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[14] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[15] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    reg btb : UInt<134>[16], clock with :
      reset => (reset, _btb_WIRE) @[ports_lookup_table.scala 81:22]
    io.out <= btb[io.ar_addr] @[ports_lookup_table.scala 82:12]
    node _btb_T = mux(io.write, io.in, btb[io.aw_addr]) @[ports_lookup_table.scala 83:27]
    btb[io.aw_addr] <= _btb_T @[ports_lookup_table.scala 83:21]

  module Look_up_table_read_first__2 :
    input clock : Clock
    input reset : Reset
    output io : { flip ar_addr : UInt<4>, flip aw_addr : UInt<4>, flip write : UInt<1>, flip in : UInt<134>, out : UInt<134>}

    wire _btb_WIRE : UInt<134>[16] @[ports_lookup_table.scala 81:30]
    _btb_WIRE[0] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[1] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[2] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[3] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[4] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[5] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[6] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[7] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[8] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[9] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[10] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[11] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[12] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[13] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[14] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[15] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    reg btb : UInt<134>[16], clock with :
      reset => (reset, _btb_WIRE) @[ports_lookup_table.scala 81:22]
    io.out <= btb[io.ar_addr] @[ports_lookup_table.scala 82:12]
    node _btb_T = mux(io.write, io.in, btb[io.aw_addr]) @[ports_lookup_table.scala 83:27]
    btb[io.aw_addr] <= _btb_T @[ports_lookup_table.scala 83:21]

  module Look_up_table_read_first__3 :
    input clock : Clock
    input reset : Reset
    output io : { flip ar_addr : UInt<4>, flip aw_addr : UInt<4>, flip write : UInt<1>, flip in : UInt<134>, out : UInt<134>}

    wire _btb_WIRE : UInt<134>[16] @[ports_lookup_table.scala 81:30]
    _btb_WIRE[0] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[1] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[2] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[3] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[4] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[5] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[6] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[7] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[8] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[9] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[10] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[11] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[12] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[13] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[14] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    _btb_WIRE[15] <= UInt<134>("h0") @[ports_lookup_table.scala 81:30]
    reg btb : UInt<134>[16], clock with :
      reset => (reset, _btb_WIRE) @[ports_lookup_table.scala 81:22]
    io.out <= btb[io.ar_addr] @[ports_lookup_table.scala 82:12]
    node _btb_T = mux(io.write, io.in, btb[io.aw_addr]) @[ports_lookup_table.scala 83:27]
    btb[io.aw_addr] <= _btb_T @[ports_lookup_table.scala 83:21]

  module fifo :
    input clock : Clock
    input reset : Reset
    output io : { flip read_en : UInt<2>, flip write_en : UInt<2>, read_out : UInt<134>[2], flip write_in : UInt<134>[3], full : UInt<1>, empty : UInt<1>, flip point_write_en : UInt<1>, flip point_flush : UInt<1>}

    inst Look_up_table_read_first_ of Look_up_table_read_first_ @[fifo.scala 42:55]
    Look_up_table_read_first_.clock <= clock
    Look_up_table_read_first_.reset <= reset
    inst Look_up_table_read_first__1 of Look_up_table_read_first__1 @[fifo.scala 42:55]
    Look_up_table_read_first__1.clock <= clock
    Look_up_table_read_first__1.reset <= reset
    inst Look_up_table_read_first__2 of Look_up_table_read_first__2 @[fifo.scala 42:55]
    Look_up_table_read_first__2.clock <= clock
    Look_up_table_read_first__2.reset <= reset
    inst Look_up_table_read_first__3 of Look_up_table_read_first__3 @[fifo.scala 42:55]
    Look_up_table_read_first__3.clock <= clock
    Look_up_table_read_first__3.reset <= reset
    wire fifo_banks : { flip ar_addr : UInt<4>, flip aw_addr : UInt<4>, flip write : UInt<1>, flip in : UInt<134>, out : UInt<134>}[4] @[fifo.scala 42:29]
    fifo_banks[0].out <= Look_up_table_read_first_.io.out @[fifo.scala 42:29]
    Look_up_table_read_first_.io.in <= fifo_banks[0].in @[fifo.scala 42:29]
    Look_up_table_read_first_.io.write <= fifo_banks[0].write @[fifo.scala 42:29]
    Look_up_table_read_first_.io.aw_addr <= fifo_banks[0].aw_addr @[fifo.scala 42:29]
    Look_up_table_read_first_.io.ar_addr <= fifo_banks[0].ar_addr @[fifo.scala 42:29]
    fifo_banks[1].out <= Look_up_table_read_first__1.io.out @[fifo.scala 42:29]
    Look_up_table_read_first__1.io.in <= fifo_banks[1].in @[fifo.scala 42:29]
    Look_up_table_read_first__1.io.write <= fifo_banks[1].write @[fifo.scala 42:29]
    Look_up_table_read_first__1.io.aw_addr <= fifo_banks[1].aw_addr @[fifo.scala 42:29]
    Look_up_table_read_first__1.io.ar_addr <= fifo_banks[1].ar_addr @[fifo.scala 42:29]
    fifo_banks[2].out <= Look_up_table_read_first__2.io.out @[fifo.scala 42:29]
    Look_up_table_read_first__2.io.in <= fifo_banks[2].in @[fifo.scala 42:29]
    Look_up_table_read_first__2.io.write <= fifo_banks[2].write @[fifo.scala 42:29]
    Look_up_table_read_first__2.io.aw_addr <= fifo_banks[2].aw_addr @[fifo.scala 42:29]
    Look_up_table_read_first__2.io.ar_addr <= fifo_banks[2].ar_addr @[fifo.scala 42:29]
    fifo_banks[3].out <= Look_up_table_read_first__3.io.out @[fifo.scala 42:29]
    Look_up_table_read_first__3.io.in <= fifo_banks[3].in @[fifo.scala 42:29]
    Look_up_table_read_first__3.io.write <= fifo_banks[3].write @[fifo.scala 42:29]
    Look_up_table_read_first__3.io.aw_addr <= fifo_banks[3].aw_addr @[fifo.scala 42:29]
    Look_up_table_read_first__3.io.ar_addr <= fifo_banks[3].ar_addr @[fifo.scala 42:29]
    reg write_banks_points : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[fifo.scala 43:37]
    reg write_length_points : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[fifo.scala 44:38]
    reg read_banks_points : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[fifo.scala 45:36]
    reg read_length_points : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[fifo.scala 46:37]
    node _write_valid_T = eq(UInt<1>("h1"), io.write_en) @[Mux.scala 81:61]
    node _write_valid_T_1 = mux(_write_valid_T, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _write_valid_T_2 = eq(UInt<2>("h2"), io.write_en) @[Mux.scala 81:61]
    node _write_valid_T_3 = mux(_write_valid_T_2, UInt<2>("h3"), _write_valid_T_1) @[Mux.scala 81:58]
    node _write_valid_T_4 = eq(UInt<2>("h3"), io.write_en) @[Mux.scala 81:61]
    node write_valid = mux(_write_valid_T_4, UInt<3>("h7"), _write_valid_T_3) @[Mux.scala 81:58]
    fifo_banks[UInt<1>("h0")].aw_addr <= write_length_points @[fifo.scala 50:38]
    fifo_banks[UInt<1>("h0")].ar_addr <= read_length_points @[fifo.scala 55:38]
    fifo_banks[UInt<1>("h0")].in <= io.write_in[0] @[fifo.scala 60:33]
    node _fifo_banks_0_write_T = bits(io.write_en, 0, 0) @[fifo.scala 66:46]
    node _fifo_banks_0_write_T_1 = eq(write_banks_points, UInt<1>("h0")) @[Mux.scala 81:61]
    node _fifo_banks_0_write_T_2 = mux(_fifo_banks_0_write_T_1, _fifo_banks_0_write_T, UInt<1>("h0")) @[Mux.scala 81:58]
    fifo_banks[UInt<1>("h0")].write <= _fifo_banks_0_write_T_2 @[fifo.scala 65:36]
    fifo_banks[UInt<1>("h1")].aw_addr <= write_length_points @[fifo.scala 50:38]
    fifo_banks[UInt<1>("h1")].ar_addr <= read_length_points @[fifo.scala 55:38]
    fifo_banks[UInt<1>("h1")].in <= io.write_in[0] @[fifo.scala 60:33]
    node _fifo_banks_1_write_T = bits(io.write_en, 0, 0) @[fifo.scala 66:46]
    node _fifo_banks_1_write_T_1 = eq(write_banks_points, UInt<1>("h1")) @[Mux.scala 81:61]
    node _fifo_banks_1_write_T_2 = mux(_fifo_banks_1_write_T_1, _fifo_banks_1_write_T, UInt<1>("h0")) @[Mux.scala 81:58]
    fifo_banks[UInt<1>("h1")].write <= _fifo_banks_1_write_T_2 @[fifo.scala 65:36]
    fifo_banks[UInt<2>("h2")].aw_addr <= write_length_points @[fifo.scala 50:38]
    fifo_banks[UInt<2>("h2")].ar_addr <= read_length_points @[fifo.scala 55:38]
    fifo_banks[UInt<2>("h2")].in <= io.write_in[0] @[fifo.scala 60:33]
    node _fifo_banks_2_write_T = bits(io.write_en, 0, 0) @[fifo.scala 66:46]
    node _fifo_banks_2_write_T_1 = eq(write_banks_points, UInt<2>("h2")) @[Mux.scala 81:61]
    node _fifo_banks_2_write_T_2 = mux(_fifo_banks_2_write_T_1, _fifo_banks_2_write_T, UInt<1>("h0")) @[Mux.scala 81:58]
    fifo_banks[UInt<2>("h2")].write <= _fifo_banks_2_write_T_2 @[fifo.scala 65:36]
    fifo_banks[UInt<2>("h3")].aw_addr <= write_length_points @[fifo.scala 50:38]
    fifo_banks[UInt<2>("h3")].ar_addr <= read_length_points @[fifo.scala 55:38]
    fifo_banks[UInt<2>("h3")].in <= io.write_in[0] @[fifo.scala 60:33]
    node _fifo_banks_3_write_T = bits(io.write_en, 0, 0) @[fifo.scala 66:46]
    node _fifo_banks_3_write_T_1 = eq(write_banks_points, UInt<2>("h3")) @[Mux.scala 81:61]
    node _fifo_banks_3_write_T_2 = mux(_fifo_banks_3_write_T_1, _fifo_banks_3_write_T, UInt<1>("h0")) @[Mux.scala 81:58]
    fifo_banks[UInt<2>("h3")].write <= _fifo_banks_3_write_T_2 @[fifo.scala 65:36]
    node _point_write_tag_T = eq(io.empty, UInt<1>("h0")) @[fifo.scala 87:53]
    node _point_write_tag_T_1 = bits(io.empty, 0, 0) @[fifo.scala 87:75]
    node _point_write_tag_T_2 = neq(io.write_en, UInt<1>("h0")) @[fifo.scala 87:97]
    node _point_write_tag_T_3 = and(_point_write_tag_T_1, _point_write_tag_T_2) @[fifo.scala 87:82]
    node _point_write_tag_T_4 = or(_point_write_tag_T, _point_write_tag_T_3) @[fifo.scala 87:63]
    node _point_write_tag_T_5 = and(io.point_write_en, _point_write_tag_T_4) @[fifo.scala 87:49]
    node point_write_tag = mux(_point_write_tag_T_5, UInt<1>("h1"), UInt<1>("h0")) @[fifo.scala 87:30]
    node _write_banks_points_T = bits(point_write_tag, 0, 0) @[fifo.scala 93:70]
    node _write_banks_points_T_1 = add(read_banks_points, UInt<1>("h1")) @[fifo.scala 93:95]
    node _write_banks_points_T_2 = tail(_write_banks_points_T_1, 1) @[fifo.scala 93:95]
    node _write_banks_points_T_3 = add(write_banks_points, io.write_en) @[fifo.scala 93:121]
    node _write_banks_points_T_4 = tail(_write_banks_points_T_3, 1) @[fifo.scala 93:121]
    node _write_banks_points_T_5 = bits(_write_banks_points_T_4, 1, 0) @[fifo.scala 93:135]
    node _write_banks_points_T_6 = mux(_write_banks_points_T, _write_banks_points_T_2, _write_banks_points_T_5) @[fifo.scala 93:53]
    node _write_banks_points_T_7 = mux(io.point_flush, UInt<1>("h0"), _write_banks_points_T_6) @[fifo.scala 93:30]
    write_banks_points <= _write_banks_points_T_7 @[fifo.scala 93:24]
    node _write_length_points_T = bits(point_write_tag, 0, 0) @[fifo.scala 97:71]
    node _write_length_points_T_1 = eq(read_banks_points, UInt<2>("h3")) @[fifo.scala 97:121]
    node _write_length_points_T_2 = mux(_write_length_points_T_1, UInt<1>("h1"), UInt<1>("h0")) @[fifo.scala 97:102]
    node _write_length_points_T_3 = add(read_length_points, _write_length_points_T_2) @[fifo.scala 97:97]
    node _write_length_points_T_4 = tail(_write_length_points_T_3, 1) @[fifo.scala 97:97]
    node _write_length_points_T_5 = cat(UInt<1>("h0"), write_banks_points) @[Cat.scala 31:58]
    node _write_length_points_T_6 = add(_write_length_points_T_5, io.write_en) @[fifo.scala 97:200]
    node _write_length_points_T_7 = tail(_write_length_points_T_6, 1) @[fifo.scala 97:200]
    node _write_length_points_T_8 = bits(_write_length_points_T_7, 2, 2) @[fifo.scala 97:214]
    node _write_length_points_T_9 = mux(_write_length_points_T_8, UInt<1>("h1"), UInt<1>("h0")) @[fifo.scala 97:165]
    node _write_length_points_T_10 = add(write_length_points, _write_length_points_T_9) @[fifo.scala 97:159]
    node _write_length_points_T_11 = tail(_write_length_points_T_10, 1) @[fifo.scala 97:159]
    node _write_length_points_T_12 = bits(_write_length_points_T_11, 3, 0) @[fifo.scala 97:236]
    node _write_length_points_T_13 = mux(_write_length_points_T, _write_length_points_T_4, _write_length_points_T_12) @[fifo.scala 97:54]
    node _write_length_points_T_14 = mux(io.point_flush, UInt<1>("h0"), _write_length_points_T_13) @[fifo.scala 97:31]
    write_length_points <= _write_length_points_T_14 @[fifo.scala 97:25]
    node _read_banks_points_T = add(read_banks_points, io.read_en) @[fifo.scala 98:68]
    node _read_banks_points_T_1 = tail(_read_banks_points_T, 1) @[fifo.scala 98:68]
    node _read_banks_points_T_2 = bits(_read_banks_points_T_1, 1, 0) @[fifo.scala 98:81]
    node _read_banks_points_T_3 = mux(io.point_flush, UInt<1>("h0"), _read_banks_points_T_2) @[fifo.scala 98:29]
    read_banks_points <= _read_banks_points_T_3 @[fifo.scala 98:23]
    node _read_length_points_T = cat(UInt<1>("h0"), read_banks_points) @[Cat.scala 31:58]
    node _read_length_points_T_1 = add(_read_length_points_T, io.read_en) @[fifo.scala 99:110]
    node _read_length_points_T_2 = tail(_read_length_points_T_1, 1) @[fifo.scala 99:110]
    node _read_length_points_T_3 = bits(_read_length_points_T_2, 2, 2) @[fifo.scala 99:123]
    node _read_length_points_T_4 = mux(_read_length_points_T_3, UInt<1>("h1"), UInt<1>("h0")) @[fifo.scala 99:76]
    node _read_length_points_T_5 = add(read_length_points, _read_length_points_T_4) @[fifo.scala 99:71]
    node _read_length_points_T_6 = tail(_read_length_points_T_5, 1) @[fifo.scala 99:71]
    node _read_length_points_T_7 = bits(_read_length_points_T_6, 3, 0) @[fifo.scala 99:145]
    node _read_length_points_T_8 = mux(io.point_flush, UInt<1>("h0"), _read_length_points_T_7) @[fifo.scala 99:30]
    read_length_points <= _read_length_points_T_8 @[fifo.scala 99:24]
    node read_out_1_data = mux(io.empty, UInt<1>("h0"), fifo_banks[read_banks_points].out) @[fifo.scala 103:30]
    io.read_out[UInt<1>("h0")] <= read_out_1_data @[fifo.scala 106:31]
    io.read_out[UInt<1>("h1")] <= read_out_1_data @[fifo.scala 106:31]
    node _io_empty_T = eq(write_banks_points, read_banks_points) @[fifo.scala 110:36]
    node _io_empty_T_1 = eq(write_length_points, read_length_points) @[fifo.scala 110:81]
    node _io_empty_T_2 = and(_io_empty_T, _io_empty_T_1) @[fifo.scala 110:58]
    io.empty <= _io_empty_T_2 @[fifo.scala 110:14]
    node _io_full_T = eq(write_length_points, read_length_points) @[fifo.scala 112:41]
    node _io_full_T_1 = cat(UInt<1>("h0"), write_banks_points) @[Cat.scala 31:58]
    node _io_full_T_2 = add(_io_full_T_1, UInt<1>("h1")) @[fifo.scala 112:98]
    node _io_full_T_3 = tail(_io_full_T_2, 1) @[fifo.scala 112:98]
    node _io_full_T_4 = cat(UInt<1>("h0"), read_banks_points) @[Cat.scala 31:58]
    node _io_full_T_5 = eq(_io_full_T_3, _io_full_T_4) @[fifo.scala 112:104]
    node _io_full_T_6 = add(write_length_points, UInt<1>("h1")) @[fifo.scala 113:33]
    node _io_full_T_7 = tail(_io_full_T_6, 1) @[fifo.scala 113:33]
    node _io_full_T_8 = eq(_io_full_T_7, read_length_points) @[fifo.scala 113:39]
    node _io_full_T_9 = eq(write_banks_points, UInt<2>("h3")) @[fifo.scala 113:84]
    node _io_full_T_10 = eq(read_banks_points, UInt<1>("h0")) @[fifo.scala 113:115]
    node _io_full_T_11 = and(_io_full_T_9, _io_full_T_10) @[fifo.scala 113:93]
    node _io_full_T_12 = mux(_io_full_T_8, _io_full_T_11, UInt<1>("h0")) @[fifo.scala 113:12]
    node _io_full_T_13 = mux(_io_full_T, _io_full_T_5, _io_full_T_12) @[fifo.scala 112:20]
    io.full <= _io_full_T_13 @[fifo.scala 112:14]

  module pre_cfu :
    input clock : Clock
    input reset : Reset
    output io : { stage_pc_cal_stall : UInt<1>, stage_fec_1_stall : UInt<1>, stage_fec_1_flush : UInt<1>, flip stage2_stall : UInt<1>, stage_fec_2_must_continue : UInt<1>, flip data_ok : UInt<1>, flip hit : UInt<1>, flip branch_error : UInt<1>, flip fifo_full : UInt<1>, flip pc_check_error : UInt<1>}

    node _inst_not_ok_T = or(io.hit, io.data_ok) @[pre_cfu.scala 32:32]
    node inst_not_ok = eq(_inst_not_ok_T, UInt<1>("h0")) @[pre_cfu.scala 32:23]
    node _io_stage_fec_1_stall_T = or(io.fifo_full, inst_not_ok) @[pre_cfu.scala 37:65]
    node _io_stage_fec_1_stall_T_1 = eq(_io_stage_fec_1_stall_T, UInt<1>("h0")) @[pre_cfu.scala 37:48]
    node _io_stage_fec_1_stall_T_2 = or(io.branch_error, _io_stage_fec_1_stall_T_1) @[pre_cfu.scala 37:45]
    io.stage_fec_1_stall <= _io_stage_fec_1_stall_T_2 @[pre_cfu.scala 37:26]
    io.stage_fec_1_flush <= UInt<1>("h0") @[pre_cfu.scala 38:26]
    node _io_stage_pc_cal_stall_T = or(io.fifo_full, inst_not_ok) @[pre_cfu.scala 40:66]
    node _io_stage_pc_cal_stall_T_1 = eq(_io_stage_pc_cal_stall_T, UInt<1>("h0")) @[pre_cfu.scala 40:49]
    node _io_stage_pc_cal_stall_T_2 = or(io.branch_error, _io_stage_pc_cal_stall_T_1) @[pre_cfu.scala 40:46]
    io.stage_pc_cal_stall <= _io_stage_pc_cal_stall_T_2 @[pre_cfu.scala 40:27]
    io.stage_fec_2_must_continue <= UInt<1>("h0") @[pre_cfu.scala 43:34]

  module pc_detail :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>}
    output io_in : { flip pc_value_in : UInt<32>, flip pc_inst_in : UInt<32>}
    output io_out : { pc_value_out : UInt<32>, pc_inst_out : UInt<32>}

    reg pc_value : UInt<32>, clock with :
      reset => (UInt<1>("h0"), pc_value) @[myCPU.scala 279:25]
    node _pc_value_T = asUInt(reset) @[myCPU.scala 281:27]
    node _pc_value_T_1 = cat(UInt<16>("hbfbf"), UInt<16>("hfffc")) @[Cat.scala 31:58]
    node _pc_value_T_2 = mux(io.stall, io_in.pc_value_in, pc_value) @[myCPU.scala 281:77]
    node _pc_value_T_3 = mux(io.flush, UInt<1>("h0"), _pc_value_T_2) @[myCPU.scala 281:60]
    node _pc_value_T_4 = mux(_pc_value_T, _pc_value_T_1, _pc_value_T_3) @[myCPU.scala 281:20]
    pc_value <= _pc_value_T_4 @[myCPU.scala 281:14]
    io_out.pc_value_out <= pc_value @[myCPU.scala 282:25]
    reg pc_inst : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[myCPU.scala 283:26]
    node _pc_inst_T = mux(io.stall, io_in.pc_inst_in, pc_inst) @[myCPU.scala 284:37]
    node _pc_inst_T_1 = mux(io.flush, UInt<1>("h0"), _pc_inst_T) @[myCPU.scala 284:20]
    pc_inst <= _pc_inst_T_1 @[myCPU.scala 284:14]
    io_out.pc_inst_out <= pc_inst @[myCPU.scala 285:25]

  module pc_detail_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>}
    output io_in : { flip pc_value_in : UInt<32>, flip pc_inst_in : UInt<32>}
    output io_out : { pc_value_out : UInt<32>, pc_inst_out : UInt<32>}

    reg pc_value : UInt<32>, clock with :
      reset => (UInt<1>("h0"), pc_value) @[myCPU.scala 279:25]
    node _pc_value_T = asUInt(reset) @[myCPU.scala 281:27]
    node _pc_value_T_1 = cat(UInt<16>("hbfbf"), UInt<16>("hfffc")) @[Cat.scala 31:58]
    node _pc_value_T_2 = mux(io.stall, io_in.pc_value_in, pc_value) @[myCPU.scala 281:77]
    node _pc_value_T_3 = mux(io.flush, UInt<1>("h0"), _pc_value_T_2) @[myCPU.scala 281:60]
    node _pc_value_T_4 = mux(_pc_value_T, _pc_value_T_1, _pc_value_T_3) @[myCPU.scala 281:20]
    pc_value <= _pc_value_T_4 @[myCPU.scala 281:14]
    io_out.pc_value_out <= pc_value @[myCPU.scala 282:25]
    reg pc_inst : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[myCPU.scala 283:26]
    node _pc_inst_T = mux(io.stall, io_in.pc_inst_in, pc_inst) @[myCPU.scala 284:37]
    node _pc_inst_T_1 = mux(io.flush, UInt<1>("h0"), _pc_inst_T) @[myCPU.scala 284:20]
    pc_inst <= _pc_inst_T_1 @[myCPU.scala 284:14]
    io_out.pc_inst_out <= pc_inst @[myCPU.scala 285:25]

  module pc_detail_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>}
    output io_in : { flip pc_value_in : UInt<32>, flip pc_inst_in : UInt<32>}
    output io_out : { pc_value_out : UInt<32>, pc_inst_out : UInt<32>}

    reg pc_value : UInt<32>, clock with :
      reset => (UInt<1>("h0"), pc_value) @[myCPU.scala 279:25]
    node _pc_value_T = asUInt(reset) @[myCPU.scala 281:27]
    node _pc_value_T_1 = cat(UInt<16>("hbfbf"), UInt<16>("hfffc")) @[Cat.scala 31:58]
    node _pc_value_T_2 = mux(io.stall, io_in.pc_value_in, pc_value) @[myCPU.scala 281:77]
    node _pc_value_T_3 = mux(io.flush, UInt<1>("h0"), _pc_value_T_2) @[myCPU.scala 281:60]
    node _pc_value_T_4 = mux(_pc_value_T, _pc_value_T_1, _pc_value_T_3) @[myCPU.scala 281:20]
    pc_value <= _pc_value_T_4 @[myCPU.scala 281:14]
    io_out.pc_value_out <= pc_value @[myCPU.scala 282:25]
    reg pc_inst : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[myCPU.scala 283:26]
    node _pc_inst_T = mux(io.stall, io_in.pc_inst_in, pc_inst) @[myCPU.scala 284:37]
    node _pc_inst_T_1 = mux(io.flush, UInt<1>("h0"), _pc_inst_T) @[myCPU.scala 284:20]
    pc_inst <= _pc_inst_T_1 @[myCPU.scala 284:14]
    io_out.pc_inst_out <= pc_inst @[myCPU.scala 285:25]

  extmodule pht_data_ram :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  extmodule pht_data_ram_1 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_1 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  extmodule pht_data_ram_2 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_2 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  extmodule pht_data_ram_3 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_3 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  extmodule pht_data_ram_4 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_4 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  extmodule pht_data_ram_5 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_5 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  extmodule pht_data_ram_6 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_6 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_6 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  extmodule pht_data_ram_7 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_7 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_7 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  module PHTS_with_block_ram :
    input clock : Clock
    input reset : Reset
    output io : { flip ar_addr : UInt<7>, flip ar_pht_addr : UInt<3>, flip aw_addr : UInt<7>, flip aw_pht_addr : UInt<3>, flip write : UInt<1>, flip in : UInt<8>, pht_out : UInt<8>, out : UInt<2>}

    inst pht_data_with_block_ram of pht_data_with_block_ram @[PHTS.scala 205:45]
    pht_data_with_block_ram.clock <= clock
    pht_data_with_block_ram.reset <= reset
    inst pht_data_with_block_ram_1 of pht_data_with_block_ram_1 @[PHTS.scala 205:45]
    pht_data_with_block_ram_1.clock <= clock
    pht_data_with_block_ram_1.reset <= reset
    inst pht_data_with_block_ram_2 of pht_data_with_block_ram_2 @[PHTS.scala 205:45]
    pht_data_with_block_ram_2.clock <= clock
    pht_data_with_block_ram_2.reset <= reset
    inst pht_data_with_block_ram_3 of pht_data_with_block_ram_3 @[PHTS.scala 205:45]
    pht_data_with_block_ram_3.clock <= clock
    pht_data_with_block_ram_3.reset <= reset
    inst pht_data_with_block_ram_4 of pht_data_with_block_ram_4 @[PHTS.scala 205:45]
    pht_data_with_block_ram_4.clock <= clock
    pht_data_with_block_ram_4.reset <= reset
    inst pht_data_with_block_ram_5 of pht_data_with_block_ram_5 @[PHTS.scala 205:45]
    pht_data_with_block_ram_5.clock <= clock
    pht_data_with_block_ram_5.reset <= reset
    inst pht_data_with_block_ram_6 of pht_data_with_block_ram_6 @[PHTS.scala 205:45]
    pht_data_with_block_ram_6.clock <= clock
    pht_data_with_block_ram_6.reset <= reset
    inst pht_data_with_block_ram_7 of pht_data_with_block_ram_7 @[PHTS.scala 205:45]
    pht_data_with_block_ram_7.clock <= clock
    pht_data_with_block_ram_7.reset <= reset
    wire phts : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}[8] @[PHTS.scala 205:23]
    phts[0].rdata <= pht_data_with_block_ram.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram.io.wdata <= phts[0].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram.io.waddr <= phts[0].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram.io.raddr <= phts[0].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram.io.wen <= phts[0].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram.io.en <= phts[0].en @[PHTS.scala 205:23]
    phts[1].rdata <= pht_data_with_block_ram_1.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_1.io.wdata <= phts[1].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_1.io.waddr <= phts[1].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_1.io.raddr <= phts[1].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_1.io.wen <= phts[1].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram_1.io.en <= phts[1].en @[PHTS.scala 205:23]
    phts[2].rdata <= pht_data_with_block_ram_2.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_2.io.wdata <= phts[2].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_2.io.waddr <= phts[2].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_2.io.raddr <= phts[2].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_2.io.wen <= phts[2].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram_2.io.en <= phts[2].en @[PHTS.scala 205:23]
    phts[3].rdata <= pht_data_with_block_ram_3.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_3.io.wdata <= phts[3].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_3.io.waddr <= phts[3].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_3.io.raddr <= phts[3].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_3.io.wen <= phts[3].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram_3.io.en <= phts[3].en @[PHTS.scala 205:23]
    phts[4].rdata <= pht_data_with_block_ram_4.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_4.io.wdata <= phts[4].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_4.io.waddr <= phts[4].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_4.io.raddr <= phts[4].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_4.io.wen <= phts[4].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram_4.io.en <= phts[4].en @[PHTS.scala 205:23]
    phts[5].rdata <= pht_data_with_block_ram_5.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_5.io.wdata <= phts[5].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_5.io.waddr <= phts[5].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_5.io.raddr <= phts[5].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_5.io.wen <= phts[5].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram_5.io.en <= phts[5].en @[PHTS.scala 205:23]
    phts[6].rdata <= pht_data_with_block_ram_6.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_6.io.wdata <= phts[6].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_6.io.waddr <= phts[6].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_6.io.raddr <= phts[6].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_6.io.wen <= phts[6].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram_6.io.en <= phts[6].en @[PHTS.scala 205:23]
    phts[7].rdata <= pht_data_with_block_ram_7.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_7.io.wdata <= phts[7].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_7.io.waddr <= phts[7].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_7.io.raddr <= phts[7].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_7.io.wen <= phts[7].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram_7.io.en <= phts[7].en @[PHTS.scala 205:23]
    node _phts_0_wen_T = eq(io.aw_pht_addr, UInt<1>("h0")) @[PHTS.scala 207:39]
    node _phts_0_wen_T_1 = and(_phts_0_wen_T, io.write) @[PHTS.scala 207:52]
    phts[0].wen <= _phts_0_wen_T_1 @[PHTS.scala 207:21]
    phts[0].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[0].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_0_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[0].raddr <= _phts_0_raddr_T @[PHTS.scala 210:23]
    node _phts_0_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[0].waddr <= _phts_0_waddr_T @[PHTS.scala 211:23]
    node _phts_1_wen_T = eq(io.aw_pht_addr, UInt<1>("h1")) @[PHTS.scala 207:39]
    node _phts_1_wen_T_1 = and(_phts_1_wen_T, io.write) @[PHTS.scala 207:52]
    phts[1].wen <= _phts_1_wen_T_1 @[PHTS.scala 207:21]
    phts[1].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[1].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_1_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[1].raddr <= _phts_1_raddr_T @[PHTS.scala 210:23]
    node _phts_1_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[1].waddr <= _phts_1_waddr_T @[PHTS.scala 211:23]
    node _phts_2_wen_T = eq(io.aw_pht_addr, UInt<2>("h2")) @[PHTS.scala 207:39]
    node _phts_2_wen_T_1 = and(_phts_2_wen_T, io.write) @[PHTS.scala 207:52]
    phts[2].wen <= _phts_2_wen_T_1 @[PHTS.scala 207:21]
    phts[2].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[2].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_2_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[2].raddr <= _phts_2_raddr_T @[PHTS.scala 210:23]
    node _phts_2_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[2].waddr <= _phts_2_waddr_T @[PHTS.scala 211:23]
    node _phts_3_wen_T = eq(io.aw_pht_addr, UInt<2>("h3")) @[PHTS.scala 207:39]
    node _phts_3_wen_T_1 = and(_phts_3_wen_T, io.write) @[PHTS.scala 207:52]
    phts[3].wen <= _phts_3_wen_T_1 @[PHTS.scala 207:21]
    phts[3].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[3].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_3_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[3].raddr <= _phts_3_raddr_T @[PHTS.scala 210:23]
    node _phts_3_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[3].waddr <= _phts_3_waddr_T @[PHTS.scala 211:23]
    node _phts_4_wen_T = eq(io.aw_pht_addr, UInt<3>("h4")) @[PHTS.scala 207:39]
    node _phts_4_wen_T_1 = and(_phts_4_wen_T, io.write) @[PHTS.scala 207:52]
    phts[4].wen <= _phts_4_wen_T_1 @[PHTS.scala 207:21]
    phts[4].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[4].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_4_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[4].raddr <= _phts_4_raddr_T @[PHTS.scala 210:23]
    node _phts_4_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[4].waddr <= _phts_4_waddr_T @[PHTS.scala 211:23]
    node _phts_5_wen_T = eq(io.aw_pht_addr, UInt<3>("h5")) @[PHTS.scala 207:39]
    node _phts_5_wen_T_1 = and(_phts_5_wen_T, io.write) @[PHTS.scala 207:52]
    phts[5].wen <= _phts_5_wen_T_1 @[PHTS.scala 207:21]
    phts[5].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[5].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_5_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[5].raddr <= _phts_5_raddr_T @[PHTS.scala 210:23]
    node _phts_5_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[5].waddr <= _phts_5_waddr_T @[PHTS.scala 211:23]
    node _phts_6_wen_T = eq(io.aw_pht_addr, UInt<3>("h6")) @[PHTS.scala 207:39]
    node _phts_6_wen_T_1 = and(_phts_6_wen_T, io.write) @[PHTS.scala 207:52]
    phts[6].wen <= _phts_6_wen_T_1 @[PHTS.scala 207:21]
    phts[6].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[6].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_6_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[6].raddr <= _phts_6_raddr_T @[PHTS.scala 210:23]
    node _phts_6_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[6].waddr <= _phts_6_waddr_T @[PHTS.scala 211:23]
    node _phts_7_wen_T = eq(io.aw_pht_addr, UInt<3>("h7")) @[PHTS.scala 207:39]
    node _phts_7_wen_T_1 = and(_phts_7_wen_T, io.write) @[PHTS.scala 207:52]
    phts[7].wen <= _phts_7_wen_T_1 @[PHTS.scala 207:21]
    phts[7].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[7].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_7_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[7].raddr <= _phts_7_raddr_T @[PHTS.scala 210:23]
    node _phts_7_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[7].waddr <= _phts_7_waddr_T @[PHTS.scala 211:23]
    reg raddr_reg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[PHTS.scala 213:28]
    reg ways_araddr_reg : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[PHTS.scala 214:34]
    raddr_reg <= io.ar_addr @[PHTS.scala 215:15]
    ways_araddr_reg <= io.ar_pht_addr @[PHTS.scala 216:21]
    node _io_out_T = bits(raddr_reg, 1, 0) @[PHTS.scala 217:34]
    node _io_out_T_1 = bits(ways_araddr_reg, 2, 0)
    node _io_out_T_2 = bits(phts[_io_out_T_1].rdata, 7, 6) @[PHTS.scala 217:67]
    node _io_out_T_3 = bits(ways_araddr_reg, 2, 0)
    node _io_out_T_4 = bits(phts[_io_out_T_3].rdata, 1, 0) @[PHTS.scala 218:44]
    node _io_out_T_5 = bits(ways_araddr_reg, 2, 0)
    node _io_out_T_6 = bits(phts[_io_out_T_5].rdata, 3, 2) @[PHTS.scala 219:44]
    node _io_out_T_7 = bits(ways_araddr_reg, 2, 0)
    node _io_out_T_8 = bits(phts[_io_out_T_7].rdata, 5, 4) @[PHTS.scala 220:44]
    node _io_out_T_9 = eq(UInt<1>("h0"), _io_out_T) @[Mux.scala 81:61]
    node _io_out_T_10 = mux(_io_out_T_9, _io_out_T_4, _io_out_T_2) @[Mux.scala 81:58]
    node _io_out_T_11 = eq(UInt<1>("h1"), _io_out_T) @[Mux.scala 81:61]
    node _io_out_T_12 = mux(_io_out_T_11, _io_out_T_6, _io_out_T_10) @[Mux.scala 81:58]
    node _io_out_T_13 = eq(UInt<2>("h2"), _io_out_T) @[Mux.scala 81:61]
    node _io_out_T_14 = mux(_io_out_T_13, _io_out_T_8, _io_out_T_12) @[Mux.scala 81:58]
    io.out <= _io_out_T_14 @[PHTS.scala 217:12]
    node _io_pht_out_T = bits(ways_araddr_reg, 2, 0)
    io.pht_out <= phts[_io_pht_out_T].rdata @[PHTS.scala 222:16]

  extmodule pht_data_ram_8 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_8 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_8 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  extmodule pht_data_ram_9 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_9 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_9 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  extmodule pht_data_ram_10 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_10 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_10 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  extmodule pht_data_ram_11 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_11 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_11 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  extmodule pht_data_ram_12 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_12 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_12 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  extmodule pht_data_ram_13 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_13 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_13 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  extmodule pht_data_ram_14 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_14 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_14 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  extmodule pht_data_ram_15 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_15 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_15 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  module PHTS_with_block_ram_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip ar_addr : UInt<7>, flip ar_pht_addr : UInt<3>, flip aw_addr : UInt<7>, flip aw_pht_addr : UInt<3>, flip write : UInt<1>, flip in : UInt<8>, pht_out : UInt<8>, out : UInt<2>}

    inst pht_data_with_block_ram of pht_data_with_block_ram_8 @[PHTS.scala 205:45]
    pht_data_with_block_ram.clock <= clock
    pht_data_with_block_ram.reset <= reset
    inst pht_data_with_block_ram_1 of pht_data_with_block_ram_9 @[PHTS.scala 205:45]
    pht_data_with_block_ram_1.clock <= clock
    pht_data_with_block_ram_1.reset <= reset
    inst pht_data_with_block_ram_2 of pht_data_with_block_ram_10 @[PHTS.scala 205:45]
    pht_data_with_block_ram_2.clock <= clock
    pht_data_with_block_ram_2.reset <= reset
    inst pht_data_with_block_ram_3 of pht_data_with_block_ram_11 @[PHTS.scala 205:45]
    pht_data_with_block_ram_3.clock <= clock
    pht_data_with_block_ram_3.reset <= reset
    inst pht_data_with_block_ram_4 of pht_data_with_block_ram_12 @[PHTS.scala 205:45]
    pht_data_with_block_ram_4.clock <= clock
    pht_data_with_block_ram_4.reset <= reset
    inst pht_data_with_block_ram_5 of pht_data_with_block_ram_13 @[PHTS.scala 205:45]
    pht_data_with_block_ram_5.clock <= clock
    pht_data_with_block_ram_5.reset <= reset
    inst pht_data_with_block_ram_6 of pht_data_with_block_ram_14 @[PHTS.scala 205:45]
    pht_data_with_block_ram_6.clock <= clock
    pht_data_with_block_ram_6.reset <= reset
    inst pht_data_with_block_ram_7 of pht_data_with_block_ram_15 @[PHTS.scala 205:45]
    pht_data_with_block_ram_7.clock <= clock
    pht_data_with_block_ram_7.reset <= reset
    wire phts : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}[8] @[PHTS.scala 205:23]
    phts[0].rdata <= pht_data_with_block_ram.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram.io.wdata <= phts[0].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram.io.waddr <= phts[0].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram.io.raddr <= phts[0].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram.io.wen <= phts[0].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram.io.en <= phts[0].en @[PHTS.scala 205:23]
    phts[1].rdata <= pht_data_with_block_ram_1.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_1.io.wdata <= phts[1].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_1.io.waddr <= phts[1].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_1.io.raddr <= phts[1].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_1.io.wen <= phts[1].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram_1.io.en <= phts[1].en @[PHTS.scala 205:23]
    phts[2].rdata <= pht_data_with_block_ram_2.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_2.io.wdata <= phts[2].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_2.io.waddr <= phts[2].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_2.io.raddr <= phts[2].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_2.io.wen <= phts[2].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram_2.io.en <= phts[2].en @[PHTS.scala 205:23]
    phts[3].rdata <= pht_data_with_block_ram_3.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_3.io.wdata <= phts[3].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_3.io.waddr <= phts[3].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_3.io.raddr <= phts[3].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_3.io.wen <= phts[3].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram_3.io.en <= phts[3].en @[PHTS.scala 205:23]
    phts[4].rdata <= pht_data_with_block_ram_4.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_4.io.wdata <= phts[4].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_4.io.waddr <= phts[4].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_4.io.raddr <= phts[4].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_4.io.wen <= phts[4].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram_4.io.en <= phts[4].en @[PHTS.scala 205:23]
    phts[5].rdata <= pht_data_with_block_ram_5.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_5.io.wdata <= phts[5].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_5.io.waddr <= phts[5].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_5.io.raddr <= phts[5].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_5.io.wen <= phts[5].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram_5.io.en <= phts[5].en @[PHTS.scala 205:23]
    phts[6].rdata <= pht_data_with_block_ram_6.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_6.io.wdata <= phts[6].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_6.io.waddr <= phts[6].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_6.io.raddr <= phts[6].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_6.io.wen <= phts[6].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram_6.io.en <= phts[6].en @[PHTS.scala 205:23]
    phts[7].rdata <= pht_data_with_block_ram_7.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_7.io.wdata <= phts[7].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_7.io.waddr <= phts[7].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_7.io.raddr <= phts[7].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_7.io.wen <= phts[7].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram_7.io.en <= phts[7].en @[PHTS.scala 205:23]
    node _phts_0_wen_T = eq(io.aw_pht_addr, UInt<1>("h0")) @[PHTS.scala 207:39]
    node _phts_0_wen_T_1 = and(_phts_0_wen_T, io.write) @[PHTS.scala 207:52]
    phts[0].wen <= _phts_0_wen_T_1 @[PHTS.scala 207:21]
    phts[0].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[0].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_0_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[0].raddr <= _phts_0_raddr_T @[PHTS.scala 210:23]
    node _phts_0_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[0].waddr <= _phts_0_waddr_T @[PHTS.scala 211:23]
    node _phts_1_wen_T = eq(io.aw_pht_addr, UInt<1>("h1")) @[PHTS.scala 207:39]
    node _phts_1_wen_T_1 = and(_phts_1_wen_T, io.write) @[PHTS.scala 207:52]
    phts[1].wen <= _phts_1_wen_T_1 @[PHTS.scala 207:21]
    phts[1].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[1].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_1_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[1].raddr <= _phts_1_raddr_T @[PHTS.scala 210:23]
    node _phts_1_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[1].waddr <= _phts_1_waddr_T @[PHTS.scala 211:23]
    node _phts_2_wen_T = eq(io.aw_pht_addr, UInt<2>("h2")) @[PHTS.scala 207:39]
    node _phts_2_wen_T_1 = and(_phts_2_wen_T, io.write) @[PHTS.scala 207:52]
    phts[2].wen <= _phts_2_wen_T_1 @[PHTS.scala 207:21]
    phts[2].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[2].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_2_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[2].raddr <= _phts_2_raddr_T @[PHTS.scala 210:23]
    node _phts_2_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[2].waddr <= _phts_2_waddr_T @[PHTS.scala 211:23]
    node _phts_3_wen_T = eq(io.aw_pht_addr, UInt<2>("h3")) @[PHTS.scala 207:39]
    node _phts_3_wen_T_1 = and(_phts_3_wen_T, io.write) @[PHTS.scala 207:52]
    phts[3].wen <= _phts_3_wen_T_1 @[PHTS.scala 207:21]
    phts[3].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[3].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_3_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[3].raddr <= _phts_3_raddr_T @[PHTS.scala 210:23]
    node _phts_3_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[3].waddr <= _phts_3_waddr_T @[PHTS.scala 211:23]
    node _phts_4_wen_T = eq(io.aw_pht_addr, UInt<3>("h4")) @[PHTS.scala 207:39]
    node _phts_4_wen_T_1 = and(_phts_4_wen_T, io.write) @[PHTS.scala 207:52]
    phts[4].wen <= _phts_4_wen_T_1 @[PHTS.scala 207:21]
    phts[4].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[4].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_4_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[4].raddr <= _phts_4_raddr_T @[PHTS.scala 210:23]
    node _phts_4_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[4].waddr <= _phts_4_waddr_T @[PHTS.scala 211:23]
    node _phts_5_wen_T = eq(io.aw_pht_addr, UInt<3>("h5")) @[PHTS.scala 207:39]
    node _phts_5_wen_T_1 = and(_phts_5_wen_T, io.write) @[PHTS.scala 207:52]
    phts[5].wen <= _phts_5_wen_T_1 @[PHTS.scala 207:21]
    phts[5].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[5].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_5_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[5].raddr <= _phts_5_raddr_T @[PHTS.scala 210:23]
    node _phts_5_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[5].waddr <= _phts_5_waddr_T @[PHTS.scala 211:23]
    node _phts_6_wen_T = eq(io.aw_pht_addr, UInt<3>("h6")) @[PHTS.scala 207:39]
    node _phts_6_wen_T_1 = and(_phts_6_wen_T, io.write) @[PHTS.scala 207:52]
    phts[6].wen <= _phts_6_wen_T_1 @[PHTS.scala 207:21]
    phts[6].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[6].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_6_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[6].raddr <= _phts_6_raddr_T @[PHTS.scala 210:23]
    node _phts_6_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[6].waddr <= _phts_6_waddr_T @[PHTS.scala 211:23]
    node _phts_7_wen_T = eq(io.aw_pht_addr, UInt<3>("h7")) @[PHTS.scala 207:39]
    node _phts_7_wen_T_1 = and(_phts_7_wen_T, io.write) @[PHTS.scala 207:52]
    phts[7].wen <= _phts_7_wen_T_1 @[PHTS.scala 207:21]
    phts[7].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[7].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_7_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[7].raddr <= _phts_7_raddr_T @[PHTS.scala 210:23]
    node _phts_7_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[7].waddr <= _phts_7_waddr_T @[PHTS.scala 211:23]
    reg raddr_reg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[PHTS.scala 213:28]
    reg ways_araddr_reg : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[PHTS.scala 214:34]
    raddr_reg <= io.ar_addr @[PHTS.scala 215:15]
    ways_araddr_reg <= io.ar_pht_addr @[PHTS.scala 216:21]
    node _io_out_T = bits(raddr_reg, 1, 0) @[PHTS.scala 217:34]
    node _io_out_T_1 = bits(ways_araddr_reg, 2, 0)
    node _io_out_T_2 = bits(phts[_io_out_T_1].rdata, 7, 6) @[PHTS.scala 217:67]
    node _io_out_T_3 = bits(ways_araddr_reg, 2, 0)
    node _io_out_T_4 = bits(phts[_io_out_T_3].rdata, 1, 0) @[PHTS.scala 218:44]
    node _io_out_T_5 = bits(ways_araddr_reg, 2, 0)
    node _io_out_T_6 = bits(phts[_io_out_T_5].rdata, 3, 2) @[PHTS.scala 219:44]
    node _io_out_T_7 = bits(ways_araddr_reg, 2, 0)
    node _io_out_T_8 = bits(phts[_io_out_T_7].rdata, 5, 4) @[PHTS.scala 220:44]
    node _io_out_T_9 = eq(UInt<1>("h0"), _io_out_T) @[Mux.scala 81:61]
    node _io_out_T_10 = mux(_io_out_T_9, _io_out_T_4, _io_out_T_2) @[Mux.scala 81:58]
    node _io_out_T_11 = eq(UInt<1>("h1"), _io_out_T) @[Mux.scala 81:61]
    node _io_out_T_12 = mux(_io_out_T_11, _io_out_T_6, _io_out_T_10) @[Mux.scala 81:58]
    node _io_out_T_13 = eq(UInt<2>("h2"), _io_out_T) @[Mux.scala 81:61]
    node _io_out_T_14 = mux(_io_out_T_13, _io_out_T_8, _io_out_T_12) @[Mux.scala 81:58]
    io.out <= _io_out_T_14 @[PHTS.scala 217:12]
    node _io_pht_out_T = bits(ways_araddr_reg, 2, 0)
    io.pht_out <= phts[_io_pht_out_T].rdata @[PHTS.scala 222:16]

  extmodule pht_data_ram_16 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_16 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_16 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  extmodule pht_data_ram_17 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_17 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_17 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  extmodule pht_data_ram_18 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_18 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_18 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  extmodule pht_data_ram_19 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_19 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_19 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  extmodule pht_data_ram_20 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_20 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_20 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  extmodule pht_data_ram_21 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_21 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_21 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  extmodule pht_data_ram_22 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_22 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_22 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  extmodule pht_data_ram_23 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_23 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_23 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  module PHTS_with_block_ram_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip ar_addr : UInt<7>, flip ar_pht_addr : UInt<3>, flip aw_addr : UInt<7>, flip aw_pht_addr : UInt<3>, flip write : UInt<1>, flip in : UInt<8>, pht_out : UInt<8>, out : UInt<2>}

    inst pht_data_with_block_ram of pht_data_with_block_ram_16 @[PHTS.scala 205:45]
    pht_data_with_block_ram.clock <= clock
    pht_data_with_block_ram.reset <= reset
    inst pht_data_with_block_ram_1 of pht_data_with_block_ram_17 @[PHTS.scala 205:45]
    pht_data_with_block_ram_1.clock <= clock
    pht_data_with_block_ram_1.reset <= reset
    inst pht_data_with_block_ram_2 of pht_data_with_block_ram_18 @[PHTS.scala 205:45]
    pht_data_with_block_ram_2.clock <= clock
    pht_data_with_block_ram_2.reset <= reset
    inst pht_data_with_block_ram_3 of pht_data_with_block_ram_19 @[PHTS.scala 205:45]
    pht_data_with_block_ram_3.clock <= clock
    pht_data_with_block_ram_3.reset <= reset
    inst pht_data_with_block_ram_4 of pht_data_with_block_ram_20 @[PHTS.scala 205:45]
    pht_data_with_block_ram_4.clock <= clock
    pht_data_with_block_ram_4.reset <= reset
    inst pht_data_with_block_ram_5 of pht_data_with_block_ram_21 @[PHTS.scala 205:45]
    pht_data_with_block_ram_5.clock <= clock
    pht_data_with_block_ram_5.reset <= reset
    inst pht_data_with_block_ram_6 of pht_data_with_block_ram_22 @[PHTS.scala 205:45]
    pht_data_with_block_ram_6.clock <= clock
    pht_data_with_block_ram_6.reset <= reset
    inst pht_data_with_block_ram_7 of pht_data_with_block_ram_23 @[PHTS.scala 205:45]
    pht_data_with_block_ram_7.clock <= clock
    pht_data_with_block_ram_7.reset <= reset
    wire phts : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}[8] @[PHTS.scala 205:23]
    phts[0].rdata <= pht_data_with_block_ram.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram.io.wdata <= phts[0].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram.io.waddr <= phts[0].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram.io.raddr <= phts[0].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram.io.wen <= phts[0].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram.io.en <= phts[0].en @[PHTS.scala 205:23]
    phts[1].rdata <= pht_data_with_block_ram_1.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_1.io.wdata <= phts[1].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_1.io.waddr <= phts[1].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_1.io.raddr <= phts[1].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_1.io.wen <= phts[1].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram_1.io.en <= phts[1].en @[PHTS.scala 205:23]
    phts[2].rdata <= pht_data_with_block_ram_2.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_2.io.wdata <= phts[2].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_2.io.waddr <= phts[2].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_2.io.raddr <= phts[2].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_2.io.wen <= phts[2].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram_2.io.en <= phts[2].en @[PHTS.scala 205:23]
    phts[3].rdata <= pht_data_with_block_ram_3.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_3.io.wdata <= phts[3].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_3.io.waddr <= phts[3].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_3.io.raddr <= phts[3].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_3.io.wen <= phts[3].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram_3.io.en <= phts[3].en @[PHTS.scala 205:23]
    phts[4].rdata <= pht_data_with_block_ram_4.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_4.io.wdata <= phts[4].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_4.io.waddr <= phts[4].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_4.io.raddr <= phts[4].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_4.io.wen <= phts[4].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram_4.io.en <= phts[4].en @[PHTS.scala 205:23]
    phts[5].rdata <= pht_data_with_block_ram_5.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_5.io.wdata <= phts[5].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_5.io.waddr <= phts[5].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_5.io.raddr <= phts[5].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_5.io.wen <= phts[5].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram_5.io.en <= phts[5].en @[PHTS.scala 205:23]
    phts[6].rdata <= pht_data_with_block_ram_6.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_6.io.wdata <= phts[6].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_6.io.waddr <= phts[6].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_6.io.raddr <= phts[6].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_6.io.wen <= phts[6].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram_6.io.en <= phts[6].en @[PHTS.scala 205:23]
    phts[7].rdata <= pht_data_with_block_ram_7.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_7.io.wdata <= phts[7].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_7.io.waddr <= phts[7].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_7.io.raddr <= phts[7].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_7.io.wen <= phts[7].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram_7.io.en <= phts[7].en @[PHTS.scala 205:23]
    node _phts_0_wen_T = eq(io.aw_pht_addr, UInt<1>("h0")) @[PHTS.scala 207:39]
    node _phts_0_wen_T_1 = and(_phts_0_wen_T, io.write) @[PHTS.scala 207:52]
    phts[0].wen <= _phts_0_wen_T_1 @[PHTS.scala 207:21]
    phts[0].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[0].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_0_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[0].raddr <= _phts_0_raddr_T @[PHTS.scala 210:23]
    node _phts_0_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[0].waddr <= _phts_0_waddr_T @[PHTS.scala 211:23]
    node _phts_1_wen_T = eq(io.aw_pht_addr, UInt<1>("h1")) @[PHTS.scala 207:39]
    node _phts_1_wen_T_1 = and(_phts_1_wen_T, io.write) @[PHTS.scala 207:52]
    phts[1].wen <= _phts_1_wen_T_1 @[PHTS.scala 207:21]
    phts[1].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[1].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_1_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[1].raddr <= _phts_1_raddr_T @[PHTS.scala 210:23]
    node _phts_1_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[1].waddr <= _phts_1_waddr_T @[PHTS.scala 211:23]
    node _phts_2_wen_T = eq(io.aw_pht_addr, UInt<2>("h2")) @[PHTS.scala 207:39]
    node _phts_2_wen_T_1 = and(_phts_2_wen_T, io.write) @[PHTS.scala 207:52]
    phts[2].wen <= _phts_2_wen_T_1 @[PHTS.scala 207:21]
    phts[2].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[2].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_2_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[2].raddr <= _phts_2_raddr_T @[PHTS.scala 210:23]
    node _phts_2_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[2].waddr <= _phts_2_waddr_T @[PHTS.scala 211:23]
    node _phts_3_wen_T = eq(io.aw_pht_addr, UInt<2>("h3")) @[PHTS.scala 207:39]
    node _phts_3_wen_T_1 = and(_phts_3_wen_T, io.write) @[PHTS.scala 207:52]
    phts[3].wen <= _phts_3_wen_T_1 @[PHTS.scala 207:21]
    phts[3].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[3].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_3_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[3].raddr <= _phts_3_raddr_T @[PHTS.scala 210:23]
    node _phts_3_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[3].waddr <= _phts_3_waddr_T @[PHTS.scala 211:23]
    node _phts_4_wen_T = eq(io.aw_pht_addr, UInt<3>("h4")) @[PHTS.scala 207:39]
    node _phts_4_wen_T_1 = and(_phts_4_wen_T, io.write) @[PHTS.scala 207:52]
    phts[4].wen <= _phts_4_wen_T_1 @[PHTS.scala 207:21]
    phts[4].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[4].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_4_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[4].raddr <= _phts_4_raddr_T @[PHTS.scala 210:23]
    node _phts_4_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[4].waddr <= _phts_4_waddr_T @[PHTS.scala 211:23]
    node _phts_5_wen_T = eq(io.aw_pht_addr, UInt<3>("h5")) @[PHTS.scala 207:39]
    node _phts_5_wen_T_1 = and(_phts_5_wen_T, io.write) @[PHTS.scala 207:52]
    phts[5].wen <= _phts_5_wen_T_1 @[PHTS.scala 207:21]
    phts[5].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[5].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_5_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[5].raddr <= _phts_5_raddr_T @[PHTS.scala 210:23]
    node _phts_5_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[5].waddr <= _phts_5_waddr_T @[PHTS.scala 211:23]
    node _phts_6_wen_T = eq(io.aw_pht_addr, UInt<3>("h6")) @[PHTS.scala 207:39]
    node _phts_6_wen_T_1 = and(_phts_6_wen_T, io.write) @[PHTS.scala 207:52]
    phts[6].wen <= _phts_6_wen_T_1 @[PHTS.scala 207:21]
    phts[6].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[6].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_6_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[6].raddr <= _phts_6_raddr_T @[PHTS.scala 210:23]
    node _phts_6_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[6].waddr <= _phts_6_waddr_T @[PHTS.scala 211:23]
    node _phts_7_wen_T = eq(io.aw_pht_addr, UInt<3>("h7")) @[PHTS.scala 207:39]
    node _phts_7_wen_T_1 = and(_phts_7_wen_T, io.write) @[PHTS.scala 207:52]
    phts[7].wen <= _phts_7_wen_T_1 @[PHTS.scala 207:21]
    phts[7].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[7].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_7_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[7].raddr <= _phts_7_raddr_T @[PHTS.scala 210:23]
    node _phts_7_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[7].waddr <= _phts_7_waddr_T @[PHTS.scala 211:23]
    reg raddr_reg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[PHTS.scala 213:28]
    reg ways_araddr_reg : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[PHTS.scala 214:34]
    raddr_reg <= io.ar_addr @[PHTS.scala 215:15]
    ways_araddr_reg <= io.ar_pht_addr @[PHTS.scala 216:21]
    node _io_out_T = bits(raddr_reg, 1, 0) @[PHTS.scala 217:34]
    node _io_out_T_1 = bits(ways_araddr_reg, 2, 0)
    node _io_out_T_2 = bits(phts[_io_out_T_1].rdata, 7, 6) @[PHTS.scala 217:67]
    node _io_out_T_3 = bits(ways_araddr_reg, 2, 0)
    node _io_out_T_4 = bits(phts[_io_out_T_3].rdata, 1, 0) @[PHTS.scala 218:44]
    node _io_out_T_5 = bits(ways_araddr_reg, 2, 0)
    node _io_out_T_6 = bits(phts[_io_out_T_5].rdata, 3, 2) @[PHTS.scala 219:44]
    node _io_out_T_7 = bits(ways_araddr_reg, 2, 0)
    node _io_out_T_8 = bits(phts[_io_out_T_7].rdata, 5, 4) @[PHTS.scala 220:44]
    node _io_out_T_9 = eq(UInt<1>("h0"), _io_out_T) @[Mux.scala 81:61]
    node _io_out_T_10 = mux(_io_out_T_9, _io_out_T_4, _io_out_T_2) @[Mux.scala 81:58]
    node _io_out_T_11 = eq(UInt<1>("h1"), _io_out_T) @[Mux.scala 81:61]
    node _io_out_T_12 = mux(_io_out_T_11, _io_out_T_6, _io_out_T_10) @[Mux.scala 81:58]
    node _io_out_T_13 = eq(UInt<2>("h2"), _io_out_T) @[Mux.scala 81:61]
    node _io_out_T_14 = mux(_io_out_T_13, _io_out_T_8, _io_out_T_12) @[Mux.scala 81:58]
    io.out <= _io_out_T_14 @[PHTS.scala 217:12]
    node _io_pht_out_T = bits(ways_araddr_reg, 2, 0)
    io.pht_out <= phts[_io_pht_out_T].rdata @[PHTS.scala 222:16]

  extmodule pht_data_ram_24 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_24 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_24 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  extmodule pht_data_ram_25 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_25 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_25 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  extmodule pht_data_ram_26 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_26 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_26 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  extmodule pht_data_ram_27 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_27 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_27 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  extmodule pht_data_ram_28 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_28 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_28 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  extmodule pht_data_ram_29 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_29 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_29 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  extmodule pht_data_ram_30 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_30 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_30 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  extmodule pht_data_ram_31 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<5>
    input dina : UInt<8>
    input addrb : UInt<5>
    output doutb : UInt<8>
    defname = pht_data_ram

  module pht_data_with_block_ram_31 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_data_ram_0 of pht_data_ram_31 @[PHTS.scala 176:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[PHTS.scala 177:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[PHTS.scala 177:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[PHTS.scala 178:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[PHTS.scala 178:28]
    btb_data_ram_0.ena <= io.en @[PHTS.scala 179:29]
    btb_data_ram_0.enb <= io.en @[PHTS.scala 180:29]
    btb_data_ram_0.wea <= io.wen @[PHTS.scala 181:28]
    btb_data_ram_0.addra <= io.waddr @[PHTS.scala 182:29]
    btb_data_ram_0.addrb <= io.raddr @[PHTS.scala 183:29]
    btb_data_ram_0.dina <= io.wdata @[PHTS.scala 184:28]
    io.rdata <= btb_data_ram_0.doutb @[PHTS.scala 185:18]

  module PHTS_with_block_ram_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip ar_addr : UInt<7>, flip ar_pht_addr : UInt<3>, flip aw_addr : UInt<7>, flip aw_pht_addr : UInt<3>, flip write : UInt<1>, flip in : UInt<8>, pht_out : UInt<8>, out : UInt<2>}

    inst pht_data_with_block_ram of pht_data_with_block_ram_24 @[PHTS.scala 205:45]
    pht_data_with_block_ram.clock <= clock
    pht_data_with_block_ram.reset <= reset
    inst pht_data_with_block_ram_1 of pht_data_with_block_ram_25 @[PHTS.scala 205:45]
    pht_data_with_block_ram_1.clock <= clock
    pht_data_with_block_ram_1.reset <= reset
    inst pht_data_with_block_ram_2 of pht_data_with_block_ram_26 @[PHTS.scala 205:45]
    pht_data_with_block_ram_2.clock <= clock
    pht_data_with_block_ram_2.reset <= reset
    inst pht_data_with_block_ram_3 of pht_data_with_block_ram_27 @[PHTS.scala 205:45]
    pht_data_with_block_ram_3.clock <= clock
    pht_data_with_block_ram_3.reset <= reset
    inst pht_data_with_block_ram_4 of pht_data_with_block_ram_28 @[PHTS.scala 205:45]
    pht_data_with_block_ram_4.clock <= clock
    pht_data_with_block_ram_4.reset <= reset
    inst pht_data_with_block_ram_5 of pht_data_with_block_ram_29 @[PHTS.scala 205:45]
    pht_data_with_block_ram_5.clock <= clock
    pht_data_with_block_ram_5.reset <= reset
    inst pht_data_with_block_ram_6 of pht_data_with_block_ram_30 @[PHTS.scala 205:45]
    pht_data_with_block_ram_6.clock <= clock
    pht_data_with_block_ram_6.reset <= reset
    inst pht_data_with_block_ram_7 of pht_data_with_block_ram_31 @[PHTS.scala 205:45]
    pht_data_with_block_ram_7.clock <= clock
    pht_data_with_block_ram_7.reset <= reset
    wire phts : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<5>, flip waddr : UInt<5>, flip wdata : UInt<8>, rdata : UInt<8>}[8] @[PHTS.scala 205:23]
    phts[0].rdata <= pht_data_with_block_ram.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram.io.wdata <= phts[0].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram.io.waddr <= phts[0].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram.io.raddr <= phts[0].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram.io.wen <= phts[0].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram.io.en <= phts[0].en @[PHTS.scala 205:23]
    phts[1].rdata <= pht_data_with_block_ram_1.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_1.io.wdata <= phts[1].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_1.io.waddr <= phts[1].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_1.io.raddr <= phts[1].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_1.io.wen <= phts[1].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram_1.io.en <= phts[1].en @[PHTS.scala 205:23]
    phts[2].rdata <= pht_data_with_block_ram_2.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_2.io.wdata <= phts[2].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_2.io.waddr <= phts[2].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_2.io.raddr <= phts[2].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_2.io.wen <= phts[2].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram_2.io.en <= phts[2].en @[PHTS.scala 205:23]
    phts[3].rdata <= pht_data_with_block_ram_3.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_3.io.wdata <= phts[3].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_3.io.waddr <= phts[3].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_3.io.raddr <= phts[3].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_3.io.wen <= phts[3].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram_3.io.en <= phts[3].en @[PHTS.scala 205:23]
    phts[4].rdata <= pht_data_with_block_ram_4.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_4.io.wdata <= phts[4].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_4.io.waddr <= phts[4].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_4.io.raddr <= phts[4].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_4.io.wen <= phts[4].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram_4.io.en <= phts[4].en @[PHTS.scala 205:23]
    phts[5].rdata <= pht_data_with_block_ram_5.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_5.io.wdata <= phts[5].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_5.io.waddr <= phts[5].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_5.io.raddr <= phts[5].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_5.io.wen <= phts[5].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram_5.io.en <= phts[5].en @[PHTS.scala 205:23]
    phts[6].rdata <= pht_data_with_block_ram_6.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_6.io.wdata <= phts[6].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_6.io.waddr <= phts[6].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_6.io.raddr <= phts[6].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_6.io.wen <= phts[6].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram_6.io.en <= phts[6].en @[PHTS.scala 205:23]
    phts[7].rdata <= pht_data_with_block_ram_7.io.rdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_7.io.wdata <= phts[7].wdata @[PHTS.scala 205:23]
    pht_data_with_block_ram_7.io.waddr <= phts[7].waddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_7.io.raddr <= phts[7].raddr @[PHTS.scala 205:23]
    pht_data_with_block_ram_7.io.wen <= phts[7].wen @[PHTS.scala 205:23]
    pht_data_with_block_ram_7.io.en <= phts[7].en @[PHTS.scala 205:23]
    node _phts_0_wen_T = eq(io.aw_pht_addr, UInt<1>("h0")) @[PHTS.scala 207:39]
    node _phts_0_wen_T_1 = and(_phts_0_wen_T, io.write) @[PHTS.scala 207:52]
    phts[0].wen <= _phts_0_wen_T_1 @[PHTS.scala 207:21]
    phts[0].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[0].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_0_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[0].raddr <= _phts_0_raddr_T @[PHTS.scala 210:23]
    node _phts_0_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[0].waddr <= _phts_0_waddr_T @[PHTS.scala 211:23]
    node _phts_1_wen_T = eq(io.aw_pht_addr, UInt<1>("h1")) @[PHTS.scala 207:39]
    node _phts_1_wen_T_1 = and(_phts_1_wen_T, io.write) @[PHTS.scala 207:52]
    phts[1].wen <= _phts_1_wen_T_1 @[PHTS.scala 207:21]
    phts[1].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[1].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_1_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[1].raddr <= _phts_1_raddr_T @[PHTS.scala 210:23]
    node _phts_1_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[1].waddr <= _phts_1_waddr_T @[PHTS.scala 211:23]
    node _phts_2_wen_T = eq(io.aw_pht_addr, UInt<2>("h2")) @[PHTS.scala 207:39]
    node _phts_2_wen_T_1 = and(_phts_2_wen_T, io.write) @[PHTS.scala 207:52]
    phts[2].wen <= _phts_2_wen_T_1 @[PHTS.scala 207:21]
    phts[2].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[2].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_2_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[2].raddr <= _phts_2_raddr_T @[PHTS.scala 210:23]
    node _phts_2_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[2].waddr <= _phts_2_waddr_T @[PHTS.scala 211:23]
    node _phts_3_wen_T = eq(io.aw_pht_addr, UInt<2>("h3")) @[PHTS.scala 207:39]
    node _phts_3_wen_T_1 = and(_phts_3_wen_T, io.write) @[PHTS.scala 207:52]
    phts[3].wen <= _phts_3_wen_T_1 @[PHTS.scala 207:21]
    phts[3].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[3].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_3_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[3].raddr <= _phts_3_raddr_T @[PHTS.scala 210:23]
    node _phts_3_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[3].waddr <= _phts_3_waddr_T @[PHTS.scala 211:23]
    node _phts_4_wen_T = eq(io.aw_pht_addr, UInt<3>("h4")) @[PHTS.scala 207:39]
    node _phts_4_wen_T_1 = and(_phts_4_wen_T, io.write) @[PHTS.scala 207:52]
    phts[4].wen <= _phts_4_wen_T_1 @[PHTS.scala 207:21]
    phts[4].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[4].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_4_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[4].raddr <= _phts_4_raddr_T @[PHTS.scala 210:23]
    node _phts_4_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[4].waddr <= _phts_4_waddr_T @[PHTS.scala 211:23]
    node _phts_5_wen_T = eq(io.aw_pht_addr, UInt<3>("h5")) @[PHTS.scala 207:39]
    node _phts_5_wen_T_1 = and(_phts_5_wen_T, io.write) @[PHTS.scala 207:52]
    phts[5].wen <= _phts_5_wen_T_1 @[PHTS.scala 207:21]
    phts[5].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[5].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_5_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[5].raddr <= _phts_5_raddr_T @[PHTS.scala 210:23]
    node _phts_5_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[5].waddr <= _phts_5_waddr_T @[PHTS.scala 211:23]
    node _phts_6_wen_T = eq(io.aw_pht_addr, UInt<3>("h6")) @[PHTS.scala 207:39]
    node _phts_6_wen_T_1 = and(_phts_6_wen_T, io.write) @[PHTS.scala 207:52]
    phts[6].wen <= _phts_6_wen_T_1 @[PHTS.scala 207:21]
    phts[6].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[6].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_6_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[6].raddr <= _phts_6_raddr_T @[PHTS.scala 210:23]
    node _phts_6_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[6].waddr <= _phts_6_waddr_T @[PHTS.scala 211:23]
    node _phts_7_wen_T = eq(io.aw_pht_addr, UInt<3>("h7")) @[PHTS.scala 207:39]
    node _phts_7_wen_T_1 = and(_phts_7_wen_T, io.write) @[PHTS.scala 207:52]
    phts[7].wen <= _phts_7_wen_T_1 @[PHTS.scala 207:21]
    phts[7].en <= UInt<1>("h1") @[PHTS.scala 208:21]
    phts[7].wdata <= io.in @[PHTS.scala 209:23]
    node _phts_7_raddr_T = bits(io.ar_addr, 6, 2) @[PHTS.scala 210:36]
    phts[7].raddr <= _phts_7_raddr_T @[PHTS.scala 210:23]
    node _phts_7_waddr_T = bits(io.aw_addr, 6, 2) @[PHTS.scala 211:36]
    phts[7].waddr <= _phts_7_waddr_T @[PHTS.scala 211:23]
    reg raddr_reg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[PHTS.scala 213:28]
    reg ways_araddr_reg : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[PHTS.scala 214:34]
    raddr_reg <= io.ar_addr @[PHTS.scala 215:15]
    ways_araddr_reg <= io.ar_pht_addr @[PHTS.scala 216:21]
    node _io_out_T = bits(raddr_reg, 1, 0) @[PHTS.scala 217:34]
    node _io_out_T_1 = bits(ways_araddr_reg, 2, 0)
    node _io_out_T_2 = bits(phts[_io_out_T_1].rdata, 7, 6) @[PHTS.scala 217:67]
    node _io_out_T_3 = bits(ways_araddr_reg, 2, 0)
    node _io_out_T_4 = bits(phts[_io_out_T_3].rdata, 1, 0) @[PHTS.scala 218:44]
    node _io_out_T_5 = bits(ways_araddr_reg, 2, 0)
    node _io_out_T_6 = bits(phts[_io_out_T_5].rdata, 3, 2) @[PHTS.scala 219:44]
    node _io_out_T_7 = bits(ways_araddr_reg, 2, 0)
    node _io_out_T_8 = bits(phts[_io_out_T_7].rdata, 5, 4) @[PHTS.scala 220:44]
    node _io_out_T_9 = eq(UInt<1>("h0"), _io_out_T) @[Mux.scala 81:61]
    node _io_out_T_10 = mux(_io_out_T_9, _io_out_T_4, _io_out_T_2) @[Mux.scala 81:58]
    node _io_out_T_11 = eq(UInt<1>("h1"), _io_out_T) @[Mux.scala 81:61]
    node _io_out_T_12 = mux(_io_out_T_11, _io_out_T_6, _io_out_T_10) @[Mux.scala 81:58]
    node _io_out_T_13 = eq(UInt<2>("h2"), _io_out_T) @[Mux.scala 81:61]
    node _io_out_T_14 = mux(_io_out_T_13, _io_out_T_8, _io_out_T_12) @[Mux.scala 81:58]
    io.out <= _io_out_T_14 @[PHTS.scala 217:12]
    node _io_pht_out_T = bits(ways_araddr_reg, 2, 0)
    io.pht_out <= phts[_io_pht_out_T].rdata @[PHTS.scala 222:16]

  module PHTS_banks_oneissue_block_ram :
    input clock : Clock
    input reset : Reset
    output io : { flip ar_bank_sel : UInt<2>, flip ar_addr_L : UInt<7>, flip ar_addr_M : UInt<7>, flip ar_addr_R : UInt<7>, flip ar_pht_addr : UInt<3>, flip aw_addr : UInt<7>, flip aw_pht_addr : UInt<3>, flip aw_bank_sel : UInt<2>, flip write : UInt<1>, flip in : UInt<8>, out_L : UInt<2>, out_M : UInt<2>, out_R : UInt<2>, pht_out : UInt<8>}

    inst PHTS_with_block_ram of PHTS_with_block_ram @[PHTS.scala 250:55]
    PHTS_with_block_ram.clock <= clock
    PHTS_with_block_ram.reset <= reset
    inst PHTS_with_block_ram_1 of PHTS_with_block_ram_1 @[PHTS.scala 250:55]
    PHTS_with_block_ram_1.clock <= clock
    PHTS_with_block_ram_1.reset <= reset
    inst PHTS_with_block_ram_2 of PHTS_with_block_ram_2 @[PHTS.scala 250:55]
    PHTS_with_block_ram_2.clock <= clock
    PHTS_with_block_ram_2.reset <= reset
    inst PHTS_with_block_ram_3 of PHTS_with_block_ram_3 @[PHTS.scala 250:55]
    PHTS_with_block_ram_3.clock <= clock
    PHTS_with_block_ram_3.reset <= reset
    wire phts_banks : { flip ar_addr : UInt<7>, flip ar_pht_addr : UInt<3>, flip aw_addr : UInt<7>, flip aw_pht_addr : UInt<3>, flip write : UInt<1>, flip in : UInt<8>, pht_out : UInt<8>, out : UInt<2>}[4] @[PHTS.scala 250:29]
    phts_banks[0].out <= PHTS_with_block_ram.io.out @[PHTS.scala 250:29]
    phts_banks[0].pht_out <= PHTS_with_block_ram.io.pht_out @[PHTS.scala 250:29]
    PHTS_with_block_ram.io.in <= phts_banks[0].in @[PHTS.scala 250:29]
    PHTS_with_block_ram.io.write <= phts_banks[0].write @[PHTS.scala 250:29]
    PHTS_with_block_ram.io.aw_pht_addr <= phts_banks[0].aw_pht_addr @[PHTS.scala 250:29]
    PHTS_with_block_ram.io.aw_addr <= phts_banks[0].aw_addr @[PHTS.scala 250:29]
    PHTS_with_block_ram.io.ar_pht_addr <= phts_banks[0].ar_pht_addr @[PHTS.scala 250:29]
    PHTS_with_block_ram.io.ar_addr <= phts_banks[0].ar_addr @[PHTS.scala 250:29]
    phts_banks[1].out <= PHTS_with_block_ram_1.io.out @[PHTS.scala 250:29]
    phts_banks[1].pht_out <= PHTS_with_block_ram_1.io.pht_out @[PHTS.scala 250:29]
    PHTS_with_block_ram_1.io.in <= phts_banks[1].in @[PHTS.scala 250:29]
    PHTS_with_block_ram_1.io.write <= phts_banks[1].write @[PHTS.scala 250:29]
    PHTS_with_block_ram_1.io.aw_pht_addr <= phts_banks[1].aw_pht_addr @[PHTS.scala 250:29]
    PHTS_with_block_ram_1.io.aw_addr <= phts_banks[1].aw_addr @[PHTS.scala 250:29]
    PHTS_with_block_ram_1.io.ar_pht_addr <= phts_banks[1].ar_pht_addr @[PHTS.scala 250:29]
    PHTS_with_block_ram_1.io.ar_addr <= phts_banks[1].ar_addr @[PHTS.scala 250:29]
    phts_banks[2].out <= PHTS_with_block_ram_2.io.out @[PHTS.scala 250:29]
    phts_banks[2].pht_out <= PHTS_with_block_ram_2.io.pht_out @[PHTS.scala 250:29]
    PHTS_with_block_ram_2.io.in <= phts_banks[2].in @[PHTS.scala 250:29]
    PHTS_with_block_ram_2.io.write <= phts_banks[2].write @[PHTS.scala 250:29]
    PHTS_with_block_ram_2.io.aw_pht_addr <= phts_banks[2].aw_pht_addr @[PHTS.scala 250:29]
    PHTS_with_block_ram_2.io.aw_addr <= phts_banks[2].aw_addr @[PHTS.scala 250:29]
    PHTS_with_block_ram_2.io.ar_pht_addr <= phts_banks[2].ar_pht_addr @[PHTS.scala 250:29]
    PHTS_with_block_ram_2.io.ar_addr <= phts_banks[2].ar_addr @[PHTS.scala 250:29]
    phts_banks[3].out <= PHTS_with_block_ram_3.io.out @[PHTS.scala 250:29]
    phts_banks[3].pht_out <= PHTS_with_block_ram_3.io.pht_out @[PHTS.scala 250:29]
    PHTS_with_block_ram_3.io.in <= phts_banks[3].in @[PHTS.scala 250:29]
    PHTS_with_block_ram_3.io.write <= phts_banks[3].write @[PHTS.scala 250:29]
    PHTS_with_block_ram_3.io.aw_pht_addr <= phts_banks[3].aw_pht_addr @[PHTS.scala 250:29]
    PHTS_with_block_ram_3.io.aw_addr <= phts_banks[3].aw_addr @[PHTS.scala 250:29]
    PHTS_with_block_ram_3.io.ar_pht_addr <= phts_banks[3].ar_pht_addr @[PHTS.scala 250:29]
    PHTS_with_block_ram_3.io.ar_addr <= phts_banks[3].ar_addr @[PHTS.scala 250:29]
    node _phts_banks_0_write_T = eq(io.aw_bank_sel, UInt<1>("h0")) @[PHTS.scala 252:47]
    node _phts_banks_0_write_T_1 = and(_phts_banks_0_write_T, io.write) @[PHTS.scala 252:60]
    phts_banks[0].write <= _phts_banks_0_write_T_1 @[PHTS.scala 252:29]
    phts_banks[0].in <= io.in @[PHTS.scala 253:26]
    phts_banks[0].ar_addr <= io.ar_addr_L @[PHTS.scala 254:31]
    phts_banks[0].ar_pht_addr <= io.ar_pht_addr @[PHTS.scala 257:35]
    phts_banks[0].aw_addr <= io.aw_addr @[PHTS.scala 258:31]
    phts_banks[0].aw_pht_addr <= io.aw_pht_addr @[PHTS.scala 259:35]
    node _phts_banks_1_write_T = eq(io.aw_bank_sel, UInt<1>("h1")) @[PHTS.scala 252:47]
    node _phts_banks_1_write_T_1 = and(_phts_banks_1_write_T, io.write) @[PHTS.scala 252:60]
    phts_banks[1].write <= _phts_banks_1_write_T_1 @[PHTS.scala 252:29]
    phts_banks[1].in <= io.in @[PHTS.scala 253:26]
    phts_banks[1].ar_addr <= io.ar_addr_L @[PHTS.scala 254:31]
    phts_banks[1].ar_pht_addr <= io.ar_pht_addr @[PHTS.scala 257:35]
    phts_banks[1].aw_addr <= io.aw_addr @[PHTS.scala 258:31]
    phts_banks[1].aw_pht_addr <= io.aw_pht_addr @[PHTS.scala 259:35]
    node _phts_banks_2_write_T = eq(io.aw_bank_sel, UInt<2>("h2")) @[PHTS.scala 252:47]
    node _phts_banks_2_write_T_1 = and(_phts_banks_2_write_T, io.write) @[PHTS.scala 252:60]
    phts_banks[2].write <= _phts_banks_2_write_T_1 @[PHTS.scala 252:29]
    phts_banks[2].in <= io.in @[PHTS.scala 253:26]
    phts_banks[2].ar_addr <= io.ar_addr_L @[PHTS.scala 254:31]
    phts_banks[2].ar_pht_addr <= io.ar_pht_addr @[PHTS.scala 257:35]
    phts_banks[2].aw_addr <= io.aw_addr @[PHTS.scala 258:31]
    phts_banks[2].aw_pht_addr <= io.aw_pht_addr @[PHTS.scala 259:35]
    node _phts_banks_3_write_T = eq(io.aw_bank_sel, UInt<2>("h3")) @[PHTS.scala 252:47]
    node _phts_banks_3_write_T_1 = and(_phts_banks_3_write_T, io.write) @[PHTS.scala 252:60]
    phts_banks[3].write <= _phts_banks_3_write_T_1 @[PHTS.scala 252:29]
    phts_banks[3].in <= io.in @[PHTS.scala 253:26]
    phts_banks[3].ar_addr <= io.ar_addr_L @[PHTS.scala 254:31]
    phts_banks[3].ar_pht_addr <= io.ar_pht_addr @[PHTS.scala 257:35]
    phts_banks[3].aw_addr <= io.aw_addr @[PHTS.scala 258:31]
    phts_banks[3].aw_pht_addr <= io.aw_pht_addr @[PHTS.scala 259:35]
    reg ar_bank_sel_reg : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[PHTS.scala 261:34]
    ar_bank_sel_reg <= io.ar_bank_sel @[PHTS.scala 262:21]
    io.out_L <= phts_banks[ar_bank_sel_reg].out @[PHTS.scala 263:14]
    io.out_M <= phts_banks[ar_bank_sel_reg].out @[PHTS.scala 264:14]
    io.out_R <= phts_banks[ar_bank_sel_reg].out @[PHTS.scala 265:14]
    io.pht_out <= phts_banks[ar_bank_sel_reg].pht_out @[PHTS.scala 266:16]

  module BHT :
    input clock : Clock
    input reset : Reset
    output io : { flip ar_addr : UInt<7>, flip aw_addr : UInt<7>, flip write : UInt<1>, flip in : UInt<3>, out : UInt<3>}

    wire _bht_WIRE : UInt<3>[128] @[BHT.scala 20:30]
    _bht_WIRE[0] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[1] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[2] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[3] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[4] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[5] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[6] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[7] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[8] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[9] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[10] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[11] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[12] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[13] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[14] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[15] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[16] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[17] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[18] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[19] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[20] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[21] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[22] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[23] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[24] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[25] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[26] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[27] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[28] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[29] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[30] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[31] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[32] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[33] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[34] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[35] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[36] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[37] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[38] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[39] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[40] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[41] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[42] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[43] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[44] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[45] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[46] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[47] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[48] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[49] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[50] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[51] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[52] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[53] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[54] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[55] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[56] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[57] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[58] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[59] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[60] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[61] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[62] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[63] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[64] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[65] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[66] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[67] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[68] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[69] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[70] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[71] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[72] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[73] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[74] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[75] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[76] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[77] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[78] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[79] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[80] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[81] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[82] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[83] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[84] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[85] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[86] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[87] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[88] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[89] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[90] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[91] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[92] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[93] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[94] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[95] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[96] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[97] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[98] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[99] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[100] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[101] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[102] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[103] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[104] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[105] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[106] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[107] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[108] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[109] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[110] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[111] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[112] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[113] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[114] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[115] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[116] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[117] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[118] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[119] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[120] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[121] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[122] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[123] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[124] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[125] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[126] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[127] <= UInt<3>("h0") @[BHT.scala 20:30]
    reg bht : UInt<3>[128], clock with :
      reset => (reset, _bht_WIRE) @[BHT.scala 20:22]
    io.out <= bht[io.ar_addr] @[BHT.scala 21:12]
    node _bht_0_T = eq(UInt<1>("h0"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_0_T_1 = and(io.write, _bht_0_T) @[BHT.scala 23:32]
    node _bht_0_T_2 = mux(_bht_0_T_1, io.in, bht[0]) @[BHT.scala 23:22]
    bht[0] <= _bht_0_T_2 @[BHT.scala 23:16]
    node _bht_1_T = eq(UInt<1>("h1"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_1_T_1 = and(io.write, _bht_1_T) @[BHT.scala 23:32]
    node _bht_1_T_2 = mux(_bht_1_T_1, io.in, bht[1]) @[BHT.scala 23:22]
    bht[1] <= _bht_1_T_2 @[BHT.scala 23:16]
    node _bht_2_T = eq(UInt<2>("h2"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_2_T_1 = and(io.write, _bht_2_T) @[BHT.scala 23:32]
    node _bht_2_T_2 = mux(_bht_2_T_1, io.in, bht[2]) @[BHT.scala 23:22]
    bht[2] <= _bht_2_T_2 @[BHT.scala 23:16]
    node _bht_3_T = eq(UInt<2>("h3"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_3_T_1 = and(io.write, _bht_3_T) @[BHT.scala 23:32]
    node _bht_3_T_2 = mux(_bht_3_T_1, io.in, bht[3]) @[BHT.scala 23:22]
    bht[3] <= _bht_3_T_2 @[BHT.scala 23:16]
    node _bht_4_T = eq(UInt<3>("h4"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_4_T_1 = and(io.write, _bht_4_T) @[BHT.scala 23:32]
    node _bht_4_T_2 = mux(_bht_4_T_1, io.in, bht[4]) @[BHT.scala 23:22]
    bht[4] <= _bht_4_T_2 @[BHT.scala 23:16]
    node _bht_5_T = eq(UInt<3>("h5"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_5_T_1 = and(io.write, _bht_5_T) @[BHT.scala 23:32]
    node _bht_5_T_2 = mux(_bht_5_T_1, io.in, bht[5]) @[BHT.scala 23:22]
    bht[5] <= _bht_5_T_2 @[BHT.scala 23:16]
    node _bht_6_T = eq(UInt<3>("h6"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_6_T_1 = and(io.write, _bht_6_T) @[BHT.scala 23:32]
    node _bht_6_T_2 = mux(_bht_6_T_1, io.in, bht[6]) @[BHT.scala 23:22]
    bht[6] <= _bht_6_T_2 @[BHT.scala 23:16]
    node _bht_7_T = eq(UInt<3>("h7"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_7_T_1 = and(io.write, _bht_7_T) @[BHT.scala 23:32]
    node _bht_7_T_2 = mux(_bht_7_T_1, io.in, bht[7]) @[BHT.scala 23:22]
    bht[7] <= _bht_7_T_2 @[BHT.scala 23:16]
    node _bht_8_T = eq(UInt<4>("h8"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_8_T_1 = and(io.write, _bht_8_T) @[BHT.scala 23:32]
    node _bht_8_T_2 = mux(_bht_8_T_1, io.in, bht[8]) @[BHT.scala 23:22]
    bht[8] <= _bht_8_T_2 @[BHT.scala 23:16]
    node _bht_9_T = eq(UInt<4>("h9"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_9_T_1 = and(io.write, _bht_9_T) @[BHT.scala 23:32]
    node _bht_9_T_2 = mux(_bht_9_T_1, io.in, bht[9]) @[BHT.scala 23:22]
    bht[9] <= _bht_9_T_2 @[BHT.scala 23:16]
    node _bht_10_T = eq(UInt<4>("ha"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_10_T_1 = and(io.write, _bht_10_T) @[BHT.scala 23:32]
    node _bht_10_T_2 = mux(_bht_10_T_1, io.in, bht[10]) @[BHT.scala 23:22]
    bht[10] <= _bht_10_T_2 @[BHT.scala 23:16]
    node _bht_11_T = eq(UInt<4>("hb"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_11_T_1 = and(io.write, _bht_11_T) @[BHT.scala 23:32]
    node _bht_11_T_2 = mux(_bht_11_T_1, io.in, bht[11]) @[BHT.scala 23:22]
    bht[11] <= _bht_11_T_2 @[BHT.scala 23:16]
    node _bht_12_T = eq(UInt<4>("hc"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_12_T_1 = and(io.write, _bht_12_T) @[BHT.scala 23:32]
    node _bht_12_T_2 = mux(_bht_12_T_1, io.in, bht[12]) @[BHT.scala 23:22]
    bht[12] <= _bht_12_T_2 @[BHT.scala 23:16]
    node _bht_13_T = eq(UInt<4>("hd"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_13_T_1 = and(io.write, _bht_13_T) @[BHT.scala 23:32]
    node _bht_13_T_2 = mux(_bht_13_T_1, io.in, bht[13]) @[BHT.scala 23:22]
    bht[13] <= _bht_13_T_2 @[BHT.scala 23:16]
    node _bht_14_T = eq(UInt<4>("he"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_14_T_1 = and(io.write, _bht_14_T) @[BHT.scala 23:32]
    node _bht_14_T_2 = mux(_bht_14_T_1, io.in, bht[14]) @[BHT.scala 23:22]
    bht[14] <= _bht_14_T_2 @[BHT.scala 23:16]
    node _bht_15_T = eq(UInt<4>("hf"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_15_T_1 = and(io.write, _bht_15_T) @[BHT.scala 23:32]
    node _bht_15_T_2 = mux(_bht_15_T_1, io.in, bht[15]) @[BHT.scala 23:22]
    bht[15] <= _bht_15_T_2 @[BHT.scala 23:16]
    node _bht_16_T = eq(UInt<5>("h10"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_16_T_1 = and(io.write, _bht_16_T) @[BHT.scala 23:32]
    node _bht_16_T_2 = mux(_bht_16_T_1, io.in, bht[16]) @[BHT.scala 23:22]
    bht[16] <= _bht_16_T_2 @[BHT.scala 23:16]
    node _bht_17_T = eq(UInt<5>("h11"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_17_T_1 = and(io.write, _bht_17_T) @[BHT.scala 23:32]
    node _bht_17_T_2 = mux(_bht_17_T_1, io.in, bht[17]) @[BHT.scala 23:22]
    bht[17] <= _bht_17_T_2 @[BHT.scala 23:16]
    node _bht_18_T = eq(UInt<5>("h12"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_18_T_1 = and(io.write, _bht_18_T) @[BHT.scala 23:32]
    node _bht_18_T_2 = mux(_bht_18_T_1, io.in, bht[18]) @[BHT.scala 23:22]
    bht[18] <= _bht_18_T_2 @[BHT.scala 23:16]
    node _bht_19_T = eq(UInt<5>("h13"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_19_T_1 = and(io.write, _bht_19_T) @[BHT.scala 23:32]
    node _bht_19_T_2 = mux(_bht_19_T_1, io.in, bht[19]) @[BHT.scala 23:22]
    bht[19] <= _bht_19_T_2 @[BHT.scala 23:16]
    node _bht_20_T = eq(UInt<5>("h14"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_20_T_1 = and(io.write, _bht_20_T) @[BHT.scala 23:32]
    node _bht_20_T_2 = mux(_bht_20_T_1, io.in, bht[20]) @[BHT.scala 23:22]
    bht[20] <= _bht_20_T_2 @[BHT.scala 23:16]
    node _bht_21_T = eq(UInt<5>("h15"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_21_T_1 = and(io.write, _bht_21_T) @[BHT.scala 23:32]
    node _bht_21_T_2 = mux(_bht_21_T_1, io.in, bht[21]) @[BHT.scala 23:22]
    bht[21] <= _bht_21_T_2 @[BHT.scala 23:16]
    node _bht_22_T = eq(UInt<5>("h16"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_22_T_1 = and(io.write, _bht_22_T) @[BHT.scala 23:32]
    node _bht_22_T_2 = mux(_bht_22_T_1, io.in, bht[22]) @[BHT.scala 23:22]
    bht[22] <= _bht_22_T_2 @[BHT.scala 23:16]
    node _bht_23_T = eq(UInt<5>("h17"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_23_T_1 = and(io.write, _bht_23_T) @[BHT.scala 23:32]
    node _bht_23_T_2 = mux(_bht_23_T_1, io.in, bht[23]) @[BHT.scala 23:22]
    bht[23] <= _bht_23_T_2 @[BHT.scala 23:16]
    node _bht_24_T = eq(UInt<5>("h18"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_24_T_1 = and(io.write, _bht_24_T) @[BHT.scala 23:32]
    node _bht_24_T_2 = mux(_bht_24_T_1, io.in, bht[24]) @[BHT.scala 23:22]
    bht[24] <= _bht_24_T_2 @[BHT.scala 23:16]
    node _bht_25_T = eq(UInt<5>("h19"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_25_T_1 = and(io.write, _bht_25_T) @[BHT.scala 23:32]
    node _bht_25_T_2 = mux(_bht_25_T_1, io.in, bht[25]) @[BHT.scala 23:22]
    bht[25] <= _bht_25_T_2 @[BHT.scala 23:16]
    node _bht_26_T = eq(UInt<5>("h1a"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_26_T_1 = and(io.write, _bht_26_T) @[BHT.scala 23:32]
    node _bht_26_T_2 = mux(_bht_26_T_1, io.in, bht[26]) @[BHT.scala 23:22]
    bht[26] <= _bht_26_T_2 @[BHT.scala 23:16]
    node _bht_27_T = eq(UInt<5>("h1b"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_27_T_1 = and(io.write, _bht_27_T) @[BHT.scala 23:32]
    node _bht_27_T_2 = mux(_bht_27_T_1, io.in, bht[27]) @[BHT.scala 23:22]
    bht[27] <= _bht_27_T_2 @[BHT.scala 23:16]
    node _bht_28_T = eq(UInt<5>("h1c"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_28_T_1 = and(io.write, _bht_28_T) @[BHT.scala 23:32]
    node _bht_28_T_2 = mux(_bht_28_T_1, io.in, bht[28]) @[BHT.scala 23:22]
    bht[28] <= _bht_28_T_2 @[BHT.scala 23:16]
    node _bht_29_T = eq(UInt<5>("h1d"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_29_T_1 = and(io.write, _bht_29_T) @[BHT.scala 23:32]
    node _bht_29_T_2 = mux(_bht_29_T_1, io.in, bht[29]) @[BHT.scala 23:22]
    bht[29] <= _bht_29_T_2 @[BHT.scala 23:16]
    node _bht_30_T = eq(UInt<5>("h1e"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_30_T_1 = and(io.write, _bht_30_T) @[BHT.scala 23:32]
    node _bht_30_T_2 = mux(_bht_30_T_1, io.in, bht[30]) @[BHT.scala 23:22]
    bht[30] <= _bht_30_T_2 @[BHT.scala 23:16]
    node _bht_31_T = eq(UInt<5>("h1f"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_31_T_1 = and(io.write, _bht_31_T) @[BHT.scala 23:32]
    node _bht_31_T_2 = mux(_bht_31_T_1, io.in, bht[31]) @[BHT.scala 23:22]
    bht[31] <= _bht_31_T_2 @[BHT.scala 23:16]
    node _bht_32_T = eq(UInt<6>("h20"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_32_T_1 = and(io.write, _bht_32_T) @[BHT.scala 23:32]
    node _bht_32_T_2 = mux(_bht_32_T_1, io.in, bht[32]) @[BHT.scala 23:22]
    bht[32] <= _bht_32_T_2 @[BHT.scala 23:16]
    node _bht_33_T = eq(UInt<6>("h21"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_33_T_1 = and(io.write, _bht_33_T) @[BHT.scala 23:32]
    node _bht_33_T_2 = mux(_bht_33_T_1, io.in, bht[33]) @[BHT.scala 23:22]
    bht[33] <= _bht_33_T_2 @[BHT.scala 23:16]
    node _bht_34_T = eq(UInt<6>("h22"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_34_T_1 = and(io.write, _bht_34_T) @[BHT.scala 23:32]
    node _bht_34_T_2 = mux(_bht_34_T_1, io.in, bht[34]) @[BHT.scala 23:22]
    bht[34] <= _bht_34_T_2 @[BHT.scala 23:16]
    node _bht_35_T = eq(UInt<6>("h23"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_35_T_1 = and(io.write, _bht_35_T) @[BHT.scala 23:32]
    node _bht_35_T_2 = mux(_bht_35_T_1, io.in, bht[35]) @[BHT.scala 23:22]
    bht[35] <= _bht_35_T_2 @[BHT.scala 23:16]
    node _bht_36_T = eq(UInt<6>("h24"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_36_T_1 = and(io.write, _bht_36_T) @[BHT.scala 23:32]
    node _bht_36_T_2 = mux(_bht_36_T_1, io.in, bht[36]) @[BHT.scala 23:22]
    bht[36] <= _bht_36_T_2 @[BHT.scala 23:16]
    node _bht_37_T = eq(UInt<6>("h25"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_37_T_1 = and(io.write, _bht_37_T) @[BHT.scala 23:32]
    node _bht_37_T_2 = mux(_bht_37_T_1, io.in, bht[37]) @[BHT.scala 23:22]
    bht[37] <= _bht_37_T_2 @[BHT.scala 23:16]
    node _bht_38_T = eq(UInt<6>("h26"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_38_T_1 = and(io.write, _bht_38_T) @[BHT.scala 23:32]
    node _bht_38_T_2 = mux(_bht_38_T_1, io.in, bht[38]) @[BHT.scala 23:22]
    bht[38] <= _bht_38_T_2 @[BHT.scala 23:16]
    node _bht_39_T = eq(UInt<6>("h27"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_39_T_1 = and(io.write, _bht_39_T) @[BHT.scala 23:32]
    node _bht_39_T_2 = mux(_bht_39_T_1, io.in, bht[39]) @[BHT.scala 23:22]
    bht[39] <= _bht_39_T_2 @[BHT.scala 23:16]
    node _bht_40_T = eq(UInt<6>("h28"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_40_T_1 = and(io.write, _bht_40_T) @[BHT.scala 23:32]
    node _bht_40_T_2 = mux(_bht_40_T_1, io.in, bht[40]) @[BHT.scala 23:22]
    bht[40] <= _bht_40_T_2 @[BHT.scala 23:16]
    node _bht_41_T = eq(UInt<6>("h29"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_41_T_1 = and(io.write, _bht_41_T) @[BHT.scala 23:32]
    node _bht_41_T_2 = mux(_bht_41_T_1, io.in, bht[41]) @[BHT.scala 23:22]
    bht[41] <= _bht_41_T_2 @[BHT.scala 23:16]
    node _bht_42_T = eq(UInt<6>("h2a"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_42_T_1 = and(io.write, _bht_42_T) @[BHT.scala 23:32]
    node _bht_42_T_2 = mux(_bht_42_T_1, io.in, bht[42]) @[BHT.scala 23:22]
    bht[42] <= _bht_42_T_2 @[BHT.scala 23:16]
    node _bht_43_T = eq(UInt<6>("h2b"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_43_T_1 = and(io.write, _bht_43_T) @[BHT.scala 23:32]
    node _bht_43_T_2 = mux(_bht_43_T_1, io.in, bht[43]) @[BHT.scala 23:22]
    bht[43] <= _bht_43_T_2 @[BHT.scala 23:16]
    node _bht_44_T = eq(UInt<6>("h2c"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_44_T_1 = and(io.write, _bht_44_T) @[BHT.scala 23:32]
    node _bht_44_T_2 = mux(_bht_44_T_1, io.in, bht[44]) @[BHT.scala 23:22]
    bht[44] <= _bht_44_T_2 @[BHT.scala 23:16]
    node _bht_45_T = eq(UInt<6>("h2d"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_45_T_1 = and(io.write, _bht_45_T) @[BHT.scala 23:32]
    node _bht_45_T_2 = mux(_bht_45_T_1, io.in, bht[45]) @[BHT.scala 23:22]
    bht[45] <= _bht_45_T_2 @[BHT.scala 23:16]
    node _bht_46_T = eq(UInt<6>("h2e"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_46_T_1 = and(io.write, _bht_46_T) @[BHT.scala 23:32]
    node _bht_46_T_2 = mux(_bht_46_T_1, io.in, bht[46]) @[BHT.scala 23:22]
    bht[46] <= _bht_46_T_2 @[BHT.scala 23:16]
    node _bht_47_T = eq(UInt<6>("h2f"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_47_T_1 = and(io.write, _bht_47_T) @[BHT.scala 23:32]
    node _bht_47_T_2 = mux(_bht_47_T_1, io.in, bht[47]) @[BHT.scala 23:22]
    bht[47] <= _bht_47_T_2 @[BHT.scala 23:16]
    node _bht_48_T = eq(UInt<6>("h30"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_48_T_1 = and(io.write, _bht_48_T) @[BHT.scala 23:32]
    node _bht_48_T_2 = mux(_bht_48_T_1, io.in, bht[48]) @[BHT.scala 23:22]
    bht[48] <= _bht_48_T_2 @[BHT.scala 23:16]
    node _bht_49_T = eq(UInt<6>("h31"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_49_T_1 = and(io.write, _bht_49_T) @[BHT.scala 23:32]
    node _bht_49_T_2 = mux(_bht_49_T_1, io.in, bht[49]) @[BHT.scala 23:22]
    bht[49] <= _bht_49_T_2 @[BHT.scala 23:16]
    node _bht_50_T = eq(UInt<6>("h32"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_50_T_1 = and(io.write, _bht_50_T) @[BHT.scala 23:32]
    node _bht_50_T_2 = mux(_bht_50_T_1, io.in, bht[50]) @[BHT.scala 23:22]
    bht[50] <= _bht_50_T_2 @[BHT.scala 23:16]
    node _bht_51_T = eq(UInt<6>("h33"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_51_T_1 = and(io.write, _bht_51_T) @[BHT.scala 23:32]
    node _bht_51_T_2 = mux(_bht_51_T_1, io.in, bht[51]) @[BHT.scala 23:22]
    bht[51] <= _bht_51_T_2 @[BHT.scala 23:16]
    node _bht_52_T = eq(UInt<6>("h34"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_52_T_1 = and(io.write, _bht_52_T) @[BHT.scala 23:32]
    node _bht_52_T_2 = mux(_bht_52_T_1, io.in, bht[52]) @[BHT.scala 23:22]
    bht[52] <= _bht_52_T_2 @[BHT.scala 23:16]
    node _bht_53_T = eq(UInt<6>("h35"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_53_T_1 = and(io.write, _bht_53_T) @[BHT.scala 23:32]
    node _bht_53_T_2 = mux(_bht_53_T_1, io.in, bht[53]) @[BHT.scala 23:22]
    bht[53] <= _bht_53_T_2 @[BHT.scala 23:16]
    node _bht_54_T = eq(UInt<6>("h36"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_54_T_1 = and(io.write, _bht_54_T) @[BHT.scala 23:32]
    node _bht_54_T_2 = mux(_bht_54_T_1, io.in, bht[54]) @[BHT.scala 23:22]
    bht[54] <= _bht_54_T_2 @[BHT.scala 23:16]
    node _bht_55_T = eq(UInt<6>("h37"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_55_T_1 = and(io.write, _bht_55_T) @[BHT.scala 23:32]
    node _bht_55_T_2 = mux(_bht_55_T_1, io.in, bht[55]) @[BHT.scala 23:22]
    bht[55] <= _bht_55_T_2 @[BHT.scala 23:16]
    node _bht_56_T = eq(UInt<6>("h38"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_56_T_1 = and(io.write, _bht_56_T) @[BHT.scala 23:32]
    node _bht_56_T_2 = mux(_bht_56_T_1, io.in, bht[56]) @[BHT.scala 23:22]
    bht[56] <= _bht_56_T_2 @[BHT.scala 23:16]
    node _bht_57_T = eq(UInt<6>("h39"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_57_T_1 = and(io.write, _bht_57_T) @[BHT.scala 23:32]
    node _bht_57_T_2 = mux(_bht_57_T_1, io.in, bht[57]) @[BHT.scala 23:22]
    bht[57] <= _bht_57_T_2 @[BHT.scala 23:16]
    node _bht_58_T = eq(UInt<6>("h3a"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_58_T_1 = and(io.write, _bht_58_T) @[BHT.scala 23:32]
    node _bht_58_T_2 = mux(_bht_58_T_1, io.in, bht[58]) @[BHT.scala 23:22]
    bht[58] <= _bht_58_T_2 @[BHT.scala 23:16]
    node _bht_59_T = eq(UInt<6>("h3b"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_59_T_1 = and(io.write, _bht_59_T) @[BHT.scala 23:32]
    node _bht_59_T_2 = mux(_bht_59_T_1, io.in, bht[59]) @[BHT.scala 23:22]
    bht[59] <= _bht_59_T_2 @[BHT.scala 23:16]
    node _bht_60_T = eq(UInt<6>("h3c"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_60_T_1 = and(io.write, _bht_60_T) @[BHT.scala 23:32]
    node _bht_60_T_2 = mux(_bht_60_T_1, io.in, bht[60]) @[BHT.scala 23:22]
    bht[60] <= _bht_60_T_2 @[BHT.scala 23:16]
    node _bht_61_T = eq(UInt<6>("h3d"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_61_T_1 = and(io.write, _bht_61_T) @[BHT.scala 23:32]
    node _bht_61_T_2 = mux(_bht_61_T_1, io.in, bht[61]) @[BHT.scala 23:22]
    bht[61] <= _bht_61_T_2 @[BHT.scala 23:16]
    node _bht_62_T = eq(UInt<6>("h3e"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_62_T_1 = and(io.write, _bht_62_T) @[BHT.scala 23:32]
    node _bht_62_T_2 = mux(_bht_62_T_1, io.in, bht[62]) @[BHT.scala 23:22]
    bht[62] <= _bht_62_T_2 @[BHT.scala 23:16]
    node _bht_63_T = eq(UInt<6>("h3f"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_63_T_1 = and(io.write, _bht_63_T) @[BHT.scala 23:32]
    node _bht_63_T_2 = mux(_bht_63_T_1, io.in, bht[63]) @[BHT.scala 23:22]
    bht[63] <= _bht_63_T_2 @[BHT.scala 23:16]
    node _bht_64_T = eq(UInt<7>("h40"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_64_T_1 = and(io.write, _bht_64_T) @[BHT.scala 23:32]
    node _bht_64_T_2 = mux(_bht_64_T_1, io.in, bht[64]) @[BHT.scala 23:22]
    bht[64] <= _bht_64_T_2 @[BHT.scala 23:16]
    node _bht_65_T = eq(UInt<7>("h41"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_65_T_1 = and(io.write, _bht_65_T) @[BHT.scala 23:32]
    node _bht_65_T_2 = mux(_bht_65_T_1, io.in, bht[65]) @[BHT.scala 23:22]
    bht[65] <= _bht_65_T_2 @[BHT.scala 23:16]
    node _bht_66_T = eq(UInt<7>("h42"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_66_T_1 = and(io.write, _bht_66_T) @[BHT.scala 23:32]
    node _bht_66_T_2 = mux(_bht_66_T_1, io.in, bht[66]) @[BHT.scala 23:22]
    bht[66] <= _bht_66_T_2 @[BHT.scala 23:16]
    node _bht_67_T = eq(UInt<7>("h43"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_67_T_1 = and(io.write, _bht_67_T) @[BHT.scala 23:32]
    node _bht_67_T_2 = mux(_bht_67_T_1, io.in, bht[67]) @[BHT.scala 23:22]
    bht[67] <= _bht_67_T_2 @[BHT.scala 23:16]
    node _bht_68_T = eq(UInt<7>("h44"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_68_T_1 = and(io.write, _bht_68_T) @[BHT.scala 23:32]
    node _bht_68_T_2 = mux(_bht_68_T_1, io.in, bht[68]) @[BHT.scala 23:22]
    bht[68] <= _bht_68_T_2 @[BHT.scala 23:16]
    node _bht_69_T = eq(UInt<7>("h45"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_69_T_1 = and(io.write, _bht_69_T) @[BHT.scala 23:32]
    node _bht_69_T_2 = mux(_bht_69_T_1, io.in, bht[69]) @[BHT.scala 23:22]
    bht[69] <= _bht_69_T_2 @[BHT.scala 23:16]
    node _bht_70_T = eq(UInt<7>("h46"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_70_T_1 = and(io.write, _bht_70_T) @[BHT.scala 23:32]
    node _bht_70_T_2 = mux(_bht_70_T_1, io.in, bht[70]) @[BHT.scala 23:22]
    bht[70] <= _bht_70_T_2 @[BHT.scala 23:16]
    node _bht_71_T = eq(UInt<7>("h47"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_71_T_1 = and(io.write, _bht_71_T) @[BHT.scala 23:32]
    node _bht_71_T_2 = mux(_bht_71_T_1, io.in, bht[71]) @[BHT.scala 23:22]
    bht[71] <= _bht_71_T_2 @[BHT.scala 23:16]
    node _bht_72_T = eq(UInt<7>("h48"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_72_T_1 = and(io.write, _bht_72_T) @[BHT.scala 23:32]
    node _bht_72_T_2 = mux(_bht_72_T_1, io.in, bht[72]) @[BHT.scala 23:22]
    bht[72] <= _bht_72_T_2 @[BHT.scala 23:16]
    node _bht_73_T = eq(UInt<7>("h49"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_73_T_1 = and(io.write, _bht_73_T) @[BHT.scala 23:32]
    node _bht_73_T_2 = mux(_bht_73_T_1, io.in, bht[73]) @[BHT.scala 23:22]
    bht[73] <= _bht_73_T_2 @[BHT.scala 23:16]
    node _bht_74_T = eq(UInt<7>("h4a"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_74_T_1 = and(io.write, _bht_74_T) @[BHT.scala 23:32]
    node _bht_74_T_2 = mux(_bht_74_T_1, io.in, bht[74]) @[BHT.scala 23:22]
    bht[74] <= _bht_74_T_2 @[BHT.scala 23:16]
    node _bht_75_T = eq(UInt<7>("h4b"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_75_T_1 = and(io.write, _bht_75_T) @[BHT.scala 23:32]
    node _bht_75_T_2 = mux(_bht_75_T_1, io.in, bht[75]) @[BHT.scala 23:22]
    bht[75] <= _bht_75_T_2 @[BHT.scala 23:16]
    node _bht_76_T = eq(UInt<7>("h4c"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_76_T_1 = and(io.write, _bht_76_T) @[BHT.scala 23:32]
    node _bht_76_T_2 = mux(_bht_76_T_1, io.in, bht[76]) @[BHT.scala 23:22]
    bht[76] <= _bht_76_T_2 @[BHT.scala 23:16]
    node _bht_77_T = eq(UInt<7>("h4d"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_77_T_1 = and(io.write, _bht_77_T) @[BHT.scala 23:32]
    node _bht_77_T_2 = mux(_bht_77_T_1, io.in, bht[77]) @[BHT.scala 23:22]
    bht[77] <= _bht_77_T_2 @[BHT.scala 23:16]
    node _bht_78_T = eq(UInt<7>("h4e"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_78_T_1 = and(io.write, _bht_78_T) @[BHT.scala 23:32]
    node _bht_78_T_2 = mux(_bht_78_T_1, io.in, bht[78]) @[BHT.scala 23:22]
    bht[78] <= _bht_78_T_2 @[BHT.scala 23:16]
    node _bht_79_T = eq(UInt<7>("h4f"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_79_T_1 = and(io.write, _bht_79_T) @[BHT.scala 23:32]
    node _bht_79_T_2 = mux(_bht_79_T_1, io.in, bht[79]) @[BHT.scala 23:22]
    bht[79] <= _bht_79_T_2 @[BHT.scala 23:16]
    node _bht_80_T = eq(UInt<7>("h50"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_80_T_1 = and(io.write, _bht_80_T) @[BHT.scala 23:32]
    node _bht_80_T_2 = mux(_bht_80_T_1, io.in, bht[80]) @[BHT.scala 23:22]
    bht[80] <= _bht_80_T_2 @[BHT.scala 23:16]
    node _bht_81_T = eq(UInt<7>("h51"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_81_T_1 = and(io.write, _bht_81_T) @[BHT.scala 23:32]
    node _bht_81_T_2 = mux(_bht_81_T_1, io.in, bht[81]) @[BHT.scala 23:22]
    bht[81] <= _bht_81_T_2 @[BHT.scala 23:16]
    node _bht_82_T = eq(UInt<7>("h52"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_82_T_1 = and(io.write, _bht_82_T) @[BHT.scala 23:32]
    node _bht_82_T_2 = mux(_bht_82_T_1, io.in, bht[82]) @[BHT.scala 23:22]
    bht[82] <= _bht_82_T_2 @[BHT.scala 23:16]
    node _bht_83_T = eq(UInt<7>("h53"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_83_T_1 = and(io.write, _bht_83_T) @[BHT.scala 23:32]
    node _bht_83_T_2 = mux(_bht_83_T_1, io.in, bht[83]) @[BHT.scala 23:22]
    bht[83] <= _bht_83_T_2 @[BHT.scala 23:16]
    node _bht_84_T = eq(UInt<7>("h54"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_84_T_1 = and(io.write, _bht_84_T) @[BHT.scala 23:32]
    node _bht_84_T_2 = mux(_bht_84_T_1, io.in, bht[84]) @[BHT.scala 23:22]
    bht[84] <= _bht_84_T_2 @[BHT.scala 23:16]
    node _bht_85_T = eq(UInt<7>("h55"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_85_T_1 = and(io.write, _bht_85_T) @[BHT.scala 23:32]
    node _bht_85_T_2 = mux(_bht_85_T_1, io.in, bht[85]) @[BHT.scala 23:22]
    bht[85] <= _bht_85_T_2 @[BHT.scala 23:16]
    node _bht_86_T = eq(UInt<7>("h56"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_86_T_1 = and(io.write, _bht_86_T) @[BHT.scala 23:32]
    node _bht_86_T_2 = mux(_bht_86_T_1, io.in, bht[86]) @[BHT.scala 23:22]
    bht[86] <= _bht_86_T_2 @[BHT.scala 23:16]
    node _bht_87_T = eq(UInt<7>("h57"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_87_T_1 = and(io.write, _bht_87_T) @[BHT.scala 23:32]
    node _bht_87_T_2 = mux(_bht_87_T_1, io.in, bht[87]) @[BHT.scala 23:22]
    bht[87] <= _bht_87_T_2 @[BHT.scala 23:16]
    node _bht_88_T = eq(UInt<7>("h58"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_88_T_1 = and(io.write, _bht_88_T) @[BHT.scala 23:32]
    node _bht_88_T_2 = mux(_bht_88_T_1, io.in, bht[88]) @[BHT.scala 23:22]
    bht[88] <= _bht_88_T_2 @[BHT.scala 23:16]
    node _bht_89_T = eq(UInt<7>("h59"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_89_T_1 = and(io.write, _bht_89_T) @[BHT.scala 23:32]
    node _bht_89_T_2 = mux(_bht_89_T_1, io.in, bht[89]) @[BHT.scala 23:22]
    bht[89] <= _bht_89_T_2 @[BHT.scala 23:16]
    node _bht_90_T = eq(UInt<7>("h5a"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_90_T_1 = and(io.write, _bht_90_T) @[BHT.scala 23:32]
    node _bht_90_T_2 = mux(_bht_90_T_1, io.in, bht[90]) @[BHT.scala 23:22]
    bht[90] <= _bht_90_T_2 @[BHT.scala 23:16]
    node _bht_91_T = eq(UInt<7>("h5b"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_91_T_1 = and(io.write, _bht_91_T) @[BHT.scala 23:32]
    node _bht_91_T_2 = mux(_bht_91_T_1, io.in, bht[91]) @[BHT.scala 23:22]
    bht[91] <= _bht_91_T_2 @[BHT.scala 23:16]
    node _bht_92_T = eq(UInt<7>("h5c"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_92_T_1 = and(io.write, _bht_92_T) @[BHT.scala 23:32]
    node _bht_92_T_2 = mux(_bht_92_T_1, io.in, bht[92]) @[BHT.scala 23:22]
    bht[92] <= _bht_92_T_2 @[BHT.scala 23:16]
    node _bht_93_T = eq(UInt<7>("h5d"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_93_T_1 = and(io.write, _bht_93_T) @[BHT.scala 23:32]
    node _bht_93_T_2 = mux(_bht_93_T_1, io.in, bht[93]) @[BHT.scala 23:22]
    bht[93] <= _bht_93_T_2 @[BHT.scala 23:16]
    node _bht_94_T = eq(UInt<7>("h5e"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_94_T_1 = and(io.write, _bht_94_T) @[BHT.scala 23:32]
    node _bht_94_T_2 = mux(_bht_94_T_1, io.in, bht[94]) @[BHT.scala 23:22]
    bht[94] <= _bht_94_T_2 @[BHT.scala 23:16]
    node _bht_95_T = eq(UInt<7>("h5f"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_95_T_1 = and(io.write, _bht_95_T) @[BHT.scala 23:32]
    node _bht_95_T_2 = mux(_bht_95_T_1, io.in, bht[95]) @[BHT.scala 23:22]
    bht[95] <= _bht_95_T_2 @[BHT.scala 23:16]
    node _bht_96_T = eq(UInt<7>("h60"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_96_T_1 = and(io.write, _bht_96_T) @[BHT.scala 23:32]
    node _bht_96_T_2 = mux(_bht_96_T_1, io.in, bht[96]) @[BHT.scala 23:22]
    bht[96] <= _bht_96_T_2 @[BHT.scala 23:16]
    node _bht_97_T = eq(UInt<7>("h61"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_97_T_1 = and(io.write, _bht_97_T) @[BHT.scala 23:32]
    node _bht_97_T_2 = mux(_bht_97_T_1, io.in, bht[97]) @[BHT.scala 23:22]
    bht[97] <= _bht_97_T_2 @[BHT.scala 23:16]
    node _bht_98_T = eq(UInt<7>("h62"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_98_T_1 = and(io.write, _bht_98_T) @[BHT.scala 23:32]
    node _bht_98_T_2 = mux(_bht_98_T_1, io.in, bht[98]) @[BHT.scala 23:22]
    bht[98] <= _bht_98_T_2 @[BHT.scala 23:16]
    node _bht_99_T = eq(UInt<7>("h63"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_99_T_1 = and(io.write, _bht_99_T) @[BHT.scala 23:32]
    node _bht_99_T_2 = mux(_bht_99_T_1, io.in, bht[99]) @[BHT.scala 23:22]
    bht[99] <= _bht_99_T_2 @[BHT.scala 23:16]
    node _bht_100_T = eq(UInt<7>("h64"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_100_T_1 = and(io.write, _bht_100_T) @[BHT.scala 23:32]
    node _bht_100_T_2 = mux(_bht_100_T_1, io.in, bht[100]) @[BHT.scala 23:22]
    bht[100] <= _bht_100_T_2 @[BHT.scala 23:16]
    node _bht_101_T = eq(UInt<7>("h65"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_101_T_1 = and(io.write, _bht_101_T) @[BHT.scala 23:32]
    node _bht_101_T_2 = mux(_bht_101_T_1, io.in, bht[101]) @[BHT.scala 23:22]
    bht[101] <= _bht_101_T_2 @[BHT.scala 23:16]
    node _bht_102_T = eq(UInt<7>("h66"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_102_T_1 = and(io.write, _bht_102_T) @[BHT.scala 23:32]
    node _bht_102_T_2 = mux(_bht_102_T_1, io.in, bht[102]) @[BHT.scala 23:22]
    bht[102] <= _bht_102_T_2 @[BHT.scala 23:16]
    node _bht_103_T = eq(UInt<7>("h67"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_103_T_1 = and(io.write, _bht_103_T) @[BHT.scala 23:32]
    node _bht_103_T_2 = mux(_bht_103_T_1, io.in, bht[103]) @[BHT.scala 23:22]
    bht[103] <= _bht_103_T_2 @[BHT.scala 23:16]
    node _bht_104_T = eq(UInt<7>("h68"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_104_T_1 = and(io.write, _bht_104_T) @[BHT.scala 23:32]
    node _bht_104_T_2 = mux(_bht_104_T_1, io.in, bht[104]) @[BHT.scala 23:22]
    bht[104] <= _bht_104_T_2 @[BHT.scala 23:16]
    node _bht_105_T = eq(UInt<7>("h69"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_105_T_1 = and(io.write, _bht_105_T) @[BHT.scala 23:32]
    node _bht_105_T_2 = mux(_bht_105_T_1, io.in, bht[105]) @[BHT.scala 23:22]
    bht[105] <= _bht_105_T_2 @[BHT.scala 23:16]
    node _bht_106_T = eq(UInt<7>("h6a"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_106_T_1 = and(io.write, _bht_106_T) @[BHT.scala 23:32]
    node _bht_106_T_2 = mux(_bht_106_T_1, io.in, bht[106]) @[BHT.scala 23:22]
    bht[106] <= _bht_106_T_2 @[BHT.scala 23:16]
    node _bht_107_T = eq(UInt<7>("h6b"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_107_T_1 = and(io.write, _bht_107_T) @[BHT.scala 23:32]
    node _bht_107_T_2 = mux(_bht_107_T_1, io.in, bht[107]) @[BHT.scala 23:22]
    bht[107] <= _bht_107_T_2 @[BHT.scala 23:16]
    node _bht_108_T = eq(UInt<7>("h6c"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_108_T_1 = and(io.write, _bht_108_T) @[BHT.scala 23:32]
    node _bht_108_T_2 = mux(_bht_108_T_1, io.in, bht[108]) @[BHT.scala 23:22]
    bht[108] <= _bht_108_T_2 @[BHT.scala 23:16]
    node _bht_109_T = eq(UInt<7>("h6d"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_109_T_1 = and(io.write, _bht_109_T) @[BHT.scala 23:32]
    node _bht_109_T_2 = mux(_bht_109_T_1, io.in, bht[109]) @[BHT.scala 23:22]
    bht[109] <= _bht_109_T_2 @[BHT.scala 23:16]
    node _bht_110_T = eq(UInt<7>("h6e"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_110_T_1 = and(io.write, _bht_110_T) @[BHT.scala 23:32]
    node _bht_110_T_2 = mux(_bht_110_T_1, io.in, bht[110]) @[BHT.scala 23:22]
    bht[110] <= _bht_110_T_2 @[BHT.scala 23:16]
    node _bht_111_T = eq(UInt<7>("h6f"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_111_T_1 = and(io.write, _bht_111_T) @[BHT.scala 23:32]
    node _bht_111_T_2 = mux(_bht_111_T_1, io.in, bht[111]) @[BHT.scala 23:22]
    bht[111] <= _bht_111_T_2 @[BHT.scala 23:16]
    node _bht_112_T = eq(UInt<7>("h70"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_112_T_1 = and(io.write, _bht_112_T) @[BHT.scala 23:32]
    node _bht_112_T_2 = mux(_bht_112_T_1, io.in, bht[112]) @[BHT.scala 23:22]
    bht[112] <= _bht_112_T_2 @[BHT.scala 23:16]
    node _bht_113_T = eq(UInt<7>("h71"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_113_T_1 = and(io.write, _bht_113_T) @[BHT.scala 23:32]
    node _bht_113_T_2 = mux(_bht_113_T_1, io.in, bht[113]) @[BHT.scala 23:22]
    bht[113] <= _bht_113_T_2 @[BHT.scala 23:16]
    node _bht_114_T = eq(UInt<7>("h72"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_114_T_1 = and(io.write, _bht_114_T) @[BHT.scala 23:32]
    node _bht_114_T_2 = mux(_bht_114_T_1, io.in, bht[114]) @[BHT.scala 23:22]
    bht[114] <= _bht_114_T_2 @[BHT.scala 23:16]
    node _bht_115_T = eq(UInt<7>("h73"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_115_T_1 = and(io.write, _bht_115_T) @[BHT.scala 23:32]
    node _bht_115_T_2 = mux(_bht_115_T_1, io.in, bht[115]) @[BHT.scala 23:22]
    bht[115] <= _bht_115_T_2 @[BHT.scala 23:16]
    node _bht_116_T = eq(UInt<7>("h74"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_116_T_1 = and(io.write, _bht_116_T) @[BHT.scala 23:32]
    node _bht_116_T_2 = mux(_bht_116_T_1, io.in, bht[116]) @[BHT.scala 23:22]
    bht[116] <= _bht_116_T_2 @[BHT.scala 23:16]
    node _bht_117_T = eq(UInt<7>("h75"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_117_T_1 = and(io.write, _bht_117_T) @[BHT.scala 23:32]
    node _bht_117_T_2 = mux(_bht_117_T_1, io.in, bht[117]) @[BHT.scala 23:22]
    bht[117] <= _bht_117_T_2 @[BHT.scala 23:16]
    node _bht_118_T = eq(UInt<7>("h76"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_118_T_1 = and(io.write, _bht_118_T) @[BHT.scala 23:32]
    node _bht_118_T_2 = mux(_bht_118_T_1, io.in, bht[118]) @[BHT.scala 23:22]
    bht[118] <= _bht_118_T_2 @[BHT.scala 23:16]
    node _bht_119_T = eq(UInt<7>("h77"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_119_T_1 = and(io.write, _bht_119_T) @[BHT.scala 23:32]
    node _bht_119_T_2 = mux(_bht_119_T_1, io.in, bht[119]) @[BHT.scala 23:22]
    bht[119] <= _bht_119_T_2 @[BHT.scala 23:16]
    node _bht_120_T = eq(UInt<7>("h78"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_120_T_1 = and(io.write, _bht_120_T) @[BHT.scala 23:32]
    node _bht_120_T_2 = mux(_bht_120_T_1, io.in, bht[120]) @[BHT.scala 23:22]
    bht[120] <= _bht_120_T_2 @[BHT.scala 23:16]
    node _bht_121_T = eq(UInt<7>("h79"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_121_T_1 = and(io.write, _bht_121_T) @[BHT.scala 23:32]
    node _bht_121_T_2 = mux(_bht_121_T_1, io.in, bht[121]) @[BHT.scala 23:22]
    bht[121] <= _bht_121_T_2 @[BHT.scala 23:16]
    node _bht_122_T = eq(UInt<7>("h7a"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_122_T_1 = and(io.write, _bht_122_T) @[BHT.scala 23:32]
    node _bht_122_T_2 = mux(_bht_122_T_1, io.in, bht[122]) @[BHT.scala 23:22]
    bht[122] <= _bht_122_T_2 @[BHT.scala 23:16]
    node _bht_123_T = eq(UInt<7>("h7b"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_123_T_1 = and(io.write, _bht_123_T) @[BHT.scala 23:32]
    node _bht_123_T_2 = mux(_bht_123_T_1, io.in, bht[123]) @[BHT.scala 23:22]
    bht[123] <= _bht_123_T_2 @[BHT.scala 23:16]
    node _bht_124_T = eq(UInt<7>("h7c"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_124_T_1 = and(io.write, _bht_124_T) @[BHT.scala 23:32]
    node _bht_124_T_2 = mux(_bht_124_T_1, io.in, bht[124]) @[BHT.scala 23:22]
    bht[124] <= _bht_124_T_2 @[BHT.scala 23:16]
    node _bht_125_T = eq(UInt<7>("h7d"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_125_T_1 = and(io.write, _bht_125_T) @[BHT.scala 23:32]
    node _bht_125_T_2 = mux(_bht_125_T_1, io.in, bht[125]) @[BHT.scala 23:22]
    bht[125] <= _bht_125_T_2 @[BHT.scala 23:16]
    node _bht_126_T = eq(UInt<7>("h7e"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_126_T_1 = and(io.write, _bht_126_T) @[BHT.scala 23:32]
    node _bht_126_T_2 = mux(_bht_126_T_1, io.in, bht[126]) @[BHT.scala 23:22]
    bht[126] <= _bht_126_T_2 @[BHT.scala 23:16]
    node _bht_127_T = eq(UInt<7>("h7f"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_127_T_1 = and(io.write, _bht_127_T) @[BHT.scala 23:32]
    node _bht_127_T_2 = mux(_bht_127_T_1, io.in, bht[127]) @[BHT.scala 23:22]
    bht[127] <= _bht_127_T_2 @[BHT.scala 23:16]

  module BHT_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip ar_addr : UInt<7>, flip aw_addr : UInt<7>, flip write : UInt<1>, flip in : UInt<3>, out : UInt<3>}

    wire _bht_WIRE : UInt<3>[128] @[BHT.scala 20:30]
    _bht_WIRE[0] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[1] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[2] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[3] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[4] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[5] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[6] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[7] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[8] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[9] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[10] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[11] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[12] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[13] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[14] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[15] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[16] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[17] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[18] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[19] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[20] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[21] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[22] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[23] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[24] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[25] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[26] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[27] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[28] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[29] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[30] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[31] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[32] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[33] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[34] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[35] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[36] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[37] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[38] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[39] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[40] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[41] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[42] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[43] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[44] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[45] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[46] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[47] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[48] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[49] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[50] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[51] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[52] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[53] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[54] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[55] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[56] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[57] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[58] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[59] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[60] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[61] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[62] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[63] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[64] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[65] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[66] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[67] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[68] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[69] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[70] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[71] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[72] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[73] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[74] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[75] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[76] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[77] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[78] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[79] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[80] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[81] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[82] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[83] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[84] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[85] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[86] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[87] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[88] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[89] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[90] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[91] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[92] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[93] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[94] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[95] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[96] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[97] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[98] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[99] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[100] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[101] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[102] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[103] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[104] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[105] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[106] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[107] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[108] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[109] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[110] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[111] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[112] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[113] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[114] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[115] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[116] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[117] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[118] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[119] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[120] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[121] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[122] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[123] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[124] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[125] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[126] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[127] <= UInt<3>("h0") @[BHT.scala 20:30]
    reg bht : UInt<3>[128], clock with :
      reset => (reset, _bht_WIRE) @[BHT.scala 20:22]
    io.out <= bht[io.ar_addr] @[BHT.scala 21:12]
    node _bht_0_T = eq(UInt<1>("h0"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_0_T_1 = and(io.write, _bht_0_T) @[BHT.scala 23:32]
    node _bht_0_T_2 = mux(_bht_0_T_1, io.in, bht[0]) @[BHT.scala 23:22]
    bht[0] <= _bht_0_T_2 @[BHT.scala 23:16]
    node _bht_1_T = eq(UInt<1>("h1"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_1_T_1 = and(io.write, _bht_1_T) @[BHT.scala 23:32]
    node _bht_1_T_2 = mux(_bht_1_T_1, io.in, bht[1]) @[BHT.scala 23:22]
    bht[1] <= _bht_1_T_2 @[BHT.scala 23:16]
    node _bht_2_T = eq(UInt<2>("h2"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_2_T_1 = and(io.write, _bht_2_T) @[BHT.scala 23:32]
    node _bht_2_T_2 = mux(_bht_2_T_1, io.in, bht[2]) @[BHT.scala 23:22]
    bht[2] <= _bht_2_T_2 @[BHT.scala 23:16]
    node _bht_3_T = eq(UInt<2>("h3"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_3_T_1 = and(io.write, _bht_3_T) @[BHT.scala 23:32]
    node _bht_3_T_2 = mux(_bht_3_T_1, io.in, bht[3]) @[BHT.scala 23:22]
    bht[3] <= _bht_3_T_2 @[BHT.scala 23:16]
    node _bht_4_T = eq(UInt<3>("h4"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_4_T_1 = and(io.write, _bht_4_T) @[BHT.scala 23:32]
    node _bht_4_T_2 = mux(_bht_4_T_1, io.in, bht[4]) @[BHT.scala 23:22]
    bht[4] <= _bht_4_T_2 @[BHT.scala 23:16]
    node _bht_5_T = eq(UInt<3>("h5"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_5_T_1 = and(io.write, _bht_5_T) @[BHT.scala 23:32]
    node _bht_5_T_2 = mux(_bht_5_T_1, io.in, bht[5]) @[BHT.scala 23:22]
    bht[5] <= _bht_5_T_2 @[BHT.scala 23:16]
    node _bht_6_T = eq(UInt<3>("h6"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_6_T_1 = and(io.write, _bht_6_T) @[BHT.scala 23:32]
    node _bht_6_T_2 = mux(_bht_6_T_1, io.in, bht[6]) @[BHT.scala 23:22]
    bht[6] <= _bht_6_T_2 @[BHT.scala 23:16]
    node _bht_7_T = eq(UInt<3>("h7"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_7_T_1 = and(io.write, _bht_7_T) @[BHT.scala 23:32]
    node _bht_7_T_2 = mux(_bht_7_T_1, io.in, bht[7]) @[BHT.scala 23:22]
    bht[7] <= _bht_7_T_2 @[BHT.scala 23:16]
    node _bht_8_T = eq(UInt<4>("h8"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_8_T_1 = and(io.write, _bht_8_T) @[BHT.scala 23:32]
    node _bht_8_T_2 = mux(_bht_8_T_1, io.in, bht[8]) @[BHT.scala 23:22]
    bht[8] <= _bht_8_T_2 @[BHT.scala 23:16]
    node _bht_9_T = eq(UInt<4>("h9"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_9_T_1 = and(io.write, _bht_9_T) @[BHT.scala 23:32]
    node _bht_9_T_2 = mux(_bht_9_T_1, io.in, bht[9]) @[BHT.scala 23:22]
    bht[9] <= _bht_9_T_2 @[BHT.scala 23:16]
    node _bht_10_T = eq(UInt<4>("ha"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_10_T_1 = and(io.write, _bht_10_T) @[BHT.scala 23:32]
    node _bht_10_T_2 = mux(_bht_10_T_1, io.in, bht[10]) @[BHT.scala 23:22]
    bht[10] <= _bht_10_T_2 @[BHT.scala 23:16]
    node _bht_11_T = eq(UInt<4>("hb"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_11_T_1 = and(io.write, _bht_11_T) @[BHT.scala 23:32]
    node _bht_11_T_2 = mux(_bht_11_T_1, io.in, bht[11]) @[BHT.scala 23:22]
    bht[11] <= _bht_11_T_2 @[BHT.scala 23:16]
    node _bht_12_T = eq(UInt<4>("hc"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_12_T_1 = and(io.write, _bht_12_T) @[BHT.scala 23:32]
    node _bht_12_T_2 = mux(_bht_12_T_1, io.in, bht[12]) @[BHT.scala 23:22]
    bht[12] <= _bht_12_T_2 @[BHT.scala 23:16]
    node _bht_13_T = eq(UInt<4>("hd"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_13_T_1 = and(io.write, _bht_13_T) @[BHT.scala 23:32]
    node _bht_13_T_2 = mux(_bht_13_T_1, io.in, bht[13]) @[BHT.scala 23:22]
    bht[13] <= _bht_13_T_2 @[BHT.scala 23:16]
    node _bht_14_T = eq(UInt<4>("he"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_14_T_1 = and(io.write, _bht_14_T) @[BHT.scala 23:32]
    node _bht_14_T_2 = mux(_bht_14_T_1, io.in, bht[14]) @[BHT.scala 23:22]
    bht[14] <= _bht_14_T_2 @[BHT.scala 23:16]
    node _bht_15_T = eq(UInt<4>("hf"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_15_T_1 = and(io.write, _bht_15_T) @[BHT.scala 23:32]
    node _bht_15_T_2 = mux(_bht_15_T_1, io.in, bht[15]) @[BHT.scala 23:22]
    bht[15] <= _bht_15_T_2 @[BHT.scala 23:16]
    node _bht_16_T = eq(UInt<5>("h10"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_16_T_1 = and(io.write, _bht_16_T) @[BHT.scala 23:32]
    node _bht_16_T_2 = mux(_bht_16_T_1, io.in, bht[16]) @[BHT.scala 23:22]
    bht[16] <= _bht_16_T_2 @[BHT.scala 23:16]
    node _bht_17_T = eq(UInt<5>("h11"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_17_T_1 = and(io.write, _bht_17_T) @[BHT.scala 23:32]
    node _bht_17_T_2 = mux(_bht_17_T_1, io.in, bht[17]) @[BHT.scala 23:22]
    bht[17] <= _bht_17_T_2 @[BHT.scala 23:16]
    node _bht_18_T = eq(UInt<5>("h12"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_18_T_1 = and(io.write, _bht_18_T) @[BHT.scala 23:32]
    node _bht_18_T_2 = mux(_bht_18_T_1, io.in, bht[18]) @[BHT.scala 23:22]
    bht[18] <= _bht_18_T_2 @[BHT.scala 23:16]
    node _bht_19_T = eq(UInt<5>("h13"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_19_T_1 = and(io.write, _bht_19_T) @[BHT.scala 23:32]
    node _bht_19_T_2 = mux(_bht_19_T_1, io.in, bht[19]) @[BHT.scala 23:22]
    bht[19] <= _bht_19_T_2 @[BHT.scala 23:16]
    node _bht_20_T = eq(UInt<5>("h14"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_20_T_1 = and(io.write, _bht_20_T) @[BHT.scala 23:32]
    node _bht_20_T_2 = mux(_bht_20_T_1, io.in, bht[20]) @[BHT.scala 23:22]
    bht[20] <= _bht_20_T_2 @[BHT.scala 23:16]
    node _bht_21_T = eq(UInt<5>("h15"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_21_T_1 = and(io.write, _bht_21_T) @[BHT.scala 23:32]
    node _bht_21_T_2 = mux(_bht_21_T_1, io.in, bht[21]) @[BHT.scala 23:22]
    bht[21] <= _bht_21_T_2 @[BHT.scala 23:16]
    node _bht_22_T = eq(UInt<5>("h16"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_22_T_1 = and(io.write, _bht_22_T) @[BHT.scala 23:32]
    node _bht_22_T_2 = mux(_bht_22_T_1, io.in, bht[22]) @[BHT.scala 23:22]
    bht[22] <= _bht_22_T_2 @[BHT.scala 23:16]
    node _bht_23_T = eq(UInt<5>("h17"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_23_T_1 = and(io.write, _bht_23_T) @[BHT.scala 23:32]
    node _bht_23_T_2 = mux(_bht_23_T_1, io.in, bht[23]) @[BHT.scala 23:22]
    bht[23] <= _bht_23_T_2 @[BHT.scala 23:16]
    node _bht_24_T = eq(UInt<5>("h18"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_24_T_1 = and(io.write, _bht_24_T) @[BHT.scala 23:32]
    node _bht_24_T_2 = mux(_bht_24_T_1, io.in, bht[24]) @[BHT.scala 23:22]
    bht[24] <= _bht_24_T_2 @[BHT.scala 23:16]
    node _bht_25_T = eq(UInt<5>("h19"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_25_T_1 = and(io.write, _bht_25_T) @[BHT.scala 23:32]
    node _bht_25_T_2 = mux(_bht_25_T_1, io.in, bht[25]) @[BHT.scala 23:22]
    bht[25] <= _bht_25_T_2 @[BHT.scala 23:16]
    node _bht_26_T = eq(UInt<5>("h1a"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_26_T_1 = and(io.write, _bht_26_T) @[BHT.scala 23:32]
    node _bht_26_T_2 = mux(_bht_26_T_1, io.in, bht[26]) @[BHT.scala 23:22]
    bht[26] <= _bht_26_T_2 @[BHT.scala 23:16]
    node _bht_27_T = eq(UInt<5>("h1b"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_27_T_1 = and(io.write, _bht_27_T) @[BHT.scala 23:32]
    node _bht_27_T_2 = mux(_bht_27_T_1, io.in, bht[27]) @[BHT.scala 23:22]
    bht[27] <= _bht_27_T_2 @[BHT.scala 23:16]
    node _bht_28_T = eq(UInt<5>("h1c"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_28_T_1 = and(io.write, _bht_28_T) @[BHT.scala 23:32]
    node _bht_28_T_2 = mux(_bht_28_T_1, io.in, bht[28]) @[BHT.scala 23:22]
    bht[28] <= _bht_28_T_2 @[BHT.scala 23:16]
    node _bht_29_T = eq(UInt<5>("h1d"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_29_T_1 = and(io.write, _bht_29_T) @[BHT.scala 23:32]
    node _bht_29_T_2 = mux(_bht_29_T_1, io.in, bht[29]) @[BHT.scala 23:22]
    bht[29] <= _bht_29_T_2 @[BHT.scala 23:16]
    node _bht_30_T = eq(UInt<5>("h1e"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_30_T_1 = and(io.write, _bht_30_T) @[BHT.scala 23:32]
    node _bht_30_T_2 = mux(_bht_30_T_1, io.in, bht[30]) @[BHT.scala 23:22]
    bht[30] <= _bht_30_T_2 @[BHT.scala 23:16]
    node _bht_31_T = eq(UInt<5>("h1f"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_31_T_1 = and(io.write, _bht_31_T) @[BHT.scala 23:32]
    node _bht_31_T_2 = mux(_bht_31_T_1, io.in, bht[31]) @[BHT.scala 23:22]
    bht[31] <= _bht_31_T_2 @[BHT.scala 23:16]
    node _bht_32_T = eq(UInt<6>("h20"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_32_T_1 = and(io.write, _bht_32_T) @[BHT.scala 23:32]
    node _bht_32_T_2 = mux(_bht_32_T_1, io.in, bht[32]) @[BHT.scala 23:22]
    bht[32] <= _bht_32_T_2 @[BHT.scala 23:16]
    node _bht_33_T = eq(UInt<6>("h21"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_33_T_1 = and(io.write, _bht_33_T) @[BHT.scala 23:32]
    node _bht_33_T_2 = mux(_bht_33_T_1, io.in, bht[33]) @[BHT.scala 23:22]
    bht[33] <= _bht_33_T_2 @[BHT.scala 23:16]
    node _bht_34_T = eq(UInt<6>("h22"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_34_T_1 = and(io.write, _bht_34_T) @[BHT.scala 23:32]
    node _bht_34_T_2 = mux(_bht_34_T_1, io.in, bht[34]) @[BHT.scala 23:22]
    bht[34] <= _bht_34_T_2 @[BHT.scala 23:16]
    node _bht_35_T = eq(UInt<6>("h23"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_35_T_1 = and(io.write, _bht_35_T) @[BHT.scala 23:32]
    node _bht_35_T_2 = mux(_bht_35_T_1, io.in, bht[35]) @[BHT.scala 23:22]
    bht[35] <= _bht_35_T_2 @[BHT.scala 23:16]
    node _bht_36_T = eq(UInt<6>("h24"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_36_T_1 = and(io.write, _bht_36_T) @[BHT.scala 23:32]
    node _bht_36_T_2 = mux(_bht_36_T_1, io.in, bht[36]) @[BHT.scala 23:22]
    bht[36] <= _bht_36_T_2 @[BHT.scala 23:16]
    node _bht_37_T = eq(UInt<6>("h25"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_37_T_1 = and(io.write, _bht_37_T) @[BHT.scala 23:32]
    node _bht_37_T_2 = mux(_bht_37_T_1, io.in, bht[37]) @[BHT.scala 23:22]
    bht[37] <= _bht_37_T_2 @[BHT.scala 23:16]
    node _bht_38_T = eq(UInt<6>("h26"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_38_T_1 = and(io.write, _bht_38_T) @[BHT.scala 23:32]
    node _bht_38_T_2 = mux(_bht_38_T_1, io.in, bht[38]) @[BHT.scala 23:22]
    bht[38] <= _bht_38_T_2 @[BHT.scala 23:16]
    node _bht_39_T = eq(UInt<6>("h27"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_39_T_1 = and(io.write, _bht_39_T) @[BHT.scala 23:32]
    node _bht_39_T_2 = mux(_bht_39_T_1, io.in, bht[39]) @[BHT.scala 23:22]
    bht[39] <= _bht_39_T_2 @[BHT.scala 23:16]
    node _bht_40_T = eq(UInt<6>("h28"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_40_T_1 = and(io.write, _bht_40_T) @[BHT.scala 23:32]
    node _bht_40_T_2 = mux(_bht_40_T_1, io.in, bht[40]) @[BHT.scala 23:22]
    bht[40] <= _bht_40_T_2 @[BHT.scala 23:16]
    node _bht_41_T = eq(UInt<6>("h29"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_41_T_1 = and(io.write, _bht_41_T) @[BHT.scala 23:32]
    node _bht_41_T_2 = mux(_bht_41_T_1, io.in, bht[41]) @[BHT.scala 23:22]
    bht[41] <= _bht_41_T_2 @[BHT.scala 23:16]
    node _bht_42_T = eq(UInt<6>("h2a"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_42_T_1 = and(io.write, _bht_42_T) @[BHT.scala 23:32]
    node _bht_42_T_2 = mux(_bht_42_T_1, io.in, bht[42]) @[BHT.scala 23:22]
    bht[42] <= _bht_42_T_2 @[BHT.scala 23:16]
    node _bht_43_T = eq(UInt<6>("h2b"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_43_T_1 = and(io.write, _bht_43_T) @[BHT.scala 23:32]
    node _bht_43_T_2 = mux(_bht_43_T_1, io.in, bht[43]) @[BHT.scala 23:22]
    bht[43] <= _bht_43_T_2 @[BHT.scala 23:16]
    node _bht_44_T = eq(UInt<6>("h2c"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_44_T_1 = and(io.write, _bht_44_T) @[BHT.scala 23:32]
    node _bht_44_T_2 = mux(_bht_44_T_1, io.in, bht[44]) @[BHT.scala 23:22]
    bht[44] <= _bht_44_T_2 @[BHT.scala 23:16]
    node _bht_45_T = eq(UInt<6>("h2d"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_45_T_1 = and(io.write, _bht_45_T) @[BHT.scala 23:32]
    node _bht_45_T_2 = mux(_bht_45_T_1, io.in, bht[45]) @[BHT.scala 23:22]
    bht[45] <= _bht_45_T_2 @[BHT.scala 23:16]
    node _bht_46_T = eq(UInt<6>("h2e"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_46_T_1 = and(io.write, _bht_46_T) @[BHT.scala 23:32]
    node _bht_46_T_2 = mux(_bht_46_T_1, io.in, bht[46]) @[BHT.scala 23:22]
    bht[46] <= _bht_46_T_2 @[BHT.scala 23:16]
    node _bht_47_T = eq(UInt<6>("h2f"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_47_T_1 = and(io.write, _bht_47_T) @[BHT.scala 23:32]
    node _bht_47_T_2 = mux(_bht_47_T_1, io.in, bht[47]) @[BHT.scala 23:22]
    bht[47] <= _bht_47_T_2 @[BHT.scala 23:16]
    node _bht_48_T = eq(UInt<6>("h30"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_48_T_1 = and(io.write, _bht_48_T) @[BHT.scala 23:32]
    node _bht_48_T_2 = mux(_bht_48_T_1, io.in, bht[48]) @[BHT.scala 23:22]
    bht[48] <= _bht_48_T_2 @[BHT.scala 23:16]
    node _bht_49_T = eq(UInt<6>("h31"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_49_T_1 = and(io.write, _bht_49_T) @[BHT.scala 23:32]
    node _bht_49_T_2 = mux(_bht_49_T_1, io.in, bht[49]) @[BHT.scala 23:22]
    bht[49] <= _bht_49_T_2 @[BHT.scala 23:16]
    node _bht_50_T = eq(UInt<6>("h32"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_50_T_1 = and(io.write, _bht_50_T) @[BHT.scala 23:32]
    node _bht_50_T_2 = mux(_bht_50_T_1, io.in, bht[50]) @[BHT.scala 23:22]
    bht[50] <= _bht_50_T_2 @[BHT.scala 23:16]
    node _bht_51_T = eq(UInt<6>("h33"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_51_T_1 = and(io.write, _bht_51_T) @[BHT.scala 23:32]
    node _bht_51_T_2 = mux(_bht_51_T_1, io.in, bht[51]) @[BHT.scala 23:22]
    bht[51] <= _bht_51_T_2 @[BHT.scala 23:16]
    node _bht_52_T = eq(UInt<6>("h34"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_52_T_1 = and(io.write, _bht_52_T) @[BHT.scala 23:32]
    node _bht_52_T_2 = mux(_bht_52_T_1, io.in, bht[52]) @[BHT.scala 23:22]
    bht[52] <= _bht_52_T_2 @[BHT.scala 23:16]
    node _bht_53_T = eq(UInt<6>("h35"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_53_T_1 = and(io.write, _bht_53_T) @[BHT.scala 23:32]
    node _bht_53_T_2 = mux(_bht_53_T_1, io.in, bht[53]) @[BHT.scala 23:22]
    bht[53] <= _bht_53_T_2 @[BHT.scala 23:16]
    node _bht_54_T = eq(UInt<6>("h36"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_54_T_1 = and(io.write, _bht_54_T) @[BHT.scala 23:32]
    node _bht_54_T_2 = mux(_bht_54_T_1, io.in, bht[54]) @[BHT.scala 23:22]
    bht[54] <= _bht_54_T_2 @[BHT.scala 23:16]
    node _bht_55_T = eq(UInt<6>("h37"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_55_T_1 = and(io.write, _bht_55_T) @[BHT.scala 23:32]
    node _bht_55_T_2 = mux(_bht_55_T_1, io.in, bht[55]) @[BHT.scala 23:22]
    bht[55] <= _bht_55_T_2 @[BHT.scala 23:16]
    node _bht_56_T = eq(UInt<6>("h38"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_56_T_1 = and(io.write, _bht_56_T) @[BHT.scala 23:32]
    node _bht_56_T_2 = mux(_bht_56_T_1, io.in, bht[56]) @[BHT.scala 23:22]
    bht[56] <= _bht_56_T_2 @[BHT.scala 23:16]
    node _bht_57_T = eq(UInt<6>("h39"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_57_T_1 = and(io.write, _bht_57_T) @[BHT.scala 23:32]
    node _bht_57_T_2 = mux(_bht_57_T_1, io.in, bht[57]) @[BHT.scala 23:22]
    bht[57] <= _bht_57_T_2 @[BHT.scala 23:16]
    node _bht_58_T = eq(UInt<6>("h3a"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_58_T_1 = and(io.write, _bht_58_T) @[BHT.scala 23:32]
    node _bht_58_T_2 = mux(_bht_58_T_1, io.in, bht[58]) @[BHT.scala 23:22]
    bht[58] <= _bht_58_T_2 @[BHT.scala 23:16]
    node _bht_59_T = eq(UInt<6>("h3b"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_59_T_1 = and(io.write, _bht_59_T) @[BHT.scala 23:32]
    node _bht_59_T_2 = mux(_bht_59_T_1, io.in, bht[59]) @[BHT.scala 23:22]
    bht[59] <= _bht_59_T_2 @[BHT.scala 23:16]
    node _bht_60_T = eq(UInt<6>("h3c"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_60_T_1 = and(io.write, _bht_60_T) @[BHT.scala 23:32]
    node _bht_60_T_2 = mux(_bht_60_T_1, io.in, bht[60]) @[BHT.scala 23:22]
    bht[60] <= _bht_60_T_2 @[BHT.scala 23:16]
    node _bht_61_T = eq(UInt<6>("h3d"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_61_T_1 = and(io.write, _bht_61_T) @[BHT.scala 23:32]
    node _bht_61_T_2 = mux(_bht_61_T_1, io.in, bht[61]) @[BHT.scala 23:22]
    bht[61] <= _bht_61_T_2 @[BHT.scala 23:16]
    node _bht_62_T = eq(UInt<6>("h3e"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_62_T_1 = and(io.write, _bht_62_T) @[BHT.scala 23:32]
    node _bht_62_T_2 = mux(_bht_62_T_1, io.in, bht[62]) @[BHT.scala 23:22]
    bht[62] <= _bht_62_T_2 @[BHT.scala 23:16]
    node _bht_63_T = eq(UInt<6>("h3f"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_63_T_1 = and(io.write, _bht_63_T) @[BHT.scala 23:32]
    node _bht_63_T_2 = mux(_bht_63_T_1, io.in, bht[63]) @[BHT.scala 23:22]
    bht[63] <= _bht_63_T_2 @[BHT.scala 23:16]
    node _bht_64_T = eq(UInt<7>("h40"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_64_T_1 = and(io.write, _bht_64_T) @[BHT.scala 23:32]
    node _bht_64_T_2 = mux(_bht_64_T_1, io.in, bht[64]) @[BHT.scala 23:22]
    bht[64] <= _bht_64_T_2 @[BHT.scala 23:16]
    node _bht_65_T = eq(UInt<7>("h41"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_65_T_1 = and(io.write, _bht_65_T) @[BHT.scala 23:32]
    node _bht_65_T_2 = mux(_bht_65_T_1, io.in, bht[65]) @[BHT.scala 23:22]
    bht[65] <= _bht_65_T_2 @[BHT.scala 23:16]
    node _bht_66_T = eq(UInt<7>("h42"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_66_T_1 = and(io.write, _bht_66_T) @[BHT.scala 23:32]
    node _bht_66_T_2 = mux(_bht_66_T_1, io.in, bht[66]) @[BHT.scala 23:22]
    bht[66] <= _bht_66_T_2 @[BHT.scala 23:16]
    node _bht_67_T = eq(UInt<7>("h43"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_67_T_1 = and(io.write, _bht_67_T) @[BHT.scala 23:32]
    node _bht_67_T_2 = mux(_bht_67_T_1, io.in, bht[67]) @[BHT.scala 23:22]
    bht[67] <= _bht_67_T_2 @[BHT.scala 23:16]
    node _bht_68_T = eq(UInt<7>("h44"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_68_T_1 = and(io.write, _bht_68_T) @[BHT.scala 23:32]
    node _bht_68_T_2 = mux(_bht_68_T_1, io.in, bht[68]) @[BHT.scala 23:22]
    bht[68] <= _bht_68_T_2 @[BHT.scala 23:16]
    node _bht_69_T = eq(UInt<7>("h45"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_69_T_1 = and(io.write, _bht_69_T) @[BHT.scala 23:32]
    node _bht_69_T_2 = mux(_bht_69_T_1, io.in, bht[69]) @[BHT.scala 23:22]
    bht[69] <= _bht_69_T_2 @[BHT.scala 23:16]
    node _bht_70_T = eq(UInt<7>("h46"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_70_T_1 = and(io.write, _bht_70_T) @[BHT.scala 23:32]
    node _bht_70_T_2 = mux(_bht_70_T_1, io.in, bht[70]) @[BHT.scala 23:22]
    bht[70] <= _bht_70_T_2 @[BHT.scala 23:16]
    node _bht_71_T = eq(UInt<7>("h47"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_71_T_1 = and(io.write, _bht_71_T) @[BHT.scala 23:32]
    node _bht_71_T_2 = mux(_bht_71_T_1, io.in, bht[71]) @[BHT.scala 23:22]
    bht[71] <= _bht_71_T_2 @[BHT.scala 23:16]
    node _bht_72_T = eq(UInt<7>("h48"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_72_T_1 = and(io.write, _bht_72_T) @[BHT.scala 23:32]
    node _bht_72_T_2 = mux(_bht_72_T_1, io.in, bht[72]) @[BHT.scala 23:22]
    bht[72] <= _bht_72_T_2 @[BHT.scala 23:16]
    node _bht_73_T = eq(UInt<7>("h49"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_73_T_1 = and(io.write, _bht_73_T) @[BHT.scala 23:32]
    node _bht_73_T_2 = mux(_bht_73_T_1, io.in, bht[73]) @[BHT.scala 23:22]
    bht[73] <= _bht_73_T_2 @[BHT.scala 23:16]
    node _bht_74_T = eq(UInt<7>("h4a"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_74_T_1 = and(io.write, _bht_74_T) @[BHT.scala 23:32]
    node _bht_74_T_2 = mux(_bht_74_T_1, io.in, bht[74]) @[BHT.scala 23:22]
    bht[74] <= _bht_74_T_2 @[BHT.scala 23:16]
    node _bht_75_T = eq(UInt<7>("h4b"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_75_T_1 = and(io.write, _bht_75_T) @[BHT.scala 23:32]
    node _bht_75_T_2 = mux(_bht_75_T_1, io.in, bht[75]) @[BHT.scala 23:22]
    bht[75] <= _bht_75_T_2 @[BHT.scala 23:16]
    node _bht_76_T = eq(UInt<7>("h4c"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_76_T_1 = and(io.write, _bht_76_T) @[BHT.scala 23:32]
    node _bht_76_T_2 = mux(_bht_76_T_1, io.in, bht[76]) @[BHT.scala 23:22]
    bht[76] <= _bht_76_T_2 @[BHT.scala 23:16]
    node _bht_77_T = eq(UInt<7>("h4d"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_77_T_1 = and(io.write, _bht_77_T) @[BHT.scala 23:32]
    node _bht_77_T_2 = mux(_bht_77_T_1, io.in, bht[77]) @[BHT.scala 23:22]
    bht[77] <= _bht_77_T_2 @[BHT.scala 23:16]
    node _bht_78_T = eq(UInt<7>("h4e"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_78_T_1 = and(io.write, _bht_78_T) @[BHT.scala 23:32]
    node _bht_78_T_2 = mux(_bht_78_T_1, io.in, bht[78]) @[BHT.scala 23:22]
    bht[78] <= _bht_78_T_2 @[BHT.scala 23:16]
    node _bht_79_T = eq(UInt<7>("h4f"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_79_T_1 = and(io.write, _bht_79_T) @[BHT.scala 23:32]
    node _bht_79_T_2 = mux(_bht_79_T_1, io.in, bht[79]) @[BHT.scala 23:22]
    bht[79] <= _bht_79_T_2 @[BHT.scala 23:16]
    node _bht_80_T = eq(UInt<7>("h50"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_80_T_1 = and(io.write, _bht_80_T) @[BHT.scala 23:32]
    node _bht_80_T_2 = mux(_bht_80_T_1, io.in, bht[80]) @[BHT.scala 23:22]
    bht[80] <= _bht_80_T_2 @[BHT.scala 23:16]
    node _bht_81_T = eq(UInt<7>("h51"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_81_T_1 = and(io.write, _bht_81_T) @[BHT.scala 23:32]
    node _bht_81_T_2 = mux(_bht_81_T_1, io.in, bht[81]) @[BHT.scala 23:22]
    bht[81] <= _bht_81_T_2 @[BHT.scala 23:16]
    node _bht_82_T = eq(UInt<7>("h52"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_82_T_1 = and(io.write, _bht_82_T) @[BHT.scala 23:32]
    node _bht_82_T_2 = mux(_bht_82_T_1, io.in, bht[82]) @[BHT.scala 23:22]
    bht[82] <= _bht_82_T_2 @[BHT.scala 23:16]
    node _bht_83_T = eq(UInt<7>("h53"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_83_T_1 = and(io.write, _bht_83_T) @[BHT.scala 23:32]
    node _bht_83_T_2 = mux(_bht_83_T_1, io.in, bht[83]) @[BHT.scala 23:22]
    bht[83] <= _bht_83_T_2 @[BHT.scala 23:16]
    node _bht_84_T = eq(UInt<7>("h54"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_84_T_1 = and(io.write, _bht_84_T) @[BHT.scala 23:32]
    node _bht_84_T_2 = mux(_bht_84_T_1, io.in, bht[84]) @[BHT.scala 23:22]
    bht[84] <= _bht_84_T_2 @[BHT.scala 23:16]
    node _bht_85_T = eq(UInt<7>("h55"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_85_T_1 = and(io.write, _bht_85_T) @[BHT.scala 23:32]
    node _bht_85_T_2 = mux(_bht_85_T_1, io.in, bht[85]) @[BHT.scala 23:22]
    bht[85] <= _bht_85_T_2 @[BHT.scala 23:16]
    node _bht_86_T = eq(UInt<7>("h56"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_86_T_1 = and(io.write, _bht_86_T) @[BHT.scala 23:32]
    node _bht_86_T_2 = mux(_bht_86_T_1, io.in, bht[86]) @[BHT.scala 23:22]
    bht[86] <= _bht_86_T_2 @[BHT.scala 23:16]
    node _bht_87_T = eq(UInt<7>("h57"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_87_T_1 = and(io.write, _bht_87_T) @[BHT.scala 23:32]
    node _bht_87_T_2 = mux(_bht_87_T_1, io.in, bht[87]) @[BHT.scala 23:22]
    bht[87] <= _bht_87_T_2 @[BHT.scala 23:16]
    node _bht_88_T = eq(UInt<7>("h58"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_88_T_1 = and(io.write, _bht_88_T) @[BHT.scala 23:32]
    node _bht_88_T_2 = mux(_bht_88_T_1, io.in, bht[88]) @[BHT.scala 23:22]
    bht[88] <= _bht_88_T_2 @[BHT.scala 23:16]
    node _bht_89_T = eq(UInt<7>("h59"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_89_T_1 = and(io.write, _bht_89_T) @[BHT.scala 23:32]
    node _bht_89_T_2 = mux(_bht_89_T_1, io.in, bht[89]) @[BHT.scala 23:22]
    bht[89] <= _bht_89_T_2 @[BHT.scala 23:16]
    node _bht_90_T = eq(UInt<7>("h5a"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_90_T_1 = and(io.write, _bht_90_T) @[BHT.scala 23:32]
    node _bht_90_T_2 = mux(_bht_90_T_1, io.in, bht[90]) @[BHT.scala 23:22]
    bht[90] <= _bht_90_T_2 @[BHT.scala 23:16]
    node _bht_91_T = eq(UInt<7>("h5b"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_91_T_1 = and(io.write, _bht_91_T) @[BHT.scala 23:32]
    node _bht_91_T_2 = mux(_bht_91_T_1, io.in, bht[91]) @[BHT.scala 23:22]
    bht[91] <= _bht_91_T_2 @[BHT.scala 23:16]
    node _bht_92_T = eq(UInt<7>("h5c"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_92_T_1 = and(io.write, _bht_92_T) @[BHT.scala 23:32]
    node _bht_92_T_2 = mux(_bht_92_T_1, io.in, bht[92]) @[BHT.scala 23:22]
    bht[92] <= _bht_92_T_2 @[BHT.scala 23:16]
    node _bht_93_T = eq(UInt<7>("h5d"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_93_T_1 = and(io.write, _bht_93_T) @[BHT.scala 23:32]
    node _bht_93_T_2 = mux(_bht_93_T_1, io.in, bht[93]) @[BHT.scala 23:22]
    bht[93] <= _bht_93_T_2 @[BHT.scala 23:16]
    node _bht_94_T = eq(UInt<7>("h5e"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_94_T_1 = and(io.write, _bht_94_T) @[BHT.scala 23:32]
    node _bht_94_T_2 = mux(_bht_94_T_1, io.in, bht[94]) @[BHT.scala 23:22]
    bht[94] <= _bht_94_T_2 @[BHT.scala 23:16]
    node _bht_95_T = eq(UInt<7>("h5f"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_95_T_1 = and(io.write, _bht_95_T) @[BHT.scala 23:32]
    node _bht_95_T_2 = mux(_bht_95_T_1, io.in, bht[95]) @[BHT.scala 23:22]
    bht[95] <= _bht_95_T_2 @[BHT.scala 23:16]
    node _bht_96_T = eq(UInt<7>("h60"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_96_T_1 = and(io.write, _bht_96_T) @[BHT.scala 23:32]
    node _bht_96_T_2 = mux(_bht_96_T_1, io.in, bht[96]) @[BHT.scala 23:22]
    bht[96] <= _bht_96_T_2 @[BHT.scala 23:16]
    node _bht_97_T = eq(UInt<7>("h61"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_97_T_1 = and(io.write, _bht_97_T) @[BHT.scala 23:32]
    node _bht_97_T_2 = mux(_bht_97_T_1, io.in, bht[97]) @[BHT.scala 23:22]
    bht[97] <= _bht_97_T_2 @[BHT.scala 23:16]
    node _bht_98_T = eq(UInt<7>("h62"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_98_T_1 = and(io.write, _bht_98_T) @[BHT.scala 23:32]
    node _bht_98_T_2 = mux(_bht_98_T_1, io.in, bht[98]) @[BHT.scala 23:22]
    bht[98] <= _bht_98_T_2 @[BHT.scala 23:16]
    node _bht_99_T = eq(UInt<7>("h63"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_99_T_1 = and(io.write, _bht_99_T) @[BHT.scala 23:32]
    node _bht_99_T_2 = mux(_bht_99_T_1, io.in, bht[99]) @[BHT.scala 23:22]
    bht[99] <= _bht_99_T_2 @[BHT.scala 23:16]
    node _bht_100_T = eq(UInt<7>("h64"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_100_T_1 = and(io.write, _bht_100_T) @[BHT.scala 23:32]
    node _bht_100_T_2 = mux(_bht_100_T_1, io.in, bht[100]) @[BHT.scala 23:22]
    bht[100] <= _bht_100_T_2 @[BHT.scala 23:16]
    node _bht_101_T = eq(UInt<7>("h65"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_101_T_1 = and(io.write, _bht_101_T) @[BHT.scala 23:32]
    node _bht_101_T_2 = mux(_bht_101_T_1, io.in, bht[101]) @[BHT.scala 23:22]
    bht[101] <= _bht_101_T_2 @[BHT.scala 23:16]
    node _bht_102_T = eq(UInt<7>("h66"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_102_T_1 = and(io.write, _bht_102_T) @[BHT.scala 23:32]
    node _bht_102_T_2 = mux(_bht_102_T_1, io.in, bht[102]) @[BHT.scala 23:22]
    bht[102] <= _bht_102_T_2 @[BHT.scala 23:16]
    node _bht_103_T = eq(UInt<7>("h67"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_103_T_1 = and(io.write, _bht_103_T) @[BHT.scala 23:32]
    node _bht_103_T_2 = mux(_bht_103_T_1, io.in, bht[103]) @[BHT.scala 23:22]
    bht[103] <= _bht_103_T_2 @[BHT.scala 23:16]
    node _bht_104_T = eq(UInt<7>("h68"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_104_T_1 = and(io.write, _bht_104_T) @[BHT.scala 23:32]
    node _bht_104_T_2 = mux(_bht_104_T_1, io.in, bht[104]) @[BHT.scala 23:22]
    bht[104] <= _bht_104_T_2 @[BHT.scala 23:16]
    node _bht_105_T = eq(UInt<7>("h69"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_105_T_1 = and(io.write, _bht_105_T) @[BHT.scala 23:32]
    node _bht_105_T_2 = mux(_bht_105_T_1, io.in, bht[105]) @[BHT.scala 23:22]
    bht[105] <= _bht_105_T_2 @[BHT.scala 23:16]
    node _bht_106_T = eq(UInt<7>("h6a"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_106_T_1 = and(io.write, _bht_106_T) @[BHT.scala 23:32]
    node _bht_106_T_2 = mux(_bht_106_T_1, io.in, bht[106]) @[BHT.scala 23:22]
    bht[106] <= _bht_106_T_2 @[BHT.scala 23:16]
    node _bht_107_T = eq(UInt<7>("h6b"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_107_T_1 = and(io.write, _bht_107_T) @[BHT.scala 23:32]
    node _bht_107_T_2 = mux(_bht_107_T_1, io.in, bht[107]) @[BHT.scala 23:22]
    bht[107] <= _bht_107_T_2 @[BHT.scala 23:16]
    node _bht_108_T = eq(UInt<7>("h6c"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_108_T_1 = and(io.write, _bht_108_T) @[BHT.scala 23:32]
    node _bht_108_T_2 = mux(_bht_108_T_1, io.in, bht[108]) @[BHT.scala 23:22]
    bht[108] <= _bht_108_T_2 @[BHT.scala 23:16]
    node _bht_109_T = eq(UInt<7>("h6d"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_109_T_1 = and(io.write, _bht_109_T) @[BHT.scala 23:32]
    node _bht_109_T_2 = mux(_bht_109_T_1, io.in, bht[109]) @[BHT.scala 23:22]
    bht[109] <= _bht_109_T_2 @[BHT.scala 23:16]
    node _bht_110_T = eq(UInt<7>("h6e"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_110_T_1 = and(io.write, _bht_110_T) @[BHT.scala 23:32]
    node _bht_110_T_2 = mux(_bht_110_T_1, io.in, bht[110]) @[BHT.scala 23:22]
    bht[110] <= _bht_110_T_2 @[BHT.scala 23:16]
    node _bht_111_T = eq(UInt<7>("h6f"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_111_T_1 = and(io.write, _bht_111_T) @[BHT.scala 23:32]
    node _bht_111_T_2 = mux(_bht_111_T_1, io.in, bht[111]) @[BHT.scala 23:22]
    bht[111] <= _bht_111_T_2 @[BHT.scala 23:16]
    node _bht_112_T = eq(UInt<7>("h70"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_112_T_1 = and(io.write, _bht_112_T) @[BHT.scala 23:32]
    node _bht_112_T_2 = mux(_bht_112_T_1, io.in, bht[112]) @[BHT.scala 23:22]
    bht[112] <= _bht_112_T_2 @[BHT.scala 23:16]
    node _bht_113_T = eq(UInt<7>("h71"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_113_T_1 = and(io.write, _bht_113_T) @[BHT.scala 23:32]
    node _bht_113_T_2 = mux(_bht_113_T_1, io.in, bht[113]) @[BHT.scala 23:22]
    bht[113] <= _bht_113_T_2 @[BHT.scala 23:16]
    node _bht_114_T = eq(UInt<7>("h72"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_114_T_1 = and(io.write, _bht_114_T) @[BHT.scala 23:32]
    node _bht_114_T_2 = mux(_bht_114_T_1, io.in, bht[114]) @[BHT.scala 23:22]
    bht[114] <= _bht_114_T_2 @[BHT.scala 23:16]
    node _bht_115_T = eq(UInt<7>("h73"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_115_T_1 = and(io.write, _bht_115_T) @[BHT.scala 23:32]
    node _bht_115_T_2 = mux(_bht_115_T_1, io.in, bht[115]) @[BHT.scala 23:22]
    bht[115] <= _bht_115_T_2 @[BHT.scala 23:16]
    node _bht_116_T = eq(UInt<7>("h74"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_116_T_1 = and(io.write, _bht_116_T) @[BHT.scala 23:32]
    node _bht_116_T_2 = mux(_bht_116_T_1, io.in, bht[116]) @[BHT.scala 23:22]
    bht[116] <= _bht_116_T_2 @[BHT.scala 23:16]
    node _bht_117_T = eq(UInt<7>("h75"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_117_T_1 = and(io.write, _bht_117_T) @[BHT.scala 23:32]
    node _bht_117_T_2 = mux(_bht_117_T_1, io.in, bht[117]) @[BHT.scala 23:22]
    bht[117] <= _bht_117_T_2 @[BHT.scala 23:16]
    node _bht_118_T = eq(UInt<7>("h76"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_118_T_1 = and(io.write, _bht_118_T) @[BHT.scala 23:32]
    node _bht_118_T_2 = mux(_bht_118_T_1, io.in, bht[118]) @[BHT.scala 23:22]
    bht[118] <= _bht_118_T_2 @[BHT.scala 23:16]
    node _bht_119_T = eq(UInt<7>("h77"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_119_T_1 = and(io.write, _bht_119_T) @[BHT.scala 23:32]
    node _bht_119_T_2 = mux(_bht_119_T_1, io.in, bht[119]) @[BHT.scala 23:22]
    bht[119] <= _bht_119_T_2 @[BHT.scala 23:16]
    node _bht_120_T = eq(UInt<7>("h78"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_120_T_1 = and(io.write, _bht_120_T) @[BHT.scala 23:32]
    node _bht_120_T_2 = mux(_bht_120_T_1, io.in, bht[120]) @[BHT.scala 23:22]
    bht[120] <= _bht_120_T_2 @[BHT.scala 23:16]
    node _bht_121_T = eq(UInt<7>("h79"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_121_T_1 = and(io.write, _bht_121_T) @[BHT.scala 23:32]
    node _bht_121_T_2 = mux(_bht_121_T_1, io.in, bht[121]) @[BHT.scala 23:22]
    bht[121] <= _bht_121_T_2 @[BHT.scala 23:16]
    node _bht_122_T = eq(UInt<7>("h7a"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_122_T_1 = and(io.write, _bht_122_T) @[BHT.scala 23:32]
    node _bht_122_T_2 = mux(_bht_122_T_1, io.in, bht[122]) @[BHT.scala 23:22]
    bht[122] <= _bht_122_T_2 @[BHT.scala 23:16]
    node _bht_123_T = eq(UInt<7>("h7b"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_123_T_1 = and(io.write, _bht_123_T) @[BHT.scala 23:32]
    node _bht_123_T_2 = mux(_bht_123_T_1, io.in, bht[123]) @[BHT.scala 23:22]
    bht[123] <= _bht_123_T_2 @[BHT.scala 23:16]
    node _bht_124_T = eq(UInt<7>("h7c"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_124_T_1 = and(io.write, _bht_124_T) @[BHT.scala 23:32]
    node _bht_124_T_2 = mux(_bht_124_T_1, io.in, bht[124]) @[BHT.scala 23:22]
    bht[124] <= _bht_124_T_2 @[BHT.scala 23:16]
    node _bht_125_T = eq(UInt<7>("h7d"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_125_T_1 = and(io.write, _bht_125_T) @[BHT.scala 23:32]
    node _bht_125_T_2 = mux(_bht_125_T_1, io.in, bht[125]) @[BHT.scala 23:22]
    bht[125] <= _bht_125_T_2 @[BHT.scala 23:16]
    node _bht_126_T = eq(UInt<7>("h7e"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_126_T_1 = and(io.write, _bht_126_T) @[BHT.scala 23:32]
    node _bht_126_T_2 = mux(_bht_126_T_1, io.in, bht[126]) @[BHT.scala 23:22]
    bht[126] <= _bht_126_T_2 @[BHT.scala 23:16]
    node _bht_127_T = eq(UInt<7>("h7f"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_127_T_1 = and(io.write, _bht_127_T) @[BHT.scala 23:32]
    node _bht_127_T_2 = mux(_bht_127_T_1, io.in, bht[127]) @[BHT.scala 23:22]
    bht[127] <= _bht_127_T_2 @[BHT.scala 23:16]

  module BHT_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip ar_addr : UInt<7>, flip aw_addr : UInt<7>, flip write : UInt<1>, flip in : UInt<3>, out : UInt<3>}

    wire _bht_WIRE : UInt<3>[128] @[BHT.scala 20:30]
    _bht_WIRE[0] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[1] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[2] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[3] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[4] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[5] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[6] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[7] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[8] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[9] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[10] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[11] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[12] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[13] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[14] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[15] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[16] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[17] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[18] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[19] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[20] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[21] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[22] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[23] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[24] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[25] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[26] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[27] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[28] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[29] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[30] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[31] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[32] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[33] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[34] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[35] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[36] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[37] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[38] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[39] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[40] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[41] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[42] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[43] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[44] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[45] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[46] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[47] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[48] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[49] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[50] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[51] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[52] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[53] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[54] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[55] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[56] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[57] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[58] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[59] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[60] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[61] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[62] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[63] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[64] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[65] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[66] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[67] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[68] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[69] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[70] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[71] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[72] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[73] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[74] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[75] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[76] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[77] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[78] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[79] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[80] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[81] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[82] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[83] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[84] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[85] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[86] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[87] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[88] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[89] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[90] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[91] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[92] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[93] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[94] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[95] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[96] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[97] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[98] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[99] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[100] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[101] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[102] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[103] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[104] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[105] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[106] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[107] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[108] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[109] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[110] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[111] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[112] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[113] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[114] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[115] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[116] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[117] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[118] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[119] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[120] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[121] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[122] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[123] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[124] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[125] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[126] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[127] <= UInt<3>("h0") @[BHT.scala 20:30]
    reg bht : UInt<3>[128], clock with :
      reset => (reset, _bht_WIRE) @[BHT.scala 20:22]
    io.out <= bht[io.ar_addr] @[BHT.scala 21:12]
    node _bht_0_T = eq(UInt<1>("h0"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_0_T_1 = and(io.write, _bht_0_T) @[BHT.scala 23:32]
    node _bht_0_T_2 = mux(_bht_0_T_1, io.in, bht[0]) @[BHT.scala 23:22]
    bht[0] <= _bht_0_T_2 @[BHT.scala 23:16]
    node _bht_1_T = eq(UInt<1>("h1"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_1_T_1 = and(io.write, _bht_1_T) @[BHT.scala 23:32]
    node _bht_1_T_2 = mux(_bht_1_T_1, io.in, bht[1]) @[BHT.scala 23:22]
    bht[1] <= _bht_1_T_2 @[BHT.scala 23:16]
    node _bht_2_T = eq(UInt<2>("h2"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_2_T_1 = and(io.write, _bht_2_T) @[BHT.scala 23:32]
    node _bht_2_T_2 = mux(_bht_2_T_1, io.in, bht[2]) @[BHT.scala 23:22]
    bht[2] <= _bht_2_T_2 @[BHT.scala 23:16]
    node _bht_3_T = eq(UInt<2>("h3"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_3_T_1 = and(io.write, _bht_3_T) @[BHT.scala 23:32]
    node _bht_3_T_2 = mux(_bht_3_T_1, io.in, bht[3]) @[BHT.scala 23:22]
    bht[3] <= _bht_3_T_2 @[BHT.scala 23:16]
    node _bht_4_T = eq(UInt<3>("h4"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_4_T_1 = and(io.write, _bht_4_T) @[BHT.scala 23:32]
    node _bht_4_T_2 = mux(_bht_4_T_1, io.in, bht[4]) @[BHT.scala 23:22]
    bht[4] <= _bht_4_T_2 @[BHT.scala 23:16]
    node _bht_5_T = eq(UInt<3>("h5"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_5_T_1 = and(io.write, _bht_5_T) @[BHT.scala 23:32]
    node _bht_5_T_2 = mux(_bht_5_T_1, io.in, bht[5]) @[BHT.scala 23:22]
    bht[5] <= _bht_5_T_2 @[BHT.scala 23:16]
    node _bht_6_T = eq(UInt<3>("h6"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_6_T_1 = and(io.write, _bht_6_T) @[BHT.scala 23:32]
    node _bht_6_T_2 = mux(_bht_6_T_1, io.in, bht[6]) @[BHT.scala 23:22]
    bht[6] <= _bht_6_T_2 @[BHT.scala 23:16]
    node _bht_7_T = eq(UInt<3>("h7"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_7_T_1 = and(io.write, _bht_7_T) @[BHT.scala 23:32]
    node _bht_7_T_2 = mux(_bht_7_T_1, io.in, bht[7]) @[BHT.scala 23:22]
    bht[7] <= _bht_7_T_2 @[BHT.scala 23:16]
    node _bht_8_T = eq(UInt<4>("h8"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_8_T_1 = and(io.write, _bht_8_T) @[BHT.scala 23:32]
    node _bht_8_T_2 = mux(_bht_8_T_1, io.in, bht[8]) @[BHT.scala 23:22]
    bht[8] <= _bht_8_T_2 @[BHT.scala 23:16]
    node _bht_9_T = eq(UInt<4>("h9"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_9_T_1 = and(io.write, _bht_9_T) @[BHT.scala 23:32]
    node _bht_9_T_2 = mux(_bht_9_T_1, io.in, bht[9]) @[BHT.scala 23:22]
    bht[9] <= _bht_9_T_2 @[BHT.scala 23:16]
    node _bht_10_T = eq(UInt<4>("ha"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_10_T_1 = and(io.write, _bht_10_T) @[BHT.scala 23:32]
    node _bht_10_T_2 = mux(_bht_10_T_1, io.in, bht[10]) @[BHT.scala 23:22]
    bht[10] <= _bht_10_T_2 @[BHT.scala 23:16]
    node _bht_11_T = eq(UInt<4>("hb"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_11_T_1 = and(io.write, _bht_11_T) @[BHT.scala 23:32]
    node _bht_11_T_2 = mux(_bht_11_T_1, io.in, bht[11]) @[BHT.scala 23:22]
    bht[11] <= _bht_11_T_2 @[BHT.scala 23:16]
    node _bht_12_T = eq(UInt<4>("hc"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_12_T_1 = and(io.write, _bht_12_T) @[BHT.scala 23:32]
    node _bht_12_T_2 = mux(_bht_12_T_1, io.in, bht[12]) @[BHT.scala 23:22]
    bht[12] <= _bht_12_T_2 @[BHT.scala 23:16]
    node _bht_13_T = eq(UInt<4>("hd"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_13_T_1 = and(io.write, _bht_13_T) @[BHT.scala 23:32]
    node _bht_13_T_2 = mux(_bht_13_T_1, io.in, bht[13]) @[BHT.scala 23:22]
    bht[13] <= _bht_13_T_2 @[BHT.scala 23:16]
    node _bht_14_T = eq(UInt<4>("he"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_14_T_1 = and(io.write, _bht_14_T) @[BHT.scala 23:32]
    node _bht_14_T_2 = mux(_bht_14_T_1, io.in, bht[14]) @[BHT.scala 23:22]
    bht[14] <= _bht_14_T_2 @[BHT.scala 23:16]
    node _bht_15_T = eq(UInt<4>("hf"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_15_T_1 = and(io.write, _bht_15_T) @[BHT.scala 23:32]
    node _bht_15_T_2 = mux(_bht_15_T_1, io.in, bht[15]) @[BHT.scala 23:22]
    bht[15] <= _bht_15_T_2 @[BHT.scala 23:16]
    node _bht_16_T = eq(UInt<5>("h10"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_16_T_1 = and(io.write, _bht_16_T) @[BHT.scala 23:32]
    node _bht_16_T_2 = mux(_bht_16_T_1, io.in, bht[16]) @[BHT.scala 23:22]
    bht[16] <= _bht_16_T_2 @[BHT.scala 23:16]
    node _bht_17_T = eq(UInt<5>("h11"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_17_T_1 = and(io.write, _bht_17_T) @[BHT.scala 23:32]
    node _bht_17_T_2 = mux(_bht_17_T_1, io.in, bht[17]) @[BHT.scala 23:22]
    bht[17] <= _bht_17_T_2 @[BHT.scala 23:16]
    node _bht_18_T = eq(UInt<5>("h12"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_18_T_1 = and(io.write, _bht_18_T) @[BHT.scala 23:32]
    node _bht_18_T_2 = mux(_bht_18_T_1, io.in, bht[18]) @[BHT.scala 23:22]
    bht[18] <= _bht_18_T_2 @[BHT.scala 23:16]
    node _bht_19_T = eq(UInt<5>("h13"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_19_T_1 = and(io.write, _bht_19_T) @[BHT.scala 23:32]
    node _bht_19_T_2 = mux(_bht_19_T_1, io.in, bht[19]) @[BHT.scala 23:22]
    bht[19] <= _bht_19_T_2 @[BHT.scala 23:16]
    node _bht_20_T = eq(UInt<5>("h14"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_20_T_1 = and(io.write, _bht_20_T) @[BHT.scala 23:32]
    node _bht_20_T_2 = mux(_bht_20_T_1, io.in, bht[20]) @[BHT.scala 23:22]
    bht[20] <= _bht_20_T_2 @[BHT.scala 23:16]
    node _bht_21_T = eq(UInt<5>("h15"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_21_T_1 = and(io.write, _bht_21_T) @[BHT.scala 23:32]
    node _bht_21_T_2 = mux(_bht_21_T_1, io.in, bht[21]) @[BHT.scala 23:22]
    bht[21] <= _bht_21_T_2 @[BHT.scala 23:16]
    node _bht_22_T = eq(UInt<5>("h16"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_22_T_1 = and(io.write, _bht_22_T) @[BHT.scala 23:32]
    node _bht_22_T_2 = mux(_bht_22_T_1, io.in, bht[22]) @[BHT.scala 23:22]
    bht[22] <= _bht_22_T_2 @[BHT.scala 23:16]
    node _bht_23_T = eq(UInt<5>("h17"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_23_T_1 = and(io.write, _bht_23_T) @[BHT.scala 23:32]
    node _bht_23_T_2 = mux(_bht_23_T_1, io.in, bht[23]) @[BHT.scala 23:22]
    bht[23] <= _bht_23_T_2 @[BHT.scala 23:16]
    node _bht_24_T = eq(UInt<5>("h18"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_24_T_1 = and(io.write, _bht_24_T) @[BHT.scala 23:32]
    node _bht_24_T_2 = mux(_bht_24_T_1, io.in, bht[24]) @[BHT.scala 23:22]
    bht[24] <= _bht_24_T_2 @[BHT.scala 23:16]
    node _bht_25_T = eq(UInt<5>("h19"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_25_T_1 = and(io.write, _bht_25_T) @[BHT.scala 23:32]
    node _bht_25_T_2 = mux(_bht_25_T_1, io.in, bht[25]) @[BHT.scala 23:22]
    bht[25] <= _bht_25_T_2 @[BHT.scala 23:16]
    node _bht_26_T = eq(UInt<5>("h1a"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_26_T_1 = and(io.write, _bht_26_T) @[BHT.scala 23:32]
    node _bht_26_T_2 = mux(_bht_26_T_1, io.in, bht[26]) @[BHT.scala 23:22]
    bht[26] <= _bht_26_T_2 @[BHT.scala 23:16]
    node _bht_27_T = eq(UInt<5>("h1b"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_27_T_1 = and(io.write, _bht_27_T) @[BHT.scala 23:32]
    node _bht_27_T_2 = mux(_bht_27_T_1, io.in, bht[27]) @[BHT.scala 23:22]
    bht[27] <= _bht_27_T_2 @[BHT.scala 23:16]
    node _bht_28_T = eq(UInt<5>("h1c"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_28_T_1 = and(io.write, _bht_28_T) @[BHT.scala 23:32]
    node _bht_28_T_2 = mux(_bht_28_T_1, io.in, bht[28]) @[BHT.scala 23:22]
    bht[28] <= _bht_28_T_2 @[BHT.scala 23:16]
    node _bht_29_T = eq(UInt<5>("h1d"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_29_T_1 = and(io.write, _bht_29_T) @[BHT.scala 23:32]
    node _bht_29_T_2 = mux(_bht_29_T_1, io.in, bht[29]) @[BHT.scala 23:22]
    bht[29] <= _bht_29_T_2 @[BHT.scala 23:16]
    node _bht_30_T = eq(UInt<5>("h1e"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_30_T_1 = and(io.write, _bht_30_T) @[BHT.scala 23:32]
    node _bht_30_T_2 = mux(_bht_30_T_1, io.in, bht[30]) @[BHT.scala 23:22]
    bht[30] <= _bht_30_T_2 @[BHT.scala 23:16]
    node _bht_31_T = eq(UInt<5>("h1f"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_31_T_1 = and(io.write, _bht_31_T) @[BHT.scala 23:32]
    node _bht_31_T_2 = mux(_bht_31_T_1, io.in, bht[31]) @[BHT.scala 23:22]
    bht[31] <= _bht_31_T_2 @[BHT.scala 23:16]
    node _bht_32_T = eq(UInt<6>("h20"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_32_T_1 = and(io.write, _bht_32_T) @[BHT.scala 23:32]
    node _bht_32_T_2 = mux(_bht_32_T_1, io.in, bht[32]) @[BHT.scala 23:22]
    bht[32] <= _bht_32_T_2 @[BHT.scala 23:16]
    node _bht_33_T = eq(UInt<6>("h21"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_33_T_1 = and(io.write, _bht_33_T) @[BHT.scala 23:32]
    node _bht_33_T_2 = mux(_bht_33_T_1, io.in, bht[33]) @[BHT.scala 23:22]
    bht[33] <= _bht_33_T_2 @[BHT.scala 23:16]
    node _bht_34_T = eq(UInt<6>("h22"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_34_T_1 = and(io.write, _bht_34_T) @[BHT.scala 23:32]
    node _bht_34_T_2 = mux(_bht_34_T_1, io.in, bht[34]) @[BHT.scala 23:22]
    bht[34] <= _bht_34_T_2 @[BHT.scala 23:16]
    node _bht_35_T = eq(UInt<6>("h23"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_35_T_1 = and(io.write, _bht_35_T) @[BHT.scala 23:32]
    node _bht_35_T_2 = mux(_bht_35_T_1, io.in, bht[35]) @[BHT.scala 23:22]
    bht[35] <= _bht_35_T_2 @[BHT.scala 23:16]
    node _bht_36_T = eq(UInt<6>("h24"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_36_T_1 = and(io.write, _bht_36_T) @[BHT.scala 23:32]
    node _bht_36_T_2 = mux(_bht_36_T_1, io.in, bht[36]) @[BHT.scala 23:22]
    bht[36] <= _bht_36_T_2 @[BHT.scala 23:16]
    node _bht_37_T = eq(UInt<6>("h25"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_37_T_1 = and(io.write, _bht_37_T) @[BHT.scala 23:32]
    node _bht_37_T_2 = mux(_bht_37_T_1, io.in, bht[37]) @[BHT.scala 23:22]
    bht[37] <= _bht_37_T_2 @[BHT.scala 23:16]
    node _bht_38_T = eq(UInt<6>("h26"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_38_T_1 = and(io.write, _bht_38_T) @[BHT.scala 23:32]
    node _bht_38_T_2 = mux(_bht_38_T_1, io.in, bht[38]) @[BHT.scala 23:22]
    bht[38] <= _bht_38_T_2 @[BHT.scala 23:16]
    node _bht_39_T = eq(UInt<6>("h27"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_39_T_1 = and(io.write, _bht_39_T) @[BHT.scala 23:32]
    node _bht_39_T_2 = mux(_bht_39_T_1, io.in, bht[39]) @[BHT.scala 23:22]
    bht[39] <= _bht_39_T_2 @[BHT.scala 23:16]
    node _bht_40_T = eq(UInt<6>("h28"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_40_T_1 = and(io.write, _bht_40_T) @[BHT.scala 23:32]
    node _bht_40_T_2 = mux(_bht_40_T_1, io.in, bht[40]) @[BHT.scala 23:22]
    bht[40] <= _bht_40_T_2 @[BHT.scala 23:16]
    node _bht_41_T = eq(UInt<6>("h29"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_41_T_1 = and(io.write, _bht_41_T) @[BHT.scala 23:32]
    node _bht_41_T_2 = mux(_bht_41_T_1, io.in, bht[41]) @[BHT.scala 23:22]
    bht[41] <= _bht_41_T_2 @[BHT.scala 23:16]
    node _bht_42_T = eq(UInt<6>("h2a"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_42_T_1 = and(io.write, _bht_42_T) @[BHT.scala 23:32]
    node _bht_42_T_2 = mux(_bht_42_T_1, io.in, bht[42]) @[BHT.scala 23:22]
    bht[42] <= _bht_42_T_2 @[BHT.scala 23:16]
    node _bht_43_T = eq(UInt<6>("h2b"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_43_T_1 = and(io.write, _bht_43_T) @[BHT.scala 23:32]
    node _bht_43_T_2 = mux(_bht_43_T_1, io.in, bht[43]) @[BHT.scala 23:22]
    bht[43] <= _bht_43_T_2 @[BHT.scala 23:16]
    node _bht_44_T = eq(UInt<6>("h2c"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_44_T_1 = and(io.write, _bht_44_T) @[BHT.scala 23:32]
    node _bht_44_T_2 = mux(_bht_44_T_1, io.in, bht[44]) @[BHT.scala 23:22]
    bht[44] <= _bht_44_T_2 @[BHT.scala 23:16]
    node _bht_45_T = eq(UInt<6>("h2d"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_45_T_1 = and(io.write, _bht_45_T) @[BHT.scala 23:32]
    node _bht_45_T_2 = mux(_bht_45_T_1, io.in, bht[45]) @[BHT.scala 23:22]
    bht[45] <= _bht_45_T_2 @[BHT.scala 23:16]
    node _bht_46_T = eq(UInt<6>("h2e"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_46_T_1 = and(io.write, _bht_46_T) @[BHT.scala 23:32]
    node _bht_46_T_2 = mux(_bht_46_T_1, io.in, bht[46]) @[BHT.scala 23:22]
    bht[46] <= _bht_46_T_2 @[BHT.scala 23:16]
    node _bht_47_T = eq(UInt<6>("h2f"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_47_T_1 = and(io.write, _bht_47_T) @[BHT.scala 23:32]
    node _bht_47_T_2 = mux(_bht_47_T_1, io.in, bht[47]) @[BHT.scala 23:22]
    bht[47] <= _bht_47_T_2 @[BHT.scala 23:16]
    node _bht_48_T = eq(UInt<6>("h30"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_48_T_1 = and(io.write, _bht_48_T) @[BHT.scala 23:32]
    node _bht_48_T_2 = mux(_bht_48_T_1, io.in, bht[48]) @[BHT.scala 23:22]
    bht[48] <= _bht_48_T_2 @[BHT.scala 23:16]
    node _bht_49_T = eq(UInt<6>("h31"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_49_T_1 = and(io.write, _bht_49_T) @[BHT.scala 23:32]
    node _bht_49_T_2 = mux(_bht_49_T_1, io.in, bht[49]) @[BHT.scala 23:22]
    bht[49] <= _bht_49_T_2 @[BHT.scala 23:16]
    node _bht_50_T = eq(UInt<6>("h32"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_50_T_1 = and(io.write, _bht_50_T) @[BHT.scala 23:32]
    node _bht_50_T_2 = mux(_bht_50_T_1, io.in, bht[50]) @[BHT.scala 23:22]
    bht[50] <= _bht_50_T_2 @[BHT.scala 23:16]
    node _bht_51_T = eq(UInt<6>("h33"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_51_T_1 = and(io.write, _bht_51_T) @[BHT.scala 23:32]
    node _bht_51_T_2 = mux(_bht_51_T_1, io.in, bht[51]) @[BHT.scala 23:22]
    bht[51] <= _bht_51_T_2 @[BHT.scala 23:16]
    node _bht_52_T = eq(UInt<6>("h34"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_52_T_1 = and(io.write, _bht_52_T) @[BHT.scala 23:32]
    node _bht_52_T_2 = mux(_bht_52_T_1, io.in, bht[52]) @[BHT.scala 23:22]
    bht[52] <= _bht_52_T_2 @[BHT.scala 23:16]
    node _bht_53_T = eq(UInt<6>("h35"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_53_T_1 = and(io.write, _bht_53_T) @[BHT.scala 23:32]
    node _bht_53_T_2 = mux(_bht_53_T_1, io.in, bht[53]) @[BHT.scala 23:22]
    bht[53] <= _bht_53_T_2 @[BHT.scala 23:16]
    node _bht_54_T = eq(UInt<6>("h36"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_54_T_1 = and(io.write, _bht_54_T) @[BHT.scala 23:32]
    node _bht_54_T_2 = mux(_bht_54_T_1, io.in, bht[54]) @[BHT.scala 23:22]
    bht[54] <= _bht_54_T_2 @[BHT.scala 23:16]
    node _bht_55_T = eq(UInt<6>("h37"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_55_T_1 = and(io.write, _bht_55_T) @[BHT.scala 23:32]
    node _bht_55_T_2 = mux(_bht_55_T_1, io.in, bht[55]) @[BHT.scala 23:22]
    bht[55] <= _bht_55_T_2 @[BHT.scala 23:16]
    node _bht_56_T = eq(UInt<6>("h38"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_56_T_1 = and(io.write, _bht_56_T) @[BHT.scala 23:32]
    node _bht_56_T_2 = mux(_bht_56_T_1, io.in, bht[56]) @[BHT.scala 23:22]
    bht[56] <= _bht_56_T_2 @[BHT.scala 23:16]
    node _bht_57_T = eq(UInt<6>("h39"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_57_T_1 = and(io.write, _bht_57_T) @[BHT.scala 23:32]
    node _bht_57_T_2 = mux(_bht_57_T_1, io.in, bht[57]) @[BHT.scala 23:22]
    bht[57] <= _bht_57_T_2 @[BHT.scala 23:16]
    node _bht_58_T = eq(UInt<6>("h3a"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_58_T_1 = and(io.write, _bht_58_T) @[BHT.scala 23:32]
    node _bht_58_T_2 = mux(_bht_58_T_1, io.in, bht[58]) @[BHT.scala 23:22]
    bht[58] <= _bht_58_T_2 @[BHT.scala 23:16]
    node _bht_59_T = eq(UInt<6>("h3b"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_59_T_1 = and(io.write, _bht_59_T) @[BHT.scala 23:32]
    node _bht_59_T_2 = mux(_bht_59_T_1, io.in, bht[59]) @[BHT.scala 23:22]
    bht[59] <= _bht_59_T_2 @[BHT.scala 23:16]
    node _bht_60_T = eq(UInt<6>("h3c"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_60_T_1 = and(io.write, _bht_60_T) @[BHT.scala 23:32]
    node _bht_60_T_2 = mux(_bht_60_T_1, io.in, bht[60]) @[BHT.scala 23:22]
    bht[60] <= _bht_60_T_2 @[BHT.scala 23:16]
    node _bht_61_T = eq(UInt<6>("h3d"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_61_T_1 = and(io.write, _bht_61_T) @[BHT.scala 23:32]
    node _bht_61_T_2 = mux(_bht_61_T_1, io.in, bht[61]) @[BHT.scala 23:22]
    bht[61] <= _bht_61_T_2 @[BHT.scala 23:16]
    node _bht_62_T = eq(UInt<6>("h3e"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_62_T_1 = and(io.write, _bht_62_T) @[BHT.scala 23:32]
    node _bht_62_T_2 = mux(_bht_62_T_1, io.in, bht[62]) @[BHT.scala 23:22]
    bht[62] <= _bht_62_T_2 @[BHT.scala 23:16]
    node _bht_63_T = eq(UInt<6>("h3f"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_63_T_1 = and(io.write, _bht_63_T) @[BHT.scala 23:32]
    node _bht_63_T_2 = mux(_bht_63_T_1, io.in, bht[63]) @[BHT.scala 23:22]
    bht[63] <= _bht_63_T_2 @[BHT.scala 23:16]
    node _bht_64_T = eq(UInt<7>("h40"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_64_T_1 = and(io.write, _bht_64_T) @[BHT.scala 23:32]
    node _bht_64_T_2 = mux(_bht_64_T_1, io.in, bht[64]) @[BHT.scala 23:22]
    bht[64] <= _bht_64_T_2 @[BHT.scala 23:16]
    node _bht_65_T = eq(UInt<7>("h41"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_65_T_1 = and(io.write, _bht_65_T) @[BHT.scala 23:32]
    node _bht_65_T_2 = mux(_bht_65_T_1, io.in, bht[65]) @[BHT.scala 23:22]
    bht[65] <= _bht_65_T_2 @[BHT.scala 23:16]
    node _bht_66_T = eq(UInt<7>("h42"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_66_T_1 = and(io.write, _bht_66_T) @[BHT.scala 23:32]
    node _bht_66_T_2 = mux(_bht_66_T_1, io.in, bht[66]) @[BHT.scala 23:22]
    bht[66] <= _bht_66_T_2 @[BHT.scala 23:16]
    node _bht_67_T = eq(UInt<7>("h43"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_67_T_1 = and(io.write, _bht_67_T) @[BHT.scala 23:32]
    node _bht_67_T_2 = mux(_bht_67_T_1, io.in, bht[67]) @[BHT.scala 23:22]
    bht[67] <= _bht_67_T_2 @[BHT.scala 23:16]
    node _bht_68_T = eq(UInt<7>("h44"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_68_T_1 = and(io.write, _bht_68_T) @[BHT.scala 23:32]
    node _bht_68_T_2 = mux(_bht_68_T_1, io.in, bht[68]) @[BHT.scala 23:22]
    bht[68] <= _bht_68_T_2 @[BHT.scala 23:16]
    node _bht_69_T = eq(UInt<7>("h45"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_69_T_1 = and(io.write, _bht_69_T) @[BHT.scala 23:32]
    node _bht_69_T_2 = mux(_bht_69_T_1, io.in, bht[69]) @[BHT.scala 23:22]
    bht[69] <= _bht_69_T_2 @[BHT.scala 23:16]
    node _bht_70_T = eq(UInt<7>("h46"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_70_T_1 = and(io.write, _bht_70_T) @[BHT.scala 23:32]
    node _bht_70_T_2 = mux(_bht_70_T_1, io.in, bht[70]) @[BHT.scala 23:22]
    bht[70] <= _bht_70_T_2 @[BHT.scala 23:16]
    node _bht_71_T = eq(UInt<7>("h47"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_71_T_1 = and(io.write, _bht_71_T) @[BHT.scala 23:32]
    node _bht_71_T_2 = mux(_bht_71_T_1, io.in, bht[71]) @[BHT.scala 23:22]
    bht[71] <= _bht_71_T_2 @[BHT.scala 23:16]
    node _bht_72_T = eq(UInt<7>("h48"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_72_T_1 = and(io.write, _bht_72_T) @[BHT.scala 23:32]
    node _bht_72_T_2 = mux(_bht_72_T_1, io.in, bht[72]) @[BHT.scala 23:22]
    bht[72] <= _bht_72_T_2 @[BHT.scala 23:16]
    node _bht_73_T = eq(UInt<7>("h49"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_73_T_1 = and(io.write, _bht_73_T) @[BHT.scala 23:32]
    node _bht_73_T_2 = mux(_bht_73_T_1, io.in, bht[73]) @[BHT.scala 23:22]
    bht[73] <= _bht_73_T_2 @[BHT.scala 23:16]
    node _bht_74_T = eq(UInt<7>("h4a"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_74_T_1 = and(io.write, _bht_74_T) @[BHT.scala 23:32]
    node _bht_74_T_2 = mux(_bht_74_T_1, io.in, bht[74]) @[BHT.scala 23:22]
    bht[74] <= _bht_74_T_2 @[BHT.scala 23:16]
    node _bht_75_T = eq(UInt<7>("h4b"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_75_T_1 = and(io.write, _bht_75_T) @[BHT.scala 23:32]
    node _bht_75_T_2 = mux(_bht_75_T_1, io.in, bht[75]) @[BHT.scala 23:22]
    bht[75] <= _bht_75_T_2 @[BHT.scala 23:16]
    node _bht_76_T = eq(UInt<7>("h4c"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_76_T_1 = and(io.write, _bht_76_T) @[BHT.scala 23:32]
    node _bht_76_T_2 = mux(_bht_76_T_1, io.in, bht[76]) @[BHT.scala 23:22]
    bht[76] <= _bht_76_T_2 @[BHT.scala 23:16]
    node _bht_77_T = eq(UInt<7>("h4d"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_77_T_1 = and(io.write, _bht_77_T) @[BHT.scala 23:32]
    node _bht_77_T_2 = mux(_bht_77_T_1, io.in, bht[77]) @[BHT.scala 23:22]
    bht[77] <= _bht_77_T_2 @[BHT.scala 23:16]
    node _bht_78_T = eq(UInt<7>("h4e"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_78_T_1 = and(io.write, _bht_78_T) @[BHT.scala 23:32]
    node _bht_78_T_2 = mux(_bht_78_T_1, io.in, bht[78]) @[BHT.scala 23:22]
    bht[78] <= _bht_78_T_2 @[BHT.scala 23:16]
    node _bht_79_T = eq(UInt<7>("h4f"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_79_T_1 = and(io.write, _bht_79_T) @[BHT.scala 23:32]
    node _bht_79_T_2 = mux(_bht_79_T_1, io.in, bht[79]) @[BHT.scala 23:22]
    bht[79] <= _bht_79_T_2 @[BHT.scala 23:16]
    node _bht_80_T = eq(UInt<7>("h50"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_80_T_1 = and(io.write, _bht_80_T) @[BHT.scala 23:32]
    node _bht_80_T_2 = mux(_bht_80_T_1, io.in, bht[80]) @[BHT.scala 23:22]
    bht[80] <= _bht_80_T_2 @[BHT.scala 23:16]
    node _bht_81_T = eq(UInt<7>("h51"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_81_T_1 = and(io.write, _bht_81_T) @[BHT.scala 23:32]
    node _bht_81_T_2 = mux(_bht_81_T_1, io.in, bht[81]) @[BHT.scala 23:22]
    bht[81] <= _bht_81_T_2 @[BHT.scala 23:16]
    node _bht_82_T = eq(UInt<7>("h52"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_82_T_1 = and(io.write, _bht_82_T) @[BHT.scala 23:32]
    node _bht_82_T_2 = mux(_bht_82_T_1, io.in, bht[82]) @[BHT.scala 23:22]
    bht[82] <= _bht_82_T_2 @[BHT.scala 23:16]
    node _bht_83_T = eq(UInt<7>("h53"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_83_T_1 = and(io.write, _bht_83_T) @[BHT.scala 23:32]
    node _bht_83_T_2 = mux(_bht_83_T_1, io.in, bht[83]) @[BHT.scala 23:22]
    bht[83] <= _bht_83_T_2 @[BHT.scala 23:16]
    node _bht_84_T = eq(UInt<7>("h54"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_84_T_1 = and(io.write, _bht_84_T) @[BHT.scala 23:32]
    node _bht_84_T_2 = mux(_bht_84_T_1, io.in, bht[84]) @[BHT.scala 23:22]
    bht[84] <= _bht_84_T_2 @[BHT.scala 23:16]
    node _bht_85_T = eq(UInt<7>("h55"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_85_T_1 = and(io.write, _bht_85_T) @[BHT.scala 23:32]
    node _bht_85_T_2 = mux(_bht_85_T_1, io.in, bht[85]) @[BHT.scala 23:22]
    bht[85] <= _bht_85_T_2 @[BHT.scala 23:16]
    node _bht_86_T = eq(UInt<7>("h56"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_86_T_1 = and(io.write, _bht_86_T) @[BHT.scala 23:32]
    node _bht_86_T_2 = mux(_bht_86_T_1, io.in, bht[86]) @[BHT.scala 23:22]
    bht[86] <= _bht_86_T_2 @[BHT.scala 23:16]
    node _bht_87_T = eq(UInt<7>("h57"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_87_T_1 = and(io.write, _bht_87_T) @[BHT.scala 23:32]
    node _bht_87_T_2 = mux(_bht_87_T_1, io.in, bht[87]) @[BHT.scala 23:22]
    bht[87] <= _bht_87_T_2 @[BHT.scala 23:16]
    node _bht_88_T = eq(UInt<7>("h58"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_88_T_1 = and(io.write, _bht_88_T) @[BHT.scala 23:32]
    node _bht_88_T_2 = mux(_bht_88_T_1, io.in, bht[88]) @[BHT.scala 23:22]
    bht[88] <= _bht_88_T_2 @[BHT.scala 23:16]
    node _bht_89_T = eq(UInt<7>("h59"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_89_T_1 = and(io.write, _bht_89_T) @[BHT.scala 23:32]
    node _bht_89_T_2 = mux(_bht_89_T_1, io.in, bht[89]) @[BHT.scala 23:22]
    bht[89] <= _bht_89_T_2 @[BHT.scala 23:16]
    node _bht_90_T = eq(UInt<7>("h5a"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_90_T_1 = and(io.write, _bht_90_T) @[BHT.scala 23:32]
    node _bht_90_T_2 = mux(_bht_90_T_1, io.in, bht[90]) @[BHT.scala 23:22]
    bht[90] <= _bht_90_T_2 @[BHT.scala 23:16]
    node _bht_91_T = eq(UInt<7>("h5b"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_91_T_1 = and(io.write, _bht_91_T) @[BHT.scala 23:32]
    node _bht_91_T_2 = mux(_bht_91_T_1, io.in, bht[91]) @[BHT.scala 23:22]
    bht[91] <= _bht_91_T_2 @[BHT.scala 23:16]
    node _bht_92_T = eq(UInt<7>("h5c"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_92_T_1 = and(io.write, _bht_92_T) @[BHT.scala 23:32]
    node _bht_92_T_2 = mux(_bht_92_T_1, io.in, bht[92]) @[BHT.scala 23:22]
    bht[92] <= _bht_92_T_2 @[BHT.scala 23:16]
    node _bht_93_T = eq(UInt<7>("h5d"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_93_T_1 = and(io.write, _bht_93_T) @[BHT.scala 23:32]
    node _bht_93_T_2 = mux(_bht_93_T_1, io.in, bht[93]) @[BHT.scala 23:22]
    bht[93] <= _bht_93_T_2 @[BHT.scala 23:16]
    node _bht_94_T = eq(UInt<7>("h5e"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_94_T_1 = and(io.write, _bht_94_T) @[BHT.scala 23:32]
    node _bht_94_T_2 = mux(_bht_94_T_1, io.in, bht[94]) @[BHT.scala 23:22]
    bht[94] <= _bht_94_T_2 @[BHT.scala 23:16]
    node _bht_95_T = eq(UInt<7>("h5f"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_95_T_1 = and(io.write, _bht_95_T) @[BHT.scala 23:32]
    node _bht_95_T_2 = mux(_bht_95_T_1, io.in, bht[95]) @[BHT.scala 23:22]
    bht[95] <= _bht_95_T_2 @[BHT.scala 23:16]
    node _bht_96_T = eq(UInt<7>("h60"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_96_T_1 = and(io.write, _bht_96_T) @[BHT.scala 23:32]
    node _bht_96_T_2 = mux(_bht_96_T_1, io.in, bht[96]) @[BHT.scala 23:22]
    bht[96] <= _bht_96_T_2 @[BHT.scala 23:16]
    node _bht_97_T = eq(UInt<7>("h61"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_97_T_1 = and(io.write, _bht_97_T) @[BHT.scala 23:32]
    node _bht_97_T_2 = mux(_bht_97_T_1, io.in, bht[97]) @[BHT.scala 23:22]
    bht[97] <= _bht_97_T_2 @[BHT.scala 23:16]
    node _bht_98_T = eq(UInt<7>("h62"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_98_T_1 = and(io.write, _bht_98_T) @[BHT.scala 23:32]
    node _bht_98_T_2 = mux(_bht_98_T_1, io.in, bht[98]) @[BHT.scala 23:22]
    bht[98] <= _bht_98_T_2 @[BHT.scala 23:16]
    node _bht_99_T = eq(UInt<7>("h63"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_99_T_1 = and(io.write, _bht_99_T) @[BHT.scala 23:32]
    node _bht_99_T_2 = mux(_bht_99_T_1, io.in, bht[99]) @[BHT.scala 23:22]
    bht[99] <= _bht_99_T_2 @[BHT.scala 23:16]
    node _bht_100_T = eq(UInt<7>("h64"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_100_T_1 = and(io.write, _bht_100_T) @[BHT.scala 23:32]
    node _bht_100_T_2 = mux(_bht_100_T_1, io.in, bht[100]) @[BHT.scala 23:22]
    bht[100] <= _bht_100_T_2 @[BHT.scala 23:16]
    node _bht_101_T = eq(UInt<7>("h65"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_101_T_1 = and(io.write, _bht_101_T) @[BHT.scala 23:32]
    node _bht_101_T_2 = mux(_bht_101_T_1, io.in, bht[101]) @[BHT.scala 23:22]
    bht[101] <= _bht_101_T_2 @[BHT.scala 23:16]
    node _bht_102_T = eq(UInt<7>("h66"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_102_T_1 = and(io.write, _bht_102_T) @[BHT.scala 23:32]
    node _bht_102_T_2 = mux(_bht_102_T_1, io.in, bht[102]) @[BHT.scala 23:22]
    bht[102] <= _bht_102_T_2 @[BHT.scala 23:16]
    node _bht_103_T = eq(UInt<7>("h67"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_103_T_1 = and(io.write, _bht_103_T) @[BHT.scala 23:32]
    node _bht_103_T_2 = mux(_bht_103_T_1, io.in, bht[103]) @[BHT.scala 23:22]
    bht[103] <= _bht_103_T_2 @[BHT.scala 23:16]
    node _bht_104_T = eq(UInt<7>("h68"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_104_T_1 = and(io.write, _bht_104_T) @[BHT.scala 23:32]
    node _bht_104_T_2 = mux(_bht_104_T_1, io.in, bht[104]) @[BHT.scala 23:22]
    bht[104] <= _bht_104_T_2 @[BHT.scala 23:16]
    node _bht_105_T = eq(UInt<7>("h69"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_105_T_1 = and(io.write, _bht_105_T) @[BHT.scala 23:32]
    node _bht_105_T_2 = mux(_bht_105_T_1, io.in, bht[105]) @[BHT.scala 23:22]
    bht[105] <= _bht_105_T_2 @[BHT.scala 23:16]
    node _bht_106_T = eq(UInt<7>("h6a"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_106_T_1 = and(io.write, _bht_106_T) @[BHT.scala 23:32]
    node _bht_106_T_2 = mux(_bht_106_T_1, io.in, bht[106]) @[BHT.scala 23:22]
    bht[106] <= _bht_106_T_2 @[BHT.scala 23:16]
    node _bht_107_T = eq(UInt<7>("h6b"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_107_T_1 = and(io.write, _bht_107_T) @[BHT.scala 23:32]
    node _bht_107_T_2 = mux(_bht_107_T_1, io.in, bht[107]) @[BHT.scala 23:22]
    bht[107] <= _bht_107_T_2 @[BHT.scala 23:16]
    node _bht_108_T = eq(UInt<7>("h6c"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_108_T_1 = and(io.write, _bht_108_T) @[BHT.scala 23:32]
    node _bht_108_T_2 = mux(_bht_108_T_1, io.in, bht[108]) @[BHT.scala 23:22]
    bht[108] <= _bht_108_T_2 @[BHT.scala 23:16]
    node _bht_109_T = eq(UInt<7>("h6d"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_109_T_1 = and(io.write, _bht_109_T) @[BHT.scala 23:32]
    node _bht_109_T_2 = mux(_bht_109_T_1, io.in, bht[109]) @[BHT.scala 23:22]
    bht[109] <= _bht_109_T_2 @[BHT.scala 23:16]
    node _bht_110_T = eq(UInt<7>("h6e"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_110_T_1 = and(io.write, _bht_110_T) @[BHT.scala 23:32]
    node _bht_110_T_2 = mux(_bht_110_T_1, io.in, bht[110]) @[BHT.scala 23:22]
    bht[110] <= _bht_110_T_2 @[BHT.scala 23:16]
    node _bht_111_T = eq(UInt<7>("h6f"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_111_T_1 = and(io.write, _bht_111_T) @[BHT.scala 23:32]
    node _bht_111_T_2 = mux(_bht_111_T_1, io.in, bht[111]) @[BHT.scala 23:22]
    bht[111] <= _bht_111_T_2 @[BHT.scala 23:16]
    node _bht_112_T = eq(UInt<7>("h70"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_112_T_1 = and(io.write, _bht_112_T) @[BHT.scala 23:32]
    node _bht_112_T_2 = mux(_bht_112_T_1, io.in, bht[112]) @[BHT.scala 23:22]
    bht[112] <= _bht_112_T_2 @[BHT.scala 23:16]
    node _bht_113_T = eq(UInt<7>("h71"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_113_T_1 = and(io.write, _bht_113_T) @[BHT.scala 23:32]
    node _bht_113_T_2 = mux(_bht_113_T_1, io.in, bht[113]) @[BHT.scala 23:22]
    bht[113] <= _bht_113_T_2 @[BHT.scala 23:16]
    node _bht_114_T = eq(UInt<7>("h72"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_114_T_1 = and(io.write, _bht_114_T) @[BHT.scala 23:32]
    node _bht_114_T_2 = mux(_bht_114_T_1, io.in, bht[114]) @[BHT.scala 23:22]
    bht[114] <= _bht_114_T_2 @[BHT.scala 23:16]
    node _bht_115_T = eq(UInt<7>("h73"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_115_T_1 = and(io.write, _bht_115_T) @[BHT.scala 23:32]
    node _bht_115_T_2 = mux(_bht_115_T_1, io.in, bht[115]) @[BHT.scala 23:22]
    bht[115] <= _bht_115_T_2 @[BHT.scala 23:16]
    node _bht_116_T = eq(UInt<7>("h74"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_116_T_1 = and(io.write, _bht_116_T) @[BHT.scala 23:32]
    node _bht_116_T_2 = mux(_bht_116_T_1, io.in, bht[116]) @[BHT.scala 23:22]
    bht[116] <= _bht_116_T_2 @[BHT.scala 23:16]
    node _bht_117_T = eq(UInt<7>("h75"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_117_T_1 = and(io.write, _bht_117_T) @[BHT.scala 23:32]
    node _bht_117_T_2 = mux(_bht_117_T_1, io.in, bht[117]) @[BHT.scala 23:22]
    bht[117] <= _bht_117_T_2 @[BHT.scala 23:16]
    node _bht_118_T = eq(UInt<7>("h76"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_118_T_1 = and(io.write, _bht_118_T) @[BHT.scala 23:32]
    node _bht_118_T_2 = mux(_bht_118_T_1, io.in, bht[118]) @[BHT.scala 23:22]
    bht[118] <= _bht_118_T_2 @[BHT.scala 23:16]
    node _bht_119_T = eq(UInt<7>("h77"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_119_T_1 = and(io.write, _bht_119_T) @[BHT.scala 23:32]
    node _bht_119_T_2 = mux(_bht_119_T_1, io.in, bht[119]) @[BHT.scala 23:22]
    bht[119] <= _bht_119_T_2 @[BHT.scala 23:16]
    node _bht_120_T = eq(UInt<7>("h78"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_120_T_1 = and(io.write, _bht_120_T) @[BHT.scala 23:32]
    node _bht_120_T_2 = mux(_bht_120_T_1, io.in, bht[120]) @[BHT.scala 23:22]
    bht[120] <= _bht_120_T_2 @[BHT.scala 23:16]
    node _bht_121_T = eq(UInt<7>("h79"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_121_T_1 = and(io.write, _bht_121_T) @[BHT.scala 23:32]
    node _bht_121_T_2 = mux(_bht_121_T_1, io.in, bht[121]) @[BHT.scala 23:22]
    bht[121] <= _bht_121_T_2 @[BHT.scala 23:16]
    node _bht_122_T = eq(UInt<7>("h7a"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_122_T_1 = and(io.write, _bht_122_T) @[BHT.scala 23:32]
    node _bht_122_T_2 = mux(_bht_122_T_1, io.in, bht[122]) @[BHT.scala 23:22]
    bht[122] <= _bht_122_T_2 @[BHT.scala 23:16]
    node _bht_123_T = eq(UInt<7>("h7b"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_123_T_1 = and(io.write, _bht_123_T) @[BHT.scala 23:32]
    node _bht_123_T_2 = mux(_bht_123_T_1, io.in, bht[123]) @[BHT.scala 23:22]
    bht[123] <= _bht_123_T_2 @[BHT.scala 23:16]
    node _bht_124_T = eq(UInt<7>("h7c"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_124_T_1 = and(io.write, _bht_124_T) @[BHT.scala 23:32]
    node _bht_124_T_2 = mux(_bht_124_T_1, io.in, bht[124]) @[BHT.scala 23:22]
    bht[124] <= _bht_124_T_2 @[BHT.scala 23:16]
    node _bht_125_T = eq(UInt<7>("h7d"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_125_T_1 = and(io.write, _bht_125_T) @[BHT.scala 23:32]
    node _bht_125_T_2 = mux(_bht_125_T_1, io.in, bht[125]) @[BHT.scala 23:22]
    bht[125] <= _bht_125_T_2 @[BHT.scala 23:16]
    node _bht_126_T = eq(UInt<7>("h7e"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_126_T_1 = and(io.write, _bht_126_T) @[BHT.scala 23:32]
    node _bht_126_T_2 = mux(_bht_126_T_1, io.in, bht[126]) @[BHT.scala 23:22]
    bht[126] <= _bht_126_T_2 @[BHT.scala 23:16]
    node _bht_127_T = eq(UInt<7>("h7f"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_127_T_1 = and(io.write, _bht_127_T) @[BHT.scala 23:32]
    node _bht_127_T_2 = mux(_bht_127_T_1, io.in, bht[127]) @[BHT.scala 23:22]
    bht[127] <= _bht_127_T_2 @[BHT.scala 23:16]

  module BHT_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip ar_addr : UInt<7>, flip aw_addr : UInt<7>, flip write : UInt<1>, flip in : UInt<3>, out : UInt<3>}

    wire _bht_WIRE : UInt<3>[128] @[BHT.scala 20:30]
    _bht_WIRE[0] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[1] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[2] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[3] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[4] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[5] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[6] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[7] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[8] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[9] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[10] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[11] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[12] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[13] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[14] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[15] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[16] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[17] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[18] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[19] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[20] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[21] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[22] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[23] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[24] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[25] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[26] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[27] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[28] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[29] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[30] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[31] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[32] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[33] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[34] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[35] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[36] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[37] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[38] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[39] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[40] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[41] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[42] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[43] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[44] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[45] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[46] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[47] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[48] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[49] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[50] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[51] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[52] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[53] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[54] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[55] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[56] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[57] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[58] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[59] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[60] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[61] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[62] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[63] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[64] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[65] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[66] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[67] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[68] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[69] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[70] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[71] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[72] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[73] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[74] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[75] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[76] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[77] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[78] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[79] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[80] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[81] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[82] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[83] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[84] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[85] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[86] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[87] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[88] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[89] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[90] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[91] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[92] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[93] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[94] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[95] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[96] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[97] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[98] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[99] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[100] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[101] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[102] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[103] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[104] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[105] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[106] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[107] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[108] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[109] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[110] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[111] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[112] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[113] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[114] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[115] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[116] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[117] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[118] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[119] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[120] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[121] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[122] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[123] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[124] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[125] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[126] <= UInt<3>("h0") @[BHT.scala 20:30]
    _bht_WIRE[127] <= UInt<3>("h0") @[BHT.scala 20:30]
    reg bht : UInt<3>[128], clock with :
      reset => (reset, _bht_WIRE) @[BHT.scala 20:22]
    io.out <= bht[io.ar_addr] @[BHT.scala 21:12]
    node _bht_0_T = eq(UInt<1>("h0"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_0_T_1 = and(io.write, _bht_0_T) @[BHT.scala 23:32]
    node _bht_0_T_2 = mux(_bht_0_T_1, io.in, bht[0]) @[BHT.scala 23:22]
    bht[0] <= _bht_0_T_2 @[BHT.scala 23:16]
    node _bht_1_T = eq(UInt<1>("h1"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_1_T_1 = and(io.write, _bht_1_T) @[BHT.scala 23:32]
    node _bht_1_T_2 = mux(_bht_1_T_1, io.in, bht[1]) @[BHT.scala 23:22]
    bht[1] <= _bht_1_T_2 @[BHT.scala 23:16]
    node _bht_2_T = eq(UInt<2>("h2"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_2_T_1 = and(io.write, _bht_2_T) @[BHT.scala 23:32]
    node _bht_2_T_2 = mux(_bht_2_T_1, io.in, bht[2]) @[BHT.scala 23:22]
    bht[2] <= _bht_2_T_2 @[BHT.scala 23:16]
    node _bht_3_T = eq(UInt<2>("h3"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_3_T_1 = and(io.write, _bht_3_T) @[BHT.scala 23:32]
    node _bht_3_T_2 = mux(_bht_3_T_1, io.in, bht[3]) @[BHT.scala 23:22]
    bht[3] <= _bht_3_T_2 @[BHT.scala 23:16]
    node _bht_4_T = eq(UInt<3>("h4"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_4_T_1 = and(io.write, _bht_4_T) @[BHT.scala 23:32]
    node _bht_4_T_2 = mux(_bht_4_T_1, io.in, bht[4]) @[BHT.scala 23:22]
    bht[4] <= _bht_4_T_2 @[BHT.scala 23:16]
    node _bht_5_T = eq(UInt<3>("h5"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_5_T_1 = and(io.write, _bht_5_T) @[BHT.scala 23:32]
    node _bht_5_T_2 = mux(_bht_5_T_1, io.in, bht[5]) @[BHT.scala 23:22]
    bht[5] <= _bht_5_T_2 @[BHT.scala 23:16]
    node _bht_6_T = eq(UInt<3>("h6"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_6_T_1 = and(io.write, _bht_6_T) @[BHT.scala 23:32]
    node _bht_6_T_2 = mux(_bht_6_T_1, io.in, bht[6]) @[BHT.scala 23:22]
    bht[6] <= _bht_6_T_2 @[BHT.scala 23:16]
    node _bht_7_T = eq(UInt<3>("h7"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_7_T_1 = and(io.write, _bht_7_T) @[BHT.scala 23:32]
    node _bht_7_T_2 = mux(_bht_7_T_1, io.in, bht[7]) @[BHT.scala 23:22]
    bht[7] <= _bht_7_T_2 @[BHT.scala 23:16]
    node _bht_8_T = eq(UInt<4>("h8"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_8_T_1 = and(io.write, _bht_8_T) @[BHT.scala 23:32]
    node _bht_8_T_2 = mux(_bht_8_T_1, io.in, bht[8]) @[BHT.scala 23:22]
    bht[8] <= _bht_8_T_2 @[BHT.scala 23:16]
    node _bht_9_T = eq(UInt<4>("h9"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_9_T_1 = and(io.write, _bht_9_T) @[BHT.scala 23:32]
    node _bht_9_T_2 = mux(_bht_9_T_1, io.in, bht[9]) @[BHT.scala 23:22]
    bht[9] <= _bht_9_T_2 @[BHT.scala 23:16]
    node _bht_10_T = eq(UInt<4>("ha"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_10_T_1 = and(io.write, _bht_10_T) @[BHT.scala 23:32]
    node _bht_10_T_2 = mux(_bht_10_T_1, io.in, bht[10]) @[BHT.scala 23:22]
    bht[10] <= _bht_10_T_2 @[BHT.scala 23:16]
    node _bht_11_T = eq(UInt<4>("hb"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_11_T_1 = and(io.write, _bht_11_T) @[BHT.scala 23:32]
    node _bht_11_T_2 = mux(_bht_11_T_1, io.in, bht[11]) @[BHT.scala 23:22]
    bht[11] <= _bht_11_T_2 @[BHT.scala 23:16]
    node _bht_12_T = eq(UInt<4>("hc"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_12_T_1 = and(io.write, _bht_12_T) @[BHT.scala 23:32]
    node _bht_12_T_2 = mux(_bht_12_T_1, io.in, bht[12]) @[BHT.scala 23:22]
    bht[12] <= _bht_12_T_2 @[BHT.scala 23:16]
    node _bht_13_T = eq(UInt<4>("hd"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_13_T_1 = and(io.write, _bht_13_T) @[BHT.scala 23:32]
    node _bht_13_T_2 = mux(_bht_13_T_1, io.in, bht[13]) @[BHT.scala 23:22]
    bht[13] <= _bht_13_T_2 @[BHT.scala 23:16]
    node _bht_14_T = eq(UInt<4>("he"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_14_T_1 = and(io.write, _bht_14_T) @[BHT.scala 23:32]
    node _bht_14_T_2 = mux(_bht_14_T_1, io.in, bht[14]) @[BHT.scala 23:22]
    bht[14] <= _bht_14_T_2 @[BHT.scala 23:16]
    node _bht_15_T = eq(UInt<4>("hf"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_15_T_1 = and(io.write, _bht_15_T) @[BHT.scala 23:32]
    node _bht_15_T_2 = mux(_bht_15_T_1, io.in, bht[15]) @[BHT.scala 23:22]
    bht[15] <= _bht_15_T_2 @[BHT.scala 23:16]
    node _bht_16_T = eq(UInt<5>("h10"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_16_T_1 = and(io.write, _bht_16_T) @[BHT.scala 23:32]
    node _bht_16_T_2 = mux(_bht_16_T_1, io.in, bht[16]) @[BHT.scala 23:22]
    bht[16] <= _bht_16_T_2 @[BHT.scala 23:16]
    node _bht_17_T = eq(UInt<5>("h11"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_17_T_1 = and(io.write, _bht_17_T) @[BHT.scala 23:32]
    node _bht_17_T_2 = mux(_bht_17_T_1, io.in, bht[17]) @[BHT.scala 23:22]
    bht[17] <= _bht_17_T_2 @[BHT.scala 23:16]
    node _bht_18_T = eq(UInt<5>("h12"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_18_T_1 = and(io.write, _bht_18_T) @[BHT.scala 23:32]
    node _bht_18_T_2 = mux(_bht_18_T_1, io.in, bht[18]) @[BHT.scala 23:22]
    bht[18] <= _bht_18_T_2 @[BHT.scala 23:16]
    node _bht_19_T = eq(UInt<5>("h13"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_19_T_1 = and(io.write, _bht_19_T) @[BHT.scala 23:32]
    node _bht_19_T_2 = mux(_bht_19_T_1, io.in, bht[19]) @[BHT.scala 23:22]
    bht[19] <= _bht_19_T_2 @[BHT.scala 23:16]
    node _bht_20_T = eq(UInt<5>("h14"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_20_T_1 = and(io.write, _bht_20_T) @[BHT.scala 23:32]
    node _bht_20_T_2 = mux(_bht_20_T_1, io.in, bht[20]) @[BHT.scala 23:22]
    bht[20] <= _bht_20_T_2 @[BHT.scala 23:16]
    node _bht_21_T = eq(UInt<5>("h15"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_21_T_1 = and(io.write, _bht_21_T) @[BHT.scala 23:32]
    node _bht_21_T_2 = mux(_bht_21_T_1, io.in, bht[21]) @[BHT.scala 23:22]
    bht[21] <= _bht_21_T_2 @[BHT.scala 23:16]
    node _bht_22_T = eq(UInt<5>("h16"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_22_T_1 = and(io.write, _bht_22_T) @[BHT.scala 23:32]
    node _bht_22_T_2 = mux(_bht_22_T_1, io.in, bht[22]) @[BHT.scala 23:22]
    bht[22] <= _bht_22_T_2 @[BHT.scala 23:16]
    node _bht_23_T = eq(UInt<5>("h17"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_23_T_1 = and(io.write, _bht_23_T) @[BHT.scala 23:32]
    node _bht_23_T_2 = mux(_bht_23_T_1, io.in, bht[23]) @[BHT.scala 23:22]
    bht[23] <= _bht_23_T_2 @[BHT.scala 23:16]
    node _bht_24_T = eq(UInt<5>("h18"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_24_T_1 = and(io.write, _bht_24_T) @[BHT.scala 23:32]
    node _bht_24_T_2 = mux(_bht_24_T_1, io.in, bht[24]) @[BHT.scala 23:22]
    bht[24] <= _bht_24_T_2 @[BHT.scala 23:16]
    node _bht_25_T = eq(UInt<5>("h19"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_25_T_1 = and(io.write, _bht_25_T) @[BHT.scala 23:32]
    node _bht_25_T_2 = mux(_bht_25_T_1, io.in, bht[25]) @[BHT.scala 23:22]
    bht[25] <= _bht_25_T_2 @[BHT.scala 23:16]
    node _bht_26_T = eq(UInt<5>("h1a"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_26_T_1 = and(io.write, _bht_26_T) @[BHT.scala 23:32]
    node _bht_26_T_2 = mux(_bht_26_T_1, io.in, bht[26]) @[BHT.scala 23:22]
    bht[26] <= _bht_26_T_2 @[BHT.scala 23:16]
    node _bht_27_T = eq(UInt<5>("h1b"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_27_T_1 = and(io.write, _bht_27_T) @[BHT.scala 23:32]
    node _bht_27_T_2 = mux(_bht_27_T_1, io.in, bht[27]) @[BHT.scala 23:22]
    bht[27] <= _bht_27_T_2 @[BHT.scala 23:16]
    node _bht_28_T = eq(UInt<5>("h1c"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_28_T_1 = and(io.write, _bht_28_T) @[BHT.scala 23:32]
    node _bht_28_T_2 = mux(_bht_28_T_1, io.in, bht[28]) @[BHT.scala 23:22]
    bht[28] <= _bht_28_T_2 @[BHT.scala 23:16]
    node _bht_29_T = eq(UInt<5>("h1d"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_29_T_1 = and(io.write, _bht_29_T) @[BHT.scala 23:32]
    node _bht_29_T_2 = mux(_bht_29_T_1, io.in, bht[29]) @[BHT.scala 23:22]
    bht[29] <= _bht_29_T_2 @[BHT.scala 23:16]
    node _bht_30_T = eq(UInt<5>("h1e"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_30_T_1 = and(io.write, _bht_30_T) @[BHT.scala 23:32]
    node _bht_30_T_2 = mux(_bht_30_T_1, io.in, bht[30]) @[BHT.scala 23:22]
    bht[30] <= _bht_30_T_2 @[BHT.scala 23:16]
    node _bht_31_T = eq(UInt<5>("h1f"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_31_T_1 = and(io.write, _bht_31_T) @[BHT.scala 23:32]
    node _bht_31_T_2 = mux(_bht_31_T_1, io.in, bht[31]) @[BHT.scala 23:22]
    bht[31] <= _bht_31_T_2 @[BHT.scala 23:16]
    node _bht_32_T = eq(UInt<6>("h20"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_32_T_1 = and(io.write, _bht_32_T) @[BHT.scala 23:32]
    node _bht_32_T_2 = mux(_bht_32_T_1, io.in, bht[32]) @[BHT.scala 23:22]
    bht[32] <= _bht_32_T_2 @[BHT.scala 23:16]
    node _bht_33_T = eq(UInt<6>("h21"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_33_T_1 = and(io.write, _bht_33_T) @[BHT.scala 23:32]
    node _bht_33_T_2 = mux(_bht_33_T_1, io.in, bht[33]) @[BHT.scala 23:22]
    bht[33] <= _bht_33_T_2 @[BHT.scala 23:16]
    node _bht_34_T = eq(UInt<6>("h22"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_34_T_1 = and(io.write, _bht_34_T) @[BHT.scala 23:32]
    node _bht_34_T_2 = mux(_bht_34_T_1, io.in, bht[34]) @[BHT.scala 23:22]
    bht[34] <= _bht_34_T_2 @[BHT.scala 23:16]
    node _bht_35_T = eq(UInt<6>("h23"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_35_T_1 = and(io.write, _bht_35_T) @[BHT.scala 23:32]
    node _bht_35_T_2 = mux(_bht_35_T_1, io.in, bht[35]) @[BHT.scala 23:22]
    bht[35] <= _bht_35_T_2 @[BHT.scala 23:16]
    node _bht_36_T = eq(UInt<6>("h24"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_36_T_1 = and(io.write, _bht_36_T) @[BHT.scala 23:32]
    node _bht_36_T_2 = mux(_bht_36_T_1, io.in, bht[36]) @[BHT.scala 23:22]
    bht[36] <= _bht_36_T_2 @[BHT.scala 23:16]
    node _bht_37_T = eq(UInt<6>("h25"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_37_T_1 = and(io.write, _bht_37_T) @[BHT.scala 23:32]
    node _bht_37_T_2 = mux(_bht_37_T_1, io.in, bht[37]) @[BHT.scala 23:22]
    bht[37] <= _bht_37_T_2 @[BHT.scala 23:16]
    node _bht_38_T = eq(UInt<6>("h26"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_38_T_1 = and(io.write, _bht_38_T) @[BHT.scala 23:32]
    node _bht_38_T_2 = mux(_bht_38_T_1, io.in, bht[38]) @[BHT.scala 23:22]
    bht[38] <= _bht_38_T_2 @[BHT.scala 23:16]
    node _bht_39_T = eq(UInt<6>("h27"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_39_T_1 = and(io.write, _bht_39_T) @[BHT.scala 23:32]
    node _bht_39_T_2 = mux(_bht_39_T_1, io.in, bht[39]) @[BHT.scala 23:22]
    bht[39] <= _bht_39_T_2 @[BHT.scala 23:16]
    node _bht_40_T = eq(UInt<6>("h28"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_40_T_1 = and(io.write, _bht_40_T) @[BHT.scala 23:32]
    node _bht_40_T_2 = mux(_bht_40_T_1, io.in, bht[40]) @[BHT.scala 23:22]
    bht[40] <= _bht_40_T_2 @[BHT.scala 23:16]
    node _bht_41_T = eq(UInt<6>("h29"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_41_T_1 = and(io.write, _bht_41_T) @[BHT.scala 23:32]
    node _bht_41_T_2 = mux(_bht_41_T_1, io.in, bht[41]) @[BHT.scala 23:22]
    bht[41] <= _bht_41_T_2 @[BHT.scala 23:16]
    node _bht_42_T = eq(UInt<6>("h2a"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_42_T_1 = and(io.write, _bht_42_T) @[BHT.scala 23:32]
    node _bht_42_T_2 = mux(_bht_42_T_1, io.in, bht[42]) @[BHT.scala 23:22]
    bht[42] <= _bht_42_T_2 @[BHT.scala 23:16]
    node _bht_43_T = eq(UInt<6>("h2b"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_43_T_1 = and(io.write, _bht_43_T) @[BHT.scala 23:32]
    node _bht_43_T_2 = mux(_bht_43_T_1, io.in, bht[43]) @[BHT.scala 23:22]
    bht[43] <= _bht_43_T_2 @[BHT.scala 23:16]
    node _bht_44_T = eq(UInt<6>("h2c"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_44_T_1 = and(io.write, _bht_44_T) @[BHT.scala 23:32]
    node _bht_44_T_2 = mux(_bht_44_T_1, io.in, bht[44]) @[BHT.scala 23:22]
    bht[44] <= _bht_44_T_2 @[BHT.scala 23:16]
    node _bht_45_T = eq(UInt<6>("h2d"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_45_T_1 = and(io.write, _bht_45_T) @[BHT.scala 23:32]
    node _bht_45_T_2 = mux(_bht_45_T_1, io.in, bht[45]) @[BHT.scala 23:22]
    bht[45] <= _bht_45_T_2 @[BHT.scala 23:16]
    node _bht_46_T = eq(UInt<6>("h2e"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_46_T_1 = and(io.write, _bht_46_T) @[BHT.scala 23:32]
    node _bht_46_T_2 = mux(_bht_46_T_1, io.in, bht[46]) @[BHT.scala 23:22]
    bht[46] <= _bht_46_T_2 @[BHT.scala 23:16]
    node _bht_47_T = eq(UInt<6>("h2f"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_47_T_1 = and(io.write, _bht_47_T) @[BHT.scala 23:32]
    node _bht_47_T_2 = mux(_bht_47_T_1, io.in, bht[47]) @[BHT.scala 23:22]
    bht[47] <= _bht_47_T_2 @[BHT.scala 23:16]
    node _bht_48_T = eq(UInt<6>("h30"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_48_T_1 = and(io.write, _bht_48_T) @[BHT.scala 23:32]
    node _bht_48_T_2 = mux(_bht_48_T_1, io.in, bht[48]) @[BHT.scala 23:22]
    bht[48] <= _bht_48_T_2 @[BHT.scala 23:16]
    node _bht_49_T = eq(UInt<6>("h31"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_49_T_1 = and(io.write, _bht_49_T) @[BHT.scala 23:32]
    node _bht_49_T_2 = mux(_bht_49_T_1, io.in, bht[49]) @[BHT.scala 23:22]
    bht[49] <= _bht_49_T_2 @[BHT.scala 23:16]
    node _bht_50_T = eq(UInt<6>("h32"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_50_T_1 = and(io.write, _bht_50_T) @[BHT.scala 23:32]
    node _bht_50_T_2 = mux(_bht_50_T_1, io.in, bht[50]) @[BHT.scala 23:22]
    bht[50] <= _bht_50_T_2 @[BHT.scala 23:16]
    node _bht_51_T = eq(UInt<6>("h33"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_51_T_1 = and(io.write, _bht_51_T) @[BHT.scala 23:32]
    node _bht_51_T_2 = mux(_bht_51_T_1, io.in, bht[51]) @[BHT.scala 23:22]
    bht[51] <= _bht_51_T_2 @[BHT.scala 23:16]
    node _bht_52_T = eq(UInt<6>("h34"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_52_T_1 = and(io.write, _bht_52_T) @[BHT.scala 23:32]
    node _bht_52_T_2 = mux(_bht_52_T_1, io.in, bht[52]) @[BHT.scala 23:22]
    bht[52] <= _bht_52_T_2 @[BHT.scala 23:16]
    node _bht_53_T = eq(UInt<6>("h35"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_53_T_1 = and(io.write, _bht_53_T) @[BHT.scala 23:32]
    node _bht_53_T_2 = mux(_bht_53_T_1, io.in, bht[53]) @[BHT.scala 23:22]
    bht[53] <= _bht_53_T_2 @[BHT.scala 23:16]
    node _bht_54_T = eq(UInt<6>("h36"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_54_T_1 = and(io.write, _bht_54_T) @[BHT.scala 23:32]
    node _bht_54_T_2 = mux(_bht_54_T_1, io.in, bht[54]) @[BHT.scala 23:22]
    bht[54] <= _bht_54_T_2 @[BHT.scala 23:16]
    node _bht_55_T = eq(UInt<6>("h37"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_55_T_1 = and(io.write, _bht_55_T) @[BHT.scala 23:32]
    node _bht_55_T_2 = mux(_bht_55_T_1, io.in, bht[55]) @[BHT.scala 23:22]
    bht[55] <= _bht_55_T_2 @[BHT.scala 23:16]
    node _bht_56_T = eq(UInt<6>("h38"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_56_T_1 = and(io.write, _bht_56_T) @[BHT.scala 23:32]
    node _bht_56_T_2 = mux(_bht_56_T_1, io.in, bht[56]) @[BHT.scala 23:22]
    bht[56] <= _bht_56_T_2 @[BHT.scala 23:16]
    node _bht_57_T = eq(UInt<6>("h39"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_57_T_1 = and(io.write, _bht_57_T) @[BHT.scala 23:32]
    node _bht_57_T_2 = mux(_bht_57_T_1, io.in, bht[57]) @[BHT.scala 23:22]
    bht[57] <= _bht_57_T_2 @[BHT.scala 23:16]
    node _bht_58_T = eq(UInt<6>("h3a"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_58_T_1 = and(io.write, _bht_58_T) @[BHT.scala 23:32]
    node _bht_58_T_2 = mux(_bht_58_T_1, io.in, bht[58]) @[BHT.scala 23:22]
    bht[58] <= _bht_58_T_2 @[BHT.scala 23:16]
    node _bht_59_T = eq(UInt<6>("h3b"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_59_T_1 = and(io.write, _bht_59_T) @[BHT.scala 23:32]
    node _bht_59_T_2 = mux(_bht_59_T_1, io.in, bht[59]) @[BHT.scala 23:22]
    bht[59] <= _bht_59_T_2 @[BHT.scala 23:16]
    node _bht_60_T = eq(UInt<6>("h3c"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_60_T_1 = and(io.write, _bht_60_T) @[BHT.scala 23:32]
    node _bht_60_T_2 = mux(_bht_60_T_1, io.in, bht[60]) @[BHT.scala 23:22]
    bht[60] <= _bht_60_T_2 @[BHT.scala 23:16]
    node _bht_61_T = eq(UInt<6>("h3d"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_61_T_1 = and(io.write, _bht_61_T) @[BHT.scala 23:32]
    node _bht_61_T_2 = mux(_bht_61_T_1, io.in, bht[61]) @[BHT.scala 23:22]
    bht[61] <= _bht_61_T_2 @[BHT.scala 23:16]
    node _bht_62_T = eq(UInt<6>("h3e"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_62_T_1 = and(io.write, _bht_62_T) @[BHT.scala 23:32]
    node _bht_62_T_2 = mux(_bht_62_T_1, io.in, bht[62]) @[BHT.scala 23:22]
    bht[62] <= _bht_62_T_2 @[BHT.scala 23:16]
    node _bht_63_T = eq(UInt<6>("h3f"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_63_T_1 = and(io.write, _bht_63_T) @[BHT.scala 23:32]
    node _bht_63_T_2 = mux(_bht_63_T_1, io.in, bht[63]) @[BHT.scala 23:22]
    bht[63] <= _bht_63_T_2 @[BHT.scala 23:16]
    node _bht_64_T = eq(UInt<7>("h40"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_64_T_1 = and(io.write, _bht_64_T) @[BHT.scala 23:32]
    node _bht_64_T_2 = mux(_bht_64_T_1, io.in, bht[64]) @[BHT.scala 23:22]
    bht[64] <= _bht_64_T_2 @[BHT.scala 23:16]
    node _bht_65_T = eq(UInt<7>("h41"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_65_T_1 = and(io.write, _bht_65_T) @[BHT.scala 23:32]
    node _bht_65_T_2 = mux(_bht_65_T_1, io.in, bht[65]) @[BHT.scala 23:22]
    bht[65] <= _bht_65_T_2 @[BHT.scala 23:16]
    node _bht_66_T = eq(UInt<7>("h42"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_66_T_1 = and(io.write, _bht_66_T) @[BHT.scala 23:32]
    node _bht_66_T_2 = mux(_bht_66_T_1, io.in, bht[66]) @[BHT.scala 23:22]
    bht[66] <= _bht_66_T_2 @[BHT.scala 23:16]
    node _bht_67_T = eq(UInt<7>("h43"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_67_T_1 = and(io.write, _bht_67_T) @[BHT.scala 23:32]
    node _bht_67_T_2 = mux(_bht_67_T_1, io.in, bht[67]) @[BHT.scala 23:22]
    bht[67] <= _bht_67_T_2 @[BHT.scala 23:16]
    node _bht_68_T = eq(UInt<7>("h44"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_68_T_1 = and(io.write, _bht_68_T) @[BHT.scala 23:32]
    node _bht_68_T_2 = mux(_bht_68_T_1, io.in, bht[68]) @[BHT.scala 23:22]
    bht[68] <= _bht_68_T_2 @[BHT.scala 23:16]
    node _bht_69_T = eq(UInt<7>("h45"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_69_T_1 = and(io.write, _bht_69_T) @[BHT.scala 23:32]
    node _bht_69_T_2 = mux(_bht_69_T_1, io.in, bht[69]) @[BHT.scala 23:22]
    bht[69] <= _bht_69_T_2 @[BHT.scala 23:16]
    node _bht_70_T = eq(UInt<7>("h46"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_70_T_1 = and(io.write, _bht_70_T) @[BHT.scala 23:32]
    node _bht_70_T_2 = mux(_bht_70_T_1, io.in, bht[70]) @[BHT.scala 23:22]
    bht[70] <= _bht_70_T_2 @[BHT.scala 23:16]
    node _bht_71_T = eq(UInt<7>("h47"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_71_T_1 = and(io.write, _bht_71_T) @[BHT.scala 23:32]
    node _bht_71_T_2 = mux(_bht_71_T_1, io.in, bht[71]) @[BHT.scala 23:22]
    bht[71] <= _bht_71_T_2 @[BHT.scala 23:16]
    node _bht_72_T = eq(UInt<7>("h48"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_72_T_1 = and(io.write, _bht_72_T) @[BHT.scala 23:32]
    node _bht_72_T_2 = mux(_bht_72_T_1, io.in, bht[72]) @[BHT.scala 23:22]
    bht[72] <= _bht_72_T_2 @[BHT.scala 23:16]
    node _bht_73_T = eq(UInt<7>("h49"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_73_T_1 = and(io.write, _bht_73_T) @[BHT.scala 23:32]
    node _bht_73_T_2 = mux(_bht_73_T_1, io.in, bht[73]) @[BHT.scala 23:22]
    bht[73] <= _bht_73_T_2 @[BHT.scala 23:16]
    node _bht_74_T = eq(UInt<7>("h4a"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_74_T_1 = and(io.write, _bht_74_T) @[BHT.scala 23:32]
    node _bht_74_T_2 = mux(_bht_74_T_1, io.in, bht[74]) @[BHT.scala 23:22]
    bht[74] <= _bht_74_T_2 @[BHT.scala 23:16]
    node _bht_75_T = eq(UInt<7>("h4b"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_75_T_1 = and(io.write, _bht_75_T) @[BHT.scala 23:32]
    node _bht_75_T_2 = mux(_bht_75_T_1, io.in, bht[75]) @[BHT.scala 23:22]
    bht[75] <= _bht_75_T_2 @[BHT.scala 23:16]
    node _bht_76_T = eq(UInt<7>("h4c"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_76_T_1 = and(io.write, _bht_76_T) @[BHT.scala 23:32]
    node _bht_76_T_2 = mux(_bht_76_T_1, io.in, bht[76]) @[BHT.scala 23:22]
    bht[76] <= _bht_76_T_2 @[BHT.scala 23:16]
    node _bht_77_T = eq(UInt<7>("h4d"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_77_T_1 = and(io.write, _bht_77_T) @[BHT.scala 23:32]
    node _bht_77_T_2 = mux(_bht_77_T_1, io.in, bht[77]) @[BHT.scala 23:22]
    bht[77] <= _bht_77_T_2 @[BHT.scala 23:16]
    node _bht_78_T = eq(UInt<7>("h4e"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_78_T_1 = and(io.write, _bht_78_T) @[BHT.scala 23:32]
    node _bht_78_T_2 = mux(_bht_78_T_1, io.in, bht[78]) @[BHT.scala 23:22]
    bht[78] <= _bht_78_T_2 @[BHT.scala 23:16]
    node _bht_79_T = eq(UInt<7>("h4f"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_79_T_1 = and(io.write, _bht_79_T) @[BHT.scala 23:32]
    node _bht_79_T_2 = mux(_bht_79_T_1, io.in, bht[79]) @[BHT.scala 23:22]
    bht[79] <= _bht_79_T_2 @[BHT.scala 23:16]
    node _bht_80_T = eq(UInt<7>("h50"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_80_T_1 = and(io.write, _bht_80_T) @[BHT.scala 23:32]
    node _bht_80_T_2 = mux(_bht_80_T_1, io.in, bht[80]) @[BHT.scala 23:22]
    bht[80] <= _bht_80_T_2 @[BHT.scala 23:16]
    node _bht_81_T = eq(UInt<7>("h51"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_81_T_1 = and(io.write, _bht_81_T) @[BHT.scala 23:32]
    node _bht_81_T_2 = mux(_bht_81_T_1, io.in, bht[81]) @[BHT.scala 23:22]
    bht[81] <= _bht_81_T_2 @[BHT.scala 23:16]
    node _bht_82_T = eq(UInt<7>("h52"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_82_T_1 = and(io.write, _bht_82_T) @[BHT.scala 23:32]
    node _bht_82_T_2 = mux(_bht_82_T_1, io.in, bht[82]) @[BHT.scala 23:22]
    bht[82] <= _bht_82_T_2 @[BHT.scala 23:16]
    node _bht_83_T = eq(UInt<7>("h53"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_83_T_1 = and(io.write, _bht_83_T) @[BHT.scala 23:32]
    node _bht_83_T_2 = mux(_bht_83_T_1, io.in, bht[83]) @[BHT.scala 23:22]
    bht[83] <= _bht_83_T_2 @[BHT.scala 23:16]
    node _bht_84_T = eq(UInt<7>("h54"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_84_T_1 = and(io.write, _bht_84_T) @[BHT.scala 23:32]
    node _bht_84_T_2 = mux(_bht_84_T_1, io.in, bht[84]) @[BHT.scala 23:22]
    bht[84] <= _bht_84_T_2 @[BHT.scala 23:16]
    node _bht_85_T = eq(UInt<7>("h55"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_85_T_1 = and(io.write, _bht_85_T) @[BHT.scala 23:32]
    node _bht_85_T_2 = mux(_bht_85_T_1, io.in, bht[85]) @[BHT.scala 23:22]
    bht[85] <= _bht_85_T_2 @[BHT.scala 23:16]
    node _bht_86_T = eq(UInt<7>("h56"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_86_T_1 = and(io.write, _bht_86_T) @[BHT.scala 23:32]
    node _bht_86_T_2 = mux(_bht_86_T_1, io.in, bht[86]) @[BHT.scala 23:22]
    bht[86] <= _bht_86_T_2 @[BHT.scala 23:16]
    node _bht_87_T = eq(UInt<7>("h57"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_87_T_1 = and(io.write, _bht_87_T) @[BHT.scala 23:32]
    node _bht_87_T_2 = mux(_bht_87_T_1, io.in, bht[87]) @[BHT.scala 23:22]
    bht[87] <= _bht_87_T_2 @[BHT.scala 23:16]
    node _bht_88_T = eq(UInt<7>("h58"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_88_T_1 = and(io.write, _bht_88_T) @[BHT.scala 23:32]
    node _bht_88_T_2 = mux(_bht_88_T_1, io.in, bht[88]) @[BHT.scala 23:22]
    bht[88] <= _bht_88_T_2 @[BHT.scala 23:16]
    node _bht_89_T = eq(UInt<7>("h59"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_89_T_1 = and(io.write, _bht_89_T) @[BHT.scala 23:32]
    node _bht_89_T_2 = mux(_bht_89_T_1, io.in, bht[89]) @[BHT.scala 23:22]
    bht[89] <= _bht_89_T_2 @[BHT.scala 23:16]
    node _bht_90_T = eq(UInt<7>("h5a"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_90_T_1 = and(io.write, _bht_90_T) @[BHT.scala 23:32]
    node _bht_90_T_2 = mux(_bht_90_T_1, io.in, bht[90]) @[BHT.scala 23:22]
    bht[90] <= _bht_90_T_2 @[BHT.scala 23:16]
    node _bht_91_T = eq(UInt<7>("h5b"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_91_T_1 = and(io.write, _bht_91_T) @[BHT.scala 23:32]
    node _bht_91_T_2 = mux(_bht_91_T_1, io.in, bht[91]) @[BHT.scala 23:22]
    bht[91] <= _bht_91_T_2 @[BHT.scala 23:16]
    node _bht_92_T = eq(UInt<7>("h5c"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_92_T_1 = and(io.write, _bht_92_T) @[BHT.scala 23:32]
    node _bht_92_T_2 = mux(_bht_92_T_1, io.in, bht[92]) @[BHT.scala 23:22]
    bht[92] <= _bht_92_T_2 @[BHT.scala 23:16]
    node _bht_93_T = eq(UInt<7>("h5d"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_93_T_1 = and(io.write, _bht_93_T) @[BHT.scala 23:32]
    node _bht_93_T_2 = mux(_bht_93_T_1, io.in, bht[93]) @[BHT.scala 23:22]
    bht[93] <= _bht_93_T_2 @[BHT.scala 23:16]
    node _bht_94_T = eq(UInt<7>("h5e"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_94_T_1 = and(io.write, _bht_94_T) @[BHT.scala 23:32]
    node _bht_94_T_2 = mux(_bht_94_T_1, io.in, bht[94]) @[BHT.scala 23:22]
    bht[94] <= _bht_94_T_2 @[BHT.scala 23:16]
    node _bht_95_T = eq(UInt<7>("h5f"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_95_T_1 = and(io.write, _bht_95_T) @[BHT.scala 23:32]
    node _bht_95_T_2 = mux(_bht_95_T_1, io.in, bht[95]) @[BHT.scala 23:22]
    bht[95] <= _bht_95_T_2 @[BHT.scala 23:16]
    node _bht_96_T = eq(UInt<7>("h60"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_96_T_1 = and(io.write, _bht_96_T) @[BHT.scala 23:32]
    node _bht_96_T_2 = mux(_bht_96_T_1, io.in, bht[96]) @[BHT.scala 23:22]
    bht[96] <= _bht_96_T_2 @[BHT.scala 23:16]
    node _bht_97_T = eq(UInt<7>("h61"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_97_T_1 = and(io.write, _bht_97_T) @[BHT.scala 23:32]
    node _bht_97_T_2 = mux(_bht_97_T_1, io.in, bht[97]) @[BHT.scala 23:22]
    bht[97] <= _bht_97_T_2 @[BHT.scala 23:16]
    node _bht_98_T = eq(UInt<7>("h62"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_98_T_1 = and(io.write, _bht_98_T) @[BHT.scala 23:32]
    node _bht_98_T_2 = mux(_bht_98_T_1, io.in, bht[98]) @[BHT.scala 23:22]
    bht[98] <= _bht_98_T_2 @[BHT.scala 23:16]
    node _bht_99_T = eq(UInt<7>("h63"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_99_T_1 = and(io.write, _bht_99_T) @[BHT.scala 23:32]
    node _bht_99_T_2 = mux(_bht_99_T_1, io.in, bht[99]) @[BHT.scala 23:22]
    bht[99] <= _bht_99_T_2 @[BHT.scala 23:16]
    node _bht_100_T = eq(UInt<7>("h64"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_100_T_1 = and(io.write, _bht_100_T) @[BHT.scala 23:32]
    node _bht_100_T_2 = mux(_bht_100_T_1, io.in, bht[100]) @[BHT.scala 23:22]
    bht[100] <= _bht_100_T_2 @[BHT.scala 23:16]
    node _bht_101_T = eq(UInt<7>("h65"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_101_T_1 = and(io.write, _bht_101_T) @[BHT.scala 23:32]
    node _bht_101_T_2 = mux(_bht_101_T_1, io.in, bht[101]) @[BHT.scala 23:22]
    bht[101] <= _bht_101_T_2 @[BHT.scala 23:16]
    node _bht_102_T = eq(UInt<7>("h66"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_102_T_1 = and(io.write, _bht_102_T) @[BHT.scala 23:32]
    node _bht_102_T_2 = mux(_bht_102_T_1, io.in, bht[102]) @[BHT.scala 23:22]
    bht[102] <= _bht_102_T_2 @[BHT.scala 23:16]
    node _bht_103_T = eq(UInt<7>("h67"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_103_T_1 = and(io.write, _bht_103_T) @[BHT.scala 23:32]
    node _bht_103_T_2 = mux(_bht_103_T_1, io.in, bht[103]) @[BHT.scala 23:22]
    bht[103] <= _bht_103_T_2 @[BHT.scala 23:16]
    node _bht_104_T = eq(UInt<7>("h68"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_104_T_1 = and(io.write, _bht_104_T) @[BHT.scala 23:32]
    node _bht_104_T_2 = mux(_bht_104_T_1, io.in, bht[104]) @[BHT.scala 23:22]
    bht[104] <= _bht_104_T_2 @[BHT.scala 23:16]
    node _bht_105_T = eq(UInt<7>("h69"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_105_T_1 = and(io.write, _bht_105_T) @[BHT.scala 23:32]
    node _bht_105_T_2 = mux(_bht_105_T_1, io.in, bht[105]) @[BHT.scala 23:22]
    bht[105] <= _bht_105_T_2 @[BHT.scala 23:16]
    node _bht_106_T = eq(UInt<7>("h6a"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_106_T_1 = and(io.write, _bht_106_T) @[BHT.scala 23:32]
    node _bht_106_T_2 = mux(_bht_106_T_1, io.in, bht[106]) @[BHT.scala 23:22]
    bht[106] <= _bht_106_T_2 @[BHT.scala 23:16]
    node _bht_107_T = eq(UInt<7>("h6b"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_107_T_1 = and(io.write, _bht_107_T) @[BHT.scala 23:32]
    node _bht_107_T_2 = mux(_bht_107_T_1, io.in, bht[107]) @[BHT.scala 23:22]
    bht[107] <= _bht_107_T_2 @[BHT.scala 23:16]
    node _bht_108_T = eq(UInt<7>("h6c"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_108_T_1 = and(io.write, _bht_108_T) @[BHT.scala 23:32]
    node _bht_108_T_2 = mux(_bht_108_T_1, io.in, bht[108]) @[BHT.scala 23:22]
    bht[108] <= _bht_108_T_2 @[BHT.scala 23:16]
    node _bht_109_T = eq(UInt<7>("h6d"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_109_T_1 = and(io.write, _bht_109_T) @[BHT.scala 23:32]
    node _bht_109_T_2 = mux(_bht_109_T_1, io.in, bht[109]) @[BHT.scala 23:22]
    bht[109] <= _bht_109_T_2 @[BHT.scala 23:16]
    node _bht_110_T = eq(UInt<7>("h6e"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_110_T_1 = and(io.write, _bht_110_T) @[BHT.scala 23:32]
    node _bht_110_T_2 = mux(_bht_110_T_1, io.in, bht[110]) @[BHT.scala 23:22]
    bht[110] <= _bht_110_T_2 @[BHT.scala 23:16]
    node _bht_111_T = eq(UInt<7>("h6f"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_111_T_1 = and(io.write, _bht_111_T) @[BHT.scala 23:32]
    node _bht_111_T_2 = mux(_bht_111_T_1, io.in, bht[111]) @[BHT.scala 23:22]
    bht[111] <= _bht_111_T_2 @[BHT.scala 23:16]
    node _bht_112_T = eq(UInt<7>("h70"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_112_T_1 = and(io.write, _bht_112_T) @[BHT.scala 23:32]
    node _bht_112_T_2 = mux(_bht_112_T_1, io.in, bht[112]) @[BHT.scala 23:22]
    bht[112] <= _bht_112_T_2 @[BHT.scala 23:16]
    node _bht_113_T = eq(UInt<7>("h71"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_113_T_1 = and(io.write, _bht_113_T) @[BHT.scala 23:32]
    node _bht_113_T_2 = mux(_bht_113_T_1, io.in, bht[113]) @[BHT.scala 23:22]
    bht[113] <= _bht_113_T_2 @[BHT.scala 23:16]
    node _bht_114_T = eq(UInt<7>("h72"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_114_T_1 = and(io.write, _bht_114_T) @[BHT.scala 23:32]
    node _bht_114_T_2 = mux(_bht_114_T_1, io.in, bht[114]) @[BHT.scala 23:22]
    bht[114] <= _bht_114_T_2 @[BHT.scala 23:16]
    node _bht_115_T = eq(UInt<7>("h73"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_115_T_1 = and(io.write, _bht_115_T) @[BHT.scala 23:32]
    node _bht_115_T_2 = mux(_bht_115_T_1, io.in, bht[115]) @[BHT.scala 23:22]
    bht[115] <= _bht_115_T_2 @[BHT.scala 23:16]
    node _bht_116_T = eq(UInt<7>("h74"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_116_T_1 = and(io.write, _bht_116_T) @[BHT.scala 23:32]
    node _bht_116_T_2 = mux(_bht_116_T_1, io.in, bht[116]) @[BHT.scala 23:22]
    bht[116] <= _bht_116_T_2 @[BHT.scala 23:16]
    node _bht_117_T = eq(UInt<7>("h75"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_117_T_1 = and(io.write, _bht_117_T) @[BHT.scala 23:32]
    node _bht_117_T_2 = mux(_bht_117_T_1, io.in, bht[117]) @[BHT.scala 23:22]
    bht[117] <= _bht_117_T_2 @[BHT.scala 23:16]
    node _bht_118_T = eq(UInt<7>("h76"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_118_T_1 = and(io.write, _bht_118_T) @[BHT.scala 23:32]
    node _bht_118_T_2 = mux(_bht_118_T_1, io.in, bht[118]) @[BHT.scala 23:22]
    bht[118] <= _bht_118_T_2 @[BHT.scala 23:16]
    node _bht_119_T = eq(UInt<7>("h77"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_119_T_1 = and(io.write, _bht_119_T) @[BHT.scala 23:32]
    node _bht_119_T_2 = mux(_bht_119_T_1, io.in, bht[119]) @[BHT.scala 23:22]
    bht[119] <= _bht_119_T_2 @[BHT.scala 23:16]
    node _bht_120_T = eq(UInt<7>("h78"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_120_T_1 = and(io.write, _bht_120_T) @[BHT.scala 23:32]
    node _bht_120_T_2 = mux(_bht_120_T_1, io.in, bht[120]) @[BHT.scala 23:22]
    bht[120] <= _bht_120_T_2 @[BHT.scala 23:16]
    node _bht_121_T = eq(UInt<7>("h79"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_121_T_1 = and(io.write, _bht_121_T) @[BHT.scala 23:32]
    node _bht_121_T_2 = mux(_bht_121_T_1, io.in, bht[121]) @[BHT.scala 23:22]
    bht[121] <= _bht_121_T_2 @[BHT.scala 23:16]
    node _bht_122_T = eq(UInt<7>("h7a"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_122_T_1 = and(io.write, _bht_122_T) @[BHT.scala 23:32]
    node _bht_122_T_2 = mux(_bht_122_T_1, io.in, bht[122]) @[BHT.scala 23:22]
    bht[122] <= _bht_122_T_2 @[BHT.scala 23:16]
    node _bht_123_T = eq(UInt<7>("h7b"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_123_T_1 = and(io.write, _bht_123_T) @[BHT.scala 23:32]
    node _bht_123_T_2 = mux(_bht_123_T_1, io.in, bht[123]) @[BHT.scala 23:22]
    bht[123] <= _bht_123_T_2 @[BHT.scala 23:16]
    node _bht_124_T = eq(UInt<7>("h7c"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_124_T_1 = and(io.write, _bht_124_T) @[BHT.scala 23:32]
    node _bht_124_T_2 = mux(_bht_124_T_1, io.in, bht[124]) @[BHT.scala 23:22]
    bht[124] <= _bht_124_T_2 @[BHT.scala 23:16]
    node _bht_125_T = eq(UInt<7>("h7d"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_125_T_1 = and(io.write, _bht_125_T) @[BHT.scala 23:32]
    node _bht_125_T_2 = mux(_bht_125_T_1, io.in, bht[125]) @[BHT.scala 23:22]
    bht[125] <= _bht_125_T_2 @[BHT.scala 23:16]
    node _bht_126_T = eq(UInt<7>("h7e"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_126_T_1 = and(io.write, _bht_126_T) @[BHT.scala 23:32]
    node _bht_126_T_2 = mux(_bht_126_T_1, io.in, bht[126]) @[BHT.scala 23:22]
    bht[126] <= _bht_126_T_2 @[BHT.scala 23:16]
    node _bht_127_T = eq(UInt<7>("h7f"), io.aw_addr) @[BHT.scala 23:44]
    node _bht_127_T_1 = and(io.write, _bht_127_T) @[BHT.scala 23:32]
    node _bht_127_T_2 = mux(_bht_127_T_1, io.in, bht[127]) @[BHT.scala 23:22]
    bht[127] <= _bht_127_T_2 @[BHT.scala 23:16]

  module BHT_banks_oneissue :
    input clock : Clock
    input reset : Reset
    output io : { flip ar_bank_sel : UInt<2>, flip ar_addr_L : UInt<7>, flip ar_addr_M : UInt<7>, flip ar_addr_R : UInt<7>, flip aw_addr : UInt<7>, flip write : UInt<1>, flip in : UInt<3>, out_L : UInt<3>, out_M : UInt<3>, out_R : UInt<3>}

    inst BHT of BHT @[BHT.scala 84:54]
    BHT.clock <= clock
    BHT.reset <= reset
    inst BHT_1 of BHT_1 @[BHT.scala 84:54]
    BHT_1.clock <= clock
    BHT_1.reset <= reset
    inst BHT_2 of BHT_2 @[BHT.scala 84:54]
    BHT_2.clock <= clock
    BHT_2.reset <= reset
    inst BHT_3 of BHT_3 @[BHT.scala 84:54]
    BHT_3.clock <= clock
    BHT_3.reset <= reset
    wire bht_banks : { flip ar_addr : UInt<7>, flip aw_addr : UInt<7>, flip write : UInt<1>, flip in : UInt<3>, out : UInt<3>}[4] @[BHT.scala 84:28]
    bht_banks[0].out <= BHT.io.out @[BHT.scala 84:28]
    BHT.io.in <= bht_banks[0].in @[BHT.scala 84:28]
    BHT.io.write <= bht_banks[0].write @[BHT.scala 84:28]
    BHT.io.aw_addr <= bht_banks[0].aw_addr @[BHT.scala 84:28]
    BHT.io.ar_addr <= bht_banks[0].ar_addr @[BHT.scala 84:28]
    bht_banks[1].out <= BHT_1.io.out @[BHT.scala 84:28]
    BHT_1.io.in <= bht_banks[1].in @[BHT.scala 84:28]
    BHT_1.io.write <= bht_banks[1].write @[BHT.scala 84:28]
    BHT_1.io.aw_addr <= bht_banks[1].aw_addr @[BHT.scala 84:28]
    BHT_1.io.ar_addr <= bht_banks[1].ar_addr @[BHT.scala 84:28]
    bht_banks[2].out <= BHT_2.io.out @[BHT.scala 84:28]
    BHT_2.io.in <= bht_banks[2].in @[BHT.scala 84:28]
    BHT_2.io.write <= bht_banks[2].write @[BHT.scala 84:28]
    BHT_2.io.aw_addr <= bht_banks[2].aw_addr @[BHT.scala 84:28]
    BHT_2.io.ar_addr <= bht_banks[2].ar_addr @[BHT.scala 84:28]
    bht_banks[3].out <= BHT_3.io.out @[BHT.scala 84:28]
    BHT_3.io.in <= bht_banks[3].in @[BHT.scala 84:28]
    BHT_3.io.write <= bht_banks[3].write @[BHT.scala 84:28]
    BHT_3.io.aw_addr <= bht_banks[3].aw_addr @[BHT.scala 84:28]
    BHT_3.io.ar_addr <= bht_banks[3].ar_addr @[BHT.scala 84:28]
    node _bht_banks_0_write_T = eq(io.ar_bank_sel, UInt<1>("h0")) @[BHT.scala 86:46]
    node _bht_banks_0_write_T_1 = and(_bht_banks_0_write_T, io.write) @[BHT.scala 86:59]
    bht_banks[0].write <= _bht_banks_0_write_T_1 @[BHT.scala 86:28]
    bht_banks[0].in <= io.in @[BHT.scala 87:25]
    bht_banks[0].ar_addr <= io.ar_addr_L @[BHT.scala 88:30]
    bht_banks[0].aw_addr <= io.aw_addr @[BHT.scala 94:30]
    node _bht_banks_1_write_T = eq(io.ar_bank_sel, UInt<1>("h1")) @[BHT.scala 86:46]
    node _bht_banks_1_write_T_1 = and(_bht_banks_1_write_T, io.write) @[BHT.scala 86:59]
    bht_banks[1].write <= _bht_banks_1_write_T_1 @[BHT.scala 86:28]
    bht_banks[1].in <= io.in @[BHT.scala 87:25]
    bht_banks[1].ar_addr <= io.ar_addr_L @[BHT.scala 88:30]
    bht_banks[1].aw_addr <= io.aw_addr @[BHT.scala 94:30]
    node _bht_banks_2_write_T = eq(io.ar_bank_sel, UInt<2>("h2")) @[BHT.scala 86:46]
    node _bht_banks_2_write_T_1 = and(_bht_banks_2_write_T, io.write) @[BHT.scala 86:59]
    bht_banks[2].write <= _bht_banks_2_write_T_1 @[BHT.scala 86:28]
    bht_banks[2].in <= io.in @[BHT.scala 87:25]
    bht_banks[2].ar_addr <= io.ar_addr_L @[BHT.scala 88:30]
    bht_banks[2].aw_addr <= io.aw_addr @[BHT.scala 94:30]
    node _bht_banks_3_write_T = eq(io.ar_bank_sel, UInt<2>("h3")) @[BHT.scala 86:46]
    node _bht_banks_3_write_T_1 = and(_bht_banks_3_write_T, io.write) @[BHT.scala 86:59]
    bht_banks[3].write <= _bht_banks_3_write_T_1 @[BHT.scala 86:28]
    bht_banks[3].in <= io.in @[BHT.scala 87:25]
    bht_banks[3].ar_addr <= io.ar_addr_L @[BHT.scala 88:30]
    bht_banks[3].aw_addr <= io.aw_addr @[BHT.scala 94:30]
    io.out_L <= bht_banks[io.ar_bank_sel].out @[BHT.scala 96:14]
    io.out_M <= bht_banks[io.ar_bank_sel].out @[BHT.scala 97:14]
    io.out_R <= bht_banks[io.ar_bank_sel].out @[BHT.scala 98:14]

  extmodule btb_tag_ram :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<9>
    input dina : UInt<8>
    input addrb : UInt<9>
    output doutb : UInt<8>
    defname = btb_tag_ram

  module btb_tag_with_block_ram :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<9>, flip waddr : UInt<9>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_tag_ram_0 of btb_tag_ram @[BTB.scala 216:31]
    btb_tag_ram_0.doutb is invalid
    btb_tag_ram_0.addrb is invalid
    btb_tag_ram_0.dina is invalid
    btb_tag_ram_0.addra is invalid
    btb_tag_ram_0.wea is invalid
    btb_tag_ram_0.enb is invalid
    btb_tag_ram_0.ena is invalid
    btb_tag_ram_0.clkb is invalid
    btb_tag_ram_0.clka is invalid
    node _btb_tag_ram_0_io_clka_T = asUInt(clock) @[BTB.scala 217:36]
    btb_tag_ram_0.clka <= _btb_tag_ram_0_io_clka_T @[BTB.scala 217:27]
    node _btb_tag_ram_0_io_clkb_T = asUInt(clock) @[BTB.scala 218:36]
    btb_tag_ram_0.clkb <= _btb_tag_ram_0_io_clkb_T @[BTB.scala 218:27]
    btb_tag_ram_0.ena <= io.en @[BTB.scala 219:28]
    btb_tag_ram_0.enb <= io.en @[BTB.scala 220:28]
    btb_tag_ram_0.wea <= io.wen @[BTB.scala 221:27]
    btb_tag_ram_0.addra <= io.waddr @[BTB.scala 222:28]
    btb_tag_ram_0.addrb <= io.raddr @[BTB.scala 223:28]
    btb_tag_ram_0.dina <= io.wdata @[BTB.scala 224:27]
    io.rdata <= btb_tag_ram_0.doutb @[BTB.scala 225:18]

  extmodule btb_tag_ram_1 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<9>
    input dina : UInt<8>
    input addrb : UInt<9>
    output doutb : UInt<8>
    defname = btb_tag_ram

  module btb_tag_with_block_ram_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<9>, flip waddr : UInt<9>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_tag_ram_0 of btb_tag_ram_1 @[BTB.scala 216:31]
    btb_tag_ram_0.doutb is invalid
    btb_tag_ram_0.addrb is invalid
    btb_tag_ram_0.dina is invalid
    btb_tag_ram_0.addra is invalid
    btb_tag_ram_0.wea is invalid
    btb_tag_ram_0.enb is invalid
    btb_tag_ram_0.ena is invalid
    btb_tag_ram_0.clkb is invalid
    btb_tag_ram_0.clka is invalid
    node _btb_tag_ram_0_io_clka_T = asUInt(clock) @[BTB.scala 217:36]
    btb_tag_ram_0.clka <= _btb_tag_ram_0_io_clka_T @[BTB.scala 217:27]
    node _btb_tag_ram_0_io_clkb_T = asUInt(clock) @[BTB.scala 218:36]
    btb_tag_ram_0.clkb <= _btb_tag_ram_0_io_clkb_T @[BTB.scala 218:27]
    btb_tag_ram_0.ena <= io.en @[BTB.scala 219:28]
    btb_tag_ram_0.enb <= io.en @[BTB.scala 220:28]
    btb_tag_ram_0.wea <= io.wen @[BTB.scala 221:27]
    btb_tag_ram_0.addra <= io.waddr @[BTB.scala 222:28]
    btb_tag_ram_0.addrb <= io.raddr @[BTB.scala 223:28]
    btb_tag_ram_0.dina <= io.wdata @[BTB.scala 224:27]
    io.rdata <= btb_tag_ram_0.doutb @[BTB.scala 225:18]

  extmodule btb_tag_ram_2 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<9>
    input dina : UInt<8>
    input addrb : UInt<9>
    output doutb : UInt<8>
    defname = btb_tag_ram

  module btb_tag_with_block_ram_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<9>, flip waddr : UInt<9>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_tag_ram_0 of btb_tag_ram_2 @[BTB.scala 216:31]
    btb_tag_ram_0.doutb is invalid
    btb_tag_ram_0.addrb is invalid
    btb_tag_ram_0.dina is invalid
    btb_tag_ram_0.addra is invalid
    btb_tag_ram_0.wea is invalid
    btb_tag_ram_0.enb is invalid
    btb_tag_ram_0.ena is invalid
    btb_tag_ram_0.clkb is invalid
    btb_tag_ram_0.clka is invalid
    node _btb_tag_ram_0_io_clka_T = asUInt(clock) @[BTB.scala 217:36]
    btb_tag_ram_0.clka <= _btb_tag_ram_0_io_clka_T @[BTB.scala 217:27]
    node _btb_tag_ram_0_io_clkb_T = asUInt(clock) @[BTB.scala 218:36]
    btb_tag_ram_0.clkb <= _btb_tag_ram_0_io_clkb_T @[BTB.scala 218:27]
    btb_tag_ram_0.ena <= io.en @[BTB.scala 219:28]
    btb_tag_ram_0.enb <= io.en @[BTB.scala 220:28]
    btb_tag_ram_0.wea <= io.wen @[BTB.scala 221:27]
    btb_tag_ram_0.addra <= io.waddr @[BTB.scala 222:28]
    btb_tag_ram_0.addrb <= io.raddr @[BTB.scala 223:28]
    btb_tag_ram_0.dina <= io.wdata @[BTB.scala 224:27]
    io.rdata <= btb_tag_ram_0.doutb @[BTB.scala 225:18]

  extmodule btb_tag_ram_3 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<9>
    input dina : UInt<8>
    input addrb : UInt<9>
    output doutb : UInt<8>
    defname = btb_tag_ram

  module btb_tag_with_block_ram_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<9>, flip waddr : UInt<9>, flip wdata : UInt<8>, rdata : UInt<8>}

    inst btb_tag_ram_0 of btb_tag_ram_3 @[BTB.scala 216:31]
    btb_tag_ram_0.doutb is invalid
    btb_tag_ram_0.addrb is invalid
    btb_tag_ram_0.dina is invalid
    btb_tag_ram_0.addra is invalid
    btb_tag_ram_0.wea is invalid
    btb_tag_ram_0.enb is invalid
    btb_tag_ram_0.ena is invalid
    btb_tag_ram_0.clkb is invalid
    btb_tag_ram_0.clka is invalid
    node _btb_tag_ram_0_io_clka_T = asUInt(clock) @[BTB.scala 217:36]
    btb_tag_ram_0.clka <= _btb_tag_ram_0_io_clka_T @[BTB.scala 217:27]
    node _btb_tag_ram_0_io_clkb_T = asUInt(clock) @[BTB.scala 218:36]
    btb_tag_ram_0.clkb <= _btb_tag_ram_0_io_clkb_T @[BTB.scala 218:27]
    btb_tag_ram_0.ena <= io.en @[BTB.scala 219:28]
    btb_tag_ram_0.enb <= io.en @[BTB.scala 220:28]
    btb_tag_ram_0.wea <= io.wen @[BTB.scala 221:27]
    btb_tag_ram_0.addra <= io.waddr @[BTB.scala 222:28]
    btb_tag_ram_0.addrb <= io.raddr @[BTB.scala 223:28]
    btb_tag_ram_0.dina <= io.wdata @[BTB.scala 224:27]
    io.rdata <= btb_tag_ram_0.doutb @[BTB.scala 225:18]

  extmodule btb_data_ram :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<9>
    input dina : UInt<32>
    input addrb : UInt<9>
    output doutb : UInt<32>
    defname = btb_data_ram

  module btb_data_with_block_ram :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<9>, flip waddr : UInt<9>, flip wdata : UInt<32>, rdata : UInt<32>}

    inst btb_data_ram_0 of btb_data_ram @[BTB.scala 189:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[BTB.scala 190:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[BTB.scala 190:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[BTB.scala 191:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[BTB.scala 191:28]
    btb_data_ram_0.ena <= io.en @[BTB.scala 192:29]
    btb_data_ram_0.enb <= io.en @[BTB.scala 193:29]
    btb_data_ram_0.wea <= io.wen @[BTB.scala 194:28]
    btb_data_ram_0.addra <= io.waddr @[BTB.scala 195:29]
    btb_data_ram_0.addrb <= io.raddr @[BTB.scala 196:29]
    btb_data_ram_0.dina <= io.wdata @[BTB.scala 197:28]
    io.rdata <= btb_data_ram_0.doutb @[BTB.scala 198:18]

  extmodule btb_data_ram_1 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<9>
    input dina : UInt<32>
    input addrb : UInt<9>
    output doutb : UInt<32>
    defname = btb_data_ram

  module btb_data_with_block_ram_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<9>, flip waddr : UInt<9>, flip wdata : UInt<32>, rdata : UInt<32>}

    inst btb_data_ram_0 of btb_data_ram_1 @[BTB.scala 189:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[BTB.scala 190:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[BTB.scala 190:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[BTB.scala 191:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[BTB.scala 191:28]
    btb_data_ram_0.ena <= io.en @[BTB.scala 192:29]
    btb_data_ram_0.enb <= io.en @[BTB.scala 193:29]
    btb_data_ram_0.wea <= io.wen @[BTB.scala 194:28]
    btb_data_ram_0.addra <= io.waddr @[BTB.scala 195:29]
    btb_data_ram_0.addrb <= io.raddr @[BTB.scala 196:29]
    btb_data_ram_0.dina <= io.wdata @[BTB.scala 197:28]
    io.rdata <= btb_data_ram_0.doutb @[BTB.scala 198:18]

  extmodule btb_data_ram_2 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<9>
    input dina : UInt<32>
    input addrb : UInt<9>
    output doutb : UInt<32>
    defname = btb_data_ram

  module btb_data_with_block_ram_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<9>, flip waddr : UInt<9>, flip wdata : UInt<32>, rdata : UInt<32>}

    inst btb_data_ram_0 of btb_data_ram_2 @[BTB.scala 189:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[BTB.scala 190:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[BTB.scala 190:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[BTB.scala 191:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[BTB.scala 191:28]
    btb_data_ram_0.ena <= io.en @[BTB.scala 192:29]
    btb_data_ram_0.enb <= io.en @[BTB.scala 193:29]
    btb_data_ram_0.wea <= io.wen @[BTB.scala 194:28]
    btb_data_ram_0.addra <= io.waddr @[BTB.scala 195:29]
    btb_data_ram_0.addrb <= io.raddr @[BTB.scala 196:29]
    btb_data_ram_0.dina <= io.wdata @[BTB.scala 197:28]
    io.rdata <= btb_data_ram_0.doutb @[BTB.scala 198:18]

  extmodule btb_data_ram_3 :
    input clka : UInt<1>
    input clkb : UInt<1>
    input ena : UInt<1>
    input enb : UInt<1>
    input wea : UInt<1>
    input addra : UInt<9>
    input dina : UInt<32>
    input addrb : UInt<9>
    output doutb : UInt<32>
    defname = btb_data_ram

  module btb_data_with_block_ram_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<9>, flip waddr : UInt<9>, flip wdata : UInt<32>, rdata : UInt<32>}

    inst btb_data_ram_0 of btb_data_ram_3 @[BTB.scala 189:32]
    btb_data_ram_0.doutb is invalid
    btb_data_ram_0.addrb is invalid
    btb_data_ram_0.dina is invalid
    btb_data_ram_0.addra is invalid
    btb_data_ram_0.wea is invalid
    btb_data_ram_0.enb is invalid
    btb_data_ram_0.ena is invalid
    btb_data_ram_0.clkb is invalid
    btb_data_ram_0.clka is invalid
    node _btb_data_ram_0_io_clka_T = asUInt(clock) @[BTB.scala 190:37]
    btb_data_ram_0.clka <= _btb_data_ram_0_io_clka_T @[BTB.scala 190:28]
    node _btb_data_ram_0_io_clkb_T = asUInt(clock) @[BTB.scala 191:37]
    btb_data_ram_0.clkb <= _btb_data_ram_0_io_clkb_T @[BTB.scala 191:28]
    btb_data_ram_0.ena <= io.en @[BTB.scala 192:29]
    btb_data_ram_0.enb <= io.en @[BTB.scala 193:29]
    btb_data_ram_0.wea <= io.wen @[BTB.scala 194:28]
    btb_data_ram_0.addra <= io.waddr @[BTB.scala 195:29]
    btb_data_ram_0.addrb <= io.raddr @[BTB.scala 196:29]
    btb_data_ram_0.dina <= io.wdata @[BTB.scala 197:28]
    io.rdata <= btb_data_ram_0.doutb @[BTB.scala 198:18]

  module BTB_banks_oneissue_with_block_ram :
    input clock : Clock
    input reset : Reset
    output io : { flip ar_addr_L : UInt<32>, flip ar_addr_M : UInt<32>, flip ar_addr_R : UInt<32>, flip aw_addr : UInt<32>, flip aw_target_addr : UInt<32>, flip write : UInt<1>, out_L : UInt<32>, out_M : UInt<32>, out_R : UInt<32>, hit_L : UInt<1>, hit_M : UInt<1>, hit_R : UInt<1>}

    inst btb_tag_with_block_ram of btb_tag_with_block_ram @[BTB.scala 249:54]
    btb_tag_with_block_ram.clock <= clock
    btb_tag_with_block_ram.reset <= reset
    inst btb_tag_with_block_ram_1 of btb_tag_with_block_ram_1 @[BTB.scala 249:54]
    btb_tag_with_block_ram_1.clock <= clock
    btb_tag_with_block_ram_1.reset <= reset
    inst btb_tag_with_block_ram_2 of btb_tag_with_block_ram_2 @[BTB.scala 249:54]
    btb_tag_with_block_ram_2.clock <= clock
    btb_tag_with_block_ram_2.reset <= reset
    inst btb_tag_with_block_ram_3 of btb_tag_with_block_ram_3 @[BTB.scala 249:54]
    btb_tag_with_block_ram_3.clock <= clock
    btb_tag_with_block_ram_3.reset <= reset
    wire tag_banks : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<9>, flip waddr : UInt<9>, flip wdata : UInt<8>, rdata : UInt<8>}[4] @[BTB.scala 249:28]
    tag_banks[0].rdata <= btb_tag_with_block_ram.io.rdata @[BTB.scala 249:28]
    btb_tag_with_block_ram.io.wdata <= tag_banks[0].wdata @[BTB.scala 249:28]
    btb_tag_with_block_ram.io.waddr <= tag_banks[0].waddr @[BTB.scala 249:28]
    btb_tag_with_block_ram.io.raddr <= tag_banks[0].raddr @[BTB.scala 249:28]
    btb_tag_with_block_ram.io.wen <= tag_banks[0].wen @[BTB.scala 249:28]
    btb_tag_with_block_ram.io.en <= tag_banks[0].en @[BTB.scala 249:28]
    tag_banks[1].rdata <= btb_tag_with_block_ram_1.io.rdata @[BTB.scala 249:28]
    btb_tag_with_block_ram_1.io.wdata <= tag_banks[1].wdata @[BTB.scala 249:28]
    btb_tag_with_block_ram_1.io.waddr <= tag_banks[1].waddr @[BTB.scala 249:28]
    btb_tag_with_block_ram_1.io.raddr <= tag_banks[1].raddr @[BTB.scala 249:28]
    btb_tag_with_block_ram_1.io.wen <= tag_banks[1].wen @[BTB.scala 249:28]
    btb_tag_with_block_ram_1.io.en <= tag_banks[1].en @[BTB.scala 249:28]
    tag_banks[2].rdata <= btb_tag_with_block_ram_2.io.rdata @[BTB.scala 249:28]
    btb_tag_with_block_ram_2.io.wdata <= tag_banks[2].wdata @[BTB.scala 249:28]
    btb_tag_with_block_ram_2.io.waddr <= tag_banks[2].waddr @[BTB.scala 249:28]
    btb_tag_with_block_ram_2.io.raddr <= tag_banks[2].raddr @[BTB.scala 249:28]
    btb_tag_with_block_ram_2.io.wen <= tag_banks[2].wen @[BTB.scala 249:28]
    btb_tag_with_block_ram_2.io.en <= tag_banks[2].en @[BTB.scala 249:28]
    tag_banks[3].rdata <= btb_tag_with_block_ram_3.io.rdata @[BTB.scala 249:28]
    btb_tag_with_block_ram_3.io.wdata <= tag_banks[3].wdata @[BTB.scala 249:28]
    btb_tag_with_block_ram_3.io.waddr <= tag_banks[3].waddr @[BTB.scala 249:28]
    btb_tag_with_block_ram_3.io.raddr <= tag_banks[3].raddr @[BTB.scala 249:28]
    btb_tag_with_block_ram_3.io.wen <= tag_banks[3].wen @[BTB.scala 249:28]
    btb_tag_with_block_ram_3.io.en <= tag_banks[3].en @[BTB.scala 249:28]
    inst btb_data_with_block_ram of btb_data_with_block_ram @[BTB.scala 250:54]
    btb_data_with_block_ram.clock <= clock
    btb_data_with_block_ram.reset <= reset
    inst btb_data_with_block_ram_1 of btb_data_with_block_ram_1 @[BTB.scala 250:54]
    btb_data_with_block_ram_1.clock <= clock
    btb_data_with_block_ram_1.reset <= reset
    inst btb_data_with_block_ram_2 of btb_data_with_block_ram_2 @[BTB.scala 250:54]
    btb_data_with_block_ram_2.clock <= clock
    btb_data_with_block_ram_2.reset <= reset
    inst btb_data_with_block_ram_3 of btb_data_with_block_ram_3 @[BTB.scala 250:54]
    btb_data_with_block_ram_3.clock <= clock
    btb_data_with_block_ram_3.reset <= reset
    wire btb_banks : { flip en : UInt<1>, flip wen : UInt<1>, flip raddr : UInt<9>, flip waddr : UInt<9>, flip wdata : UInt<32>, rdata : UInt<32>}[4] @[BTB.scala 250:28]
    btb_banks[0].rdata <= btb_data_with_block_ram.io.rdata @[BTB.scala 250:28]
    btb_data_with_block_ram.io.wdata <= btb_banks[0].wdata @[BTB.scala 250:28]
    btb_data_with_block_ram.io.waddr <= btb_banks[0].waddr @[BTB.scala 250:28]
    btb_data_with_block_ram.io.raddr <= btb_banks[0].raddr @[BTB.scala 250:28]
    btb_data_with_block_ram.io.wen <= btb_banks[0].wen @[BTB.scala 250:28]
    btb_data_with_block_ram.io.en <= btb_banks[0].en @[BTB.scala 250:28]
    btb_banks[1].rdata <= btb_data_with_block_ram_1.io.rdata @[BTB.scala 250:28]
    btb_data_with_block_ram_1.io.wdata <= btb_banks[1].wdata @[BTB.scala 250:28]
    btb_data_with_block_ram_1.io.waddr <= btb_banks[1].waddr @[BTB.scala 250:28]
    btb_data_with_block_ram_1.io.raddr <= btb_banks[1].raddr @[BTB.scala 250:28]
    btb_data_with_block_ram_1.io.wen <= btb_banks[1].wen @[BTB.scala 250:28]
    btb_data_with_block_ram_1.io.en <= btb_banks[1].en @[BTB.scala 250:28]
    btb_banks[2].rdata <= btb_data_with_block_ram_2.io.rdata @[BTB.scala 250:28]
    btb_data_with_block_ram_2.io.wdata <= btb_banks[2].wdata @[BTB.scala 250:28]
    btb_data_with_block_ram_2.io.waddr <= btb_banks[2].waddr @[BTB.scala 250:28]
    btb_data_with_block_ram_2.io.raddr <= btb_banks[2].raddr @[BTB.scala 250:28]
    btb_data_with_block_ram_2.io.wen <= btb_banks[2].wen @[BTB.scala 250:28]
    btb_data_with_block_ram_2.io.en <= btb_banks[2].en @[BTB.scala 250:28]
    btb_banks[3].rdata <= btb_data_with_block_ram_3.io.rdata @[BTB.scala 250:28]
    btb_data_with_block_ram_3.io.wdata <= btb_banks[3].wdata @[BTB.scala 250:28]
    btb_data_with_block_ram_3.io.waddr <= btb_banks[3].waddr @[BTB.scala 250:28]
    btb_data_with_block_ram_3.io.raddr <= btb_banks[3].raddr @[BTB.scala 250:28]
    btb_data_with_block_ram_3.io.wen <= btb_banks[3].wen @[BTB.scala 250:28]
    btb_data_with_block_ram_3.io.en <= btb_banks[3].en @[BTB.scala 250:28]
    btb_banks[0].en <= UInt<1>("h1") @[BTB.scala 252:25]
    node _btb_banks_0_wen_T = bits(io.aw_addr, 3, 2) @[BTB.scala 253:39]
    node _btb_banks_0_wen_T_1 = eq(_btb_banks_0_wen_T, UInt<1>("h0")) @[BTB.scala 253:62]
    node _btb_banks_0_wen_T_2 = and(_btb_banks_0_wen_T_1, io.write) @[BTB.scala 253:75]
    btb_banks[0].wen <= _btb_banks_0_wen_T_2 @[BTB.scala 253:26]
    btb_banks[0].wdata <= io.aw_target_addr @[BTB.scala 254:28]
    node _btb_banks_0_raddr_T = bits(io.ar_addr_L, 12, 4) @[BTB.scala 255:43]
    btb_banks[0].raddr <= _btb_banks_0_raddr_T @[BTB.scala 255:28]
    node _btb_banks_0_waddr_T = bits(io.aw_addr, 12, 4) @[BTB.scala 261:41]
    btb_banks[0].waddr <= _btb_banks_0_waddr_T @[BTB.scala 261:28]
    btb_banks[1].en <= UInt<1>("h1") @[BTB.scala 252:25]
    node _btb_banks_1_wen_T = bits(io.aw_addr, 3, 2) @[BTB.scala 253:39]
    node _btb_banks_1_wen_T_1 = eq(_btb_banks_1_wen_T, UInt<1>("h1")) @[BTB.scala 253:62]
    node _btb_banks_1_wen_T_2 = and(_btb_banks_1_wen_T_1, io.write) @[BTB.scala 253:75]
    btb_banks[1].wen <= _btb_banks_1_wen_T_2 @[BTB.scala 253:26]
    btb_banks[1].wdata <= io.aw_target_addr @[BTB.scala 254:28]
    node _btb_banks_1_raddr_T = bits(io.ar_addr_L, 12, 4) @[BTB.scala 255:43]
    btb_banks[1].raddr <= _btb_banks_1_raddr_T @[BTB.scala 255:28]
    node _btb_banks_1_waddr_T = bits(io.aw_addr, 12, 4) @[BTB.scala 261:41]
    btb_banks[1].waddr <= _btb_banks_1_waddr_T @[BTB.scala 261:28]
    btb_banks[2].en <= UInt<1>("h1") @[BTB.scala 252:25]
    node _btb_banks_2_wen_T = bits(io.aw_addr, 3, 2) @[BTB.scala 253:39]
    node _btb_banks_2_wen_T_1 = eq(_btb_banks_2_wen_T, UInt<2>("h2")) @[BTB.scala 253:62]
    node _btb_banks_2_wen_T_2 = and(_btb_banks_2_wen_T_1, io.write) @[BTB.scala 253:75]
    btb_banks[2].wen <= _btb_banks_2_wen_T_2 @[BTB.scala 253:26]
    btb_banks[2].wdata <= io.aw_target_addr @[BTB.scala 254:28]
    node _btb_banks_2_raddr_T = bits(io.ar_addr_L, 12, 4) @[BTB.scala 255:43]
    btb_banks[2].raddr <= _btb_banks_2_raddr_T @[BTB.scala 255:28]
    node _btb_banks_2_waddr_T = bits(io.aw_addr, 12, 4) @[BTB.scala 261:41]
    btb_banks[2].waddr <= _btb_banks_2_waddr_T @[BTB.scala 261:28]
    btb_banks[3].en <= UInt<1>("h1") @[BTB.scala 252:25]
    node _btb_banks_3_wen_T = bits(io.aw_addr, 3, 2) @[BTB.scala 253:39]
    node _btb_banks_3_wen_T_1 = eq(_btb_banks_3_wen_T, UInt<2>("h3")) @[BTB.scala 253:62]
    node _btb_banks_3_wen_T_2 = and(_btb_banks_3_wen_T_1, io.write) @[BTB.scala 253:75]
    btb_banks[3].wen <= _btb_banks_3_wen_T_2 @[BTB.scala 253:26]
    btb_banks[3].wdata <= io.aw_target_addr @[BTB.scala 254:28]
    node _btb_banks_3_raddr_T = bits(io.ar_addr_L, 12, 4) @[BTB.scala 255:43]
    btb_banks[3].raddr <= _btb_banks_3_raddr_T @[BTB.scala 255:28]
    node _btb_banks_3_waddr_T = bits(io.aw_addr, 12, 4) @[BTB.scala 261:41]
    btb_banks[3].waddr <= _btb_banks_3_waddr_T @[BTB.scala 261:28]
    reg ar_addr_reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[BTB.scala 263:30]
    ar_addr_reg <= io.ar_addr_L @[BTB.scala 264:17]
    node _io_out_L_T = bits(ar_addr_reg, 3, 2) @[BTB.scala 265:38]
    io.out_L <= btb_banks[_io_out_L_T].rdata @[BTB.scala 265:14]
    node _io_out_M_T = bits(ar_addr_reg, 3, 2) @[BTB.scala 266:38]
    io.out_M <= btb_banks[_io_out_M_T].rdata @[BTB.scala 266:14]
    node _io_out_R_T = bits(ar_addr_reg, 3, 2) @[BTB.scala 267:38]
    io.out_R <= btb_banks[_io_out_R_T].rdata @[BTB.scala 267:14]
    tag_banks[0].en <= UInt<1>("h1") @[BTB.scala 270:25]
    node _tag_banks_0_wen_T = bits(io.aw_addr, 3, 2) @[BTB.scala 271:39]
    node _tag_banks_0_wen_T_1 = eq(_tag_banks_0_wen_T, UInt<1>("h0")) @[BTB.scala 271:62]
    node _tag_banks_0_wen_T_2 = and(_tag_banks_0_wen_T_1, io.write) @[BTB.scala 271:75]
    tag_banks[0].wen <= _tag_banks_0_wen_T_2 @[BTB.scala 271:26]
    node _tag_banks_0_wdata_T = bits(io.aw_addr, 16, 13) @[BTB.scala 272:54]
    node _tag_banks_0_wdata_T_1 = cat(UInt<1>("h1"), _tag_banks_0_wdata_T) @[Cat.scala 31:58]
    tag_banks[0].wdata <= _tag_banks_0_wdata_T_1 @[BTB.scala 272:28]
    node _tag_banks_0_raddr_T = bits(io.ar_addr_L, 12, 4) @[BTB.scala 273:43]
    tag_banks[0].raddr <= _tag_banks_0_raddr_T @[BTB.scala 273:28]
    node _tag_banks_0_waddr_T = bits(io.aw_addr, 12, 4) @[BTB.scala 279:41]
    tag_banks[0].waddr <= _tag_banks_0_waddr_T @[BTB.scala 279:28]
    tag_banks[1].en <= UInt<1>("h1") @[BTB.scala 270:25]
    node _tag_banks_1_wen_T = bits(io.aw_addr, 3, 2) @[BTB.scala 271:39]
    node _tag_banks_1_wen_T_1 = eq(_tag_banks_1_wen_T, UInt<1>("h1")) @[BTB.scala 271:62]
    node _tag_banks_1_wen_T_2 = and(_tag_banks_1_wen_T_1, io.write) @[BTB.scala 271:75]
    tag_banks[1].wen <= _tag_banks_1_wen_T_2 @[BTB.scala 271:26]
    node _tag_banks_1_wdata_T = bits(io.aw_addr, 16, 13) @[BTB.scala 272:54]
    node _tag_banks_1_wdata_T_1 = cat(UInt<1>("h1"), _tag_banks_1_wdata_T) @[Cat.scala 31:58]
    tag_banks[1].wdata <= _tag_banks_1_wdata_T_1 @[BTB.scala 272:28]
    node _tag_banks_1_raddr_T = bits(io.ar_addr_L, 12, 4) @[BTB.scala 273:43]
    tag_banks[1].raddr <= _tag_banks_1_raddr_T @[BTB.scala 273:28]
    node _tag_banks_1_waddr_T = bits(io.aw_addr, 12, 4) @[BTB.scala 279:41]
    tag_banks[1].waddr <= _tag_banks_1_waddr_T @[BTB.scala 279:28]
    tag_banks[2].en <= UInt<1>("h1") @[BTB.scala 270:25]
    node _tag_banks_2_wen_T = bits(io.aw_addr, 3, 2) @[BTB.scala 271:39]
    node _tag_banks_2_wen_T_1 = eq(_tag_banks_2_wen_T, UInt<2>("h2")) @[BTB.scala 271:62]
    node _tag_banks_2_wen_T_2 = and(_tag_banks_2_wen_T_1, io.write) @[BTB.scala 271:75]
    tag_banks[2].wen <= _tag_banks_2_wen_T_2 @[BTB.scala 271:26]
    node _tag_banks_2_wdata_T = bits(io.aw_addr, 16, 13) @[BTB.scala 272:54]
    node _tag_banks_2_wdata_T_1 = cat(UInt<1>("h1"), _tag_banks_2_wdata_T) @[Cat.scala 31:58]
    tag_banks[2].wdata <= _tag_banks_2_wdata_T_1 @[BTB.scala 272:28]
    node _tag_banks_2_raddr_T = bits(io.ar_addr_L, 12, 4) @[BTB.scala 273:43]
    tag_banks[2].raddr <= _tag_banks_2_raddr_T @[BTB.scala 273:28]
    node _tag_banks_2_waddr_T = bits(io.aw_addr, 12, 4) @[BTB.scala 279:41]
    tag_banks[2].waddr <= _tag_banks_2_waddr_T @[BTB.scala 279:28]
    tag_banks[3].en <= UInt<1>("h1") @[BTB.scala 270:25]
    node _tag_banks_3_wen_T = bits(io.aw_addr, 3, 2) @[BTB.scala 271:39]
    node _tag_banks_3_wen_T_1 = eq(_tag_banks_3_wen_T, UInt<2>("h3")) @[BTB.scala 271:62]
    node _tag_banks_3_wen_T_2 = and(_tag_banks_3_wen_T_1, io.write) @[BTB.scala 271:75]
    tag_banks[3].wen <= _tag_banks_3_wen_T_2 @[BTB.scala 271:26]
    node _tag_banks_3_wdata_T = bits(io.aw_addr, 16, 13) @[BTB.scala 272:54]
    node _tag_banks_3_wdata_T_1 = cat(UInt<1>("h1"), _tag_banks_3_wdata_T) @[Cat.scala 31:58]
    tag_banks[3].wdata <= _tag_banks_3_wdata_T_1 @[BTB.scala 272:28]
    node _tag_banks_3_raddr_T = bits(io.ar_addr_L, 12, 4) @[BTB.scala 273:43]
    tag_banks[3].raddr <= _tag_banks_3_raddr_T @[BTB.scala 273:28]
    node _tag_banks_3_waddr_T = bits(io.aw_addr, 12, 4) @[BTB.scala 279:41]
    tag_banks[3].waddr <= _tag_banks_3_waddr_T @[BTB.scala 279:28]
    node _io_hit_L_T = bits(ar_addr_reg, 3, 2) @[BTB.scala 286:38]
    node _io_hit_L_T_1 = bits(tag_banks[_io_hit_L_T].rdata, 3, 0) @[BTB.scala 286:67]
    node _io_hit_L_T_2 = bits(io.ar_addr_L, 16, 13) @[BTB.scala 286:125]
    node _io_hit_L_T_3 = eq(_io_hit_L_T_1, _io_hit_L_T_2) @[BTB.scala 286:109]
    node _io_hit_L_T_4 = bits(ar_addr_reg, 3, 2) @[BTB.scala 286:191]
    node _io_hit_L_T_5 = bits(tag_banks[_io_hit_L_T_4].rdata, 4, 4) @[BTB.scala 286:221]
    node _io_hit_L_T_6 = and(_io_hit_L_T_3, _io_hit_L_T_5) @[BTB.scala 286:167]
    io.hit_L <= _io_hit_L_T_6 @[BTB.scala 286:14]
    node _io_hit_M_T = bits(ar_addr_reg, 3, 2) @[BTB.scala 287:38]
    node _io_hit_M_T_1 = bits(tag_banks[_io_hit_M_T].rdata, 3, 0) @[BTB.scala 287:67]
    node _io_hit_M_T_2 = bits(io.ar_addr_M, 16, 13) @[BTB.scala 287:125]
    node _io_hit_M_T_3 = eq(_io_hit_M_T_1, _io_hit_M_T_2) @[BTB.scala 287:109]
    node _io_hit_M_T_4 = bits(ar_addr_reg, 3, 2) @[BTB.scala 287:191]
    node _io_hit_M_T_5 = bits(tag_banks[_io_hit_M_T_4].rdata, 4, 4) @[BTB.scala 287:221]
    node _io_hit_M_T_6 = and(_io_hit_M_T_3, _io_hit_M_T_5) @[BTB.scala 287:167]
    io.hit_M <= _io_hit_M_T_6 @[BTB.scala 287:14]
    node _io_hit_R_T = bits(ar_addr_reg, 3, 2) @[BTB.scala 288:38]
    node _io_hit_R_T_1 = bits(tag_banks[_io_hit_R_T].rdata, 3, 0) @[BTB.scala 288:67]
    node _io_hit_R_T_2 = bits(io.ar_addr_R, 16, 13) @[BTB.scala 288:125]
    node _io_hit_R_T_3 = eq(_io_hit_R_T_1, _io_hit_R_T_2) @[BTB.scala 288:109]
    node _io_hit_R_T_4 = bits(ar_addr_reg, 3, 2) @[BTB.scala 288:191]
    node _io_hit_R_T_5 = bits(tag_banks[_io_hit_R_T_4].rdata, 4, 4) @[BTB.scala 288:221]
    node _io_hit_R_T_6 = and(_io_hit_R_T_3, _io_hit_R_T_5) @[BTB.scala 288:167]
    io.hit_R <= _io_hit_R_T_6 @[BTB.scala 288:14]

  module branch_prediction_with_blockram :
    input clock : Clock
    input reset : Reset
    output io : { flip sram_pc : UInt<32>, flip pc : UInt<32>, flip pc_plus : UInt<32>, flip pc_plus_plus : UInt<32>, flip write_pc : UInt<32>, flip aw_pht_ways_addr : UInt<4>, flip aw_pht_addr : UInt<7>, flip aw_bht_addr : UInt<7>, flip aw_target_addr : UInt<32>, flip btb_write : UInt<1>, flip bht_write : UInt<1>, flip pht_write : UInt<1>, flip bht_in : UInt<7>, flip pht_in : UInt<8>, out_L : UInt<2>, out_M : UInt<2>, out_R : UInt<2>, pre_L : UInt<1>, pre_M : UInt<1>, pre_R : UInt<1>, bht_L : UInt<7>, bht_M : UInt<7>, bht_R : UInt<7>, btb_hit : UInt<1>[3], pre_target_L : UInt<32>, pre_target_M : UInt<32>, pre_target_R : UInt<32>, flip stage2_stall : UInt<1>, flip stage2_flush : UInt<1>, pht_out : UInt<8>, lookup_data : UInt<7>[3]}

    node _pc_hash_T = bits(io.pc, 19, 4) @[branch_prediction.scala 199:29]
    wire pc_hash_num_array : UInt<1>[4] @[macros.scala 315:23]
    node _pc_hash_num_array_0_T = bits(_pc_hash_T, 3, 0) @[macros.scala 317:25]
    node _pc_hash_num_array_0_T_1 = xorr(_pc_hash_num_array_0_T) @[macros.scala 317:45]
    pc_hash_num_array[0] <= _pc_hash_num_array_0_T_1 @[macros.scala 317:18]
    node _pc_hash_num_array_1_T = bits(_pc_hash_T, 7, 4) @[macros.scala 317:25]
    node _pc_hash_num_array_1_T_1 = xorr(_pc_hash_num_array_1_T) @[macros.scala 317:45]
    pc_hash_num_array[1] <= _pc_hash_num_array_1_T_1 @[macros.scala 317:18]
    node _pc_hash_num_array_2_T = bits(_pc_hash_T, 11, 8) @[macros.scala 317:25]
    node _pc_hash_num_array_2_T_1 = xorr(_pc_hash_num_array_2_T) @[macros.scala 317:45]
    pc_hash_num_array[2] <= _pc_hash_num_array_2_T_1 @[macros.scala 317:18]
    node _pc_hash_num_array_3_T = bits(_pc_hash_T, 15, 12) @[macros.scala 317:25]
    node _pc_hash_num_array_3_T_1 = xorr(_pc_hash_num_array_3_T) @[macros.scala 317:45]
    pc_hash_num_array[3] <= _pc_hash_num_array_3_T_1 @[macros.scala 317:18]
    node pc_hash_lo = cat(pc_hash_num_array[1], pc_hash_num_array[0]) @[macros.scala 319:13]
    node pc_hash_hi = cat(pc_hash_num_array[3], pc_hash_num_array[2]) @[macros.scala 319:13]
    node pc_hash = cat(pc_hash_hi, pc_hash_lo) @[macros.scala 319:13]
    inst PHTS_banks_oneissue_block_ram of PHTS_banks_oneissue_block_ram @[branch_prediction.scala 200:28]
    PHTS_banks_oneissue_block_ram.clock <= clock
    PHTS_banks_oneissue_block_ram.reset <= reset
    inst BHT_banks_oneissue of BHT_banks_oneissue @[branch_prediction.scala 201:28]
    BHT_banks_oneissue.clock <= clock
    BHT_banks_oneissue.reset <= reset
    inst BTB_banks_oneissue_with_block_ram of BTB_banks_oneissue_with_block_ram @[branch_prediction.scala 202:27]
    BTB_banks_oneissue_with_block_ram.clock <= clock
    BTB_banks_oneissue_with_block_ram.reset <= reset
    wire _stage_2_pht_lookup_WIRE : UInt<7>[3] @[branch_prediction.scala 204:45]
    _stage_2_pht_lookup_WIRE[0] <= UInt<7>("h0") @[branch_prediction.scala 204:45]
    _stage_2_pht_lookup_WIRE[1] <= UInt<7>("h0") @[branch_prediction.scala 204:45]
    _stage_2_pht_lookup_WIRE[2] <= UInt<7>("h0") @[branch_prediction.scala 204:45]
    reg stage_2_pht_lookup : UInt<7>[3], clock with :
      reset => (reset, _stage_2_pht_lookup_WIRE) @[branch_prediction.scala 204:37]
    reg stage_2_pc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[branch_prediction.scala 205:29]
    reg stage_2_pc_hash : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[branch_prediction.scala 206:34]
    reg stage2_stall_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[branch_prediction.scala 209:35]
    stage2_stall_reg <= io.stage2_stall @[branch_prediction.scala 210:22]
    wire stage_1_pht_lookup : UInt<7>[3] @[branch_prediction.scala 216:35]
    node _stage_2_pht_lookup_0_T = mux(io.stage2_stall, stage_1_pht_lookup[0], stage_2_pht_lookup[0]) @[branch_prediction.scala 218:57]
    node _stage_2_pht_lookup_0_T_1 = mux(io.stage2_flush, UInt<1>("h0"), _stage_2_pht_lookup_0_T) @[branch_prediction.scala 218:33]
    stage_2_pht_lookup[0] <= _stage_2_pht_lookup_0_T_1 @[branch_prediction.scala 218:27]
    node _stage_2_pht_lookup_1_T = mux(io.stage2_stall, stage_1_pht_lookup[1], stage_2_pht_lookup[1]) @[branch_prediction.scala 219:57]
    node _stage_2_pht_lookup_1_T_1 = mux(io.stage2_flush, UInt<1>("h0"), _stage_2_pht_lookup_1_T) @[branch_prediction.scala 219:33]
    stage_2_pht_lookup[1] <= _stage_2_pht_lookup_1_T_1 @[branch_prediction.scala 219:27]
    node _stage_2_pht_lookup_2_T = mux(io.stage2_stall, stage_1_pht_lookup[2], stage_2_pht_lookup[2]) @[branch_prediction.scala 220:57]
    node _stage_2_pht_lookup_2_T_1 = mux(io.stage2_flush, UInt<1>("h0"), _stage_2_pht_lookup_2_T) @[branch_prediction.scala 220:33]
    stage_2_pht_lookup[2] <= _stage_2_pht_lookup_2_T_1 @[branch_prediction.scala 220:27]
    node _stage_2_pc_T = mux(io.stage2_stall, io.pc, stage_2_pc) @[branch_prediction.scala 222:46]
    node _stage_2_pc_T_1 = mux(io.stage2_flush, UInt<1>("h0"), _stage_2_pc_T) @[branch_prediction.scala 222:22]
    stage_2_pc <= _stage_2_pc_T_1 @[branch_prediction.scala 222:16]
    node _stage_2_pc_hash_T = mux(io.stage2_stall, pc_hash, stage_2_pc_hash) @[branch_prediction.scala 224:51]
    node _stage_2_pc_hash_T_1 = mux(io.stage2_flush, UInt<1>("h0"), _stage_2_pc_hash_T) @[branch_prediction.scala 224:27]
    stage_2_pc_hash <= _stage_2_pc_hash_T_1 @[branch_prediction.scala 224:21]
    io.lookup_data[0] <= stage_2_pht_lookup[0] @[branch_prediction.scala 229:23]
    io.lookup_data[1] <= stage_2_pht_lookup[1] @[branch_prediction.scala 230:23]
    io.lookup_data[2] <= stage_2_pht_lookup[2] @[branch_prediction.scala 231:23]
    node _T = bits(io.pc, 3, 2) @[branch_prediction.scala 235:36]
    BHT_banks_oneissue.io.ar_bank_sel <= _T @[branch_prediction.scala 235:28]
    BHT_banks_oneissue.io.write <= io.bht_write @[branch_prediction.scala 236:22]
    node _T_1 = bits(io.pc, 10, 4) @[branch_prediction.scala 237:34]
    BHT_banks_oneissue.io.ar_addr_L <= _T_1 @[branch_prediction.scala 237:26]
    node _T_2 = bits(io.pc, 10, 4) @[branch_prediction.scala 238:34]
    BHT_banks_oneissue.io.ar_addr_M <= _T_2 @[branch_prediction.scala 238:26]
    node _T_3 = bits(io.pc, 10, 4) @[branch_prediction.scala 239:34]
    BHT_banks_oneissue.io.ar_addr_R <= _T_3 @[branch_prediction.scala 239:26]
    BHT_banks_oneissue.io.in <= io.bht_in @[branch_prediction.scala 240:19]
    BHT_banks_oneissue.io.aw_addr <= io.aw_bht_addr @[branch_prediction.scala 241:24]
    node _T_4 = bits(io.pc, 3, 2) @[branch_prediction.scala 243:36]
    PHTS_banks_oneissue_block_ram.io.ar_bank_sel <= _T_4 @[branch_prediction.scala 243:28]
    PHTS_banks_oneissue_block_ram.io.ar_pht_addr <= pc_hash @[branch_prediction.scala 244:28]
    PHTS_banks_oneissue_block_ram.io.ar_addr_L <= stage_1_pht_lookup[0] @[branch_prediction.scala 246:26]
    PHTS_banks_oneissue_block_ram.io.ar_addr_M <= stage_1_pht_lookup[1] @[branch_prediction.scala 247:26]
    PHTS_banks_oneissue_block_ram.io.ar_addr_R <= stage_1_pht_lookup[2] @[branch_prediction.scala 248:26]
    node _stage_1_pht_lookup_0_T = bits(io.pc, 13, 10) @[branch_prediction.scala 250:57]
    node _stage_1_pht_lookup_0_T_1 = cat(BHT_banks_oneissue.io.out_L, _stage_1_pht_lookup_0_T) @[Cat.scala 31:58]
    stage_1_pht_lookup[0] <= _stage_1_pht_lookup_0_T_1 @[branch_prediction.scala 250:27]
    stage_1_pht_lookup[1] <= stage_1_pht_lookup[0] @[branch_prediction.scala 251:27]
    stage_1_pht_lookup[2] <= stage_1_pht_lookup[0] @[branch_prediction.scala 252:27]
    PHTS_banks_oneissue_block_ram.io.aw_addr <= io.aw_pht_addr @[branch_prediction.scala 259:24]
    PHTS_banks_oneissue_block_ram.io.aw_pht_addr <= io.aw_pht_ways_addr @[branch_prediction.scala 260:28]
    node _T_5 = bits(io.write_pc, 3, 2) @[branch_prediction.scala 261:42]
    PHTS_banks_oneissue_block_ram.io.aw_bank_sel <= _T_5 @[branch_prediction.scala 261:28]
    PHTS_banks_oneissue_block_ram.io.write <= io.pht_write @[branch_prediction.scala 262:22]
    PHTS_banks_oneissue_block_ram.io.in <= io.pht_in @[branch_prediction.scala 263:19]
    BTB_banks_oneissue_with_block_ram.io.ar_addr_L <= io.pc @[branch_prediction.scala 266:25]
    BTB_banks_oneissue_with_block_ram.io.ar_addr_M <= io.pc @[branch_prediction.scala 267:25]
    BTB_banks_oneissue_with_block_ram.io.ar_addr_R <= io.pc @[branch_prediction.scala 268:25]
    BTB_banks_oneissue_with_block_ram.io.aw_addr <= io.write_pc @[branch_prediction.scala 269:25]
    BTB_banks_oneissue_with_block_ram.io.aw_target_addr <= io.aw_target_addr @[branch_prediction.scala 270:30]
    BTB_banks_oneissue_with_block_ram.io.write <= io.btb_write @[branch_prediction.scala 271:21]
    reg pht_reg : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[branch_prediction.scala 275:26]
    reg target_pc_reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[branch_prediction.scala 276:32]
    reg hit_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[branch_prediction.scala 277:26]
    reg pht_table_value : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[branch_prediction.scala 278:34]
    node _pht_reg_T = mux(stage2_stall_reg, PHTS_banks_oneissue_block_ram.io.out_L, pht_reg) @[branch_prediction.scala 280:19]
    pht_reg <= _pht_reg_T @[branch_prediction.scala 280:13]
    node _target_pc_reg_T = mux(stage2_stall_reg, BTB_banks_oneissue_with_block_ram.io.out_L, target_pc_reg) @[branch_prediction.scala 281:25]
    target_pc_reg <= _target_pc_reg_T @[branch_prediction.scala 281:19]
    node _hit_reg_T = mux(stage2_stall_reg, BTB_banks_oneissue_with_block_ram.io.hit_L, hit_reg) @[branch_prediction.scala 282:19]
    hit_reg <= _hit_reg_T @[branch_prediction.scala 282:13]
    node _pht_table_value_T = mux(stage2_stall_reg, PHTS_banks_oneissue_block_ram.io.pht_out, pht_table_value) @[branch_prediction.scala 283:27]
    pht_table_value <= _pht_table_value_T @[branch_prediction.scala 283:21]
    io.out_L <= PHTS_banks_oneissue_block_ram.io.out_L @[branch_prediction.scala 286:14]
    io.out_M <= io.out_L @[branch_prediction.scala 287:14]
    io.out_R <= io.out_L @[branch_prediction.scala 288:14]
    io.bht_L <= BHT_banks_oneissue.io.out_L @[branch_prediction.scala 290:14]
    io.bht_M <= io.bht_L @[branch_prediction.scala 291:14]
    io.bht_R <= io.bht_L @[branch_prediction.scala 292:14]
    node _io_pre_L_T = eq(UInt<1>("h0"), io.out_L) @[Mux.scala 81:61]
    node _io_pre_L_T_1 = mux(_io_pre_L_T, UInt<1>("h0"), UInt<1>("h1")) @[Mux.scala 81:58]
    node _io_pre_L_T_2 = eq(UInt<1>("h1"), io.out_L) @[Mux.scala 81:61]
    node _io_pre_L_T_3 = mux(_io_pre_L_T_2, UInt<1>("h0"), _io_pre_L_T_1) @[Mux.scala 81:58]
    node _io_pre_L_T_4 = eq(UInt<2>("h2"), io.out_L) @[Mux.scala 81:61]
    node _io_pre_L_T_5 = mux(_io_pre_L_T_4, UInt<1>("h1"), _io_pre_L_T_3) @[Mux.scala 81:58]
    io.pre_L <= _io_pre_L_T_5 @[branch_prediction.scala 294:14]
    io.pre_M <= io.pre_L @[branch_prediction.scala 295:14]
    io.pre_R <= io.pre_L @[branch_prediction.scala 296:14]
    io.pre_target_L <= BTB_banks_oneissue_with_block_ram.io.out_L @[branch_prediction.scala 298:21]
    io.pre_target_M <= io.pre_target_L @[branch_prediction.scala 299:21]
    io.pre_target_R <= io.pre_target_L @[branch_prediction.scala 300:21]
    io.btb_hit[0] <= BTB_banks_oneissue_with_block_ram.io.hit_L @[branch_prediction.scala 302:19]
    io.btb_hit[1] <= io.btb_hit[0] @[branch_prediction.scala 303:19]
    io.btb_hit[2] <= io.btb_hit[0] @[branch_prediction.scala 304:19]
    io.pht_out <= PHTS_banks_oneissue_block_ram.io.pht_out @[branch_prediction.scala 306:16]

  module pc_detail_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>}
    output io_in : { flip pc_value_in : UInt<32>, flip pc_inst_in : UInt<32>}
    output io_out : { pc_value_out : UInt<32>, pc_inst_out : UInt<32>}

    reg pc_value : UInt<32>, clock with :
      reset => (UInt<1>("h0"), pc_value) @[myCPU.scala 279:25]
    node _pc_value_T = asUInt(reset) @[myCPU.scala 281:27]
    node _pc_value_T_1 = cat(UInt<16>("hbfbf"), UInt<16>("hfffc")) @[Cat.scala 31:58]
    node _pc_value_T_2 = mux(io.stall, io_in.pc_value_in, pc_value) @[myCPU.scala 281:77]
    node _pc_value_T_3 = mux(io.flush, UInt<1>("h0"), _pc_value_T_2) @[myCPU.scala 281:60]
    node _pc_value_T_4 = mux(_pc_value_T, _pc_value_T_1, _pc_value_T_3) @[myCPU.scala 281:20]
    pc_value <= _pc_value_T_4 @[myCPU.scala 281:14]
    io_out.pc_value_out <= pc_value @[myCPU.scala 282:25]
    reg pc_inst : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[myCPU.scala 283:26]
    node _pc_inst_T = mux(io.stall, io_in.pc_inst_in, pc_inst) @[myCPU.scala 284:37]
    node _pc_inst_T_1 = mux(io.flush, UInt<1>("h0"), _pc_inst_T) @[myCPU.scala 284:20]
    pc_inst <= _pc_inst_T_1 @[myCPU.scala 284:14]
    io_out.pc_inst_out <= pc_inst @[myCPU.scala 285:25]

  module pc_detail_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>}
    output io_in : { flip pc_value_in : UInt<32>, flip pc_inst_in : UInt<32>}
    output io_out : { pc_value_out : UInt<32>, pc_inst_out : UInt<32>}

    reg pc_value : UInt<32>, clock with :
      reset => (UInt<1>("h0"), pc_value) @[myCPU.scala 279:25]
    node _pc_value_T = asUInt(reset) @[myCPU.scala 281:27]
    node _pc_value_T_1 = cat(UInt<16>("hbfbf"), UInt<16>("hfffc")) @[Cat.scala 31:58]
    node _pc_value_T_2 = mux(io.stall, io_in.pc_value_in, pc_value) @[myCPU.scala 281:77]
    node _pc_value_T_3 = mux(io.flush, UInt<1>("h0"), _pc_value_T_2) @[myCPU.scala 281:60]
    node _pc_value_T_4 = mux(_pc_value_T, _pc_value_T_1, _pc_value_T_3) @[myCPU.scala 281:20]
    pc_value <= _pc_value_T_4 @[myCPU.scala 281:14]
    io_out.pc_value_out <= pc_value @[myCPU.scala 282:25]
    reg pc_inst : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[myCPU.scala 283:26]
    node _pc_inst_T = mux(io.stall, io_in.pc_inst_in, pc_inst) @[myCPU.scala 284:37]
    node _pc_inst_T_1 = mux(io.flush, UInt<1>("h0"), _pc_inst_T) @[myCPU.scala 284:20]
    pc_inst <= _pc_inst_T_1 @[myCPU.scala 284:14]
    io_out.pc_inst_out <= pc_inst @[myCPU.scala 285:25]

  module pc_detail_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>}
    output io_in : { flip pc_value_in : UInt<32>, flip pc_inst_in : UInt<32>}
    output io_out : { pc_value_out : UInt<32>, pc_inst_out : UInt<32>}

    reg pc_value : UInt<32>, clock with :
      reset => (UInt<1>("h0"), pc_value) @[myCPU.scala 279:25]
    node _pc_value_T = asUInt(reset) @[myCPU.scala 281:27]
    node _pc_value_T_1 = cat(UInt<16>("hbfbf"), UInt<16>("hfffc")) @[Cat.scala 31:58]
    node _pc_value_T_2 = mux(io.stall, io_in.pc_value_in, pc_value) @[myCPU.scala 281:77]
    node _pc_value_T_3 = mux(io.flush, UInt<1>("h0"), _pc_value_T_2) @[myCPU.scala 281:60]
    node _pc_value_T_4 = mux(_pc_value_T, _pc_value_T_1, _pc_value_T_3) @[myCPU.scala 281:20]
    pc_value <= _pc_value_T_4 @[myCPU.scala 281:14]
    io_out.pc_value_out <= pc_value @[myCPU.scala 282:25]
    reg pc_inst : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[myCPU.scala 283:26]
    node _pc_inst_T = mux(io.stall, io_in.pc_inst_in, pc_inst) @[myCPU.scala 284:37]
    node _pc_inst_T_1 = mux(io.flush, UInt<1>("h0"), _pc_inst_T) @[myCPU.scala 284:20]
    pc_inst <= _pc_inst_T_1 @[myCPU.scala 284:14]
    io_out.pc_inst_out <= pc_inst @[myCPU.scala 285:25]

  module bru_detail :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>}
    output io_in : { flip pht : UInt<2>, flip bht : UInt<7>, flip hashcode : UInt<4>, flip target_pc : UInt<32>, flip lookup_data : UInt<7>, flip pht_lookup_value : UInt<8>}
    input io_out : { flip pht : UInt<2>, flip bht : UInt<7>, flip hashcode : UInt<4>, flip target_pc : UInt<32>, flip lookup_data : UInt<7>, flip pht_lookup_value : UInt<8>}

    reg pht_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[myCPU.scala 644:30]
    reg bht_value : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[myCPU.scala 645:30]
    reg hashcode_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[myCPU.scala 646:35]
    reg target_pc_value : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[myCPU.scala 647:36]
    reg lookup_data_value : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[myCPU.scala 648:38]
    reg pht_lookup_value_data : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[myCPU.scala 649:42]
    node _pht_value_T = mux(io.stall, io_in.pht, pht_value) @[myCPU.scala 650:38]
    node _pht_value_T_1 = mux(io.flush, UInt<1>("h0"), _pht_value_T) @[myCPU.scala 650:21]
    pht_value <= _pht_value_T_1 @[myCPU.scala 650:15]
    node _bht_value_T = mux(io.stall, io_in.bht, bht_value) @[myCPU.scala 651:38]
    node _bht_value_T_1 = mux(io.flush, UInt<1>("h0"), _bht_value_T) @[myCPU.scala 651:21]
    bht_value <= _bht_value_T_1 @[myCPU.scala 651:15]
    node _hashcode_value_T = mux(io.stall, io_in.hashcode, hashcode_value) @[myCPU.scala 652:43]
    node _hashcode_value_T_1 = mux(io.flush, UInt<1>("h0"), _hashcode_value_T) @[myCPU.scala 652:26]
    hashcode_value <= _hashcode_value_T_1 @[myCPU.scala 652:20]
    node _target_pc_value_T = mux(io.stall, io_in.target_pc, target_pc_value) @[myCPU.scala 653:44]
    node _target_pc_value_T_1 = mux(io.flush, UInt<1>("h0"), _target_pc_value_T) @[myCPU.scala 653:27]
    target_pc_value <= _target_pc_value_T_1 @[myCPU.scala 653:21]
    node _lookup_data_value_T = mux(io.stall, io_in.lookup_data, lookup_data_value) @[myCPU.scala 654:46]
    node _lookup_data_value_T_1 = mux(io.flush, UInt<1>("h0"), _lookup_data_value_T) @[myCPU.scala 654:29]
    lookup_data_value <= _lookup_data_value_T_1 @[myCPU.scala 654:23]
    node _pht_lookup_value_data_T = mux(io.stall, io_in.pht_lookup_value, pht_lookup_value_data) @[myCPU.scala 655:50]
    node _pht_lookup_value_data_T_1 = mux(io.flush, UInt<1>("h0"), _pht_lookup_value_data_T) @[myCPU.scala 655:33]
    pht_lookup_value_data <= _pht_lookup_value_data_T_1 @[myCPU.scala 655:27]
    io_out.pht <= pht_value @[myCPU.scala 658:16]
    io_out.bht <= bht_value @[myCPU.scala 659:16]
    io_out.hashcode <= hashcode_value @[myCPU.scala 660:21]
    io_out.target_pc <= target_pc_value @[myCPU.scala 661:22]
    io_out.lookup_data <= lookup_data_value @[myCPU.scala 662:24]
    io_out.pht_lookup_value <= pht_lookup_value_data @[myCPU.scala 663:29]

  module bru_detail_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>}
    output io_in : { flip pht : UInt<2>, flip bht : UInt<7>, flip hashcode : UInt<4>, flip target_pc : UInt<32>, flip lookup_data : UInt<7>, flip pht_lookup_value : UInt<8>}
    input io_out : { flip pht : UInt<2>, flip bht : UInt<7>, flip hashcode : UInt<4>, flip target_pc : UInt<32>, flip lookup_data : UInt<7>, flip pht_lookup_value : UInt<8>}

    reg pht_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[myCPU.scala 644:30]
    reg bht_value : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[myCPU.scala 645:30]
    reg hashcode_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[myCPU.scala 646:35]
    reg target_pc_value : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[myCPU.scala 647:36]
    reg lookup_data_value : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[myCPU.scala 648:38]
    reg pht_lookup_value_data : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[myCPU.scala 649:42]
    node _pht_value_T = mux(io.stall, io_in.pht, pht_value) @[myCPU.scala 650:38]
    node _pht_value_T_1 = mux(io.flush, UInt<1>("h0"), _pht_value_T) @[myCPU.scala 650:21]
    pht_value <= _pht_value_T_1 @[myCPU.scala 650:15]
    node _bht_value_T = mux(io.stall, io_in.bht, bht_value) @[myCPU.scala 651:38]
    node _bht_value_T_1 = mux(io.flush, UInt<1>("h0"), _bht_value_T) @[myCPU.scala 651:21]
    bht_value <= _bht_value_T_1 @[myCPU.scala 651:15]
    node _hashcode_value_T = mux(io.stall, io_in.hashcode, hashcode_value) @[myCPU.scala 652:43]
    node _hashcode_value_T_1 = mux(io.flush, UInt<1>("h0"), _hashcode_value_T) @[myCPU.scala 652:26]
    hashcode_value <= _hashcode_value_T_1 @[myCPU.scala 652:20]
    node _target_pc_value_T = mux(io.stall, io_in.target_pc, target_pc_value) @[myCPU.scala 653:44]
    node _target_pc_value_T_1 = mux(io.flush, UInt<1>("h0"), _target_pc_value_T) @[myCPU.scala 653:27]
    target_pc_value <= _target_pc_value_T_1 @[myCPU.scala 653:21]
    node _lookup_data_value_T = mux(io.stall, io_in.lookup_data, lookup_data_value) @[myCPU.scala 654:46]
    node _lookup_data_value_T_1 = mux(io.flush, UInt<1>("h0"), _lookup_data_value_T) @[myCPU.scala 654:29]
    lookup_data_value <= _lookup_data_value_T_1 @[myCPU.scala 654:23]
    node _pht_lookup_value_data_T = mux(io.stall, io_in.pht_lookup_value, pht_lookup_value_data) @[myCPU.scala 655:50]
    node _pht_lookup_value_data_T_1 = mux(io.flush, UInt<1>("h0"), _pht_lookup_value_data_T) @[myCPU.scala 655:33]
    pht_lookup_value_data <= _pht_lookup_value_data_T_1 @[myCPU.scala 655:27]
    io_out.pht <= pht_value @[myCPU.scala 658:16]
    io_out.bht <= bht_value @[myCPU.scala 659:16]
    io_out.hashcode <= hashcode_value @[myCPU.scala 660:21]
    io_out.target_pc <= target_pc_value @[myCPU.scala 661:22]
    io_out.lookup_data <= lookup_data_value @[myCPU.scala 662:24]
    io_out.pht_lookup_value <= pht_lookup_value_data @[myCPU.scala 663:29]

  module bru_detail_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>}
    output io_in : { flip pht : UInt<2>, flip bht : UInt<7>, flip hashcode : UInt<4>, flip target_pc : UInt<32>, flip lookup_data : UInt<7>, flip pht_lookup_value : UInt<8>}
    input io_out : { flip pht : UInt<2>, flip bht : UInt<7>, flip hashcode : UInt<4>, flip target_pc : UInt<32>, flip lookup_data : UInt<7>, flip pht_lookup_value : UInt<8>}

    reg pht_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[myCPU.scala 644:30]
    reg bht_value : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[myCPU.scala 645:30]
    reg hashcode_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[myCPU.scala 646:35]
    reg target_pc_value : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[myCPU.scala 647:36]
    reg lookup_data_value : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[myCPU.scala 648:38]
    reg pht_lookup_value_data : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[myCPU.scala 649:42]
    node _pht_value_T = mux(io.stall, io_in.pht, pht_value) @[myCPU.scala 650:38]
    node _pht_value_T_1 = mux(io.flush, UInt<1>("h0"), _pht_value_T) @[myCPU.scala 650:21]
    pht_value <= _pht_value_T_1 @[myCPU.scala 650:15]
    node _bht_value_T = mux(io.stall, io_in.bht, bht_value) @[myCPU.scala 651:38]
    node _bht_value_T_1 = mux(io.flush, UInt<1>("h0"), _bht_value_T) @[myCPU.scala 651:21]
    bht_value <= _bht_value_T_1 @[myCPU.scala 651:15]
    node _hashcode_value_T = mux(io.stall, io_in.hashcode, hashcode_value) @[myCPU.scala 652:43]
    node _hashcode_value_T_1 = mux(io.flush, UInt<1>("h0"), _hashcode_value_T) @[myCPU.scala 652:26]
    hashcode_value <= _hashcode_value_T_1 @[myCPU.scala 652:20]
    node _target_pc_value_T = mux(io.stall, io_in.target_pc, target_pc_value) @[myCPU.scala 653:44]
    node _target_pc_value_T_1 = mux(io.flush, UInt<1>("h0"), _target_pc_value_T) @[myCPU.scala 653:27]
    target_pc_value <= _target_pc_value_T_1 @[myCPU.scala 653:21]
    node _lookup_data_value_T = mux(io.stall, io_in.lookup_data, lookup_data_value) @[myCPU.scala 654:46]
    node _lookup_data_value_T_1 = mux(io.flush, UInt<1>("h0"), _lookup_data_value_T) @[myCPU.scala 654:29]
    lookup_data_value <= _lookup_data_value_T_1 @[myCPU.scala 654:23]
    node _pht_lookup_value_data_T = mux(io.stall, io_in.pht_lookup_value, pht_lookup_value_data) @[myCPU.scala 655:50]
    node _pht_lookup_value_data_T_1 = mux(io.flush, UInt<1>("h0"), _pht_lookup_value_data_T) @[myCPU.scala 655:33]
    pht_lookup_value_data <= _pht_lookup_value_data_T_1 @[myCPU.scala 655:27]
    io_out.pht <= pht_value @[myCPU.scala 658:16]
    io_out.bht <= bht_value @[myCPU.scala 659:16]
    io_out.hashcode <= hashcode_value @[myCPU.scala 660:21]
    io_out.target_pc <= target_pc_value @[myCPU.scala 661:22]
    io_out.lookup_data <= lookup_data_value @[myCPU.scala 662:24]
    io_out.pht_lookup_value <= pht_lookup_value_data @[myCPU.scala 663:29]

  module bru_detail_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>}
    output io_in : { flip pht : UInt<2>, flip bht : UInt<7>, flip hashcode : UInt<4>, flip target_pc : UInt<32>, flip lookup_data : UInt<7>, flip pht_lookup_value : UInt<8>}
    input io_out : { flip pht : UInt<2>, flip bht : UInt<7>, flip hashcode : UInt<4>, flip target_pc : UInt<32>, flip lookup_data : UInt<7>, flip pht_lookup_value : UInt<8>}

    reg pht_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[myCPU.scala 644:30]
    reg bht_value : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[myCPU.scala 645:30]
    reg hashcode_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[myCPU.scala 646:35]
    reg target_pc_value : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[myCPU.scala 647:36]
    reg lookup_data_value : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[myCPU.scala 648:38]
    reg pht_lookup_value_data : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[myCPU.scala 649:42]
    node _pht_value_T = mux(io.stall, io_in.pht, pht_value) @[myCPU.scala 650:38]
    node _pht_value_T_1 = mux(io.flush, UInt<1>("h0"), _pht_value_T) @[myCPU.scala 650:21]
    pht_value <= _pht_value_T_1 @[myCPU.scala 650:15]
    node _bht_value_T = mux(io.stall, io_in.bht, bht_value) @[myCPU.scala 651:38]
    node _bht_value_T_1 = mux(io.flush, UInt<1>("h0"), _bht_value_T) @[myCPU.scala 651:21]
    bht_value <= _bht_value_T_1 @[myCPU.scala 651:15]
    node _hashcode_value_T = mux(io.stall, io_in.hashcode, hashcode_value) @[myCPU.scala 652:43]
    node _hashcode_value_T_1 = mux(io.flush, UInt<1>("h0"), _hashcode_value_T) @[myCPU.scala 652:26]
    hashcode_value <= _hashcode_value_T_1 @[myCPU.scala 652:20]
    node _target_pc_value_T = mux(io.stall, io_in.target_pc, target_pc_value) @[myCPU.scala 653:44]
    node _target_pc_value_T_1 = mux(io.flush, UInt<1>("h0"), _target_pc_value_T) @[myCPU.scala 653:27]
    target_pc_value <= _target_pc_value_T_1 @[myCPU.scala 653:21]
    node _lookup_data_value_T = mux(io.stall, io_in.lookup_data, lookup_data_value) @[myCPU.scala 654:46]
    node _lookup_data_value_T_1 = mux(io.flush, UInt<1>("h0"), _lookup_data_value_T) @[myCPU.scala 654:29]
    lookup_data_value <= _lookup_data_value_T_1 @[myCPU.scala 654:23]
    node _pht_lookup_value_data_T = mux(io.stall, io_in.pht_lookup_value, pht_lookup_value_data) @[myCPU.scala 655:50]
    node _pht_lookup_value_data_T_1 = mux(io.flush, UInt<1>("h0"), _pht_lookup_value_data_T) @[myCPU.scala 655:33]
    pht_lookup_value_data <= _pht_lookup_value_data_T_1 @[myCPU.scala 655:27]
    io_out.pht <= pht_value @[myCPU.scala 658:16]
    io_out.bht <= bht_value @[myCPU.scala 659:16]
    io_out.hashcode <= hashcode_value @[myCPU.scala 660:21]
    io_out.target_pc <= target_pc_value @[myCPU.scala 661:22]
    io_out.lookup_data <= lookup_data_value @[myCPU.scala 662:24]
    io_out.pht_lookup_value <= pht_lookup_value_data @[myCPU.scala 663:29]

  module bru_detail_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>}
    output io_in : { flip pht : UInt<2>, flip bht : UInt<7>, flip hashcode : UInt<4>, flip target_pc : UInt<32>, flip lookup_data : UInt<7>, flip pht_lookup_value : UInt<8>}
    input io_out : { flip pht : UInt<2>, flip bht : UInt<7>, flip hashcode : UInt<4>, flip target_pc : UInt<32>, flip lookup_data : UInt<7>, flip pht_lookup_value : UInt<8>}

    reg pht_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[myCPU.scala 644:30]
    reg bht_value : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[myCPU.scala 645:30]
    reg hashcode_value : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[myCPU.scala 646:35]
    reg target_pc_value : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[myCPU.scala 647:36]
    reg lookup_data_value : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[myCPU.scala 648:38]
    reg pht_lookup_value_data : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[myCPU.scala 649:42]
    node _pht_value_T = mux(io.stall, io_in.pht, pht_value) @[myCPU.scala 650:38]
    node _pht_value_T_1 = mux(io.flush, UInt<1>("h0"), _pht_value_T) @[myCPU.scala 650:21]
    pht_value <= _pht_value_T_1 @[myCPU.scala 650:15]
    node _bht_value_T = mux(io.stall, io_in.bht, bht_value) @[myCPU.scala 651:38]
    node _bht_value_T_1 = mux(io.flush, UInt<1>("h0"), _bht_value_T) @[myCPU.scala 651:21]
    bht_value <= _bht_value_T_1 @[myCPU.scala 651:15]
    node _hashcode_value_T = mux(io.stall, io_in.hashcode, hashcode_value) @[myCPU.scala 652:43]
    node _hashcode_value_T_1 = mux(io.flush, UInt<1>("h0"), _hashcode_value_T) @[myCPU.scala 652:26]
    hashcode_value <= _hashcode_value_T_1 @[myCPU.scala 652:20]
    node _target_pc_value_T = mux(io.stall, io_in.target_pc, target_pc_value) @[myCPU.scala 653:44]
    node _target_pc_value_T_1 = mux(io.flush, UInt<1>("h0"), _target_pc_value_T) @[myCPU.scala 653:27]
    target_pc_value <= _target_pc_value_T_1 @[myCPU.scala 653:21]
    node _lookup_data_value_T = mux(io.stall, io_in.lookup_data, lookup_data_value) @[myCPU.scala 654:46]
    node _lookup_data_value_T_1 = mux(io.flush, UInt<1>("h0"), _lookup_data_value_T) @[myCPU.scala 654:29]
    lookup_data_value <= _lookup_data_value_T_1 @[myCPU.scala 654:23]
    node _pht_lookup_value_data_T = mux(io.stall, io_in.pht_lookup_value, pht_lookup_value_data) @[myCPU.scala 655:50]
    node _pht_lookup_value_data_T_1 = mux(io.flush, UInt<1>("h0"), _pht_lookup_value_data_T) @[myCPU.scala 655:33]
    pht_lookup_value_data <= _pht_lookup_value_data_T_1 @[myCPU.scala 655:27]
    io_out.pht <= pht_value @[myCPU.scala 658:16]
    io_out.bht <= bht_value @[myCPU.scala 659:16]
    io_out.hashcode <= hashcode_value @[myCPU.scala 660:21]
    io_out.target_pc <= target_pc_value @[myCPU.scala 661:22]
    io_out.lookup_data <= lookup_data_value @[myCPU.scala 662:24]
    io_out.pht_lookup_value <= pht_lookup_value_data @[myCPU.scala 663:29]

  module myCPU :
    input ext_int : UInt<6>
    input resetn : UInt<1>
    input clk : UInt<1>
    output inst_cache : UInt<1>
    output inst_sram_en : UInt<1>
    output inst_sram_wen : UInt<1>
    output inst_size : UInt<2>
    output inst_sram_addr : UInt<32>
    output inst_sram_wdata : UInt<32>
    input inst_addr_ok : UInt<1>
    input inst_data_ok : UInt<1>
    input inst_sram_rdata_L : UInt<40>
    input inst_sram_hit : UInt<1>
    input inst_data_valid : UInt<3>
    input inst_write_en : UInt<2>
    output stage2_flush : UInt<1>
    input stage2_stall : UInt<1>
    output stage1_valid_flush : UInt<2>
    output inst_ready_to_use : UInt<1>
    output inst_buffer_full : UInt<1>
    output data_sram_en : UInt<1>
    output data_sram_wen : UInt<1>
    output data_size : UInt<2>
    output data_sram_addr : UInt<32>
    output data_sram_wdata : UInt<32>
    output data_cache : UInt<1>
    input data_addr_ok : UInt<1>
    input data_data_ok : UInt<1>
    input data_sram_rdata : UInt<32>
    input data_stage2_stall : UInt<1>
    output debug_wb_pc : UInt<32>
    output debug_wb_rf_wen : UInt<4>
    output debug_wb_rf_wnum : UInt<5>
    output debug_wb_rf_wdata : UInt<32>

    node _T = asClock(clk) @[myCPU.scala 80:23]
    node _T_1 = not(resetn) @[myCPU.scala 80:32]
    node _T_2 = asAsyncReset(_T_1) @[myCPU.scala 80:41]
    inst _alu of alu @[myCPU.scala 94:22]
    _alu.clock <= _T
    _alu.reset <= _T_2
    inst _br of br @[myCPU.scala 95:22]
    _br.clock <= _T
    _br.reset <= _T_2
    inst _cfu of cfu @[myCPU.scala 96:22]
    _cfu.clock <= _T
    _cfu.reset <= _T_2
    inst _cp0 of cp0 @[myCPU.scala 97:22]
    _cp0.clock <= _T
    _cp0.reset <= _T_2
    inst _cu of cu @[myCPU.scala 98:22]
    _cu.clock <= _T
    _cu.reset <= _T_2
    inst _dmem of dmem @[myCPU.scala 99:23]
    _dmem.clock <= _T
    _dmem.reset <= _T_2
    inst _dmemreq of dmemreq @[myCPU.scala 100:26]
    _dmemreq.clock <= _T
    _dmemreq.reset <= _T_2
    inst _ex2mem of ex2mem @[myCPU.scala 101:26]
    _ex2mem.clock <= _T
    _ex2mem.reset <= _T_2
    inst _mem2mem2 of ex2mem_1 @[myCPU.scala 102:28]
    _mem2mem2.clock <= _T
    _mem2mem2.reset <= _T_2
    inst _hilo of hilo @[myCPU.scala 103:26]
    _hilo.clock <= _T
    _hilo.reset <= _T_2
    inst _id2ex of id2ex @[myCPU.scala 104:26]
    _id2ex.clock <= _T
    _id2ex.reset <= _T_2
    inst _if2id of if2id @[myCPU.scala 105:26]
    _if2id.clock <= _T
    _if2id.reset <= _T_2
    inst _mem22wb of mem2wb @[myCPU.scala 107:27]
    _mem22wb.clock <= _T
    _mem22wb.reset <= _T_2
    inst _mmu of mmu @[myCPU.scala 108:26]
    _mmu.clock <= _T
    _mmu.reset <= _T_2
    inst _muldiv of muldiv @[myCPU.scala 109:26]
    _muldiv.clock <= _T
    _muldiv.reset <= _T_2
    inst _regfile of regfile @[myCPU.scala 111:26]
    _regfile.clock <= _T
    _regfile.reset <= _T_2
    inst fifo of fifo @[myCPU.scala 113:29]
    fifo.clock <= _T
    fifo.reset <= _T_2
    _id2ex.io1.MemRLD <= _cu.io.MemRLD @[myCPU.scala 118:15]
    _id2ex.io1.MemWidthD <= _cu.io.MemWidthD @[myCPU.scala 118:15]
    _id2ex.io1.LoadUnsignedD <= _cu.io.LoadUnsignedD @[myCPU.scala 118:15]
    _id2ex.io1.CP0ToRegD <= _cu.io.CP0ToRegD @[myCPU.scala 118:15]
    _id2ex.io1.CP0WriteD <= _cu.io.CP0WriteD @[myCPU.scala 118:15]
    _id2ex.io1.HiLoToRegD <= _cu.io.HiLoToRegD @[myCPU.scala 118:15]
    _id2ex.io1.HiLoWriteD <= _cu.io.HiLoWriteD @[myCPU.scala 118:15]
    _id2ex.io1.LinkD <= _cu.io.LinkD @[myCPU.scala 118:15]
    _id2ex.io1.JRD <= _cu.io.JRD @[myCPU.scala 118:15]
    _id2ex.io1.JumpD <= _cu.io.JumpD @[myCPU.scala 118:15]
    _id2ex.io1.BranchD <= _cu.io.BranchD @[myCPU.scala 118:15]
    _id2ex.io1.ImmUnsigned <= _cu.io.ImmUnsigned @[myCPU.scala 118:15]
    _id2ex.io1.RegDstD <= _cu.io.RegDstD @[myCPU.scala 118:15]
    _id2ex.io1.ALUSrcD <= _cu.io.ALUSrcD @[myCPU.scala 118:15]
    _id2ex.io1.ALUCtrlD <= _cu.io.ALUCtrlD @[myCPU.scala 118:15]
    _id2ex.io1.MemWriteD <= _cu.io.MemWriteD @[myCPU.scala 118:15]
    _id2ex.io1.MemToRegD <= _cu.io.MemToRegD @[myCPU.scala 118:15]
    _id2ex.io1.RegWriteD <= _cu.io.RegWriteD @[myCPU.scala 118:15]
    _id2ex.io1.BranchD_Flag <= _cu.io.BranchD_Flag @[myCPU.scala 118:15]
    _ex2mem.io1.BranchJump_JrE <= _id2ex.io2.BranchJump_JrE @[myCPU.scala 119:15]
    _ex2mem.io1.MemRLE <= _id2ex.io2.MemRLE @[myCPU.scala 119:15]
    _ex2mem.io1.InDelaySlotE <= _id2ex.io2.InDelaySlotE @[myCPU.scala 119:15]
    _ex2mem.io1.PCE <= _id2ex.io2.PCE @[myCPU.scala 119:15]
    _ex2mem.io1.ReadCP0SelE <= _id2ex.io2.ReadCP0SelE @[myCPU.scala 119:15]
    _ex2mem.io1.ReadCP0AddrE <= _id2ex.io2.ReadCP0AddrE @[myCPU.scala 119:15]
    _ex2mem.io1.WriteCP0SelE <= _id2ex.io2.WriteCP0SelE @[myCPU.scala 119:15]
    _ex2mem.io1.WriteCP0AddrE <= _id2ex.io2.WriteCP0AddrE @[myCPU.scala 119:15]
    _ex2mem.io1.CP0WriteE <= _id2ex.io2.CP0WriteE @[myCPU.scala 119:15]
    _ex2mem.io1.HiLoToRegE <= _id2ex.io2.HiLoToRegE @[myCPU.scala 119:15]
    _ex2mem.io1.HiLoWriteE <= _id2ex.io2.HiLoWriteE @[myCPU.scala 119:15]
    _ex2mem.io1.MemWidthE <= _id2ex.io2.MemWidthE @[myCPU.scala 119:15]
    _ex2mem.io1.LoadUnsignedE <= _id2ex.io2.LoadUnsignedE @[myCPU.scala 119:15]
    _ex2mem.io1.PCPlus8E <= _id2ex.io2.PCPlus8E @[myCPU.scala 119:15]
    _ex2mem.io1.LinkE <= _id2ex.io2.LinkE @[myCPU.scala 119:15]
    _ex2mem.io1.RegDstE <= _id2ex.io2.RegDstE @[myCPU.scala 119:15]
    _ex2mem.io1.ALUSrcE <= _id2ex.io2.ALUSrcE @[myCPU.scala 119:15]
    _ex2mem.io1.ALUCtrlE <= _id2ex.io2.ALUCtrlE @[myCPU.scala 119:15]
    _ex2mem.io1.MemWriteE <= _id2ex.io2.MemWriteE @[myCPU.scala 119:15]
    _ex2mem.io1.MemToRegE <= _id2ex.io2.MemToRegE @[myCPU.scala 119:15]
    _ex2mem.io1.RegWriteE <= _id2ex.io2.RegWriteE @[myCPU.scala 119:15]
    inst_sram_wen <= UInt<1>("h0") @[myCPU.scala 123:15]
    wire stage_fec_2_branch_answer : UInt<1> @[myCPU.scala 126:41]
    wire stage_fec_2_branch_target : UInt<32> @[myCPU.scala 127:41]
    wire stage_fec_1_pc : UInt<32> @[myCPU.scala 130:26]
    node stage_fec_2_inst_jump = bits(inst_sram_rdata_L, 33, 33) @[myCPU.scala 133:41]
    node stage_fec_2_inst_branch = bits(inst_sram_rdata_L, 32, 32) @[myCPU.scala 134:43]
    reg pre_decoder_branchD_flag : UInt<1>, _T with :
      reset => (_T_2, UInt<1>("h0")) @[myCPU.scala 136:44]
    reg pre_decoder_branchdata : UInt<6>, _T with :
      reset => (_T_2, UInt<6>("h0")) @[myCPU.scala 137:43]
    reg pre_decoder_jump : UInt<1>, _T with :
      reset => (_T_2, UInt<1>("h0")) @[myCPU.scala 138:40]
    reg pre_decoder_jr : UInt<1>, _T with :
      reset => (_T_2, UInt<1>("h0")) @[myCPU.scala 139:40]
    wire ExceptionTypeD_Out : UInt<32> @[myCPU.scala 145:34]
    _id2ex.io.en <= _cfu.io.StallD @[myCPU.scala 146:29]
    _id2ex.io.clr <= _cfu.io.FlushE @[myCPU.scala 147:29]
    wire BranchRsD : UInt<32> @[myCPU.scala 149:25]
    wire BranchRtD : UInt<32> @[myCPU.scala 150:25]
    node _PCSrcD_T = bits(pre_decoder_jump, 0, 0) @[myCPU.scala 153:41]
    node _PCSrcD_T_1 = bits(_cfu.io.StallD, 0, 0) @[myCPU.scala 153:66]
    node _PCSrcD_T_2 = and(_PCSrcD_T, _PCSrcD_T_1) @[myCPU.scala 153:48]
    node _PCSrcD_T_3 = bits(_br.io.exe, 0, 0) @[myCPU.scala 153:85]
    node _PCSrcD_T_4 = bits(_cfu.io.StallD, 0, 0) @[myCPU.scala 153:110]
    node _PCSrcD_T_5 = and(_PCSrcD_T_3, _PCSrcD_T_4) @[myCPU.scala 153:92]
    node PCSrcD = cat(_PCSrcD_T_2, _PCSrcD_T_5) @[Cat.scala 31:58]
    node _PCBranchD_T = bits(_if2id.io.InstrD, 15, 15) @[myCPU.scala 154:58]
    node _PCBranchD_T_1 = bits(_if2id.io.InstrD, 15, 15) @[myCPU.scala 154:58]
    node _PCBranchD_T_2 = bits(_if2id.io.InstrD, 15, 15) @[myCPU.scala 154:58]
    node _PCBranchD_T_3 = bits(_if2id.io.InstrD, 15, 15) @[myCPU.scala 154:58]
    node _PCBranchD_T_4 = bits(_if2id.io.InstrD, 15, 15) @[myCPU.scala 154:58]
    node _PCBranchD_T_5 = bits(_if2id.io.InstrD, 15, 15) @[myCPU.scala 154:58]
    node _PCBranchD_T_6 = bits(_if2id.io.InstrD, 15, 15) @[myCPU.scala 154:58]
    node _PCBranchD_T_7 = bits(_if2id.io.InstrD, 15, 15) @[myCPU.scala 154:58]
    node _PCBranchD_T_8 = bits(_if2id.io.InstrD, 15, 15) @[myCPU.scala 154:58]
    node _PCBranchD_T_9 = bits(_if2id.io.InstrD, 15, 15) @[myCPU.scala 154:58]
    node _PCBranchD_T_10 = bits(_if2id.io.InstrD, 15, 15) @[myCPU.scala 154:58]
    node _PCBranchD_T_11 = bits(_if2id.io.InstrD, 15, 15) @[myCPU.scala 154:58]
    node _PCBranchD_T_12 = bits(_if2id.io.InstrD, 15, 15) @[myCPU.scala 154:58]
    node _PCBranchD_T_13 = bits(_if2id.io.InstrD, 15, 15) @[myCPU.scala 154:58]
    node PCBranchD_lo_lo_hi = cat(_PCBranchD_T_11, _PCBranchD_T_12) @[Cat.scala 31:58]
    node PCBranchD_lo_lo = cat(PCBranchD_lo_lo_hi, _PCBranchD_T_13) @[Cat.scala 31:58]
    node PCBranchD_lo_hi_lo = cat(_PCBranchD_T_9, _PCBranchD_T_10) @[Cat.scala 31:58]
    node PCBranchD_lo_hi_hi = cat(_PCBranchD_T_7, _PCBranchD_T_8) @[Cat.scala 31:58]
    node PCBranchD_lo_hi = cat(PCBranchD_lo_hi_hi, PCBranchD_lo_hi_lo) @[Cat.scala 31:58]
    node PCBranchD_lo = cat(PCBranchD_lo_hi, PCBranchD_lo_lo) @[Cat.scala 31:58]
    node PCBranchD_hi_lo_hi = cat(_PCBranchD_T_4, _PCBranchD_T_5) @[Cat.scala 31:58]
    node PCBranchD_hi_lo = cat(PCBranchD_hi_lo_hi, _PCBranchD_T_6) @[Cat.scala 31:58]
    node PCBranchD_hi_hi_lo = cat(_PCBranchD_T_2, _PCBranchD_T_3) @[Cat.scala 31:58]
    node PCBranchD_hi_hi_hi = cat(_PCBranchD_T, _PCBranchD_T_1) @[Cat.scala 31:58]
    node PCBranchD_hi_hi = cat(PCBranchD_hi_hi_hi, PCBranchD_hi_hi_lo) @[Cat.scala 31:58]
    node PCBranchD_hi = cat(PCBranchD_hi_hi, PCBranchD_hi_lo) @[Cat.scala 31:58]
    node _PCBranchD_T_14 = cat(PCBranchD_hi, PCBranchD_lo) @[Cat.scala 31:58]
    node _PCBranchD_T_15 = bits(_if2id.io.InstrD, 15, 0) @[myCPU.scala 154:81]
    node PCBranchD_hi_1 = cat(_PCBranchD_T_14, _PCBranchD_T_15) @[Cat.scala 31:58]
    node _PCBranchD_T_16 = cat(PCBranchD_hi_1, UInt<2>("h0")) @[Cat.scala 31:58]
    node _PCBranchD_T_17 = add(_PCBranchD_T_16, _if2id.io.PCPlus4D) @[myCPU.scala 154:98]
    node PCBranchD = tail(_PCBranchD_T_17, 1) @[myCPU.scala 154:98]
    node _PCJumpD_T = bits(pre_decoder_jr, 0, 0) @[myCPU.scala 155:40]
    node _PCJumpD_T_1 = bits(_if2id.io.PCPlus4D, 31, 28) @[myCPU.scala 155:69]
    node _PCJumpD_T_2 = bits(_if2id.io.InstrD, 25, 0) @[myCPU.scala 155:83]
    node PCJumpD_hi = cat(_PCJumpD_T_1, _PCJumpD_T_2) @[Cat.scala 31:58]
    node _PCJumpD_T_3 = cat(PCJumpD_hi, UInt<2>("h0")) @[Cat.scala 31:58]
    node PCJumpD = mux(_PCJumpD_T, BranchRsD, _PCJumpD_T_3) @[myCPU.scala 155:24]
    node RsD = bits(_if2id.io.InstrD, 25, 21) @[myCPU.scala 156:27]
    node RtD = bits(_if2id.io.InstrD, 20, 16) @[myCPU.scala 157:27]
    node RdD = bits(_if2id.io.InstrD, 15, 11) @[myCPU.scala 158:27]
    node _ImmD_T = bits(_cu.io.ImmUnsigned, 0, 0) @[myCPU.scala 159:44]
    node _ImmD_T_1 = bits(_if2id.io.InstrD, 15, 0) @[myCPU.scala 159:72]
    node _ImmD_T_2 = bits(_ImmD_T_1, 15, 0) @[macros.scala 298:29]
    node _ImmD_T_3 = cat(UInt<1>("h0"), _ImmD_T_2) @[Cat.scala 31:58]
    node _ImmD_T_4 = bits(_if2id.io.InstrD, 15, 0) @[myCPU.scala 159:101]
    node _ImmD_T_5 = bits(_ImmD_T_4, 15, 15) @[macros.scala 295:38]
    node _ImmD_T_6 = bits(_ImmD_T_4, 15, 15) @[macros.scala 295:38]
    node _ImmD_T_7 = bits(_ImmD_T_4, 15, 15) @[macros.scala 295:38]
    node _ImmD_T_8 = bits(_ImmD_T_4, 15, 15) @[macros.scala 295:38]
    node _ImmD_T_9 = bits(_ImmD_T_4, 15, 15) @[macros.scala 295:38]
    node _ImmD_T_10 = bits(_ImmD_T_4, 15, 15) @[macros.scala 295:38]
    node _ImmD_T_11 = bits(_ImmD_T_4, 15, 15) @[macros.scala 295:38]
    node _ImmD_T_12 = bits(_ImmD_T_4, 15, 15) @[macros.scala 295:38]
    node _ImmD_T_13 = bits(_ImmD_T_4, 15, 15) @[macros.scala 295:38]
    node _ImmD_T_14 = bits(_ImmD_T_4, 15, 15) @[macros.scala 295:38]
    node _ImmD_T_15 = bits(_ImmD_T_4, 15, 15) @[macros.scala 295:38]
    node _ImmD_T_16 = bits(_ImmD_T_4, 15, 15) @[macros.scala 295:38]
    node _ImmD_T_17 = bits(_ImmD_T_4, 15, 15) @[macros.scala 295:38]
    node _ImmD_T_18 = bits(_ImmD_T_4, 15, 15) @[macros.scala 295:38]
    node _ImmD_T_19 = bits(_ImmD_T_4, 15, 15) @[macros.scala 295:38]
    node _ImmD_T_20 = bits(_ImmD_T_4, 15, 15) @[macros.scala 295:38]
    node ImmD_lo_lo_lo = cat(_ImmD_T_19, _ImmD_T_20) @[Cat.scala 31:58]
    node ImmD_lo_lo_hi = cat(_ImmD_T_17, _ImmD_T_18) @[Cat.scala 31:58]
    node ImmD_lo_lo = cat(ImmD_lo_lo_hi, ImmD_lo_lo_lo) @[Cat.scala 31:58]
    node ImmD_lo_hi_lo = cat(_ImmD_T_15, _ImmD_T_16) @[Cat.scala 31:58]
    node ImmD_lo_hi_hi = cat(_ImmD_T_13, _ImmD_T_14) @[Cat.scala 31:58]
    node ImmD_lo_hi = cat(ImmD_lo_hi_hi, ImmD_lo_hi_lo) @[Cat.scala 31:58]
    node ImmD_lo = cat(ImmD_lo_hi, ImmD_lo_lo) @[Cat.scala 31:58]
    node ImmD_hi_lo_lo = cat(_ImmD_T_11, _ImmD_T_12) @[Cat.scala 31:58]
    node ImmD_hi_lo_hi = cat(_ImmD_T_9, _ImmD_T_10) @[Cat.scala 31:58]
    node ImmD_hi_lo = cat(ImmD_hi_lo_hi, ImmD_hi_lo_lo) @[Cat.scala 31:58]
    node ImmD_hi_hi_lo = cat(_ImmD_T_7, _ImmD_T_8) @[Cat.scala 31:58]
    node ImmD_hi_hi_hi = cat(_ImmD_T_5, _ImmD_T_6) @[Cat.scala 31:58]
    node ImmD_hi_hi = cat(ImmD_hi_hi_hi, ImmD_hi_hi_lo) @[Cat.scala 31:58]
    node ImmD_hi = cat(ImmD_hi_hi, ImmD_hi_lo) @[Cat.scala 31:58]
    node _ImmD_T_21 = cat(ImmD_hi, ImmD_lo) @[Cat.scala 31:58]
    node _ImmD_T_22 = bits(_ImmD_T_4, 15, 0) @[macros.scala 295:56]
    node _ImmD_T_23 = cat(_ImmD_T_21, _ImmD_T_22) @[Cat.scala 31:58]
    node ImmD = mux(_ImmD_T, _ImmD_T_3, _ImmD_T_23) @[myCPU.scala 159:24]
    node Write_WriteCP0AddrW = bits(_if2id.io.InstrD, 15, 11) @[myCPU.scala 160:37]
    node Write_WriteCP0Sel0 = bits(_if2id.io.InstrD, 2, 0) @[myCPU.scala 161:37]
    _ex2mem.io.en <= _cfu.io.StallE @[myCPU.scala 165:30]
    _ex2mem.io.clr <= _cfu.io.FlushM @[myCPU.scala 166:30]
    wire RD1ForWardE : UInt<32> @[myCPU.scala 167:27]
    wire RD2ForWardE : UInt<32> @[myCPU.scala 168:27]
    wire BadVAddrE : UInt<32> @[myCPU.scala 170:26]
    wire mem_write_data_rl : UInt<32> @[myCPU.scala 175:33]
    reg mem_cached : UInt<1>, _T with :
      reset => (_T_2, UInt<1>("h0")) @[myCPU.scala 176:29]
    node _mem_cached_T = bits(data_sram_en, 0, 0) @[myCPU.scala 177:32]
    node _mem_cached_T_1 = mux(_mem_cached_T, data_cache, mem_cached) @[myCPU.scala 177:22]
    mem_cached <= _mem_cached_T_1 @[myCPU.scala 177:16]
    node _data_sram_en_T = bits(_dmemreq.io.req, 0, 0) @[myCPU.scala 180:35]
    node _data_sram_en_T_1 = or(_data_sram_en_T, UInt<1>("h0")) @[myCPU.scala 180:42]
    node _data_sram_en_T_2 = eq(_dmem.io.data_pending, UInt<1>("h0")) @[myCPU.scala 180:59]
    node _data_sram_en_T_3 = and(_data_sram_en_T_1, _data_sram_en_T_2) @[myCPU.scala 180:56]
    data_sram_en <= _data_sram_en_T_3 @[myCPU.scala 180:14]
    node _data_sram_addr_T = bits(_ex2mem.io.PhyAddrM, 31, 2) @[myCPU.scala 182:55]
    node _data_sram_addr_T_1 = cat(_data_sram_addr_T, UInt<2>("h0")) @[Cat.scala 31:58]
    node _data_sram_addr_T_2 = mux(UInt<1>("h0"), _data_sram_addr_T_1, _dmemreq.io.addr) @[myCPU.scala 182:21]
    data_sram_addr <= _data_sram_addr_T_2 @[myCPU.scala 182:15]
    node _data_sram_wdata_T = mux(UInt<1>("h0"), mem_write_data_rl, _dmemreq.io.wdata) @[myCPU.scala 183:22]
    data_sram_wdata <= _data_sram_wdata_T @[myCPU.scala 183:16]
    node _data_sram_wen_T = neq(_id2ex.io2.MemRLE, UInt<1>("h0")) @[myCPU.scala 185:38]
    node _data_sram_wen_T_1 = mux(UInt<1>("h0"), UInt<1>("h1"), _dmemreq.io.wr) @[myCPU.scala 185:55]
    node _data_sram_wen_T_2 = mux(_data_sram_wen_T, UInt<1>("h0"), _data_sram_wen_T_1) @[myCPU.scala 185:19]
    data_sram_wen <= _data_sram_wen_T_2 @[myCPU.scala 185:13]
    node _mem_write_data_rl_T = eq(_ex2mem.io.MemRLM, UInt<2>("h2")) @[myCPU.scala 186:49]
    node _mem_write_data_rl_T_1 = bits(_ex2mem.io.PhyAddrM, 1, 0) @[myCPU.scala 187:38]
    node _mem_write_data_rl_T_2 = bits(data_sram_rdata, 31, 8) @[myCPU.scala 188:34]
    node _mem_write_data_rl_T_3 = bits(_ex2mem.io.RtM, 31, 24) @[myCPU.scala 188:44]
    node _mem_write_data_rl_T_4 = cat(_mem_write_data_rl_T_2, _mem_write_data_rl_T_3) @[Cat.scala 31:58]
    node _mem_write_data_rl_T_5 = bits(data_sram_rdata, 31, 16) @[myCPU.scala 189:34]
    node _mem_write_data_rl_T_6 = bits(_ex2mem.io.RtM, 31, 16) @[myCPU.scala 189:45]
    node _mem_write_data_rl_T_7 = cat(_mem_write_data_rl_T_5, _mem_write_data_rl_T_6) @[Cat.scala 31:58]
    node _mem_write_data_rl_T_8 = bits(data_sram_rdata, 31, 24) @[myCPU.scala 190:34]
    node _mem_write_data_rl_T_9 = bits(_ex2mem.io.RtM, 31, 8) @[myCPU.scala 190:45]
    node _mem_write_data_rl_T_10 = cat(_mem_write_data_rl_T_8, _mem_write_data_rl_T_9) @[Cat.scala 31:58]
    node _mem_write_data_rl_T_11 = eq(UInt<1>("h0"), _mem_write_data_rl_T_1) @[Mux.scala 81:61]
    node _mem_write_data_rl_T_12 = mux(_mem_write_data_rl_T_11, _mem_write_data_rl_T_4, _ex2mem.io.RtM) @[Mux.scala 81:58]
    node _mem_write_data_rl_T_13 = eq(UInt<1>("h1"), _mem_write_data_rl_T_1) @[Mux.scala 81:61]
    node _mem_write_data_rl_T_14 = mux(_mem_write_data_rl_T_13, _mem_write_data_rl_T_7, _mem_write_data_rl_T_12) @[Mux.scala 81:58]
    node _mem_write_data_rl_T_15 = eq(UInt<2>("h2"), _mem_write_data_rl_T_1) @[Mux.scala 81:61]
    node _mem_write_data_rl_T_16 = mux(_mem_write_data_rl_T_15, _mem_write_data_rl_T_10, _mem_write_data_rl_T_14) @[Mux.scala 81:58]
    node _mem_write_data_rl_T_17 = bits(_ex2mem.io.PhyAddrM, 1, 0) @[myCPU.scala 191:41]
    node _mem_write_data_rl_T_18 = bits(_ex2mem.io.RtM, 23, 0) @[myCPU.scala 192:27]
    node _mem_write_data_rl_T_19 = bits(data_sram_rdata, 7, 0) @[myCPU.scala 192:47]
    node _mem_write_data_rl_T_20 = cat(_mem_write_data_rl_T_18, _mem_write_data_rl_T_19) @[Cat.scala 31:58]
    node _mem_write_data_rl_T_21 = bits(_ex2mem.io.RtM, 15, 0) @[myCPU.scala 193:27]
    node _mem_write_data_rl_T_22 = bits(data_sram_rdata, 15, 0) @[myCPU.scala 193:47]
    node _mem_write_data_rl_T_23 = cat(_mem_write_data_rl_T_21, _mem_write_data_rl_T_22) @[Cat.scala 31:58]
    node _mem_write_data_rl_T_24 = bits(_ex2mem.io.RtM, 7, 0) @[myCPU.scala 194:27]
    node _mem_write_data_rl_T_25 = bits(data_sram_rdata, 23, 0) @[myCPU.scala 194:46]
    node _mem_write_data_rl_T_26 = cat(_mem_write_data_rl_T_24, _mem_write_data_rl_T_25) @[Cat.scala 31:58]
    node _mem_write_data_rl_T_27 = eq(UInt<1>("h1"), _mem_write_data_rl_T_17) @[Mux.scala 81:61]
    node _mem_write_data_rl_T_28 = mux(_mem_write_data_rl_T_27, _mem_write_data_rl_T_20, _ex2mem.io.RtM) @[Mux.scala 81:58]
    node _mem_write_data_rl_T_29 = eq(UInt<2>("h2"), _mem_write_data_rl_T_17) @[Mux.scala 81:61]
    node _mem_write_data_rl_T_30 = mux(_mem_write_data_rl_T_29, _mem_write_data_rl_T_23, _mem_write_data_rl_T_28) @[Mux.scala 81:58]
    node _mem_write_data_rl_T_31 = eq(UInt<2>("h3"), _mem_write_data_rl_T_17) @[Mux.scala 81:61]
    node _mem_write_data_rl_T_32 = mux(_mem_write_data_rl_T_31, _mem_write_data_rl_T_26, _mem_write_data_rl_T_30) @[Mux.scala 81:58]
    node _mem_write_data_rl_T_33 = mux(_mem_write_data_rl_T, _mem_write_data_rl_T_16, _mem_write_data_rl_T_32) @[myCPU.scala 186:30]
    mem_write_data_rl <= _mem_write_data_rl_T_33 @[myCPU.scala 186:23]
    wire Forward_ResultM : UInt<32> @[myCPU.scala 201:31]
    wire Forward_ResultM2 : UInt<32> @[myCPU.scala 205:28]
    _dmem.io.req <= _dmemreq.io.req @[myCPU.scala 206:25]
    _dmem.io.addr_ok <= data_addr_ok @[myCPU.scala 207:25]
    _dmem.io.data_ok <= data_stage2_stall @[myCPU.scala 208:25]
    _dmem.io.rdata <= data_sram_rdata @[myCPU.scala 209:25]
    _dmem.io.ReadEn <= _mem2mem2.io.MemToRegM @[myCPU.scala 210:25]
    _dmem.io.WIDTH <= _mem2mem2.io.MemWidthM @[myCPU.scala 211:25]
    node __dmem_io_SIGN_T = bits(_mem2mem2.io.LoadUnsignedM, 0, 0) @[myCPU.scala 212:50]
    node __dmem_io_SIGN_T_1 = eq(__dmem_io_SIGN_T, UInt<1>("h0")) @[myCPU.scala 212:22]
    _dmem.io.SIGN <= __dmem_io_SIGN_T_1 @[myCPU.scala 212:19]
    _dmem.io.Physisc_Address <= _mem2mem2.io.PhyAddrM @[myCPU.scala 217:30]
    _mem22wb.io.en <= _cfu.io.StallW @[myCPU.scala 221:31]
    _mem22wb.io.clr <= _cfu.io.FlushW @[myCPU.scala 222:31]
    _mem22wb.io.RegWriteM <= _mem2mem2.io.RegWriteM @[myCPU.scala 224:38]
    _mem22wb.io.MemToRegM <= _mem2mem2.io.MemToRegM @[myCPU.scala 225:38]
    _mem22wb.io.WriteRegM <= _mem2mem2.io.WriteRegM @[myCPU.scala 226:38]
    _mem22wb.io.HiInM <= _mem2mem2.io.HiInM @[myCPU.scala 227:38]
    _mem22wb.io.LoInM <= _mem2mem2.io.LoInM @[myCPU.scala 228:38]
    _mem22wb.io.InDelaySlotM <= _mem2mem2.io.InDelaySlotM @[myCPU.scala 229:38]
    _mem22wb.io.PCM <= _mem2mem2.io.PCM @[myCPU.scala 231:38]
    _mem22wb.io.CP0WriteM <= _mem2mem2.io.CP0WriteM @[myCPU.scala 232:38]
    _mem22wb.io.WriteCP0AddrM <= _mem2mem2.io.WriteCP0AddrM @[myCPU.scala 233:38]
    _mem22wb.io.WriteCP0SelM <= _mem2mem2.io.WriteCP0SelM @[myCPU.scala 234:38]
    _mem22wb.io.WriteCP0HiLoDataM <= _mem2mem2.io.WriteCP0HiLoDataM @[myCPU.scala 235:38]
    _mem22wb.io.HiLoWriteM <= _mem2mem2.io.HiLoWriteM @[myCPU.scala 236:38]
    wire ResultW : UInt<32> @[myCPU.scala 242:26]
    wire RegWriteW : UInt<1> @[myCPU.scala 243:26]
    reg PCW_Reg : UInt<32>, _T with :
      reset => (_T_2, UInt<32>("h0")) @[myCPU.scala 245:26]
    reg slot_Reg : UInt<1>, _T with :
      reset => (_T_2, UInt<1>("h0")) @[myCPU.scala 246:27]
    reg branchjump_Jr_Reg : UInt<2>, _T with :
      reset => (_T_2, UInt<2>("h0")) @[myCPU.scala 247:36]
    reg Exception_state_Reg : UInt<1>, _T with :
      reset => (_T_2, UInt<1>("h0")) @[myCPU.scala 248:38]
    node _PCW_Reg_T = neq(_mem22wb.io.PCW, UInt<1>("h0")) @[myCPU.scala 249:36]
    node _PCW_Reg_T_1 = mux(_PCW_Reg_T, _mem22wb.io.PCW, PCW_Reg) @[myCPU.scala 249:19]
    PCW_Reg <= _PCW_Reg_T_1 @[myCPU.scala 249:13]
    node _slot_Reg_T = neq(_mem22wb.io.PCW, UInt<1>("h0")) @[myCPU.scala 250:37]
    node _slot_Reg_T_1 = mux(_slot_Reg_T, _mem22wb.io.InDelaySlotW, slot_Reg) @[myCPU.scala 250:20]
    slot_Reg <= _slot_Reg_T_1 @[myCPU.scala 250:14]
    node _branchjump_Jr_Reg_T = neq(_mem22wb.io.PCW, UInt<1>("h0")) @[myCPU.scala 251:46]
    node _branchjump_Jr_Reg_T_1 = mux(_branchjump_Jr_Reg_T, _mem22wb.io.BranchJump_JrW, branchjump_Jr_Reg) @[myCPU.scala 251:29]
    branchjump_Jr_Reg <= _branchjump_Jr_Reg_T_1 @[myCPU.scala 251:23]
    node _Exception_state_Reg_T = neq(_mem22wb.io.PCW, UInt<1>("h0")) @[myCPU.scala 252:48]
    node _Exception_state_Reg_T_1 = neq(_mem22wb.io.ExceptionTypeW_Out, UInt<1>("h0")) @[myCPU.scala 252:87]
    node _Exception_state_Reg_T_2 = mux(_Exception_state_Reg_T, _Exception_state_Reg_T_1, Exception_state_Reg) @[myCPU.scala 252:31]
    Exception_state_Reg <= _Exception_state_Reg_T_2 @[myCPU.scala 252:25]
    node _Exception_state_T = neq(_mem22wb.io.PCW, UInt<1>("h0")) @[myCPU.scala 253:47]
    node _Exception_state_T_1 = neq(_mem22wb.io.ExceptionTypeW_Out, UInt<1>("h0")) @[myCPU.scala 253:86]
    node Exception_state = mux(_Exception_state_T, _Exception_state_T_1, Exception_state_Reg) @[myCPU.scala 253:30]
    reg reg_pc : UInt<32>, _T with :
      reset => (_T_2, UInt<32>("h0")) @[myCPU.scala 255:25]
    reg_pc <= _mem22wb.io.PCW @[myCPU.scala 256:12]
    debug_wb_pc <= _mem22wb.io.PCW @[myCPU.scala 257:17]
    node _debug_wb_rf_wen_T = eq(reg_pc, _mem22wb.io.PCW) @[myCPU.scala 258:35]
    node _debug_wb_rf_wen_T_1 = bits(RegWriteW, 0, 0) @[myCPU.scala 258:73]
    node _debug_wb_rf_wen_T_2 = mux(_debug_wb_rf_wen_T_1, UInt<4>("hf"), UInt<1>("h0")) @[myCPU.scala 258:62]
    node _debug_wb_rf_wen_T_3 = mux(_debug_wb_rf_wen_T, UInt<1>("h0"), _debug_wb_rf_wen_T_2) @[myCPU.scala 258:27]
    debug_wb_rf_wen <= _debug_wb_rf_wen_T_3 @[myCPU.scala 258:21]
    debug_wb_rf_wnum <= _regfile.io.A3 @[myCPU.scala 259:22]
    debug_wb_rf_wdata <= _regfile.io.WD3 @[myCPU.scala 260:23]
    inst _pre_cfu of pre_cfu @[myCPU.scala 288:26]
    _pre_cfu.clock <= _T
    _pre_cfu.reset <= _T_2
    wire ready_to_branch_pre : UInt<1> @[myCPU.scala 291:38]
    wire stage_fec_1_pc_next : UInt<32> @[myCPU.scala 293:35]
    wire Pc_Next : UInt<32> @[myCPU.scala 294:23]
    wire Pc_Next_normal : UInt<32> @[myCPU.scala 295:30]
    reg pc_next_wait : UInt<32>, _T with :
      reset => (_T_2, UInt<32>("h0")) @[myCPU.scala 296:31]
    _mmu.io.i_vaddr <= Pc_Next @[myCPU.scala 297:21]
    wire ready_to_branch : UInt<1> @[myCPU.scala 298:31]
    node _pc_next_wait_T = or(ready_to_branch, ready_to_branch_pre) @[myCPU.scala 299:41]
    node _pc_next_wait_T_1 = mux(_pc_next_wait_T, Pc_Next_normal, pc_next_wait) @[myCPU.scala 299:24]
    pc_next_wait <= _pc_next_wait_T_1 @[myCPU.scala 299:18]
    reg pc_req_wait : UInt<1>, _T with :
      reset => (_T_2, UInt<1>("h0")) @[myCPU.scala 300:30]
    node _T_3 = bits(inst_sram_en, 0, 0) @[myCPU.scala 304:20]
    node _T_4 = eq(_T_3, UInt<1>("h0")) @[myCPU.scala 304:10]
    node _T_5 = or(ready_to_branch, ready_to_branch_pre) @[myCPU.scala 304:47]
    node _T_6 = and(_T_4, _T_5) @[myCPU.scala 304:27]
    node _T_7 = bits(_cp0.io.exception, 0, 0) @[myCPU.scala 304:93]
    node _T_8 = eq(_T_7, UInt<1>("h0")) @[myCPU.scala 304:74]
    node _T_9 = and(_T_6, _T_8) @[myCPU.scala 304:71]
    when _T_9 : @[myCPU.scala 304:102]
      pc_req_wait <= UInt<1>("h1") @[myCPU.scala 305:21]
    else :
      node _T_10 = bits(inst_sram_en, 0, 0) @[myCPU.scala 306:41]
      node _T_11 = and(pc_req_wait, _T_10) @[myCPU.scala 306:29]
      node _T_12 = bits(_cp0.io.exception, 0, 0) @[myCPU.scala 306:71]
      node _T_13 = or(_T_11, _T_12) @[myCPU.scala 306:50]
      when _T_13 : @[myCPU.scala 306:79]
        pc_req_wait <= UInt<1>("h0") @[myCPU.scala 307:21]
      else :
        pc_req_wait <= pc_req_wait @[myCPU.scala 309:21]
    reg exception_Pc_reg : UInt<32>, _T with :
      reset => (_T_2, UInt<32>("h0")) @[myCPU.scala 320:35]
    node _exception_Pc_reg_T = bits(_cp0.io.exception, 0, 0) @[myCPU.scala 321:47]
    node _exception_Pc_reg_T_1 = mux(_exception_Pc_reg_T, _cp0.io.return_pc, exception_Pc_reg) @[myCPU.scala 321:28]
    exception_Pc_reg <= _exception_Pc_reg_T_1 @[myCPU.scala 321:22]
    node ready_to_returnPc = bits(_cp0.io.exception, 0, 0) @[myCPU.scala 322:47]
    reg returnPc_req_wait : UInt<1>, _T with :
      reset => (_T_2, UInt<1>("h0")) @[myCPU.scala 323:36]
    node _T_14 = bits(inst_sram_en, 0, 0) @[myCPU.scala 326:20]
    node _T_15 = eq(_T_14, UInt<1>("h0")) @[myCPU.scala 326:10]
    node _T_16 = bits(ready_to_returnPc, 0, 0) @[myCPU.scala 326:49]
    node _T_17 = and(_T_15, _T_16) @[myCPU.scala 326:28]
    when _T_17 : @[myCPU.scala 326:58]
      returnPc_req_wait <= UInt<1>("h1") @[myCPU.scala 327:27]
    else :
      node _T_18 = bits(inst_sram_en, 0, 0) @[myCPU.scala 328:46]
      node _T_19 = and(returnPc_req_wait, _T_18) @[myCPU.scala 328:34]
      when _T_19 : @[myCPU.scala 328:54]
        returnPc_req_wait <= UInt<1>("h0") @[myCPU.scala 329:27]
      else :
        returnPc_req_wait <= returnPc_req_wait @[myCPU.scala 331:27]
    reg return_pc_wait : UInt<1>, _T with :
      reset => (_T_2, UInt<1>("h0")) @[myCPU.scala 334:33]
    node _Pc_Next_T = bits(_cp0.io.exception, 0, 0) @[myCPU.scala 338:38]
    node _Pc_Next_T_1 = mux(pc_req_wait, pc_next_wait, Pc_Next_normal) @[myCPU.scala 338:105]
    node _Pc_Next_T_2 = mux(returnPc_req_wait, exception_Pc_reg, _Pc_Next_T_1) @[myCPU.scala 338:66]
    node _Pc_Next_T_3 = mux(_Pc_Next_T, _cp0.io.return_pc, _Pc_Next_T_2) @[myCPU.scala 338:19]
    Pc_Next <= _Pc_Next_T_3 @[myCPU.scala 338:13]
    wire pc_fetch : UInt<32> @[myCPU.scala 344:24]
    pc_fetch <= Pc_Next @[myCPU.scala 345:14]
    inst_cache <= _mmu.io.i_cached @[myCPU.scala 346:17]
    inst_sram_en <= stage2_stall @[myCPU.scala 347:17]
    node _inst_ready_to_use_T = eq(_mmu.io.i_unaligned, UInt<1>("h0")) @[myCPU.scala 348:26]
    inst_ready_to_use <= _inst_ready_to_use_T @[myCPU.scala 348:23]
    inst_sram_addr <= _mmu.io.i_paddr @[myCPU.scala 349:17]
    inst_size <= UInt<2>("h2") @[myCPU.scala 351:15]
    inst_sram_wdata <= UInt<1>("h0") @[myCPU.scala 352:16]
    _pre_cfu.io.pc_check_error <= UInt<1>("h0") @[myCPU.scala 354:32]
    node _stage_fec_1_flush_T = bits(_cp0.io.exception, 0, 0) @[myCPU.scala 362:47]
    node _stage_fec_1_flush_T_1 = eq(stage2_stall, UInt<1>("h0")) @[myCPU.scala 362:57]
    node stage_fec_1_flush = and(_stage_fec_1_flush_T, _stage_fec_1_flush_T_1) @[myCPU.scala 362:54]
    reg stage_fec_1_cached : UInt<1>, _T with :
      reset => (_T_2, UInt<1>("h0")) @[myCPU.scala 363:37]
    reg stage_fec_1_req : UInt<1>, _T with :
      reset => (_T_2, UInt<1>("h0")) @[myCPU.scala 369:35]
    node _stage_fec_1_cached_T = mux(stage2_stall, inst_cache, stage_fec_1_cached) @[myCPU.scala 370:56]
    node _stage_fec_1_cached_T_1 = mux(stage_fec_1_flush, UInt<1>("h0"), _stage_fec_1_cached_T) @[myCPU.scala 370:30]
    stage_fec_1_cached <= _stage_fec_1_cached_T_1 @[myCPU.scala 370:24]
    node _stage_fec_1_req_T = mux(stage2_stall, inst_sram_en, stage_fec_1_req) @[myCPU.scala 371:53]
    node _stage_fec_1_req_T_1 = mux(stage_fec_1_flush, UInt<1>("h0"), _stage_fec_1_req_T) @[myCPU.scala 371:27]
    stage_fec_1_req <= _stage_fec_1_req_T_1 @[myCPU.scala 371:21]
    node _stage_fec_1_pc_next_T = add(stage_fec_1_pc, UInt<3>("h4")) @[myCPU.scala 376:93]
    node _stage_fec_1_pc_next_T_1 = tail(_stage_fec_1_pc_next_T, 1) @[myCPU.scala 376:93]
    node _stage_fec_1_pc_next_T_2 = mux(ready_to_branch_pre, stage_fec_2_branch_target, _stage_fec_1_pc_next_T_1) @[myCPU.scala 376:31]
    stage_fec_1_pc_next <= _stage_fec_1_pc_next_T_2 @[myCPU.scala 376:25]
    reg req_wait : UInt<1>, _T with :
      reset => (_T_2, UInt<1>("h0")) @[myCPU.scala 377:27]
    inst stage_fec_1_pc_L of pc_detail @[myCPU.scala 381:34]
    stage_fec_1_pc_L.clock <= _T
    stage_fec_1_pc_L.reset <= _T_2
    inst stage_fec_1_pc_M of pc_detail_1 @[myCPU.scala 382:34]
    stage_fec_1_pc_M.clock <= _T
    stage_fec_1_pc_M.reset <= _T_2
    inst stage_fec_1_pc_R of pc_detail_2 @[myCPU.scala 383:34]
    stage_fec_1_pc_R.clock <= _T
    stage_fec_1_pc_R.reset <= _T_2
    reg stage_fec_1_pc_valid : UInt<3>, _T with :
      reset => (_T_2, UInt<3>("h0")) @[myCPU.scala 384:39]
    node _stage_fec_1_pc_valid_T = mux(stage2_stall, UInt<1>("h1"), stage_fec_1_pc_valid) @[myCPU.scala 386:58]
    node _stage_fec_1_pc_valid_T_1 = mux(stage_fec_1_flush, UInt<1>("h0"), _stage_fec_1_pc_valid_T) @[myCPU.scala 386:32]
    stage_fec_1_pc_valid <= _stage_fec_1_pc_valid_T_1 @[myCPU.scala 386:26]
    stage_fec_1_pc_L.io_in.pc_inst_in <= UInt<1>("h0") @[myCPU.scala 388:39]
    stage_fec_1_pc_L.io_in.pc_value_in <= pc_fetch @[myCPU.scala 389:40]
    stage_fec_1_pc_M.io_in.pc_inst_in <= UInt<1>("h0") @[myCPU.scala 390:39]
    stage_fec_1_pc_M.io_in.pc_value_in <= pc_fetch @[myCPU.scala 392:40]
    stage_fec_1_pc_R.io_in.pc_inst_in <= UInt<1>("h0") @[myCPU.scala 394:39]
    stage_fec_1_pc_R.io_in.pc_value_in <= pc_fetch @[myCPU.scala 395:40]
    stage_fec_1_pc_L.io.flush <= stage_fec_1_flush @[myCPU.scala 400:31]
    stage_fec_1_pc_M.io.flush <= stage_fec_1_flush @[myCPU.scala 401:31]
    stage_fec_1_pc_R.io.flush <= stage_fec_1_flush @[myCPU.scala 402:31]
    stage_fec_1_pc_L.io.stall <= stage2_stall @[myCPU.scala 404:31]
    stage_fec_1_pc_M.io.stall <= stage2_stall @[myCPU.scala 405:31]
    stage_fec_1_pc_R.io.stall <= stage2_stall @[myCPU.scala 406:31]
    stage_fec_1_pc <= stage_fec_1_pc_L.io_out.pc_value_out @[myCPU.scala 409:20]
    inst branch_prediction_with_blockram of branch_prediction_with_blockram @[myCPU.scala 421:25]
    branch_prediction_with_blockram.clock <= _T
    branch_prediction_with_blockram.reset <= _T_2
    branch_prediction_with_blockram.io.pc <= stage_fec_1_pc_L.io_out.pc_value_out @[myCPU.scala 422:16]
    branch_prediction_with_blockram.io.pc_plus <= branch_prediction_with_blockram.io.pc @[myCPU.scala 423:21]
    branch_prediction_with_blockram.io.pc_plus_plus <= branch_prediction_with_blockram.io.pc @[myCPU.scala 424:26]
    branch_prediction_with_blockram.io.sram_pc <= _mmu.io.i_vaddr @[myCPU.scala 425:21]
    reg stage_fec_1_valid : UInt<1>, _T with :
      reset => (_T_2, UInt<1>("h0")) @[myCPU.scala 444:36]
    node _access_stage1_sram_valid_T = bits(fifo.io.point_write_en, 0, 0) @[myCPU.scala 446:67]
    node _access_stage1_sram_valid_T_1 = bits(fifo.io.empty, 0, 0) @[myCPU.scala 446:97]
    node _access_stage1_sram_valid_T_2 = eq(_access_stage1_sram_valid_T_1, UInt<1>("h0")) @[myCPU.scala 446:78]
    node _access_stage1_sram_valid_T_3 = bits(fifo.io.empty, 0, 0) @[myCPU.scala 446:126]
    node _access_stage1_sram_valid_T_4 = neq(inst_write_en, UInt<1>("h0")) @[myCPU.scala 446:150]
    node _access_stage1_sram_valid_T_5 = and(_access_stage1_sram_valid_T_3, _access_stage1_sram_valid_T_4) @[myCPU.scala 446:133]
    node _access_stage1_sram_valid_T_6 = or(_access_stage1_sram_valid_T_2, _access_stage1_sram_valid_T_5) @[myCPU.scala 446:104]
    node _access_stage1_sram_valid_T_7 = and(_access_stage1_sram_valid_T, _access_stage1_sram_valid_T_6) @[myCPU.scala 446:74]
    node _access_stage1_sram_valid_T_8 = bits(fifo.io.point_flush, 0, 0) @[myCPU.scala 446:188]
    node _access_stage1_sram_valid_T_9 = or(_access_stage1_sram_valid_T_7, _access_stage1_sram_valid_T_8) @[myCPU.scala 446:161]
    node _access_stage1_sram_valid_T_10 = eq(_access_stage1_sram_valid_T_9, UInt<1>("h0")) @[myCPU.scala 446:37]
    node _access_stage1_sram_valid_T_11 = bits(_cp0.io.exception, 0, 0) @[myCPU.scala 446:218]
    node _access_stage1_sram_valid_T_12 = eq(_access_stage1_sram_valid_T_11, UInt<1>("h0")) @[myCPU.scala 446:199]
    node access_stage1_sram_valid = and(_access_stage1_sram_valid_T_10, _access_stage1_sram_valid_T_12) @[myCPU.scala 446:196]
    node _stage_fec_1_valid_T = bits(fifo.io.point_write_en, 0, 0) @[myCPU.scala 448:83]
    node _stage_fec_1_valid_T_1 = mux(_stage_fec_1_valid_T, access_stage1_sram_valid, stage_fec_1_valid) @[myCPU.scala 448:55]
    node _stage_fec_1_valid_T_2 = mux(stage2_stall, UInt<1>("h1"), _stage_fec_1_valid_T_1) @[myCPU.scala 448:29]
    stage_fec_1_valid <= _stage_fec_1_valid_T_2 @[myCPU.scala 448:23]
    _pre_cfu.io.hit <= inst_sram_hit @[myCPU.scala 460:21]
    branch_prediction_with_blockram.io.stage2_flush <= stage2_flush @[myCPU.scala 465:22]
    branch_prediction_with_blockram.io.stage2_stall <= stage2_stall @[myCPU.scala 466:22]
    reg stage_fec_2_valid : UInt<1>, _T with :
      reset => (_T_2, UInt<1>("h0")) @[myCPU.scala 469:36]
    node _stage_fec_2_valid_T = mux(fifo.io.point_write_en, access_stage1_sram_valid, stage_fec_1_valid) @[myCPU.scala 470:51]
    node _stage_fec_2_valid_T_1 = mux(stage2_stall, _stage_fec_2_valid_T, stage_fec_2_valid) @[myCPU.scala 470:29]
    stage_fec_2_valid <= _stage_fec_2_valid_T_1 @[myCPU.scala 470:23]
    wire _stage_fec_2_bht_WIRE : UInt<7>[3] @[myCPU.scala 472:43]
    _stage_fec_2_bht_WIRE[0] <= UInt<7>("h0") @[myCPU.scala 472:43]
    _stage_fec_2_bht_WIRE[1] <= UInt<7>("h0") @[myCPU.scala 472:43]
    _stage_fec_2_bht_WIRE[2] <= UInt<7>("h0") @[myCPU.scala 472:43]
    reg stage_fec_2_bht : UInt<7>[3], _T with :
      reset => (_T_2, _stage_fec_2_bht_WIRE) @[myCPU.scala 472:35]
    wire stage_fec_2_pht : UInt<2>[3] @[myCPU.scala 473:32]
    wire stage_fec_2_pre_target : UInt<32>[3] @[myCPU.scala 474:38]
    wire _stage_fec_2_hascode_WIRE : UInt<4>[3] @[myCPU.scala 476:47]
    _stage_fec_2_hascode_WIRE[0] <= UInt<4>("h0") @[myCPU.scala 476:47]
    _stage_fec_2_hascode_WIRE[1] <= UInt<4>("h0") @[myCPU.scala 476:47]
    _stage_fec_2_hascode_WIRE[2] <= UInt<4>("h0") @[myCPU.scala 476:47]
    reg stage_fec_2_hascode : UInt<4>[3], _T with :
      reset => (_T_2, _stage_fec_2_hascode_WIRE) @[myCPU.scala 476:39]
    wire stage_fec_2_lookup_data : UInt<7>[3] @[myCPU.scala 477:40]
    stage_fec_2_lookup_data[0] <= branch_prediction_with_blockram.io.lookup_data[0] @[myCPU.scala 479:29]
    stage_fec_2_lookup_data[1] <= branch_prediction_with_blockram.io.lookup_data[1] @[myCPU.scala 479:29]
    stage_fec_2_lookup_data[2] <= branch_prediction_with_blockram.io.lookup_data[2] @[myCPU.scala 479:29]
    node _stage_fec_2_bht_0_T = mux(stage2_stall, branch_prediction_with_blockram.io.bht_L, stage_fec_2_bht[0]) @[myCPU.scala 485:51]
    node _stage_fec_2_bht_0_T_1 = mux(stage2_flush, UInt<1>("h0"), _stage_fec_2_bht_0_T) @[myCPU.scala 485:30]
    stage_fec_2_bht[0] <= _stage_fec_2_bht_0_T_1 @[myCPU.scala 485:24]
    node _stage_fec_2_bht_1_T = mux(stage2_stall, branch_prediction_with_blockram.io.bht_M, stage_fec_2_bht[1]) @[myCPU.scala 486:51]
    node _stage_fec_2_bht_1_T_1 = mux(stage2_flush, UInt<1>("h0"), _stage_fec_2_bht_1_T) @[myCPU.scala 486:30]
    stage_fec_2_bht[1] <= _stage_fec_2_bht_1_T_1 @[myCPU.scala 486:24]
    node _stage_fec_2_bht_2_T = mux(stage2_stall, branch_prediction_with_blockram.io.bht_R, stage_fec_2_bht[2]) @[myCPU.scala 487:51]
    node _stage_fec_2_bht_2_T_1 = mux(stage2_flush, UInt<1>("h0"), _stage_fec_2_bht_2_T) @[myCPU.scala 487:30]
    stage_fec_2_bht[2] <= _stage_fec_2_bht_2_T_1 @[myCPU.scala 487:24]
    stage_fec_2_pht[0] <= branch_prediction_with_blockram.io.out_L @[myCPU.scala 489:24]
    stage_fec_2_pht[1] <= branch_prediction_with_blockram.io.out_M @[myCPU.scala 490:24]
    stage_fec_2_pht[2] <= branch_prediction_with_blockram.io.out_R @[myCPU.scala 491:24]
    stage_fec_2_pre_target[0] <= branch_prediction_with_blockram.io.pre_target_L @[myCPU.scala 493:31]
    stage_fec_2_pre_target[1] <= branch_prediction_with_blockram.io.pre_target_M @[myCPU.scala 494:31]
    stage_fec_2_pre_target[2] <= branch_prediction_with_blockram.io.pre_target_R @[myCPU.scala 495:31]
    node _stage_fec_2_hascode_0_T = bits(branch_prediction_with_blockram.io.pc, 19, 4) @[myCPU.scala 497:82]
    wire stage_fec_2_hascode_0_num_array : UInt<1>[4] @[macros.scala 315:23]
    node _stage_fec_2_hascode_0_num_array_0_T = bits(_stage_fec_2_hascode_0_T, 3, 0) @[macros.scala 317:25]
    node _stage_fec_2_hascode_0_num_array_0_T_1 = xorr(_stage_fec_2_hascode_0_num_array_0_T) @[macros.scala 317:45]
    stage_fec_2_hascode_0_num_array[0] <= _stage_fec_2_hascode_0_num_array_0_T_1 @[macros.scala 317:18]
    node _stage_fec_2_hascode_0_num_array_1_T = bits(_stage_fec_2_hascode_0_T, 7, 4) @[macros.scala 317:25]
    node _stage_fec_2_hascode_0_num_array_1_T_1 = xorr(_stage_fec_2_hascode_0_num_array_1_T) @[macros.scala 317:45]
    stage_fec_2_hascode_0_num_array[1] <= _stage_fec_2_hascode_0_num_array_1_T_1 @[macros.scala 317:18]
    node _stage_fec_2_hascode_0_num_array_2_T = bits(_stage_fec_2_hascode_0_T, 11, 8) @[macros.scala 317:25]
    node _stage_fec_2_hascode_0_num_array_2_T_1 = xorr(_stage_fec_2_hascode_0_num_array_2_T) @[macros.scala 317:45]
    stage_fec_2_hascode_0_num_array[2] <= _stage_fec_2_hascode_0_num_array_2_T_1 @[macros.scala 317:18]
    node _stage_fec_2_hascode_0_num_array_3_T = bits(_stage_fec_2_hascode_0_T, 15, 12) @[macros.scala 317:25]
    node _stage_fec_2_hascode_0_num_array_3_T_1 = xorr(_stage_fec_2_hascode_0_num_array_3_T) @[macros.scala 317:45]
    stage_fec_2_hascode_0_num_array[3] <= _stage_fec_2_hascode_0_num_array_3_T_1 @[macros.scala 317:18]
    node stage_fec_2_hascode_0_lo = cat(stage_fec_2_hascode_0_num_array[1], stage_fec_2_hascode_0_num_array[0]) @[macros.scala 319:13]
    node stage_fec_2_hascode_0_hi = cat(stage_fec_2_hascode_0_num_array[3], stage_fec_2_hascode_0_num_array[2]) @[macros.scala 319:13]
    node _stage_fec_2_hascode_0_T_1 = cat(stage_fec_2_hascode_0_hi, stage_fec_2_hascode_0_lo) @[macros.scala 319:13]
    node _stage_fec_2_hascode_0_T_2 = mux(stage2_stall, _stage_fec_2_hascode_0_T_1, stage_fec_2_hascode[0]) @[myCPU.scala 497:57]
    node _stage_fec_2_hascode_0_T_3 = mux(stage2_flush, UInt<1>("h0"), _stage_fec_2_hascode_0_T_2) @[myCPU.scala 497:36]
    stage_fec_2_hascode[0] <= _stage_fec_2_hascode_0_T_3 @[myCPU.scala 497:29]
    node _stage_fec_2_hascode_1_T = bits(branch_prediction_with_blockram.io.pc, 19, 4) @[myCPU.scala 498:82]
    wire stage_fec_2_hascode_1_num_array : UInt<1>[4] @[macros.scala 315:23]
    node _stage_fec_2_hascode_1_num_array_0_T = bits(_stage_fec_2_hascode_1_T, 3, 0) @[macros.scala 317:25]
    node _stage_fec_2_hascode_1_num_array_0_T_1 = xorr(_stage_fec_2_hascode_1_num_array_0_T) @[macros.scala 317:45]
    stage_fec_2_hascode_1_num_array[0] <= _stage_fec_2_hascode_1_num_array_0_T_1 @[macros.scala 317:18]
    node _stage_fec_2_hascode_1_num_array_1_T = bits(_stage_fec_2_hascode_1_T, 7, 4) @[macros.scala 317:25]
    node _stage_fec_2_hascode_1_num_array_1_T_1 = xorr(_stage_fec_2_hascode_1_num_array_1_T) @[macros.scala 317:45]
    stage_fec_2_hascode_1_num_array[1] <= _stage_fec_2_hascode_1_num_array_1_T_1 @[macros.scala 317:18]
    node _stage_fec_2_hascode_1_num_array_2_T = bits(_stage_fec_2_hascode_1_T, 11, 8) @[macros.scala 317:25]
    node _stage_fec_2_hascode_1_num_array_2_T_1 = xorr(_stage_fec_2_hascode_1_num_array_2_T) @[macros.scala 317:45]
    stage_fec_2_hascode_1_num_array[2] <= _stage_fec_2_hascode_1_num_array_2_T_1 @[macros.scala 317:18]
    node _stage_fec_2_hascode_1_num_array_3_T = bits(_stage_fec_2_hascode_1_T, 15, 12) @[macros.scala 317:25]
    node _stage_fec_2_hascode_1_num_array_3_T_1 = xorr(_stage_fec_2_hascode_1_num_array_3_T) @[macros.scala 317:45]
    stage_fec_2_hascode_1_num_array[3] <= _stage_fec_2_hascode_1_num_array_3_T_1 @[macros.scala 317:18]
    node stage_fec_2_hascode_1_lo = cat(stage_fec_2_hascode_1_num_array[1], stage_fec_2_hascode_1_num_array[0]) @[macros.scala 319:13]
    node stage_fec_2_hascode_1_hi = cat(stage_fec_2_hascode_1_num_array[3], stage_fec_2_hascode_1_num_array[2]) @[macros.scala 319:13]
    node _stage_fec_2_hascode_1_T_1 = cat(stage_fec_2_hascode_1_hi, stage_fec_2_hascode_1_lo) @[macros.scala 319:13]
    node _stage_fec_2_hascode_1_T_2 = mux(stage2_stall, _stage_fec_2_hascode_1_T_1, stage_fec_2_hascode[1]) @[myCPU.scala 498:57]
    node _stage_fec_2_hascode_1_T_3 = mux(stage2_flush, UInt<1>("h0"), _stage_fec_2_hascode_1_T_2) @[myCPU.scala 498:36]
    stage_fec_2_hascode[1] <= _stage_fec_2_hascode_1_T_3 @[myCPU.scala 498:29]
    node _stage_fec_2_hascode_2_T = bits(branch_prediction_with_blockram.io.pc, 19, 4) @[myCPU.scala 499:82]
    wire stage_fec_2_hascode_2_num_array : UInt<1>[4] @[macros.scala 315:23]
    node _stage_fec_2_hascode_2_num_array_0_T = bits(_stage_fec_2_hascode_2_T, 3, 0) @[macros.scala 317:25]
    node _stage_fec_2_hascode_2_num_array_0_T_1 = xorr(_stage_fec_2_hascode_2_num_array_0_T) @[macros.scala 317:45]
    stage_fec_2_hascode_2_num_array[0] <= _stage_fec_2_hascode_2_num_array_0_T_1 @[macros.scala 317:18]
    node _stage_fec_2_hascode_2_num_array_1_T = bits(_stage_fec_2_hascode_2_T, 7, 4) @[macros.scala 317:25]
    node _stage_fec_2_hascode_2_num_array_1_T_1 = xorr(_stage_fec_2_hascode_2_num_array_1_T) @[macros.scala 317:45]
    stage_fec_2_hascode_2_num_array[1] <= _stage_fec_2_hascode_2_num_array_1_T_1 @[macros.scala 317:18]
    node _stage_fec_2_hascode_2_num_array_2_T = bits(_stage_fec_2_hascode_2_T, 11, 8) @[macros.scala 317:25]
    node _stage_fec_2_hascode_2_num_array_2_T_1 = xorr(_stage_fec_2_hascode_2_num_array_2_T) @[macros.scala 317:45]
    stage_fec_2_hascode_2_num_array[2] <= _stage_fec_2_hascode_2_num_array_2_T_1 @[macros.scala 317:18]
    node _stage_fec_2_hascode_2_num_array_3_T = bits(_stage_fec_2_hascode_2_T, 15, 12) @[macros.scala 317:25]
    node _stage_fec_2_hascode_2_num_array_3_T_1 = xorr(_stage_fec_2_hascode_2_num_array_3_T) @[macros.scala 317:45]
    stage_fec_2_hascode_2_num_array[3] <= _stage_fec_2_hascode_2_num_array_3_T_1 @[macros.scala 317:18]
    node stage_fec_2_hascode_2_lo = cat(stage_fec_2_hascode_2_num_array[1], stage_fec_2_hascode_2_num_array[0]) @[macros.scala 319:13]
    node stage_fec_2_hascode_2_hi = cat(stage_fec_2_hascode_2_num_array[3], stage_fec_2_hascode_2_num_array[2]) @[macros.scala 319:13]
    node _stage_fec_2_hascode_2_T_1 = cat(stage_fec_2_hascode_2_hi, stage_fec_2_hascode_2_lo) @[macros.scala 319:13]
    node _stage_fec_2_hascode_2_T_2 = mux(stage2_stall, _stage_fec_2_hascode_2_T_1, stage_fec_2_hascode[2]) @[myCPU.scala 499:57]
    node _stage_fec_2_hascode_2_T_3 = mux(stage2_flush, UInt<1>("h0"), _stage_fec_2_hascode_2_T_2) @[myCPU.scala 499:36]
    stage_fec_2_hascode[2] <= _stage_fec_2_hascode_2_T_3 @[myCPU.scala 499:29]
    reg stage_fec_2_stall_reg : UInt<1>, _T with :
      reset => (_T_2, UInt<1>("h0")) @[myCPU.scala 501:40]
    stage_fec_2_stall_reg <= stage2_stall @[myCPU.scala 502:27]
    node _stage_fec_2_branch_answer_T = bits(branch_prediction_with_blockram.io.pre_L, 0, 0) @[myCPU.scala 504:44]
    node _stage_fec_2_branch_answer_T_1 = or(stage_fec_2_inst_branch, stage_fec_2_inst_jump) @[myCPU.scala 504:79]
    node _stage_fec_2_branch_answer_T_2 = and(_stage_fec_2_branch_answer_T, _stage_fec_2_branch_answer_T_1) @[myCPU.scala 504:51]
    node _stage_fec_2_branch_answer_T_3 = and(_stage_fec_2_branch_answer_T_2, branch_prediction_with_blockram.io.btb_hit[0]) @[myCPU.scala 504:105]
    node _stage_fec_2_branch_answer_T_4 = and(_stage_fec_2_branch_answer_T_3, stage_fec_2_stall_reg) @[myCPU.scala 504:123]
    node _stage_fec_2_branch_answer_T_5 = and(_stage_fec_2_branch_answer_T_4, stage_fec_2_valid) @[myCPU.scala 504:148]
    node _stage_fec_2_branch_answer_T_6 = bits(_cp0.io.exception, 0, 0) @[myCPU.scala 504:191]
    node _stage_fec_2_branch_answer_T_7 = eq(_stage_fec_2_branch_answer_T_6, UInt<1>("h0")) @[myCPU.scala 504:172]
    node _stage_fec_2_branch_answer_T_8 = and(_stage_fec_2_branch_answer_T_5, _stage_fec_2_branch_answer_T_7) @[myCPU.scala 504:169]
    stage_fec_2_branch_answer <= _stage_fec_2_branch_answer_T_8 @[myCPU.scala 504:31]
    ready_to_branch_pre <= stage_fec_2_branch_answer @[myCPU.scala 505:25]
    stage_fec_2_branch_target <= stage_fec_2_pre_target[0] @[myCPU.scala 513:32]
    inst stage_fec_2_pc_L of pc_detail_3 @[myCPU.scala 518:34]
    stage_fec_2_pc_L.clock <= _T
    stage_fec_2_pc_L.reset <= _T_2
    inst stage_fec_2_pc_M of pc_detail_4 @[myCPU.scala 519:34]
    stage_fec_2_pc_M.clock <= _T
    stage_fec_2_pc_M.reset <= _T_2
    inst stage_fec_2_pc_R of pc_detail_5 @[myCPU.scala 520:34]
    stage_fec_2_pc_R.clock <= _T
    stage_fec_2_pc_R.reset <= _T_2
    reg stage_fec_2_data_valid : UInt<1>, _T with :
      reset => (_T_2, UInt<1>("h0")) @[myCPU.scala 521:41]
    reg stage_fec_2_req : UInt<1>, _T with :
      reset => (_T_2, UInt<1>("h0")) @[myCPU.scala 522:34]
    node _stage_fec_2_req_T = mux(stage2_stall, stage_fec_1_req, stage_fec_2_req) @[myCPU.scala 525:53]
    node _stage_fec_2_req_T_1 = mux(stage2_flush, UInt<1>("h0"), _stage_fec_2_req_T) @[myCPU.scala 525:27]
    stage_fec_2_req <= _stage_fec_2_req_T_1 @[myCPU.scala 525:21]
    node _stage_fec_2_data_valid_T = eq(fifo.io.empty, UInt<1>("h0")) @[myCPU.scala 526:88]
    node _stage_fec_2_data_valid_T_1 = and(_stage_fec_2_data_valid_T, fifo.io.point_write_en) @[myCPU.scala 526:108]
    node _stage_fec_2_data_valid_T_2 = mux(_stage_fec_2_data_valid_T_1, UInt<1>("h0"), stage_fec_2_data_valid) @[myCPU.scala 526:86]
    node _stage_fec_2_data_valid_T_3 = mux(stage2_stall, UInt<1>("h1"), _stage_fec_2_data_valid_T_2) @[myCPU.scala 526:60]
    node _stage_fec_2_data_valid_T_4 = mux(stage2_flush, UInt<1>("h0"), _stage_fec_2_data_valid_T_3) @[myCPU.scala 526:34]
    stage_fec_2_data_valid <= _stage_fec_2_data_valid_T_4 @[myCPU.scala 526:28]
    stage_fec_2_pc_L.io_in.pc_inst_in <= stage_fec_1_pc_L.io_out.pc_inst_out @[myCPU.scala 528:39]
    stage_fec_2_pc_L.io_in.pc_value_in <= stage_fec_1_pc_L.io_out.pc_value_out @[myCPU.scala 529:40]
    stage_fec_2_pc_M.io_in.pc_inst_in <= stage_fec_1_pc_M.io_out.pc_inst_out @[myCPU.scala 531:39]
    stage_fec_2_pc_M.io_in.pc_value_in <= stage_fec_1_pc_M.io_out.pc_value_out @[myCPU.scala 532:40]
    stage_fec_2_pc_R.io_in.pc_inst_in <= stage_fec_1_pc_R.io_out.pc_inst_out @[myCPU.scala 534:39]
    stage_fec_2_pc_R.io_in.pc_value_in <= stage_fec_1_pc_R.io_out.pc_value_out @[myCPU.scala 535:40]
    stage_fec_2_pc_L.io.flush <= stage2_flush @[myCPU.scala 538:31]
    stage_fec_2_pc_M.io.flush <= stage2_flush @[myCPU.scala 539:31]
    stage_fec_2_pc_R.io.flush <= stage2_flush @[myCPU.scala 540:31]
    stage_fec_2_pc_L.io.stall <= stage2_stall @[myCPU.scala 542:31]
    stage_fec_2_pc_M.io.stall <= stage2_stall @[myCPU.scala 543:31]
    stage_fec_2_pc_R.io.stall <= stage2_stall @[myCPU.scala 544:31]
    node _T_20 = or(stage_fec_2_data_valid, UInt<1>("h1")) @[myCPU.scala 546:59]
    node _T_21 = mux(_T_20, inst_write_en, UInt<1>("h0")) @[myCPU.scala 546:35]
    fifo.io.write_en <= _T_21 @[myCPU.scala 546:29]
    node _T_22 = bits(inst_sram_rdata_L, 31, 0) @[myCPU.scala 547:59]
    node opD = bits(_T_22, 31, 26) @[myCPU.scala 82:24]
    node RtD_1 = bits(_T_22, 20, 16) @[myCPU.scala 83:24]
    node FunctD = bits(_T_22, 5, 0) @[myCPU.scala 84:27]
    node _T_23 = eq(UInt<6>("h8"), FunctD) @[Mux.scala 81:61]
    node _T_24 = mux(_T_23, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _T_25 = eq(UInt<6>("h9"), FunctD) @[Mux.scala 81:61]
    node _T_26 = mux(_T_25, UInt<1>("h1"), _T_24) @[Mux.scala 81:58]
    node _T_27 = eq(UInt<6>("h0"), opD) @[Mux.scala 81:61]
    node _T_28 = mux(_T_27, _T_26, UInt<1>("h0")) @[Mux.scala 81:58]
    node _T_29 = bits(inst_sram_rdata_L, 39, 32) @[myCPU.scala 547:79]
    node _T_30 = bits(inst_sram_rdata_L, 31, 0) @[myCPU.scala 547:243]
    node lo_lo = cat(_T_30, stage_fec_2_pc_L.io_out.pc_value_out) @[Cat.scala 31:58]
    node lo_hi_hi = cat(stage_fec_2_pre_target[0], stage_fec_2_hascode[0]) @[Cat.scala 31:58]
    node lo_hi = cat(lo_hi_hi, stage_fec_2_lookup_data[0]) @[Cat.scala 31:58]
    node lo = cat(lo_hi, lo_lo) @[Cat.scala 31:58]
    node hi_lo_hi = cat(stage_fec_2_branch_answer, stage_fec_2_bht[0]) @[Cat.scala 31:58]
    node hi_lo = cat(hi_lo_hi, stage_fec_2_pht[0]) @[Cat.scala 31:58]
    node hi_hi_hi = cat(_T_28, _T_29) @[Cat.scala 31:58]
    node hi_hi = cat(hi_hi_hi, branch_prediction_with_blockram.io.pht_out) @[Cat.scala 31:58]
    node hi = cat(hi_hi, hi_lo) @[Cat.scala 31:58]
    node _T_31 = cat(hi, lo) @[Cat.scala 31:58]
    fifo.io.write_in[0] <= _T_31 @[myCPU.scala 547:29]
    fifo.io.write_in[1] <= fifo.io.write_in[0] @[myCPU.scala 548:29]
    fifo.io.write_in[2] <= fifo.io.write_in[0] @[myCPU.scala 549:29]
    node _T_32 = bits(_cfu.io.StallF, 0, 0) @[myCPU.scala 550:51]
    node _T_33 = mux(_T_32, UInt<1>("h1"), UInt<1>("h0")) @[myCPU.scala 550:35]
    fifo.io.read_en <= _T_33 @[myCPU.scala 550:29]
    fifo.io.point_flush <= _cp0.io.exception @[myCPU.scala 551:29]
    node _stage2_flush_T = eq(fifo.io.empty, UInt<1>("h0")) @[myCPU.scala 554:52]
    node _stage2_flush_T_1 = and(fifo.io.point_write_en, _stage2_flush_T) @[myCPU.scala 554:49]
    node _stage2_flush_T_2 = bits(_cp0.io.exception, 0, 0) @[myCPU.scala 554:93]
    node _stage2_flush_T_3 = or(_stage2_flush_T_1, _stage2_flush_T_2) @[myCPU.scala 554:72]
    stage2_flush <= _stage2_flush_T_3 @[myCPU.scala 554:18]
    _cfu.io.Inst_Fifo_Empty <= fifo.io.empty @[myCPU.scala 557:29]
    _pre_cfu.io.fifo_full <= fifo.io.full @[myCPU.scala 558:27]
    _pre_cfu.io.data_ok <= inst_data_ok @[myCPU.scala 559:27]
    _pre_cfu.io.stage2_stall <= stage2_stall @[myCPU.scala 561:30]
    node _T_34 = bits(fifo.io.point_write_en, 0, 0) @[myCPU.scala 563:37]
    node _T_35 = bits(fifo.io.empty, 0, 0) @[myCPU.scala 563:65]
    node _T_36 = and(_T_34, _T_35) @[myCPU.scala 563:44]
    node _T_37 = eq(inst_write_en, UInt<1>("h0")) @[myCPU.scala 563:89]
    node _T_38 = and(_T_36, _T_37) @[myCPU.scala 563:72]
    when _T_38 : @[myCPU.scala 563:98]
      stage1_valid_flush <= UInt<2>("h2") @[myCPU.scala 564:28]
    else :
      node _T_39 = bits(fifo.io.point_write_en, 0, 0) @[myCPU.scala 565:45]
      node _T_40 = bits(fifo.io.empty, 0, 0) @[myCPU.scala 565:75]
      node _T_41 = eq(_T_40, UInt<1>("h0")) @[myCPU.scala 565:56]
      node _T_42 = bits(fifo.io.empty, 0, 0) @[myCPU.scala 565:104]
      node _T_43 = neq(inst_write_en, UInt<1>("h0")) @[myCPU.scala 565:128]
      node _T_44 = and(_T_42, _T_43) @[myCPU.scala 565:111]
      node _T_45 = or(_T_41, _T_44) @[myCPU.scala 565:82]
      node _T_46 = and(_T_39, _T_45) @[myCPU.scala 565:52]
      node _T_47 = bits(fifo.io.point_flush, 0, 0) @[myCPU.scala 565:166]
      node _T_48 = or(_T_46, _T_47) @[myCPU.scala 565:139]
      when _T_48 : @[myCPU.scala 565:175]
        stage1_valid_flush <= UInt<1>("h1") @[myCPU.scala 566:28]
      else :
        stage1_valid_flush <= UInt<1>("h0") @[myCPU.scala 568:29]
    ready_to_branch <= fifo.io.point_write_en @[myCPU.scala 570:21]
    inst_buffer_full <= fifo.io.full @[myCPU.scala 571:22]
    node _pre_decoder_branchD_flag_T = bits(_cfu.io.FlushD, 0, 0) @[myCPU.scala 575:52]
    node _pre_decoder_branchD_flag_T_1 = bits(_cfu.io.StallD, 0, 0) @[myCPU.scala 575:82]
    node _pre_decoder_branchD_flag_T_2 = bits(fifo.io.read_out[0], 125, 125) @[myCPU.scala 575:112]
    node _pre_decoder_branchD_flag_T_3 = mux(_pre_decoder_branchD_flag_T_1, _pre_decoder_branchD_flag_T_2, pre_decoder_branchD_flag) @[myCPU.scala 575:66]
    node _pre_decoder_branchD_flag_T_4 = mux(_pre_decoder_branchD_flag_T, UInt<1>("h0"), _pre_decoder_branchD_flag_T_3) @[myCPU.scala 575:36]
    pre_decoder_branchD_flag <= _pre_decoder_branchD_flag_T_4 @[myCPU.scala 575:30]
    node _pre_decoder_jump_T = bits(_cfu.io.FlushD, 0, 0) @[myCPU.scala 576:44]
    node _pre_decoder_jump_T_1 = bits(_cfu.io.StallD, 0, 0) @[myCPU.scala 576:74]
    node _pre_decoder_jump_T_2 = bits(fifo.io.read_out[0], 126, 126) @[myCPU.scala 576:104]
    node _pre_decoder_jump_T_3 = mux(_pre_decoder_jump_T_1, _pre_decoder_jump_T_2, pre_decoder_jump) @[myCPU.scala 576:58]
    node _pre_decoder_jump_T_4 = mux(_pre_decoder_jump_T, UInt<1>("h0"), _pre_decoder_jump_T_3) @[myCPU.scala 576:28]
    pre_decoder_jump <= _pre_decoder_jump_T_4 @[myCPU.scala 576:22]
    node _pre_decoder_branchdata_T = bits(_cfu.io.FlushD, 0, 0) @[myCPU.scala 577:50]
    node _pre_decoder_branchdata_T_1 = bits(_cfu.io.StallD, 0, 0) @[myCPU.scala 577:80]
    node _pre_decoder_branchdata_T_2 = bits(fifo.io.read_out[0], 132, 127) @[myCPU.scala 577:110]
    node _pre_decoder_branchdata_T_3 = mux(_pre_decoder_branchdata_T_1, _pre_decoder_branchdata_T_2, pre_decoder_branchdata) @[myCPU.scala 577:64]
    node _pre_decoder_branchdata_T_4 = mux(_pre_decoder_branchdata_T, UInt<1>("h0"), _pre_decoder_branchdata_T_3) @[myCPU.scala 577:34]
    pre_decoder_branchdata <= _pre_decoder_branchdata_T_4 @[myCPU.scala 577:28]
    node _pre_decoder_jr_T = bits(_cfu.io.FlushD, 0, 0) @[myCPU.scala 578:42]
    node _pre_decoder_jr_T_1 = bits(_cfu.io.StallD, 0, 0) @[myCPU.scala 578:72]
    node _pre_decoder_jr_T_2 = bits(fifo.io.read_out[0], 133, 133) @[myCPU.scala 578:102]
    node _pre_decoder_jr_T_3 = mux(_pre_decoder_jr_T_1, _pre_decoder_jr_T_2, pre_decoder_jr) @[myCPU.scala 578:56]
    node _pre_decoder_jr_T_4 = mux(_pre_decoder_jr_T, UInt<1>("h0"), _pre_decoder_jr_T_3) @[myCPU.scala 578:26]
    pre_decoder_jr <= _pre_decoder_jr_T_4 @[myCPU.scala 578:20]
    reg InDelaySlotF : UInt<1>, _T with :
      reset => (_T_2, UInt<1>("h0")) @[myCPU.scala 581:31]
    node _T_49 = bits(pre_decoder_branchD_flag, 0, 0) @[myCPU.scala 582:36]
    node _T_50 = bits(pre_decoder_jump, 0, 0) @[myCPU.scala 582:63]
    node _T_51 = or(_T_49, _T_50) @[myCPU.scala 582:43]
    node _T_52 = eq(_cfu.io.StallF, UInt<1>("h0")) @[myCPU.scala 582:74]
    node _T_53 = and(_T_51, _T_52) @[myCPU.scala 582:71]
    when _T_53 : @[myCPU.scala 582:92]
      InDelaySlotF <= UInt<1>("h1") @[myCPU.scala 583:22]
    else :
      node _T_54 = bits(_cfu.io.StallF, 0, 0) @[myCPU.scala 584:31]
      when _T_54 : @[myCPU.scala 584:38]
        InDelaySlotF <= UInt<1>("h0") @[myCPU.scala 585:22]
      else :
        InDelaySlotF <= InDelaySlotF @[myCPU.scala 587:22]
    node __if2id_io_PCF_T = bits(fifo.io.read_out[0], 31, 0) @[myCPU.scala 592:57]
    _if2id.io.PCF <= __if2id_io_PCF_T @[myCPU.scala 592:30]
    node __if2id_io_PCPlus4F_T = add(_if2id.io.PCF, UInt<3>("h4")) @[myCPU.scala 593:48]
    node __if2id_io_PCPlus4F_T_1 = tail(__if2id_io_PCPlus4F_T, 1) @[myCPU.scala 593:48]
    _if2id.io.PCPlus4F <= __if2id_io_PCPlus4F_T_1 @[myCPU.scala 593:30]
    node __if2id_io_PCPlus8F_T = add(_if2id.io.PCF, UInt<4>("h8")) @[myCPU.scala 594:48]
    node __if2id_io_PCPlus8F_T_1 = tail(__if2id_io_PCPlus8F_T, 1) @[myCPU.scala 594:48]
    _if2id.io.PCPlus8F <= __if2id_io_PCPlus8F_T_1 @[myCPU.scala 594:30]
    _if2id.io.en <= _cfu.io.StallD @[myCPU.scala 595:30]
    _if2id.io.clr <= _cfu.io.FlushD @[myCPU.scala 596:30]
    node __if2id_io_InstrF_T = bits(_cu.io1.BadInstrD, 0, 0) @[myCPU.scala 601:52]
    node __if2id_io_InstrF_T_1 = bits(_cu.io1.SysCallD, 0, 0) @[myCPU.scala 601:79]
    node __if2id_io_InstrF_T_2 = or(__if2id_io_InstrF_T, __if2id_io_InstrF_T_1) @[myCPU.scala 601:59]
    node __if2id_io_InstrF_T_3 = bits(_cu.io1.BreakD, 0, 0) @[myCPU.scala 601:102]
    node __if2id_io_InstrF_T_4 = or(__if2id_io_InstrF_T_2, __if2id_io_InstrF_T_3) @[myCPU.scala 601:85]
    node __if2id_io_InstrF_T_5 = bits(_cu.io1.EretD, 0, 0) @[myCPU.scala 602:23]
    node __if2id_io_InstrF_T_6 = or(__if2id_io_InstrF_T_4, __if2id_io_InstrF_T_5) @[myCPU.scala 601:108]
    node __if2id_io_InstrF_T_7 = bits(fifo.io.read_out[0], 63, 32) @[myCPU.scala 602:57]
    node __if2id_io_InstrF_T_8 = mux(__if2id_io_InstrF_T_6, UInt<1>("h0"), __if2id_io_InstrF_T_7) @[myCPU.scala 601:33]
    _if2id.io.InstrF <= __if2id_io_InstrF_T_8 @[myCPU.scala 601:27]
    node __if2id_io_NextDelaySlotD_T = bits(pre_decoder_branchD_flag, 0, 0) @[myCPU.scala 606:59]
    node __if2id_io_NextDelaySlotD_T_1 = bits(pre_decoder_jump, 0, 0) @[myCPU.scala 606:86]
    node __if2id_io_NextDelaySlotD_T_2 = or(__if2id_io_NextDelaySlotD_T, __if2id_io_NextDelaySlotD_T_1) @[myCPU.scala 606:66]
    node __if2id_io_NextDelaySlotD_T_3 = or(__if2id_io_NextDelaySlotD_T_2, InDelaySlotF) @[myCPU.scala 606:94]
    _if2id.io.NextDelaySlotD <= __if2id_io_NextDelaySlotD_T_3 @[myCPU.scala 606:30]
    reg id_exception : UInt<1>, _T with :
      reset => (_T_2, UInt<1>("h0")) @[myCPU.scala 609:27]
    node _id_exception_T = bits(_cfu.io.StallD, 0, 0) @[myCPU.scala 610:36]
    node _id_exception_T_1 = bits(_cfu.io.StallD, 0, 0) @[myCPU.scala 610:66]
    node _id_exception_T_2 = bits(fifo.io.read_out[0], 1, 0) @[myCPU.scala 610:96]
    node _id_exception_T_3 = neq(_id_exception_T_2, UInt<1>("h0")) @[myCPU.scala 610:102]
    node _id_exception_T_4 = mux(_id_exception_T_1, _id_exception_T_3, id_exception) @[myCPU.scala 610:50]
    node _id_exception_T_5 = mux(_id_exception_T, UInt<1>("h0"), _id_exception_T_4) @[myCPU.scala 610:20]
    id_exception <= _id_exception_T_5 @[myCPU.scala 610:14]
    reg ex_exception : UInt<1>, _T with :
      reset => (_T_2, UInt<1>("h0")) @[myCPU.scala 612:27]
    node _ex_exception_T = bits(_cfu.io.FlushE, 0, 0) @[myCPU.scala 613:36]
    node _ex_exception_T_1 = bits(_cfu.io.StallE, 0, 0) @[myCPU.scala 613:66]
    node _ex_exception_T_2 = neq(_id2ex.io.ExceptionTypeD, UInt<1>("h0")) @[myCPU.scala 613:98]
    node _ex_exception_T_3 = mux(_ex_exception_T_1, _ex_exception_T_2, ex_exception) @[myCPU.scala 613:50]
    node _ex_exception_T_4 = mux(_ex_exception_T, UInt<1>("h0"), _ex_exception_T_3) @[myCPU.scala 613:20]
    ex_exception <= _ex_exception_T_4 @[myCPU.scala 613:14]
    reg mem_exception : UInt<1>, _T with :
      reset => (_T_2, UInt<1>("h0")) @[myCPU.scala 615:28]
    node _mem_exception_T = bits(_cfu.io.FlushM, 0, 0) @[myCPU.scala 616:37]
    node _mem_exception_T_1 = bits(_cfu.io.StallM, 0, 0) @[myCPU.scala 616:67]
    node _mem_exception_T_2 = neq(_ex2mem.io.ExceptionTypeE, UInt<1>("h0")) @[myCPU.scala 616:100]
    node _mem_exception_T_3 = mux(_mem_exception_T_1, _mem_exception_T_2, mem_exception) @[myCPU.scala 616:51]
    node _mem_exception_T_4 = mux(_mem_exception_T, UInt<1>("h0"), _mem_exception_T_3) @[myCPU.scala 616:21]
    mem_exception <= _mem_exception_T_4 @[myCPU.scala 616:15]
    reg mem2_exception : UInt<1>, _T with :
      reset => (_T_2, UInt<1>("h0")) @[myCPU.scala 618:29]
    node _mem2_exception_T = bits(_cfu.io.FlushM2, 0, 0) @[myCPU.scala 619:39]
    node _mem2_exception_T_1 = bits(_cfu.io.StallM2, 0, 0) @[myCPU.scala 619:70]
    node _mem2_exception_T_2 = neq(_mem2mem2.io.ExceptionTypeE, UInt<1>("h0")) @[myCPU.scala 619:105]
    node _mem2_exception_T_3 = mux(_mem2_exception_T_1, _mem2_exception_T_2, mem2_exception) @[myCPU.scala 619:53]
    node _mem2_exception_T_4 = mux(_mem2_exception_T, UInt<1>("h0"), _mem2_exception_T_3) @[myCPU.scala 619:22]
    mem2_exception <= _mem2_exception_T_4 @[myCPU.scala 619:16]
    reg wb_exception : UInt<1>, _T with :
      reset => (_T_2, UInt<1>("h0")) @[myCPU.scala 621:27]
    node _wb_exception_T = bits(_cfu.io.FlushW, 0, 0) @[myCPU.scala 622:36]
    node _wb_exception_T_1 = bits(_cfu.io.StallW, 0, 0) @[myCPU.scala 622:66]
    node _wb_exception_T_2 = neq(_mem22wb.io.ExceptionTypeM, UInt<1>("h0")) @[myCPU.scala 622:100]
    node _wb_exception_T_3 = mux(_wb_exception_T_1, _wb_exception_T_2, wb_exception) @[myCPU.scala 622:50]
    node _wb_exception_T_4 = mux(_wb_exception_T, UInt<1>("h0"), _wb_exception_T_3) @[myCPU.scala 622:20]
    wb_exception <= _wb_exception_T_4 @[myCPU.scala 622:14]
    reg id_true_branch_state : UInt<1>, _T with :
      reset => (_T_2, UInt<1>("h0")) @[myCPU.scala 668:35]
    node _id_true_branch_state_T = bits(_cfu.io.FlushD, 0, 0) @[myCPU.scala 669:44]
    node _id_true_branch_state_T_1 = bits(_cfu.io.StallD, 0, 0) @[myCPU.scala 669:74]
    node _id_true_branch_state_T_2 = bits(fifo.io.read_out[0], 116, 116) @[myCPU.scala 669:104]
    node _id_true_branch_state_T_3 = mux(_id_true_branch_state_T_1, _id_true_branch_state_T_2, id_true_branch_state) @[myCPU.scala 669:58]
    node _id_true_branch_state_T_4 = mux(_id_true_branch_state_T, UInt<1>("h0"), _id_true_branch_state_T_3) @[myCPU.scala 669:28]
    id_true_branch_state <= _id_true_branch_state_T_4 @[myCPU.scala 669:22]
    inst id_bru_state of bru_detail @[myCPU.scala 671:27]
    id_bru_state.clock <= _T
    id_bru_state.reset <= _T_2
    id_bru_state.io.flush <= _cfu.io.FlushD @[myCPU.scala 672:23]
    id_bru_state.io.stall <= _cfu.io.StallD @[myCPU.scala 673:23]
    inst ex_bru_state of bru_detail_1 @[myCPU.scala 675:27]
    ex_bru_state.clock <= _T
    ex_bru_state.reset <= _T_2
    ex_bru_state.io.flush <= _cfu.io.FlushE @[myCPU.scala 676:23]
    ex_bru_state.io.stall <= _cfu.io.StallE @[myCPU.scala 677:23]
    inst mem_bru_state of bru_detail_2 @[myCPU.scala 679:28]
    mem_bru_state.clock <= _T
    mem_bru_state.reset <= _T_2
    mem_bru_state.io.flush <= _cfu.io.FlushM @[myCPU.scala 680:24]
    mem_bru_state.io.stall <= _cfu.io.StallM @[myCPU.scala 681:24]
    inst mem2_bru_state of bru_detail_3 @[myCPU.scala 683:29]
    mem2_bru_state.clock <= _T
    mem2_bru_state.reset <= _T_2
    mem2_bru_state.io.flush <= _cfu.io.FlushM2 @[myCPU.scala 684:25]
    mem2_bru_state.io.stall <= _cfu.io.StallM2 @[myCPU.scala 685:25]
    inst wb_bru_state of bru_detail_4 @[myCPU.scala 687:27]
    wb_bru_state.clock <= _T
    wb_bru_state.reset <= _T_2
    wb_bru_state.io.flush <= _cfu.io.FlushW @[myCPU.scala 688:23]
    wb_bru_state.io.stall <= _cfu.io.StallW @[myCPU.scala 689:23]
    mem_bru_state.io_in.pht_lookup_value <= ex_bru_state.io_out.pht_lookup_value @[myCPU.scala 692:22]
    mem_bru_state.io_in.lookup_data <= ex_bru_state.io_out.lookup_data @[myCPU.scala 692:22]
    mem_bru_state.io_in.target_pc <= ex_bru_state.io_out.target_pc @[myCPU.scala 692:22]
    mem_bru_state.io_in.hashcode <= ex_bru_state.io_out.hashcode @[myCPU.scala 692:22]
    mem_bru_state.io_in.bht <= ex_bru_state.io_out.bht @[myCPU.scala 692:22]
    mem_bru_state.io_in.pht <= ex_bru_state.io_out.pht @[myCPU.scala 692:22]
    mem2_bru_state.io_in.pht_lookup_value <= mem_bru_state.io_out.pht_lookup_value @[myCPU.scala 693:22]
    mem2_bru_state.io_in.lookup_data <= mem_bru_state.io_out.lookup_data @[myCPU.scala 693:22]
    mem2_bru_state.io_in.target_pc <= mem_bru_state.io_out.target_pc @[myCPU.scala 693:22]
    mem2_bru_state.io_in.hashcode <= mem_bru_state.io_out.hashcode @[myCPU.scala 693:22]
    mem2_bru_state.io_in.bht <= mem_bru_state.io_out.bht @[myCPU.scala 693:22]
    mem2_bru_state.io_in.pht <= mem_bru_state.io_out.pht @[myCPU.scala 693:22]
    wb_bru_state.io_in.pht_lookup_value <= mem2_bru_state.io_out.pht_lookup_value @[myCPU.scala 694:22]
    wb_bru_state.io_in.lookup_data <= mem2_bru_state.io_out.lookup_data @[myCPU.scala 694:22]
    wb_bru_state.io_in.target_pc <= mem2_bru_state.io_out.target_pc @[myCPU.scala 694:22]
    wb_bru_state.io_in.hashcode <= mem2_bru_state.io_out.hashcode @[myCPU.scala 694:22]
    wb_bru_state.io_in.bht <= mem2_bru_state.io_out.bht @[myCPU.scala 694:22]
    wb_bru_state.io_in.pht <= mem2_bru_state.io_out.pht @[myCPU.scala 694:22]
    node _id_bru_state_io_in_lookup_data_T = bits(fifo.io.read_out[0], 70, 64) @[myCPU.scala 698:62]
    id_bru_state.io_in.lookup_data <= _id_bru_state_io_in_lookup_data_T @[myCPU.scala 698:36]
    node _id_bru_state_io_in_hashcode_T = bits(fifo.io.read_out[0], 74, 71) @[myCPU.scala 699:59]
    id_bru_state.io_in.hashcode <= _id_bru_state_io_in_hashcode_T @[myCPU.scala 699:33]
    node _id_bru_state_io_in_target_pc_T = bits(fifo.io.read_out[0], 106, 75) @[myCPU.scala 700:60]
    id_bru_state.io_in.target_pc <= _id_bru_state_io_in_target_pc_T @[myCPU.scala 700:34]
    node _id_bru_state_io_in_pht_T = bits(fifo.io.read_out[0], 108, 107) @[myCPU.scala 701:54]
    id_bru_state.io_in.pht <= _id_bru_state_io_in_pht_T @[myCPU.scala 701:28]
    node _id_bru_state_io_in_bht_T = bits(fifo.io.read_out[0], 115, 109) @[myCPU.scala 702:54]
    id_bru_state.io_in.bht <= _id_bru_state_io_in_bht_T @[myCPU.scala 702:28]
    node _id_bru_state_io_in_pht_lookup_value_T = bits(fifo.io.read_out[0], 124, 117) @[myCPU.scala 703:67]
    id_bru_state.io_in.pht_lookup_value <= _id_bru_state_io_in_pht_lookup_value_T @[myCPU.scala 703:41]
    node branch_stateD = bits(id_bru_state.io_out.pht, 1, 1) @[myCPU.scala 705:48]
    node target_neq_branchD = neq(id_bru_state.io_out.target_pc, PCBranchD) @[myCPU.scala 709:62]
    node target_neq_jumpD = neq(id_bru_state.io_out.target_pc, PCJumpD) @[myCPU.scala 710:62]
    node _target_addr_error_T = bits(pre_decoder_jump, 0, 0) @[myCPU.scala 712:47]
    node _target_addr_error_T_1 = and(_target_addr_error_T, target_neq_jumpD) @[myCPU.scala 712:54]
    node _target_addr_error_T_2 = bits(_br.io.exe, 0, 0) @[myCPU.scala 712:90]
    node _target_addr_error_T_3 = and(_target_addr_error_T_2, target_neq_branchD) @[myCPU.scala 712:97]
    node target_addr_error = or(_target_addr_error_T_1, _target_addr_error_T_3) @[myCPU.scala 712:75]
    node _T_55 = bits(_cfu.io.StallD, 0, 0) @[myCPU.scala 715:50]
    node _T_56 = bits(pre_decoder_jump, 0, 0) @[myCPU.scala 715:80]
    node _T_57 = bits(_br.io.exe, 0, 0) @[myCPU.scala 715:102]
    node _T_58 = or(_T_56, _T_57) @[myCPU.scala 715:88]
    node _T_59 = neq(_T_58, id_true_branch_state) @[myCPU.scala 715:111]
    node _T_60 = or(_T_59, target_addr_error) @[myCPU.scala 715:137]
    node _T_61 = and(_T_55, _T_60) @[myCPU.scala 715:57]
    fifo.io.point_write_en <= _T_61 @[myCPU.scala 715:32]
    node _PC_nextD_T = bits(pre_decoder_jump, 0, 0) @[myCPU.scala 718:26]
    node _PC_nextD_T_1 = bits(_br.io.exe, 0, 0) @[myCPU.scala 719:20]
    node _PC_nextD_T_2 = mux(_PC_nextD_T_1, PCBranchD, _if2id.io.PCPlus8D) @[Mux.scala 101:16]
    node PC_nextD = mux(_PC_nextD_T, PCJumpD, _PC_nextD_T_2) @[Mux.scala 101:16]
    node _Pc_targetD_T = bits(pre_decoder_branchD_flag, 0, 0) @[myCPU.scala 722:34]
    node _Pc_targetD_T_1 = bits(pre_decoder_jump, 0, 0) @[myCPU.scala 723:26]
    node _Pc_targetD_T_2 = mux(_Pc_targetD_T_1, PCJumpD, UInt<1>("h0")) @[Mux.scala 101:16]
    node Pc_targetD = mux(_Pc_targetD_T, PCBranchD, _Pc_targetD_T_2) @[Mux.scala 101:16]
    reg true_branch_stateE : UInt<1>, _T with :
      reset => (_T_2, UInt<1>("h0")) @[myCPU.scala 725:37]
    node _true_branch_stateE_T = bits(_cfu.io.FlushE, 0, 0) @[myCPU.scala 727:46]
    node _true_branch_stateE_T_1 = bits(_cfu.io.StallE, 0, 0) @[myCPU.scala 727:77]
    node _true_branch_stateE_T_2 = bits(pre_decoder_jump, 0, 0) @[myCPU.scala 727:102]
    node _true_branch_stateE_T_3 = bits(_br.io.exe, 0, 0) @[myCPU.scala 727:123]
    node _true_branch_stateE_T_4 = or(_true_branch_stateE_T_2, _true_branch_stateE_T_3) @[myCPU.scala 727:109]
    node _true_branch_stateE_T_5 = mux(_true_branch_stateE_T_1, _true_branch_stateE_T_4, true_branch_stateE) @[myCPU.scala 727:61]
    node _true_branch_stateE_T_6 = mux(_true_branch_stateE_T, UInt<1>("h0"), _true_branch_stateE_T_5) @[myCPU.scala 727:30]
    true_branch_stateE <= _true_branch_stateE_T_6 @[myCPU.scala 727:24]
    ex_bru_state.io_in.target_pc <= Pc_targetD @[myCPU.scala 729:34]
    ex_bru_state.io_in.bht <= id_bru_state.io_out.bht @[myCPU.scala 730:28]
    ex_bru_state.io_in.pht <= id_bru_state.io_out.pht @[myCPU.scala 731:28]
    ex_bru_state.io_in.hashcode <= id_bru_state.io_out.hashcode @[myCPU.scala 732:33]
    ex_bru_state.io_in.lookup_data <= id_bru_state.io_out.lookup_data @[myCPU.scala 733:36]
    ex_bru_state.io_in.pht_lookup_value <= id_bru_state.io_out.pht_lookup_value @[myCPU.scala 734:41]
    node _bht_tobeE_T = bits(ex_bru_state.io_out.bht, 5, 0) @[myCPU.scala 736:48]
    node bht_tobeE = cat(_bht_tobeE_T, true_branch_stateE) @[Cat.scala 31:58]
    node _pht_tobeE_T = mux(true_branch_stateE, UInt<1>("h1"), UInt<1>("h0")) @[macros.scala 337:34]
    node _pht_tobeE_T_1 = mux(true_branch_stateE, UInt<2>("h3"), UInt<2>("h2")) @[macros.scala 338:30]
    node _pht_tobeE_T_2 = mux(true_branch_stateE, UInt<2>("h2"), UInt<1>("h0")) @[macros.scala 339:32]
    node _pht_tobeE_T_3 = mux(true_branch_stateE, UInt<2>("h3"), UInt<1>("h1")) @[macros.scala 340:30]
    node _pht_tobeE_T_4 = eq(UInt<2>("h3"), ex_bru_state.io_out.pht) @[Mux.scala 81:61]
    node _pht_tobeE_T_5 = mux(_pht_tobeE_T_4, _pht_tobeE_T_1, _pht_tobeE_T) @[Mux.scala 81:58]
    node _pht_tobeE_T_6 = eq(UInt<1>("h1"), ex_bru_state.io_out.pht) @[Mux.scala 81:61]
    node _pht_tobeE_T_7 = mux(_pht_tobeE_T_6, _pht_tobeE_T_2, _pht_tobeE_T_5) @[Mux.scala 81:58]
    node _pht_tobeE_T_8 = eq(UInt<2>("h2"), ex_bru_state.io_out.pht) @[Mux.scala 81:61]
    node pht_tobeE = mux(_pht_tobeE_T_8, _pht_tobeE_T_3, _pht_tobeE_T_7) @[Mux.scala 81:58]
    node _pht_lookup_value_tobeE_T = bits(ex_bru_state.io_out.lookup_data, 1, 0) @[myCPU.scala 738:75]
    node _pht_lookup_value_tobeE_T_1 = bits(ex_bru_state.io_out.pht_lookup_value, 7, 2) @[myCPU.scala 738:121]
    node _pht_lookup_value_tobeE_T_2 = cat(_pht_lookup_value_tobeE_T_1, pht_tobeE) @[Cat.scala 31:58]
    node _pht_lookup_value_tobeE_T_3 = bits(ex_bru_state.io_out.pht_lookup_value, 7, 4) @[myCPU.scala 739:56]
    node _pht_lookup_value_tobeE_T_4 = bits(ex_bru_state.io_out.pht_lookup_value, 1, 0) @[myCPU.scala 739:108]
    node pht_lookup_value_tobeE_hi = cat(_pht_lookup_value_tobeE_T_3, pht_tobeE) @[Cat.scala 31:58]
    node _pht_lookup_value_tobeE_T_5 = cat(pht_lookup_value_tobeE_hi, _pht_lookup_value_tobeE_T_4) @[Cat.scala 31:58]
    node _pht_lookup_value_tobeE_T_6 = bits(ex_bru_state.io_out.pht_lookup_value, 7, 6) @[myCPU.scala 740:56]
    node _pht_lookup_value_tobeE_T_7 = bits(ex_bru_state.io_out.pht_lookup_value, 3, 0) @[myCPU.scala 740:108]
    node pht_lookup_value_tobeE_hi_1 = cat(_pht_lookup_value_tobeE_T_6, pht_tobeE) @[Cat.scala 31:58]
    node _pht_lookup_value_tobeE_T_8 = cat(pht_lookup_value_tobeE_hi_1, _pht_lookup_value_tobeE_T_7) @[Cat.scala 31:58]
    node _pht_lookup_value_tobeE_T_9 = bits(ex_bru_state.io_out.pht_lookup_value, 5, 0) @[myCPU.scala 741:66]
    node _pht_lookup_value_tobeE_T_10 = cat(pht_tobeE, _pht_lookup_value_tobeE_T_9) @[Cat.scala 31:58]
    node _pht_lookup_value_tobeE_T_11 = eq(UInt<1>("h1"), _pht_lookup_value_tobeE_T) @[Mux.scala 81:61]
    node _pht_lookup_value_tobeE_T_12 = mux(_pht_lookup_value_tobeE_T_11, _pht_lookup_value_tobeE_T_5, _pht_lookup_value_tobeE_T_2) @[Mux.scala 81:58]
    node _pht_lookup_value_tobeE_T_13 = eq(UInt<2>("h2"), _pht_lookup_value_tobeE_T) @[Mux.scala 81:61]
    node _pht_lookup_value_tobeE_T_14 = mux(_pht_lookup_value_tobeE_T_13, _pht_lookup_value_tobeE_T_8, _pht_lookup_value_tobeE_T_12) @[Mux.scala 81:58]
    node _pht_lookup_value_tobeE_T_15 = eq(UInt<2>("h3"), _pht_lookup_value_tobeE_T) @[Mux.scala 81:61]
    node pht_lookup_value_tobeE = mux(_pht_lookup_value_tobeE_T_15, _pht_lookup_value_tobeE_T_10, _pht_lookup_value_tobeE_T_14) @[Mux.scala 81:58]
    mem_bru_state.io_in.pht_lookup_value <= pht_lookup_value_tobeE @[myCPU.scala 743:42]
    mem_bru_state.io_in.bht <= bht_tobeE @[myCPU.scala 744:29]
    mem_bru_state.io_in.pht <= pht_tobeE @[myCPU.scala 745:29]
    node _Pc_Next_normal_T = mux(fifo.io.point_write_en, PC_nextD, stage_fec_1_pc_next) @[myCPU.scala 747:26]
    Pc_Next_normal <= _Pc_Next_normal_T @[myCPU.scala 747:20]
    node _BadVAddrD_T = bits(_if2id.io.PCD, 1, 0) @[myCPU.scala 750:38]
    node _BadVAddrD_T_1 = neq(_BadVAddrD_T, UInt<1>("h0")) @[myCPU.scala 750:44]
    node BadVAddrD = mux(_BadVAddrD_T_1, _if2id.io.PCD, UInt<1>("h0")) @[myCPU.scala 750:24]
    node __regfile_io_A1_T = bits(_if2id.io.InstrD, 25, 21) @[myCPU.scala 751:29]
    _regfile.io.A1 <= __regfile_io_A1_T @[myCPU.scala 751:20]
    node __regfile_io_A2_T = bits(_if2id.io.InstrD, 20, 16) @[myCPU.scala 752:29]
    _regfile.io.A2 <= __regfile_io_A2_T @[myCPU.scala 752:20]
    _cu.io1.InstrD <= _if2id.io.InstrD @[myCPU.scala 753:20]
    _br.io.rs <= BranchRsD @[myCPU.scala 754:15]
    node _BranchRsD_T = bits(_cfu.io.ForwardAD, 0, 0) @[myCPU.scala 755:38]
    node _BranchRsD_T_1 = bits(_cfu.io.ForwardAD, 1, 1) @[myCPU.scala 755:79]
    node _BranchRsD_T_2 = mux(_BranchRsD_T_1, Forward_ResultM2, _regfile.io.RD1) @[myCPU.scala 755:61]
    node _BranchRsD_T_3 = mux(_BranchRsD_T, Forward_ResultM, _BranchRsD_T_2) @[myCPU.scala 755:20]
    BranchRsD <= _BranchRsD_T_3 @[myCPU.scala 755:14]
    _br.io.rt <= BranchRtD @[myCPU.scala 756:15]
    node _BranchRtD_T = bits(_cfu.io.ForwardBD, 0, 0) @[myCPU.scala 757:38]
    node _BranchRtD_T_1 = bits(_cfu.io.ForwardBD, 1, 1) @[myCPU.scala 757:79]
    node _BranchRtD_T_2 = mux(_BranchRtD_T_1, Forward_ResultM2, _regfile.io.RD2) @[myCPU.scala 757:61]
    node _BranchRtD_T_3 = mux(_BranchRtD_T, Forward_ResultM, _BranchRtD_T_2) @[myCPU.scala 757:20]
    BranchRtD <= _BranchRtD_T_3 @[myCPU.scala 757:14]
    node _ExceptionTypeD_Out_T = bits(_if2id.io.PCD, 1, 0) @[myCPU.scala 758:44]
    node _ExceptionTypeD_Out_T_1 = neq(_ExceptionTypeD_Out_T, UInt<1>("h0")) @[myCPU.scala 758:50]
    node _ExceptionTypeD_Out_T_2 = mux(_ExceptionTypeD_Out_T_1, UInt<21>("h100000"), UInt<1>("h0")) @[myCPU.scala 758:30]
    ExceptionTypeD_Out <= _ExceptionTypeD_Out_T_2 @[myCPU.scala 758:24]
    node __br_io_en_T = or(id_exception, ex_exception) @[myCPU.scala 759:37]
    node __br_io_en_T_1 = or(__br_io_en_T, mem_exception) @[myCPU.scala 759:52]
    node __br_io_en_T_2 = or(__br_io_en_T_1, mem2_exception) @[myCPU.scala 759:67]
    node __br_io_en_T_3 = or(__br_io_en_T_2, wb_exception) @[myCPU.scala 759:84]
    node __br_io_en_T_4 = eq(__br_io_en_T_3, UInt<1>("h0")) @[myCPU.scala 759:100]
    node __br_io_en_T_5 = mux(__br_io_en_T_4, UInt<1>("h1"), UInt<1>("h0")) @[myCPU.scala 759:21]
    _br.io.en <= __br_io_en_T_5 @[myCPU.scala 759:15]
    _br.io.branch <= pre_decoder_branchdata @[myCPU.scala 760:19]
    reg int_instanceE : UInt<6>, _T with :
      reset => (_T_2, UInt<6>("h0")) @[myCPU.scala 763:33]
    reg int_instanceM : UInt<6>, _T with :
      reset => (_T_2, UInt<6>("h0")) @[myCPU.scala 764:33]
    reg int_instanceM2 : UInt<6>, _T with :
      reset => (_T_2, UInt<6>("h0")) @[myCPU.scala 765:33]
    reg int_instanceW : UInt<6>, _T with :
      reset => (_T_2, UInt<6>("h0")) @[myCPU.scala 766:33]
    node _int_instanceE_T = bits(_cfu.io.FlushE, 0, 0) @[myCPU.scala 768:41]
    node _int_instanceE_T_1 = bits(_cfu.io.StallE, 0, 0) @[myCPU.scala 768:71]
    node _int_instanceE_T_2 = mux(_int_instanceE_T_1, ext_int, int_instanceE) @[myCPU.scala 768:55]
    node _int_instanceE_T_3 = mux(_int_instanceE_T, UInt<1>("h0"), _int_instanceE_T_2) @[myCPU.scala 768:25]
    int_instanceE <= _int_instanceE_T_3 @[myCPU.scala 768:19]
    node _int_instanceM_T = bits(_cfu.io.FlushM, 0, 0) @[myCPU.scala 769:41]
    node _int_instanceM_T_1 = bits(_cfu.io.StallM, 0, 0) @[myCPU.scala 769:71]
    node _int_instanceM_T_2 = mux(_int_instanceM_T_1, int_instanceE, int_instanceM) @[myCPU.scala 769:55]
    node _int_instanceM_T_3 = mux(_int_instanceM_T, UInt<1>("h0"), _int_instanceM_T_2) @[myCPU.scala 769:25]
    int_instanceM <= _int_instanceM_T_3 @[myCPU.scala 769:19]
    node _int_instanceM2_T = bits(_cfu.io.FlushM2, 0, 0) @[myCPU.scala 770:43]
    node _int_instanceM2_T_1 = bits(_cfu.io.StallM2, 0, 0) @[myCPU.scala 770:74]
    node _int_instanceM2_T_2 = mux(_int_instanceM2_T_1, int_instanceM, int_instanceM2) @[myCPU.scala 770:57]
    node _int_instanceM2_T_3 = mux(_int_instanceM2_T, UInt<1>("h0"), _int_instanceM2_T_2) @[myCPU.scala 770:26]
    int_instanceM2 <= _int_instanceM2_T_3 @[myCPU.scala 770:20]
    node _int_instanceW_T = bits(_cfu.io.FlushW, 0, 0) @[myCPU.scala 771:41]
    node _int_instanceW_T_1 = bits(_cfu.io.StallW, 0, 0) @[myCPU.scala 771:71]
    node _int_instanceW_T_2 = mux(_int_instanceW_T_1, int_instanceM2, int_instanceW) @[myCPU.scala 771:55]
    node _int_instanceW_T_3 = mux(_int_instanceW_T, UInt<1>("h0"), _int_instanceW_T_2) @[myCPU.scala 771:25]
    int_instanceW <= _int_instanceW_T_3 @[myCPU.scala 771:19]
    node __id2ex_io_ExceptionTypeD_T = and(ext_int, _cp0.io.cp0_status) @[myCPU.scala 776:48]
    node __id2ex_io_ExceptionTypeD_T_1 = neq(__id2ex_io_ExceptionTypeD_T, UInt<1>("h0")) @[myCPU.scala 776:70]
    node __id2ex_io_ExceptionTypeD_T_2 = bits(_cp0.io.Int_able, 0, 0) @[myCPU.scala 776:99]
    node __id2ex_io_ExceptionTypeD_T_3 = and(__id2ex_io_ExceptionTypeD_T_1, __id2ex_io_ExceptionTypeD_T_2) @[myCPU.scala 776:79]
    node __id2ex_io_ExceptionTypeD_T_4 = eq(ExceptionTypeD_Out, UInt<1>("h0")) @[myCPU.scala 776:145]
    node __id2ex_io_ExceptionTypeD_T_5 = bits(_cu.io1.BadInstrD, 0, 0) @[myCPU.scala 777:32]
    node __id2ex_io_ExceptionTypeD_T_6 = mux(__id2ex_io_ExceptionTypeD_T_5, UInt<11>("h400"), UInt<1>("h0")) @[myCPU.scala 777:13]
    node __id2ex_io_ExceptionTypeD_T_7 = bits(_cu.io1.SysCallD, 0, 0) @[myCPU.scala 778:31]
    node __id2ex_io_ExceptionTypeD_T_8 = mux(__id2ex_io_ExceptionTypeD_T_7, UInt<9>("h100"), UInt<1>("h0")) @[myCPU.scala 778:13]
    node __id2ex_io_ExceptionTypeD_T_9 = or(__id2ex_io_ExceptionTypeD_T_6, __id2ex_io_ExceptionTypeD_T_8) @[myCPU.scala 777:59]
    node __id2ex_io_ExceptionTypeD_T_10 = bits(_cu.io1.BreakD, 0, 0) @[myCPU.scala 779:29]
    node __id2ex_io_ExceptionTypeD_T_11 = mux(__id2ex_io_ExceptionTypeD_T_10, UInt<10>("h200"), UInt<1>("h0")) @[myCPU.scala 779:13]
    node __id2ex_io_ExceptionTypeD_T_12 = or(__id2ex_io_ExceptionTypeD_T_9, __id2ex_io_ExceptionTypeD_T_11) @[myCPU.scala 778:59]
    node __id2ex_io_ExceptionTypeD_T_13 = bits(_cu.io1.EretD, 0, 0) @[myCPU.scala 780:28]
    node __id2ex_io_ExceptionTypeD_T_14 = mux(__id2ex_io_ExceptionTypeD_T_13, UInt<32>("h80000000"), UInt<1>("h0")) @[myCPU.scala 780:13]
    node __id2ex_io_ExceptionTypeD_T_15 = or(__id2ex_io_ExceptionTypeD_T_12, __id2ex_io_ExceptionTypeD_T_14) @[myCPU.scala 779:59]
    node __id2ex_io_ExceptionTypeD_T_16 = mux(__id2ex_io_ExceptionTypeD_T_4, __id2ex_io_ExceptionTypeD_T_15, ExceptionTypeD_Out) @[myCPU.scala 776:124]
    node __id2ex_io_ExceptionTypeD_T_17 = mux(__id2ex_io_ExceptionTypeD_T_3, UInt<1>("h1"), __id2ex_io_ExceptionTypeD_T_16) @[myCPU.scala 776:37]
    _id2ex.io.ExceptionTypeD <= __id2ex_io_ExceptionTypeD_T_17 @[myCPU.scala 776:31]
    _id2ex.io.RsD <= RsD @[myCPU.scala 782:19]
    _id2ex.io.RtD <= RtD @[myCPU.scala 783:19]
    _id2ex.io.RdD <= RdD @[myCPU.scala 784:19]
    _id2ex.io.ImmD <= ImmD @[myCPU.scala 785:19]
    node __id2ex_io_RD1D_T = bits(_cfu.io.ForwardAD, 0, 0) @[myCPU.scala 786:43]
    node __id2ex_io_RD1D_T_1 = bits(_cfu.io.ForwardAD, 1, 1) @[myCPU.scala 786:84]
    node __id2ex_io_RD1D_T_2 = mux(__id2ex_io_RD1D_T_1, Forward_ResultM2, _regfile.io.RD1) @[myCPU.scala 786:66]
    node __id2ex_io_RD1D_T_3 = mux(__id2ex_io_RD1D_T, Forward_ResultM, __id2ex_io_RD1D_T_2) @[myCPU.scala 786:25]
    _id2ex.io.RD1D <= __id2ex_io_RD1D_T_3 @[myCPU.scala 786:19]
    node __id2ex_io_RD2D_T = bits(_cfu.io.ForwardBD, 0, 0) @[myCPU.scala 787:43]
    node __id2ex_io_RD2D_T_1 = bits(_cfu.io.ForwardBD, 1, 1) @[myCPU.scala 787:84]
    node __id2ex_io_RD2D_T_2 = mux(__id2ex_io_RD2D_T_1, Forward_ResultM2, _regfile.io.RD2) @[myCPU.scala 787:66]
    node __id2ex_io_RD2D_T_3 = mux(__id2ex_io_RD2D_T, Forward_ResultM, __id2ex_io_RD2D_T_2) @[myCPU.scala 787:25]
    _id2ex.io.RD2D <= __id2ex_io_RD2D_T_3 @[myCPU.scala 787:19]
    node __id2ex_io_WriteCP0AddrD_T = bits(_if2id.io.InstrD, 15, 11) @[myCPU.scala 788:39]
    _id2ex.io.WriteCP0AddrD <= __id2ex_io_WriteCP0AddrD_T @[myCPU.scala 788:29]
    node __id2ex_io_WriteCP0SelD_T = bits(_if2id.io.InstrD, 2, 0) @[myCPU.scala 789:38]
    _id2ex.io.WriteCP0SelD <= __id2ex_io_WriteCP0SelD_T @[myCPU.scala 789:29]
    node __id2ex_io_ReadCP0AddrD_T = bits(_cu.io1.EretD, 0, 0) @[myCPU.scala 790:50]
    node __id2ex_io_ReadCP0AddrD_T_1 = bits(_if2id.io.InstrD, 15, 11) @[myCPU.scala 790:76]
    node __id2ex_io_ReadCP0AddrD_T_2 = mux(__id2ex_io_ReadCP0AddrD_T, UInt<4>("he"), __id2ex_io_ReadCP0AddrD_T_1) @[myCPU.scala 790:35]
    _id2ex.io.ReadCP0AddrD <= __id2ex_io_ReadCP0AddrD_T_2 @[myCPU.scala 790:29]
    node __id2ex_io_ReadCP0SelD_T = bits(_cu.io1.EretD, 0, 0) @[myCPU.scala 791:50]
    node __id2ex_io_ReadCP0SelD_T_1 = bits(_if2id.io.InstrD, 2, 0) @[myCPU.scala 791:67]
    node __id2ex_io_ReadCP0SelD_T_2 = mux(__id2ex_io_ReadCP0SelD_T, UInt<1>("h0"), __id2ex_io_ReadCP0SelD_T_1) @[myCPU.scala 791:35]
    _id2ex.io.ReadCP0SelD <= __id2ex_io_ReadCP0SelD_T_2 @[myCPU.scala 791:29]
    _id2ex.io.PCPlus8D <= _if2id.io.PCPlus8D @[myCPU.scala 792:29]
    node __id2ex_io_InDelaySlotD_T = bits(_if2id.io.InDelaySlotD, 0, 0) @[myCPU.scala 793:54]
    node __id2ex_io_InDelaySlotD_T_1 = bits(_if2id.io.PCD, 1, 0) @[myCPU.scala 793:78]
    node __id2ex_io_InDelaySlotD_T_2 = eq(__id2ex_io_InDelaySlotD_T_1, UInt<1>("h0")) @[myCPU.scala 793:84]
    node __id2ex_io_InDelaySlotD_T_3 = and(__id2ex_io_InDelaySlotD_T, __id2ex_io_InDelaySlotD_T_2) @[myCPU.scala 793:61]
    _id2ex.io.InDelaySlotD <= __id2ex_io_InDelaySlotD_T_3 @[myCPU.scala 793:28]
    _id2ex.io.PCD <= _if2id.io.PCD @[myCPU.scala 794:28]
    node __id2ex_io_BranchJump_JrD_T = bits(pre_decoder_branchD_flag, 0, 0) @[myCPU.scala 796:72]
    node __id2ex_io_BranchJump_JrD_T_1 = bits(pre_decoder_jump, 0, 0) @[myCPU.scala 796:99]
    node __id2ex_io_BranchJump_JrD_T_2 = or(__id2ex_io_BranchJump_JrD_T, __id2ex_io_BranchJump_JrD_T_1) @[myCPU.scala 796:79]
    node __id2ex_io_BranchJump_JrD_T_3 = cat(UInt<1>("h0"), __id2ex_io_BranchJump_JrD_T_2) @[Cat.scala 31:58]
    _id2ex.io.BranchJump_JrD <= __id2ex_io_BranchJump_JrD_T_3 @[myCPU.scala 796:31]
    _id2ex.io.BadVaddrD <= BadVAddrD @[myCPU.scala 797:28]
    _pre_cfu.io.branch_error <= fifo.io.point_write_en @[myCPU.scala 800:30]
    node _RD1ForWardE_p_T = eq(UInt<1>("h1"), _cfu.io.ForwardAE) @[Mux.scala 81:61]
    node _RD1ForWardE_p_T_1 = mux(_RD1ForWardE_p_T, ResultW, _id2ex.io.RD1E) @[Mux.scala 81:58]
    node _RD1ForWardE_p_T_2 = eq(UInt<2>("h2"), _cfu.io.ForwardAE) @[Mux.scala 81:61]
    node _RD1ForWardE_p_T_3 = mux(_RD1ForWardE_p_T_2, Forward_ResultM, _RD1ForWardE_p_T_1) @[Mux.scala 81:58]
    node _RD1ForWardE_p_T_4 = eq(UInt<2>("h3"), _cfu.io.ForwardAE) @[Mux.scala 81:61]
    node RD1ForWardE_p = mux(_RD1ForWardE_p_T_4, Forward_ResultM2, _RD1ForWardE_p_T_3) @[Mux.scala 81:58]
    node _RD2ForWardE_p_T = eq(UInt<1>("h1"), _cfu.io.ForwardBE) @[Mux.scala 81:61]
    node _RD2ForWardE_p_T_1 = mux(_RD2ForWardE_p_T, ResultW, _id2ex.io.RD2E) @[Mux.scala 81:58]
    node _RD2ForWardE_p_T_2 = eq(UInt<2>("h2"), _cfu.io.ForwardBE) @[Mux.scala 81:61]
    node _RD2ForWardE_p_T_3 = mux(_RD2ForWardE_p_T_2, Forward_ResultM, _RD2ForWardE_p_T_1) @[Mux.scala 81:58]
    node _RD2ForWardE_p_T_4 = eq(UInt<2>("h3"), _cfu.io.ForwardBE) @[Mux.scala 81:61]
    node RD2ForWardE_p = mux(_RD2ForWardE_p_T_4, Forward_ResultM2, _RD2ForWardE_p_T_3) @[Mux.scala 81:58]
    reg RD1ForWardE_r : UInt<32>, _T with :
      reset => (_T_2, UInt<32>("h0")) @[myCPU.scala 808:34]
    reg RD2ForWardE_r : UInt<32>, _T with :
      reset => (_T_2, UInt<32>("h0")) @[myCPU.scala 809:34]
    reg Forward_Lock1E : UInt<1>, _T with :
      reset => (_T_2, UInt<1>("h0")) @[myCPU.scala 810:34]
    reg Forward_Lock2E : UInt<1>, _T with :
      reset => (_T_2, UInt<1>("h0")) @[myCPU.scala 811:34]
    node _Forward_CP0_data_T = eq(UInt<1>("h1"), _cfu.io.ForwardCP0E) @[Mux.scala 81:61]
    node _Forward_CP0_data_T_1 = mux(_Forward_CP0_data_T, _ex2mem.io.WriteCP0HiLoDataM, _cp0.io.cp0_read_data) @[Mux.scala 81:58]
    node _Forward_CP0_data_T_2 = eq(UInt<2>("h2"), _cfu.io.ForwardCP0E) @[Mux.scala 81:61]
    node Forward_CP0_data = mux(_Forward_CP0_data_T_2, _mem2mem2.io.WriteCP0HiLoDataM, _Forward_CP0_data_T_1) @[Mux.scala 81:58]
    node _RD1ForWardE_T = bits(Forward_Lock1E, 0, 0) @[myCPU.scala 816:39]
    node _RD1ForWardE_T_1 = mux(_RD1ForWardE_T, RD1ForWardE_r, RD1ForWardE_p) @[myCPU.scala 816:23]
    RD1ForWardE <= _RD1ForWardE_T_1 @[myCPU.scala 816:17]
    node _RD2ForWardE_T = bits(Forward_Lock2E, 0, 0) @[myCPU.scala 817:39]
    node _RD2ForWardE_T_1 = mux(_RD2ForWardE_T, RD2ForWardE_r, RD2ForWardE_p) @[myCPU.scala 817:23]
    RD2ForWardE <= _RD2ForWardE_T_1 @[myCPU.scala 817:17]
    node _T_62 = bits(_cfu.io.StallE, 0, 0) @[myCPU.scala 818:25]
    when _T_62 : @[myCPU.scala 818:33]
      Forward_Lock1E <= UInt<1>("h0") @[myCPU.scala 819:24]
      Forward_Lock2E <= UInt<1>("h0") @[myCPU.scala 820:24]
    else :
      node _T_63 = bits(_cfu.io.ForwardAE, 0, 0) @[myCPU.scala 822:32]
      node _T_64 = bits(_cfu.io.ForwardAE, 1, 1) @[myCPU.scala 822:55]
      node _T_65 = or(_T_63, _T_64) @[myCPU.scala 822:36]
      node _T_66 = bits(Forward_Lock1E, 0, 0) @[myCPU.scala 822:80]
      node _T_67 = eq(_T_66, UInt<1>("h0")) @[myCPU.scala 822:64]
      node _T_68 = and(_T_65, _T_67) @[myCPU.scala 822:61]
      when _T_68 : @[myCPU.scala 822:88]
        node _Forward_Lock1E_T = bits(_ex2mem.io.MemToRegM, 0, 0) @[myCPU.scala 823:54]
        node _Forward_Lock1E_T_1 = bits(_mem2mem2.io.MemToRegM, 0, 0) @[myCPU.scala 823:87]
        node _Forward_Lock1E_T_2 = or(_Forward_Lock1E_T, _Forward_Lock1E_T_1) @[myCPU.scala 823:61]
        node _Forward_Lock1E_T_3 = eq(_Forward_Lock1E_T_2, UInt<1>("h0")) @[myCPU.scala 823:31]
        Forward_Lock1E <= _Forward_Lock1E_T_3 @[myCPU.scala 823:28]
        RD1ForWardE_r <= RD1ForWardE_p @[myCPU.scala 824:28]
      node _T_69 = bits(_cfu.io.ForwardBE, 0, 0) @[myCPU.scala 826:32]
      node _T_70 = bits(_cfu.io.ForwardBE, 1, 1) @[myCPU.scala 826:56]
      node _T_71 = or(_T_69, _T_70) @[myCPU.scala 826:36]
      node _T_72 = bits(Forward_Lock2E, 0, 0) @[myCPU.scala 826:80]
      node _T_73 = eq(_T_72, UInt<1>("h0")) @[myCPU.scala 826:64]
      node _T_74 = and(_T_71, _T_73) @[myCPU.scala 826:61]
      when _T_74 : @[myCPU.scala 826:87]
        node _Forward_Lock2E_T = bits(_ex2mem.io.MemToRegM, 0, 0) @[myCPU.scala 827:54]
        node _Forward_Lock2E_T_1 = bits(_mem2mem2.io.MemToRegM, 0, 0) @[myCPU.scala 827:87]
        node _Forward_Lock2E_T_2 = or(_Forward_Lock2E_T, _Forward_Lock2E_T_1) @[myCPU.scala 827:61]
        node _Forward_Lock2E_T_3 = eq(_Forward_Lock2E_T_2, UInt<1>("h0")) @[myCPU.scala 827:31]
        Forward_Lock2E <= _Forward_Lock2E_T_3 @[myCPU.scala 827:28]
        RD2ForWardE_r <= RD2ForWardE_p @[myCPU.scala 828:28]
    node _Inst_badvaddrE_T = bits(_id2ex.io.ExceptionTypeE_Out, 31, 31) @[myCPU.scala 833:58]
    node Inst_badvaddrE = mux(_Inst_badvaddrE_T, Forward_CP0_data, _id2ex.io.BadVaddrE) @[myCPU.scala 833:29]
    node _WriteRegE_T = eq(UInt<1>("h1"), _id2ex.io2.RegDstE) @[Mux.scala 81:61]
    node _WriteRegE_T_1 = mux(_WriteRegE_T, _id2ex.io.RdE, _id2ex.io.RtE) @[Mux.scala 81:58]
    node _WriteRegE_T_2 = eq(UInt<2>("h2"), _id2ex.io2.RegDstE) @[Mux.scala 81:61]
    node _WriteRegE_T_3 = mux(_WriteRegE_T_2, UInt<5>("h1f"), _WriteRegE_T_1) @[Mux.scala 81:58]
    node _WriteRegE_T_4 = eq(UInt<2>("h3"), _id2ex.io2.RegDstE) @[Mux.scala 81:61]
    node WriteRegE = mux(_WriteRegE_T_4, UInt<1>("h0"), _WriteRegE_T_3) @[Mux.scala 81:58]
    node _WriteCP0HiLoDataE_T = neq(_id2ex.io2.HiLoWriteE, UInt<1>("h0")) @[myCPU.scala 837:55]
    node _WriteCP0HiLoDataE_T_1 = bits(_id2ex.io2.CP0WriteE, 0, 0) @[myCPU.scala 838:30]
    node _WriteCP0HiLoDataE_T_2 = mux(_WriteCP0HiLoDataE_T_1, RD2ForWardE, UInt<1>("h0")) @[myCPU.scala 837:79]
    node WriteCP0HiLoDataE = mux(_WriteCP0HiLoDataE_T, RD1ForWardE, _WriteCP0HiLoDataE_T_2) @[myCPU.scala 837:32]
    node _Src1E_T = bits(_id2ex.io2.ALUSrcE, 1, 1) @[myCPU.scala 839:39]
    node _Src1E_T_1 = bits(_Src1E_T, 0, 0) @[myCPU.scala 839:43]
    node _Src1E_T_2 = bits(_id2ex.io.ImmE, 10, 6) @[myCPU.scala 839:80]
    node _Src1E_T_3 = cat(UInt<27>("h0"), _Src1E_T_2) @[Cat.scala 31:58]
    node Src1E = mux(_Src1E_T_1, _Src1E_T_3, RD1ForWardE) @[myCPU.scala 839:20]
    node _Src2E_T = bits(_id2ex.io2.ALUSrcE, 0, 0) @[myCPU.scala 840:39]
    node _Src2E_T_1 = bits(_Src2E_T, 0, 0) @[myCPU.scala 840:43]
    node Src2E = mux(_Src2E_T_1, _id2ex.io.ImmE, RD2ForWardE) @[myCPU.scala 840:20]
    node _CP0ToRegE_T = eq(_id2ex.io.ExceptionTypeE_Out, UInt<1>("h0")) @[myCPU.scala 841:54]
    node CP0ToRegE = mux(_CP0ToRegE_T, _id2ex.io.CP0ToRegE_Out, UInt<1>("h0")) @[myCPU.scala 841:24]
    _ex2mem.io.CP0ToRegE <= CP0ToRegE @[myCPU.scala 842:26]
    _alu.io.in1 <= Src1E @[myCPU.scala 843:17]
    _alu.io.in2 <= Src2E @[myCPU.scala 844:17]
    _alu.io.ctrl <= _id2ex.io2.ALUCtrlE @[myCPU.scala 845:18]
    node __muldiv_io_en_T = eq(ex_exception, UInt<1>("h0")) @[myCPU.scala 847:22]
    _muldiv.io.en <= __muldiv_io_en_T @[myCPU.scala 847:19]
    _muldiv.io.in1 <= Src1E @[myCPU.scala 848:20]
    _muldiv.io.in2 <= Src2E @[myCPU.scala 849:20]
    node __muldiv_io_ctrl_T = bits(_id2ex.io2.ALUCtrlE, 21, 21) @[myCPU.scala 850:47]
    node __muldiv_io_ctrl_T_1 = bits(_id2ex.io2.ALUCtrlE, 9, 8) @[myCPU.scala 850:76]
    node __muldiv_io_ctrl_T_2 = bits(_id2ex.io2.ALUCtrlE, 6, 5) @[myCPU.scala 850:101]
    node _muldiv_io_ctrl_hi = cat(__muldiv_io_ctrl_T, __muldiv_io_ctrl_T_1) @[Cat.scala 31:58]
    node __muldiv_io_ctrl_T_3 = cat(_muldiv_io_ctrl_hi, __muldiv_io_ctrl_T_2) @[Cat.scala 31:58]
    _muldiv.io.ctrl <= __muldiv_io_ctrl_T_3 @[myCPU.scala 850:21]
    node _dmemreq_start_T = neq(_id2ex.io2.MemRLE, UInt<1>("h0")) @[myCPU.scala 852:44]
    node _dmemreq_start_T_1 = bits(_id2ex.io2.MemWriteE, 0, 0) @[myCPU.scala 852:78]
    node dmemreq_start = and(_dmemreq_start_T, _dmemreq_start_T_1) @[myCPU.scala 852:53]
    node _HiInE_T = eq(_id2ex.io2.HiLoWriteE, UInt<2>("h2")) @[myCPU.scala 854:43]
    node HiInE = mux(_HiInE_T, WriteCP0HiLoDataE, _muldiv.io.hi) @[myCPU.scala 854:20]
    node _LoInE_T = eq(_id2ex.io2.HiLoWriteE, UInt<1>("h1")) @[myCPU.scala 855:43]
    node LoInE = mux(_LoInE_T, WriteCP0HiLoDataE, _muldiv.io.lo) @[myCPU.scala 855:20]
    node __dmemreq_io_en_T = or(ex_exception, mem_exception) @[myCPU.scala 859:41]
    node __dmemreq_io_en_T_1 = or(__dmemreq_io_en_T, mem2_exception) @[myCPU.scala 859:58]
    node __dmemreq_io_en_T_2 = or(__dmemreq_io_en_T_1, wb_exception) @[myCPU.scala 859:76]
    node __dmemreq_io_en_T_3 = bits(_mmu.io.d_unaligned, 0, 0) @[myCPU.scala 860:66]
    node __dmemreq_io_en_T_4 = eq(__dmemreq_io_en_T_3, UInt<1>("h0")) @[myCPU.scala 860:45]
    node __dmemreq_io_en_T_5 = bits(_cfu.io.StallE, 0, 0) @[myCPU.scala 860:91]
    node __dmemreq_io_en_T_6 = and(__dmemreq_io_en_T_4, __dmemreq_io_en_T_5) @[myCPU.scala 860:73]
    node __dmemreq_io_en_T_7 = or(__dmemreq_io_en_T_6, UInt<1>("h0")) @[myCPU.scala 860:99]
    node __dmemreq_io_en_T_8 = mux(__dmemreq_io_en_T_2, UInt<1>("h0"), __dmemreq_io_en_T_7) @[myCPU.scala 859:26]
    _dmemreq.io.en <= __dmemreq_io_en_T_8 @[myCPU.scala 859:20]
    _dmemreq.io.MemToRegE <= _id2ex.io2.MemToRegE @[myCPU.scala 862:27]
    _dmemreq.io.MemWidthE <= _id2ex.io2.MemWidthE @[myCPU.scala 863:27]
    _dmemreq.io.PhyAddrE <= _mmu.io.d_paddr @[myCPU.scala 864:27]
    _dmemreq.io.MemWriteE <= _id2ex.io2.MemWriteE @[myCPU.scala 865:27]
    _dmemreq.io.addr_ok <= data_addr_ok @[myCPU.scala 867:27]
    _dmemreq.io.WriteDataE <= RD2ForWardE @[myCPU.scala 868:28]
    node __ex2mem_io_HiLoOutE_T = bits(_id2ex.io2.HiLoToRegE, 0, 0) @[myCPU.scala 873:30]
    node __ex2mem_io_HiLoOutE_T_1 = eq(UInt<1>("h1"), _cfu.io.ForwardHE) @[Mux.scala 81:61]
    node __ex2mem_io_HiLoOutE_T_2 = mux(__ex2mem_io_HiLoOutE_T_1, _mem22wb.io.LoInW, _hilo.io.lo_o) @[Mux.scala 81:58]
    node __ex2mem_io_HiLoOutE_T_3 = eq(UInt<2>("h2"), _cfu.io.ForwardHE) @[Mux.scala 81:61]
    node __ex2mem_io_HiLoOutE_T_4 = mux(__ex2mem_io_HiLoOutE_T_3, _ex2mem.io.LoInM, __ex2mem_io_HiLoOutE_T_2) @[Mux.scala 81:58]
    node __ex2mem_io_HiLoOutE_T_5 = eq(UInt<2>("h3"), _cfu.io.ForwardHE) @[Mux.scala 81:61]
    node __ex2mem_io_HiLoOutE_T_6 = mux(__ex2mem_io_HiLoOutE_T_5, _mem2mem2.io.LoInM, __ex2mem_io_HiLoOutE_T_4) @[Mux.scala 81:58]
    node __ex2mem_io_HiLoOutE_T_7 = bits(_id2ex.io2.HiLoToRegE, 1, 1) @[myCPU.scala 874:30]
    node __ex2mem_io_HiLoOutE_T_8 = eq(UInt<1>("h1"), _cfu.io.ForwardHE) @[Mux.scala 81:61]
    node __ex2mem_io_HiLoOutE_T_9 = mux(__ex2mem_io_HiLoOutE_T_8, _mem22wb.io.HiInW, _hilo.io.hi_o) @[Mux.scala 81:58]
    node __ex2mem_io_HiLoOutE_T_10 = eq(UInt<2>("h2"), _cfu.io.ForwardHE) @[Mux.scala 81:61]
    node __ex2mem_io_HiLoOutE_T_11 = mux(__ex2mem_io_HiLoOutE_T_10, _ex2mem.io.HiInM, __ex2mem_io_HiLoOutE_T_9) @[Mux.scala 81:58]
    node __ex2mem_io_HiLoOutE_T_12 = eq(UInt<2>("h3"), _cfu.io.ForwardHE) @[Mux.scala 81:61]
    node __ex2mem_io_HiLoOutE_T_13 = mux(__ex2mem_io_HiLoOutE_T_12, _mem2mem2.io.HiInM, __ex2mem_io_HiLoOutE_T_11) @[Mux.scala 81:58]
    node __ex2mem_io_HiLoOutE_T_14 = mux(__ex2mem_io_HiLoOutE_T, __ex2mem_io_HiLoOutE_T_6, UInt<1>("h0")) @[Mux.scala 27:73]
    node __ex2mem_io_HiLoOutE_T_15 = mux(__ex2mem_io_HiLoOutE_T_7, __ex2mem_io_HiLoOutE_T_13, UInt<1>("h0")) @[Mux.scala 27:73]
    node __ex2mem_io_HiLoOutE_T_16 = or(__ex2mem_io_HiLoOutE_T_14, __ex2mem_io_HiLoOutE_T_15) @[Mux.scala 27:73]
    wire __ex2mem_io_HiLoOutE_WIRE : UInt<32> @[Mux.scala 27:73]
    __ex2mem_io_HiLoOutE_WIRE <= __ex2mem_io_HiLoOutE_T_16 @[Mux.scala 27:73]
    _ex2mem.io.HiLoOutE <= __ex2mem_io_HiLoOutE_WIRE @[myCPU.scala 872:25]
    node _temp_exceptionE_T = neq(_id2ex.io.ExceptionTypeE_Out, UInt<1>("h0")) @[myCPU.scala 877:60]
    node _temp_exceptionE_T_1 = bits(_mmu.io.d_unaligned, 0, 0) @[myCPU.scala 878:34]
    node _temp_exceptionE_T_2 = bits(_id2ex.io2.MemToRegE, 0, 0) @[myCPU.scala 878:65]
    node _temp_exceptionE_T_3 = and(_temp_exceptionE_T_1, _temp_exceptionE_T_2) @[myCPU.scala 878:41]
    node _temp_exceptionE_T_4 = mux(_temp_exceptionE_T_3, UInt<5>("h10"), UInt<1>("h0")) @[myCPU.scala 878:13]
    node _temp_exceptionE_T_5 = bits(_mmu.io.d_unaligned, 0, 0) @[myCPU.scala 879:34]
    node _temp_exceptionE_T_6 = bits(_id2ex.io2.MemWriteE, 0, 0) @[myCPU.scala 879:65]
    node _temp_exceptionE_T_7 = and(_temp_exceptionE_T_5, _temp_exceptionE_T_6) @[myCPU.scala 879:41]
    node _temp_exceptionE_T_8 = mux(_temp_exceptionE_T_7, UInt<6>("h20"), UInt<1>("h0")) @[myCPU.scala 879:13]
    node _temp_exceptionE_T_9 = or(_temp_exceptionE_T_4, _temp_exceptionE_T_8) @[myCPU.scala 878:96]
    node _temp_exceptionE_T_10 = bits(_alu.io.overflow, 0, 0) @[myCPU.scala 880:31]
    node _temp_exceptionE_T_11 = mux(_temp_exceptionE_T_10, UInt<13>("h1000"), UInt<1>("h0")) @[myCPU.scala 880:13]
    node _temp_exceptionE_T_12 = or(_temp_exceptionE_T_9, _temp_exceptionE_T_11) @[myCPU.scala 879:96]
    node temp_exceptionE = mux(_temp_exceptionE_T, _id2ex.io.ExceptionTypeE_Out, _temp_exceptionE_T_12) @[myCPU.scala 877:30]
    node _Forward_for_epc_T = bits(_ex2mem.io.CP0WriteM, 0, 0) @[myCPU.scala 885:52]
    node _Forward_for_epc_T_1 = eq(_ex2mem.io.WriteCP0AddrM, UInt<4>("he")) @[myCPU.scala 885:87]
    node _Forward_for_epc_T_2 = and(_Forward_for_epc_T, _Forward_for_epc_T_1) @[myCPU.scala 885:59]
    node _Forward_for_epc_T_3 = bits(_mem2mem2.io.CP0WriteM, 0, 0) @[myCPU.scala 886:32]
    node _Forward_for_epc_T_4 = eq(_mem2mem2.io.WriteCP0AddrM, UInt<4>("he")) @[myCPU.scala 886:69]
    node _Forward_for_epc_T_5 = and(_Forward_for_epc_T_3, _Forward_for_epc_T_4) @[myCPU.scala 886:39]
    node _Forward_for_epc_T_6 = mux(_Forward_for_epc_T_5, _mem2mem2.io.WriteCP0HiLoDataM, _cp0.io.epc) @[myCPU.scala 885:134]
    node Forward_for_epc = mux(_Forward_for_epc_T_2, _ex2mem.io.WriteCP0HiLoDataM, _Forward_for_epc_T_6) @[myCPU.scala 885:30]
    node _BadVAddrE_T = bits(_mmu.io.d_unaligned, 0, 0) @[myCPU.scala 888:41]
    node _BadVAddrE_T_1 = bits(_id2ex.io2.MemToRegE, 0, 0) @[myCPU.scala 888:72]
    node _BadVAddrE_T_2 = bits(_id2ex.io2.MemWriteE, 0, 0) @[myCPU.scala 888:103]
    node _BadVAddrE_T_3 = or(_BadVAddrE_T_1, _BadVAddrE_T_2) @[myCPU.scala 888:79]
    node _BadVAddrE_T_4 = and(_BadVAddrE_T, _BadVAddrE_T_3) @[myCPU.scala 888:47]
    node _BadVAddrE_T_5 = bits(_id2ex.io.ExceptionTypeE_Out, 31, 31) @[myCPU.scala 888:160]
    node _BadVAddrE_T_6 = bits(Forward_for_epc, 1, 0) @[myCPU.scala 888:183]
    node _BadVAddrE_T_7 = neq(_BadVAddrE_T_6, UInt<1>("h0")) @[myCPU.scala 888:189]
    node _BadVAddrE_T_8 = and(_BadVAddrE_T_5, _BadVAddrE_T_7) @[myCPU.scala 888:165]
    node _BadVAddrE_T_9 = mux(_BadVAddrE_T_8, Forward_for_epc, Inst_badvaddrE) @[myCPU.scala 888:131]
    node _BadVAddrE_T_10 = mux(_BadVAddrE_T_4, _mmu.io.d_vaddr, _BadVAddrE_T_9) @[myCPU.scala 888:20]
    BadVAddrE <= _BadVAddrE_T_10 @[myCPU.scala 888:14]
    node __ex2mem_io_ExceptionTypeE_T = bits(_id2ex.io.ExceptionTypeE_Out, 31, 31) @[myCPU.scala 892:68]
    node __ex2mem_io_ExceptionTypeE_T_1 = bits(Forward_for_epc, 1, 0) @[myCPU.scala 892:91]
    node __ex2mem_io_ExceptionTypeE_T_2 = neq(__ex2mem_io_ExceptionTypeE_T_1, UInt<1>("h0")) @[myCPU.scala 892:97]
    node __ex2mem_io_ExceptionTypeE_T_3 = and(__ex2mem_io_ExceptionTypeE_T, __ex2mem_io_ExceptionTypeE_T_2) @[myCPU.scala 892:73]
    node __ex2mem_io_ExceptionTypeE_T_4 = mux(__ex2mem_io_ExceptionTypeE_T_3, UInt<21>("h100000"), UInt<1>("h0")) @[myCPU.scala 892:39]
    node __ex2mem_io_ExceptionTypeE_T_5 = or(__ex2mem_io_ExceptionTypeE_T_4, temp_exceptionE) @[myCPU.scala 892:127]
    _ex2mem.io.ExceptionTypeE <= __ex2mem_io_ExceptionTypeE_T_5 @[myCPU.scala 892:32]
    _ex2mem.io.ReadCP0DataE <= Forward_CP0_data @[myCPU.scala 894:29]
    _ex2mem.io.CP0WriteE <= _id2ex.io2.CP0WriteE @[myCPU.scala 895:29]
    _ex2mem.io.ALUOutE <= _alu.io.result @[myCPU.scala 896:24]
    _ex2mem.io.BadVAddrE <= BadVAddrE @[myCPU.scala 897:26]
    _ex2mem.io.HiInE <= HiInE @[myCPU.scala 898:25]
    _ex2mem.io.LoInE <= LoInE @[myCPU.scala 899:25]
    _ex2mem.io.WriteRegE <= WriteRegE @[myCPU.scala 900:26]
    _ex2mem.io.WriteDataE <= RD2ForWardE @[myCPU.scala 901:27]
    _ex2mem.io.WriteCP0HiLoDataE <= WriteCP0HiLoDataE @[myCPU.scala 902:34]
    _ex2mem.io.PhyAddrE <= _mmu.io.d_paddr @[myCPU.scala 903:27]
    _ex2mem.io.RtE <= RD2ForWardE @[myCPU.scala 904:27]
    _cp0.io.cp0_read_addr <= _id2ex.io2.ReadCP0AddrE @[myCPU.scala 908:27]
    _cp0.io.cp0_read_sel <= _id2ex.io2.ReadCP0SelE @[myCPU.scala 909:26]
    _cp0.io.cp0_write_addr <= _mem22wb.io.WriteCP0AddrW @[myCPU.scala 910:28]
    _cp0.io.cp0_write_sel <= _mem22wb.io.WriteCP0SelW @[myCPU.scala 911:27]
    _cp0.io.cp0_write_data <= _mem22wb.io.WriteCP0HiLoDataW @[myCPU.scala 912:28]
    _hilo.io.hi_i <= _mem22wb.io.HiInW @[myCPU.scala 914:19]
    _hilo.io.lo_i <= _mem22wb.io.LoInW @[myCPU.scala 915:19]
    node _resultE_T = bits(CP0ToRegE, 0, 0) @[myCPU.scala 918:19]
    node _resultE_T_1 = neq(_id2ex.io2.HiLoToRegE, UInt<1>("h0")) @[myCPU.scala 919:32]
    node _resultE_T_2 = bits(_id2ex.io2.LinkE, 0, 0) @[myCPU.scala 920:25]
    node _resultE_T_3 = bits(_id2ex.io2.ALUCtrlE, 21, 21) @[myCPU.scala 921:27]
    node _resultE_T_4 = mux(_resultE_T_3, _muldiv.io.lo, _alu.io.result) @[Mux.scala 101:16]
    node _resultE_T_5 = mux(_resultE_T_2, _id2ex.io2.PCPlus8E, _resultE_T_4) @[Mux.scala 101:16]
    node _resultE_T_6 = mux(_resultE_T_1, _ex2mem.io.HiLoOutE, _resultE_T_5) @[Mux.scala 101:16]
    node resultE = mux(_resultE_T, Forward_CP0_data, _resultE_T_6) @[Mux.scala 101:16]
    reg resultE2M_Reg : UInt<32>, _T with :
      reset => (_T_2, UInt<32>("h0")) @[myCPU.scala 924:32]
    node _resultE2M_Reg_T = bits(_cfu.io.FlushM, 0, 0) @[myCPU.scala 927:41]
    node _resultE2M_Reg_T_1 = bits(_cfu.io.StallM, 0, 0) @[myCPU.scala 927:71]
    node _resultE2M_Reg_T_2 = mux(_resultE2M_Reg_T_1, resultE, resultE2M_Reg) @[myCPU.scala 927:55]
    node _resultE2M_Reg_T_3 = mux(_resultE2M_Reg_T, UInt<1>("h0"), _resultE2M_Reg_T_2) @[myCPU.scala 927:25]
    resultE2M_Reg <= _resultE2M_Reg_T_3 @[myCPU.scala 927:19]
    Forward_ResultM <= resultE2M_Reg @[myCPU.scala 940:18]
    reg ResultM2_Reg : UInt<32>, _T with :
      reset => (_T_2, UInt<32>("h0")) @[myCPU.scala 942:29]
    node _ResultM2_Reg_T = bits(_cfu.io.FlushM2, 0, 0) @[myCPU.scala 944:41]
    node _ResultM2_Reg_T_1 = bits(_cfu.io.StallM2, 0, 0) @[myCPU.scala 944:72]
    node _ResultM2_Reg_T_2 = mux(_ResultM2_Reg_T_1, Forward_ResultM, ResultM2_Reg) @[myCPU.scala 944:55]
    node _ResultM2_Reg_T_3 = mux(_ResultM2_Reg_T, UInt<1>("h0"), _ResultM2_Reg_T_2) @[myCPU.scala 944:24]
    ResultM2_Reg <= _ResultM2_Reg_T_3 @[myCPU.scala 944:15]
    _mem2mem2.io.WriteRegE <= _ex2mem.io.WriteRegM @[myCPU.scala 947:24]
    _mem2mem2.io.PhyAddrE <= _ex2mem.io.PhyAddrM @[myCPU.scala 948:23]
    _mem2mem2.io.HiInE <= _ex2mem.io.HiInM @[myCPU.scala 949:20]
    _mem2mem2.io.LoInE <= _ex2mem.io.LoInM @[myCPU.scala 950:20]
    _mem2mem2.io.CP0WriteE <= _ex2mem.io.CP0WriteM @[myCPU.scala 951:24]
    _mem2mem2.io.WriteCP0HiLoDataE <= _ex2mem.io.WriteCP0HiLoDataM @[myCPU.scala 953:32]
    _mem2mem2.io.ExceptionTypeE <= _ex2mem.io.ExceptionTypeM_Out @[myCPU.scala 955:29]
    _mem2mem2.io.RtE <= _ex2mem.io.RtM @[myCPU.scala 956:18]
    _mem2mem2.io1.RegWriteE <= _ex2mem.io.RegWriteM @[myCPU.scala 958:30]
    _mem2mem2.io1.MemToRegE <= _ex2mem.io.MemToRegM @[myCPU.scala 959:30]
    _mem2mem2.io1.MemWriteE <= _ex2mem.io.MemWriteM @[myCPU.scala 960:30]
    _mem2mem2.io1.PCPlus8E <= _ex2mem.io.PCPlus8M @[myCPU.scala 962:30]
    _mem2mem2.io1.LoadUnsignedE <= _ex2mem.io.LoadUnsignedM @[myCPU.scala 963:30]
    _mem2mem2.io1.MemWidthE <= _ex2mem.io.MemWidthM @[myCPU.scala 964:30]
    _mem2mem2.io1.HiLoWriteE <= _ex2mem.io.HiLoWriteM @[myCPU.scala 965:30]
    _mem2mem2.io1.CP0WriteE <= _ex2mem.io.CP0WriteM @[myCPU.scala 967:30]
    _mem2mem2.io1.WriteCP0AddrE <= _ex2mem.io.WriteCP0AddrM @[myCPU.scala 968:30]
    _mem2mem2.io1.WriteCP0SelE <= _ex2mem.io.WriteCP0SelM @[myCPU.scala 969:30]
    _mem2mem2.io1.PCE <= _ex2mem.io.PCM @[myCPU.scala 970:30]
    _mem2mem2.io1.InDelaySlotE <= _ex2mem.io.InDelaySlotM @[myCPU.scala 971:30]
    _mem2mem2.io1.MemRLE <= _ex2mem.io.MemRLM @[myCPU.scala 972:30]
    _mem2mem2.io1.BranchJump_JrE <= _ex2mem.io.BranchJump_JrM @[myCPU.scala 973:30]
    _mem2mem2.io1.HiLoToRegE <= _ex2mem.io.HiLoToRegM @[myCPU.scala 974:30]
    _mem2mem2.io1.LinkE <= _ex2mem.io.LinkM @[myCPU.scala 975:30]
    _mem2mem2.io.ReadCP0DataE <= _ex2mem.io.ReadCP0DataM @[myCPU.scala 976:30]
    _mem2mem2.io1.ALUCtrlE <= UInt<1>("h0") @[myCPU.scala 977:26]
    _mem2mem2.io1.ALUSrcE <= UInt<1>("h0") @[myCPU.scala 978:26]
    _mem2mem2.io1.ReadCP0SelE <= UInt<1>("h0") @[myCPU.scala 979:28]
    _mem2mem2.io1.ReadCP0AddrE <= UInt<1>("h0") @[myCPU.scala 980:28]
    _mem2mem2.io.CP0ToRegE <= _ex2mem.io.CP0ToRegM @[myCPU.scala 982:25]
    node __mem2mem2_io_BadVAddrE_T = dshr(_ex2mem.io.ExceptionTypeM_Out, UInt<5>("h14")) @[myCPU.scala 988:66]
    node __mem2mem2_io_BadVAddrE_T_1 = bits(__mem2mem2_io_BadVAddrE_T, 0, 0) @[myCPU.scala 988:66]
    node __mem2mem2_io_BadVAddrE_T_2 = bits(_ex2mem.io.BadVAddrM, 31, 31) @[myCPU.scala 988:104]
    node __mem2mem2_io_BadVAddrE_T_3 = eq(__mem2mem2_io_BadVAddrE_T_2, UInt<1>("h0")) @[myCPU.scala 988:109]
    node __mem2mem2_io_BadVAddrE_T_4 = bits(_ex2mem.io.BadVAddrM, 31, 30) @[myCPU.scala 989:28]
    node __mem2mem2_io_BadVAddrE_T_5 = eq(__mem2mem2_io_BadVAddrE_T_4, UInt<2>("h3")) @[myCPU.scala 989:36]
    node __mem2mem2_io_BadVAddrE_T_6 = or(__mem2mem2_io_BadVAddrE_T_3, __mem2mem2_io_BadVAddrE_T_5) @[myCPU.scala 989:5]
    node __mem2mem2_io_BadVAddrE_T_7 = and(__mem2mem2_io_BadVAddrE_T_1, __mem2mem2_io_BadVAddrE_T_6) @[myCPU.scala 988:80]
    node __mem2mem2_io_BadVAddrE_T_8 = mux(__mem2mem2_io_BadVAddrE_T_7, _ex2mem.io.PCM, _ex2mem.io.BadVAddrM) @[myCPU.scala 988:36]
    _mem2mem2.io.BadVAddrE <= __mem2mem2_io_BadVAddrE_T_8 @[myCPU.scala 988:30]
    _mem2mem2.io.ALUOutE <= _ex2mem.io.ALUOutM @[myCPU.scala 990:30]
    _mem2mem2.io1.RegDstE <= UInt<1>("h0") @[myCPU.scala 991:30]
    _mem2mem2.io.WriteDataE <= _ex2mem.io.WriteDataM @[myCPU.scala 992:30]
    _mem2mem2.io.HiLoOutE <= _ex2mem.io.HiLoOutM @[myCPU.scala 993:30]
    _mem2mem2.io.clr <= _cfu.io.FlushM2 @[myCPU.scala 995:20]
    _mem2mem2.io.en <= _cfu.io.StallM2 @[myCPU.scala 996:20]
    wire Mem_withRL_Data : UInt<32> @[myCPU.scala 1004:34]
    Forward_ResultM2 <= ResultM2_Reg @[myCPU.scala 1005:22]
    node _ResultM2_T = bits(_mem2mem2.io.MemToRegM, 0, 0) @[myCPU.scala 1006:50]
    node ResultM2 = mux(_ResultM2_T, Mem_withRL_Data, ResultM2_Reg) @[myCPU.scala 1006:25]
    Mem_withRL_Data <= _dmem.io.RD @[myCPU.scala 1010:21]
    _mem22wb.io.ExceptionTypeM <= _mem2mem2.io.ExceptionTypeM_Out @[myCPU.scala 1011:33]
    _mem22wb.io.ResultM <= ResultM2 @[myCPU.scala 1014:33]
    _mem22wb.io.BranchJump_JrM <= _mem2mem2.io.BranchJump_JrM @[myCPU.scala 1015:33]
    _mem22wb.io.ReadDataM <= Mem_withRL_Data @[myCPU.scala 1018:30]
    _mem22wb.io.BadVAddrM <= _mem2mem2.io.BadVAddrM @[myCPU.scala 1019:30]
    ResultW <= _mem22wb.io.ResultW @[myCPU.scala 1040:15]
    node _RegWriteW_T = bits(wb_exception, 0, 0) @[myCPU.scala 1041:36]
    node _RegWriteW_T_1 = mux(_RegWriteW_T, UInt<1>("h0"), _mem22wb.io.RegWriteW_Out) @[myCPU.scala 1041:21]
    RegWriteW <= _RegWriteW_T_1 @[myCPU.scala 1041:15]
    node HiLoWriteW = mux(wb_exception, UInt<1>("h0"), _mem22wb.io.HiLoWriteW) @[myCPU.scala 1042:25]
    node CP0WriteW = mux(wb_exception, UInt<1>("h0"), _mem22wb.io.CP0WriteW) @[myCPU.scala 1043:25]
    _regfile.io.WD3 <= ResultW @[myCPU.scala 1046:21]
    _regfile.io.A3 <= _mem22wb.io.WriteRegW @[myCPU.scala 1047:21]
    _regfile.io.WE3 <= RegWriteW @[myCPU.scala 1048:21]
    _hilo.io.we <= HiLoWriteW @[myCPU.scala 1050:19]
    branch_prediction_with_blockram.io.bht_in <= wb_bru_state.io_out.bht @[myCPU.scala 1053:15]
    branch_prediction_with_blockram.io.pht_in <= wb_bru_state.io_out.pht_lookup_value @[myCPU.scala 1054:15]
    node _T_75 = bits(_mem22wb.io.BranchJump_JrW, 0, 0) @[myCPU.scala 1055:47]
    branch_prediction_with_blockram.io.bht_write <= _T_75 @[myCPU.scala 1055:18]
    branch_prediction_with_blockram.io.pht_write <= branch_prediction_with_blockram.io.bht_write @[myCPU.scala 1056:18]
    branch_prediction_with_blockram.io.btb_write <= branch_prediction_with_blockram.io.bht_write @[myCPU.scala 1057:18]
    node _T_76 = bits(_mem22wb.io.PCW, 10, 4) @[myCPU.scala 1058:38]
    branch_prediction_with_blockram.io.aw_bht_addr <= _T_76 @[myCPU.scala 1058:20]
    branch_prediction_with_blockram.io.aw_pht_addr <= wb_bru_state.io_out.lookup_data @[myCPU.scala 1059:20]
    branch_prediction_with_blockram.io.aw_target_addr <= wb_bru_state.io_out.target_pc @[myCPU.scala 1060:23]
    branch_prediction_with_blockram.io.aw_pht_ways_addr <= wb_bru_state.io_out.hashcode @[myCPU.scala 1061:25]
    branch_prediction_with_blockram.io.write_pc <= _mem22wb.io.PCW @[myCPU.scala 1062:17]
    reg disable_cache : UInt<1>, _T with :
      reset => (_T_2, UInt<1>("h0")) @[myCPU.scala 1068:32]
    node _disable_cache_T = shl(UInt<28>("hbfc0005"), 4) @[myCPU.scala 1069:46]
    node _disable_cache_T_1 = eq(_if2id.io.PCF, _disable_cache_T) @[myCPU.scala 1069:31]
    node _disable_cache_T_2 = mux(_disable_cache_T_1, UInt<1>("h1"), disable_cache) @[myCPU.scala 1069:25]
    disable_cache <= _disable_cache_T_2 @[myCPU.scala 1069:19]
    _mmu.io.i_en <= UInt<1>("h1") @[myCPU.scala 1071:18]
    _mmu.io.d_en <= UInt<1>("h1") @[myCPU.scala 1073:18]
    _mmu.io.d_clr <= UInt<1>("h0") @[myCPU.scala 1076:19]
    _mmu.io.d_width <= _id2ex.io2.MemWidthE @[myCPU.scala 1077:21]
    node __mmu_io_d_vaddr_T = add(_id2ex.io.ImmE, RD1ForWardE) @[myCPU.scala 1079:41]
    node __mmu_io_d_vaddr_T_1 = tail(__mmu_io_d_vaddr_T, 1) @[myCPU.scala 1079:41]
    _mmu.io.d_vaddr <= __mmu_io_d_vaddr_T_1 @[myCPU.scala 1079:21]
    _mmu.io.d_memrl <= UInt<1>("h0") @[myCPU.scala 1081:21]
    node _data_cache_T = mux(UInt<1>("h0"), mem_cached, _mmu.io.d_cached) @[myCPU.scala 1084:23]
    data_cache <= _data_cache_T @[myCPU.scala 1084:16]
    node _data_size_T = mux(UInt<1>("h0"), UInt<2>("h2"), _dmemreq.io.size) @[myCPU.scala 1085:21]
    data_size <= _data_size_T @[myCPU.scala 1085:15]
    _cp0.io.int_i <= int_instanceW @[myCPU.scala 1091:19]
    node __cp0_io_pc_T = neq(_mem22wb.io.PCW, UInt<1>("h0")) @[myCPU.scala 1092:42]
    node __cp0_io_pc_T_1 = mux(__cp0_io_pc_T, _mem22wb.io.PCW, PCW_Reg) @[myCPU.scala 1092:25]
    _cp0.io.pc <= __cp0_io_pc_T_1 @[myCPU.scala 1092:19]
    _cp0.io.mem_bad_vaddr <= _mem22wb.io.BadVAddrW @[myCPU.scala 1093:27]
    _cp0.io.cp0_write_en <= CP0WriteW @[myCPU.scala 1094:27]
    _cp0.io.exception_type_i <= _mem22wb.io.ExceptionTypeW_Out @[myCPU.scala 1095:30]
    node __cp0_io_in_delayslot_T = neq(_mem22wb.io.PCW, UInt<1>("h0")) @[myCPU.scala 1096:52]
    node __cp0_io_in_delayslot_T_1 = mux(__cp0_io_in_delayslot_T, _mem22wb.io.InDelaySlotW, slot_Reg) @[myCPU.scala 1096:35]
    _cp0.io.in_delayslot <= __cp0_io_in_delayslot_T_1 @[myCPU.scala 1096:30]
    node __cp0_io_in_branchjump_jr_T = neq(_mem22wb.io.PCW, UInt<1>("h0")) @[myCPU.scala 1097:54]
    node __cp0_io_in_branchjump_jr_T_1 = mux(__cp0_io_in_branchjump_jr_T, _mem22wb.io.BranchJump_JrW, branchjump_Jr_Reg) @[myCPU.scala 1097:37]
    _cp0.io.in_branchjump_jr <= __cp0_io_in_branchjump_jr_T_1 @[myCPU.scala 1097:32]
    _cfu.io.InException <= _cp0.io.exception @[myCPU.scala 1099:25]
    _cfu.io.BranchD <= _cu.io.BranchD @[myCPU.scala 1110:26]
    _cfu.io.JumpD <= pre_decoder_jump @[myCPU.scala 1111:26]
    _cfu.io.JRD <= pre_decoder_jr @[myCPU.scala 1112:25]
    node __cfu_io_CanBranchD_T = or(id_exception, ex_exception) @[myCPU.scala 1113:48]
    node __cfu_io_CanBranchD_T_1 = or(__cfu_io_CanBranchD_T, mem_exception) @[myCPU.scala 1113:63]
    node __cfu_io_CanBranchD_T_2 = or(__cfu_io_CanBranchD_T_1, mem2_exception) @[myCPU.scala 1113:78]
    node __cfu_io_CanBranchD_T_3 = or(__cfu_io_CanBranchD_T_2, wb_exception) @[myCPU.scala 1113:95]
    node __cfu_io_CanBranchD_T_4 = eq(__cfu_io_CanBranchD_T_3, UInt<1>("h0")) @[myCPU.scala 1113:111]
    node __cfu_io_CanBranchD_T_5 = mux(__cfu_io_CanBranchD_T_4, UInt<1>("h1"), UInt<1>("h0")) @[myCPU.scala 1113:32]
    _cfu.io.CanBranchD <= __cfu_io_CanBranchD_T_5 @[myCPU.scala 1113:25]
    _cfu.io.BranchD_Flag <= pre_decoder_branchD_flag @[myCPU.scala 1116:26]
    _cfu.io.DivPendingE <= _muldiv.io.pending @[myCPU.scala 1117:33]
    _cfu.io.AddrPendingE <= _dmemreq.io.addr_pending @[myCPU.scala 1118:33]
    _cfu.io.DataPendingM <= _dmem.io.data_pending @[myCPU.scala 1119:33]
    _cfu.io.AddrPendingF <= UInt<1>("h0") @[myCPU.scala 1120:33]
    _cfu.io.DataPendingF <= fifo.io.empty @[myCPU.scala 1121:33]
    _cfu.io.WriteRegE <= WriteRegE @[myCPU.scala 1123:33]
    _cfu.io.MemToRegE <= _id2ex.io2.MemToRegE @[myCPU.scala 1124:33]
    _cfu.io.RegWriteE <= _id2ex.io2.RegWriteE @[myCPU.scala 1125:33]
    _cfu.io.HiLoToRegE <= _id2ex.io2.HiLoToRegE @[myCPU.scala 1126:33]
    _cfu.io.CP0ToRegE <= CP0ToRegE @[myCPU.scala 1127:33]
    _cfu.io.WriteRegM <= _ex2mem.io.WriteRegM @[myCPU.scala 1129:33]
    _cfu.io.MemToRegM <= _ex2mem.io.MemToRegM @[myCPU.scala 1130:33]
    _cfu.io.RegWriteM <= _ex2mem.io.RegWriteM @[myCPU.scala 1131:33]
    _cfu.io.CP0WriteM <= _ex2mem.io.CP0WriteM @[myCPU.scala 1132:33]
    _cfu.io.HiLoWriteM <= _ex2mem.io.HiLoWriteM @[myCPU.scala 1133:33]
    _cfu.io.ReadCP0AddrE <= _id2ex.io2.ReadCP0AddrE @[myCPU.scala 1135:34]
    _cfu.io.ReadCP0SelE <= _id2ex.io2.ReadCP0SelE @[myCPU.scala 1136:32]
    _cfu.io.WriteCP0AddrM <= _ex2mem.io.WriteCP0AddrM @[myCPU.scala 1138:34]
    _cfu.io.WriteCP0SelM <= _ex2mem.io.WriteCP0SelM @[myCPU.scala 1139:33]
    _cfu.io.CP0WriteW <= _mem22wb.io.CP0WriteW @[myCPU.scala 1141:33]
    _cfu.io.HiLoWriteW <= _mem22wb.io.HiLoWriteW @[myCPU.scala 1142:33]
    _cfu.io.WriteRegW <= _mem22wb.io.WriteRegW @[myCPU.scala 1143:33]
    _cfu.io.RegWriteW <= RegWriteW @[myCPU.scala 1144:33]
    _cfu.io.RsD <= RsD @[myCPU.scala 1146:33]
    _cfu.io.RtD <= RtD @[myCPU.scala 1147:33]
    _cfu.io.RsE <= _id2ex.io.RsE @[myCPU.scala 1148:33]
    _cfu.io.RtE <= _id2ex.io.RtE @[myCPU.scala 1149:33]
    _cfu.io.MemRLE <= _id2ex.io2.MemRLE @[myCPU.scala 1150:33]
    _cfu.io.CP0WriteM2 <= _mem2mem2.io.CP0WriteM @[myCPU.scala 1152:24]
    _cfu.io.WriteCP0AddrM2 <= _mem2mem2.io.WriteCP0AddrM @[myCPU.scala 1153:28]
    _cfu.io.WriteCP0SelM2 <= _mem2mem2.io.WriteCP0SelM @[myCPU.scala 1154:28]
    _cfu.io.WriteRegM2 <= _mem2mem2.io.WriteRegM @[myCPU.scala 1155:25]
    _cfu.io.MemToRegM2 <= _mem2mem2.io.MemToRegM @[myCPU.scala 1156:25]
    _cfu.io.RegWriteM2 <= _mem2mem2.io.RegWriteM @[myCPU.scala 1157:25]
    _cfu.io.HiLoWriteM2 <= _mem2mem2.io.HiLoWriteM @[myCPU.scala 1158:25]

  module icache_tag :
    input clock : Clock
    input reset : Reset
    output io : { flip wen : UInt<1>, flip wdata : UInt<21>, flip addr : UInt<32>, hit : UInt<1>, valid : UInt<1>, flip op : UInt<1>}

    wire _tag_regs_WIRE : UInt<21>[128] @[icache_tag.scala 19:35]
    _tag_regs_WIRE[0] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[1] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[2] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[3] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[4] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[5] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[6] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[7] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[8] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[9] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[10] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[11] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[12] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[13] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[14] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[15] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[16] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[17] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[18] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[19] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[20] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[21] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[22] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[23] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[24] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[25] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[26] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[27] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[28] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[29] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[30] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[31] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[32] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[33] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[34] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[35] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[36] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[37] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[38] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[39] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[40] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[41] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[42] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[43] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[44] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[45] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[46] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[47] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[48] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[49] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[50] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[51] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[52] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[53] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[54] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[55] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[56] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[57] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[58] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[59] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[60] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[61] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[62] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[63] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[64] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[65] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[66] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[67] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[68] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[69] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[70] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[71] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[72] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[73] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[74] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[75] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[76] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[77] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[78] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[79] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[80] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[81] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[82] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[83] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[84] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[85] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[86] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[87] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[88] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[89] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[90] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[91] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[92] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[93] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[94] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[95] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[96] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[97] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[98] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[99] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[100] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[101] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[102] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[103] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[104] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[105] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[106] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[107] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[108] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[109] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[110] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[111] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[112] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[113] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[114] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[115] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[116] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[117] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[118] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[119] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[120] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[121] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[122] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[123] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[124] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[125] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[126] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[127] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    reg tag_regs : UInt<21>[128], clock with :
      reset => (reset, _tag_regs_WIRE) @[icache_tag.scala 19:27]
    reg addr_reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[icache_tag.scala 20:27]
    addr_reg <= io.addr @[icache_tag.scala 21:14]
    node _T = bits(io.addr, 11, 5) @[icache_tag.scala 22:21]
    node _tag_regs_T = bits(io.op, 0, 0) @[icache_tag.scala 22:42]
    node _tag_regs_T_1 = bits(io.wen, 0, 0) @[icache_tag.scala 22:57]
    node _tag_regs_T_2 = or(_tag_regs_T, _tag_regs_T_1) @[icache_tag.scala 22:48]
    node _tag_regs_T_3 = bits(io.addr, 11, 5) @[icache_tag.scala 22:90]
    node _tag_regs_T_4 = mux(_tag_regs_T_2, io.wdata, tag_regs[_tag_regs_T_3]) @[icache_tag.scala 22:35]
    tag_regs[_T] <= _tag_regs_T_4 @[icache_tag.scala 22:29]
    node _tag_t_T = bits(io.addr, 11, 5) @[icache_tag.scala 24:33]
    node _io_valid_T = bits(tag_regs[_tag_t_T], 20, 20) @[icache_tag.scala 25:22]
    io.valid <= _io_valid_T @[icache_tag.scala 25:14]
    node _io_hit_T = bits(tag_regs[_tag_t_T], 19, 0) @[icache_tag.scala 26:24]
    node _io_hit_T_1 = bits(io.addr, 31, 12) @[icache_tag.scala 26:42]
    node _io_hit_T_2 = eq(_io_hit_T, _io_hit_T_1) @[icache_tag.scala 26:31]
    node _io_hit_T_3 = mux(_io_hit_T_2, UInt<1>("h1"), UInt<1>("h0")) @[icache_tag.scala 26:18]
    io.hit <= _io_hit_T_3 @[icache_tag.scala 26:12]

  module icache_tag_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip wen : UInt<1>, flip wdata : UInt<21>, flip addr : UInt<32>, hit : UInt<1>, valid : UInt<1>, flip op : UInt<1>}

    wire _tag_regs_WIRE : UInt<21>[128] @[icache_tag.scala 19:35]
    _tag_regs_WIRE[0] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[1] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[2] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[3] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[4] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[5] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[6] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[7] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[8] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[9] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[10] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[11] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[12] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[13] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[14] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[15] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[16] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[17] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[18] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[19] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[20] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[21] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[22] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[23] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[24] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[25] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[26] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[27] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[28] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[29] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[30] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[31] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[32] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[33] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[34] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[35] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[36] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[37] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[38] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[39] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[40] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[41] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[42] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[43] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[44] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[45] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[46] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[47] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[48] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[49] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[50] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[51] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[52] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[53] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[54] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[55] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[56] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[57] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[58] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[59] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[60] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[61] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[62] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[63] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[64] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[65] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[66] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[67] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[68] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[69] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[70] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[71] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[72] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[73] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[74] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[75] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[76] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[77] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[78] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[79] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[80] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[81] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[82] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[83] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[84] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[85] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[86] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[87] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[88] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[89] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[90] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[91] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[92] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[93] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[94] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[95] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[96] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[97] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[98] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[99] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[100] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[101] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[102] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[103] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[104] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[105] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[106] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[107] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[108] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[109] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[110] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[111] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[112] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[113] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[114] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[115] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[116] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[117] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[118] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[119] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[120] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[121] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[122] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[123] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[124] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[125] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[126] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    _tag_regs_WIRE[127] <= UInt<21>("h0") @[icache_tag.scala 19:35]
    reg tag_regs : UInt<21>[128], clock with :
      reset => (reset, _tag_regs_WIRE) @[icache_tag.scala 19:27]
    reg addr_reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[icache_tag.scala 20:27]
    addr_reg <= io.addr @[icache_tag.scala 21:14]
    node _T = bits(io.addr, 11, 5) @[icache_tag.scala 22:21]
    node _tag_regs_T = bits(io.op, 0, 0) @[icache_tag.scala 22:42]
    node _tag_regs_T_1 = bits(io.wen, 0, 0) @[icache_tag.scala 22:57]
    node _tag_regs_T_2 = or(_tag_regs_T, _tag_regs_T_1) @[icache_tag.scala 22:48]
    node _tag_regs_T_3 = bits(io.addr, 11, 5) @[icache_tag.scala 22:90]
    node _tag_regs_T_4 = mux(_tag_regs_T_2, io.wdata, tag_regs[_tag_regs_T_3]) @[icache_tag.scala 22:35]
    tag_regs[_T] <= _tag_regs_T_4 @[icache_tag.scala 22:29]
    node _tag_t_T = bits(io.addr, 11, 5) @[icache_tag.scala 24:33]
    node _io_valid_T = bits(tag_regs[_tag_t_T], 20, 20) @[icache_tag.scala 25:22]
    io.valid <= _io_valid_T @[icache_tag.scala 25:14]
    node _io_hit_T = bits(tag_regs[_tag_t_T], 19, 0) @[icache_tag.scala 26:24]
    node _io_hit_T_1 = bits(io.addr, 31, 12) @[icache_tag.scala 26:42]
    node _io_hit_T_2 = eq(_io_hit_T, _io_hit_T_1) @[icache_tag.scala 26:31]
    node _io_hit_T_3 = mux(_io_hit_T_2, UInt<1>("h1"), UInt<1>("h0")) @[icache_tag.scala 26:18]
    io.hit <= _io_hit_T_3 @[icache_tag.scala 26:12]

  extmodule icache_data_ram :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<5>
    input addra : UInt<7>
    input dina : UInt<40>
    output douta : UInt<40>
    defname = icache_data_ram

  module icache_data :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<5>, flip addr : UInt<32>, flip wdata : UInt<40>, rdata : UInt<40>}

    inst icache_data_ram_0 of icache_data_ram @[icache_data.scala 32:35]
    icache_data_ram_0.douta is invalid
    icache_data_ram_0.dina is invalid
    icache_data_ram_0.addra is invalid
    icache_data_ram_0.wea is invalid
    icache_data_ram_0.ena is invalid
    icache_data_ram_0.clka is invalid
    node _icache_data_ram_0_io_clka_T = asUInt(clock) @[icache_data.scala 33:40]
    icache_data_ram_0.clka <= _icache_data_ram_0_io_clka_T @[icache_data.scala 33:31]
    icache_data_ram_0.ena <= io.en @[icache_data.scala 34:32]
    icache_data_ram_0.wea <= io.wen @[icache_data.scala 35:31]
    node _icache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[icache_data.scala 36:42]
    icache_data_ram_0.addra <= _icache_data_ram_0_io_addra_T @[icache_data.scala 36:32]
    icache_data_ram_0.dina <= io.wdata @[icache_data.scala 37:31]
    io.rdata <= icache_data_ram_0.douta @[icache_data.scala 38:18]

  extmodule icache_data_ram_1 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<5>
    input addra : UInt<7>
    input dina : UInt<40>
    output douta : UInt<40>
    defname = icache_data_ram

  module icache_data_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<5>, flip addr : UInt<32>, flip wdata : UInt<40>, rdata : UInt<40>}

    inst icache_data_ram_0 of icache_data_ram_1 @[icache_data.scala 32:35]
    icache_data_ram_0.douta is invalid
    icache_data_ram_0.dina is invalid
    icache_data_ram_0.addra is invalid
    icache_data_ram_0.wea is invalid
    icache_data_ram_0.ena is invalid
    icache_data_ram_0.clka is invalid
    node _icache_data_ram_0_io_clka_T = asUInt(clock) @[icache_data.scala 33:40]
    icache_data_ram_0.clka <= _icache_data_ram_0_io_clka_T @[icache_data.scala 33:31]
    icache_data_ram_0.ena <= io.en @[icache_data.scala 34:32]
    icache_data_ram_0.wea <= io.wen @[icache_data.scala 35:31]
    node _icache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[icache_data.scala 36:42]
    icache_data_ram_0.addra <= _icache_data_ram_0_io_addra_T @[icache_data.scala 36:32]
    icache_data_ram_0.dina <= io.wdata @[icache_data.scala 37:31]
    io.rdata <= icache_data_ram_0.douta @[icache_data.scala 38:18]

  extmodule icache_data_ram_2 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<5>
    input addra : UInt<7>
    input dina : UInt<40>
    output douta : UInt<40>
    defname = icache_data_ram

  module icache_data_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<5>, flip addr : UInt<32>, flip wdata : UInt<40>, rdata : UInt<40>}

    inst icache_data_ram_0 of icache_data_ram_2 @[icache_data.scala 32:35]
    icache_data_ram_0.douta is invalid
    icache_data_ram_0.dina is invalid
    icache_data_ram_0.addra is invalid
    icache_data_ram_0.wea is invalid
    icache_data_ram_0.ena is invalid
    icache_data_ram_0.clka is invalid
    node _icache_data_ram_0_io_clka_T = asUInt(clock) @[icache_data.scala 33:40]
    icache_data_ram_0.clka <= _icache_data_ram_0_io_clka_T @[icache_data.scala 33:31]
    icache_data_ram_0.ena <= io.en @[icache_data.scala 34:32]
    icache_data_ram_0.wea <= io.wen @[icache_data.scala 35:31]
    node _icache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[icache_data.scala 36:42]
    icache_data_ram_0.addra <= _icache_data_ram_0_io_addra_T @[icache_data.scala 36:32]
    icache_data_ram_0.dina <= io.wdata @[icache_data.scala 37:31]
    io.rdata <= icache_data_ram_0.douta @[icache_data.scala 38:18]

  extmodule icache_data_ram_3 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<5>
    input addra : UInt<7>
    input dina : UInt<40>
    output douta : UInt<40>
    defname = icache_data_ram

  module icache_data_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<5>, flip addr : UInt<32>, flip wdata : UInt<40>, rdata : UInt<40>}

    inst icache_data_ram_0 of icache_data_ram_3 @[icache_data.scala 32:35]
    icache_data_ram_0.douta is invalid
    icache_data_ram_0.dina is invalid
    icache_data_ram_0.addra is invalid
    icache_data_ram_0.wea is invalid
    icache_data_ram_0.ena is invalid
    icache_data_ram_0.clka is invalid
    node _icache_data_ram_0_io_clka_T = asUInt(clock) @[icache_data.scala 33:40]
    icache_data_ram_0.clka <= _icache_data_ram_0_io_clka_T @[icache_data.scala 33:31]
    icache_data_ram_0.ena <= io.en @[icache_data.scala 34:32]
    icache_data_ram_0.wea <= io.wen @[icache_data.scala 35:31]
    node _icache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[icache_data.scala 36:42]
    icache_data_ram_0.addra <= _icache_data_ram_0_io_addra_T @[icache_data.scala 36:32]
    icache_data_ram_0.dina <= io.wdata @[icache_data.scala 37:31]
    io.rdata <= icache_data_ram_0.douta @[icache_data.scala 38:18]

  extmodule icache_data_ram_4 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<5>
    input addra : UInt<7>
    input dina : UInt<40>
    output douta : UInt<40>
    defname = icache_data_ram

  module icache_data_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<5>, flip addr : UInt<32>, flip wdata : UInt<40>, rdata : UInt<40>}

    inst icache_data_ram_0 of icache_data_ram_4 @[icache_data.scala 32:35]
    icache_data_ram_0.douta is invalid
    icache_data_ram_0.dina is invalid
    icache_data_ram_0.addra is invalid
    icache_data_ram_0.wea is invalid
    icache_data_ram_0.ena is invalid
    icache_data_ram_0.clka is invalid
    node _icache_data_ram_0_io_clka_T = asUInt(clock) @[icache_data.scala 33:40]
    icache_data_ram_0.clka <= _icache_data_ram_0_io_clka_T @[icache_data.scala 33:31]
    icache_data_ram_0.ena <= io.en @[icache_data.scala 34:32]
    icache_data_ram_0.wea <= io.wen @[icache_data.scala 35:31]
    node _icache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[icache_data.scala 36:42]
    icache_data_ram_0.addra <= _icache_data_ram_0_io_addra_T @[icache_data.scala 36:32]
    icache_data_ram_0.dina <= io.wdata @[icache_data.scala 37:31]
    io.rdata <= icache_data_ram_0.douta @[icache_data.scala 38:18]

  extmodule icache_data_ram_5 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<5>
    input addra : UInt<7>
    input dina : UInt<40>
    output douta : UInt<40>
    defname = icache_data_ram

  module icache_data_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<5>, flip addr : UInt<32>, flip wdata : UInt<40>, rdata : UInt<40>}

    inst icache_data_ram_0 of icache_data_ram_5 @[icache_data.scala 32:35]
    icache_data_ram_0.douta is invalid
    icache_data_ram_0.dina is invalid
    icache_data_ram_0.addra is invalid
    icache_data_ram_0.wea is invalid
    icache_data_ram_0.ena is invalid
    icache_data_ram_0.clka is invalid
    node _icache_data_ram_0_io_clka_T = asUInt(clock) @[icache_data.scala 33:40]
    icache_data_ram_0.clka <= _icache_data_ram_0_io_clka_T @[icache_data.scala 33:31]
    icache_data_ram_0.ena <= io.en @[icache_data.scala 34:32]
    icache_data_ram_0.wea <= io.wen @[icache_data.scala 35:31]
    node _icache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[icache_data.scala 36:42]
    icache_data_ram_0.addra <= _icache_data_ram_0_io_addra_T @[icache_data.scala 36:32]
    icache_data_ram_0.dina <= io.wdata @[icache_data.scala 37:31]
    io.rdata <= icache_data_ram_0.douta @[icache_data.scala 38:18]

  extmodule icache_data_ram_6 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<5>
    input addra : UInt<7>
    input dina : UInt<40>
    output douta : UInt<40>
    defname = icache_data_ram

  module icache_data_6 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<5>, flip addr : UInt<32>, flip wdata : UInt<40>, rdata : UInt<40>}

    inst icache_data_ram_0 of icache_data_ram_6 @[icache_data.scala 32:35]
    icache_data_ram_0.douta is invalid
    icache_data_ram_0.dina is invalid
    icache_data_ram_0.addra is invalid
    icache_data_ram_0.wea is invalid
    icache_data_ram_0.ena is invalid
    icache_data_ram_0.clka is invalid
    node _icache_data_ram_0_io_clka_T = asUInt(clock) @[icache_data.scala 33:40]
    icache_data_ram_0.clka <= _icache_data_ram_0_io_clka_T @[icache_data.scala 33:31]
    icache_data_ram_0.ena <= io.en @[icache_data.scala 34:32]
    icache_data_ram_0.wea <= io.wen @[icache_data.scala 35:31]
    node _icache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[icache_data.scala 36:42]
    icache_data_ram_0.addra <= _icache_data_ram_0_io_addra_T @[icache_data.scala 36:32]
    icache_data_ram_0.dina <= io.wdata @[icache_data.scala 37:31]
    io.rdata <= icache_data_ram_0.douta @[icache_data.scala 38:18]

  extmodule icache_data_ram_7 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<5>
    input addra : UInt<7>
    input dina : UInt<40>
    output douta : UInt<40>
    defname = icache_data_ram

  module icache_data_7 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<5>, flip addr : UInt<32>, flip wdata : UInt<40>, rdata : UInt<40>}

    inst icache_data_ram_0 of icache_data_ram_7 @[icache_data.scala 32:35]
    icache_data_ram_0.douta is invalid
    icache_data_ram_0.dina is invalid
    icache_data_ram_0.addra is invalid
    icache_data_ram_0.wea is invalid
    icache_data_ram_0.ena is invalid
    icache_data_ram_0.clka is invalid
    node _icache_data_ram_0_io_clka_T = asUInt(clock) @[icache_data.scala 33:40]
    icache_data_ram_0.clka <= _icache_data_ram_0_io_clka_T @[icache_data.scala 33:31]
    icache_data_ram_0.ena <= io.en @[icache_data.scala 34:32]
    icache_data_ram_0.wea <= io.wen @[icache_data.scala 35:31]
    node _icache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[icache_data.scala 36:42]
    icache_data_ram_0.addra <= _icache_data_ram_0_io_addra_T @[icache_data.scala 36:32]
    icache_data_ram_0.dina <= io.wdata @[icache_data.scala 37:31]
    io.rdata <= icache_data_ram_0.douta @[icache_data.scala 38:18]

  extmodule icache_data_ram_8 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<5>
    input addra : UInt<7>
    input dina : UInt<40>
    output douta : UInt<40>
    defname = icache_data_ram

  module icache_data_8 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<5>, flip addr : UInt<32>, flip wdata : UInt<40>, rdata : UInt<40>}

    inst icache_data_ram_0 of icache_data_ram_8 @[icache_data.scala 32:35]
    icache_data_ram_0.douta is invalid
    icache_data_ram_0.dina is invalid
    icache_data_ram_0.addra is invalid
    icache_data_ram_0.wea is invalid
    icache_data_ram_0.ena is invalid
    icache_data_ram_0.clka is invalid
    node _icache_data_ram_0_io_clka_T = asUInt(clock) @[icache_data.scala 33:40]
    icache_data_ram_0.clka <= _icache_data_ram_0_io_clka_T @[icache_data.scala 33:31]
    icache_data_ram_0.ena <= io.en @[icache_data.scala 34:32]
    icache_data_ram_0.wea <= io.wen @[icache_data.scala 35:31]
    node _icache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[icache_data.scala 36:42]
    icache_data_ram_0.addra <= _icache_data_ram_0_io_addra_T @[icache_data.scala 36:32]
    icache_data_ram_0.dina <= io.wdata @[icache_data.scala 37:31]
    io.rdata <= icache_data_ram_0.douta @[icache_data.scala 38:18]

  extmodule icache_data_ram_9 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<5>
    input addra : UInt<7>
    input dina : UInt<40>
    output douta : UInt<40>
    defname = icache_data_ram

  module icache_data_9 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<5>, flip addr : UInt<32>, flip wdata : UInt<40>, rdata : UInt<40>}

    inst icache_data_ram_0 of icache_data_ram_9 @[icache_data.scala 32:35]
    icache_data_ram_0.douta is invalid
    icache_data_ram_0.dina is invalid
    icache_data_ram_0.addra is invalid
    icache_data_ram_0.wea is invalid
    icache_data_ram_0.ena is invalid
    icache_data_ram_0.clka is invalid
    node _icache_data_ram_0_io_clka_T = asUInt(clock) @[icache_data.scala 33:40]
    icache_data_ram_0.clka <= _icache_data_ram_0_io_clka_T @[icache_data.scala 33:31]
    icache_data_ram_0.ena <= io.en @[icache_data.scala 34:32]
    icache_data_ram_0.wea <= io.wen @[icache_data.scala 35:31]
    node _icache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[icache_data.scala 36:42]
    icache_data_ram_0.addra <= _icache_data_ram_0_io_addra_T @[icache_data.scala 36:32]
    icache_data_ram_0.dina <= io.wdata @[icache_data.scala 37:31]
    io.rdata <= icache_data_ram_0.douta @[icache_data.scala 38:18]

  extmodule icache_data_ram_10 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<5>
    input addra : UInt<7>
    input dina : UInt<40>
    output douta : UInt<40>
    defname = icache_data_ram

  module icache_data_10 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<5>, flip addr : UInt<32>, flip wdata : UInt<40>, rdata : UInt<40>}

    inst icache_data_ram_0 of icache_data_ram_10 @[icache_data.scala 32:35]
    icache_data_ram_0.douta is invalid
    icache_data_ram_0.dina is invalid
    icache_data_ram_0.addra is invalid
    icache_data_ram_0.wea is invalid
    icache_data_ram_0.ena is invalid
    icache_data_ram_0.clka is invalid
    node _icache_data_ram_0_io_clka_T = asUInt(clock) @[icache_data.scala 33:40]
    icache_data_ram_0.clka <= _icache_data_ram_0_io_clka_T @[icache_data.scala 33:31]
    icache_data_ram_0.ena <= io.en @[icache_data.scala 34:32]
    icache_data_ram_0.wea <= io.wen @[icache_data.scala 35:31]
    node _icache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[icache_data.scala 36:42]
    icache_data_ram_0.addra <= _icache_data_ram_0_io_addra_T @[icache_data.scala 36:32]
    icache_data_ram_0.dina <= io.wdata @[icache_data.scala 37:31]
    io.rdata <= icache_data_ram_0.douta @[icache_data.scala 38:18]

  extmodule icache_data_ram_11 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<5>
    input addra : UInt<7>
    input dina : UInt<40>
    output douta : UInt<40>
    defname = icache_data_ram

  module icache_data_11 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<5>, flip addr : UInt<32>, flip wdata : UInt<40>, rdata : UInt<40>}

    inst icache_data_ram_0 of icache_data_ram_11 @[icache_data.scala 32:35]
    icache_data_ram_0.douta is invalid
    icache_data_ram_0.dina is invalid
    icache_data_ram_0.addra is invalid
    icache_data_ram_0.wea is invalid
    icache_data_ram_0.ena is invalid
    icache_data_ram_0.clka is invalid
    node _icache_data_ram_0_io_clka_T = asUInt(clock) @[icache_data.scala 33:40]
    icache_data_ram_0.clka <= _icache_data_ram_0_io_clka_T @[icache_data.scala 33:31]
    icache_data_ram_0.ena <= io.en @[icache_data.scala 34:32]
    icache_data_ram_0.wea <= io.wen @[icache_data.scala 35:31]
    node _icache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[icache_data.scala 36:42]
    icache_data_ram_0.addra <= _icache_data_ram_0_io_addra_T @[icache_data.scala 36:32]
    icache_data_ram_0.dina <= io.wdata @[icache_data.scala 37:31]
    io.rdata <= icache_data_ram_0.douta @[icache_data.scala 38:18]

  extmodule icache_data_ram_12 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<5>
    input addra : UInt<7>
    input dina : UInt<40>
    output douta : UInt<40>
    defname = icache_data_ram

  module icache_data_12 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<5>, flip addr : UInt<32>, flip wdata : UInt<40>, rdata : UInt<40>}

    inst icache_data_ram_0 of icache_data_ram_12 @[icache_data.scala 32:35]
    icache_data_ram_0.douta is invalid
    icache_data_ram_0.dina is invalid
    icache_data_ram_0.addra is invalid
    icache_data_ram_0.wea is invalid
    icache_data_ram_0.ena is invalid
    icache_data_ram_0.clka is invalid
    node _icache_data_ram_0_io_clka_T = asUInt(clock) @[icache_data.scala 33:40]
    icache_data_ram_0.clka <= _icache_data_ram_0_io_clka_T @[icache_data.scala 33:31]
    icache_data_ram_0.ena <= io.en @[icache_data.scala 34:32]
    icache_data_ram_0.wea <= io.wen @[icache_data.scala 35:31]
    node _icache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[icache_data.scala 36:42]
    icache_data_ram_0.addra <= _icache_data_ram_0_io_addra_T @[icache_data.scala 36:32]
    icache_data_ram_0.dina <= io.wdata @[icache_data.scala 37:31]
    io.rdata <= icache_data_ram_0.douta @[icache_data.scala 38:18]

  extmodule icache_data_ram_13 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<5>
    input addra : UInt<7>
    input dina : UInt<40>
    output douta : UInt<40>
    defname = icache_data_ram

  module icache_data_13 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<5>, flip addr : UInt<32>, flip wdata : UInt<40>, rdata : UInt<40>}

    inst icache_data_ram_0 of icache_data_ram_13 @[icache_data.scala 32:35]
    icache_data_ram_0.douta is invalid
    icache_data_ram_0.dina is invalid
    icache_data_ram_0.addra is invalid
    icache_data_ram_0.wea is invalid
    icache_data_ram_0.ena is invalid
    icache_data_ram_0.clka is invalid
    node _icache_data_ram_0_io_clka_T = asUInt(clock) @[icache_data.scala 33:40]
    icache_data_ram_0.clka <= _icache_data_ram_0_io_clka_T @[icache_data.scala 33:31]
    icache_data_ram_0.ena <= io.en @[icache_data.scala 34:32]
    icache_data_ram_0.wea <= io.wen @[icache_data.scala 35:31]
    node _icache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[icache_data.scala 36:42]
    icache_data_ram_0.addra <= _icache_data_ram_0_io_addra_T @[icache_data.scala 36:32]
    icache_data_ram_0.dina <= io.wdata @[icache_data.scala 37:31]
    io.rdata <= icache_data_ram_0.douta @[icache_data.scala 38:18]

  extmodule icache_data_ram_14 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<5>
    input addra : UInt<7>
    input dina : UInt<40>
    output douta : UInt<40>
    defname = icache_data_ram

  module icache_data_14 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<5>, flip addr : UInt<32>, flip wdata : UInt<40>, rdata : UInt<40>}

    inst icache_data_ram_0 of icache_data_ram_14 @[icache_data.scala 32:35]
    icache_data_ram_0.douta is invalid
    icache_data_ram_0.dina is invalid
    icache_data_ram_0.addra is invalid
    icache_data_ram_0.wea is invalid
    icache_data_ram_0.ena is invalid
    icache_data_ram_0.clka is invalid
    node _icache_data_ram_0_io_clka_T = asUInt(clock) @[icache_data.scala 33:40]
    icache_data_ram_0.clka <= _icache_data_ram_0_io_clka_T @[icache_data.scala 33:31]
    icache_data_ram_0.ena <= io.en @[icache_data.scala 34:32]
    icache_data_ram_0.wea <= io.wen @[icache_data.scala 35:31]
    node _icache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[icache_data.scala 36:42]
    icache_data_ram_0.addra <= _icache_data_ram_0_io_addra_T @[icache_data.scala 36:32]
    icache_data_ram_0.dina <= io.wdata @[icache_data.scala 37:31]
    io.rdata <= icache_data_ram_0.douta @[icache_data.scala 38:18]

  extmodule icache_data_ram_15 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<5>
    input addra : UInt<7>
    input dina : UInt<40>
    output douta : UInt<40>
    defname = icache_data_ram

  module icache_data_15 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<5>, flip addr : UInt<32>, flip wdata : UInt<40>, rdata : UInt<40>}

    inst icache_data_ram_0 of icache_data_ram_15 @[icache_data.scala 32:35]
    icache_data_ram_0.douta is invalid
    icache_data_ram_0.dina is invalid
    icache_data_ram_0.addra is invalid
    icache_data_ram_0.wea is invalid
    icache_data_ram_0.ena is invalid
    icache_data_ram_0.clka is invalid
    node _icache_data_ram_0_io_clka_T = asUInt(clock) @[icache_data.scala 33:40]
    icache_data_ram_0.clka <= _icache_data_ram_0_io_clka_T @[icache_data.scala 33:31]
    icache_data_ram_0.ena <= io.en @[icache_data.scala 34:32]
    icache_data_ram_0.wea <= io.wen @[icache_data.scala 35:31]
    node _icache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[icache_data.scala 36:42]
    icache_data_ram_0.addra <= _icache_data_ram_0_io_addra_T @[icache_data.scala 36:32]
    icache_data_ram_0.dina <= io.wdata @[icache_data.scala 37:31]
    io.rdata <= icache_data_ram_0.douta @[icache_data.scala 38:18]

  module inst_cache :
    input clock : Clock
    input reset : Reset
    output io : { port : { arid : UInt<4>, araddr : UInt<32>, arlen : UInt<4>, arsize : UInt<3>, arburst : UInt<2>, arlock : UInt<2>, arcache : UInt<4>, arprot : UInt<3>, arvalid : UInt<1>, flip arready : UInt<1>, flip rid : UInt<4>, flip rdata : UInt<32>, flip rresp : UInt<2>, flip rlast : UInt<1>, flip rvalid : UInt<1>, rready : UInt<1>, awid : UInt<4>, awaddr : UInt<32>, awlen : UInt<4>, awsize : UInt<3>, awburst : UInt<2>, awlock : UInt<2>, awcache : UInt<4>, awprot : UInt<3>, awvalid : UInt<1>, flip awready : UInt<1>, wid : UInt<4>, wdata : UInt<32>, wstrb : UInt<4>, wlast : UInt<1>, wvalid : UInt<1>, flip wready : UInt<1>, flip bid : UInt<4>, flip bresp : UInt<2>, flip bvalid : UInt<1>, bready : UInt<1>, flip sram_req : UInt<1>, flip sram_wr : UInt<1>, flip sram_size : UInt<2>, flip sram_addr : UInt<32>, flip sram_wdata : UInt<32>, sram_addr_ok : UInt<1>, sram_data_ok : UInt<1>, sram_data_valid : UInt<3>, sram_write_en : UInt<2>, sram_rdata_L : UInt<40>, flip sram_cache : UInt<1>}, sram_hit : UInt<1>, fec_1_pc_valid : UInt<3>, flip stage2_flush : UInt<1>, stage2_stall : UInt<1>, flip stage1_valid_flush : UInt<2>, flip inst_ready_to_use : UInt<1>, flip inst_buffer_full : UInt<1>}

    wire _lru_WIRE : UInt<1>[128] @[inst_cache.scala 87:30]
    _lru_WIRE[0] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[1] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[2] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[3] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[4] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[5] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[6] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[7] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[8] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[9] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[10] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[11] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[12] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[13] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[14] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[15] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[16] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[17] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[18] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[19] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[20] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[21] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[22] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[23] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[24] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[25] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[26] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[27] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[28] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[29] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[30] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[31] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[32] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[33] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[34] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[35] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[36] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[37] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[38] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[39] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[40] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[41] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[42] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[43] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[44] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[45] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[46] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[47] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[48] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[49] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[50] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[51] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[52] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[53] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[54] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[55] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[56] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[57] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[58] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[59] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[60] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[61] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[62] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[63] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[64] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[65] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[66] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[67] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[68] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[69] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[70] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[71] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[72] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[73] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[74] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[75] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[76] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[77] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[78] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[79] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[80] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[81] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[82] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[83] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[84] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[85] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[86] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[87] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[88] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[89] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[90] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[91] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[92] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[93] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[94] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[95] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[96] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[97] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[98] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[99] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[100] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[101] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[102] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[103] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[104] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[105] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[106] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[107] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[108] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[109] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[110] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[111] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[112] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[113] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[114] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[115] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[116] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[117] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[118] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[119] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[120] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[121] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[122] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[123] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[124] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[125] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[126] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    _lru_WIRE[127] <= UInt<1>("h0") @[inst_cache.scala 87:30]
    reg lru : UInt<1>[128], clock with :
      reset => (reset, _lru_WIRE) @[inst_cache.scala 87:22]
    wire stage1_flush : UInt<1> @[inst_cache.scala 93:28]
    wire stage1_stall : UInt<1> @[inst_cache.scala 94:28]
    wire stage2_flush : UInt<1> @[inst_cache.scala 95:28]
    wire stage2_stall : UInt<1> @[inst_cache.scala 96:28]
    inst icache_tag of icache_tag @[inst_cache.scala 103:34]
    icache_tag.clock <= clock
    icache_tag.reset <= reset
    inst icache_tag_1 of icache_tag_1 @[inst_cache.scala 104:34]
    icache_tag_1.clock <= clock
    icache_tag_1.reset <= reset
    inst icache_data of icache_data @[inst_cache.scala 114:55]
    icache_data.clock <= clock
    icache_data.reset <= reset
    inst icache_data_1 of icache_data_1 @[inst_cache.scala 114:55]
    icache_data_1.clock <= clock
    icache_data_1.reset <= reset
    inst icache_data_2 of icache_data_2 @[inst_cache.scala 114:55]
    icache_data_2.clock <= clock
    icache_data_2.reset <= reset
    inst icache_data_3 of icache_data_3 @[inst_cache.scala 114:55]
    icache_data_3.clock <= clock
    icache_data_3.reset <= reset
    inst icache_data_4 of icache_data_4 @[inst_cache.scala 114:55]
    icache_data_4.clock <= clock
    icache_data_4.reset <= reset
    inst icache_data_5 of icache_data_5 @[inst_cache.scala 114:55]
    icache_data_5.clock <= clock
    icache_data_5.reset <= reset
    inst icache_data_6 of icache_data_6 @[inst_cache.scala 114:55]
    icache_data_6.clock <= clock
    icache_data_6.reset <= reset
    inst icache_data_7 of icache_data_7 @[inst_cache.scala 114:55]
    icache_data_7.clock <= clock
    icache_data_7.reset <= reset
    wire icache_data_way0 : { flip en : UInt<1>, flip wen : UInt<5>, flip addr : UInt<32>, flip wdata : UInt<40>, rdata : UInt<40>}[8] @[inst_cache.scala 114:36]
    icache_data_way0[0].rdata <= icache_data.io.rdata @[inst_cache.scala 114:36]
    icache_data.io.wdata <= icache_data_way0[0].wdata @[inst_cache.scala 114:36]
    icache_data.io.addr <= icache_data_way0[0].addr @[inst_cache.scala 114:36]
    icache_data.io.wen <= icache_data_way0[0].wen @[inst_cache.scala 114:36]
    icache_data.io.en <= icache_data_way0[0].en @[inst_cache.scala 114:36]
    icache_data_way0[1].rdata <= icache_data_1.io.rdata @[inst_cache.scala 114:36]
    icache_data_1.io.wdata <= icache_data_way0[1].wdata @[inst_cache.scala 114:36]
    icache_data_1.io.addr <= icache_data_way0[1].addr @[inst_cache.scala 114:36]
    icache_data_1.io.wen <= icache_data_way0[1].wen @[inst_cache.scala 114:36]
    icache_data_1.io.en <= icache_data_way0[1].en @[inst_cache.scala 114:36]
    icache_data_way0[2].rdata <= icache_data_2.io.rdata @[inst_cache.scala 114:36]
    icache_data_2.io.wdata <= icache_data_way0[2].wdata @[inst_cache.scala 114:36]
    icache_data_2.io.addr <= icache_data_way0[2].addr @[inst_cache.scala 114:36]
    icache_data_2.io.wen <= icache_data_way0[2].wen @[inst_cache.scala 114:36]
    icache_data_2.io.en <= icache_data_way0[2].en @[inst_cache.scala 114:36]
    icache_data_way0[3].rdata <= icache_data_3.io.rdata @[inst_cache.scala 114:36]
    icache_data_3.io.wdata <= icache_data_way0[3].wdata @[inst_cache.scala 114:36]
    icache_data_3.io.addr <= icache_data_way0[3].addr @[inst_cache.scala 114:36]
    icache_data_3.io.wen <= icache_data_way0[3].wen @[inst_cache.scala 114:36]
    icache_data_3.io.en <= icache_data_way0[3].en @[inst_cache.scala 114:36]
    icache_data_way0[4].rdata <= icache_data_4.io.rdata @[inst_cache.scala 114:36]
    icache_data_4.io.wdata <= icache_data_way0[4].wdata @[inst_cache.scala 114:36]
    icache_data_4.io.addr <= icache_data_way0[4].addr @[inst_cache.scala 114:36]
    icache_data_4.io.wen <= icache_data_way0[4].wen @[inst_cache.scala 114:36]
    icache_data_4.io.en <= icache_data_way0[4].en @[inst_cache.scala 114:36]
    icache_data_way0[5].rdata <= icache_data_5.io.rdata @[inst_cache.scala 114:36]
    icache_data_5.io.wdata <= icache_data_way0[5].wdata @[inst_cache.scala 114:36]
    icache_data_5.io.addr <= icache_data_way0[5].addr @[inst_cache.scala 114:36]
    icache_data_5.io.wen <= icache_data_way0[5].wen @[inst_cache.scala 114:36]
    icache_data_5.io.en <= icache_data_way0[5].en @[inst_cache.scala 114:36]
    icache_data_way0[6].rdata <= icache_data_6.io.rdata @[inst_cache.scala 114:36]
    icache_data_6.io.wdata <= icache_data_way0[6].wdata @[inst_cache.scala 114:36]
    icache_data_6.io.addr <= icache_data_way0[6].addr @[inst_cache.scala 114:36]
    icache_data_6.io.wen <= icache_data_way0[6].wen @[inst_cache.scala 114:36]
    icache_data_6.io.en <= icache_data_way0[6].en @[inst_cache.scala 114:36]
    icache_data_way0[7].rdata <= icache_data_7.io.rdata @[inst_cache.scala 114:36]
    icache_data_7.io.wdata <= icache_data_way0[7].wdata @[inst_cache.scala 114:36]
    icache_data_7.io.addr <= icache_data_way0[7].addr @[inst_cache.scala 114:36]
    icache_data_7.io.wen <= icache_data_way0[7].wen @[inst_cache.scala 114:36]
    icache_data_7.io.en <= icache_data_way0[7].en @[inst_cache.scala 114:36]
    inst icache_data_8 of icache_data_8 @[inst_cache.scala 115:55]
    icache_data_8.clock <= clock
    icache_data_8.reset <= reset
    inst icache_data_9 of icache_data_9 @[inst_cache.scala 115:55]
    icache_data_9.clock <= clock
    icache_data_9.reset <= reset
    inst icache_data_10 of icache_data_10 @[inst_cache.scala 115:55]
    icache_data_10.clock <= clock
    icache_data_10.reset <= reset
    inst icache_data_11 of icache_data_11 @[inst_cache.scala 115:55]
    icache_data_11.clock <= clock
    icache_data_11.reset <= reset
    inst icache_data_12 of icache_data_12 @[inst_cache.scala 115:55]
    icache_data_12.clock <= clock
    icache_data_12.reset <= reset
    inst icache_data_13 of icache_data_13 @[inst_cache.scala 115:55]
    icache_data_13.clock <= clock
    icache_data_13.reset <= reset
    inst icache_data_14 of icache_data_14 @[inst_cache.scala 115:55]
    icache_data_14.clock <= clock
    icache_data_14.reset <= reset
    inst icache_data_15 of icache_data_15 @[inst_cache.scala 115:55]
    icache_data_15.clock <= clock
    icache_data_15.reset <= reset
    wire icache_data_way1 : { flip en : UInt<1>, flip wen : UInt<5>, flip addr : UInt<32>, flip wdata : UInt<40>, rdata : UInt<40>}[8] @[inst_cache.scala 115:36]
    icache_data_way1[0].rdata <= icache_data_8.io.rdata @[inst_cache.scala 115:36]
    icache_data_8.io.wdata <= icache_data_way1[0].wdata @[inst_cache.scala 115:36]
    icache_data_8.io.addr <= icache_data_way1[0].addr @[inst_cache.scala 115:36]
    icache_data_8.io.wen <= icache_data_way1[0].wen @[inst_cache.scala 115:36]
    icache_data_8.io.en <= icache_data_way1[0].en @[inst_cache.scala 115:36]
    icache_data_way1[1].rdata <= icache_data_9.io.rdata @[inst_cache.scala 115:36]
    icache_data_9.io.wdata <= icache_data_way1[1].wdata @[inst_cache.scala 115:36]
    icache_data_9.io.addr <= icache_data_way1[1].addr @[inst_cache.scala 115:36]
    icache_data_9.io.wen <= icache_data_way1[1].wen @[inst_cache.scala 115:36]
    icache_data_9.io.en <= icache_data_way1[1].en @[inst_cache.scala 115:36]
    icache_data_way1[2].rdata <= icache_data_10.io.rdata @[inst_cache.scala 115:36]
    icache_data_10.io.wdata <= icache_data_way1[2].wdata @[inst_cache.scala 115:36]
    icache_data_10.io.addr <= icache_data_way1[2].addr @[inst_cache.scala 115:36]
    icache_data_10.io.wen <= icache_data_way1[2].wen @[inst_cache.scala 115:36]
    icache_data_10.io.en <= icache_data_way1[2].en @[inst_cache.scala 115:36]
    icache_data_way1[3].rdata <= icache_data_11.io.rdata @[inst_cache.scala 115:36]
    icache_data_11.io.wdata <= icache_data_way1[3].wdata @[inst_cache.scala 115:36]
    icache_data_11.io.addr <= icache_data_way1[3].addr @[inst_cache.scala 115:36]
    icache_data_11.io.wen <= icache_data_way1[3].wen @[inst_cache.scala 115:36]
    icache_data_11.io.en <= icache_data_way1[3].en @[inst_cache.scala 115:36]
    icache_data_way1[4].rdata <= icache_data_12.io.rdata @[inst_cache.scala 115:36]
    icache_data_12.io.wdata <= icache_data_way1[4].wdata @[inst_cache.scala 115:36]
    icache_data_12.io.addr <= icache_data_way1[4].addr @[inst_cache.scala 115:36]
    icache_data_12.io.wen <= icache_data_way1[4].wen @[inst_cache.scala 115:36]
    icache_data_12.io.en <= icache_data_way1[4].en @[inst_cache.scala 115:36]
    icache_data_way1[5].rdata <= icache_data_13.io.rdata @[inst_cache.scala 115:36]
    icache_data_13.io.wdata <= icache_data_way1[5].wdata @[inst_cache.scala 115:36]
    icache_data_13.io.addr <= icache_data_way1[5].addr @[inst_cache.scala 115:36]
    icache_data_13.io.wen <= icache_data_way1[5].wen @[inst_cache.scala 115:36]
    icache_data_13.io.en <= icache_data_way1[5].en @[inst_cache.scala 115:36]
    icache_data_way1[6].rdata <= icache_data_14.io.rdata @[inst_cache.scala 115:36]
    icache_data_14.io.wdata <= icache_data_way1[6].wdata @[inst_cache.scala 115:36]
    icache_data_14.io.addr <= icache_data_way1[6].addr @[inst_cache.scala 115:36]
    icache_data_14.io.wen <= icache_data_way1[6].wen @[inst_cache.scala 115:36]
    icache_data_14.io.en <= icache_data_way1[6].en @[inst_cache.scala 115:36]
    icache_data_way1[7].rdata <= icache_data_15.io.rdata @[inst_cache.scala 115:36]
    icache_data_15.io.wdata <= icache_data_way1[7].wdata @[inst_cache.scala 115:36]
    icache_data_15.io.addr <= icache_data_way1[7].addr @[inst_cache.scala 115:36]
    icache_data_15.io.wen <= icache_data_way1[7].wen @[inst_cache.scala 115:36]
    icache_data_15.io.en <= icache_data_way1[7].en @[inst_cache.scala 115:36]
    reg work_state : UInt, clock with :
      reset => (reset, UInt<1>("h1")) @[inst_cache.scala 126:29]
    wire access_work_state : UInt<4> @[inst_cache.scala 127:33]
    reg write_counter : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[inst_cache.scala 128:33]
    reg wait_data_L : UInt<40>, clock with :
      reset => (reset, UInt<40>("h0")) @[inst_cache.scala 129:31]
    reg wait_data_R : UInt<40>, clock with :
      reset => (reset, UInt<40>("h0")) @[inst_cache.scala 130:31]
    reg wait_data_M : UInt<40>, clock with :
      reset => (reset, UInt<40>("h0")) @[inst_cache.scala 131:31]
    reg hit_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[inst_cache.scala 132:26]
    stage1_flush <= UInt<1>("h0") @[inst_cache.scala 135:18]
    stage2_flush <= io.stage2_flush @[inst_cache.scala 136:18]
    stage1_stall <= io.port.sram_req @[inst_cache.scala 137:18]
    io.stage2_stall <= stage2_stall @[inst_cache.scala 138:21]
    node _stage1_sram_addr_reg_T = mux(stage1_flush, UInt<1>("h0"), io.port.sram_addr) @[inst_cache.scala 144:45]
    reg stage1_sram_addr_reg : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when stage1_stall : @[Reg.scala 29:18]
      stage1_sram_addr_reg <= _stage1_sram_addr_reg_T @[Reg.scala 29:22]
    node _stage1_sram_cache_reg_T = mux(stage1_flush, UInt<1>("h0"), io.port.sram_cache) @[inst_cache.scala 145:46]
    reg stage1_sram_cache_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when stage1_stall : @[Reg.scala 29:18]
      stage1_sram_cache_reg <= _stage1_sram_cache_reg_T @[Reg.scala 29:22]
    node _stage1_sram_req_reg_T = mux(stage1_flush, UInt<1>("h0"), io.inst_ready_to_use) @[inst_cache.scala 146:44]
    reg stage1_sram_req_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when stage1_stall : @[Reg.scala 29:18]
      stage1_sram_req_reg <= _stage1_sram_req_reg_T @[Reg.scala 29:22]
    reg stage1_sram_valid : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[inst_cache.scala 147:36]
    reg stage1_finished : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[inst_cache.scala 149:34]
    node _stage1_finished_T = bits(stage1_stall, 0, 0) @[inst_cache.scala 151:41]
    node _stage1_finished_T_1 = eq(work_state, UInt<3>("h7")) @[inst_cache.scala 151:67]
    node _stage1_finished_T_2 = eq(work_state, UInt<2>("h3")) @[inst_cache.scala 151:103]
    node _stage1_finished_T_3 = or(_stage1_finished_T_1, _stage1_finished_T_2) @[inst_cache.scala 151:89]
    node _stage1_finished_T_4 = mux(_stage1_finished_T_3, UInt<1>("h1"), UInt<1>("h0")) @[inst_cache.scala 151:55]
    node _stage1_finished_T_5 = mux(_stage1_finished_T, UInt<1>("h0"), _stage1_finished_T_4) @[inst_cache.scala 151:27]
    stage1_finished <= _stage1_finished_T_5 @[inst_cache.scala 151:21]
    node _access_stage1_sram_valid_T = bits(io.stage1_valid_flush, 0, 0) @[inst_cache.scala 152:62]
    node _access_stage1_sram_valid_T_1 = bits(io.stage1_valid_flush, 1, 1) @[inst_cache.scala 153:34]
    node _access_stage1_sram_valid_T_2 = mux(_access_stage1_sram_valid_T_1, UInt<2>("h2"), stage1_sram_valid) @[inst_cache.scala 153:12]
    node _access_stage1_sram_valid_T_3 = mux(UInt<1>("h0"), UInt<1>("h0"), _access_stage1_sram_valid_T_2) @[inst_cache.scala 152:73]
    node access_stage1_sram_valid = mux(_access_stage1_sram_valid_T, UInt<1>("h1"), _access_stage1_sram_valid_T_3) @[inst_cache.scala 152:40]
    node _stage2_stall_T = eq(access_work_state, UInt<1>("h1")) @[inst_cache.scala 155:40]
    node _stage2_stall_T_1 = eq(access_work_state, UInt<3>("h4")) @[inst_cache.scala 155:79]
    node _stage2_stall_T_2 = or(_stage2_stall_T, _stage2_stall_T_1) @[inst_cache.scala 155:58]
    node _stage2_stall_T_3 = eq(io.inst_buffer_full, UInt<1>("h0")) @[inst_cache.scala 156:11]
    node _stage2_stall_T_4 = and(_stage2_stall_T_2, _stage2_stall_T_3) @[inst_cache.scala 155:101]
    stage2_stall <= _stage2_stall_T_4 @[inst_cache.scala 155:18]
    node _stage1_sram_valid_T = bits(stage1_stall, 0, 0) @[inst_cache.scala 159:43]
    node _stage1_sram_valid_T_1 = mux(_stage1_sram_valid_T, UInt<2>("h3"), access_stage1_sram_valid) @[inst_cache.scala 159:29]
    stage1_sram_valid <= _stage1_sram_valid_T_1 @[inst_cache.scala 159:23]
    icache_tag.io.op <= UInt<1>("h0") @[inst_cache.scala 162:25]
    icache_tag_1.io.op <= UInt<1>("h0") @[inst_cache.scala 163:25]
    icache_tag.io.addr <= stage1_sram_addr_reg @[inst_cache.scala 165:25]
    icache_tag_1.io.addr <= stage1_sram_addr_reg @[inst_cache.scala 166:25]
    node decoder_inst_data_opD = bits(io.port.rdata, 31, 26) @[inst_cache.scala 70:24]
    node decoder_inst_data_RtD = bits(io.port.rdata, 20, 16) @[inst_cache.scala 71:24]
    node decoder_inst_data_FunctD = bits(io.port.rdata, 5, 0) @[inst_cache.scala 72:27]
    node _decoder_inst_data_T = eq(UInt<5>("h1"), decoder_inst_data_RtD) @[Mux.scala 81:61]
    node _decoder_inst_data_T_1 = mux(_decoder_inst_data_T, UInt<3>("h4"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _decoder_inst_data_T_2 = eq(UInt<5>("h11"), decoder_inst_data_RtD) @[Mux.scala 81:61]
    node _decoder_inst_data_T_3 = mux(_decoder_inst_data_T_2, UInt<3>("h4"), _decoder_inst_data_T_1) @[Mux.scala 81:58]
    node _decoder_inst_data_T_4 = eq(UInt<5>("h0"), decoder_inst_data_RtD) @[Mux.scala 81:61]
    node _decoder_inst_data_T_5 = mux(_decoder_inst_data_T_4, UInt<6>("h20"), _decoder_inst_data_T_3) @[Mux.scala 81:58]
    node _decoder_inst_data_T_6 = eq(UInt<5>("h10"), decoder_inst_data_RtD) @[Mux.scala 81:61]
    node _decoder_inst_data_T_7 = mux(_decoder_inst_data_T_6, UInt<6>("h20"), _decoder_inst_data_T_5) @[Mux.scala 81:58]
    node _decoder_inst_data_T_8 = eq(UInt<6>("h4"), decoder_inst_data_opD) @[Mux.scala 81:61]
    node _decoder_inst_data_T_9 = mux(_decoder_inst_data_T_8, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _decoder_inst_data_T_10 = eq(UInt<6>("h5"), decoder_inst_data_opD) @[Mux.scala 81:61]
    node _decoder_inst_data_T_11 = mux(_decoder_inst_data_T_10, UInt<2>("h2"), _decoder_inst_data_T_9) @[Mux.scala 81:58]
    node _decoder_inst_data_T_12 = eq(UInt<6>("h7"), decoder_inst_data_opD) @[Mux.scala 81:61]
    node _decoder_inst_data_T_13 = mux(_decoder_inst_data_T_12, UInt<4>("h8"), _decoder_inst_data_T_11) @[Mux.scala 81:58]
    node _decoder_inst_data_T_14 = eq(UInt<6>("h6"), decoder_inst_data_opD) @[Mux.scala 81:61]
    node _decoder_inst_data_T_15 = mux(_decoder_inst_data_T_14, UInt<5>("h10"), _decoder_inst_data_T_13) @[Mux.scala 81:58]
    node _decoder_inst_data_T_16 = eq(UInt<6>("h1"), decoder_inst_data_opD) @[Mux.scala 81:61]
    node _decoder_inst_data_T_17 = mux(_decoder_inst_data_T_16, _decoder_inst_data_T_7, _decoder_inst_data_T_15) @[Mux.scala 81:58]
    node decoder_inst_data_opD_1 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 39:24]
    node decoder_inst_data_RtD_1 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 40:24]
    node decoder_inst_data_FunctD_1 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 41:27]
    node _decoder_inst_data_T_18 = eq(UInt<6>("h8"), decoder_inst_data_FunctD_1) @[Mux.scala 81:61]
    node _decoder_inst_data_T_19 = mux(_decoder_inst_data_T_18, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _decoder_inst_data_T_20 = eq(UInt<6>("h9"), decoder_inst_data_FunctD_1) @[Mux.scala 81:61]
    node _decoder_inst_data_T_21 = mux(_decoder_inst_data_T_20, UInt<1>("h1"), _decoder_inst_data_T_19) @[Mux.scala 81:58]
    node _decoder_inst_data_T_22 = eq(UInt<6>("h2"), decoder_inst_data_opD_1) @[Mux.scala 81:61]
    node _decoder_inst_data_T_23 = mux(_decoder_inst_data_T_22, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _decoder_inst_data_T_24 = eq(UInt<6>("h3"), decoder_inst_data_opD_1) @[Mux.scala 81:61]
    node _decoder_inst_data_T_25 = mux(_decoder_inst_data_T_24, UInt<1>("h1"), _decoder_inst_data_T_23) @[Mux.scala 81:58]
    node _decoder_inst_data_T_26 = eq(UInt<6>("h0"), decoder_inst_data_opD_1) @[Mux.scala 81:61]
    node _decoder_inst_data_T_27 = mux(_decoder_inst_data_T_26, _decoder_inst_data_T_21, _decoder_inst_data_T_25) @[Mux.scala 81:58]
    node decoder_inst_data_opD_2 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 53:24]
    node decoder_inst_data_RtD_2 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 54:24]
    node decoder_inst_data_FunctD_2 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 55:27]
    node _decoder_inst_data_T_28 = eq(UInt<5>("h1"), decoder_inst_data_RtD_2) @[Mux.scala 81:61]
    node _decoder_inst_data_T_29 = mux(_decoder_inst_data_T_28, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _decoder_inst_data_T_30 = eq(UInt<5>("h11"), decoder_inst_data_RtD_2) @[Mux.scala 81:61]
    node _decoder_inst_data_T_31 = mux(_decoder_inst_data_T_30, UInt<1>("h1"), _decoder_inst_data_T_29) @[Mux.scala 81:58]
    node _decoder_inst_data_T_32 = eq(UInt<5>("h0"), decoder_inst_data_RtD_2) @[Mux.scala 81:61]
    node _decoder_inst_data_T_33 = mux(_decoder_inst_data_T_32, UInt<1>("h1"), _decoder_inst_data_T_31) @[Mux.scala 81:58]
    node _decoder_inst_data_T_34 = eq(UInt<5>("h10"), decoder_inst_data_RtD_2) @[Mux.scala 81:61]
    node _decoder_inst_data_T_35 = mux(_decoder_inst_data_T_34, UInt<1>("h1"), _decoder_inst_data_T_33) @[Mux.scala 81:58]
    node _decoder_inst_data_T_36 = eq(UInt<6>("h4"), decoder_inst_data_opD_2) @[Mux.scala 81:61]
    node _decoder_inst_data_T_37 = mux(_decoder_inst_data_T_36, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _decoder_inst_data_T_38 = eq(UInt<6>("h5"), decoder_inst_data_opD_2) @[Mux.scala 81:61]
    node _decoder_inst_data_T_39 = mux(_decoder_inst_data_T_38, UInt<1>("h1"), _decoder_inst_data_T_37) @[Mux.scala 81:58]
    node _decoder_inst_data_T_40 = eq(UInt<6>("h7"), decoder_inst_data_opD_2) @[Mux.scala 81:61]
    node _decoder_inst_data_T_41 = mux(_decoder_inst_data_T_40, UInt<1>("h1"), _decoder_inst_data_T_39) @[Mux.scala 81:58]
    node _decoder_inst_data_T_42 = eq(UInt<6>("h6"), decoder_inst_data_opD_2) @[Mux.scala 81:61]
    node _decoder_inst_data_T_43 = mux(_decoder_inst_data_T_42, UInt<1>("h1"), _decoder_inst_data_T_41) @[Mux.scala 81:58]
    node _decoder_inst_data_T_44 = eq(UInt<6>("h1"), decoder_inst_data_opD_2) @[Mux.scala 81:61]
    node _decoder_inst_data_T_45 = mux(_decoder_inst_data_T_44, _decoder_inst_data_T_35, _decoder_inst_data_T_43) @[Mux.scala 81:58]
    node decoder_inst_data_lo = cat(_decoder_inst_data_T_45, io.port.rdata) @[Cat.scala 31:58]
    node decoder_inst_data_hi = cat(_decoder_inst_data_T_17, _decoder_inst_data_T_27) @[Cat.scala 31:58]
    node decoder_inst_data = cat(decoder_inst_data_hi, decoder_inst_data_lo) @[Cat.scala 31:58]
    icache_data_way0[0].addr <= stage1_sram_addr_reg @[inst_cache.scala 171:34]
    node icache_data_way0_0_wdata_opD = bits(io.port.rdata, 31, 26) @[inst_cache.scala 70:24]
    node icache_data_way0_0_wdata_RtD = bits(io.port.rdata, 20, 16) @[inst_cache.scala 71:24]
    node icache_data_way0_0_wdata_FunctD = bits(io.port.rdata, 5, 0) @[inst_cache.scala 72:27]
    node _icache_data_way0_0_wdata_T = eq(UInt<5>("h1"), icache_data_way0_0_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_0_wdata_T_1 = mux(_icache_data_way0_0_wdata_T, UInt<3>("h4"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_0_wdata_T_2 = eq(UInt<5>("h11"), icache_data_way0_0_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_0_wdata_T_3 = mux(_icache_data_way0_0_wdata_T_2, UInt<3>("h4"), _icache_data_way0_0_wdata_T_1) @[Mux.scala 81:58]
    node _icache_data_way0_0_wdata_T_4 = eq(UInt<5>("h0"), icache_data_way0_0_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_0_wdata_T_5 = mux(_icache_data_way0_0_wdata_T_4, UInt<6>("h20"), _icache_data_way0_0_wdata_T_3) @[Mux.scala 81:58]
    node _icache_data_way0_0_wdata_T_6 = eq(UInt<5>("h10"), icache_data_way0_0_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_0_wdata_T_7 = mux(_icache_data_way0_0_wdata_T_6, UInt<6>("h20"), _icache_data_way0_0_wdata_T_5) @[Mux.scala 81:58]
    node _icache_data_way0_0_wdata_T_8 = eq(UInt<6>("h4"), icache_data_way0_0_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_0_wdata_T_9 = mux(_icache_data_way0_0_wdata_T_8, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_0_wdata_T_10 = eq(UInt<6>("h5"), icache_data_way0_0_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_0_wdata_T_11 = mux(_icache_data_way0_0_wdata_T_10, UInt<2>("h2"), _icache_data_way0_0_wdata_T_9) @[Mux.scala 81:58]
    node _icache_data_way0_0_wdata_T_12 = eq(UInt<6>("h7"), icache_data_way0_0_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_0_wdata_T_13 = mux(_icache_data_way0_0_wdata_T_12, UInt<4>("h8"), _icache_data_way0_0_wdata_T_11) @[Mux.scala 81:58]
    node _icache_data_way0_0_wdata_T_14 = eq(UInt<6>("h6"), icache_data_way0_0_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_0_wdata_T_15 = mux(_icache_data_way0_0_wdata_T_14, UInt<5>("h10"), _icache_data_way0_0_wdata_T_13) @[Mux.scala 81:58]
    node _icache_data_way0_0_wdata_T_16 = eq(UInt<6>("h1"), icache_data_way0_0_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_0_wdata_T_17 = mux(_icache_data_way0_0_wdata_T_16, _icache_data_way0_0_wdata_T_7, _icache_data_way0_0_wdata_T_15) @[Mux.scala 81:58]
    node icache_data_way0_0_wdata_opD_1 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 39:24]
    node icache_data_way0_0_wdata_RtD_1 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 40:24]
    node icache_data_way0_0_wdata_FunctD_1 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 41:27]
    node _icache_data_way0_0_wdata_T_18 = eq(UInt<6>("h8"), icache_data_way0_0_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way0_0_wdata_T_19 = mux(_icache_data_way0_0_wdata_T_18, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_0_wdata_T_20 = eq(UInt<6>("h9"), icache_data_way0_0_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way0_0_wdata_T_21 = mux(_icache_data_way0_0_wdata_T_20, UInt<1>("h1"), _icache_data_way0_0_wdata_T_19) @[Mux.scala 81:58]
    node _icache_data_way0_0_wdata_T_22 = eq(UInt<6>("h2"), icache_data_way0_0_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way0_0_wdata_T_23 = mux(_icache_data_way0_0_wdata_T_22, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_0_wdata_T_24 = eq(UInt<6>("h3"), icache_data_way0_0_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way0_0_wdata_T_25 = mux(_icache_data_way0_0_wdata_T_24, UInt<1>("h1"), _icache_data_way0_0_wdata_T_23) @[Mux.scala 81:58]
    node _icache_data_way0_0_wdata_T_26 = eq(UInt<6>("h0"), icache_data_way0_0_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way0_0_wdata_T_27 = mux(_icache_data_way0_0_wdata_T_26, _icache_data_way0_0_wdata_T_21, _icache_data_way0_0_wdata_T_25) @[Mux.scala 81:58]
    node icache_data_way0_0_wdata_opD_2 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 53:24]
    node icache_data_way0_0_wdata_RtD_2 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 54:24]
    node icache_data_way0_0_wdata_FunctD_2 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 55:27]
    node _icache_data_way0_0_wdata_T_28 = eq(UInt<5>("h1"), icache_data_way0_0_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_0_wdata_T_29 = mux(_icache_data_way0_0_wdata_T_28, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_0_wdata_T_30 = eq(UInt<5>("h11"), icache_data_way0_0_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_0_wdata_T_31 = mux(_icache_data_way0_0_wdata_T_30, UInt<1>("h1"), _icache_data_way0_0_wdata_T_29) @[Mux.scala 81:58]
    node _icache_data_way0_0_wdata_T_32 = eq(UInt<5>("h0"), icache_data_way0_0_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_0_wdata_T_33 = mux(_icache_data_way0_0_wdata_T_32, UInt<1>("h1"), _icache_data_way0_0_wdata_T_31) @[Mux.scala 81:58]
    node _icache_data_way0_0_wdata_T_34 = eq(UInt<5>("h10"), icache_data_way0_0_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_0_wdata_T_35 = mux(_icache_data_way0_0_wdata_T_34, UInt<1>("h1"), _icache_data_way0_0_wdata_T_33) @[Mux.scala 81:58]
    node _icache_data_way0_0_wdata_T_36 = eq(UInt<6>("h4"), icache_data_way0_0_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_0_wdata_T_37 = mux(_icache_data_way0_0_wdata_T_36, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_0_wdata_T_38 = eq(UInt<6>("h5"), icache_data_way0_0_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_0_wdata_T_39 = mux(_icache_data_way0_0_wdata_T_38, UInt<1>("h1"), _icache_data_way0_0_wdata_T_37) @[Mux.scala 81:58]
    node _icache_data_way0_0_wdata_T_40 = eq(UInt<6>("h7"), icache_data_way0_0_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_0_wdata_T_41 = mux(_icache_data_way0_0_wdata_T_40, UInt<1>("h1"), _icache_data_way0_0_wdata_T_39) @[Mux.scala 81:58]
    node _icache_data_way0_0_wdata_T_42 = eq(UInt<6>("h6"), icache_data_way0_0_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_0_wdata_T_43 = mux(_icache_data_way0_0_wdata_T_42, UInt<1>("h1"), _icache_data_way0_0_wdata_T_41) @[Mux.scala 81:58]
    node _icache_data_way0_0_wdata_T_44 = eq(UInt<6>("h1"), icache_data_way0_0_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_0_wdata_T_45 = mux(_icache_data_way0_0_wdata_T_44, _icache_data_way0_0_wdata_T_35, _icache_data_way0_0_wdata_T_43) @[Mux.scala 81:58]
    node icache_data_way0_0_wdata_lo = cat(_icache_data_way0_0_wdata_T_45, io.port.rdata) @[Cat.scala 31:58]
    node icache_data_way0_0_wdata_hi = cat(_icache_data_way0_0_wdata_T_17, _icache_data_way0_0_wdata_T_27) @[Cat.scala 31:58]
    node _icache_data_way0_0_wdata_T_46 = cat(icache_data_way0_0_wdata_hi, icache_data_way0_0_wdata_lo) @[Cat.scala 31:58]
    icache_data_way0[0].wdata <= _icache_data_way0_0_wdata_T_46 @[inst_cache.scala 172:35]
    icache_data_way0[0].en <= UInt<1>("h1") @[inst_cache.scala 173:32]
    icache_data_way0[1].addr <= stage1_sram_addr_reg @[inst_cache.scala 171:34]
    node icache_data_way0_1_wdata_opD = bits(io.port.rdata, 31, 26) @[inst_cache.scala 70:24]
    node icache_data_way0_1_wdata_RtD = bits(io.port.rdata, 20, 16) @[inst_cache.scala 71:24]
    node icache_data_way0_1_wdata_FunctD = bits(io.port.rdata, 5, 0) @[inst_cache.scala 72:27]
    node _icache_data_way0_1_wdata_T = eq(UInt<5>("h1"), icache_data_way0_1_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_1_wdata_T_1 = mux(_icache_data_way0_1_wdata_T, UInt<3>("h4"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_1_wdata_T_2 = eq(UInt<5>("h11"), icache_data_way0_1_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_1_wdata_T_3 = mux(_icache_data_way0_1_wdata_T_2, UInt<3>("h4"), _icache_data_way0_1_wdata_T_1) @[Mux.scala 81:58]
    node _icache_data_way0_1_wdata_T_4 = eq(UInt<5>("h0"), icache_data_way0_1_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_1_wdata_T_5 = mux(_icache_data_way0_1_wdata_T_4, UInt<6>("h20"), _icache_data_way0_1_wdata_T_3) @[Mux.scala 81:58]
    node _icache_data_way0_1_wdata_T_6 = eq(UInt<5>("h10"), icache_data_way0_1_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_1_wdata_T_7 = mux(_icache_data_way0_1_wdata_T_6, UInt<6>("h20"), _icache_data_way0_1_wdata_T_5) @[Mux.scala 81:58]
    node _icache_data_way0_1_wdata_T_8 = eq(UInt<6>("h4"), icache_data_way0_1_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_1_wdata_T_9 = mux(_icache_data_way0_1_wdata_T_8, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_1_wdata_T_10 = eq(UInt<6>("h5"), icache_data_way0_1_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_1_wdata_T_11 = mux(_icache_data_way0_1_wdata_T_10, UInt<2>("h2"), _icache_data_way0_1_wdata_T_9) @[Mux.scala 81:58]
    node _icache_data_way0_1_wdata_T_12 = eq(UInt<6>("h7"), icache_data_way0_1_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_1_wdata_T_13 = mux(_icache_data_way0_1_wdata_T_12, UInt<4>("h8"), _icache_data_way0_1_wdata_T_11) @[Mux.scala 81:58]
    node _icache_data_way0_1_wdata_T_14 = eq(UInt<6>("h6"), icache_data_way0_1_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_1_wdata_T_15 = mux(_icache_data_way0_1_wdata_T_14, UInt<5>("h10"), _icache_data_way0_1_wdata_T_13) @[Mux.scala 81:58]
    node _icache_data_way0_1_wdata_T_16 = eq(UInt<6>("h1"), icache_data_way0_1_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_1_wdata_T_17 = mux(_icache_data_way0_1_wdata_T_16, _icache_data_way0_1_wdata_T_7, _icache_data_way0_1_wdata_T_15) @[Mux.scala 81:58]
    node icache_data_way0_1_wdata_opD_1 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 39:24]
    node icache_data_way0_1_wdata_RtD_1 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 40:24]
    node icache_data_way0_1_wdata_FunctD_1 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 41:27]
    node _icache_data_way0_1_wdata_T_18 = eq(UInt<6>("h8"), icache_data_way0_1_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way0_1_wdata_T_19 = mux(_icache_data_way0_1_wdata_T_18, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_1_wdata_T_20 = eq(UInt<6>("h9"), icache_data_way0_1_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way0_1_wdata_T_21 = mux(_icache_data_way0_1_wdata_T_20, UInt<1>("h1"), _icache_data_way0_1_wdata_T_19) @[Mux.scala 81:58]
    node _icache_data_way0_1_wdata_T_22 = eq(UInt<6>("h2"), icache_data_way0_1_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way0_1_wdata_T_23 = mux(_icache_data_way0_1_wdata_T_22, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_1_wdata_T_24 = eq(UInt<6>("h3"), icache_data_way0_1_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way0_1_wdata_T_25 = mux(_icache_data_way0_1_wdata_T_24, UInt<1>("h1"), _icache_data_way0_1_wdata_T_23) @[Mux.scala 81:58]
    node _icache_data_way0_1_wdata_T_26 = eq(UInt<6>("h0"), icache_data_way0_1_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way0_1_wdata_T_27 = mux(_icache_data_way0_1_wdata_T_26, _icache_data_way0_1_wdata_T_21, _icache_data_way0_1_wdata_T_25) @[Mux.scala 81:58]
    node icache_data_way0_1_wdata_opD_2 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 53:24]
    node icache_data_way0_1_wdata_RtD_2 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 54:24]
    node icache_data_way0_1_wdata_FunctD_2 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 55:27]
    node _icache_data_way0_1_wdata_T_28 = eq(UInt<5>("h1"), icache_data_way0_1_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_1_wdata_T_29 = mux(_icache_data_way0_1_wdata_T_28, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_1_wdata_T_30 = eq(UInt<5>("h11"), icache_data_way0_1_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_1_wdata_T_31 = mux(_icache_data_way0_1_wdata_T_30, UInt<1>("h1"), _icache_data_way0_1_wdata_T_29) @[Mux.scala 81:58]
    node _icache_data_way0_1_wdata_T_32 = eq(UInt<5>("h0"), icache_data_way0_1_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_1_wdata_T_33 = mux(_icache_data_way0_1_wdata_T_32, UInt<1>("h1"), _icache_data_way0_1_wdata_T_31) @[Mux.scala 81:58]
    node _icache_data_way0_1_wdata_T_34 = eq(UInt<5>("h10"), icache_data_way0_1_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_1_wdata_T_35 = mux(_icache_data_way0_1_wdata_T_34, UInt<1>("h1"), _icache_data_way0_1_wdata_T_33) @[Mux.scala 81:58]
    node _icache_data_way0_1_wdata_T_36 = eq(UInt<6>("h4"), icache_data_way0_1_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_1_wdata_T_37 = mux(_icache_data_way0_1_wdata_T_36, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_1_wdata_T_38 = eq(UInt<6>("h5"), icache_data_way0_1_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_1_wdata_T_39 = mux(_icache_data_way0_1_wdata_T_38, UInt<1>("h1"), _icache_data_way0_1_wdata_T_37) @[Mux.scala 81:58]
    node _icache_data_way0_1_wdata_T_40 = eq(UInt<6>("h7"), icache_data_way0_1_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_1_wdata_T_41 = mux(_icache_data_way0_1_wdata_T_40, UInt<1>("h1"), _icache_data_way0_1_wdata_T_39) @[Mux.scala 81:58]
    node _icache_data_way0_1_wdata_T_42 = eq(UInt<6>("h6"), icache_data_way0_1_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_1_wdata_T_43 = mux(_icache_data_way0_1_wdata_T_42, UInt<1>("h1"), _icache_data_way0_1_wdata_T_41) @[Mux.scala 81:58]
    node _icache_data_way0_1_wdata_T_44 = eq(UInt<6>("h1"), icache_data_way0_1_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_1_wdata_T_45 = mux(_icache_data_way0_1_wdata_T_44, _icache_data_way0_1_wdata_T_35, _icache_data_way0_1_wdata_T_43) @[Mux.scala 81:58]
    node icache_data_way0_1_wdata_lo = cat(_icache_data_way0_1_wdata_T_45, io.port.rdata) @[Cat.scala 31:58]
    node icache_data_way0_1_wdata_hi = cat(_icache_data_way0_1_wdata_T_17, _icache_data_way0_1_wdata_T_27) @[Cat.scala 31:58]
    node _icache_data_way0_1_wdata_T_46 = cat(icache_data_way0_1_wdata_hi, icache_data_way0_1_wdata_lo) @[Cat.scala 31:58]
    icache_data_way0[1].wdata <= _icache_data_way0_1_wdata_T_46 @[inst_cache.scala 172:35]
    icache_data_way0[1].en <= UInt<1>("h1") @[inst_cache.scala 173:32]
    icache_data_way0[2].addr <= stage1_sram_addr_reg @[inst_cache.scala 171:34]
    node icache_data_way0_2_wdata_opD = bits(io.port.rdata, 31, 26) @[inst_cache.scala 70:24]
    node icache_data_way0_2_wdata_RtD = bits(io.port.rdata, 20, 16) @[inst_cache.scala 71:24]
    node icache_data_way0_2_wdata_FunctD = bits(io.port.rdata, 5, 0) @[inst_cache.scala 72:27]
    node _icache_data_way0_2_wdata_T = eq(UInt<5>("h1"), icache_data_way0_2_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_2_wdata_T_1 = mux(_icache_data_way0_2_wdata_T, UInt<3>("h4"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_2_wdata_T_2 = eq(UInt<5>("h11"), icache_data_way0_2_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_2_wdata_T_3 = mux(_icache_data_way0_2_wdata_T_2, UInt<3>("h4"), _icache_data_way0_2_wdata_T_1) @[Mux.scala 81:58]
    node _icache_data_way0_2_wdata_T_4 = eq(UInt<5>("h0"), icache_data_way0_2_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_2_wdata_T_5 = mux(_icache_data_way0_2_wdata_T_4, UInt<6>("h20"), _icache_data_way0_2_wdata_T_3) @[Mux.scala 81:58]
    node _icache_data_way0_2_wdata_T_6 = eq(UInt<5>("h10"), icache_data_way0_2_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_2_wdata_T_7 = mux(_icache_data_way0_2_wdata_T_6, UInt<6>("h20"), _icache_data_way0_2_wdata_T_5) @[Mux.scala 81:58]
    node _icache_data_way0_2_wdata_T_8 = eq(UInt<6>("h4"), icache_data_way0_2_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_2_wdata_T_9 = mux(_icache_data_way0_2_wdata_T_8, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_2_wdata_T_10 = eq(UInt<6>("h5"), icache_data_way0_2_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_2_wdata_T_11 = mux(_icache_data_way0_2_wdata_T_10, UInt<2>("h2"), _icache_data_way0_2_wdata_T_9) @[Mux.scala 81:58]
    node _icache_data_way0_2_wdata_T_12 = eq(UInt<6>("h7"), icache_data_way0_2_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_2_wdata_T_13 = mux(_icache_data_way0_2_wdata_T_12, UInt<4>("h8"), _icache_data_way0_2_wdata_T_11) @[Mux.scala 81:58]
    node _icache_data_way0_2_wdata_T_14 = eq(UInt<6>("h6"), icache_data_way0_2_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_2_wdata_T_15 = mux(_icache_data_way0_2_wdata_T_14, UInt<5>("h10"), _icache_data_way0_2_wdata_T_13) @[Mux.scala 81:58]
    node _icache_data_way0_2_wdata_T_16 = eq(UInt<6>("h1"), icache_data_way0_2_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_2_wdata_T_17 = mux(_icache_data_way0_2_wdata_T_16, _icache_data_way0_2_wdata_T_7, _icache_data_way0_2_wdata_T_15) @[Mux.scala 81:58]
    node icache_data_way0_2_wdata_opD_1 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 39:24]
    node icache_data_way0_2_wdata_RtD_1 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 40:24]
    node icache_data_way0_2_wdata_FunctD_1 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 41:27]
    node _icache_data_way0_2_wdata_T_18 = eq(UInt<6>("h8"), icache_data_way0_2_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way0_2_wdata_T_19 = mux(_icache_data_way0_2_wdata_T_18, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_2_wdata_T_20 = eq(UInt<6>("h9"), icache_data_way0_2_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way0_2_wdata_T_21 = mux(_icache_data_way0_2_wdata_T_20, UInt<1>("h1"), _icache_data_way0_2_wdata_T_19) @[Mux.scala 81:58]
    node _icache_data_way0_2_wdata_T_22 = eq(UInt<6>("h2"), icache_data_way0_2_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way0_2_wdata_T_23 = mux(_icache_data_way0_2_wdata_T_22, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_2_wdata_T_24 = eq(UInt<6>("h3"), icache_data_way0_2_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way0_2_wdata_T_25 = mux(_icache_data_way0_2_wdata_T_24, UInt<1>("h1"), _icache_data_way0_2_wdata_T_23) @[Mux.scala 81:58]
    node _icache_data_way0_2_wdata_T_26 = eq(UInt<6>("h0"), icache_data_way0_2_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way0_2_wdata_T_27 = mux(_icache_data_way0_2_wdata_T_26, _icache_data_way0_2_wdata_T_21, _icache_data_way0_2_wdata_T_25) @[Mux.scala 81:58]
    node icache_data_way0_2_wdata_opD_2 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 53:24]
    node icache_data_way0_2_wdata_RtD_2 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 54:24]
    node icache_data_way0_2_wdata_FunctD_2 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 55:27]
    node _icache_data_way0_2_wdata_T_28 = eq(UInt<5>("h1"), icache_data_way0_2_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_2_wdata_T_29 = mux(_icache_data_way0_2_wdata_T_28, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_2_wdata_T_30 = eq(UInt<5>("h11"), icache_data_way0_2_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_2_wdata_T_31 = mux(_icache_data_way0_2_wdata_T_30, UInt<1>("h1"), _icache_data_way0_2_wdata_T_29) @[Mux.scala 81:58]
    node _icache_data_way0_2_wdata_T_32 = eq(UInt<5>("h0"), icache_data_way0_2_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_2_wdata_T_33 = mux(_icache_data_way0_2_wdata_T_32, UInt<1>("h1"), _icache_data_way0_2_wdata_T_31) @[Mux.scala 81:58]
    node _icache_data_way0_2_wdata_T_34 = eq(UInt<5>("h10"), icache_data_way0_2_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_2_wdata_T_35 = mux(_icache_data_way0_2_wdata_T_34, UInt<1>("h1"), _icache_data_way0_2_wdata_T_33) @[Mux.scala 81:58]
    node _icache_data_way0_2_wdata_T_36 = eq(UInt<6>("h4"), icache_data_way0_2_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_2_wdata_T_37 = mux(_icache_data_way0_2_wdata_T_36, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_2_wdata_T_38 = eq(UInt<6>("h5"), icache_data_way0_2_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_2_wdata_T_39 = mux(_icache_data_way0_2_wdata_T_38, UInt<1>("h1"), _icache_data_way0_2_wdata_T_37) @[Mux.scala 81:58]
    node _icache_data_way0_2_wdata_T_40 = eq(UInt<6>("h7"), icache_data_way0_2_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_2_wdata_T_41 = mux(_icache_data_way0_2_wdata_T_40, UInt<1>("h1"), _icache_data_way0_2_wdata_T_39) @[Mux.scala 81:58]
    node _icache_data_way0_2_wdata_T_42 = eq(UInt<6>("h6"), icache_data_way0_2_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_2_wdata_T_43 = mux(_icache_data_way0_2_wdata_T_42, UInt<1>("h1"), _icache_data_way0_2_wdata_T_41) @[Mux.scala 81:58]
    node _icache_data_way0_2_wdata_T_44 = eq(UInt<6>("h1"), icache_data_way0_2_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_2_wdata_T_45 = mux(_icache_data_way0_2_wdata_T_44, _icache_data_way0_2_wdata_T_35, _icache_data_way0_2_wdata_T_43) @[Mux.scala 81:58]
    node icache_data_way0_2_wdata_lo = cat(_icache_data_way0_2_wdata_T_45, io.port.rdata) @[Cat.scala 31:58]
    node icache_data_way0_2_wdata_hi = cat(_icache_data_way0_2_wdata_T_17, _icache_data_way0_2_wdata_T_27) @[Cat.scala 31:58]
    node _icache_data_way0_2_wdata_T_46 = cat(icache_data_way0_2_wdata_hi, icache_data_way0_2_wdata_lo) @[Cat.scala 31:58]
    icache_data_way0[2].wdata <= _icache_data_way0_2_wdata_T_46 @[inst_cache.scala 172:35]
    icache_data_way0[2].en <= UInt<1>("h1") @[inst_cache.scala 173:32]
    icache_data_way0[3].addr <= stage1_sram_addr_reg @[inst_cache.scala 171:34]
    node icache_data_way0_3_wdata_opD = bits(io.port.rdata, 31, 26) @[inst_cache.scala 70:24]
    node icache_data_way0_3_wdata_RtD = bits(io.port.rdata, 20, 16) @[inst_cache.scala 71:24]
    node icache_data_way0_3_wdata_FunctD = bits(io.port.rdata, 5, 0) @[inst_cache.scala 72:27]
    node _icache_data_way0_3_wdata_T = eq(UInt<5>("h1"), icache_data_way0_3_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_3_wdata_T_1 = mux(_icache_data_way0_3_wdata_T, UInt<3>("h4"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_3_wdata_T_2 = eq(UInt<5>("h11"), icache_data_way0_3_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_3_wdata_T_3 = mux(_icache_data_way0_3_wdata_T_2, UInt<3>("h4"), _icache_data_way0_3_wdata_T_1) @[Mux.scala 81:58]
    node _icache_data_way0_3_wdata_T_4 = eq(UInt<5>("h0"), icache_data_way0_3_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_3_wdata_T_5 = mux(_icache_data_way0_3_wdata_T_4, UInt<6>("h20"), _icache_data_way0_3_wdata_T_3) @[Mux.scala 81:58]
    node _icache_data_way0_3_wdata_T_6 = eq(UInt<5>("h10"), icache_data_way0_3_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_3_wdata_T_7 = mux(_icache_data_way0_3_wdata_T_6, UInt<6>("h20"), _icache_data_way0_3_wdata_T_5) @[Mux.scala 81:58]
    node _icache_data_way0_3_wdata_T_8 = eq(UInt<6>("h4"), icache_data_way0_3_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_3_wdata_T_9 = mux(_icache_data_way0_3_wdata_T_8, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_3_wdata_T_10 = eq(UInt<6>("h5"), icache_data_way0_3_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_3_wdata_T_11 = mux(_icache_data_way0_3_wdata_T_10, UInt<2>("h2"), _icache_data_way0_3_wdata_T_9) @[Mux.scala 81:58]
    node _icache_data_way0_3_wdata_T_12 = eq(UInt<6>("h7"), icache_data_way0_3_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_3_wdata_T_13 = mux(_icache_data_way0_3_wdata_T_12, UInt<4>("h8"), _icache_data_way0_3_wdata_T_11) @[Mux.scala 81:58]
    node _icache_data_way0_3_wdata_T_14 = eq(UInt<6>("h6"), icache_data_way0_3_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_3_wdata_T_15 = mux(_icache_data_way0_3_wdata_T_14, UInt<5>("h10"), _icache_data_way0_3_wdata_T_13) @[Mux.scala 81:58]
    node _icache_data_way0_3_wdata_T_16 = eq(UInt<6>("h1"), icache_data_way0_3_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_3_wdata_T_17 = mux(_icache_data_way0_3_wdata_T_16, _icache_data_way0_3_wdata_T_7, _icache_data_way0_3_wdata_T_15) @[Mux.scala 81:58]
    node icache_data_way0_3_wdata_opD_1 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 39:24]
    node icache_data_way0_3_wdata_RtD_1 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 40:24]
    node icache_data_way0_3_wdata_FunctD_1 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 41:27]
    node _icache_data_way0_3_wdata_T_18 = eq(UInt<6>("h8"), icache_data_way0_3_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way0_3_wdata_T_19 = mux(_icache_data_way0_3_wdata_T_18, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_3_wdata_T_20 = eq(UInt<6>("h9"), icache_data_way0_3_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way0_3_wdata_T_21 = mux(_icache_data_way0_3_wdata_T_20, UInt<1>("h1"), _icache_data_way0_3_wdata_T_19) @[Mux.scala 81:58]
    node _icache_data_way0_3_wdata_T_22 = eq(UInt<6>("h2"), icache_data_way0_3_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way0_3_wdata_T_23 = mux(_icache_data_way0_3_wdata_T_22, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_3_wdata_T_24 = eq(UInt<6>("h3"), icache_data_way0_3_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way0_3_wdata_T_25 = mux(_icache_data_way0_3_wdata_T_24, UInt<1>("h1"), _icache_data_way0_3_wdata_T_23) @[Mux.scala 81:58]
    node _icache_data_way0_3_wdata_T_26 = eq(UInt<6>("h0"), icache_data_way0_3_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way0_3_wdata_T_27 = mux(_icache_data_way0_3_wdata_T_26, _icache_data_way0_3_wdata_T_21, _icache_data_way0_3_wdata_T_25) @[Mux.scala 81:58]
    node icache_data_way0_3_wdata_opD_2 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 53:24]
    node icache_data_way0_3_wdata_RtD_2 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 54:24]
    node icache_data_way0_3_wdata_FunctD_2 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 55:27]
    node _icache_data_way0_3_wdata_T_28 = eq(UInt<5>("h1"), icache_data_way0_3_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_3_wdata_T_29 = mux(_icache_data_way0_3_wdata_T_28, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_3_wdata_T_30 = eq(UInt<5>("h11"), icache_data_way0_3_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_3_wdata_T_31 = mux(_icache_data_way0_3_wdata_T_30, UInt<1>("h1"), _icache_data_way0_3_wdata_T_29) @[Mux.scala 81:58]
    node _icache_data_way0_3_wdata_T_32 = eq(UInt<5>("h0"), icache_data_way0_3_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_3_wdata_T_33 = mux(_icache_data_way0_3_wdata_T_32, UInt<1>("h1"), _icache_data_way0_3_wdata_T_31) @[Mux.scala 81:58]
    node _icache_data_way0_3_wdata_T_34 = eq(UInt<5>("h10"), icache_data_way0_3_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_3_wdata_T_35 = mux(_icache_data_way0_3_wdata_T_34, UInt<1>("h1"), _icache_data_way0_3_wdata_T_33) @[Mux.scala 81:58]
    node _icache_data_way0_3_wdata_T_36 = eq(UInt<6>("h4"), icache_data_way0_3_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_3_wdata_T_37 = mux(_icache_data_way0_3_wdata_T_36, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_3_wdata_T_38 = eq(UInt<6>("h5"), icache_data_way0_3_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_3_wdata_T_39 = mux(_icache_data_way0_3_wdata_T_38, UInt<1>("h1"), _icache_data_way0_3_wdata_T_37) @[Mux.scala 81:58]
    node _icache_data_way0_3_wdata_T_40 = eq(UInt<6>("h7"), icache_data_way0_3_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_3_wdata_T_41 = mux(_icache_data_way0_3_wdata_T_40, UInt<1>("h1"), _icache_data_way0_3_wdata_T_39) @[Mux.scala 81:58]
    node _icache_data_way0_3_wdata_T_42 = eq(UInt<6>("h6"), icache_data_way0_3_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_3_wdata_T_43 = mux(_icache_data_way0_3_wdata_T_42, UInt<1>("h1"), _icache_data_way0_3_wdata_T_41) @[Mux.scala 81:58]
    node _icache_data_way0_3_wdata_T_44 = eq(UInt<6>("h1"), icache_data_way0_3_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_3_wdata_T_45 = mux(_icache_data_way0_3_wdata_T_44, _icache_data_way0_3_wdata_T_35, _icache_data_way0_3_wdata_T_43) @[Mux.scala 81:58]
    node icache_data_way0_3_wdata_lo = cat(_icache_data_way0_3_wdata_T_45, io.port.rdata) @[Cat.scala 31:58]
    node icache_data_way0_3_wdata_hi = cat(_icache_data_way0_3_wdata_T_17, _icache_data_way0_3_wdata_T_27) @[Cat.scala 31:58]
    node _icache_data_way0_3_wdata_T_46 = cat(icache_data_way0_3_wdata_hi, icache_data_way0_3_wdata_lo) @[Cat.scala 31:58]
    icache_data_way0[3].wdata <= _icache_data_way0_3_wdata_T_46 @[inst_cache.scala 172:35]
    icache_data_way0[3].en <= UInt<1>("h1") @[inst_cache.scala 173:32]
    icache_data_way0[4].addr <= stage1_sram_addr_reg @[inst_cache.scala 171:34]
    node icache_data_way0_4_wdata_opD = bits(io.port.rdata, 31, 26) @[inst_cache.scala 70:24]
    node icache_data_way0_4_wdata_RtD = bits(io.port.rdata, 20, 16) @[inst_cache.scala 71:24]
    node icache_data_way0_4_wdata_FunctD = bits(io.port.rdata, 5, 0) @[inst_cache.scala 72:27]
    node _icache_data_way0_4_wdata_T = eq(UInt<5>("h1"), icache_data_way0_4_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_4_wdata_T_1 = mux(_icache_data_way0_4_wdata_T, UInt<3>("h4"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_4_wdata_T_2 = eq(UInt<5>("h11"), icache_data_way0_4_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_4_wdata_T_3 = mux(_icache_data_way0_4_wdata_T_2, UInt<3>("h4"), _icache_data_way0_4_wdata_T_1) @[Mux.scala 81:58]
    node _icache_data_way0_4_wdata_T_4 = eq(UInt<5>("h0"), icache_data_way0_4_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_4_wdata_T_5 = mux(_icache_data_way0_4_wdata_T_4, UInt<6>("h20"), _icache_data_way0_4_wdata_T_3) @[Mux.scala 81:58]
    node _icache_data_way0_4_wdata_T_6 = eq(UInt<5>("h10"), icache_data_way0_4_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_4_wdata_T_7 = mux(_icache_data_way0_4_wdata_T_6, UInt<6>("h20"), _icache_data_way0_4_wdata_T_5) @[Mux.scala 81:58]
    node _icache_data_way0_4_wdata_T_8 = eq(UInt<6>("h4"), icache_data_way0_4_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_4_wdata_T_9 = mux(_icache_data_way0_4_wdata_T_8, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_4_wdata_T_10 = eq(UInt<6>("h5"), icache_data_way0_4_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_4_wdata_T_11 = mux(_icache_data_way0_4_wdata_T_10, UInt<2>("h2"), _icache_data_way0_4_wdata_T_9) @[Mux.scala 81:58]
    node _icache_data_way0_4_wdata_T_12 = eq(UInt<6>("h7"), icache_data_way0_4_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_4_wdata_T_13 = mux(_icache_data_way0_4_wdata_T_12, UInt<4>("h8"), _icache_data_way0_4_wdata_T_11) @[Mux.scala 81:58]
    node _icache_data_way0_4_wdata_T_14 = eq(UInt<6>("h6"), icache_data_way0_4_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_4_wdata_T_15 = mux(_icache_data_way0_4_wdata_T_14, UInt<5>("h10"), _icache_data_way0_4_wdata_T_13) @[Mux.scala 81:58]
    node _icache_data_way0_4_wdata_T_16 = eq(UInt<6>("h1"), icache_data_way0_4_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_4_wdata_T_17 = mux(_icache_data_way0_4_wdata_T_16, _icache_data_way0_4_wdata_T_7, _icache_data_way0_4_wdata_T_15) @[Mux.scala 81:58]
    node icache_data_way0_4_wdata_opD_1 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 39:24]
    node icache_data_way0_4_wdata_RtD_1 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 40:24]
    node icache_data_way0_4_wdata_FunctD_1 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 41:27]
    node _icache_data_way0_4_wdata_T_18 = eq(UInt<6>("h8"), icache_data_way0_4_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way0_4_wdata_T_19 = mux(_icache_data_way0_4_wdata_T_18, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_4_wdata_T_20 = eq(UInt<6>("h9"), icache_data_way0_4_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way0_4_wdata_T_21 = mux(_icache_data_way0_4_wdata_T_20, UInt<1>("h1"), _icache_data_way0_4_wdata_T_19) @[Mux.scala 81:58]
    node _icache_data_way0_4_wdata_T_22 = eq(UInt<6>("h2"), icache_data_way0_4_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way0_4_wdata_T_23 = mux(_icache_data_way0_4_wdata_T_22, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_4_wdata_T_24 = eq(UInt<6>("h3"), icache_data_way0_4_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way0_4_wdata_T_25 = mux(_icache_data_way0_4_wdata_T_24, UInt<1>("h1"), _icache_data_way0_4_wdata_T_23) @[Mux.scala 81:58]
    node _icache_data_way0_4_wdata_T_26 = eq(UInt<6>("h0"), icache_data_way0_4_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way0_4_wdata_T_27 = mux(_icache_data_way0_4_wdata_T_26, _icache_data_way0_4_wdata_T_21, _icache_data_way0_4_wdata_T_25) @[Mux.scala 81:58]
    node icache_data_way0_4_wdata_opD_2 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 53:24]
    node icache_data_way0_4_wdata_RtD_2 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 54:24]
    node icache_data_way0_4_wdata_FunctD_2 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 55:27]
    node _icache_data_way0_4_wdata_T_28 = eq(UInt<5>("h1"), icache_data_way0_4_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_4_wdata_T_29 = mux(_icache_data_way0_4_wdata_T_28, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_4_wdata_T_30 = eq(UInt<5>("h11"), icache_data_way0_4_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_4_wdata_T_31 = mux(_icache_data_way0_4_wdata_T_30, UInt<1>("h1"), _icache_data_way0_4_wdata_T_29) @[Mux.scala 81:58]
    node _icache_data_way0_4_wdata_T_32 = eq(UInt<5>("h0"), icache_data_way0_4_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_4_wdata_T_33 = mux(_icache_data_way0_4_wdata_T_32, UInt<1>("h1"), _icache_data_way0_4_wdata_T_31) @[Mux.scala 81:58]
    node _icache_data_way0_4_wdata_T_34 = eq(UInt<5>("h10"), icache_data_way0_4_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_4_wdata_T_35 = mux(_icache_data_way0_4_wdata_T_34, UInt<1>("h1"), _icache_data_way0_4_wdata_T_33) @[Mux.scala 81:58]
    node _icache_data_way0_4_wdata_T_36 = eq(UInt<6>("h4"), icache_data_way0_4_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_4_wdata_T_37 = mux(_icache_data_way0_4_wdata_T_36, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_4_wdata_T_38 = eq(UInt<6>("h5"), icache_data_way0_4_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_4_wdata_T_39 = mux(_icache_data_way0_4_wdata_T_38, UInt<1>("h1"), _icache_data_way0_4_wdata_T_37) @[Mux.scala 81:58]
    node _icache_data_way0_4_wdata_T_40 = eq(UInt<6>("h7"), icache_data_way0_4_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_4_wdata_T_41 = mux(_icache_data_way0_4_wdata_T_40, UInt<1>("h1"), _icache_data_way0_4_wdata_T_39) @[Mux.scala 81:58]
    node _icache_data_way0_4_wdata_T_42 = eq(UInt<6>("h6"), icache_data_way0_4_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_4_wdata_T_43 = mux(_icache_data_way0_4_wdata_T_42, UInt<1>("h1"), _icache_data_way0_4_wdata_T_41) @[Mux.scala 81:58]
    node _icache_data_way0_4_wdata_T_44 = eq(UInt<6>("h1"), icache_data_way0_4_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_4_wdata_T_45 = mux(_icache_data_way0_4_wdata_T_44, _icache_data_way0_4_wdata_T_35, _icache_data_way0_4_wdata_T_43) @[Mux.scala 81:58]
    node icache_data_way0_4_wdata_lo = cat(_icache_data_way0_4_wdata_T_45, io.port.rdata) @[Cat.scala 31:58]
    node icache_data_way0_4_wdata_hi = cat(_icache_data_way0_4_wdata_T_17, _icache_data_way0_4_wdata_T_27) @[Cat.scala 31:58]
    node _icache_data_way0_4_wdata_T_46 = cat(icache_data_way0_4_wdata_hi, icache_data_way0_4_wdata_lo) @[Cat.scala 31:58]
    icache_data_way0[4].wdata <= _icache_data_way0_4_wdata_T_46 @[inst_cache.scala 172:35]
    icache_data_way0[4].en <= UInt<1>("h1") @[inst_cache.scala 173:32]
    icache_data_way0[5].addr <= stage1_sram_addr_reg @[inst_cache.scala 171:34]
    node icache_data_way0_5_wdata_opD = bits(io.port.rdata, 31, 26) @[inst_cache.scala 70:24]
    node icache_data_way0_5_wdata_RtD = bits(io.port.rdata, 20, 16) @[inst_cache.scala 71:24]
    node icache_data_way0_5_wdata_FunctD = bits(io.port.rdata, 5, 0) @[inst_cache.scala 72:27]
    node _icache_data_way0_5_wdata_T = eq(UInt<5>("h1"), icache_data_way0_5_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_5_wdata_T_1 = mux(_icache_data_way0_5_wdata_T, UInt<3>("h4"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_5_wdata_T_2 = eq(UInt<5>("h11"), icache_data_way0_5_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_5_wdata_T_3 = mux(_icache_data_way0_5_wdata_T_2, UInt<3>("h4"), _icache_data_way0_5_wdata_T_1) @[Mux.scala 81:58]
    node _icache_data_way0_5_wdata_T_4 = eq(UInt<5>("h0"), icache_data_way0_5_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_5_wdata_T_5 = mux(_icache_data_way0_5_wdata_T_4, UInt<6>("h20"), _icache_data_way0_5_wdata_T_3) @[Mux.scala 81:58]
    node _icache_data_way0_5_wdata_T_6 = eq(UInt<5>("h10"), icache_data_way0_5_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_5_wdata_T_7 = mux(_icache_data_way0_5_wdata_T_6, UInt<6>("h20"), _icache_data_way0_5_wdata_T_5) @[Mux.scala 81:58]
    node _icache_data_way0_5_wdata_T_8 = eq(UInt<6>("h4"), icache_data_way0_5_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_5_wdata_T_9 = mux(_icache_data_way0_5_wdata_T_8, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_5_wdata_T_10 = eq(UInt<6>("h5"), icache_data_way0_5_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_5_wdata_T_11 = mux(_icache_data_way0_5_wdata_T_10, UInt<2>("h2"), _icache_data_way0_5_wdata_T_9) @[Mux.scala 81:58]
    node _icache_data_way0_5_wdata_T_12 = eq(UInt<6>("h7"), icache_data_way0_5_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_5_wdata_T_13 = mux(_icache_data_way0_5_wdata_T_12, UInt<4>("h8"), _icache_data_way0_5_wdata_T_11) @[Mux.scala 81:58]
    node _icache_data_way0_5_wdata_T_14 = eq(UInt<6>("h6"), icache_data_way0_5_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_5_wdata_T_15 = mux(_icache_data_way0_5_wdata_T_14, UInt<5>("h10"), _icache_data_way0_5_wdata_T_13) @[Mux.scala 81:58]
    node _icache_data_way0_5_wdata_T_16 = eq(UInt<6>("h1"), icache_data_way0_5_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_5_wdata_T_17 = mux(_icache_data_way0_5_wdata_T_16, _icache_data_way0_5_wdata_T_7, _icache_data_way0_5_wdata_T_15) @[Mux.scala 81:58]
    node icache_data_way0_5_wdata_opD_1 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 39:24]
    node icache_data_way0_5_wdata_RtD_1 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 40:24]
    node icache_data_way0_5_wdata_FunctD_1 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 41:27]
    node _icache_data_way0_5_wdata_T_18 = eq(UInt<6>("h8"), icache_data_way0_5_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way0_5_wdata_T_19 = mux(_icache_data_way0_5_wdata_T_18, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_5_wdata_T_20 = eq(UInt<6>("h9"), icache_data_way0_5_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way0_5_wdata_T_21 = mux(_icache_data_way0_5_wdata_T_20, UInt<1>("h1"), _icache_data_way0_5_wdata_T_19) @[Mux.scala 81:58]
    node _icache_data_way0_5_wdata_T_22 = eq(UInt<6>("h2"), icache_data_way0_5_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way0_5_wdata_T_23 = mux(_icache_data_way0_5_wdata_T_22, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_5_wdata_T_24 = eq(UInt<6>("h3"), icache_data_way0_5_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way0_5_wdata_T_25 = mux(_icache_data_way0_5_wdata_T_24, UInt<1>("h1"), _icache_data_way0_5_wdata_T_23) @[Mux.scala 81:58]
    node _icache_data_way0_5_wdata_T_26 = eq(UInt<6>("h0"), icache_data_way0_5_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way0_5_wdata_T_27 = mux(_icache_data_way0_5_wdata_T_26, _icache_data_way0_5_wdata_T_21, _icache_data_way0_5_wdata_T_25) @[Mux.scala 81:58]
    node icache_data_way0_5_wdata_opD_2 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 53:24]
    node icache_data_way0_5_wdata_RtD_2 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 54:24]
    node icache_data_way0_5_wdata_FunctD_2 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 55:27]
    node _icache_data_way0_5_wdata_T_28 = eq(UInt<5>("h1"), icache_data_way0_5_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_5_wdata_T_29 = mux(_icache_data_way0_5_wdata_T_28, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_5_wdata_T_30 = eq(UInt<5>("h11"), icache_data_way0_5_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_5_wdata_T_31 = mux(_icache_data_way0_5_wdata_T_30, UInt<1>("h1"), _icache_data_way0_5_wdata_T_29) @[Mux.scala 81:58]
    node _icache_data_way0_5_wdata_T_32 = eq(UInt<5>("h0"), icache_data_way0_5_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_5_wdata_T_33 = mux(_icache_data_way0_5_wdata_T_32, UInt<1>("h1"), _icache_data_way0_5_wdata_T_31) @[Mux.scala 81:58]
    node _icache_data_way0_5_wdata_T_34 = eq(UInt<5>("h10"), icache_data_way0_5_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_5_wdata_T_35 = mux(_icache_data_way0_5_wdata_T_34, UInt<1>("h1"), _icache_data_way0_5_wdata_T_33) @[Mux.scala 81:58]
    node _icache_data_way0_5_wdata_T_36 = eq(UInt<6>("h4"), icache_data_way0_5_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_5_wdata_T_37 = mux(_icache_data_way0_5_wdata_T_36, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_5_wdata_T_38 = eq(UInt<6>("h5"), icache_data_way0_5_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_5_wdata_T_39 = mux(_icache_data_way0_5_wdata_T_38, UInt<1>("h1"), _icache_data_way0_5_wdata_T_37) @[Mux.scala 81:58]
    node _icache_data_way0_5_wdata_T_40 = eq(UInt<6>("h7"), icache_data_way0_5_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_5_wdata_T_41 = mux(_icache_data_way0_5_wdata_T_40, UInt<1>("h1"), _icache_data_way0_5_wdata_T_39) @[Mux.scala 81:58]
    node _icache_data_way0_5_wdata_T_42 = eq(UInt<6>("h6"), icache_data_way0_5_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_5_wdata_T_43 = mux(_icache_data_way0_5_wdata_T_42, UInt<1>("h1"), _icache_data_way0_5_wdata_T_41) @[Mux.scala 81:58]
    node _icache_data_way0_5_wdata_T_44 = eq(UInt<6>("h1"), icache_data_way0_5_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_5_wdata_T_45 = mux(_icache_data_way0_5_wdata_T_44, _icache_data_way0_5_wdata_T_35, _icache_data_way0_5_wdata_T_43) @[Mux.scala 81:58]
    node icache_data_way0_5_wdata_lo = cat(_icache_data_way0_5_wdata_T_45, io.port.rdata) @[Cat.scala 31:58]
    node icache_data_way0_5_wdata_hi = cat(_icache_data_way0_5_wdata_T_17, _icache_data_way0_5_wdata_T_27) @[Cat.scala 31:58]
    node _icache_data_way0_5_wdata_T_46 = cat(icache_data_way0_5_wdata_hi, icache_data_way0_5_wdata_lo) @[Cat.scala 31:58]
    icache_data_way0[5].wdata <= _icache_data_way0_5_wdata_T_46 @[inst_cache.scala 172:35]
    icache_data_way0[5].en <= UInt<1>("h1") @[inst_cache.scala 173:32]
    icache_data_way0[6].addr <= stage1_sram_addr_reg @[inst_cache.scala 171:34]
    node icache_data_way0_6_wdata_opD = bits(io.port.rdata, 31, 26) @[inst_cache.scala 70:24]
    node icache_data_way0_6_wdata_RtD = bits(io.port.rdata, 20, 16) @[inst_cache.scala 71:24]
    node icache_data_way0_6_wdata_FunctD = bits(io.port.rdata, 5, 0) @[inst_cache.scala 72:27]
    node _icache_data_way0_6_wdata_T = eq(UInt<5>("h1"), icache_data_way0_6_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_6_wdata_T_1 = mux(_icache_data_way0_6_wdata_T, UInt<3>("h4"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_6_wdata_T_2 = eq(UInt<5>("h11"), icache_data_way0_6_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_6_wdata_T_3 = mux(_icache_data_way0_6_wdata_T_2, UInt<3>("h4"), _icache_data_way0_6_wdata_T_1) @[Mux.scala 81:58]
    node _icache_data_way0_6_wdata_T_4 = eq(UInt<5>("h0"), icache_data_way0_6_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_6_wdata_T_5 = mux(_icache_data_way0_6_wdata_T_4, UInt<6>("h20"), _icache_data_way0_6_wdata_T_3) @[Mux.scala 81:58]
    node _icache_data_way0_6_wdata_T_6 = eq(UInt<5>("h10"), icache_data_way0_6_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_6_wdata_T_7 = mux(_icache_data_way0_6_wdata_T_6, UInt<6>("h20"), _icache_data_way0_6_wdata_T_5) @[Mux.scala 81:58]
    node _icache_data_way0_6_wdata_T_8 = eq(UInt<6>("h4"), icache_data_way0_6_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_6_wdata_T_9 = mux(_icache_data_way0_6_wdata_T_8, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_6_wdata_T_10 = eq(UInt<6>("h5"), icache_data_way0_6_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_6_wdata_T_11 = mux(_icache_data_way0_6_wdata_T_10, UInt<2>("h2"), _icache_data_way0_6_wdata_T_9) @[Mux.scala 81:58]
    node _icache_data_way0_6_wdata_T_12 = eq(UInt<6>("h7"), icache_data_way0_6_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_6_wdata_T_13 = mux(_icache_data_way0_6_wdata_T_12, UInt<4>("h8"), _icache_data_way0_6_wdata_T_11) @[Mux.scala 81:58]
    node _icache_data_way0_6_wdata_T_14 = eq(UInt<6>("h6"), icache_data_way0_6_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_6_wdata_T_15 = mux(_icache_data_way0_6_wdata_T_14, UInt<5>("h10"), _icache_data_way0_6_wdata_T_13) @[Mux.scala 81:58]
    node _icache_data_way0_6_wdata_T_16 = eq(UInt<6>("h1"), icache_data_way0_6_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_6_wdata_T_17 = mux(_icache_data_way0_6_wdata_T_16, _icache_data_way0_6_wdata_T_7, _icache_data_way0_6_wdata_T_15) @[Mux.scala 81:58]
    node icache_data_way0_6_wdata_opD_1 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 39:24]
    node icache_data_way0_6_wdata_RtD_1 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 40:24]
    node icache_data_way0_6_wdata_FunctD_1 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 41:27]
    node _icache_data_way0_6_wdata_T_18 = eq(UInt<6>("h8"), icache_data_way0_6_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way0_6_wdata_T_19 = mux(_icache_data_way0_6_wdata_T_18, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_6_wdata_T_20 = eq(UInt<6>("h9"), icache_data_way0_6_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way0_6_wdata_T_21 = mux(_icache_data_way0_6_wdata_T_20, UInt<1>("h1"), _icache_data_way0_6_wdata_T_19) @[Mux.scala 81:58]
    node _icache_data_way0_6_wdata_T_22 = eq(UInt<6>("h2"), icache_data_way0_6_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way0_6_wdata_T_23 = mux(_icache_data_way0_6_wdata_T_22, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_6_wdata_T_24 = eq(UInt<6>("h3"), icache_data_way0_6_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way0_6_wdata_T_25 = mux(_icache_data_way0_6_wdata_T_24, UInt<1>("h1"), _icache_data_way0_6_wdata_T_23) @[Mux.scala 81:58]
    node _icache_data_way0_6_wdata_T_26 = eq(UInt<6>("h0"), icache_data_way0_6_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way0_6_wdata_T_27 = mux(_icache_data_way0_6_wdata_T_26, _icache_data_way0_6_wdata_T_21, _icache_data_way0_6_wdata_T_25) @[Mux.scala 81:58]
    node icache_data_way0_6_wdata_opD_2 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 53:24]
    node icache_data_way0_6_wdata_RtD_2 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 54:24]
    node icache_data_way0_6_wdata_FunctD_2 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 55:27]
    node _icache_data_way0_6_wdata_T_28 = eq(UInt<5>("h1"), icache_data_way0_6_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_6_wdata_T_29 = mux(_icache_data_way0_6_wdata_T_28, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_6_wdata_T_30 = eq(UInt<5>("h11"), icache_data_way0_6_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_6_wdata_T_31 = mux(_icache_data_way0_6_wdata_T_30, UInt<1>("h1"), _icache_data_way0_6_wdata_T_29) @[Mux.scala 81:58]
    node _icache_data_way0_6_wdata_T_32 = eq(UInt<5>("h0"), icache_data_way0_6_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_6_wdata_T_33 = mux(_icache_data_way0_6_wdata_T_32, UInt<1>("h1"), _icache_data_way0_6_wdata_T_31) @[Mux.scala 81:58]
    node _icache_data_way0_6_wdata_T_34 = eq(UInt<5>("h10"), icache_data_way0_6_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_6_wdata_T_35 = mux(_icache_data_way0_6_wdata_T_34, UInt<1>("h1"), _icache_data_way0_6_wdata_T_33) @[Mux.scala 81:58]
    node _icache_data_way0_6_wdata_T_36 = eq(UInt<6>("h4"), icache_data_way0_6_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_6_wdata_T_37 = mux(_icache_data_way0_6_wdata_T_36, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_6_wdata_T_38 = eq(UInt<6>("h5"), icache_data_way0_6_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_6_wdata_T_39 = mux(_icache_data_way0_6_wdata_T_38, UInt<1>("h1"), _icache_data_way0_6_wdata_T_37) @[Mux.scala 81:58]
    node _icache_data_way0_6_wdata_T_40 = eq(UInt<6>("h7"), icache_data_way0_6_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_6_wdata_T_41 = mux(_icache_data_way0_6_wdata_T_40, UInt<1>("h1"), _icache_data_way0_6_wdata_T_39) @[Mux.scala 81:58]
    node _icache_data_way0_6_wdata_T_42 = eq(UInt<6>("h6"), icache_data_way0_6_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_6_wdata_T_43 = mux(_icache_data_way0_6_wdata_T_42, UInt<1>("h1"), _icache_data_way0_6_wdata_T_41) @[Mux.scala 81:58]
    node _icache_data_way0_6_wdata_T_44 = eq(UInt<6>("h1"), icache_data_way0_6_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_6_wdata_T_45 = mux(_icache_data_way0_6_wdata_T_44, _icache_data_way0_6_wdata_T_35, _icache_data_way0_6_wdata_T_43) @[Mux.scala 81:58]
    node icache_data_way0_6_wdata_lo = cat(_icache_data_way0_6_wdata_T_45, io.port.rdata) @[Cat.scala 31:58]
    node icache_data_way0_6_wdata_hi = cat(_icache_data_way0_6_wdata_T_17, _icache_data_way0_6_wdata_T_27) @[Cat.scala 31:58]
    node _icache_data_way0_6_wdata_T_46 = cat(icache_data_way0_6_wdata_hi, icache_data_way0_6_wdata_lo) @[Cat.scala 31:58]
    icache_data_way0[6].wdata <= _icache_data_way0_6_wdata_T_46 @[inst_cache.scala 172:35]
    icache_data_way0[6].en <= UInt<1>("h1") @[inst_cache.scala 173:32]
    icache_data_way0[7].addr <= stage1_sram_addr_reg @[inst_cache.scala 171:34]
    node icache_data_way0_7_wdata_opD = bits(io.port.rdata, 31, 26) @[inst_cache.scala 70:24]
    node icache_data_way0_7_wdata_RtD = bits(io.port.rdata, 20, 16) @[inst_cache.scala 71:24]
    node icache_data_way0_7_wdata_FunctD = bits(io.port.rdata, 5, 0) @[inst_cache.scala 72:27]
    node _icache_data_way0_7_wdata_T = eq(UInt<5>("h1"), icache_data_way0_7_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_7_wdata_T_1 = mux(_icache_data_way0_7_wdata_T, UInt<3>("h4"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_7_wdata_T_2 = eq(UInt<5>("h11"), icache_data_way0_7_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_7_wdata_T_3 = mux(_icache_data_way0_7_wdata_T_2, UInt<3>("h4"), _icache_data_way0_7_wdata_T_1) @[Mux.scala 81:58]
    node _icache_data_way0_7_wdata_T_4 = eq(UInt<5>("h0"), icache_data_way0_7_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_7_wdata_T_5 = mux(_icache_data_way0_7_wdata_T_4, UInt<6>("h20"), _icache_data_way0_7_wdata_T_3) @[Mux.scala 81:58]
    node _icache_data_way0_7_wdata_T_6 = eq(UInt<5>("h10"), icache_data_way0_7_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way0_7_wdata_T_7 = mux(_icache_data_way0_7_wdata_T_6, UInt<6>("h20"), _icache_data_way0_7_wdata_T_5) @[Mux.scala 81:58]
    node _icache_data_way0_7_wdata_T_8 = eq(UInt<6>("h4"), icache_data_way0_7_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_7_wdata_T_9 = mux(_icache_data_way0_7_wdata_T_8, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_7_wdata_T_10 = eq(UInt<6>("h5"), icache_data_way0_7_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_7_wdata_T_11 = mux(_icache_data_way0_7_wdata_T_10, UInt<2>("h2"), _icache_data_way0_7_wdata_T_9) @[Mux.scala 81:58]
    node _icache_data_way0_7_wdata_T_12 = eq(UInt<6>("h7"), icache_data_way0_7_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_7_wdata_T_13 = mux(_icache_data_way0_7_wdata_T_12, UInt<4>("h8"), _icache_data_way0_7_wdata_T_11) @[Mux.scala 81:58]
    node _icache_data_way0_7_wdata_T_14 = eq(UInt<6>("h6"), icache_data_way0_7_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_7_wdata_T_15 = mux(_icache_data_way0_7_wdata_T_14, UInt<5>("h10"), _icache_data_way0_7_wdata_T_13) @[Mux.scala 81:58]
    node _icache_data_way0_7_wdata_T_16 = eq(UInt<6>("h1"), icache_data_way0_7_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way0_7_wdata_T_17 = mux(_icache_data_way0_7_wdata_T_16, _icache_data_way0_7_wdata_T_7, _icache_data_way0_7_wdata_T_15) @[Mux.scala 81:58]
    node icache_data_way0_7_wdata_opD_1 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 39:24]
    node icache_data_way0_7_wdata_RtD_1 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 40:24]
    node icache_data_way0_7_wdata_FunctD_1 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 41:27]
    node _icache_data_way0_7_wdata_T_18 = eq(UInt<6>("h8"), icache_data_way0_7_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way0_7_wdata_T_19 = mux(_icache_data_way0_7_wdata_T_18, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_7_wdata_T_20 = eq(UInt<6>("h9"), icache_data_way0_7_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way0_7_wdata_T_21 = mux(_icache_data_way0_7_wdata_T_20, UInt<1>("h1"), _icache_data_way0_7_wdata_T_19) @[Mux.scala 81:58]
    node _icache_data_way0_7_wdata_T_22 = eq(UInt<6>("h2"), icache_data_way0_7_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way0_7_wdata_T_23 = mux(_icache_data_way0_7_wdata_T_22, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_7_wdata_T_24 = eq(UInt<6>("h3"), icache_data_way0_7_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way0_7_wdata_T_25 = mux(_icache_data_way0_7_wdata_T_24, UInt<1>("h1"), _icache_data_way0_7_wdata_T_23) @[Mux.scala 81:58]
    node _icache_data_way0_7_wdata_T_26 = eq(UInt<6>("h0"), icache_data_way0_7_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way0_7_wdata_T_27 = mux(_icache_data_way0_7_wdata_T_26, _icache_data_way0_7_wdata_T_21, _icache_data_way0_7_wdata_T_25) @[Mux.scala 81:58]
    node icache_data_way0_7_wdata_opD_2 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 53:24]
    node icache_data_way0_7_wdata_RtD_2 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 54:24]
    node icache_data_way0_7_wdata_FunctD_2 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 55:27]
    node _icache_data_way0_7_wdata_T_28 = eq(UInt<5>("h1"), icache_data_way0_7_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_7_wdata_T_29 = mux(_icache_data_way0_7_wdata_T_28, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_7_wdata_T_30 = eq(UInt<5>("h11"), icache_data_way0_7_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_7_wdata_T_31 = mux(_icache_data_way0_7_wdata_T_30, UInt<1>("h1"), _icache_data_way0_7_wdata_T_29) @[Mux.scala 81:58]
    node _icache_data_way0_7_wdata_T_32 = eq(UInt<5>("h0"), icache_data_way0_7_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_7_wdata_T_33 = mux(_icache_data_way0_7_wdata_T_32, UInt<1>("h1"), _icache_data_way0_7_wdata_T_31) @[Mux.scala 81:58]
    node _icache_data_way0_7_wdata_T_34 = eq(UInt<5>("h10"), icache_data_way0_7_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way0_7_wdata_T_35 = mux(_icache_data_way0_7_wdata_T_34, UInt<1>("h1"), _icache_data_way0_7_wdata_T_33) @[Mux.scala 81:58]
    node _icache_data_way0_7_wdata_T_36 = eq(UInt<6>("h4"), icache_data_way0_7_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_7_wdata_T_37 = mux(_icache_data_way0_7_wdata_T_36, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way0_7_wdata_T_38 = eq(UInt<6>("h5"), icache_data_way0_7_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_7_wdata_T_39 = mux(_icache_data_way0_7_wdata_T_38, UInt<1>("h1"), _icache_data_way0_7_wdata_T_37) @[Mux.scala 81:58]
    node _icache_data_way0_7_wdata_T_40 = eq(UInt<6>("h7"), icache_data_way0_7_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_7_wdata_T_41 = mux(_icache_data_way0_7_wdata_T_40, UInt<1>("h1"), _icache_data_way0_7_wdata_T_39) @[Mux.scala 81:58]
    node _icache_data_way0_7_wdata_T_42 = eq(UInt<6>("h6"), icache_data_way0_7_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_7_wdata_T_43 = mux(_icache_data_way0_7_wdata_T_42, UInt<1>("h1"), _icache_data_way0_7_wdata_T_41) @[Mux.scala 81:58]
    node _icache_data_way0_7_wdata_T_44 = eq(UInt<6>("h1"), icache_data_way0_7_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way0_7_wdata_T_45 = mux(_icache_data_way0_7_wdata_T_44, _icache_data_way0_7_wdata_T_35, _icache_data_way0_7_wdata_T_43) @[Mux.scala 81:58]
    node icache_data_way0_7_wdata_lo = cat(_icache_data_way0_7_wdata_T_45, io.port.rdata) @[Cat.scala 31:58]
    node icache_data_way0_7_wdata_hi = cat(_icache_data_way0_7_wdata_T_17, _icache_data_way0_7_wdata_T_27) @[Cat.scala 31:58]
    node _icache_data_way0_7_wdata_T_46 = cat(icache_data_way0_7_wdata_hi, icache_data_way0_7_wdata_lo) @[Cat.scala 31:58]
    icache_data_way0[7].wdata <= _icache_data_way0_7_wdata_T_46 @[inst_cache.scala 172:35]
    icache_data_way0[7].en <= UInt<1>("h1") @[inst_cache.scala 173:32]
    icache_data_way1[0].addr <= stage1_sram_addr_reg @[inst_cache.scala 176:34]
    node icache_data_way1_0_wdata_opD = bits(io.port.rdata, 31, 26) @[inst_cache.scala 70:24]
    node icache_data_way1_0_wdata_RtD = bits(io.port.rdata, 20, 16) @[inst_cache.scala 71:24]
    node icache_data_way1_0_wdata_FunctD = bits(io.port.rdata, 5, 0) @[inst_cache.scala 72:27]
    node _icache_data_way1_0_wdata_T = eq(UInt<5>("h1"), icache_data_way1_0_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_0_wdata_T_1 = mux(_icache_data_way1_0_wdata_T, UInt<3>("h4"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_0_wdata_T_2 = eq(UInt<5>("h11"), icache_data_way1_0_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_0_wdata_T_3 = mux(_icache_data_way1_0_wdata_T_2, UInt<3>("h4"), _icache_data_way1_0_wdata_T_1) @[Mux.scala 81:58]
    node _icache_data_way1_0_wdata_T_4 = eq(UInt<5>("h0"), icache_data_way1_0_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_0_wdata_T_5 = mux(_icache_data_way1_0_wdata_T_4, UInt<6>("h20"), _icache_data_way1_0_wdata_T_3) @[Mux.scala 81:58]
    node _icache_data_way1_0_wdata_T_6 = eq(UInt<5>("h10"), icache_data_way1_0_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_0_wdata_T_7 = mux(_icache_data_way1_0_wdata_T_6, UInt<6>("h20"), _icache_data_way1_0_wdata_T_5) @[Mux.scala 81:58]
    node _icache_data_way1_0_wdata_T_8 = eq(UInt<6>("h4"), icache_data_way1_0_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_0_wdata_T_9 = mux(_icache_data_way1_0_wdata_T_8, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_0_wdata_T_10 = eq(UInt<6>("h5"), icache_data_way1_0_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_0_wdata_T_11 = mux(_icache_data_way1_0_wdata_T_10, UInt<2>("h2"), _icache_data_way1_0_wdata_T_9) @[Mux.scala 81:58]
    node _icache_data_way1_0_wdata_T_12 = eq(UInt<6>("h7"), icache_data_way1_0_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_0_wdata_T_13 = mux(_icache_data_way1_0_wdata_T_12, UInt<4>("h8"), _icache_data_way1_0_wdata_T_11) @[Mux.scala 81:58]
    node _icache_data_way1_0_wdata_T_14 = eq(UInt<6>("h6"), icache_data_way1_0_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_0_wdata_T_15 = mux(_icache_data_way1_0_wdata_T_14, UInt<5>("h10"), _icache_data_way1_0_wdata_T_13) @[Mux.scala 81:58]
    node _icache_data_way1_0_wdata_T_16 = eq(UInt<6>("h1"), icache_data_way1_0_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_0_wdata_T_17 = mux(_icache_data_way1_0_wdata_T_16, _icache_data_way1_0_wdata_T_7, _icache_data_way1_0_wdata_T_15) @[Mux.scala 81:58]
    node icache_data_way1_0_wdata_opD_1 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 39:24]
    node icache_data_way1_0_wdata_RtD_1 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 40:24]
    node icache_data_way1_0_wdata_FunctD_1 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 41:27]
    node _icache_data_way1_0_wdata_T_18 = eq(UInt<6>("h8"), icache_data_way1_0_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way1_0_wdata_T_19 = mux(_icache_data_way1_0_wdata_T_18, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_0_wdata_T_20 = eq(UInt<6>("h9"), icache_data_way1_0_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way1_0_wdata_T_21 = mux(_icache_data_way1_0_wdata_T_20, UInt<1>("h1"), _icache_data_way1_0_wdata_T_19) @[Mux.scala 81:58]
    node _icache_data_way1_0_wdata_T_22 = eq(UInt<6>("h2"), icache_data_way1_0_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way1_0_wdata_T_23 = mux(_icache_data_way1_0_wdata_T_22, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_0_wdata_T_24 = eq(UInt<6>("h3"), icache_data_way1_0_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way1_0_wdata_T_25 = mux(_icache_data_way1_0_wdata_T_24, UInt<1>("h1"), _icache_data_way1_0_wdata_T_23) @[Mux.scala 81:58]
    node _icache_data_way1_0_wdata_T_26 = eq(UInt<6>("h0"), icache_data_way1_0_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way1_0_wdata_T_27 = mux(_icache_data_way1_0_wdata_T_26, _icache_data_way1_0_wdata_T_21, _icache_data_way1_0_wdata_T_25) @[Mux.scala 81:58]
    node icache_data_way1_0_wdata_opD_2 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 53:24]
    node icache_data_way1_0_wdata_RtD_2 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 54:24]
    node icache_data_way1_0_wdata_FunctD_2 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 55:27]
    node _icache_data_way1_0_wdata_T_28 = eq(UInt<5>("h1"), icache_data_way1_0_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_0_wdata_T_29 = mux(_icache_data_way1_0_wdata_T_28, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_0_wdata_T_30 = eq(UInt<5>("h11"), icache_data_way1_0_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_0_wdata_T_31 = mux(_icache_data_way1_0_wdata_T_30, UInt<1>("h1"), _icache_data_way1_0_wdata_T_29) @[Mux.scala 81:58]
    node _icache_data_way1_0_wdata_T_32 = eq(UInt<5>("h0"), icache_data_way1_0_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_0_wdata_T_33 = mux(_icache_data_way1_0_wdata_T_32, UInt<1>("h1"), _icache_data_way1_0_wdata_T_31) @[Mux.scala 81:58]
    node _icache_data_way1_0_wdata_T_34 = eq(UInt<5>("h10"), icache_data_way1_0_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_0_wdata_T_35 = mux(_icache_data_way1_0_wdata_T_34, UInt<1>("h1"), _icache_data_way1_0_wdata_T_33) @[Mux.scala 81:58]
    node _icache_data_way1_0_wdata_T_36 = eq(UInt<6>("h4"), icache_data_way1_0_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_0_wdata_T_37 = mux(_icache_data_way1_0_wdata_T_36, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_0_wdata_T_38 = eq(UInt<6>("h5"), icache_data_way1_0_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_0_wdata_T_39 = mux(_icache_data_way1_0_wdata_T_38, UInt<1>("h1"), _icache_data_way1_0_wdata_T_37) @[Mux.scala 81:58]
    node _icache_data_way1_0_wdata_T_40 = eq(UInt<6>("h7"), icache_data_way1_0_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_0_wdata_T_41 = mux(_icache_data_way1_0_wdata_T_40, UInt<1>("h1"), _icache_data_way1_0_wdata_T_39) @[Mux.scala 81:58]
    node _icache_data_way1_0_wdata_T_42 = eq(UInt<6>("h6"), icache_data_way1_0_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_0_wdata_T_43 = mux(_icache_data_way1_0_wdata_T_42, UInt<1>("h1"), _icache_data_way1_0_wdata_T_41) @[Mux.scala 81:58]
    node _icache_data_way1_0_wdata_T_44 = eq(UInt<6>("h1"), icache_data_way1_0_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_0_wdata_T_45 = mux(_icache_data_way1_0_wdata_T_44, _icache_data_way1_0_wdata_T_35, _icache_data_way1_0_wdata_T_43) @[Mux.scala 81:58]
    node icache_data_way1_0_wdata_lo = cat(_icache_data_way1_0_wdata_T_45, io.port.rdata) @[Cat.scala 31:58]
    node icache_data_way1_0_wdata_hi = cat(_icache_data_way1_0_wdata_T_17, _icache_data_way1_0_wdata_T_27) @[Cat.scala 31:58]
    node _icache_data_way1_0_wdata_T_46 = cat(icache_data_way1_0_wdata_hi, icache_data_way1_0_wdata_lo) @[Cat.scala 31:58]
    icache_data_way1[0].wdata <= _icache_data_way1_0_wdata_T_46 @[inst_cache.scala 177:35]
    icache_data_way1[0].en <= UInt<1>("h1") @[inst_cache.scala 178:32]
    icache_data_way1[1].addr <= stage1_sram_addr_reg @[inst_cache.scala 176:34]
    node icache_data_way1_1_wdata_opD = bits(io.port.rdata, 31, 26) @[inst_cache.scala 70:24]
    node icache_data_way1_1_wdata_RtD = bits(io.port.rdata, 20, 16) @[inst_cache.scala 71:24]
    node icache_data_way1_1_wdata_FunctD = bits(io.port.rdata, 5, 0) @[inst_cache.scala 72:27]
    node _icache_data_way1_1_wdata_T = eq(UInt<5>("h1"), icache_data_way1_1_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_1_wdata_T_1 = mux(_icache_data_way1_1_wdata_T, UInt<3>("h4"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_1_wdata_T_2 = eq(UInt<5>("h11"), icache_data_way1_1_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_1_wdata_T_3 = mux(_icache_data_way1_1_wdata_T_2, UInt<3>("h4"), _icache_data_way1_1_wdata_T_1) @[Mux.scala 81:58]
    node _icache_data_way1_1_wdata_T_4 = eq(UInt<5>("h0"), icache_data_way1_1_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_1_wdata_T_5 = mux(_icache_data_way1_1_wdata_T_4, UInt<6>("h20"), _icache_data_way1_1_wdata_T_3) @[Mux.scala 81:58]
    node _icache_data_way1_1_wdata_T_6 = eq(UInt<5>("h10"), icache_data_way1_1_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_1_wdata_T_7 = mux(_icache_data_way1_1_wdata_T_6, UInt<6>("h20"), _icache_data_way1_1_wdata_T_5) @[Mux.scala 81:58]
    node _icache_data_way1_1_wdata_T_8 = eq(UInt<6>("h4"), icache_data_way1_1_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_1_wdata_T_9 = mux(_icache_data_way1_1_wdata_T_8, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_1_wdata_T_10 = eq(UInt<6>("h5"), icache_data_way1_1_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_1_wdata_T_11 = mux(_icache_data_way1_1_wdata_T_10, UInt<2>("h2"), _icache_data_way1_1_wdata_T_9) @[Mux.scala 81:58]
    node _icache_data_way1_1_wdata_T_12 = eq(UInt<6>("h7"), icache_data_way1_1_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_1_wdata_T_13 = mux(_icache_data_way1_1_wdata_T_12, UInt<4>("h8"), _icache_data_way1_1_wdata_T_11) @[Mux.scala 81:58]
    node _icache_data_way1_1_wdata_T_14 = eq(UInt<6>("h6"), icache_data_way1_1_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_1_wdata_T_15 = mux(_icache_data_way1_1_wdata_T_14, UInt<5>("h10"), _icache_data_way1_1_wdata_T_13) @[Mux.scala 81:58]
    node _icache_data_way1_1_wdata_T_16 = eq(UInt<6>("h1"), icache_data_way1_1_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_1_wdata_T_17 = mux(_icache_data_way1_1_wdata_T_16, _icache_data_way1_1_wdata_T_7, _icache_data_way1_1_wdata_T_15) @[Mux.scala 81:58]
    node icache_data_way1_1_wdata_opD_1 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 39:24]
    node icache_data_way1_1_wdata_RtD_1 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 40:24]
    node icache_data_way1_1_wdata_FunctD_1 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 41:27]
    node _icache_data_way1_1_wdata_T_18 = eq(UInt<6>("h8"), icache_data_way1_1_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way1_1_wdata_T_19 = mux(_icache_data_way1_1_wdata_T_18, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_1_wdata_T_20 = eq(UInt<6>("h9"), icache_data_way1_1_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way1_1_wdata_T_21 = mux(_icache_data_way1_1_wdata_T_20, UInt<1>("h1"), _icache_data_way1_1_wdata_T_19) @[Mux.scala 81:58]
    node _icache_data_way1_1_wdata_T_22 = eq(UInt<6>("h2"), icache_data_way1_1_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way1_1_wdata_T_23 = mux(_icache_data_way1_1_wdata_T_22, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_1_wdata_T_24 = eq(UInt<6>("h3"), icache_data_way1_1_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way1_1_wdata_T_25 = mux(_icache_data_way1_1_wdata_T_24, UInt<1>("h1"), _icache_data_way1_1_wdata_T_23) @[Mux.scala 81:58]
    node _icache_data_way1_1_wdata_T_26 = eq(UInt<6>("h0"), icache_data_way1_1_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way1_1_wdata_T_27 = mux(_icache_data_way1_1_wdata_T_26, _icache_data_way1_1_wdata_T_21, _icache_data_way1_1_wdata_T_25) @[Mux.scala 81:58]
    node icache_data_way1_1_wdata_opD_2 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 53:24]
    node icache_data_way1_1_wdata_RtD_2 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 54:24]
    node icache_data_way1_1_wdata_FunctD_2 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 55:27]
    node _icache_data_way1_1_wdata_T_28 = eq(UInt<5>("h1"), icache_data_way1_1_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_1_wdata_T_29 = mux(_icache_data_way1_1_wdata_T_28, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_1_wdata_T_30 = eq(UInt<5>("h11"), icache_data_way1_1_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_1_wdata_T_31 = mux(_icache_data_way1_1_wdata_T_30, UInt<1>("h1"), _icache_data_way1_1_wdata_T_29) @[Mux.scala 81:58]
    node _icache_data_way1_1_wdata_T_32 = eq(UInt<5>("h0"), icache_data_way1_1_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_1_wdata_T_33 = mux(_icache_data_way1_1_wdata_T_32, UInt<1>("h1"), _icache_data_way1_1_wdata_T_31) @[Mux.scala 81:58]
    node _icache_data_way1_1_wdata_T_34 = eq(UInt<5>("h10"), icache_data_way1_1_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_1_wdata_T_35 = mux(_icache_data_way1_1_wdata_T_34, UInt<1>("h1"), _icache_data_way1_1_wdata_T_33) @[Mux.scala 81:58]
    node _icache_data_way1_1_wdata_T_36 = eq(UInt<6>("h4"), icache_data_way1_1_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_1_wdata_T_37 = mux(_icache_data_way1_1_wdata_T_36, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_1_wdata_T_38 = eq(UInt<6>("h5"), icache_data_way1_1_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_1_wdata_T_39 = mux(_icache_data_way1_1_wdata_T_38, UInt<1>("h1"), _icache_data_way1_1_wdata_T_37) @[Mux.scala 81:58]
    node _icache_data_way1_1_wdata_T_40 = eq(UInt<6>("h7"), icache_data_way1_1_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_1_wdata_T_41 = mux(_icache_data_way1_1_wdata_T_40, UInt<1>("h1"), _icache_data_way1_1_wdata_T_39) @[Mux.scala 81:58]
    node _icache_data_way1_1_wdata_T_42 = eq(UInt<6>("h6"), icache_data_way1_1_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_1_wdata_T_43 = mux(_icache_data_way1_1_wdata_T_42, UInt<1>("h1"), _icache_data_way1_1_wdata_T_41) @[Mux.scala 81:58]
    node _icache_data_way1_1_wdata_T_44 = eq(UInt<6>("h1"), icache_data_way1_1_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_1_wdata_T_45 = mux(_icache_data_way1_1_wdata_T_44, _icache_data_way1_1_wdata_T_35, _icache_data_way1_1_wdata_T_43) @[Mux.scala 81:58]
    node icache_data_way1_1_wdata_lo = cat(_icache_data_way1_1_wdata_T_45, io.port.rdata) @[Cat.scala 31:58]
    node icache_data_way1_1_wdata_hi = cat(_icache_data_way1_1_wdata_T_17, _icache_data_way1_1_wdata_T_27) @[Cat.scala 31:58]
    node _icache_data_way1_1_wdata_T_46 = cat(icache_data_way1_1_wdata_hi, icache_data_way1_1_wdata_lo) @[Cat.scala 31:58]
    icache_data_way1[1].wdata <= _icache_data_way1_1_wdata_T_46 @[inst_cache.scala 177:35]
    icache_data_way1[1].en <= UInt<1>("h1") @[inst_cache.scala 178:32]
    icache_data_way1[2].addr <= stage1_sram_addr_reg @[inst_cache.scala 176:34]
    node icache_data_way1_2_wdata_opD = bits(io.port.rdata, 31, 26) @[inst_cache.scala 70:24]
    node icache_data_way1_2_wdata_RtD = bits(io.port.rdata, 20, 16) @[inst_cache.scala 71:24]
    node icache_data_way1_2_wdata_FunctD = bits(io.port.rdata, 5, 0) @[inst_cache.scala 72:27]
    node _icache_data_way1_2_wdata_T = eq(UInt<5>("h1"), icache_data_way1_2_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_2_wdata_T_1 = mux(_icache_data_way1_2_wdata_T, UInt<3>("h4"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_2_wdata_T_2 = eq(UInt<5>("h11"), icache_data_way1_2_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_2_wdata_T_3 = mux(_icache_data_way1_2_wdata_T_2, UInt<3>("h4"), _icache_data_way1_2_wdata_T_1) @[Mux.scala 81:58]
    node _icache_data_way1_2_wdata_T_4 = eq(UInt<5>("h0"), icache_data_way1_2_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_2_wdata_T_5 = mux(_icache_data_way1_2_wdata_T_4, UInt<6>("h20"), _icache_data_way1_2_wdata_T_3) @[Mux.scala 81:58]
    node _icache_data_way1_2_wdata_T_6 = eq(UInt<5>("h10"), icache_data_way1_2_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_2_wdata_T_7 = mux(_icache_data_way1_2_wdata_T_6, UInt<6>("h20"), _icache_data_way1_2_wdata_T_5) @[Mux.scala 81:58]
    node _icache_data_way1_2_wdata_T_8 = eq(UInt<6>("h4"), icache_data_way1_2_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_2_wdata_T_9 = mux(_icache_data_way1_2_wdata_T_8, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_2_wdata_T_10 = eq(UInt<6>("h5"), icache_data_way1_2_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_2_wdata_T_11 = mux(_icache_data_way1_2_wdata_T_10, UInt<2>("h2"), _icache_data_way1_2_wdata_T_9) @[Mux.scala 81:58]
    node _icache_data_way1_2_wdata_T_12 = eq(UInt<6>("h7"), icache_data_way1_2_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_2_wdata_T_13 = mux(_icache_data_way1_2_wdata_T_12, UInt<4>("h8"), _icache_data_way1_2_wdata_T_11) @[Mux.scala 81:58]
    node _icache_data_way1_2_wdata_T_14 = eq(UInt<6>("h6"), icache_data_way1_2_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_2_wdata_T_15 = mux(_icache_data_way1_2_wdata_T_14, UInt<5>("h10"), _icache_data_way1_2_wdata_T_13) @[Mux.scala 81:58]
    node _icache_data_way1_2_wdata_T_16 = eq(UInt<6>("h1"), icache_data_way1_2_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_2_wdata_T_17 = mux(_icache_data_way1_2_wdata_T_16, _icache_data_way1_2_wdata_T_7, _icache_data_way1_2_wdata_T_15) @[Mux.scala 81:58]
    node icache_data_way1_2_wdata_opD_1 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 39:24]
    node icache_data_way1_2_wdata_RtD_1 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 40:24]
    node icache_data_way1_2_wdata_FunctD_1 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 41:27]
    node _icache_data_way1_2_wdata_T_18 = eq(UInt<6>("h8"), icache_data_way1_2_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way1_2_wdata_T_19 = mux(_icache_data_way1_2_wdata_T_18, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_2_wdata_T_20 = eq(UInt<6>("h9"), icache_data_way1_2_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way1_2_wdata_T_21 = mux(_icache_data_way1_2_wdata_T_20, UInt<1>("h1"), _icache_data_way1_2_wdata_T_19) @[Mux.scala 81:58]
    node _icache_data_way1_2_wdata_T_22 = eq(UInt<6>("h2"), icache_data_way1_2_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way1_2_wdata_T_23 = mux(_icache_data_way1_2_wdata_T_22, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_2_wdata_T_24 = eq(UInt<6>("h3"), icache_data_way1_2_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way1_2_wdata_T_25 = mux(_icache_data_way1_2_wdata_T_24, UInt<1>("h1"), _icache_data_way1_2_wdata_T_23) @[Mux.scala 81:58]
    node _icache_data_way1_2_wdata_T_26 = eq(UInt<6>("h0"), icache_data_way1_2_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way1_2_wdata_T_27 = mux(_icache_data_way1_2_wdata_T_26, _icache_data_way1_2_wdata_T_21, _icache_data_way1_2_wdata_T_25) @[Mux.scala 81:58]
    node icache_data_way1_2_wdata_opD_2 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 53:24]
    node icache_data_way1_2_wdata_RtD_2 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 54:24]
    node icache_data_way1_2_wdata_FunctD_2 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 55:27]
    node _icache_data_way1_2_wdata_T_28 = eq(UInt<5>("h1"), icache_data_way1_2_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_2_wdata_T_29 = mux(_icache_data_way1_2_wdata_T_28, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_2_wdata_T_30 = eq(UInt<5>("h11"), icache_data_way1_2_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_2_wdata_T_31 = mux(_icache_data_way1_2_wdata_T_30, UInt<1>("h1"), _icache_data_way1_2_wdata_T_29) @[Mux.scala 81:58]
    node _icache_data_way1_2_wdata_T_32 = eq(UInt<5>("h0"), icache_data_way1_2_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_2_wdata_T_33 = mux(_icache_data_way1_2_wdata_T_32, UInt<1>("h1"), _icache_data_way1_2_wdata_T_31) @[Mux.scala 81:58]
    node _icache_data_way1_2_wdata_T_34 = eq(UInt<5>("h10"), icache_data_way1_2_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_2_wdata_T_35 = mux(_icache_data_way1_2_wdata_T_34, UInt<1>("h1"), _icache_data_way1_2_wdata_T_33) @[Mux.scala 81:58]
    node _icache_data_way1_2_wdata_T_36 = eq(UInt<6>("h4"), icache_data_way1_2_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_2_wdata_T_37 = mux(_icache_data_way1_2_wdata_T_36, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_2_wdata_T_38 = eq(UInt<6>("h5"), icache_data_way1_2_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_2_wdata_T_39 = mux(_icache_data_way1_2_wdata_T_38, UInt<1>("h1"), _icache_data_way1_2_wdata_T_37) @[Mux.scala 81:58]
    node _icache_data_way1_2_wdata_T_40 = eq(UInt<6>("h7"), icache_data_way1_2_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_2_wdata_T_41 = mux(_icache_data_way1_2_wdata_T_40, UInt<1>("h1"), _icache_data_way1_2_wdata_T_39) @[Mux.scala 81:58]
    node _icache_data_way1_2_wdata_T_42 = eq(UInt<6>("h6"), icache_data_way1_2_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_2_wdata_T_43 = mux(_icache_data_way1_2_wdata_T_42, UInt<1>("h1"), _icache_data_way1_2_wdata_T_41) @[Mux.scala 81:58]
    node _icache_data_way1_2_wdata_T_44 = eq(UInt<6>("h1"), icache_data_way1_2_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_2_wdata_T_45 = mux(_icache_data_way1_2_wdata_T_44, _icache_data_way1_2_wdata_T_35, _icache_data_way1_2_wdata_T_43) @[Mux.scala 81:58]
    node icache_data_way1_2_wdata_lo = cat(_icache_data_way1_2_wdata_T_45, io.port.rdata) @[Cat.scala 31:58]
    node icache_data_way1_2_wdata_hi = cat(_icache_data_way1_2_wdata_T_17, _icache_data_way1_2_wdata_T_27) @[Cat.scala 31:58]
    node _icache_data_way1_2_wdata_T_46 = cat(icache_data_way1_2_wdata_hi, icache_data_way1_2_wdata_lo) @[Cat.scala 31:58]
    icache_data_way1[2].wdata <= _icache_data_way1_2_wdata_T_46 @[inst_cache.scala 177:35]
    icache_data_way1[2].en <= UInt<1>("h1") @[inst_cache.scala 178:32]
    icache_data_way1[3].addr <= stage1_sram_addr_reg @[inst_cache.scala 176:34]
    node icache_data_way1_3_wdata_opD = bits(io.port.rdata, 31, 26) @[inst_cache.scala 70:24]
    node icache_data_way1_3_wdata_RtD = bits(io.port.rdata, 20, 16) @[inst_cache.scala 71:24]
    node icache_data_way1_3_wdata_FunctD = bits(io.port.rdata, 5, 0) @[inst_cache.scala 72:27]
    node _icache_data_way1_3_wdata_T = eq(UInt<5>("h1"), icache_data_way1_3_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_3_wdata_T_1 = mux(_icache_data_way1_3_wdata_T, UInt<3>("h4"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_3_wdata_T_2 = eq(UInt<5>("h11"), icache_data_way1_3_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_3_wdata_T_3 = mux(_icache_data_way1_3_wdata_T_2, UInt<3>("h4"), _icache_data_way1_3_wdata_T_1) @[Mux.scala 81:58]
    node _icache_data_way1_3_wdata_T_4 = eq(UInt<5>("h0"), icache_data_way1_3_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_3_wdata_T_5 = mux(_icache_data_way1_3_wdata_T_4, UInt<6>("h20"), _icache_data_way1_3_wdata_T_3) @[Mux.scala 81:58]
    node _icache_data_way1_3_wdata_T_6 = eq(UInt<5>("h10"), icache_data_way1_3_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_3_wdata_T_7 = mux(_icache_data_way1_3_wdata_T_6, UInt<6>("h20"), _icache_data_way1_3_wdata_T_5) @[Mux.scala 81:58]
    node _icache_data_way1_3_wdata_T_8 = eq(UInt<6>("h4"), icache_data_way1_3_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_3_wdata_T_9 = mux(_icache_data_way1_3_wdata_T_8, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_3_wdata_T_10 = eq(UInt<6>("h5"), icache_data_way1_3_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_3_wdata_T_11 = mux(_icache_data_way1_3_wdata_T_10, UInt<2>("h2"), _icache_data_way1_3_wdata_T_9) @[Mux.scala 81:58]
    node _icache_data_way1_3_wdata_T_12 = eq(UInt<6>("h7"), icache_data_way1_3_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_3_wdata_T_13 = mux(_icache_data_way1_3_wdata_T_12, UInt<4>("h8"), _icache_data_way1_3_wdata_T_11) @[Mux.scala 81:58]
    node _icache_data_way1_3_wdata_T_14 = eq(UInt<6>("h6"), icache_data_way1_3_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_3_wdata_T_15 = mux(_icache_data_way1_3_wdata_T_14, UInt<5>("h10"), _icache_data_way1_3_wdata_T_13) @[Mux.scala 81:58]
    node _icache_data_way1_3_wdata_T_16 = eq(UInt<6>("h1"), icache_data_way1_3_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_3_wdata_T_17 = mux(_icache_data_way1_3_wdata_T_16, _icache_data_way1_3_wdata_T_7, _icache_data_way1_3_wdata_T_15) @[Mux.scala 81:58]
    node icache_data_way1_3_wdata_opD_1 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 39:24]
    node icache_data_way1_3_wdata_RtD_1 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 40:24]
    node icache_data_way1_3_wdata_FunctD_1 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 41:27]
    node _icache_data_way1_3_wdata_T_18 = eq(UInt<6>("h8"), icache_data_way1_3_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way1_3_wdata_T_19 = mux(_icache_data_way1_3_wdata_T_18, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_3_wdata_T_20 = eq(UInt<6>("h9"), icache_data_way1_3_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way1_3_wdata_T_21 = mux(_icache_data_way1_3_wdata_T_20, UInt<1>("h1"), _icache_data_way1_3_wdata_T_19) @[Mux.scala 81:58]
    node _icache_data_way1_3_wdata_T_22 = eq(UInt<6>("h2"), icache_data_way1_3_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way1_3_wdata_T_23 = mux(_icache_data_way1_3_wdata_T_22, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_3_wdata_T_24 = eq(UInt<6>("h3"), icache_data_way1_3_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way1_3_wdata_T_25 = mux(_icache_data_way1_3_wdata_T_24, UInt<1>("h1"), _icache_data_way1_3_wdata_T_23) @[Mux.scala 81:58]
    node _icache_data_way1_3_wdata_T_26 = eq(UInt<6>("h0"), icache_data_way1_3_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way1_3_wdata_T_27 = mux(_icache_data_way1_3_wdata_T_26, _icache_data_way1_3_wdata_T_21, _icache_data_way1_3_wdata_T_25) @[Mux.scala 81:58]
    node icache_data_way1_3_wdata_opD_2 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 53:24]
    node icache_data_way1_3_wdata_RtD_2 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 54:24]
    node icache_data_way1_3_wdata_FunctD_2 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 55:27]
    node _icache_data_way1_3_wdata_T_28 = eq(UInt<5>("h1"), icache_data_way1_3_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_3_wdata_T_29 = mux(_icache_data_way1_3_wdata_T_28, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_3_wdata_T_30 = eq(UInt<5>("h11"), icache_data_way1_3_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_3_wdata_T_31 = mux(_icache_data_way1_3_wdata_T_30, UInt<1>("h1"), _icache_data_way1_3_wdata_T_29) @[Mux.scala 81:58]
    node _icache_data_way1_3_wdata_T_32 = eq(UInt<5>("h0"), icache_data_way1_3_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_3_wdata_T_33 = mux(_icache_data_way1_3_wdata_T_32, UInt<1>("h1"), _icache_data_way1_3_wdata_T_31) @[Mux.scala 81:58]
    node _icache_data_way1_3_wdata_T_34 = eq(UInt<5>("h10"), icache_data_way1_3_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_3_wdata_T_35 = mux(_icache_data_way1_3_wdata_T_34, UInt<1>("h1"), _icache_data_way1_3_wdata_T_33) @[Mux.scala 81:58]
    node _icache_data_way1_3_wdata_T_36 = eq(UInt<6>("h4"), icache_data_way1_3_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_3_wdata_T_37 = mux(_icache_data_way1_3_wdata_T_36, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_3_wdata_T_38 = eq(UInt<6>("h5"), icache_data_way1_3_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_3_wdata_T_39 = mux(_icache_data_way1_3_wdata_T_38, UInt<1>("h1"), _icache_data_way1_3_wdata_T_37) @[Mux.scala 81:58]
    node _icache_data_way1_3_wdata_T_40 = eq(UInt<6>("h7"), icache_data_way1_3_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_3_wdata_T_41 = mux(_icache_data_way1_3_wdata_T_40, UInt<1>("h1"), _icache_data_way1_3_wdata_T_39) @[Mux.scala 81:58]
    node _icache_data_way1_3_wdata_T_42 = eq(UInt<6>("h6"), icache_data_way1_3_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_3_wdata_T_43 = mux(_icache_data_way1_3_wdata_T_42, UInt<1>("h1"), _icache_data_way1_3_wdata_T_41) @[Mux.scala 81:58]
    node _icache_data_way1_3_wdata_T_44 = eq(UInt<6>("h1"), icache_data_way1_3_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_3_wdata_T_45 = mux(_icache_data_way1_3_wdata_T_44, _icache_data_way1_3_wdata_T_35, _icache_data_way1_3_wdata_T_43) @[Mux.scala 81:58]
    node icache_data_way1_3_wdata_lo = cat(_icache_data_way1_3_wdata_T_45, io.port.rdata) @[Cat.scala 31:58]
    node icache_data_way1_3_wdata_hi = cat(_icache_data_way1_3_wdata_T_17, _icache_data_way1_3_wdata_T_27) @[Cat.scala 31:58]
    node _icache_data_way1_3_wdata_T_46 = cat(icache_data_way1_3_wdata_hi, icache_data_way1_3_wdata_lo) @[Cat.scala 31:58]
    icache_data_way1[3].wdata <= _icache_data_way1_3_wdata_T_46 @[inst_cache.scala 177:35]
    icache_data_way1[3].en <= UInt<1>("h1") @[inst_cache.scala 178:32]
    icache_data_way1[4].addr <= stage1_sram_addr_reg @[inst_cache.scala 176:34]
    node icache_data_way1_4_wdata_opD = bits(io.port.rdata, 31, 26) @[inst_cache.scala 70:24]
    node icache_data_way1_4_wdata_RtD = bits(io.port.rdata, 20, 16) @[inst_cache.scala 71:24]
    node icache_data_way1_4_wdata_FunctD = bits(io.port.rdata, 5, 0) @[inst_cache.scala 72:27]
    node _icache_data_way1_4_wdata_T = eq(UInt<5>("h1"), icache_data_way1_4_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_4_wdata_T_1 = mux(_icache_data_way1_4_wdata_T, UInt<3>("h4"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_4_wdata_T_2 = eq(UInt<5>("h11"), icache_data_way1_4_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_4_wdata_T_3 = mux(_icache_data_way1_4_wdata_T_2, UInt<3>("h4"), _icache_data_way1_4_wdata_T_1) @[Mux.scala 81:58]
    node _icache_data_way1_4_wdata_T_4 = eq(UInt<5>("h0"), icache_data_way1_4_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_4_wdata_T_5 = mux(_icache_data_way1_4_wdata_T_4, UInt<6>("h20"), _icache_data_way1_4_wdata_T_3) @[Mux.scala 81:58]
    node _icache_data_way1_4_wdata_T_6 = eq(UInt<5>("h10"), icache_data_way1_4_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_4_wdata_T_7 = mux(_icache_data_way1_4_wdata_T_6, UInt<6>("h20"), _icache_data_way1_4_wdata_T_5) @[Mux.scala 81:58]
    node _icache_data_way1_4_wdata_T_8 = eq(UInt<6>("h4"), icache_data_way1_4_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_4_wdata_T_9 = mux(_icache_data_way1_4_wdata_T_8, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_4_wdata_T_10 = eq(UInt<6>("h5"), icache_data_way1_4_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_4_wdata_T_11 = mux(_icache_data_way1_4_wdata_T_10, UInt<2>("h2"), _icache_data_way1_4_wdata_T_9) @[Mux.scala 81:58]
    node _icache_data_way1_4_wdata_T_12 = eq(UInt<6>("h7"), icache_data_way1_4_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_4_wdata_T_13 = mux(_icache_data_way1_4_wdata_T_12, UInt<4>("h8"), _icache_data_way1_4_wdata_T_11) @[Mux.scala 81:58]
    node _icache_data_way1_4_wdata_T_14 = eq(UInt<6>("h6"), icache_data_way1_4_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_4_wdata_T_15 = mux(_icache_data_way1_4_wdata_T_14, UInt<5>("h10"), _icache_data_way1_4_wdata_T_13) @[Mux.scala 81:58]
    node _icache_data_way1_4_wdata_T_16 = eq(UInt<6>("h1"), icache_data_way1_4_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_4_wdata_T_17 = mux(_icache_data_way1_4_wdata_T_16, _icache_data_way1_4_wdata_T_7, _icache_data_way1_4_wdata_T_15) @[Mux.scala 81:58]
    node icache_data_way1_4_wdata_opD_1 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 39:24]
    node icache_data_way1_4_wdata_RtD_1 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 40:24]
    node icache_data_way1_4_wdata_FunctD_1 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 41:27]
    node _icache_data_way1_4_wdata_T_18 = eq(UInt<6>("h8"), icache_data_way1_4_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way1_4_wdata_T_19 = mux(_icache_data_way1_4_wdata_T_18, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_4_wdata_T_20 = eq(UInt<6>("h9"), icache_data_way1_4_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way1_4_wdata_T_21 = mux(_icache_data_way1_4_wdata_T_20, UInt<1>("h1"), _icache_data_way1_4_wdata_T_19) @[Mux.scala 81:58]
    node _icache_data_way1_4_wdata_T_22 = eq(UInt<6>("h2"), icache_data_way1_4_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way1_4_wdata_T_23 = mux(_icache_data_way1_4_wdata_T_22, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_4_wdata_T_24 = eq(UInt<6>("h3"), icache_data_way1_4_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way1_4_wdata_T_25 = mux(_icache_data_way1_4_wdata_T_24, UInt<1>("h1"), _icache_data_way1_4_wdata_T_23) @[Mux.scala 81:58]
    node _icache_data_way1_4_wdata_T_26 = eq(UInt<6>("h0"), icache_data_way1_4_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way1_4_wdata_T_27 = mux(_icache_data_way1_4_wdata_T_26, _icache_data_way1_4_wdata_T_21, _icache_data_way1_4_wdata_T_25) @[Mux.scala 81:58]
    node icache_data_way1_4_wdata_opD_2 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 53:24]
    node icache_data_way1_4_wdata_RtD_2 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 54:24]
    node icache_data_way1_4_wdata_FunctD_2 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 55:27]
    node _icache_data_way1_4_wdata_T_28 = eq(UInt<5>("h1"), icache_data_way1_4_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_4_wdata_T_29 = mux(_icache_data_way1_4_wdata_T_28, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_4_wdata_T_30 = eq(UInt<5>("h11"), icache_data_way1_4_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_4_wdata_T_31 = mux(_icache_data_way1_4_wdata_T_30, UInt<1>("h1"), _icache_data_way1_4_wdata_T_29) @[Mux.scala 81:58]
    node _icache_data_way1_4_wdata_T_32 = eq(UInt<5>("h0"), icache_data_way1_4_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_4_wdata_T_33 = mux(_icache_data_way1_4_wdata_T_32, UInt<1>("h1"), _icache_data_way1_4_wdata_T_31) @[Mux.scala 81:58]
    node _icache_data_way1_4_wdata_T_34 = eq(UInt<5>("h10"), icache_data_way1_4_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_4_wdata_T_35 = mux(_icache_data_way1_4_wdata_T_34, UInt<1>("h1"), _icache_data_way1_4_wdata_T_33) @[Mux.scala 81:58]
    node _icache_data_way1_4_wdata_T_36 = eq(UInt<6>("h4"), icache_data_way1_4_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_4_wdata_T_37 = mux(_icache_data_way1_4_wdata_T_36, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_4_wdata_T_38 = eq(UInt<6>("h5"), icache_data_way1_4_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_4_wdata_T_39 = mux(_icache_data_way1_4_wdata_T_38, UInt<1>("h1"), _icache_data_way1_4_wdata_T_37) @[Mux.scala 81:58]
    node _icache_data_way1_4_wdata_T_40 = eq(UInt<6>("h7"), icache_data_way1_4_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_4_wdata_T_41 = mux(_icache_data_way1_4_wdata_T_40, UInt<1>("h1"), _icache_data_way1_4_wdata_T_39) @[Mux.scala 81:58]
    node _icache_data_way1_4_wdata_T_42 = eq(UInt<6>("h6"), icache_data_way1_4_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_4_wdata_T_43 = mux(_icache_data_way1_4_wdata_T_42, UInt<1>("h1"), _icache_data_way1_4_wdata_T_41) @[Mux.scala 81:58]
    node _icache_data_way1_4_wdata_T_44 = eq(UInt<6>("h1"), icache_data_way1_4_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_4_wdata_T_45 = mux(_icache_data_way1_4_wdata_T_44, _icache_data_way1_4_wdata_T_35, _icache_data_way1_4_wdata_T_43) @[Mux.scala 81:58]
    node icache_data_way1_4_wdata_lo = cat(_icache_data_way1_4_wdata_T_45, io.port.rdata) @[Cat.scala 31:58]
    node icache_data_way1_4_wdata_hi = cat(_icache_data_way1_4_wdata_T_17, _icache_data_way1_4_wdata_T_27) @[Cat.scala 31:58]
    node _icache_data_way1_4_wdata_T_46 = cat(icache_data_way1_4_wdata_hi, icache_data_way1_4_wdata_lo) @[Cat.scala 31:58]
    icache_data_way1[4].wdata <= _icache_data_way1_4_wdata_T_46 @[inst_cache.scala 177:35]
    icache_data_way1[4].en <= UInt<1>("h1") @[inst_cache.scala 178:32]
    icache_data_way1[5].addr <= stage1_sram_addr_reg @[inst_cache.scala 176:34]
    node icache_data_way1_5_wdata_opD = bits(io.port.rdata, 31, 26) @[inst_cache.scala 70:24]
    node icache_data_way1_5_wdata_RtD = bits(io.port.rdata, 20, 16) @[inst_cache.scala 71:24]
    node icache_data_way1_5_wdata_FunctD = bits(io.port.rdata, 5, 0) @[inst_cache.scala 72:27]
    node _icache_data_way1_5_wdata_T = eq(UInt<5>("h1"), icache_data_way1_5_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_5_wdata_T_1 = mux(_icache_data_way1_5_wdata_T, UInt<3>("h4"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_5_wdata_T_2 = eq(UInt<5>("h11"), icache_data_way1_5_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_5_wdata_T_3 = mux(_icache_data_way1_5_wdata_T_2, UInt<3>("h4"), _icache_data_way1_5_wdata_T_1) @[Mux.scala 81:58]
    node _icache_data_way1_5_wdata_T_4 = eq(UInt<5>("h0"), icache_data_way1_5_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_5_wdata_T_5 = mux(_icache_data_way1_5_wdata_T_4, UInt<6>("h20"), _icache_data_way1_5_wdata_T_3) @[Mux.scala 81:58]
    node _icache_data_way1_5_wdata_T_6 = eq(UInt<5>("h10"), icache_data_way1_5_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_5_wdata_T_7 = mux(_icache_data_way1_5_wdata_T_6, UInt<6>("h20"), _icache_data_way1_5_wdata_T_5) @[Mux.scala 81:58]
    node _icache_data_way1_5_wdata_T_8 = eq(UInt<6>("h4"), icache_data_way1_5_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_5_wdata_T_9 = mux(_icache_data_way1_5_wdata_T_8, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_5_wdata_T_10 = eq(UInt<6>("h5"), icache_data_way1_5_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_5_wdata_T_11 = mux(_icache_data_way1_5_wdata_T_10, UInt<2>("h2"), _icache_data_way1_5_wdata_T_9) @[Mux.scala 81:58]
    node _icache_data_way1_5_wdata_T_12 = eq(UInt<6>("h7"), icache_data_way1_5_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_5_wdata_T_13 = mux(_icache_data_way1_5_wdata_T_12, UInt<4>("h8"), _icache_data_way1_5_wdata_T_11) @[Mux.scala 81:58]
    node _icache_data_way1_5_wdata_T_14 = eq(UInt<6>("h6"), icache_data_way1_5_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_5_wdata_T_15 = mux(_icache_data_way1_5_wdata_T_14, UInt<5>("h10"), _icache_data_way1_5_wdata_T_13) @[Mux.scala 81:58]
    node _icache_data_way1_5_wdata_T_16 = eq(UInt<6>("h1"), icache_data_way1_5_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_5_wdata_T_17 = mux(_icache_data_way1_5_wdata_T_16, _icache_data_way1_5_wdata_T_7, _icache_data_way1_5_wdata_T_15) @[Mux.scala 81:58]
    node icache_data_way1_5_wdata_opD_1 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 39:24]
    node icache_data_way1_5_wdata_RtD_1 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 40:24]
    node icache_data_way1_5_wdata_FunctD_1 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 41:27]
    node _icache_data_way1_5_wdata_T_18 = eq(UInt<6>("h8"), icache_data_way1_5_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way1_5_wdata_T_19 = mux(_icache_data_way1_5_wdata_T_18, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_5_wdata_T_20 = eq(UInt<6>("h9"), icache_data_way1_5_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way1_5_wdata_T_21 = mux(_icache_data_way1_5_wdata_T_20, UInt<1>("h1"), _icache_data_way1_5_wdata_T_19) @[Mux.scala 81:58]
    node _icache_data_way1_5_wdata_T_22 = eq(UInt<6>("h2"), icache_data_way1_5_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way1_5_wdata_T_23 = mux(_icache_data_way1_5_wdata_T_22, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_5_wdata_T_24 = eq(UInt<6>("h3"), icache_data_way1_5_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way1_5_wdata_T_25 = mux(_icache_data_way1_5_wdata_T_24, UInt<1>("h1"), _icache_data_way1_5_wdata_T_23) @[Mux.scala 81:58]
    node _icache_data_way1_5_wdata_T_26 = eq(UInt<6>("h0"), icache_data_way1_5_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way1_5_wdata_T_27 = mux(_icache_data_way1_5_wdata_T_26, _icache_data_way1_5_wdata_T_21, _icache_data_way1_5_wdata_T_25) @[Mux.scala 81:58]
    node icache_data_way1_5_wdata_opD_2 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 53:24]
    node icache_data_way1_5_wdata_RtD_2 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 54:24]
    node icache_data_way1_5_wdata_FunctD_2 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 55:27]
    node _icache_data_way1_5_wdata_T_28 = eq(UInt<5>("h1"), icache_data_way1_5_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_5_wdata_T_29 = mux(_icache_data_way1_5_wdata_T_28, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_5_wdata_T_30 = eq(UInt<5>("h11"), icache_data_way1_5_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_5_wdata_T_31 = mux(_icache_data_way1_5_wdata_T_30, UInt<1>("h1"), _icache_data_way1_5_wdata_T_29) @[Mux.scala 81:58]
    node _icache_data_way1_5_wdata_T_32 = eq(UInt<5>("h0"), icache_data_way1_5_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_5_wdata_T_33 = mux(_icache_data_way1_5_wdata_T_32, UInt<1>("h1"), _icache_data_way1_5_wdata_T_31) @[Mux.scala 81:58]
    node _icache_data_way1_5_wdata_T_34 = eq(UInt<5>("h10"), icache_data_way1_5_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_5_wdata_T_35 = mux(_icache_data_way1_5_wdata_T_34, UInt<1>("h1"), _icache_data_way1_5_wdata_T_33) @[Mux.scala 81:58]
    node _icache_data_way1_5_wdata_T_36 = eq(UInt<6>("h4"), icache_data_way1_5_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_5_wdata_T_37 = mux(_icache_data_way1_5_wdata_T_36, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_5_wdata_T_38 = eq(UInt<6>("h5"), icache_data_way1_5_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_5_wdata_T_39 = mux(_icache_data_way1_5_wdata_T_38, UInt<1>("h1"), _icache_data_way1_5_wdata_T_37) @[Mux.scala 81:58]
    node _icache_data_way1_5_wdata_T_40 = eq(UInt<6>("h7"), icache_data_way1_5_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_5_wdata_T_41 = mux(_icache_data_way1_5_wdata_T_40, UInt<1>("h1"), _icache_data_way1_5_wdata_T_39) @[Mux.scala 81:58]
    node _icache_data_way1_5_wdata_T_42 = eq(UInt<6>("h6"), icache_data_way1_5_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_5_wdata_T_43 = mux(_icache_data_way1_5_wdata_T_42, UInt<1>("h1"), _icache_data_way1_5_wdata_T_41) @[Mux.scala 81:58]
    node _icache_data_way1_5_wdata_T_44 = eq(UInt<6>("h1"), icache_data_way1_5_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_5_wdata_T_45 = mux(_icache_data_way1_5_wdata_T_44, _icache_data_way1_5_wdata_T_35, _icache_data_way1_5_wdata_T_43) @[Mux.scala 81:58]
    node icache_data_way1_5_wdata_lo = cat(_icache_data_way1_5_wdata_T_45, io.port.rdata) @[Cat.scala 31:58]
    node icache_data_way1_5_wdata_hi = cat(_icache_data_way1_5_wdata_T_17, _icache_data_way1_5_wdata_T_27) @[Cat.scala 31:58]
    node _icache_data_way1_5_wdata_T_46 = cat(icache_data_way1_5_wdata_hi, icache_data_way1_5_wdata_lo) @[Cat.scala 31:58]
    icache_data_way1[5].wdata <= _icache_data_way1_5_wdata_T_46 @[inst_cache.scala 177:35]
    icache_data_way1[5].en <= UInt<1>("h1") @[inst_cache.scala 178:32]
    icache_data_way1[6].addr <= stage1_sram_addr_reg @[inst_cache.scala 176:34]
    node icache_data_way1_6_wdata_opD = bits(io.port.rdata, 31, 26) @[inst_cache.scala 70:24]
    node icache_data_way1_6_wdata_RtD = bits(io.port.rdata, 20, 16) @[inst_cache.scala 71:24]
    node icache_data_way1_6_wdata_FunctD = bits(io.port.rdata, 5, 0) @[inst_cache.scala 72:27]
    node _icache_data_way1_6_wdata_T = eq(UInt<5>("h1"), icache_data_way1_6_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_6_wdata_T_1 = mux(_icache_data_way1_6_wdata_T, UInt<3>("h4"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_6_wdata_T_2 = eq(UInt<5>("h11"), icache_data_way1_6_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_6_wdata_T_3 = mux(_icache_data_way1_6_wdata_T_2, UInt<3>("h4"), _icache_data_way1_6_wdata_T_1) @[Mux.scala 81:58]
    node _icache_data_way1_6_wdata_T_4 = eq(UInt<5>("h0"), icache_data_way1_6_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_6_wdata_T_5 = mux(_icache_data_way1_6_wdata_T_4, UInt<6>("h20"), _icache_data_way1_6_wdata_T_3) @[Mux.scala 81:58]
    node _icache_data_way1_6_wdata_T_6 = eq(UInt<5>("h10"), icache_data_way1_6_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_6_wdata_T_7 = mux(_icache_data_way1_6_wdata_T_6, UInt<6>("h20"), _icache_data_way1_6_wdata_T_5) @[Mux.scala 81:58]
    node _icache_data_way1_6_wdata_T_8 = eq(UInt<6>("h4"), icache_data_way1_6_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_6_wdata_T_9 = mux(_icache_data_way1_6_wdata_T_8, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_6_wdata_T_10 = eq(UInt<6>("h5"), icache_data_way1_6_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_6_wdata_T_11 = mux(_icache_data_way1_6_wdata_T_10, UInt<2>("h2"), _icache_data_way1_6_wdata_T_9) @[Mux.scala 81:58]
    node _icache_data_way1_6_wdata_T_12 = eq(UInt<6>("h7"), icache_data_way1_6_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_6_wdata_T_13 = mux(_icache_data_way1_6_wdata_T_12, UInt<4>("h8"), _icache_data_way1_6_wdata_T_11) @[Mux.scala 81:58]
    node _icache_data_way1_6_wdata_T_14 = eq(UInt<6>("h6"), icache_data_way1_6_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_6_wdata_T_15 = mux(_icache_data_way1_6_wdata_T_14, UInt<5>("h10"), _icache_data_way1_6_wdata_T_13) @[Mux.scala 81:58]
    node _icache_data_way1_6_wdata_T_16 = eq(UInt<6>("h1"), icache_data_way1_6_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_6_wdata_T_17 = mux(_icache_data_way1_6_wdata_T_16, _icache_data_way1_6_wdata_T_7, _icache_data_way1_6_wdata_T_15) @[Mux.scala 81:58]
    node icache_data_way1_6_wdata_opD_1 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 39:24]
    node icache_data_way1_6_wdata_RtD_1 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 40:24]
    node icache_data_way1_6_wdata_FunctD_1 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 41:27]
    node _icache_data_way1_6_wdata_T_18 = eq(UInt<6>("h8"), icache_data_way1_6_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way1_6_wdata_T_19 = mux(_icache_data_way1_6_wdata_T_18, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_6_wdata_T_20 = eq(UInt<6>("h9"), icache_data_way1_6_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way1_6_wdata_T_21 = mux(_icache_data_way1_6_wdata_T_20, UInt<1>("h1"), _icache_data_way1_6_wdata_T_19) @[Mux.scala 81:58]
    node _icache_data_way1_6_wdata_T_22 = eq(UInt<6>("h2"), icache_data_way1_6_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way1_6_wdata_T_23 = mux(_icache_data_way1_6_wdata_T_22, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_6_wdata_T_24 = eq(UInt<6>("h3"), icache_data_way1_6_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way1_6_wdata_T_25 = mux(_icache_data_way1_6_wdata_T_24, UInt<1>("h1"), _icache_data_way1_6_wdata_T_23) @[Mux.scala 81:58]
    node _icache_data_way1_6_wdata_T_26 = eq(UInt<6>("h0"), icache_data_way1_6_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way1_6_wdata_T_27 = mux(_icache_data_way1_6_wdata_T_26, _icache_data_way1_6_wdata_T_21, _icache_data_way1_6_wdata_T_25) @[Mux.scala 81:58]
    node icache_data_way1_6_wdata_opD_2 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 53:24]
    node icache_data_way1_6_wdata_RtD_2 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 54:24]
    node icache_data_way1_6_wdata_FunctD_2 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 55:27]
    node _icache_data_way1_6_wdata_T_28 = eq(UInt<5>("h1"), icache_data_way1_6_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_6_wdata_T_29 = mux(_icache_data_way1_6_wdata_T_28, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_6_wdata_T_30 = eq(UInt<5>("h11"), icache_data_way1_6_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_6_wdata_T_31 = mux(_icache_data_way1_6_wdata_T_30, UInt<1>("h1"), _icache_data_way1_6_wdata_T_29) @[Mux.scala 81:58]
    node _icache_data_way1_6_wdata_T_32 = eq(UInt<5>("h0"), icache_data_way1_6_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_6_wdata_T_33 = mux(_icache_data_way1_6_wdata_T_32, UInt<1>("h1"), _icache_data_way1_6_wdata_T_31) @[Mux.scala 81:58]
    node _icache_data_way1_6_wdata_T_34 = eq(UInt<5>("h10"), icache_data_way1_6_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_6_wdata_T_35 = mux(_icache_data_way1_6_wdata_T_34, UInt<1>("h1"), _icache_data_way1_6_wdata_T_33) @[Mux.scala 81:58]
    node _icache_data_way1_6_wdata_T_36 = eq(UInt<6>("h4"), icache_data_way1_6_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_6_wdata_T_37 = mux(_icache_data_way1_6_wdata_T_36, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_6_wdata_T_38 = eq(UInt<6>("h5"), icache_data_way1_6_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_6_wdata_T_39 = mux(_icache_data_way1_6_wdata_T_38, UInt<1>("h1"), _icache_data_way1_6_wdata_T_37) @[Mux.scala 81:58]
    node _icache_data_way1_6_wdata_T_40 = eq(UInt<6>("h7"), icache_data_way1_6_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_6_wdata_T_41 = mux(_icache_data_way1_6_wdata_T_40, UInt<1>("h1"), _icache_data_way1_6_wdata_T_39) @[Mux.scala 81:58]
    node _icache_data_way1_6_wdata_T_42 = eq(UInt<6>("h6"), icache_data_way1_6_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_6_wdata_T_43 = mux(_icache_data_way1_6_wdata_T_42, UInt<1>("h1"), _icache_data_way1_6_wdata_T_41) @[Mux.scala 81:58]
    node _icache_data_way1_6_wdata_T_44 = eq(UInt<6>("h1"), icache_data_way1_6_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_6_wdata_T_45 = mux(_icache_data_way1_6_wdata_T_44, _icache_data_way1_6_wdata_T_35, _icache_data_way1_6_wdata_T_43) @[Mux.scala 81:58]
    node icache_data_way1_6_wdata_lo = cat(_icache_data_way1_6_wdata_T_45, io.port.rdata) @[Cat.scala 31:58]
    node icache_data_way1_6_wdata_hi = cat(_icache_data_way1_6_wdata_T_17, _icache_data_way1_6_wdata_T_27) @[Cat.scala 31:58]
    node _icache_data_way1_6_wdata_T_46 = cat(icache_data_way1_6_wdata_hi, icache_data_way1_6_wdata_lo) @[Cat.scala 31:58]
    icache_data_way1[6].wdata <= _icache_data_way1_6_wdata_T_46 @[inst_cache.scala 177:35]
    icache_data_way1[6].en <= UInt<1>("h1") @[inst_cache.scala 178:32]
    icache_data_way1[7].addr <= stage1_sram_addr_reg @[inst_cache.scala 176:34]
    node icache_data_way1_7_wdata_opD = bits(io.port.rdata, 31, 26) @[inst_cache.scala 70:24]
    node icache_data_way1_7_wdata_RtD = bits(io.port.rdata, 20, 16) @[inst_cache.scala 71:24]
    node icache_data_way1_7_wdata_FunctD = bits(io.port.rdata, 5, 0) @[inst_cache.scala 72:27]
    node _icache_data_way1_7_wdata_T = eq(UInt<5>("h1"), icache_data_way1_7_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_7_wdata_T_1 = mux(_icache_data_way1_7_wdata_T, UInt<3>("h4"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_7_wdata_T_2 = eq(UInt<5>("h11"), icache_data_way1_7_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_7_wdata_T_3 = mux(_icache_data_way1_7_wdata_T_2, UInt<3>("h4"), _icache_data_way1_7_wdata_T_1) @[Mux.scala 81:58]
    node _icache_data_way1_7_wdata_T_4 = eq(UInt<5>("h0"), icache_data_way1_7_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_7_wdata_T_5 = mux(_icache_data_way1_7_wdata_T_4, UInt<6>("h20"), _icache_data_way1_7_wdata_T_3) @[Mux.scala 81:58]
    node _icache_data_way1_7_wdata_T_6 = eq(UInt<5>("h10"), icache_data_way1_7_wdata_RtD) @[Mux.scala 81:61]
    node _icache_data_way1_7_wdata_T_7 = mux(_icache_data_way1_7_wdata_T_6, UInt<6>("h20"), _icache_data_way1_7_wdata_T_5) @[Mux.scala 81:58]
    node _icache_data_way1_7_wdata_T_8 = eq(UInt<6>("h4"), icache_data_way1_7_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_7_wdata_T_9 = mux(_icache_data_way1_7_wdata_T_8, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_7_wdata_T_10 = eq(UInt<6>("h5"), icache_data_way1_7_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_7_wdata_T_11 = mux(_icache_data_way1_7_wdata_T_10, UInt<2>("h2"), _icache_data_way1_7_wdata_T_9) @[Mux.scala 81:58]
    node _icache_data_way1_7_wdata_T_12 = eq(UInt<6>("h7"), icache_data_way1_7_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_7_wdata_T_13 = mux(_icache_data_way1_7_wdata_T_12, UInt<4>("h8"), _icache_data_way1_7_wdata_T_11) @[Mux.scala 81:58]
    node _icache_data_way1_7_wdata_T_14 = eq(UInt<6>("h6"), icache_data_way1_7_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_7_wdata_T_15 = mux(_icache_data_way1_7_wdata_T_14, UInt<5>("h10"), _icache_data_way1_7_wdata_T_13) @[Mux.scala 81:58]
    node _icache_data_way1_7_wdata_T_16 = eq(UInt<6>("h1"), icache_data_way1_7_wdata_opD) @[Mux.scala 81:61]
    node _icache_data_way1_7_wdata_T_17 = mux(_icache_data_way1_7_wdata_T_16, _icache_data_way1_7_wdata_T_7, _icache_data_way1_7_wdata_T_15) @[Mux.scala 81:58]
    node icache_data_way1_7_wdata_opD_1 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 39:24]
    node icache_data_way1_7_wdata_RtD_1 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 40:24]
    node icache_data_way1_7_wdata_FunctD_1 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 41:27]
    node _icache_data_way1_7_wdata_T_18 = eq(UInt<6>("h8"), icache_data_way1_7_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way1_7_wdata_T_19 = mux(_icache_data_way1_7_wdata_T_18, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_7_wdata_T_20 = eq(UInt<6>("h9"), icache_data_way1_7_wdata_FunctD_1) @[Mux.scala 81:61]
    node _icache_data_way1_7_wdata_T_21 = mux(_icache_data_way1_7_wdata_T_20, UInt<1>("h1"), _icache_data_way1_7_wdata_T_19) @[Mux.scala 81:58]
    node _icache_data_way1_7_wdata_T_22 = eq(UInt<6>("h2"), icache_data_way1_7_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way1_7_wdata_T_23 = mux(_icache_data_way1_7_wdata_T_22, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_7_wdata_T_24 = eq(UInt<6>("h3"), icache_data_way1_7_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way1_7_wdata_T_25 = mux(_icache_data_way1_7_wdata_T_24, UInt<1>("h1"), _icache_data_way1_7_wdata_T_23) @[Mux.scala 81:58]
    node _icache_data_way1_7_wdata_T_26 = eq(UInt<6>("h0"), icache_data_way1_7_wdata_opD_1) @[Mux.scala 81:61]
    node _icache_data_way1_7_wdata_T_27 = mux(_icache_data_way1_7_wdata_T_26, _icache_data_way1_7_wdata_T_21, _icache_data_way1_7_wdata_T_25) @[Mux.scala 81:58]
    node icache_data_way1_7_wdata_opD_2 = bits(io.port.rdata, 31, 26) @[inst_cache.scala 53:24]
    node icache_data_way1_7_wdata_RtD_2 = bits(io.port.rdata, 20, 16) @[inst_cache.scala 54:24]
    node icache_data_way1_7_wdata_FunctD_2 = bits(io.port.rdata, 5, 0) @[inst_cache.scala 55:27]
    node _icache_data_way1_7_wdata_T_28 = eq(UInt<5>("h1"), icache_data_way1_7_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_7_wdata_T_29 = mux(_icache_data_way1_7_wdata_T_28, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_7_wdata_T_30 = eq(UInt<5>("h11"), icache_data_way1_7_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_7_wdata_T_31 = mux(_icache_data_way1_7_wdata_T_30, UInt<1>("h1"), _icache_data_way1_7_wdata_T_29) @[Mux.scala 81:58]
    node _icache_data_way1_7_wdata_T_32 = eq(UInt<5>("h0"), icache_data_way1_7_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_7_wdata_T_33 = mux(_icache_data_way1_7_wdata_T_32, UInt<1>("h1"), _icache_data_way1_7_wdata_T_31) @[Mux.scala 81:58]
    node _icache_data_way1_7_wdata_T_34 = eq(UInt<5>("h10"), icache_data_way1_7_wdata_RtD_2) @[Mux.scala 81:61]
    node _icache_data_way1_7_wdata_T_35 = mux(_icache_data_way1_7_wdata_T_34, UInt<1>("h1"), _icache_data_way1_7_wdata_T_33) @[Mux.scala 81:58]
    node _icache_data_way1_7_wdata_T_36 = eq(UInt<6>("h4"), icache_data_way1_7_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_7_wdata_T_37 = mux(_icache_data_way1_7_wdata_T_36, UInt<1>("h1"), UInt<1>("h0")) @[Mux.scala 81:58]
    node _icache_data_way1_7_wdata_T_38 = eq(UInt<6>("h5"), icache_data_way1_7_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_7_wdata_T_39 = mux(_icache_data_way1_7_wdata_T_38, UInt<1>("h1"), _icache_data_way1_7_wdata_T_37) @[Mux.scala 81:58]
    node _icache_data_way1_7_wdata_T_40 = eq(UInt<6>("h7"), icache_data_way1_7_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_7_wdata_T_41 = mux(_icache_data_way1_7_wdata_T_40, UInt<1>("h1"), _icache_data_way1_7_wdata_T_39) @[Mux.scala 81:58]
    node _icache_data_way1_7_wdata_T_42 = eq(UInt<6>("h6"), icache_data_way1_7_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_7_wdata_T_43 = mux(_icache_data_way1_7_wdata_T_42, UInt<1>("h1"), _icache_data_way1_7_wdata_T_41) @[Mux.scala 81:58]
    node _icache_data_way1_7_wdata_T_44 = eq(UInt<6>("h1"), icache_data_way1_7_wdata_opD_2) @[Mux.scala 81:61]
    node _icache_data_way1_7_wdata_T_45 = mux(_icache_data_way1_7_wdata_T_44, _icache_data_way1_7_wdata_T_35, _icache_data_way1_7_wdata_T_43) @[Mux.scala 81:58]
    node icache_data_way1_7_wdata_lo = cat(_icache_data_way1_7_wdata_T_45, io.port.rdata) @[Cat.scala 31:58]
    node icache_data_way1_7_wdata_hi = cat(_icache_data_way1_7_wdata_T_17, _icache_data_way1_7_wdata_T_27) @[Cat.scala 31:58]
    node _icache_data_way1_7_wdata_T_46 = cat(icache_data_way1_7_wdata_hi, icache_data_way1_7_wdata_lo) @[Cat.scala 31:58]
    icache_data_way1[7].wdata <= _icache_data_way1_7_wdata_T_46 @[inst_cache.scala 177:35]
    icache_data_way1[7].en <= UInt<1>("h1") @[inst_cache.scala 178:32]
    node _hit_T = bits(icache_tag.io.hit, 0, 0) @[inst_cache.scala 181:33]
    node _hit_T_1 = bits(icache_tag.io.valid, 0, 0) @[inst_cache.scala 181:62]
    node _hit_T_2 = and(_hit_T, _hit_T_1) @[inst_cache.scala 181:40]
    node _hit_T_3 = bits(icache_tag_1.io.hit, 0, 0) @[inst_cache.scala 182:27]
    node _hit_T_4 = bits(icache_tag_1.io.valid, 0, 0) @[inst_cache.scala 182:56]
    node _hit_T_5 = and(_hit_T_3, _hit_T_4) @[inst_cache.scala 182:34]
    node hit = or(_hit_T_2, _hit_T_5) @[inst_cache.scala 181:70]
    node _T = bits(stage1_sram_addr_reg, 11, 5) @[inst_cache.scala 184:29]
    node _lru_T = eq(access_work_state, UInt<1>("h1")) @[inst_cache.scala 184:62]
    node _lru_T_1 = bits(icache_tag.io.hit, 0, 0) @[inst_cache.scala 185:30]
    node _lru_T_2 = bits(icache_tag_1.io.hit, 0, 0) @[inst_cache.scala 186:30]
    node _lru_T_3 = bits(stage1_sram_addr_reg, 11, 5) @[inst_cache.scala 186:105]
    node _lru_T_4 = mux(_lru_T_2, UInt<1>("h0"), lru[_lru_T_3]) @[inst_cache.scala 186:12]
    node _lru_T_5 = mux(_lru_T_1, UInt<1>("h1"), _lru_T_4) @[inst_cache.scala 185:12]
    node _lru_T_6 = eq(work_state, UInt<3>("h7")) @[inst_cache.scala 187:24]
    node _lru_T_7 = bits(stage1_sram_addr_reg, 11, 5) @[inst_cache.scala 187:71]
    node _lru_T_8 = not(lru[_lru_T_7]) @[inst_cache.scala 187:46]
    node _lru_T_9 = bits(stage1_sram_addr_reg, 11, 5) @[inst_cache.scala 187:105]
    node _lru_T_10 = mux(_lru_T_6, _lru_T_8, lru[_lru_T_9]) @[inst_cache.scala 187:12]
    node _lru_T_11 = mux(_lru_T, _lru_T_5, _lru_T_10) @[inst_cache.scala 184:43]
    lru[_T] <= _lru_T_11 @[inst_cache.scala 184:37]
    node _hit0_T = bits(icache_tag.io.hit, 0, 0) @[inst_cache.scala 189:33]
    node _hit0_T_1 = bits(icache_tag.io.valid, 0, 0) @[inst_cache.scala 189:62]
    node hit0 = and(_hit0_T, _hit0_T_1) @[inst_cache.scala 189:40]
    node _hit1_T = bits(icache_tag_1.io.hit, 0, 0) @[inst_cache.scala 190:33]
    node _hit1_T_1 = bits(icache_tag_1.io.valid, 0, 0) @[inst_cache.scala 190:62]
    node hit1 = and(_hit1_T, _hit1_T_1) @[inst_cache.scala 190:40]
    reg stage2_sram_addr_reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[inst_cache.scala 194:39]
    node _stage2_sram_addr_reg_T = mux(stage2_stall, stage1_sram_addr_reg, stage2_sram_addr_reg) @[inst_cache.scala 196:54]
    node _stage2_sram_addr_reg_T_1 = mux(stage2_flush, UInt<1>("h0"), _stage2_sram_addr_reg_T) @[inst_cache.scala 196:33]
    stage2_sram_addr_reg <= _stage2_sram_addr_reg_T_1 @[inst_cache.scala 196:26]
    reg stage2_sram_cache_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[inst_cache.scala 201:40]
    node _stage2_sram_cache_reg_T = mux(stage2_stall, stage1_sram_cache_reg, stage2_sram_cache_reg) @[inst_cache.scala 202:54]
    node _stage2_sram_cache_reg_T_1 = mux(stage2_flush, UInt<1>("h0"), _stage2_sram_cache_reg_T) @[inst_cache.scala 202:33]
    stage2_sram_cache_reg <= _stage2_sram_cache_reg_T_1 @[inst_cache.scala 202:27]
    reg stage2_sram_req_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[inst_cache.scala 204:38]
    node _stage2_sram_req_reg_T = eq(io.port.sram_write_en, UInt<1>("h0")) @[inst_cache.scala 205:112]
    node _stage2_sram_req_reg_T_1 = mux(_stage2_sram_req_reg_T, stage2_sram_req_reg, UInt<1>("h0")) @[inst_cache.scala 205:89]
    node _stage2_sram_req_reg_T_2 = mux(stage2_stall, stage1_sram_req_reg, _stage2_sram_req_reg_T_1) @[inst_cache.scala 205:52]
    node _stage2_sram_req_reg_T_3 = mux(stage2_flush, UInt<1>("h0"), _stage2_sram_req_reg_T_2) @[inst_cache.scala 205:31]
    stage2_sram_req_reg <= _stage2_sram_req_reg_T_3 @[inst_cache.scala 205:25]
    reg stage2_hit0_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[inst_cache.scala 208:34]
    node _stage2_hit0_reg_T = mux(stage2_stall, hit0, stage2_hit0_reg) @[inst_cache.scala 209:48]
    node _stage2_hit0_reg_T_1 = mux(stage2_flush, UInt<1>("h0"), _stage2_hit0_reg_T) @[inst_cache.scala 209:27]
    stage2_hit0_reg <= _stage2_hit0_reg_T_1 @[inst_cache.scala 209:21]
    reg stage2_hit1_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[inst_cache.scala 212:34]
    node _stage2_hit1_reg_T = mux(stage2_stall, hit1, stage2_hit1_reg) @[inst_cache.scala 213:48]
    node _stage2_hit1_reg_T_1 = mux(stage2_flush, UInt<1>("h0"), _stage2_hit1_reg_T) @[inst_cache.scala 213:27]
    stage2_hit1_reg <= _stage2_hit1_reg_T_1 @[inst_cache.scala 213:21]
    reg stage2_hit_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[inst_cache.scala 216:34]
    node _stage2_hit_reg_T = mux(stage2_stall, hit, stage2_hit_reg) @[inst_cache.scala 217:47]
    node _stage2_hit_reg_T_1 = mux(stage2_flush, UInt<1>("h0"), _stage2_hit_reg_T) @[inst_cache.scala 217:26]
    stage2_hit_reg <= _stage2_hit_reg_T_1 @[inst_cache.scala 217:20]
    reg stage2_data_valid_reg : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[inst_cache.scala 219:40]
    node _stage2_data_valid_reg_T = bits(stage1_sram_cache_reg, 0, 0) @[inst_cache.scala 222:95]
    node _stage2_data_valid_reg_T_1 = eq(_stage2_data_valid_reg_T, UInt<1>("h0")) @[inst_cache.scala 222:72]
    node _stage2_data_valid_reg_T_2 = bits(stage1_sram_addr_reg, 4, 2) @[inst_cache.scala 222:135]
    node _stage2_data_valid_reg_T_3 = leq(_stage2_data_valid_reg_T_2, UInt<3>("h5")) @[inst_cache.scala 222:141]
    node _stage2_data_valid_reg_T_4 = bits(stage1_sram_addr_reg, 4, 2) @[inst_cache.scala 223:33]
    node _stage2_data_valid_reg_T_5 = eq(_stage2_data_valid_reg_T_4, UInt<3>("h6")) @[inst_cache.scala 223:40]
    node _stage2_data_valid_reg_T_6 = mux(_stage2_data_valid_reg_T_5, UInt<1>("h1"), UInt<1>("h1")) @[inst_cache.scala 223:12]
    node _stage2_data_valid_reg_T_7 = mux(_stage2_data_valid_reg_T_3, UInt<1>("h1"), _stage2_data_valid_reg_T_6) @[inst_cache.scala 222:114]
    node _stage2_data_valid_reg_T_8 = mux(_stage2_data_valid_reg_T_1, UInt<1>("h1"), _stage2_data_valid_reg_T_7) @[inst_cache.scala 222:71]
    node _stage2_data_valid_reg_T_9 = mux(stage2_stall, _stage2_data_valid_reg_T_8, stage2_data_valid_reg) @[inst_cache.scala 222:54]
    node _stage2_data_valid_reg_T_10 = mux(stage2_flush, UInt<1>("h0"), _stage2_data_valid_reg_T_9) @[inst_cache.scala 222:33]
    stage2_data_valid_reg <= _stage2_data_valid_reg_T_10 @[inst_cache.scala 222:27]
    reg stage2_write_en_reg : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[inst_cache.scala 225:38]
    node _stage2_write_en_reg_T = bits(stage1_sram_req_reg, 0, 0) @[inst_cache.scala 226:90]
    node _stage2_write_en_reg_T_1 = eq(access_stage1_sram_valid, UInt<1>("h1")) @[inst_cache.scala 226:126]
    node _stage2_write_en_reg_T_2 = eq(access_stage1_sram_valid, UInt<2>("h2")) @[inst_cache.scala 226:167]
    node _stage2_write_en_reg_T_3 = bits(stage1_sram_cache_reg, 0, 0) @[inst_cache.scala 226:206]
    node _stage2_write_en_reg_T_4 = eq(_stage2_write_en_reg_T_3, UInt<1>("h0")) @[inst_cache.scala 226:183]
    node _stage2_write_en_reg_T_5 = bits(stage1_sram_addr_reg, 4, 2) @[inst_cache.scala 226:241]
    node _stage2_write_en_reg_T_6 = leq(_stage2_write_en_reg_T_5, UInt<3>("h5")) @[inst_cache.scala 226:247]
    node _stage2_write_en_reg_T_7 = bits(stage1_sram_addr_reg, 4, 2) @[inst_cache.scala 227:33]
    node _stage2_write_en_reg_T_8 = eq(_stage2_write_en_reg_T_7, UInt<3>("h6")) @[inst_cache.scala 227:40]
    node _stage2_write_en_reg_T_9 = mux(_stage2_write_en_reg_T_8, UInt<1>("h1"), UInt<1>("h1")) @[inst_cache.scala 227:12]
    node _stage2_write_en_reg_T_10 = mux(_stage2_write_en_reg_T_6, UInt<1>("h1"), _stage2_write_en_reg_T_9) @[inst_cache.scala 226:220]
    node _stage2_write_en_reg_T_11 = mux(_stage2_write_en_reg_T_4, UInt<1>("h1"), _stage2_write_en_reg_T_10) @[inst_cache.scala 226:182]
    node _stage2_write_en_reg_T_12 = mux(_stage2_write_en_reg_T_2, UInt<1>("h1"), _stage2_write_en_reg_T_11) @[inst_cache.scala 226:141]
    node _stage2_write_en_reg_T_13 = mux(_stage2_write_en_reg_T_1, UInt<1>("h0"), _stage2_write_en_reg_T_12) @[inst_cache.scala 226:100]
    node _stage2_write_en_reg_T_14 = mux(_stage2_write_en_reg_T, _stage2_write_en_reg_T_13, UInt<1>("h1")) @[inst_cache.scala 226:69]
    node _stage2_write_en_reg_T_15 = mux(stage2_stall, _stage2_write_en_reg_T_14, stage2_write_en_reg) @[inst_cache.scala 226:52]
    node _stage2_write_en_reg_T_16 = mux(stage2_flush, UInt<1>("h0"), _stage2_write_en_reg_T_15) @[inst_cache.scala 226:31]
    stage2_write_en_reg <= _stage2_write_en_reg_T_16 @[inst_cache.scala 226:25]
    node _word_L_selection0_T = bits(stage2_sram_addr_reg, 4, 2) @[inst_cache.scala 231:66]
    node _word_L_selection1_T = bits(stage2_sram_addr_reg, 4, 2) @[inst_cache.scala 232:66]
    node _hit_word_L_T = bits(stage2_hit0_reg, 0, 0) @[inst_cache.scala 240:42]
    node hit_word_L = mux(_hit_word_L_T, icache_data_way0[_word_L_selection0_T].rdata, icache_data_way1[_word_L_selection1_T].rdata) @[inst_cache.scala 240:25]
    reg has_stage2_stall : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[inst_cache.scala 244:35]
    has_stage2_stall <= stage2_stall @[inst_cache.scala 245:22]
    reg sram_rdata_L_Reg : UInt<40>, clock with :
      reset => (reset, UInt<40>("h0")) @[inst_cache.scala 247:35]
    node _access_sram_rdata_L_T = eq(work_state, UInt<3>("h4")) @[inst_cache.scala 251:47]
    node _access_sram_rdata_L_T_1 = eq(work_state, UInt<1>("h1")) @[inst_cache.scala 251:96]
    node _access_sram_rdata_L_T_2 = mux(_access_sram_rdata_L_T_1, hit_word_L, UInt<1>("h0")) @[inst_cache.scala 251:84]
    node access_sram_rdata_L = mux(_access_sram_rdata_L_T, wait_data_L, _access_sram_rdata_L_T_2) @[inst_cache.scala 251:35]
    node _sram_rdata_L_Reg_T = mux(has_stage2_stall, access_sram_rdata_L, sram_rdata_L_Reg) @[inst_cache.scala 255:28]
    sram_rdata_L_Reg <= _sram_rdata_L_Reg_T @[inst_cache.scala 255:22]
    node _io_port_sram_rdata_L_T = eq(io.inst_buffer_full, UInt<1>("h0")) @[inst_cache.scala 260:33]
    node _io_port_sram_rdata_L_T_1 = and(_io_port_sram_rdata_L_T, has_stage2_stall) @[inst_cache.scala 260:54]
    node _io_port_sram_rdata_L_T_2 = mux(_io_port_sram_rdata_L_T_1, access_sram_rdata_L, sram_rdata_L_Reg) @[inst_cache.scala 260:32]
    io.port.sram_rdata_L <= _io_port_sram_rdata_L_T_2 @[inst_cache.scala 260:26]
    node _access_work_state_T = eq(work_state, UInt<2>("h2")) @[inst_cache.scala 273:41]
    node _access_work_state_T_1 = bits(io.port.arready, 0, 0) @[inst_cache.scala 273:82]
    node _access_work_state_T_2 = and(_access_work_state_T, _access_work_state_T_1) @[inst_cache.scala 273:63]
    node _access_work_state_T_3 = eq(work_state, UInt<2>("h3")) @[inst_cache.scala 274:23]
    node _access_work_state_T_4 = bits(io.port.rlast, 0, 0) @[inst_cache.scala 274:64]
    node _access_work_state_T_5 = bits(io.port.rvalid, 0, 0) @[inst_cache.scala 274:89]
    node _access_work_state_T_6 = and(_access_work_state_T_4, _access_work_state_T_5) @[inst_cache.scala 274:71]
    node _access_work_state_T_7 = mux(_access_work_state_T_6, UInt<3>("h4"), UInt<2>("h3")) @[inst_cache.scala 274:49]
    node _access_work_state_T_8 = eq(work_state, UInt<3>("h4")) @[inst_cache.scala 275:23]
    node _access_work_state_T_9 = bits(hit, 0, 0) @[inst_cache.scala 275:51]
    node _access_work_state_T_10 = bits(_access_work_state_T_9, 0, 0) @[inst_cache.scala 275:58]
    node _access_work_state_T_11 = bits(stage1_sram_req_reg, 0, 0) @[inst_cache.scala 275:89]
    node _access_work_state_T_12 = bits(stage1_sram_cache_reg, 0, 0) @[inst_cache.scala 275:122]
    node _access_work_state_T_13 = mux(stage1_finished, UInt<3>("h4"), UInt<2>("h2")) @[inst_cache.scala 275:145]
    node _access_work_state_T_14 = mux(_access_work_state_T_12, UInt<1>("h1"), _access_work_state_T_13) @[inst_cache.scala 275:99]
    node _access_work_state_T_15 = mux(_access_work_state_T_11, _access_work_state_T_14, UInt<1>("h1")) @[inst_cache.scala 275:68]
    node _access_work_state_T_16 = bits(stage1_sram_req_reg, 0, 0) @[inst_cache.scala 276:36]
    node _access_work_state_T_17 = bits(stage1_sram_cache_reg, 0, 0) @[inst_cache.scala 276:69]
    node _access_work_state_T_18 = mux(stage1_finished, UInt<3>("h4"), UInt<3>("h5")) @[inst_cache.scala 276:79]
    node _access_work_state_T_19 = mux(stage1_finished, UInt<3>("h4"), UInt<2>("h2")) @[inst_cache.scala 276:141]
    node _access_work_state_T_20 = mux(_access_work_state_T_17, _access_work_state_T_18, _access_work_state_T_19) @[inst_cache.scala 276:46]
    node _access_work_state_T_21 = mux(_access_work_state_T_16, _access_work_state_T_20, UInt<1>("h1")) @[inst_cache.scala 276:15]
    node _access_work_state_T_22 = mux(_access_work_state_T_10, _access_work_state_T_15, _access_work_state_T_21) @[inst_cache.scala 275:46]
    node _access_work_state_T_23 = eq(work_state, UInt<1>("h1")) @[inst_cache.scala 278:23]
    node _access_work_state_T_24 = bits(hit, 0, 0) @[inst_cache.scala 278:47]
    node _access_work_state_T_25 = bits(_access_work_state_T_24, 0, 0) @[inst_cache.scala 278:54]
    node _access_work_state_T_26 = bits(stage1_sram_req_reg, 0, 0) @[inst_cache.scala 278:85]
    node _access_work_state_T_27 = bits(stage1_sram_cache_reg, 0, 0) @[inst_cache.scala 278:118]
    node _access_work_state_T_28 = mux(_access_work_state_T_27, UInt<1>("h1"), UInt<2>("h2")) @[inst_cache.scala 278:95]
    node _access_work_state_T_29 = mux(_access_work_state_T_26, _access_work_state_T_28, UInt<1>("h1")) @[inst_cache.scala 278:64]
    node _access_work_state_T_30 = bits(stage1_sram_req_reg, 0, 0) @[inst_cache.scala 279:36]
    node _access_work_state_T_31 = bits(stage1_sram_cache_reg, 0, 0) @[inst_cache.scala 279:69]
    node _access_work_state_T_32 = mux(_access_work_state_T_31, UInt<3>("h5"), UInt<2>("h2")) @[inst_cache.scala 279:46]
    node _access_work_state_T_33 = mux(_access_work_state_T_30, _access_work_state_T_32, UInt<1>("h1")) @[inst_cache.scala 279:15]
    node _access_work_state_T_34 = mux(_access_work_state_T_25, _access_work_state_T_29, _access_work_state_T_33) @[inst_cache.scala 278:42]
    node _access_work_state_T_35 = eq(work_state, UInt<3>("h5")) @[inst_cache.scala 280:23]
    node _access_work_state_T_36 = bits(io.port.arready, 0, 0) @[inst_cache.scala 280:69]
    node _access_work_state_T_37 = and(_access_work_state_T_35, _access_work_state_T_36) @[inst_cache.scala 280:50]
    node _access_work_state_T_38 = eq(work_state, UInt<3>("h6")) @[inst_cache.scala 281:23]
    node _access_work_state_T_39 = bits(io.port.rlast, 0, 0) @[inst_cache.scala 281:69]
    node _access_work_state_T_40 = bits(io.port.rvalid, 0, 0) @[inst_cache.scala 281:94]
    node _access_work_state_T_41 = and(_access_work_state_T_39, _access_work_state_T_40) @[inst_cache.scala 281:76]
    node _access_work_state_T_42 = mux(_access_work_state_T_41, UInt<3>("h7"), work_state) @[inst_cache.scala 281:54]
    node _access_work_state_T_43 = eq(work_state, UInt<3>("h7")) @[inst_cache.scala 282:23]
    node _access_work_state_T_44 = mux(_access_work_state_T_43, UInt<3>("h4"), work_state) @[inst_cache.scala 282:12]
    node _access_work_state_T_45 = mux(_access_work_state_T_38, _access_work_state_T_42, _access_work_state_T_44) @[inst_cache.scala 281:12]
    node _access_work_state_T_46 = mux(_access_work_state_T_37, UInt<3>("h6"), _access_work_state_T_45) @[inst_cache.scala 280:12]
    node _access_work_state_T_47 = mux(_access_work_state_T_23, _access_work_state_T_34, _access_work_state_T_46) @[inst_cache.scala 278:12]
    node _access_work_state_T_48 = mux(_access_work_state_T_8, _access_work_state_T_22, _access_work_state_T_47) @[inst_cache.scala 275:12]
    node _access_work_state_T_49 = mux(_access_work_state_T_3, _access_work_state_T_7, _access_work_state_T_48) @[inst_cache.scala 274:12]
    node _access_work_state_T_50 = mux(_access_work_state_T_2, UInt<2>("h3"), _access_work_state_T_49) @[inst_cache.scala 273:30]
    access_work_state <= _access_work_state_T_50 @[inst_cache.scala 273:23]
    work_state <= access_work_state @[inst_cache.scala 293:16]
    node _wait_data_L_T = eq(work_state, UInt<2>("h3")) @[inst_cache.scala 302:35]
    node _wait_data_L_T_1 = bits(io.port.rvalid, 0, 0) @[inst_cache.scala 302:76]
    node _wait_data_L_T_2 = and(_wait_data_L_T, _wait_data_L_T_1) @[inst_cache.scala 302:58]
    node _wait_data_L_T_3 = eq(write_counter, UInt<1>("h0")) @[inst_cache.scala 302:100]
    node _wait_data_L_T_4 = and(_wait_data_L_T_2, _wait_data_L_T_3) @[inst_cache.scala 302:83]
    node _wait_data_L_T_5 = eq(work_state, UInt<3>("h6")) @[inst_cache.scala 303:25]
    node _wait_data_L_T_6 = bits(io.port.rvalid, 0, 0) @[inst_cache.scala 303:71]
    node _wait_data_L_T_7 = and(_wait_data_L_T_5, _wait_data_L_T_6) @[inst_cache.scala 303:53]
    node _wait_data_L_T_8 = bits(stage1_sram_addr_reg, 4, 2) @[inst_cache.scala 303:119]
    node _wait_data_L_T_9 = eq(write_counter, _wait_data_L_T_8) @[inst_cache.scala 303:95]
    node _wait_data_L_T_10 = and(_wait_data_L_T_7, _wait_data_L_T_9) @[inst_cache.scala 303:78]
    node _wait_data_L_T_11 = mux(_wait_data_L_T_10, decoder_inst_data, wait_data_L) @[inst_cache.scala 303:13]
    node _wait_data_L_T_12 = mux(_wait_data_L_T_4, decoder_inst_data, _wait_data_L_T_11) @[inst_cache.scala 302:23]
    wait_data_L <= _wait_data_L_T_12 @[inst_cache.scala 302:17]
    node _write_counter_T = eq(work_state, UInt<3>("h6")) @[inst_cache.scala 314:37]
    node _write_counter_T_1 = eq(work_state, UInt<2>("h3")) @[inst_cache.scala 314:79]
    node _write_counter_T_2 = or(_write_counter_T, _write_counter_T_1) @[inst_cache.scala 314:65]
    node _write_counter_T_3 = bits(io.port.rvalid, 0, 0) @[inst_cache.scala 314:121]
    node _write_counter_T_4 = bits(io.port.rlast, 0, 0) @[inst_cache.scala 314:145]
    node _write_counter_T_5 = and(_write_counter_T_3, _write_counter_T_4) @[inst_cache.scala 314:128]
    node _write_counter_T_6 = bits(io.port.rvalid, 0, 0) @[inst_cache.scala 314:175]
    node _write_counter_T_7 = add(write_counter, UInt<1>("h1")) @[inst_cache.scala 314:195]
    node _write_counter_T_8 = tail(_write_counter_T_7, 1) @[inst_cache.scala 314:195]
    node _write_counter_T_9 = mux(_write_counter_T_6, _write_counter_T_8, write_counter) @[inst_cache.scala 314:159]
    node _write_counter_T_10 = mux(_write_counter_T_5, UInt<1>("h0"), _write_counter_T_9) @[inst_cache.scala 314:105]
    node _write_counter_T_11 = mux(_write_counter_T_2, _write_counter_T_10, write_counter) @[inst_cache.scala 314:25]
    write_counter <= _write_counter_T_11 @[inst_cache.scala 314:19]
    io.port.sram_data_valid <= stage2_data_valid_reg @[inst_cache.scala 317:29]
    node _icache_data_way0_0_wen_T = eq(work_state, UInt<3>("h6")) @[inst_cache.scala 320:67]
    node _icache_data_way0_0_wen_T_1 = bits(io.port.rvalid, 0, 0) @[inst_cache.scala 320:113]
    node _icache_data_way0_0_wen_T_2 = and(_icache_data_way0_0_wen_T, _icache_data_way0_0_wen_T_1) @[inst_cache.scala 320:95]
    node _icache_data_way0_0_wen_T_3 = bits(stage1_sram_addr_reg, 11, 5) @[inst_cache.scala 321:36]
    node _icache_data_way0_0_wen_T_4 = eq(lru[_icache_data_way0_0_wen_T_3], UInt<1>("h0")) @[inst_cache.scala 321:44]
    node _icache_data_way0_0_wen_T_5 = and(_icache_data_way0_0_wen_T_2, _icache_data_way0_0_wen_T_4) @[inst_cache.scala 321:9]
    node _icache_data_way0_0_wen_T_6 = eq(write_counter, UInt<1>("h0")) @[inst_cache.scala 321:69]
    node _icache_data_way0_0_wen_T_7 = and(_icache_data_way0_0_wen_T_5, _icache_data_way0_0_wen_T_6) @[inst_cache.scala 321:52]
    node _icache_data_way0_0_wen_T_8 = mux(_icache_data_way0_0_wen_T_7, UInt<5>("h1f"), UInt<1>("h0")) @[inst_cache.scala 320:55]
    icache_data_way0[0].wen <= _icache_data_way0_0_wen_T_8 @[inst_cache.scala 320:49]
    node _icache_data_way0_1_wen_T = eq(work_state, UInt<3>("h6")) @[inst_cache.scala 320:67]
    node _icache_data_way0_1_wen_T_1 = bits(io.port.rvalid, 0, 0) @[inst_cache.scala 320:113]
    node _icache_data_way0_1_wen_T_2 = and(_icache_data_way0_1_wen_T, _icache_data_way0_1_wen_T_1) @[inst_cache.scala 320:95]
    node _icache_data_way0_1_wen_T_3 = bits(stage1_sram_addr_reg, 11, 5) @[inst_cache.scala 321:36]
    node _icache_data_way0_1_wen_T_4 = eq(lru[_icache_data_way0_1_wen_T_3], UInt<1>("h0")) @[inst_cache.scala 321:44]
    node _icache_data_way0_1_wen_T_5 = and(_icache_data_way0_1_wen_T_2, _icache_data_way0_1_wen_T_4) @[inst_cache.scala 321:9]
    node _icache_data_way0_1_wen_T_6 = eq(write_counter, UInt<1>("h1")) @[inst_cache.scala 321:69]
    node _icache_data_way0_1_wen_T_7 = and(_icache_data_way0_1_wen_T_5, _icache_data_way0_1_wen_T_6) @[inst_cache.scala 321:52]
    node _icache_data_way0_1_wen_T_8 = mux(_icache_data_way0_1_wen_T_7, UInt<5>("h1f"), UInt<1>("h0")) @[inst_cache.scala 320:55]
    icache_data_way0[1].wen <= _icache_data_way0_1_wen_T_8 @[inst_cache.scala 320:49]
    node _icache_data_way0_2_wen_T = eq(work_state, UInt<3>("h6")) @[inst_cache.scala 320:67]
    node _icache_data_way0_2_wen_T_1 = bits(io.port.rvalid, 0, 0) @[inst_cache.scala 320:113]
    node _icache_data_way0_2_wen_T_2 = and(_icache_data_way0_2_wen_T, _icache_data_way0_2_wen_T_1) @[inst_cache.scala 320:95]
    node _icache_data_way0_2_wen_T_3 = bits(stage1_sram_addr_reg, 11, 5) @[inst_cache.scala 321:36]
    node _icache_data_way0_2_wen_T_4 = eq(lru[_icache_data_way0_2_wen_T_3], UInt<1>("h0")) @[inst_cache.scala 321:44]
    node _icache_data_way0_2_wen_T_5 = and(_icache_data_way0_2_wen_T_2, _icache_data_way0_2_wen_T_4) @[inst_cache.scala 321:9]
    node _icache_data_way0_2_wen_T_6 = eq(write_counter, UInt<2>("h2")) @[inst_cache.scala 321:69]
    node _icache_data_way0_2_wen_T_7 = and(_icache_data_way0_2_wen_T_5, _icache_data_way0_2_wen_T_6) @[inst_cache.scala 321:52]
    node _icache_data_way0_2_wen_T_8 = mux(_icache_data_way0_2_wen_T_7, UInt<5>("h1f"), UInt<1>("h0")) @[inst_cache.scala 320:55]
    icache_data_way0[2].wen <= _icache_data_way0_2_wen_T_8 @[inst_cache.scala 320:49]
    node _icache_data_way0_3_wen_T = eq(work_state, UInt<3>("h6")) @[inst_cache.scala 320:67]
    node _icache_data_way0_3_wen_T_1 = bits(io.port.rvalid, 0, 0) @[inst_cache.scala 320:113]
    node _icache_data_way0_3_wen_T_2 = and(_icache_data_way0_3_wen_T, _icache_data_way0_3_wen_T_1) @[inst_cache.scala 320:95]
    node _icache_data_way0_3_wen_T_3 = bits(stage1_sram_addr_reg, 11, 5) @[inst_cache.scala 321:36]
    node _icache_data_way0_3_wen_T_4 = eq(lru[_icache_data_way0_3_wen_T_3], UInt<1>("h0")) @[inst_cache.scala 321:44]
    node _icache_data_way0_3_wen_T_5 = and(_icache_data_way0_3_wen_T_2, _icache_data_way0_3_wen_T_4) @[inst_cache.scala 321:9]
    node _icache_data_way0_3_wen_T_6 = eq(write_counter, UInt<2>("h3")) @[inst_cache.scala 321:69]
    node _icache_data_way0_3_wen_T_7 = and(_icache_data_way0_3_wen_T_5, _icache_data_way0_3_wen_T_6) @[inst_cache.scala 321:52]
    node _icache_data_way0_3_wen_T_8 = mux(_icache_data_way0_3_wen_T_7, UInt<5>("h1f"), UInt<1>("h0")) @[inst_cache.scala 320:55]
    icache_data_way0[3].wen <= _icache_data_way0_3_wen_T_8 @[inst_cache.scala 320:49]
    node _icache_data_way0_4_wen_T = eq(work_state, UInt<3>("h6")) @[inst_cache.scala 320:67]
    node _icache_data_way0_4_wen_T_1 = bits(io.port.rvalid, 0, 0) @[inst_cache.scala 320:113]
    node _icache_data_way0_4_wen_T_2 = and(_icache_data_way0_4_wen_T, _icache_data_way0_4_wen_T_1) @[inst_cache.scala 320:95]
    node _icache_data_way0_4_wen_T_3 = bits(stage1_sram_addr_reg, 11, 5) @[inst_cache.scala 321:36]
    node _icache_data_way0_4_wen_T_4 = eq(lru[_icache_data_way0_4_wen_T_3], UInt<1>("h0")) @[inst_cache.scala 321:44]
    node _icache_data_way0_4_wen_T_5 = and(_icache_data_way0_4_wen_T_2, _icache_data_way0_4_wen_T_4) @[inst_cache.scala 321:9]
    node _icache_data_way0_4_wen_T_6 = eq(write_counter, UInt<3>("h4")) @[inst_cache.scala 321:69]
    node _icache_data_way0_4_wen_T_7 = and(_icache_data_way0_4_wen_T_5, _icache_data_way0_4_wen_T_6) @[inst_cache.scala 321:52]
    node _icache_data_way0_4_wen_T_8 = mux(_icache_data_way0_4_wen_T_7, UInt<5>("h1f"), UInt<1>("h0")) @[inst_cache.scala 320:55]
    icache_data_way0[4].wen <= _icache_data_way0_4_wen_T_8 @[inst_cache.scala 320:49]
    node _icache_data_way0_5_wen_T = eq(work_state, UInt<3>("h6")) @[inst_cache.scala 320:67]
    node _icache_data_way0_5_wen_T_1 = bits(io.port.rvalid, 0, 0) @[inst_cache.scala 320:113]
    node _icache_data_way0_5_wen_T_2 = and(_icache_data_way0_5_wen_T, _icache_data_way0_5_wen_T_1) @[inst_cache.scala 320:95]
    node _icache_data_way0_5_wen_T_3 = bits(stage1_sram_addr_reg, 11, 5) @[inst_cache.scala 321:36]
    node _icache_data_way0_5_wen_T_4 = eq(lru[_icache_data_way0_5_wen_T_3], UInt<1>("h0")) @[inst_cache.scala 321:44]
    node _icache_data_way0_5_wen_T_5 = and(_icache_data_way0_5_wen_T_2, _icache_data_way0_5_wen_T_4) @[inst_cache.scala 321:9]
    node _icache_data_way0_5_wen_T_6 = eq(write_counter, UInt<3>("h5")) @[inst_cache.scala 321:69]
    node _icache_data_way0_5_wen_T_7 = and(_icache_data_way0_5_wen_T_5, _icache_data_way0_5_wen_T_6) @[inst_cache.scala 321:52]
    node _icache_data_way0_5_wen_T_8 = mux(_icache_data_way0_5_wen_T_7, UInt<5>("h1f"), UInt<1>("h0")) @[inst_cache.scala 320:55]
    icache_data_way0[5].wen <= _icache_data_way0_5_wen_T_8 @[inst_cache.scala 320:49]
    node _icache_data_way0_6_wen_T = eq(work_state, UInt<3>("h6")) @[inst_cache.scala 320:67]
    node _icache_data_way0_6_wen_T_1 = bits(io.port.rvalid, 0, 0) @[inst_cache.scala 320:113]
    node _icache_data_way0_6_wen_T_2 = and(_icache_data_way0_6_wen_T, _icache_data_way0_6_wen_T_1) @[inst_cache.scala 320:95]
    node _icache_data_way0_6_wen_T_3 = bits(stage1_sram_addr_reg, 11, 5) @[inst_cache.scala 321:36]
    node _icache_data_way0_6_wen_T_4 = eq(lru[_icache_data_way0_6_wen_T_3], UInt<1>("h0")) @[inst_cache.scala 321:44]
    node _icache_data_way0_6_wen_T_5 = and(_icache_data_way0_6_wen_T_2, _icache_data_way0_6_wen_T_4) @[inst_cache.scala 321:9]
    node _icache_data_way0_6_wen_T_6 = eq(write_counter, UInt<3>("h6")) @[inst_cache.scala 321:69]
    node _icache_data_way0_6_wen_T_7 = and(_icache_data_way0_6_wen_T_5, _icache_data_way0_6_wen_T_6) @[inst_cache.scala 321:52]
    node _icache_data_way0_6_wen_T_8 = mux(_icache_data_way0_6_wen_T_7, UInt<5>("h1f"), UInt<1>("h0")) @[inst_cache.scala 320:55]
    icache_data_way0[6].wen <= _icache_data_way0_6_wen_T_8 @[inst_cache.scala 320:49]
    node _icache_data_way0_7_wen_T = eq(work_state, UInt<3>("h6")) @[inst_cache.scala 320:67]
    node _icache_data_way0_7_wen_T_1 = bits(io.port.rvalid, 0, 0) @[inst_cache.scala 320:113]
    node _icache_data_way0_7_wen_T_2 = and(_icache_data_way0_7_wen_T, _icache_data_way0_7_wen_T_1) @[inst_cache.scala 320:95]
    node _icache_data_way0_7_wen_T_3 = bits(stage1_sram_addr_reg, 11, 5) @[inst_cache.scala 321:36]
    node _icache_data_way0_7_wen_T_4 = eq(lru[_icache_data_way0_7_wen_T_3], UInt<1>("h0")) @[inst_cache.scala 321:44]
    node _icache_data_way0_7_wen_T_5 = and(_icache_data_way0_7_wen_T_2, _icache_data_way0_7_wen_T_4) @[inst_cache.scala 321:9]
    node _icache_data_way0_7_wen_T_6 = eq(write_counter, UInt<3>("h7")) @[inst_cache.scala 321:69]
    node _icache_data_way0_7_wen_T_7 = and(_icache_data_way0_7_wen_T_5, _icache_data_way0_7_wen_T_6) @[inst_cache.scala 321:52]
    node _icache_data_way0_7_wen_T_8 = mux(_icache_data_way0_7_wen_T_7, UInt<5>("h1f"), UInt<1>("h0")) @[inst_cache.scala 320:55]
    icache_data_way0[7].wen <= _icache_data_way0_7_wen_T_8 @[inst_cache.scala 320:49]
    node _icache_data_way1_0_wen_T = eq(work_state, UInt<3>("h6")) @[inst_cache.scala 322:67]
    node _icache_data_way1_0_wen_T_1 = bits(io.port.rvalid, 0, 0) @[inst_cache.scala 322:113]
    node _icache_data_way1_0_wen_T_2 = and(_icache_data_way1_0_wen_T, _icache_data_way1_0_wen_T_1) @[inst_cache.scala 322:95]
    node _icache_data_way1_0_wen_T_3 = bits(stage1_sram_addr_reg, 11, 5) @[inst_cache.scala 323:36]
    node _icache_data_way1_0_wen_T_4 = eq(lru[_icache_data_way1_0_wen_T_3], UInt<1>("h1")) @[inst_cache.scala 323:44]
    node _icache_data_way1_0_wen_T_5 = and(_icache_data_way1_0_wen_T_2, _icache_data_way1_0_wen_T_4) @[inst_cache.scala 323:9]
    node _icache_data_way1_0_wen_T_6 = eq(write_counter, UInt<1>("h0")) @[inst_cache.scala 323:69]
    node _icache_data_way1_0_wen_T_7 = and(_icache_data_way1_0_wen_T_5, _icache_data_way1_0_wen_T_6) @[inst_cache.scala 323:52]
    node _icache_data_way1_0_wen_T_8 = mux(_icache_data_way1_0_wen_T_7, UInt<5>("h1f"), UInt<1>("h0")) @[inst_cache.scala 322:55]
    icache_data_way1[0].wen <= _icache_data_way1_0_wen_T_8 @[inst_cache.scala 322:49]
    node _icache_data_way1_1_wen_T = eq(work_state, UInt<3>("h6")) @[inst_cache.scala 322:67]
    node _icache_data_way1_1_wen_T_1 = bits(io.port.rvalid, 0, 0) @[inst_cache.scala 322:113]
    node _icache_data_way1_1_wen_T_2 = and(_icache_data_way1_1_wen_T, _icache_data_way1_1_wen_T_1) @[inst_cache.scala 322:95]
    node _icache_data_way1_1_wen_T_3 = bits(stage1_sram_addr_reg, 11, 5) @[inst_cache.scala 323:36]
    node _icache_data_way1_1_wen_T_4 = eq(lru[_icache_data_way1_1_wen_T_3], UInt<1>("h1")) @[inst_cache.scala 323:44]
    node _icache_data_way1_1_wen_T_5 = and(_icache_data_way1_1_wen_T_2, _icache_data_way1_1_wen_T_4) @[inst_cache.scala 323:9]
    node _icache_data_way1_1_wen_T_6 = eq(write_counter, UInt<1>("h1")) @[inst_cache.scala 323:69]
    node _icache_data_way1_1_wen_T_7 = and(_icache_data_way1_1_wen_T_5, _icache_data_way1_1_wen_T_6) @[inst_cache.scala 323:52]
    node _icache_data_way1_1_wen_T_8 = mux(_icache_data_way1_1_wen_T_7, UInt<5>("h1f"), UInt<1>("h0")) @[inst_cache.scala 322:55]
    icache_data_way1[1].wen <= _icache_data_way1_1_wen_T_8 @[inst_cache.scala 322:49]
    node _icache_data_way1_2_wen_T = eq(work_state, UInt<3>("h6")) @[inst_cache.scala 322:67]
    node _icache_data_way1_2_wen_T_1 = bits(io.port.rvalid, 0, 0) @[inst_cache.scala 322:113]
    node _icache_data_way1_2_wen_T_2 = and(_icache_data_way1_2_wen_T, _icache_data_way1_2_wen_T_1) @[inst_cache.scala 322:95]
    node _icache_data_way1_2_wen_T_3 = bits(stage1_sram_addr_reg, 11, 5) @[inst_cache.scala 323:36]
    node _icache_data_way1_2_wen_T_4 = eq(lru[_icache_data_way1_2_wen_T_3], UInt<1>("h1")) @[inst_cache.scala 323:44]
    node _icache_data_way1_2_wen_T_5 = and(_icache_data_way1_2_wen_T_2, _icache_data_way1_2_wen_T_4) @[inst_cache.scala 323:9]
    node _icache_data_way1_2_wen_T_6 = eq(write_counter, UInt<2>("h2")) @[inst_cache.scala 323:69]
    node _icache_data_way1_2_wen_T_7 = and(_icache_data_way1_2_wen_T_5, _icache_data_way1_2_wen_T_6) @[inst_cache.scala 323:52]
    node _icache_data_way1_2_wen_T_8 = mux(_icache_data_way1_2_wen_T_7, UInt<5>("h1f"), UInt<1>("h0")) @[inst_cache.scala 322:55]
    icache_data_way1[2].wen <= _icache_data_way1_2_wen_T_8 @[inst_cache.scala 322:49]
    node _icache_data_way1_3_wen_T = eq(work_state, UInt<3>("h6")) @[inst_cache.scala 322:67]
    node _icache_data_way1_3_wen_T_1 = bits(io.port.rvalid, 0, 0) @[inst_cache.scala 322:113]
    node _icache_data_way1_3_wen_T_2 = and(_icache_data_way1_3_wen_T, _icache_data_way1_3_wen_T_1) @[inst_cache.scala 322:95]
    node _icache_data_way1_3_wen_T_3 = bits(stage1_sram_addr_reg, 11, 5) @[inst_cache.scala 323:36]
    node _icache_data_way1_3_wen_T_4 = eq(lru[_icache_data_way1_3_wen_T_3], UInt<1>("h1")) @[inst_cache.scala 323:44]
    node _icache_data_way1_3_wen_T_5 = and(_icache_data_way1_3_wen_T_2, _icache_data_way1_3_wen_T_4) @[inst_cache.scala 323:9]
    node _icache_data_way1_3_wen_T_6 = eq(write_counter, UInt<2>("h3")) @[inst_cache.scala 323:69]
    node _icache_data_way1_3_wen_T_7 = and(_icache_data_way1_3_wen_T_5, _icache_data_way1_3_wen_T_6) @[inst_cache.scala 323:52]
    node _icache_data_way1_3_wen_T_8 = mux(_icache_data_way1_3_wen_T_7, UInt<5>("h1f"), UInt<1>("h0")) @[inst_cache.scala 322:55]
    icache_data_way1[3].wen <= _icache_data_way1_3_wen_T_8 @[inst_cache.scala 322:49]
    node _icache_data_way1_4_wen_T = eq(work_state, UInt<3>("h6")) @[inst_cache.scala 322:67]
    node _icache_data_way1_4_wen_T_1 = bits(io.port.rvalid, 0, 0) @[inst_cache.scala 322:113]
    node _icache_data_way1_4_wen_T_2 = and(_icache_data_way1_4_wen_T, _icache_data_way1_4_wen_T_1) @[inst_cache.scala 322:95]
    node _icache_data_way1_4_wen_T_3 = bits(stage1_sram_addr_reg, 11, 5) @[inst_cache.scala 323:36]
    node _icache_data_way1_4_wen_T_4 = eq(lru[_icache_data_way1_4_wen_T_3], UInt<1>("h1")) @[inst_cache.scala 323:44]
    node _icache_data_way1_4_wen_T_5 = and(_icache_data_way1_4_wen_T_2, _icache_data_way1_4_wen_T_4) @[inst_cache.scala 323:9]
    node _icache_data_way1_4_wen_T_6 = eq(write_counter, UInt<3>("h4")) @[inst_cache.scala 323:69]
    node _icache_data_way1_4_wen_T_7 = and(_icache_data_way1_4_wen_T_5, _icache_data_way1_4_wen_T_6) @[inst_cache.scala 323:52]
    node _icache_data_way1_4_wen_T_8 = mux(_icache_data_way1_4_wen_T_7, UInt<5>("h1f"), UInt<1>("h0")) @[inst_cache.scala 322:55]
    icache_data_way1[4].wen <= _icache_data_way1_4_wen_T_8 @[inst_cache.scala 322:49]
    node _icache_data_way1_5_wen_T = eq(work_state, UInt<3>("h6")) @[inst_cache.scala 322:67]
    node _icache_data_way1_5_wen_T_1 = bits(io.port.rvalid, 0, 0) @[inst_cache.scala 322:113]
    node _icache_data_way1_5_wen_T_2 = and(_icache_data_way1_5_wen_T, _icache_data_way1_5_wen_T_1) @[inst_cache.scala 322:95]
    node _icache_data_way1_5_wen_T_3 = bits(stage1_sram_addr_reg, 11, 5) @[inst_cache.scala 323:36]
    node _icache_data_way1_5_wen_T_4 = eq(lru[_icache_data_way1_5_wen_T_3], UInt<1>("h1")) @[inst_cache.scala 323:44]
    node _icache_data_way1_5_wen_T_5 = and(_icache_data_way1_5_wen_T_2, _icache_data_way1_5_wen_T_4) @[inst_cache.scala 323:9]
    node _icache_data_way1_5_wen_T_6 = eq(write_counter, UInt<3>("h5")) @[inst_cache.scala 323:69]
    node _icache_data_way1_5_wen_T_7 = and(_icache_data_way1_5_wen_T_5, _icache_data_way1_5_wen_T_6) @[inst_cache.scala 323:52]
    node _icache_data_way1_5_wen_T_8 = mux(_icache_data_way1_5_wen_T_7, UInt<5>("h1f"), UInt<1>("h0")) @[inst_cache.scala 322:55]
    icache_data_way1[5].wen <= _icache_data_way1_5_wen_T_8 @[inst_cache.scala 322:49]
    node _icache_data_way1_6_wen_T = eq(work_state, UInt<3>("h6")) @[inst_cache.scala 322:67]
    node _icache_data_way1_6_wen_T_1 = bits(io.port.rvalid, 0, 0) @[inst_cache.scala 322:113]
    node _icache_data_way1_6_wen_T_2 = and(_icache_data_way1_6_wen_T, _icache_data_way1_6_wen_T_1) @[inst_cache.scala 322:95]
    node _icache_data_way1_6_wen_T_3 = bits(stage1_sram_addr_reg, 11, 5) @[inst_cache.scala 323:36]
    node _icache_data_way1_6_wen_T_4 = eq(lru[_icache_data_way1_6_wen_T_3], UInt<1>("h1")) @[inst_cache.scala 323:44]
    node _icache_data_way1_6_wen_T_5 = and(_icache_data_way1_6_wen_T_2, _icache_data_way1_6_wen_T_4) @[inst_cache.scala 323:9]
    node _icache_data_way1_6_wen_T_6 = eq(write_counter, UInt<3>("h6")) @[inst_cache.scala 323:69]
    node _icache_data_way1_6_wen_T_7 = and(_icache_data_way1_6_wen_T_5, _icache_data_way1_6_wen_T_6) @[inst_cache.scala 323:52]
    node _icache_data_way1_6_wen_T_8 = mux(_icache_data_way1_6_wen_T_7, UInt<5>("h1f"), UInt<1>("h0")) @[inst_cache.scala 322:55]
    icache_data_way1[6].wen <= _icache_data_way1_6_wen_T_8 @[inst_cache.scala 322:49]
    node _icache_data_way1_7_wen_T = eq(work_state, UInt<3>("h6")) @[inst_cache.scala 322:67]
    node _icache_data_way1_7_wen_T_1 = bits(io.port.rvalid, 0, 0) @[inst_cache.scala 322:113]
    node _icache_data_way1_7_wen_T_2 = and(_icache_data_way1_7_wen_T, _icache_data_way1_7_wen_T_1) @[inst_cache.scala 322:95]
    node _icache_data_way1_7_wen_T_3 = bits(stage1_sram_addr_reg, 11, 5) @[inst_cache.scala 323:36]
    node _icache_data_way1_7_wen_T_4 = eq(lru[_icache_data_way1_7_wen_T_3], UInt<1>("h1")) @[inst_cache.scala 323:44]
    node _icache_data_way1_7_wen_T_5 = and(_icache_data_way1_7_wen_T_2, _icache_data_way1_7_wen_T_4) @[inst_cache.scala 323:9]
    node _icache_data_way1_7_wen_T_6 = eq(write_counter, UInt<3>("h7")) @[inst_cache.scala 323:69]
    node _icache_data_way1_7_wen_T_7 = and(_icache_data_way1_7_wen_T_5, _icache_data_way1_7_wen_T_6) @[inst_cache.scala 323:52]
    node _icache_data_way1_7_wen_T_8 = mux(_icache_data_way1_7_wen_T_7, UInt<5>("h1f"), UInt<1>("h0")) @[inst_cache.scala 322:55]
    icache_data_way1[7].wen <= _icache_data_way1_7_wen_T_8 @[inst_cache.scala 322:49]
    node _T_1 = eq(work_state, UInt<3>("h7")) @[inst_cache.scala 325:40]
    node _T_2 = bits(stage1_sram_addr_reg, 11, 5) @[inst_cache.scala 325:89]
    node _T_3 = eq(lru[_T_2], UInt<1>("h0")) @[inst_cache.scala 325:97]
    node _T_4 = and(_T_1, _T_3) @[inst_cache.scala 325:62]
    node _T_5 = mux(_T_4, UInt<1>("h1"), UInt<1>("h0")) @[inst_cache.scala 325:28]
    icache_tag.io.wen <= _T_5 @[inst_cache.scala 325:22]
    node _T_6 = eq(work_state, UInt<3>("h7")) @[inst_cache.scala 326:40]
    node _T_7 = bits(stage1_sram_addr_reg, 11, 5) @[inst_cache.scala 326:90]
    node _T_8 = eq(lru[_T_7], UInt<1>("h1")) @[inst_cache.scala 326:98]
    node _T_9 = and(_T_6, _T_8) @[inst_cache.scala 326:63]
    node _T_10 = mux(_T_9, UInt<1>("h1"), UInt<1>("h0")) @[inst_cache.scala 326:28]
    icache_tag_1.io.wen <= _T_10 @[inst_cache.scala 326:22]
    node _T_11 = eq(work_state, UInt<3>("h7")) @[inst_cache.scala 327:42]
    node _T_12 = bits(stage1_sram_addr_reg, 31, 12) @[inst_cache.scala 327:99]
    node _T_13 = cat(UInt<1>("h1"), _T_12) @[Cat.scala 31:58]
    node _T_14 = mux(_T_11, _T_13, UInt<1>("h0")) @[inst_cache.scala 327:30]
    icache_tag.io.wdata <= _T_14 @[inst_cache.scala 327:24]
    node _T_15 = eq(work_state, UInt<3>("h7")) @[inst_cache.scala 328:42]
    node _T_16 = bits(stage1_sram_addr_reg, 31, 12) @[inst_cache.scala 328:99]
    node _T_17 = cat(UInt<1>("h1"), _T_16) @[Cat.scala 31:58]
    node _T_18 = mux(_T_15, _T_17, UInt<1>("h0")) @[inst_cache.scala 328:30]
    icache_tag_1.io.wdata <= _T_18 @[inst_cache.scala 328:24]
    node _io_fec_1_pc_valid_T = bits(stage1_sram_cache_reg, 0, 0) @[inst_cache.scala 331:53]
    node _io_fec_1_pc_valid_T_1 = eq(_io_fec_1_pc_valid_T, UInt<1>("h0")) @[inst_cache.scala 331:30]
    node _io_fec_1_pc_valid_T_2 = bits(stage1_sram_addr_reg, 4, 2) @[inst_cache.scala 331:93]
    node _io_fec_1_pc_valid_T_3 = leq(_io_fec_1_pc_valid_T_2, UInt<3>("h5")) @[inst_cache.scala 331:99]
    node _io_fec_1_pc_valid_T_4 = bits(stage1_sram_addr_reg, 4, 2) @[inst_cache.scala 332:33]
    node _io_fec_1_pc_valid_T_5 = eq(_io_fec_1_pc_valid_T_4, UInt<3>("h6")) @[inst_cache.scala 332:40]
    node _io_fec_1_pc_valid_T_6 = mux(_io_fec_1_pc_valid_T_5, UInt<2>("h3"), UInt<1>("h1")) @[inst_cache.scala 332:12]
    node _io_fec_1_pc_valid_T_7 = mux(_io_fec_1_pc_valid_T_3, UInt<3>("h7"), _io_fec_1_pc_valid_T_6) @[inst_cache.scala 331:72]
    node _io_fec_1_pc_valid_T_8 = mux(_io_fec_1_pc_valid_T_1, UInt<3>("h7"), _io_fec_1_pc_valid_T_7) @[inst_cache.scala 331:29]
    io.fec_1_pc_valid <= _io_fec_1_pc_valid_T_8 @[inst_cache.scala 331:23]
    io.port.arid <= UInt<1>("h0") @[inst_cache.scala 334:18]
    node _io_port_araddr_T = eq(work_state, UInt<2>("h2")) @[inst_cache.scala 335:38]
    node _io_port_araddr_T_1 = eq(work_state, UInt<3>("h5")) @[inst_cache.scala 336:24]
    node _io_port_araddr_T_2 = bits(stage1_sram_addr_reg, 31, 5) @[inst_cache.scala 336:76]
    node _io_port_araddr_T_3 = cat(_io_port_araddr_T_2, UInt<5>("h0")) @[Cat.scala 31:58]
    node _io_port_araddr_T_4 = mux(_io_port_araddr_T_1, _io_port_araddr_T_3, UInt<1>("h0")) @[inst_cache.scala 336:12]
    node _io_port_araddr_T_5 = mux(_io_port_araddr_T, stage1_sram_addr_reg, _io_port_araddr_T_4) @[inst_cache.scala 335:26]
    io.port.araddr <= _io_port_araddr_T_5 @[inst_cache.scala 335:20]
    node _io_port_arlen_T = bits(stage1_sram_cache_reg, 0, 0) @[inst_cache.scala 338:49]
    node _io_port_arlen_T_1 = mux(_io_port_arlen_T, UInt<3>("h7"), UInt<1>("h0")) @[inst_cache.scala 338:26]
    io.port.arlen <= _io_port_arlen_T_1 @[inst_cache.scala 338:20]
    io.port.arsize <= UInt<2>("h2") @[inst_cache.scala 339:20]
    node _io_port_arburst_T = bits(stage1_sram_cache_reg, 0, 0) @[inst_cache.scala 340:50]
    node _io_port_arburst_T_1 = mux(_io_port_arburst_T, UInt<1>("h1"), UInt<1>("h0")) @[inst_cache.scala 340:27]
    io.port.arburst <= _io_port_arburst_T_1 @[inst_cache.scala 340:21]
    io.port.arlock <= UInt<1>("h0") @[inst_cache.scala 342:21]
    io.port.arcache <= UInt<1>("h0") @[inst_cache.scala 343:21]
    io.port.arprot <= UInt<1>("h0") @[inst_cache.scala 344:21]
    node _io_port_arvalid_T = eq(work_state, UInt<2>("h2")) @[inst_cache.scala 345:36]
    node _io_port_arvalid_T_1 = eq(work_state, UInt<3>("h5")) @[inst_cache.scala 345:73]
    node _io_port_arvalid_T_2 = or(_io_port_arvalid_T, _io_port_arvalid_T_1) @[inst_cache.scala 345:59]
    io.port.arvalid <= _io_port_arvalid_T_2 @[inst_cache.scala 345:21]
    io.port.rready <= UInt<1>("h1") @[inst_cache.scala 346:21]
    io.port.sram_addr_ok <= UInt<1>("h1") @[inst_cache.scala 348:26]
    node _io_port_sram_data_ok_T = eq(work_state, UInt<3>("h4")) @[inst_cache.scala 349:44]
    node _io_port_sram_data_ok_T_1 = mux(_io_port_sram_data_ok_T, UInt<1>("h1"), UInt<1>("h0")) @[inst_cache.scala 349:32]
    io.port.sram_data_ok <= _io_port_sram_data_ok_T_1 @[inst_cache.scala 349:26]
    node _io_sram_hit_T = eq(work_state, UInt<1>("h1")) @[inst_cache.scala 350:36]
    node _io_sram_hit_T_1 = mux(_io_sram_hit_T, stage2_hit_reg, UInt<1>("h0")) @[inst_cache.scala 350:24]
    io.sram_hit <= _io_sram_hit_T_1 @[inst_cache.scala 350:17]
    io.port.awid <= UInt<1>("h0") @[inst_cache.scala 355:21]
    io.port.awaddr <= UInt<1>("h0") @[inst_cache.scala 356:21]
    io.port.awlen <= UInt<1>("h0") @[inst_cache.scala 357:21]
    io.port.awsize <= UInt<2>("h2") @[inst_cache.scala 358:21]
    io.port.awburst <= UInt<1>("h0") @[inst_cache.scala 359:21]
    io.port.awlock <= UInt<1>("h0") @[inst_cache.scala 360:21]
    io.port.awcache <= UInt<1>("h0") @[inst_cache.scala 361:21]
    io.port.awprot <= UInt<1>("h0") @[inst_cache.scala 362:21]
    io.port.awvalid <= UInt<1>("h0") @[inst_cache.scala 363:21]
    io.port.wid <= UInt<1>("h0") @[inst_cache.scala 365:20]
    io.port.wdata <= UInt<1>("h0") @[inst_cache.scala 366:20]
    io.port.wstrb <= UInt<1>("h0") @[inst_cache.scala 367:20]
    io.port.wlast <= UInt<1>("h0") @[inst_cache.scala 368:20]
    io.port.wvalid <= UInt<1>("h0") @[inst_cache.scala 369:20]
    io.port.bready <= UInt<1>("h0") @[inst_cache.scala 371:20]
    node _io_port_sram_write_en_T = eq(stage2_sram_req_reg, UInt<1>("h0")) @[inst_cache.scala 373:10]
    node _io_port_sram_write_en_T_1 = bits(stage2_sram_addr_reg, 1, 0) @[inst_cache.scala 373:54]
    node _io_port_sram_write_en_T_2 = neq(_io_port_sram_write_en_T_1, UInt<1>("h0")) @[inst_cache.scala 373:60]
    node _io_port_sram_write_en_T_3 = and(_io_port_sram_write_en_T, _io_port_sram_write_en_T_2) @[inst_cache.scala 373:31]
    node _io_port_sram_write_en_T_4 = or(stage2_sram_req_reg, _io_port_sram_write_en_T_3) @[inst_cache.scala 372:145]
    node _io_port_sram_write_en_T_5 = mux(_io_port_sram_write_en_T_4, stage2_write_en_reg, UInt<1>("h0")) @[inst_cache.scala 372:62]
    node _io_port_sram_write_en_T_6 = mux(io.inst_buffer_full, UInt<1>("h0"), _io_port_sram_write_en_T_5) @[inst_cache.scala 372:33]
    io.port.sram_write_en <= _io_port_sram_write_en_T_6 @[inst_cache.scala 372:27]

  module dcache_tag :
    input clock : Clock
    input reset : Reset
    output io : { flip wen : UInt<1>, flip wdata : UInt<21>, flip raddr : UInt<32>, flip waddr : UInt<32>, hit : UInt<1>, valid : UInt<1>, flip op : UInt<1>, tag : UInt<20>}

    wire _tag_regs0_WIRE : UInt<21>[64] @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[0] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[1] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[2] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[3] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[4] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[5] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[6] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[7] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[8] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[9] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[10] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[11] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[12] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[13] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[14] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[15] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[16] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[17] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[18] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[19] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[20] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[21] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[22] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[23] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[24] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[25] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[26] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[27] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[28] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[29] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[30] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[31] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[32] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[33] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[34] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[35] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[36] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[37] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[38] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[39] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[40] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[41] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[42] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[43] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[44] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[45] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[46] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[47] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[48] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[49] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[50] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[51] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[52] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[53] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[54] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[55] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[56] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[57] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[58] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[59] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[60] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[61] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[62] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[63] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    reg tag_regs0 : UInt<21>[64], clock with :
      reset => (reset, _tag_regs0_WIRE) @[dcache_tag.scala 30:26]
    wire _tag_regs1_WIRE : UInt<21>[64] @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[0] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[1] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[2] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[3] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[4] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[5] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[6] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[7] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[8] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[9] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[10] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[11] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[12] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[13] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[14] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[15] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[16] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[17] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[18] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[19] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[20] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[21] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[22] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[23] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[24] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[25] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[26] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[27] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[28] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[29] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[30] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[31] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[32] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[33] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[34] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[35] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[36] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[37] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[38] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[39] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[40] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[41] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[42] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[43] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[44] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[45] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[46] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[47] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[48] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[49] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[50] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[51] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[52] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[53] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[54] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[55] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[56] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[57] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[58] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[59] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[60] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[61] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[62] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[63] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    reg tag_regs1 : UInt<21>[64], clock with :
      reset => (reset, _tag_regs1_WIRE) @[dcache_tag.scala 31:28]
    node _T = bits(io.waddr, 11, 6) @[dcache_tag.scala 34:23]
    node _tag_regs0_T = bits(io.op, 0, 0) @[dcache_tag.scala 34:45]
    node _tag_regs0_T_1 = bits(io.wen, 0, 0) @[dcache_tag.scala 34:60]
    node _tag_regs0_T_2 = or(_tag_regs0_T, _tag_regs0_T_1) @[dcache_tag.scala 34:51]
    node _tag_regs0_T_3 = bits(io.waddr, 5, 5) @[dcache_tag.scala 34:81]
    node _tag_regs0_T_4 = eq(_tag_regs0_T_3, UInt<1>("h0")) @[dcache_tag.scala 34:72]
    node _tag_regs0_T_5 = and(_tag_regs0_T_2, _tag_regs0_T_4) @[dcache_tag.scala 34:69]
    node _tag_regs0_T_6 = bits(io.waddr, 11, 6) @[dcache_tag.scala 34:113]
    node _tag_regs0_T_7 = mux(_tag_regs0_T_5, io.wdata, tag_regs0[_tag_regs0_T_6]) @[dcache_tag.scala 34:37]
    tag_regs0[_T] <= _tag_regs0_T_7 @[dcache_tag.scala 34:31]
    node _T_1 = bits(io.waddr, 11, 6) @[dcache_tag.scala 35:23]
    node _tag_regs1_T = bits(io.op, 0, 0) @[dcache_tag.scala 35:45]
    node _tag_regs1_T_1 = bits(io.wen, 0, 0) @[dcache_tag.scala 35:60]
    node _tag_regs1_T_2 = or(_tag_regs1_T, _tag_regs1_T_1) @[dcache_tag.scala 35:51]
    node _tag_regs1_T_3 = bits(io.waddr, 5, 5) @[dcache_tag.scala 35:80]
    node _tag_regs1_T_4 = and(_tag_regs1_T_2, _tag_regs1_T_3) @[dcache_tag.scala 35:69]
    node _tag_regs1_T_5 = bits(io.waddr, 11, 6) @[dcache_tag.scala 35:112]
    node _tag_regs1_T_6 = mux(_tag_regs1_T_4, io.wdata, tag_regs1[_tag_regs1_T_5]) @[dcache_tag.scala 35:37]
    tag_regs1[_T_1] <= _tag_regs1_T_6 @[dcache_tag.scala 35:31]
    node _tag_t0_write_T = bits(io.waddr, 11, 6) @[dcache_tag.scala 37:42]
    node _tag_t1_write_T = bits(io.waddr, 11, 6) @[dcache_tag.scala 38:42]
    node _tag_t0_read_T = bits(io.raddr, 11, 6) @[dcache_tag.scala 40:41]
    node _tag_t1_read_T = bits(io.raddr, 11, 6) @[dcache_tag.scala 41:41]
    node _io_tag_T = bits(io.waddr, 5, 5) @[dcache_tag.scala 42:27]
    node _io_tag_T_1 = bits(tag_regs1[_tag_t1_write_T], 19, 0) @[dcache_tag.scala 42:43]
    node _io_tag_T_2 = bits(tag_regs0[_tag_t0_write_T], 19, 0) @[dcache_tag.scala 42:62]
    node _io_tag_T_3 = mux(_io_tag_T, _io_tag_T_1, _io_tag_T_2) @[dcache_tag.scala 42:18]
    io.tag <= _io_tag_T_3 @[dcache_tag.scala 42:12]
    node _io_valid_T = bits(io.raddr, 5, 5) @[dcache_tag.scala 44:29]
    node _io_valid_T_1 = bits(tag_regs1[_tag_t1_read_T], 20, 20) @[dcache_tag.scala 44:44]
    node _io_valid_T_2 = bits(tag_regs0[_tag_t0_read_T], 20, 20) @[dcache_tag.scala 44:60]
    node _io_valid_T_3 = mux(_io_valid_T, _io_valid_T_1, _io_valid_T_2) @[dcache_tag.scala 44:20]
    io.valid <= _io_valid_T_3 @[dcache_tag.scala 44:14]
    node _io_hit_T = bits(io.raddr, 5, 5) @[dcache_tag.scala 45:24]
    node _io_hit_T_1 = bits(tag_regs1[_tag_t1_read_T], 19, 0) @[dcache_tag.scala 45:42]
    node _io_hit_T_2 = bits(io.raddr, 31, 12) @[dcache_tag.scala 45:61]
    node _io_hit_T_3 = eq(_io_hit_T_1, _io_hit_T_2) @[dcache_tag.scala 45:49]
    node _io_hit_T_4 = and(_io_hit_T, _io_hit_T_3) @[dcache_tag.scala 45:28]
    node _io_hit_T_5 = bits(io.raddr, 5, 5) @[dcache_tag.scala 45:83]
    node _io_hit_T_6 = eq(_io_hit_T_5, UInt<1>("h0")) @[dcache_tag.scala 45:74]
    node _io_hit_T_7 = bits(tag_regs0[_tag_t0_read_T], 19, 0) @[dcache_tag.scala 45:101]
    node _io_hit_T_8 = bits(io.raddr, 31, 12) @[dcache_tag.scala 45:120]
    node _io_hit_T_9 = eq(_io_hit_T_7, _io_hit_T_8) @[dcache_tag.scala 45:108]
    node _io_hit_T_10 = and(_io_hit_T_6, _io_hit_T_9) @[dcache_tag.scala 45:87]
    node _io_hit_T_11 = or(_io_hit_T_4, _io_hit_T_10) @[dcache_tag.scala 45:70]
    io.hit <= _io_hit_T_11 @[dcache_tag.scala 45:12]

  module dcache_tag_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip wen : UInt<1>, flip wdata : UInt<21>, flip raddr : UInt<32>, flip waddr : UInt<32>, hit : UInt<1>, valid : UInt<1>, flip op : UInt<1>, tag : UInt<20>}

    wire _tag_regs0_WIRE : UInt<21>[64] @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[0] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[1] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[2] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[3] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[4] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[5] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[6] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[7] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[8] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[9] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[10] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[11] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[12] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[13] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[14] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[15] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[16] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[17] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[18] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[19] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[20] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[21] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[22] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[23] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[24] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[25] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[26] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[27] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[28] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[29] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[30] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[31] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[32] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[33] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[34] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[35] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[36] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[37] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[38] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[39] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[40] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[41] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[42] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[43] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[44] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[45] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[46] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[47] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[48] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[49] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[50] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[51] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[52] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[53] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[54] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[55] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[56] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[57] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[58] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[59] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[60] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[61] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[62] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    _tag_regs0_WIRE[63] <= UInt<21>("h0") @[dcache_tag.scala 30:34]
    reg tag_regs0 : UInt<21>[64], clock with :
      reset => (reset, _tag_regs0_WIRE) @[dcache_tag.scala 30:26]
    wire _tag_regs1_WIRE : UInt<21>[64] @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[0] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[1] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[2] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[3] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[4] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[5] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[6] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[7] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[8] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[9] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[10] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[11] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[12] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[13] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[14] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[15] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[16] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[17] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[18] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[19] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[20] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[21] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[22] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[23] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[24] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[25] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[26] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[27] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[28] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[29] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[30] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[31] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[32] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[33] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[34] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[35] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[36] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[37] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[38] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[39] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[40] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[41] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[42] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[43] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[44] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[45] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[46] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[47] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[48] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[49] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[50] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[51] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[52] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[53] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[54] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[55] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[56] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[57] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[58] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[59] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[60] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[61] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[62] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    _tag_regs1_WIRE[63] <= UInt<21>("h0") @[dcache_tag.scala 31:36]
    reg tag_regs1 : UInt<21>[64], clock with :
      reset => (reset, _tag_regs1_WIRE) @[dcache_tag.scala 31:28]
    node _T = bits(io.waddr, 11, 6) @[dcache_tag.scala 34:23]
    node _tag_regs0_T = bits(io.op, 0, 0) @[dcache_tag.scala 34:45]
    node _tag_regs0_T_1 = bits(io.wen, 0, 0) @[dcache_tag.scala 34:60]
    node _tag_regs0_T_2 = or(_tag_regs0_T, _tag_regs0_T_1) @[dcache_tag.scala 34:51]
    node _tag_regs0_T_3 = bits(io.waddr, 5, 5) @[dcache_tag.scala 34:81]
    node _tag_regs0_T_4 = eq(_tag_regs0_T_3, UInt<1>("h0")) @[dcache_tag.scala 34:72]
    node _tag_regs0_T_5 = and(_tag_regs0_T_2, _tag_regs0_T_4) @[dcache_tag.scala 34:69]
    node _tag_regs0_T_6 = bits(io.waddr, 11, 6) @[dcache_tag.scala 34:113]
    node _tag_regs0_T_7 = mux(_tag_regs0_T_5, io.wdata, tag_regs0[_tag_regs0_T_6]) @[dcache_tag.scala 34:37]
    tag_regs0[_T] <= _tag_regs0_T_7 @[dcache_tag.scala 34:31]
    node _T_1 = bits(io.waddr, 11, 6) @[dcache_tag.scala 35:23]
    node _tag_regs1_T = bits(io.op, 0, 0) @[dcache_tag.scala 35:45]
    node _tag_regs1_T_1 = bits(io.wen, 0, 0) @[dcache_tag.scala 35:60]
    node _tag_regs1_T_2 = or(_tag_regs1_T, _tag_regs1_T_1) @[dcache_tag.scala 35:51]
    node _tag_regs1_T_3 = bits(io.waddr, 5, 5) @[dcache_tag.scala 35:80]
    node _tag_regs1_T_4 = and(_tag_regs1_T_2, _tag_regs1_T_3) @[dcache_tag.scala 35:69]
    node _tag_regs1_T_5 = bits(io.waddr, 11, 6) @[dcache_tag.scala 35:112]
    node _tag_regs1_T_6 = mux(_tag_regs1_T_4, io.wdata, tag_regs1[_tag_regs1_T_5]) @[dcache_tag.scala 35:37]
    tag_regs1[_T_1] <= _tag_regs1_T_6 @[dcache_tag.scala 35:31]
    node _tag_t0_write_T = bits(io.waddr, 11, 6) @[dcache_tag.scala 37:42]
    node _tag_t1_write_T = bits(io.waddr, 11, 6) @[dcache_tag.scala 38:42]
    node _tag_t0_read_T = bits(io.raddr, 11, 6) @[dcache_tag.scala 40:41]
    node _tag_t1_read_T = bits(io.raddr, 11, 6) @[dcache_tag.scala 41:41]
    node _io_tag_T = bits(io.waddr, 5, 5) @[dcache_tag.scala 42:27]
    node _io_tag_T_1 = bits(tag_regs1[_tag_t1_write_T], 19, 0) @[dcache_tag.scala 42:43]
    node _io_tag_T_2 = bits(tag_regs0[_tag_t0_write_T], 19, 0) @[dcache_tag.scala 42:62]
    node _io_tag_T_3 = mux(_io_tag_T, _io_tag_T_1, _io_tag_T_2) @[dcache_tag.scala 42:18]
    io.tag <= _io_tag_T_3 @[dcache_tag.scala 42:12]
    node _io_valid_T = bits(io.raddr, 5, 5) @[dcache_tag.scala 44:29]
    node _io_valid_T_1 = bits(tag_regs1[_tag_t1_read_T], 20, 20) @[dcache_tag.scala 44:44]
    node _io_valid_T_2 = bits(tag_regs0[_tag_t0_read_T], 20, 20) @[dcache_tag.scala 44:60]
    node _io_valid_T_3 = mux(_io_valid_T, _io_valid_T_1, _io_valid_T_2) @[dcache_tag.scala 44:20]
    io.valid <= _io_valid_T_3 @[dcache_tag.scala 44:14]
    node _io_hit_T = bits(io.raddr, 5, 5) @[dcache_tag.scala 45:24]
    node _io_hit_T_1 = bits(tag_regs1[_tag_t1_read_T], 19, 0) @[dcache_tag.scala 45:42]
    node _io_hit_T_2 = bits(io.raddr, 31, 12) @[dcache_tag.scala 45:61]
    node _io_hit_T_3 = eq(_io_hit_T_1, _io_hit_T_2) @[dcache_tag.scala 45:49]
    node _io_hit_T_4 = and(_io_hit_T, _io_hit_T_3) @[dcache_tag.scala 45:28]
    node _io_hit_T_5 = bits(io.raddr, 5, 5) @[dcache_tag.scala 45:83]
    node _io_hit_T_6 = eq(_io_hit_T_5, UInt<1>("h0")) @[dcache_tag.scala 45:74]
    node _io_hit_T_7 = bits(tag_regs0[_tag_t0_read_T], 19, 0) @[dcache_tag.scala 45:101]
    node _io_hit_T_8 = bits(io.raddr, 31, 12) @[dcache_tag.scala 45:120]
    node _io_hit_T_9 = eq(_io_hit_T_7, _io_hit_T_8) @[dcache_tag.scala 45:108]
    node _io_hit_T_10 = and(_io_hit_T_6, _io_hit_T_9) @[dcache_tag.scala 45:87]
    node _io_hit_T_11 = or(_io_hit_T_4, _io_hit_T_10) @[dcache_tag.scala 45:70]
    io.hit <= _io_hit_T_11 @[dcache_tag.scala 45:12]

  extmodule dcache_data_ram :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<4>
    input addra : UInt<7>
    input dina : UInt<32>
    output douta : UInt<32>
    defname = dcache_data_ram

  module dcache_data :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<4>, flip addr : UInt<32>, flip wdata : UInt<32>, rdata : UInt<32>}

    inst dcache_data_ram_0 of dcache_data_ram @[dcache_data.scala 32:35]
    dcache_data_ram_0.douta is invalid
    dcache_data_ram_0.dina is invalid
    dcache_data_ram_0.addra is invalid
    dcache_data_ram_0.wea is invalid
    dcache_data_ram_0.ena is invalid
    dcache_data_ram_0.clka is invalid
    node _dcache_data_ram_0_io_clka_T = asUInt(clock) @[dcache_data.scala 33:40]
    dcache_data_ram_0.clka <= _dcache_data_ram_0_io_clka_T @[dcache_data.scala 33:31]
    dcache_data_ram_0.ena <= io.en @[dcache_data.scala 34:32]
    dcache_data_ram_0.wea <= io.wen @[dcache_data.scala 35:31]
    node _dcache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[dcache_data.scala 36:42]
    dcache_data_ram_0.addra <= _dcache_data_ram_0_io_addra_T @[dcache_data.scala 36:32]
    dcache_data_ram_0.dina <= io.wdata @[dcache_data.scala 37:31]
    io.rdata <= dcache_data_ram_0.douta @[dcache_data.scala 38:18]

  extmodule dcache_data_ram_1 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<4>
    input addra : UInt<7>
    input dina : UInt<32>
    output douta : UInt<32>
    defname = dcache_data_ram

  module dcache_data_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<4>, flip addr : UInt<32>, flip wdata : UInt<32>, rdata : UInt<32>}

    inst dcache_data_ram_0 of dcache_data_ram_1 @[dcache_data.scala 32:35]
    dcache_data_ram_0.douta is invalid
    dcache_data_ram_0.dina is invalid
    dcache_data_ram_0.addra is invalid
    dcache_data_ram_0.wea is invalid
    dcache_data_ram_0.ena is invalid
    dcache_data_ram_0.clka is invalid
    node _dcache_data_ram_0_io_clka_T = asUInt(clock) @[dcache_data.scala 33:40]
    dcache_data_ram_0.clka <= _dcache_data_ram_0_io_clka_T @[dcache_data.scala 33:31]
    dcache_data_ram_0.ena <= io.en @[dcache_data.scala 34:32]
    dcache_data_ram_0.wea <= io.wen @[dcache_data.scala 35:31]
    node _dcache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[dcache_data.scala 36:42]
    dcache_data_ram_0.addra <= _dcache_data_ram_0_io_addra_T @[dcache_data.scala 36:32]
    dcache_data_ram_0.dina <= io.wdata @[dcache_data.scala 37:31]
    io.rdata <= dcache_data_ram_0.douta @[dcache_data.scala 38:18]

  extmodule dcache_data_ram_2 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<4>
    input addra : UInt<7>
    input dina : UInt<32>
    output douta : UInt<32>
    defname = dcache_data_ram

  module dcache_data_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<4>, flip addr : UInt<32>, flip wdata : UInt<32>, rdata : UInt<32>}

    inst dcache_data_ram_0 of dcache_data_ram_2 @[dcache_data.scala 32:35]
    dcache_data_ram_0.douta is invalid
    dcache_data_ram_0.dina is invalid
    dcache_data_ram_0.addra is invalid
    dcache_data_ram_0.wea is invalid
    dcache_data_ram_0.ena is invalid
    dcache_data_ram_0.clka is invalid
    node _dcache_data_ram_0_io_clka_T = asUInt(clock) @[dcache_data.scala 33:40]
    dcache_data_ram_0.clka <= _dcache_data_ram_0_io_clka_T @[dcache_data.scala 33:31]
    dcache_data_ram_0.ena <= io.en @[dcache_data.scala 34:32]
    dcache_data_ram_0.wea <= io.wen @[dcache_data.scala 35:31]
    node _dcache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[dcache_data.scala 36:42]
    dcache_data_ram_0.addra <= _dcache_data_ram_0_io_addra_T @[dcache_data.scala 36:32]
    dcache_data_ram_0.dina <= io.wdata @[dcache_data.scala 37:31]
    io.rdata <= dcache_data_ram_0.douta @[dcache_data.scala 38:18]

  extmodule dcache_data_ram_3 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<4>
    input addra : UInt<7>
    input dina : UInt<32>
    output douta : UInt<32>
    defname = dcache_data_ram

  module dcache_data_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<4>, flip addr : UInt<32>, flip wdata : UInt<32>, rdata : UInt<32>}

    inst dcache_data_ram_0 of dcache_data_ram_3 @[dcache_data.scala 32:35]
    dcache_data_ram_0.douta is invalid
    dcache_data_ram_0.dina is invalid
    dcache_data_ram_0.addra is invalid
    dcache_data_ram_0.wea is invalid
    dcache_data_ram_0.ena is invalid
    dcache_data_ram_0.clka is invalid
    node _dcache_data_ram_0_io_clka_T = asUInt(clock) @[dcache_data.scala 33:40]
    dcache_data_ram_0.clka <= _dcache_data_ram_0_io_clka_T @[dcache_data.scala 33:31]
    dcache_data_ram_0.ena <= io.en @[dcache_data.scala 34:32]
    dcache_data_ram_0.wea <= io.wen @[dcache_data.scala 35:31]
    node _dcache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[dcache_data.scala 36:42]
    dcache_data_ram_0.addra <= _dcache_data_ram_0_io_addra_T @[dcache_data.scala 36:32]
    dcache_data_ram_0.dina <= io.wdata @[dcache_data.scala 37:31]
    io.rdata <= dcache_data_ram_0.douta @[dcache_data.scala 38:18]

  extmodule dcache_data_ram_4 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<4>
    input addra : UInt<7>
    input dina : UInt<32>
    output douta : UInt<32>
    defname = dcache_data_ram

  module dcache_data_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<4>, flip addr : UInt<32>, flip wdata : UInt<32>, rdata : UInt<32>}

    inst dcache_data_ram_0 of dcache_data_ram_4 @[dcache_data.scala 32:35]
    dcache_data_ram_0.douta is invalid
    dcache_data_ram_0.dina is invalid
    dcache_data_ram_0.addra is invalid
    dcache_data_ram_0.wea is invalid
    dcache_data_ram_0.ena is invalid
    dcache_data_ram_0.clka is invalid
    node _dcache_data_ram_0_io_clka_T = asUInt(clock) @[dcache_data.scala 33:40]
    dcache_data_ram_0.clka <= _dcache_data_ram_0_io_clka_T @[dcache_data.scala 33:31]
    dcache_data_ram_0.ena <= io.en @[dcache_data.scala 34:32]
    dcache_data_ram_0.wea <= io.wen @[dcache_data.scala 35:31]
    node _dcache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[dcache_data.scala 36:42]
    dcache_data_ram_0.addra <= _dcache_data_ram_0_io_addra_T @[dcache_data.scala 36:32]
    dcache_data_ram_0.dina <= io.wdata @[dcache_data.scala 37:31]
    io.rdata <= dcache_data_ram_0.douta @[dcache_data.scala 38:18]

  extmodule dcache_data_ram_5 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<4>
    input addra : UInt<7>
    input dina : UInt<32>
    output douta : UInt<32>
    defname = dcache_data_ram

  module dcache_data_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<4>, flip addr : UInt<32>, flip wdata : UInt<32>, rdata : UInt<32>}

    inst dcache_data_ram_0 of dcache_data_ram_5 @[dcache_data.scala 32:35]
    dcache_data_ram_0.douta is invalid
    dcache_data_ram_0.dina is invalid
    dcache_data_ram_0.addra is invalid
    dcache_data_ram_0.wea is invalid
    dcache_data_ram_0.ena is invalid
    dcache_data_ram_0.clka is invalid
    node _dcache_data_ram_0_io_clka_T = asUInt(clock) @[dcache_data.scala 33:40]
    dcache_data_ram_0.clka <= _dcache_data_ram_0_io_clka_T @[dcache_data.scala 33:31]
    dcache_data_ram_0.ena <= io.en @[dcache_data.scala 34:32]
    dcache_data_ram_0.wea <= io.wen @[dcache_data.scala 35:31]
    node _dcache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[dcache_data.scala 36:42]
    dcache_data_ram_0.addra <= _dcache_data_ram_0_io_addra_T @[dcache_data.scala 36:32]
    dcache_data_ram_0.dina <= io.wdata @[dcache_data.scala 37:31]
    io.rdata <= dcache_data_ram_0.douta @[dcache_data.scala 38:18]

  extmodule dcache_data_ram_6 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<4>
    input addra : UInt<7>
    input dina : UInt<32>
    output douta : UInt<32>
    defname = dcache_data_ram

  module dcache_data_6 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<4>, flip addr : UInt<32>, flip wdata : UInt<32>, rdata : UInt<32>}

    inst dcache_data_ram_0 of dcache_data_ram_6 @[dcache_data.scala 32:35]
    dcache_data_ram_0.douta is invalid
    dcache_data_ram_0.dina is invalid
    dcache_data_ram_0.addra is invalid
    dcache_data_ram_0.wea is invalid
    dcache_data_ram_0.ena is invalid
    dcache_data_ram_0.clka is invalid
    node _dcache_data_ram_0_io_clka_T = asUInt(clock) @[dcache_data.scala 33:40]
    dcache_data_ram_0.clka <= _dcache_data_ram_0_io_clka_T @[dcache_data.scala 33:31]
    dcache_data_ram_0.ena <= io.en @[dcache_data.scala 34:32]
    dcache_data_ram_0.wea <= io.wen @[dcache_data.scala 35:31]
    node _dcache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[dcache_data.scala 36:42]
    dcache_data_ram_0.addra <= _dcache_data_ram_0_io_addra_T @[dcache_data.scala 36:32]
    dcache_data_ram_0.dina <= io.wdata @[dcache_data.scala 37:31]
    io.rdata <= dcache_data_ram_0.douta @[dcache_data.scala 38:18]

  extmodule dcache_data_ram_7 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<4>
    input addra : UInt<7>
    input dina : UInt<32>
    output douta : UInt<32>
    defname = dcache_data_ram

  module dcache_data_7 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<4>, flip addr : UInt<32>, flip wdata : UInt<32>, rdata : UInt<32>}

    inst dcache_data_ram_0 of dcache_data_ram_7 @[dcache_data.scala 32:35]
    dcache_data_ram_0.douta is invalid
    dcache_data_ram_0.dina is invalid
    dcache_data_ram_0.addra is invalid
    dcache_data_ram_0.wea is invalid
    dcache_data_ram_0.ena is invalid
    dcache_data_ram_0.clka is invalid
    node _dcache_data_ram_0_io_clka_T = asUInt(clock) @[dcache_data.scala 33:40]
    dcache_data_ram_0.clka <= _dcache_data_ram_0_io_clka_T @[dcache_data.scala 33:31]
    dcache_data_ram_0.ena <= io.en @[dcache_data.scala 34:32]
    dcache_data_ram_0.wea <= io.wen @[dcache_data.scala 35:31]
    node _dcache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[dcache_data.scala 36:42]
    dcache_data_ram_0.addra <= _dcache_data_ram_0_io_addra_T @[dcache_data.scala 36:32]
    dcache_data_ram_0.dina <= io.wdata @[dcache_data.scala 37:31]
    io.rdata <= dcache_data_ram_0.douta @[dcache_data.scala 38:18]

  extmodule dcache_data_ram_8 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<4>
    input addra : UInt<7>
    input dina : UInt<32>
    output douta : UInt<32>
    defname = dcache_data_ram

  module dcache_data_8 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<4>, flip addr : UInt<32>, flip wdata : UInt<32>, rdata : UInt<32>}

    inst dcache_data_ram_0 of dcache_data_ram_8 @[dcache_data.scala 32:35]
    dcache_data_ram_0.douta is invalid
    dcache_data_ram_0.dina is invalid
    dcache_data_ram_0.addra is invalid
    dcache_data_ram_0.wea is invalid
    dcache_data_ram_0.ena is invalid
    dcache_data_ram_0.clka is invalid
    node _dcache_data_ram_0_io_clka_T = asUInt(clock) @[dcache_data.scala 33:40]
    dcache_data_ram_0.clka <= _dcache_data_ram_0_io_clka_T @[dcache_data.scala 33:31]
    dcache_data_ram_0.ena <= io.en @[dcache_data.scala 34:32]
    dcache_data_ram_0.wea <= io.wen @[dcache_data.scala 35:31]
    node _dcache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[dcache_data.scala 36:42]
    dcache_data_ram_0.addra <= _dcache_data_ram_0_io_addra_T @[dcache_data.scala 36:32]
    dcache_data_ram_0.dina <= io.wdata @[dcache_data.scala 37:31]
    io.rdata <= dcache_data_ram_0.douta @[dcache_data.scala 38:18]

  extmodule dcache_data_ram_9 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<4>
    input addra : UInt<7>
    input dina : UInt<32>
    output douta : UInt<32>
    defname = dcache_data_ram

  module dcache_data_9 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<4>, flip addr : UInt<32>, flip wdata : UInt<32>, rdata : UInt<32>}

    inst dcache_data_ram_0 of dcache_data_ram_9 @[dcache_data.scala 32:35]
    dcache_data_ram_0.douta is invalid
    dcache_data_ram_0.dina is invalid
    dcache_data_ram_0.addra is invalid
    dcache_data_ram_0.wea is invalid
    dcache_data_ram_0.ena is invalid
    dcache_data_ram_0.clka is invalid
    node _dcache_data_ram_0_io_clka_T = asUInt(clock) @[dcache_data.scala 33:40]
    dcache_data_ram_0.clka <= _dcache_data_ram_0_io_clka_T @[dcache_data.scala 33:31]
    dcache_data_ram_0.ena <= io.en @[dcache_data.scala 34:32]
    dcache_data_ram_0.wea <= io.wen @[dcache_data.scala 35:31]
    node _dcache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[dcache_data.scala 36:42]
    dcache_data_ram_0.addra <= _dcache_data_ram_0_io_addra_T @[dcache_data.scala 36:32]
    dcache_data_ram_0.dina <= io.wdata @[dcache_data.scala 37:31]
    io.rdata <= dcache_data_ram_0.douta @[dcache_data.scala 38:18]

  extmodule dcache_data_ram_10 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<4>
    input addra : UInt<7>
    input dina : UInt<32>
    output douta : UInt<32>
    defname = dcache_data_ram

  module dcache_data_10 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<4>, flip addr : UInt<32>, flip wdata : UInt<32>, rdata : UInt<32>}

    inst dcache_data_ram_0 of dcache_data_ram_10 @[dcache_data.scala 32:35]
    dcache_data_ram_0.douta is invalid
    dcache_data_ram_0.dina is invalid
    dcache_data_ram_0.addra is invalid
    dcache_data_ram_0.wea is invalid
    dcache_data_ram_0.ena is invalid
    dcache_data_ram_0.clka is invalid
    node _dcache_data_ram_0_io_clka_T = asUInt(clock) @[dcache_data.scala 33:40]
    dcache_data_ram_0.clka <= _dcache_data_ram_0_io_clka_T @[dcache_data.scala 33:31]
    dcache_data_ram_0.ena <= io.en @[dcache_data.scala 34:32]
    dcache_data_ram_0.wea <= io.wen @[dcache_data.scala 35:31]
    node _dcache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[dcache_data.scala 36:42]
    dcache_data_ram_0.addra <= _dcache_data_ram_0_io_addra_T @[dcache_data.scala 36:32]
    dcache_data_ram_0.dina <= io.wdata @[dcache_data.scala 37:31]
    io.rdata <= dcache_data_ram_0.douta @[dcache_data.scala 38:18]

  extmodule dcache_data_ram_11 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<4>
    input addra : UInt<7>
    input dina : UInt<32>
    output douta : UInt<32>
    defname = dcache_data_ram

  module dcache_data_11 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<4>, flip addr : UInt<32>, flip wdata : UInt<32>, rdata : UInt<32>}

    inst dcache_data_ram_0 of dcache_data_ram_11 @[dcache_data.scala 32:35]
    dcache_data_ram_0.douta is invalid
    dcache_data_ram_0.dina is invalid
    dcache_data_ram_0.addra is invalid
    dcache_data_ram_0.wea is invalid
    dcache_data_ram_0.ena is invalid
    dcache_data_ram_0.clka is invalid
    node _dcache_data_ram_0_io_clka_T = asUInt(clock) @[dcache_data.scala 33:40]
    dcache_data_ram_0.clka <= _dcache_data_ram_0_io_clka_T @[dcache_data.scala 33:31]
    dcache_data_ram_0.ena <= io.en @[dcache_data.scala 34:32]
    dcache_data_ram_0.wea <= io.wen @[dcache_data.scala 35:31]
    node _dcache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[dcache_data.scala 36:42]
    dcache_data_ram_0.addra <= _dcache_data_ram_0_io_addra_T @[dcache_data.scala 36:32]
    dcache_data_ram_0.dina <= io.wdata @[dcache_data.scala 37:31]
    io.rdata <= dcache_data_ram_0.douta @[dcache_data.scala 38:18]

  extmodule dcache_data_ram_12 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<4>
    input addra : UInt<7>
    input dina : UInt<32>
    output douta : UInt<32>
    defname = dcache_data_ram

  module dcache_data_12 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<4>, flip addr : UInt<32>, flip wdata : UInt<32>, rdata : UInt<32>}

    inst dcache_data_ram_0 of dcache_data_ram_12 @[dcache_data.scala 32:35]
    dcache_data_ram_0.douta is invalid
    dcache_data_ram_0.dina is invalid
    dcache_data_ram_0.addra is invalid
    dcache_data_ram_0.wea is invalid
    dcache_data_ram_0.ena is invalid
    dcache_data_ram_0.clka is invalid
    node _dcache_data_ram_0_io_clka_T = asUInt(clock) @[dcache_data.scala 33:40]
    dcache_data_ram_0.clka <= _dcache_data_ram_0_io_clka_T @[dcache_data.scala 33:31]
    dcache_data_ram_0.ena <= io.en @[dcache_data.scala 34:32]
    dcache_data_ram_0.wea <= io.wen @[dcache_data.scala 35:31]
    node _dcache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[dcache_data.scala 36:42]
    dcache_data_ram_0.addra <= _dcache_data_ram_0_io_addra_T @[dcache_data.scala 36:32]
    dcache_data_ram_0.dina <= io.wdata @[dcache_data.scala 37:31]
    io.rdata <= dcache_data_ram_0.douta @[dcache_data.scala 38:18]

  extmodule dcache_data_ram_13 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<4>
    input addra : UInt<7>
    input dina : UInt<32>
    output douta : UInt<32>
    defname = dcache_data_ram

  module dcache_data_13 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<4>, flip addr : UInt<32>, flip wdata : UInt<32>, rdata : UInt<32>}

    inst dcache_data_ram_0 of dcache_data_ram_13 @[dcache_data.scala 32:35]
    dcache_data_ram_0.douta is invalid
    dcache_data_ram_0.dina is invalid
    dcache_data_ram_0.addra is invalid
    dcache_data_ram_0.wea is invalid
    dcache_data_ram_0.ena is invalid
    dcache_data_ram_0.clka is invalid
    node _dcache_data_ram_0_io_clka_T = asUInt(clock) @[dcache_data.scala 33:40]
    dcache_data_ram_0.clka <= _dcache_data_ram_0_io_clka_T @[dcache_data.scala 33:31]
    dcache_data_ram_0.ena <= io.en @[dcache_data.scala 34:32]
    dcache_data_ram_0.wea <= io.wen @[dcache_data.scala 35:31]
    node _dcache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[dcache_data.scala 36:42]
    dcache_data_ram_0.addra <= _dcache_data_ram_0_io_addra_T @[dcache_data.scala 36:32]
    dcache_data_ram_0.dina <= io.wdata @[dcache_data.scala 37:31]
    io.rdata <= dcache_data_ram_0.douta @[dcache_data.scala 38:18]

  extmodule dcache_data_ram_14 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<4>
    input addra : UInt<7>
    input dina : UInt<32>
    output douta : UInt<32>
    defname = dcache_data_ram

  module dcache_data_14 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<4>, flip addr : UInt<32>, flip wdata : UInt<32>, rdata : UInt<32>}

    inst dcache_data_ram_0 of dcache_data_ram_14 @[dcache_data.scala 32:35]
    dcache_data_ram_0.douta is invalid
    dcache_data_ram_0.dina is invalid
    dcache_data_ram_0.addra is invalid
    dcache_data_ram_0.wea is invalid
    dcache_data_ram_0.ena is invalid
    dcache_data_ram_0.clka is invalid
    node _dcache_data_ram_0_io_clka_T = asUInt(clock) @[dcache_data.scala 33:40]
    dcache_data_ram_0.clka <= _dcache_data_ram_0_io_clka_T @[dcache_data.scala 33:31]
    dcache_data_ram_0.ena <= io.en @[dcache_data.scala 34:32]
    dcache_data_ram_0.wea <= io.wen @[dcache_data.scala 35:31]
    node _dcache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[dcache_data.scala 36:42]
    dcache_data_ram_0.addra <= _dcache_data_ram_0_io_addra_T @[dcache_data.scala 36:32]
    dcache_data_ram_0.dina <= io.wdata @[dcache_data.scala 37:31]
    io.rdata <= dcache_data_ram_0.douta @[dcache_data.scala 38:18]

  extmodule dcache_data_ram_15 :
    input clka : UInt<1>
    input ena : UInt<1>
    input wea : UInt<4>
    input addra : UInt<7>
    input dina : UInt<32>
    output douta : UInt<32>
    defname = dcache_data_ram

  module dcache_data_15 :
    input clock : Clock
    input reset : Reset
    output io : { flip en : UInt<1>, flip wen : UInt<4>, flip addr : UInt<32>, flip wdata : UInt<32>, rdata : UInt<32>}

    inst dcache_data_ram_0 of dcache_data_ram_15 @[dcache_data.scala 32:35]
    dcache_data_ram_0.douta is invalid
    dcache_data_ram_0.dina is invalid
    dcache_data_ram_0.addra is invalid
    dcache_data_ram_0.wea is invalid
    dcache_data_ram_0.ena is invalid
    dcache_data_ram_0.clka is invalid
    node _dcache_data_ram_0_io_clka_T = asUInt(clock) @[dcache_data.scala 33:40]
    dcache_data_ram_0.clka <= _dcache_data_ram_0_io_clka_T @[dcache_data.scala 33:31]
    dcache_data_ram_0.ena <= io.en @[dcache_data.scala 34:32]
    dcache_data_ram_0.wea <= io.wen @[dcache_data.scala 35:31]
    node _dcache_data_ram_0_io_addra_T = bits(io.addr, 11, 5) @[dcache_data.scala 36:42]
    dcache_data_ram_0.addra <= _dcache_data_ram_0_io_addra_T @[dcache_data.scala 36:32]
    dcache_data_ram_0.dina <= io.wdata @[dcache_data.scala 37:31]
    io.rdata <= dcache_data_ram_0.douta @[dcache_data.scala 38:18]

  module data_cache :
    input clock : Clock
    input reset : Reset
    output io : { port : { arid : UInt<4>, araddr : UInt<32>, arlen : UInt<4>, arsize : UInt<3>, arburst : UInt<2>, arlock : UInt<2>, arcache : UInt<4>, arprot : UInt<3>, arvalid : UInt<1>, flip arready : UInt<1>, flip rid : UInt<4>, flip rdata : UInt<32>, flip rresp : UInt<2>, flip rlast : UInt<1>, flip rvalid : UInt<1>, rready : UInt<1>, awid : UInt<4>, awaddr : UInt<32>, awlen : UInt<4>, awsize : UInt<3>, awburst : UInt<2>, awlock : UInt<2>, awcache : UInt<4>, awprot : UInt<3>, awvalid : UInt<1>, flip awready : UInt<1>, wid : UInt<4>, wdata : UInt<32>, wstrb : UInt<4>, wlast : UInt<1>, wvalid : UInt<1>, flip wready : UInt<1>, flip bid : UInt<4>, flip bresp : UInt<2>, flip bvalid : UInt<1>, bready : UInt<1>, flip sram_req : UInt<1>, flip sram_wr : UInt<1>, flip sram_size : UInt<2>, flip sram_addr : UInt<32>, flip sram_wdata : UInt<32>, sram_addr_ok : UInt<1>, sram_data_ok : UInt<1>, sram_rdata : UInt<32>, flip sram_cache : UInt<1>}, stage2_stall : UInt<1>}

    reg work_state : UInt<5>, clock with :
      reset => (reset, UInt<5>("h18")) @[data_cache.scala 19:29]
    wire access_work_state : UInt<5> @[data_cache.scala 20:33]
    reg write_counter : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[data_cache.scala 21:33]
    reg read_counter : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[data_cache.scala 22:32]
    reg wait_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[data_cache.scala 23:29]
    inst dcache_tag of dcache_tag @[data_cache.scala 26:30]
    dcache_tag.clock <= clock
    dcache_tag.reset <= reset
    inst dcache_tag_1 of dcache_tag_1 @[data_cache.scala 27:30]
    dcache_tag_1.clock <= clock
    dcache_tag_1.reset <= reset
    wire _lru_WIRE : UInt<1>[128] @[data_cache.scala 29:30]
    _lru_WIRE[0] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[1] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[2] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[3] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[4] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[5] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[6] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[7] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[8] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[9] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[10] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[11] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[12] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[13] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[14] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[15] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[16] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[17] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[18] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[19] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[20] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[21] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[22] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[23] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[24] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[25] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[26] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[27] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[28] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[29] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[30] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[31] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[32] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[33] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[34] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[35] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[36] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[37] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[38] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[39] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[40] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[41] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[42] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[43] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[44] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[45] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[46] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[47] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[48] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[49] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[50] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[51] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[52] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[53] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[54] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[55] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[56] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[57] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[58] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[59] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[60] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[61] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[62] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[63] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[64] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[65] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[66] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[67] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[68] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[69] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[70] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[71] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[72] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[73] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[74] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[75] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[76] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[77] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[78] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[79] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[80] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[81] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[82] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[83] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[84] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[85] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[86] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[87] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[88] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[89] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[90] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[91] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[92] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[93] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[94] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[95] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[96] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[97] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[98] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[99] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[100] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[101] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[102] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[103] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[104] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[105] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[106] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[107] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[108] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[109] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[110] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[111] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[112] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[113] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[114] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[115] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[116] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[117] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[118] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[119] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[120] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[121] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[122] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[123] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[124] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[125] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[126] <= UInt<1>("h0") @[data_cache.scala 29:30]
    _lru_WIRE[127] <= UInt<1>("h0") @[data_cache.scala 29:30]
    reg lru : UInt<1>[128], clock with :
      reset => (reset, _lru_WIRE) @[data_cache.scala 29:22]
    wire _way0_dirty_WIRE : UInt<1>[128] @[data_cache.scala 30:37]
    _way0_dirty_WIRE[0] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[1] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[2] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[3] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[4] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[5] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[6] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[7] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[8] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[9] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[10] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[11] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[12] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[13] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[14] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[15] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[16] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[17] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[18] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[19] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[20] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[21] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[22] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[23] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[24] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[25] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[26] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[27] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[28] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[29] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[30] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[31] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[32] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[33] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[34] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[35] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[36] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[37] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[38] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[39] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[40] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[41] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[42] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[43] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[44] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[45] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[46] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[47] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[48] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[49] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[50] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[51] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[52] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[53] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[54] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[55] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[56] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[57] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[58] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[59] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[60] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[61] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[62] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[63] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[64] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[65] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[66] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[67] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[68] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[69] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[70] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[71] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[72] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[73] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[74] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[75] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[76] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[77] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[78] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[79] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[80] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[81] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[82] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[83] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[84] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[85] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[86] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[87] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[88] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[89] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[90] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[91] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[92] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[93] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[94] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[95] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[96] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[97] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[98] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[99] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[100] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[101] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[102] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[103] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[104] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[105] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[106] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[107] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[108] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[109] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[110] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[111] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[112] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[113] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[114] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[115] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[116] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[117] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[118] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[119] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[120] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[121] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[122] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[123] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[124] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[125] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[126] <= UInt<1>("h0") @[data_cache.scala 30:37]
    _way0_dirty_WIRE[127] <= UInt<1>("h0") @[data_cache.scala 30:37]
    reg way0_dirty : UInt<1>[128], clock with :
      reset => (reset, _way0_dirty_WIRE) @[data_cache.scala 30:29]
    wire _way1_dirty_WIRE : UInt<1>[128] @[data_cache.scala 31:37]
    _way1_dirty_WIRE[0] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[1] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[2] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[3] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[4] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[5] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[6] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[7] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[8] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[9] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[10] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[11] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[12] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[13] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[14] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[15] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[16] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[17] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[18] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[19] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[20] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[21] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[22] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[23] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[24] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[25] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[26] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[27] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[28] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[29] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[30] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[31] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[32] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[33] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[34] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[35] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[36] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[37] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[38] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[39] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[40] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[41] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[42] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[43] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[44] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[45] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[46] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[47] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[48] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[49] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[50] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[51] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[52] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[53] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[54] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[55] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[56] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[57] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[58] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[59] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[60] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[61] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[62] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[63] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[64] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[65] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[66] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[67] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[68] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[69] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[70] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[71] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[72] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[73] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[74] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[75] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[76] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[77] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[78] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[79] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[80] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[81] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[82] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[83] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[84] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[85] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[86] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[87] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[88] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[89] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[90] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[91] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[92] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[93] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[94] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[95] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[96] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[97] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[98] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[99] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[100] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[101] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[102] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[103] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[104] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[105] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[106] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[107] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[108] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[109] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[110] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[111] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[112] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[113] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[114] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[115] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[116] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[117] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[118] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[119] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[120] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[121] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[122] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[123] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[124] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[125] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[126] <= UInt<1>("h0") @[data_cache.scala 31:37]
    _way1_dirty_WIRE[127] <= UInt<1>("h0") @[data_cache.scala 31:37]
    reg way1_dirty : UInt<1>[128], clock with :
      reset => (reset, _way1_dirty_WIRE) @[data_cache.scala 31:29]
    wire way0_wen : UInt<1>[8] @[data_cache.scala 33:25]
    wire way1_wen : UInt<1>[8] @[data_cache.scala 34:25]
    reg stage1_sram_addr_reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[data_cache.scala 35:39]
    reg stage1_sram_cache_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[data_cache.scala 36:40]
    reg stage1_sram_wdata_reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[data_cache.scala 37:40]
    reg stage1_sram_size_reg : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[data_cache.scala 38:39]
    reg stage1_sram_wr_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[data_cache.scala 39:37]
    reg stage1_sram_req_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[data_cache.scala 40:38]
    reg stage1_sram_hit0_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[data_cache.scala 42:40]
    reg stage1_sram_hit1_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[data_cache.scala 43:40]
    reg stage1_sram_valid0_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[data_cache.scala 44:42]
    reg stage1_sram_valid1_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[data_cache.scala 45:42]
    wire dirty_victim : UInt<1> @[data_cache.scala 54:28]
    inst dcache_data of dcache_data @[data_cache.scala 55:55]
    dcache_data.clock <= clock
    dcache_data.reset <= reset
    inst dcache_data_1 of dcache_data_1 @[data_cache.scala 55:55]
    dcache_data_1.clock <= clock
    dcache_data_1.reset <= reset
    inst dcache_data_2 of dcache_data_2 @[data_cache.scala 55:55]
    dcache_data_2.clock <= clock
    dcache_data_2.reset <= reset
    inst dcache_data_3 of dcache_data_3 @[data_cache.scala 55:55]
    dcache_data_3.clock <= clock
    dcache_data_3.reset <= reset
    inst dcache_data_4 of dcache_data_4 @[data_cache.scala 55:55]
    dcache_data_4.clock <= clock
    dcache_data_4.reset <= reset
    inst dcache_data_5 of dcache_data_5 @[data_cache.scala 55:55]
    dcache_data_5.clock <= clock
    dcache_data_5.reset <= reset
    inst dcache_data_6 of dcache_data_6 @[data_cache.scala 55:55]
    dcache_data_6.clock <= clock
    dcache_data_6.reset <= reset
    inst dcache_data_7 of dcache_data_7 @[data_cache.scala 55:55]
    dcache_data_7.clock <= clock
    dcache_data_7.reset <= reset
    wire dcache_data_way0 : { flip en : UInt<1>, flip wen : UInt<4>, flip addr : UInt<32>, flip wdata : UInt<32>, rdata : UInt<32>}[8] @[data_cache.scala 55:36]
    dcache_data_way0[0].rdata <= dcache_data.io.rdata @[data_cache.scala 55:36]
    dcache_data.io.wdata <= dcache_data_way0[0].wdata @[data_cache.scala 55:36]
    dcache_data.io.addr <= dcache_data_way0[0].addr @[data_cache.scala 55:36]
    dcache_data.io.wen <= dcache_data_way0[0].wen @[data_cache.scala 55:36]
    dcache_data.io.en <= dcache_data_way0[0].en @[data_cache.scala 55:36]
    dcache_data_way0[1].rdata <= dcache_data_1.io.rdata @[data_cache.scala 55:36]
    dcache_data_1.io.wdata <= dcache_data_way0[1].wdata @[data_cache.scala 55:36]
    dcache_data_1.io.addr <= dcache_data_way0[1].addr @[data_cache.scala 55:36]
    dcache_data_1.io.wen <= dcache_data_way0[1].wen @[data_cache.scala 55:36]
    dcache_data_1.io.en <= dcache_data_way0[1].en @[data_cache.scala 55:36]
    dcache_data_way0[2].rdata <= dcache_data_2.io.rdata @[data_cache.scala 55:36]
    dcache_data_2.io.wdata <= dcache_data_way0[2].wdata @[data_cache.scala 55:36]
    dcache_data_2.io.addr <= dcache_data_way0[2].addr @[data_cache.scala 55:36]
    dcache_data_2.io.wen <= dcache_data_way0[2].wen @[data_cache.scala 55:36]
    dcache_data_2.io.en <= dcache_data_way0[2].en @[data_cache.scala 55:36]
    dcache_data_way0[3].rdata <= dcache_data_3.io.rdata @[data_cache.scala 55:36]
    dcache_data_3.io.wdata <= dcache_data_way0[3].wdata @[data_cache.scala 55:36]
    dcache_data_3.io.addr <= dcache_data_way0[3].addr @[data_cache.scala 55:36]
    dcache_data_3.io.wen <= dcache_data_way0[3].wen @[data_cache.scala 55:36]
    dcache_data_3.io.en <= dcache_data_way0[3].en @[data_cache.scala 55:36]
    dcache_data_way0[4].rdata <= dcache_data_4.io.rdata @[data_cache.scala 55:36]
    dcache_data_4.io.wdata <= dcache_data_way0[4].wdata @[data_cache.scala 55:36]
    dcache_data_4.io.addr <= dcache_data_way0[4].addr @[data_cache.scala 55:36]
    dcache_data_4.io.wen <= dcache_data_way0[4].wen @[data_cache.scala 55:36]
    dcache_data_4.io.en <= dcache_data_way0[4].en @[data_cache.scala 55:36]
    dcache_data_way0[5].rdata <= dcache_data_5.io.rdata @[data_cache.scala 55:36]
    dcache_data_5.io.wdata <= dcache_data_way0[5].wdata @[data_cache.scala 55:36]
    dcache_data_5.io.addr <= dcache_data_way0[5].addr @[data_cache.scala 55:36]
    dcache_data_5.io.wen <= dcache_data_way0[5].wen @[data_cache.scala 55:36]
    dcache_data_5.io.en <= dcache_data_way0[5].en @[data_cache.scala 55:36]
    dcache_data_way0[6].rdata <= dcache_data_6.io.rdata @[data_cache.scala 55:36]
    dcache_data_6.io.wdata <= dcache_data_way0[6].wdata @[data_cache.scala 55:36]
    dcache_data_6.io.addr <= dcache_data_way0[6].addr @[data_cache.scala 55:36]
    dcache_data_6.io.wen <= dcache_data_way0[6].wen @[data_cache.scala 55:36]
    dcache_data_6.io.en <= dcache_data_way0[6].en @[data_cache.scala 55:36]
    dcache_data_way0[7].rdata <= dcache_data_7.io.rdata @[data_cache.scala 55:36]
    dcache_data_7.io.wdata <= dcache_data_way0[7].wdata @[data_cache.scala 55:36]
    dcache_data_7.io.addr <= dcache_data_way0[7].addr @[data_cache.scala 55:36]
    dcache_data_7.io.wen <= dcache_data_way0[7].wen @[data_cache.scala 55:36]
    dcache_data_7.io.en <= dcache_data_way0[7].en @[data_cache.scala 55:36]
    inst dcache_data_8 of dcache_data_8 @[data_cache.scala 56:55]
    dcache_data_8.clock <= clock
    dcache_data_8.reset <= reset
    inst dcache_data_9 of dcache_data_9 @[data_cache.scala 56:55]
    dcache_data_9.clock <= clock
    dcache_data_9.reset <= reset
    inst dcache_data_10 of dcache_data_10 @[data_cache.scala 56:55]
    dcache_data_10.clock <= clock
    dcache_data_10.reset <= reset
    inst dcache_data_11 of dcache_data_11 @[data_cache.scala 56:55]
    dcache_data_11.clock <= clock
    dcache_data_11.reset <= reset
    inst dcache_data_12 of dcache_data_12 @[data_cache.scala 56:55]
    dcache_data_12.clock <= clock
    dcache_data_12.reset <= reset
    inst dcache_data_13 of dcache_data_13 @[data_cache.scala 56:55]
    dcache_data_13.clock <= clock
    dcache_data_13.reset <= reset
    inst dcache_data_14 of dcache_data_14 @[data_cache.scala 56:55]
    dcache_data_14.clock <= clock
    dcache_data_14.reset <= reset
    inst dcache_data_15 of dcache_data_15 @[data_cache.scala 56:55]
    dcache_data_15.clock <= clock
    dcache_data_15.reset <= reset
    wire dcache_data_way1 : { flip en : UInt<1>, flip wen : UInt<4>, flip addr : UInt<32>, flip wdata : UInt<32>, rdata : UInt<32>}[8] @[data_cache.scala 56:36]
    dcache_data_way1[0].rdata <= dcache_data_8.io.rdata @[data_cache.scala 56:36]
    dcache_data_8.io.wdata <= dcache_data_way1[0].wdata @[data_cache.scala 56:36]
    dcache_data_8.io.addr <= dcache_data_way1[0].addr @[data_cache.scala 56:36]
    dcache_data_8.io.wen <= dcache_data_way1[0].wen @[data_cache.scala 56:36]
    dcache_data_8.io.en <= dcache_data_way1[0].en @[data_cache.scala 56:36]
    dcache_data_way1[1].rdata <= dcache_data_9.io.rdata @[data_cache.scala 56:36]
    dcache_data_9.io.wdata <= dcache_data_way1[1].wdata @[data_cache.scala 56:36]
    dcache_data_9.io.addr <= dcache_data_way1[1].addr @[data_cache.scala 56:36]
    dcache_data_9.io.wen <= dcache_data_way1[1].wen @[data_cache.scala 56:36]
    dcache_data_9.io.en <= dcache_data_way1[1].en @[data_cache.scala 56:36]
    dcache_data_way1[2].rdata <= dcache_data_10.io.rdata @[data_cache.scala 56:36]
    dcache_data_10.io.wdata <= dcache_data_way1[2].wdata @[data_cache.scala 56:36]
    dcache_data_10.io.addr <= dcache_data_way1[2].addr @[data_cache.scala 56:36]
    dcache_data_10.io.wen <= dcache_data_way1[2].wen @[data_cache.scala 56:36]
    dcache_data_10.io.en <= dcache_data_way1[2].en @[data_cache.scala 56:36]
    dcache_data_way1[3].rdata <= dcache_data_11.io.rdata @[data_cache.scala 56:36]
    dcache_data_11.io.wdata <= dcache_data_way1[3].wdata @[data_cache.scala 56:36]
    dcache_data_11.io.addr <= dcache_data_way1[3].addr @[data_cache.scala 56:36]
    dcache_data_11.io.wen <= dcache_data_way1[3].wen @[data_cache.scala 56:36]
    dcache_data_11.io.en <= dcache_data_way1[3].en @[data_cache.scala 56:36]
    dcache_data_way1[4].rdata <= dcache_data_12.io.rdata @[data_cache.scala 56:36]
    dcache_data_12.io.wdata <= dcache_data_way1[4].wdata @[data_cache.scala 56:36]
    dcache_data_12.io.addr <= dcache_data_way1[4].addr @[data_cache.scala 56:36]
    dcache_data_12.io.wen <= dcache_data_way1[4].wen @[data_cache.scala 56:36]
    dcache_data_12.io.en <= dcache_data_way1[4].en @[data_cache.scala 56:36]
    dcache_data_way1[5].rdata <= dcache_data_13.io.rdata @[data_cache.scala 56:36]
    dcache_data_13.io.wdata <= dcache_data_way1[5].wdata @[data_cache.scala 56:36]
    dcache_data_13.io.addr <= dcache_data_way1[5].addr @[data_cache.scala 56:36]
    dcache_data_13.io.wen <= dcache_data_way1[5].wen @[data_cache.scala 56:36]
    dcache_data_13.io.en <= dcache_data_way1[5].en @[data_cache.scala 56:36]
    dcache_data_way1[6].rdata <= dcache_data_14.io.rdata @[data_cache.scala 56:36]
    dcache_data_14.io.wdata <= dcache_data_way1[6].wdata @[data_cache.scala 56:36]
    dcache_data_14.io.addr <= dcache_data_way1[6].addr @[data_cache.scala 56:36]
    dcache_data_14.io.wen <= dcache_data_way1[6].wen @[data_cache.scala 56:36]
    dcache_data_14.io.en <= dcache_data_way1[6].en @[data_cache.scala 56:36]
    dcache_data_way1[7].rdata <= dcache_data_15.io.rdata @[data_cache.scala 56:36]
    dcache_data_15.io.wdata <= dcache_data_way1[7].wdata @[data_cache.scala 56:36]
    dcache_data_15.io.addr <= dcache_data_way1[7].addr @[data_cache.scala 56:36]
    dcache_data_15.io.wen <= dcache_data_way1[7].wen @[data_cache.scala 56:36]
    dcache_data_15.io.en <= dcache_data_way1[7].en @[data_cache.scala 56:36]
    reg hit_0_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[data_cache.scala 57:34]
    reg hit_1_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[data_cache.scala 58:34]
    wire stage2_stall : UInt<1> @[data_cache.scala 93:28]
    io.stage2_stall <= stage2_stall @[data_cache.scala 95:21]
    wire stage2_addr_same_as_stage1 : UInt<1> @[data_cache.scala 97:42]
    node _stage2_wdata_reg_T = mux(UInt<1>("h0"), UInt<1>("h0"), stage1_sram_wdata_reg) @[data_cache.scala 98:41]
    reg stage2_wdata_reg : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when stage2_stall : @[Reg.scala 29:18]
      stage2_wdata_reg <= _stage2_wdata_reg_T @[Reg.scala 29:22]
    wire state_ready_lookup_will_to_be : UInt<5> @[data_cache.scala 101:46]
    wire state_lookup_for_less_delay : UInt<5> @[data_cache.scala 102:43]
    reg stage2_sram_write_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[data_cache.scala 104:40]
    reg stage2_sram_cache_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[data_cache.scala 106:40]
    reg stage1_addr_req_not_same : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[data_cache.scala 110:43]
    reg write_access_complete_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[data_cache.scala 112:44]
    node _stage1_addr_req_not_same_T = neq(stage1_sram_addr_reg, io.port.sram_addr) @[data_cache.scala 114:54]
    stage1_addr_req_not_same <= _stage1_addr_req_not_same_T @[data_cache.scala 114:30]
    node _stage1_sram_addr_reg_T = bits(io.port.sram_req, 0, 0) @[data_cache.scala 116:50]
    node _stage1_sram_addr_reg_T_1 = mux(_stage1_sram_addr_reg_T, io.port.sram_addr, stage1_sram_addr_reg) @[data_cache.scala 116:32]
    stage1_sram_addr_reg <= _stage1_sram_addr_reg_T_1 @[data_cache.scala 116:26]
    node _stage1_sram_cache_reg_T = bits(io.port.sram_req, 0, 0) @[data_cache.scala 117:51]
    node _stage1_sram_cache_reg_T_1 = mux(_stage1_sram_cache_reg_T, io.port.sram_cache, stage1_sram_cache_reg) @[data_cache.scala 117:33]
    stage1_sram_cache_reg <= _stage1_sram_cache_reg_T_1 @[data_cache.scala 117:27]
    node _stage1_sram_wdata_reg_T = bits(io.port.sram_req, 0, 0) @[data_cache.scala 118:51]
    node _stage1_sram_wdata_reg_T_1 = mux(_stage1_sram_wdata_reg_T, io.port.sram_wdata, stage1_sram_wdata_reg) @[data_cache.scala 118:33]
    stage1_sram_wdata_reg <= _stage1_sram_wdata_reg_T_1 @[data_cache.scala 118:27]
    node _stage1_sram_size_reg_T = bits(io.port.sram_req, 0, 0) @[data_cache.scala 119:51]
    node _stage1_sram_size_reg_T_1 = mux(_stage1_sram_size_reg_T, io.port.sram_size, stage1_sram_size_reg) @[data_cache.scala 119:33]
    stage1_sram_size_reg <= _stage1_sram_size_reg_T_1 @[data_cache.scala 119:27]
    node _stage1_sram_wr_reg_T = bits(io.port.sram_req, 0, 0) @[data_cache.scala 120:51]
    node _stage1_sram_wr_reg_T_1 = mux(_stage1_sram_wr_reg_T, io.port.sram_wr, stage1_sram_wr_reg) @[data_cache.scala 120:33]
    stage1_sram_wr_reg <= _stage1_sram_wr_reg_T_1 @[data_cache.scala 120:27]
    node _stage1_sram_req_reg_T = bits(io.port.sram_req, 0, 0) @[data_cache.scala 121:51]
    node _stage1_sram_req_reg_T_1 = mux(stage2_stall, UInt<1>("h0"), stage1_sram_req_reg) @[data_cache.scala 121:65]
    node _stage1_sram_req_reg_T_2 = mux(_stage1_sram_req_reg_T, UInt<1>("h1"), _stage1_sram_req_reg_T_1) @[data_cache.scala 121:33]
    stage1_sram_req_reg <= _stage1_sram_req_reg_T_2 @[data_cache.scala 121:27]
    node _stage1_sram_hit0_reg_T = bits(io.port.sram_req, 0, 0) @[data_cache.scala 123:50]
    node _stage1_sram_hit0_reg_T_1 = mux(_stage1_sram_hit0_reg_T, dcache_tag.io.hit, stage1_sram_hit0_reg) @[data_cache.scala 123:32]
    stage1_sram_hit0_reg <= _stage1_sram_hit0_reg_T_1 @[data_cache.scala 123:26]
    node _stage1_sram_hit1_reg_T = bits(io.port.sram_req, 0, 0) @[data_cache.scala 124:50]
    node _stage1_sram_hit1_reg_T_1 = mux(_stage1_sram_hit1_reg_T, dcache_tag_1.io.hit, stage1_sram_hit1_reg) @[data_cache.scala 124:32]
    stage1_sram_hit1_reg <= _stage1_sram_hit1_reg_T_1 @[data_cache.scala 124:26]
    node _stage1_sram_valid0_reg_T = bits(io.port.sram_req, 0, 0) @[data_cache.scala 125:52]
    node _stage1_sram_valid0_reg_T_1 = mux(_stage1_sram_valid0_reg_T, dcache_tag.io.valid, stage1_sram_valid0_reg) @[data_cache.scala 125:34]
    stage1_sram_valid0_reg <= _stage1_sram_valid0_reg_T_1 @[data_cache.scala 125:28]
    node _stage1_sram_valid1_reg_T = bits(io.port.sram_req, 0, 0) @[data_cache.scala 126:52]
    node _stage1_sram_valid1_reg_T_1 = mux(_stage1_sram_valid1_reg_T, dcache_tag_1.io.valid, stage1_sram_valid1_reg) @[data_cache.scala 126:34]
    stage1_sram_valid1_reg <= _stage1_sram_valid1_reg_T_1 @[data_cache.scala 126:28]
    node _T = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 129:36]
    node _way0_dirty_T = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 129:79]
    node _way0_dirty_T_1 = bits(stage1_sram_wr_reg, 0, 0) @[data_cache.scala 129:118]
    node _way0_dirty_T_2 = and(_way0_dirty_T, _way0_dirty_T_1) @[data_cache.scala 129:96]
    node _way0_dirty_T_3 = and(_way0_dirty_T_2, stage1_sram_hit0_reg) @[data_cache.scala 129:125]
    node _way0_dirty_T_4 = and(_way0_dirty_T_3, stage1_sram_valid0_reg) @[data_cache.scala 129:149]
    node _way0_dirty_T_5 = eq(work_state, UInt<4>("he")) @[data_cache.scala 130:24]
    node _way0_dirty_T_6 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 130:78]
    node _way0_dirty_T_7 = eq(lru[_way0_dirty_T_6], UInt<1>("h0")) @[data_cache.scala 130:86]
    node _way0_dirty_T_8 = and(_way0_dirty_T_5, _way0_dirty_T_7) @[data_cache.scala 130:51]
    node _way0_dirty_T_9 = eq(work_state, UInt<5>("h10")) @[data_cache.scala 131:24]
    node _way0_dirty_T_10 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 131:78]
    node _way0_dirty_T_11 = eq(lru[_way0_dirty_T_10], UInt<1>("h0")) @[data_cache.scala 131:86]
    node _way0_dirty_T_12 = and(_way0_dirty_T_9, _way0_dirty_T_11) @[data_cache.scala 131:52]
    node _way0_dirty_T_13 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 131:129]
    node _way0_dirty_T_14 = mux(_way0_dirty_T_12, UInt<1>("h1"), way0_dirty[_way0_dirty_T_13]) @[data_cache.scala 131:12]
    node _way0_dirty_T_15 = mux(_way0_dirty_T_8, UInt<1>("h0"), _way0_dirty_T_14) @[data_cache.scala 130:12]
    node _way0_dirty_T_16 = mux(_way0_dirty_T_4, UInt<1>("h1"), _way0_dirty_T_15) @[data_cache.scala 129:50]
    way0_dirty[_T] <= _way0_dirty_T_16 @[data_cache.scala 129:44]
    node _T_1 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 133:36]
    node _way1_dirty_T = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 133:79]
    node _way1_dirty_T_1 = bits(stage1_sram_wr_reg, 0, 0) @[data_cache.scala 133:118]
    node _way1_dirty_T_2 = and(_way1_dirty_T, _way1_dirty_T_1) @[data_cache.scala 133:96]
    node _way1_dirty_T_3 = and(_way1_dirty_T_2, stage1_sram_hit1_reg) @[data_cache.scala 133:125]
    node _way1_dirty_T_4 = and(_way1_dirty_T_3, stage1_sram_valid1_reg) @[data_cache.scala 133:149]
    node _way1_dirty_T_5 = eq(work_state, UInt<4>("he")) @[data_cache.scala 134:24]
    node _way1_dirty_T_6 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 134:78]
    node _way1_dirty_T_7 = eq(lru[_way1_dirty_T_6], UInt<1>("h1")) @[data_cache.scala 134:86]
    node _way1_dirty_T_8 = and(_way1_dirty_T_5, _way1_dirty_T_7) @[data_cache.scala 134:51]
    node _way1_dirty_T_9 = eq(work_state, UInt<5>("h10")) @[data_cache.scala 135:24]
    node _way1_dirty_T_10 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 135:78]
    node _way1_dirty_T_11 = eq(lru[_way1_dirty_T_10], UInt<1>("h1")) @[data_cache.scala 135:86]
    node _way1_dirty_T_12 = and(_way1_dirty_T_9, _way1_dirty_T_11) @[data_cache.scala 135:52]
    node _way1_dirty_T_13 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 135:129]
    node _way1_dirty_T_14 = mux(_way1_dirty_T_12, UInt<1>("h1"), way1_dirty[_way1_dirty_T_13]) @[data_cache.scala 135:12]
    node _way1_dirty_T_15 = mux(_way1_dirty_T_8, UInt<1>("h0"), _way1_dirty_T_14) @[data_cache.scala 134:12]
    node _way1_dirty_T_16 = mux(_way1_dirty_T_4, UInt<1>("h1"), _way1_dirty_T_15) @[data_cache.scala 133:50]
    way1_dirty[_T_1] <= _way1_dirty_T_16 @[data_cache.scala 133:44]
    node _dirty_victim_T = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 139:49]
    node _dirty_victim_T_1 = eq(lru[_dirty_victim_T], UInt<1>("h0")) @[data_cache.scala 139:57]
    node _dirty_victim_T_2 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 139:96]
    node _dirty_victim_T_3 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 139:135]
    node _dirty_victim_T_4 = mux(_dirty_victim_T_1, way0_dirty[_dirty_victim_T_2], way1_dirty[_dirty_victim_T_3]) @[data_cache.scala 139:24]
    dirty_victim <= _dirty_victim_T_4 @[data_cache.scala 139:18]
    dcache_tag.io.op <= UInt<1>("h0") @[data_cache.scala 141:22]
    dcache_tag_1.io.op <= UInt<1>("h0") @[data_cache.scala 142:22]
    dcache_tag.io.waddr <= stage1_sram_addr_reg @[data_cache.scala 143:24]
    dcache_tag_1.io.waddr <= stage1_sram_addr_reg @[data_cache.scala 144:24]
    dcache_tag.io.raddr <= io.port.sram_addr @[data_cache.scala 146:24]
    dcache_tag_1.io.raddr <= io.port.sram_addr @[data_cache.scala 147:24]
    node _T_2 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 152:29]
    node _lru_T = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 152:72]
    node _lru_T_1 = and(stage1_sram_hit0_reg, stage1_sram_valid0_reg) @[data_cache.scala 153:34]
    node _lru_T_2 = and(stage1_sram_hit1_reg, stage1_sram_valid1_reg) @[data_cache.scala 154:34]
    node _lru_T_3 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 154:94]
    node _lru_T_4 = mux(_lru_T_2, UInt<1>("h0"), lru[_lru_T_3]) @[data_cache.scala 154:12]
    node _lru_T_5 = mux(_lru_T_1, UInt<1>("h1"), _lru_T_4) @[data_cache.scala 153:12]
    node _lru_T_6 = eq(work_state, UInt<4>("he")) @[data_cache.scala 155:24]
    node _lru_T_7 = eq(work_state, UInt<5>("h10")) @[data_cache.scala 155:63]
    node _lru_T_8 = or(_lru_T_6, _lru_T_7) @[data_cache.scala 155:50]
    node _lru_T_9 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 155:116]
    node _lru_T_10 = not(lru[_lru_T_9]) @[data_cache.scala 155:91]
    node _lru_T_11 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 155:150]
    node _lru_T_12 = mux(_lru_T_8, _lru_T_10, lru[_lru_T_11]) @[data_cache.scala 155:12]
    node _lru_T_13 = mux(_lru_T, _lru_T_5, _lru_T_12) @[data_cache.scala 152:43]
    lru[_T_2] <= _lru_T_13 @[data_cache.scala 152:37]
    node _hit_T = and(stage1_sram_hit0_reg, stage1_sram_valid0_reg) @[data_cache.scala 157:37]
    node _hit_T_1 = and(stage1_sram_hit1_reg, stage1_sram_valid1_reg) @[data_cache.scala 158:31]
    node hit = or(_hit_T, _hit_T_1) @[data_cache.scala 157:64]
    node _state_ready_lookup_will_to_be_T = bits(stage1_sram_req_reg, 0, 0) @[data_cache.scala 161:71]
    node _state_ready_lookup_will_to_be_T_1 = bits(stage1_sram_wr_reg, 0, 0) @[data_cache.scala 161:101]
    node _state_ready_lookup_will_to_be_T_2 = bits(stage1_sram_cache_reg, 0, 0) @[data_cache.scala 162:39]
    node _state_ready_lookup_will_to_be_T_3 = mux(_state_ready_lookup_will_to_be_T_2, UInt<5>("h19"), UInt<2>("h3")) @[data_cache.scala 162:16]
    node _state_ready_lookup_will_to_be_T_4 = bits(stage1_sram_cache_reg, 0, 0) @[data_cache.scala 162:111]
    node _state_ready_lookup_will_to_be_T_5 = mux(_state_ready_lookup_will_to_be_T_4, UInt<5>("h19"), UInt<1>("h1")) @[data_cache.scala 162:88]
    node _state_ready_lookup_will_to_be_T_6 = mux(_state_ready_lookup_will_to_be_T_1, _state_ready_lookup_will_to_be_T_3, _state_ready_lookup_will_to_be_T_5) @[data_cache.scala 161:81]
    node _state_ready_lookup_will_to_be_T_7 = mux(_state_ready_lookup_will_to_be_T, _state_ready_lookup_will_to_be_T_6, UInt<5>("h19")) @[data_cache.scala 161:50]
    node _state_ready_lookup_will_to_be_T_8 = bits(stage1_sram_req_reg, 0, 0) @[data_cache.scala 163:37]
    node _state_ready_lookup_will_to_be_T_9 = bits(stage1_sram_cache_reg, 0, 0) @[data_cache.scala 163:71]
    node _state_ready_lookup_will_to_be_T_10 = eq(_state_ready_lookup_will_to_be_T_9, UInt<1>("h0")) @[data_cache.scala 163:48]
    node _state_ready_lookup_will_to_be_T_11 = bits(stage1_sram_wr_reg, 0, 0) @[data_cache.scala 163:101]
    node _state_ready_lookup_will_to_be_T_12 = mux(_state_ready_lookup_will_to_be_T_11, UInt<2>("h3"), UInt<1>("h1")) @[data_cache.scala 163:81]
    node _state_ready_lookup_will_to_be_T_13 = bits(dirty_victim, 0, 0) @[data_cache.scala 164:30]
    node _state_ready_lookup_will_to_be_T_14 = bits(stage1_sram_wr_reg, 0, 0) @[data_cache.scala 164:84]
    node _state_ready_lookup_will_to_be_T_15 = mux(_state_ready_lookup_will_to_be_T_14, UInt<4>("h8"), UInt<4>("hc")) @[data_cache.scala 164:64]
    node _state_ready_lookup_will_to_be_T_16 = mux(_state_ready_lookup_will_to_be_T_13, UInt<4>("h9"), _state_ready_lookup_will_to_be_T_15) @[data_cache.scala 164:16]
    node _state_ready_lookup_will_to_be_T_17 = mux(_state_ready_lookup_will_to_be_T_10, _state_ready_lookup_will_to_be_T_12, _state_ready_lookup_will_to_be_T_16) @[data_cache.scala 163:47]
    node _state_ready_lookup_will_to_be_T_18 = mux(_state_ready_lookup_will_to_be_T_8, _state_ready_lookup_will_to_be_T_17, UInt<5>("h19")) @[data_cache.scala 163:16]
    node _state_ready_lookup_will_to_be_T_19 = mux(hit, _state_ready_lookup_will_to_be_T_7, _state_ready_lookup_will_to_be_T_18) @[data_cache.scala 161:42]
    state_ready_lookup_will_to_be <= _state_ready_lookup_will_to_be_T_19 @[data_cache.scala 161:35]
    node _state_ready_lookup_should_be_T = bits(stage1_sram_req_reg, 0, 0) @[data_cache.scala 166:72]
    node _state_ready_lookup_should_be_T_1 = bits(stage1_sram_cache_reg, 0, 0) @[data_cache.scala 166:105]
    node _state_ready_lookup_should_be_T_2 = mux(_state_ready_lookup_should_be_T_1, UInt<5>("h19"), UInt<1>("h0")) @[data_cache.scala 166:82]
    node _state_ready_lookup_should_be_T_3 = mux(_state_ready_lookup_should_be_T, _state_ready_lookup_should_be_T_2, UInt<5>("h19")) @[data_cache.scala 166:51]
    node _state_ready_lookup_should_be_T_4 = bits(stage1_sram_req_reg, 0, 0) @[data_cache.scala 167:37]
    node _state_ready_lookup_should_be_T_5 = mux(_state_ready_lookup_should_be_T_4, UInt<1>("h0"), UInt<5>("h19")) @[data_cache.scala 167:16]
    node state_ready_lookup_should_be = mux(hit, _state_ready_lookup_should_be_T_3, _state_ready_lookup_should_be_T_5) @[data_cache.scala 166:43]
    node _access_work_state_T = bits(io.port.arready, 0, 0) @[data_cache.scala 171:56]
    node _access_work_state_T_1 = mux(_access_work_state_T, UInt<2>("h2"), work_state) @[data_cache.scala 171:39]
    node _access_work_state_T_2 = bits(io.port.rvalid, 0, 0) @[data_cache.scala 172:55]
    node _access_work_state_T_3 = mux(_access_work_state_T_2, UInt<5>("h18"), work_state) @[data_cache.scala 172:39]
    node _access_work_state_T_4 = bits(io.port.awready, 0, 0) @[data_cache.scala 174:56]
    node _access_work_state_T_5 = mux(_access_work_state_T_4, UInt<3>("h4"), work_state) @[data_cache.scala 174:39]
    node _access_work_state_T_6 = bits(io.port.wready, 0, 0) @[data_cache.scala 175:55]
    node _access_work_state_T_7 = mux(_access_work_state_T_6, UInt<3>("h5"), work_state) @[data_cache.scala 175:39]
    node _access_work_state_T_8 = bits(io.port.arready, 0, 0) @[data_cache.scala 178:61]
    node _access_work_state_T_9 = mux(_access_work_state_T_8, UInt<4>("hd"), work_state) @[data_cache.scala 178:44]
    node _access_work_state_T_10 = bits(io.port.rlast, 0, 0) @[data_cache.scala 179:59]
    node _access_work_state_T_11 = bits(io.port.rvalid, 0, 0) @[data_cache.scala 179:84]
    node _access_work_state_T_12 = and(_access_work_state_T_10, _access_work_state_T_11) @[data_cache.scala 179:66]
    node _access_work_state_T_13 = bits(stage1_sram_wr_reg, 0, 0) @[data_cache.scala 179:114]
    node _access_work_state_T_14 = mux(_access_work_state_T_13, UInt<5>("h10"), UInt<4>("he")) @[data_cache.scala 179:94]
    node _access_work_state_T_15 = mux(_access_work_state_T_12, _access_work_state_T_14, work_state) @[data_cache.scala 179:44]
    node _access_work_state_T_16 = bits(io.port.awready, 0, 0) @[data_cache.scala 181:58]
    node _access_work_state_T_17 = mux(_access_work_state_T_16, UInt<4>("ha"), work_state) @[data_cache.scala 181:41]
    node _access_work_state_T_18 = bits(io.port.wready, 0, 0) @[data_cache.scala 182:57]
    node _access_work_state_T_19 = eq(write_counter, UInt<3>("h7")) @[data_cache.scala 182:81]
    node _access_work_state_T_20 = and(_access_work_state_T_18, _access_work_state_T_19) @[data_cache.scala 182:64]
    node _access_work_state_T_21 = mux(_access_work_state_T_20, UInt<4>("hb"), work_state) @[data_cache.scala 182:41]
    node _access_work_state_T_22 = bits(io.port.bvalid, 0, 0) @[data_cache.scala 183:57]
    node _access_work_state_T_23 = mux(_access_work_state_T_22, UInt<4>("hc"), work_state) @[data_cache.scala 183:41]
    node _access_work_state_T_24 = bits(io.port.arready, 0, 0) @[data_cache.scala 185:61]
    node _access_work_state_T_25 = mux(_access_work_state_T_24, UInt<1>("h0"), work_state) @[data_cache.scala 185:44]
    node _access_work_state_T_26 = bits(io.port.rvalid, 0, 0) @[data_cache.scala 186:60]
    node _access_work_state_T_27 = bits(io.port.rlast, 0, 0) @[data_cache.scala 186:85]
    node _access_work_state_T_28 = and(_access_work_state_T_26, _access_work_state_T_27) @[data_cache.scala 186:68]
    node _access_work_state_T_29 = mux(_access_work_state_T_28, UInt<5>("h10"), work_state) @[data_cache.scala 186:44]
    node _access_work_state_T_30 = bits(io.port.awready, 0, 0) @[data_cache.scala 188:58]
    node _access_work_state_T_31 = mux(_access_work_state_T_30, UInt<3>("h6"), work_state) @[data_cache.scala 188:41]
    node _access_work_state_T_32 = bits(io.port.wready, 0, 0) @[data_cache.scala 189:57]
    node _access_work_state_T_33 = eq(write_counter, UInt<3>("h7")) @[data_cache.scala 189:81]
    node _access_work_state_T_34 = and(_access_work_state_T_32, _access_work_state_T_33) @[data_cache.scala 189:64]
    node _access_work_state_T_35 = mux(_access_work_state_T_34, UInt<3>("h7"), work_state) @[data_cache.scala 189:41]
    node _access_work_state_T_36 = bits(io.port.bvalid, 0, 0) @[data_cache.scala 190:57]
    node _access_work_state_T_37 = mux(_access_work_state_T_36, UInt<4>("h8"), work_state) @[data_cache.scala 190:41]
    node _access_work_state_T_38 = eq(UInt<1>("h1"), work_state) @[Mux.scala 81:61]
    node _access_work_state_T_39 = mux(_access_work_state_T_38, _access_work_state_T_1, work_state) @[Mux.scala 81:58]
    node _access_work_state_T_40 = eq(UInt<2>("h2"), work_state) @[Mux.scala 81:61]
    node _access_work_state_T_41 = mux(_access_work_state_T_40, _access_work_state_T_3, _access_work_state_T_39) @[Mux.scala 81:58]
    node _access_work_state_T_42 = eq(UInt<5>("h18"), work_state) @[Mux.scala 81:61]
    node _access_work_state_T_43 = mux(_access_work_state_T_42, state_ready_lookup_will_to_be, _access_work_state_T_41) @[Mux.scala 81:58]
    node _access_work_state_T_44 = eq(UInt<2>("h3"), work_state) @[Mux.scala 81:61]
    node _access_work_state_T_45 = mux(_access_work_state_T_44, _access_work_state_T_5, _access_work_state_T_43) @[Mux.scala 81:58]
    node _access_work_state_T_46 = eq(UInt<3>("h4"), work_state) @[Mux.scala 81:61]
    node _access_work_state_T_47 = mux(_access_work_state_T_46, _access_work_state_T_7, _access_work_state_T_45) @[Mux.scala 81:58]
    node _access_work_state_T_48 = eq(UInt<3>("h5"), work_state) @[Mux.scala 81:61]
    node _access_work_state_T_49 = mux(_access_work_state_T_48, UInt<5>("h18"), _access_work_state_T_47) @[Mux.scala 81:58]
    node _access_work_state_T_50 = eq(UInt<5>("h19"), work_state) @[Mux.scala 81:61]
    node _access_work_state_T_51 = mux(_access_work_state_T_50, state_ready_lookup_will_to_be, _access_work_state_T_49) @[Mux.scala 81:58]
    node _access_work_state_T_52 = eq(UInt<4>("hc"), work_state) @[Mux.scala 81:61]
    node _access_work_state_T_53 = mux(_access_work_state_T_52, _access_work_state_T_9, _access_work_state_T_51) @[Mux.scala 81:58]
    node _access_work_state_T_54 = eq(UInt<4>("hd"), work_state) @[Mux.scala 81:61]
    node _access_work_state_T_55 = mux(_access_work_state_T_54, _access_work_state_T_15, _access_work_state_T_53) @[Mux.scala 81:58]
    node _access_work_state_T_56 = eq(UInt<4>("he"), work_state) @[Mux.scala 81:61]
    node _access_work_state_T_57 = mux(_access_work_state_T_56, UInt<5>("h18"), _access_work_state_T_55) @[Mux.scala 81:58]
    node _access_work_state_T_58 = eq(UInt<4>("h9"), work_state) @[Mux.scala 81:61]
    node _access_work_state_T_59 = mux(_access_work_state_T_58, _access_work_state_T_17, _access_work_state_T_57) @[Mux.scala 81:58]
    node _access_work_state_T_60 = eq(UInt<4>("ha"), work_state) @[Mux.scala 81:61]
    node _access_work_state_T_61 = mux(_access_work_state_T_60, _access_work_state_T_21, _access_work_state_T_59) @[Mux.scala 81:58]
    node _access_work_state_T_62 = eq(UInt<4>("hb"), work_state) @[Mux.scala 81:61]
    node _access_work_state_T_63 = mux(_access_work_state_T_62, _access_work_state_T_23, _access_work_state_T_61) @[Mux.scala 81:58]
    node _access_work_state_T_64 = eq(UInt<4>("h8"), work_state) @[Mux.scala 81:61]
    node _access_work_state_T_65 = mux(_access_work_state_T_64, _access_work_state_T_25, _access_work_state_T_63) @[Mux.scala 81:58]
    node _access_work_state_T_66 = eq(UInt<1>("h0"), work_state) @[Mux.scala 81:61]
    node _access_work_state_T_67 = mux(_access_work_state_T_66, _access_work_state_T_29, _access_work_state_T_65) @[Mux.scala 81:58]
    node _access_work_state_T_68 = eq(UInt<5>("h10"), work_state) @[Mux.scala 81:61]
    node _access_work_state_T_69 = mux(_access_work_state_T_68, UInt<5>("h18"), _access_work_state_T_67) @[Mux.scala 81:58]
    node _access_work_state_T_70 = eq(UInt<4>("hf"), work_state) @[Mux.scala 81:61]
    node _access_work_state_T_71 = mux(_access_work_state_T_70, _access_work_state_T_31, _access_work_state_T_69) @[Mux.scala 81:58]
    node _access_work_state_T_72 = eq(UInt<3>("h6"), work_state) @[Mux.scala 81:61]
    node _access_work_state_T_73 = mux(_access_work_state_T_72, _access_work_state_T_35, _access_work_state_T_71) @[Mux.scala 81:58]
    node _access_work_state_T_74 = eq(UInt<3>("h7"), work_state) @[Mux.scala 81:61]
    node _access_work_state_T_75 = mux(_access_work_state_T_74, _access_work_state_T_37, _access_work_state_T_73) @[Mux.scala 81:58]
    access_work_state <= _access_work_state_T_75 @[data_cache.scala 170:23]
    node _access_work_state_for_stall_T = bits(io.port.rvalid, 0, 0) @[data_cache.scala 193:55]
    node _access_work_state_for_stall_T_1 = mux(_access_work_state_for_stall_T, UInt<5>("h18"), work_state) @[data_cache.scala 193:39]
    node _access_work_state_for_stall_T_2 = eq(UInt<2>("h2"), work_state) @[Mux.scala 81:61]
    node _access_work_state_for_stall_T_3 = mux(_access_work_state_for_stall_T_2, _access_work_state_for_stall_T_1, work_state) @[Mux.scala 81:58]
    node _access_work_state_for_stall_T_4 = eq(UInt<5>("h18"), work_state) @[Mux.scala 81:61]
    node _access_work_state_for_stall_T_5 = mux(_access_work_state_for_stall_T_4, state_ready_lookup_should_be, _access_work_state_for_stall_T_3) @[Mux.scala 81:58]
    node _access_work_state_for_stall_T_6 = eq(UInt<3>("h5"), work_state) @[Mux.scala 81:61]
    node _access_work_state_for_stall_T_7 = mux(_access_work_state_for_stall_T_6, UInt<5>("h18"), _access_work_state_for_stall_T_5) @[Mux.scala 81:58]
    node _access_work_state_for_stall_T_8 = eq(UInt<5>("h19"), work_state) @[Mux.scala 81:61]
    node _access_work_state_for_stall_T_9 = mux(_access_work_state_for_stall_T_8, state_ready_lookup_should_be, _access_work_state_for_stall_T_7) @[Mux.scala 81:58]
    node _access_work_state_for_stall_T_10 = eq(UInt<4>("he"), work_state) @[Mux.scala 81:61]
    node _access_work_state_for_stall_T_11 = mux(_access_work_state_for_stall_T_10, UInt<5>("h18"), _access_work_state_for_stall_T_9) @[Mux.scala 81:58]
    node _access_work_state_for_stall_T_12 = eq(UInt<5>("h10"), work_state) @[Mux.scala 81:61]
    node access_work_state_for_stall = mux(_access_work_state_for_stall_T_12, UInt<5>("h18"), _access_work_state_for_stall_T_11) @[Mux.scala 81:58]
    node _state_lookup_for_less_delay_T = eq(UInt<5>("h18"), work_state) @[Mux.scala 81:61]
    node _state_lookup_for_less_delay_T_1 = mux(_state_lookup_for_less_delay_T, state_ready_lookup_should_be, work_state) @[Mux.scala 81:58]
    node _state_lookup_for_less_delay_T_2 = eq(UInt<5>("h19"), work_state) @[Mux.scala 81:61]
    node _state_lookup_for_less_delay_T_3 = mux(_state_lookup_for_less_delay_T_2, state_ready_lookup_should_be, _state_lookup_for_less_delay_T_1) @[Mux.scala 81:58]
    state_lookup_for_less_delay <= _state_lookup_for_less_delay_T_3 @[data_cache.scala 200:33]
    node _stage2_stall_T = bits(access_work_state_for_stall, 4, 3) @[data_cache.scala 204:48]
    node _stage2_stall_T_1 = eq(_stage2_stall_T, UInt<2>("h3")) @[data_cache.scala 204:54]
    stage2_stall <= _stage2_stall_T_1 @[data_cache.scala 204:18]
    work_state <= access_work_state @[data_cache.scala 206:16]
    node _wait_data_T = eq(work_state, UInt<2>("h2")) @[data_cache.scala 208:33]
    node _wait_data_T_1 = bits(io.port.rvalid, 0, 0) @[data_cache.scala 208:79]
    node _wait_data_T_2 = and(_wait_data_T, _wait_data_T_1) @[data_cache.scala 208:61]
    node _wait_data_T_3 = eq(work_state, UInt<4>("hd")) @[data_cache.scala 209:24]
    node _wait_data_T_4 = bits(io.port.rvalid, 0, 0) @[data_cache.scala 209:75]
    node _wait_data_T_5 = and(_wait_data_T_3, _wait_data_T_4) @[data_cache.scala 209:57]
    node _wait_data_T_6 = bits(stage1_sram_addr_reg, 4, 2) @[data_cache.scala 209:122]
    node _wait_data_T_7 = eq(read_counter, _wait_data_T_6) @[data_cache.scala 209:98]
    node _wait_data_T_8 = and(_wait_data_T_5, _wait_data_T_7) @[data_cache.scala 209:82]
    node _wait_data_T_9 = mux(_wait_data_T_8, io.port.rdata, wait_data) @[data_cache.scala 209:12]
    node _wait_data_T_10 = mux(_wait_data_T_2, io.port.rdata, _wait_data_T_9) @[data_cache.scala 208:21]
    wait_data <= _wait_data_T_10 @[data_cache.scala 208:15]
    node _write_counter_T = eq(work_state, UInt<4>("ha")) @[data_cache.scala 211:37]
    node _write_counter_T_1 = bits(io.port.wready, 0, 0) @[data_cache.scala 211:84]
    node _write_counter_T_2 = eq(write_counter, UInt<3>("h7")) @[data_cache.scala 211:109]
    node _write_counter_T_3 = add(write_counter, UInt<1>("h1")) @[data_cache.scala 211:139]
    node _write_counter_T_4 = tail(_write_counter_T_3, 1) @[data_cache.scala 211:139]
    node _write_counter_T_5 = mux(_write_counter_T_2, UInt<1>("h0"), _write_counter_T_4) @[data_cache.scala 211:94]
    node _write_counter_T_6 = mux(_write_counter_T_1, _write_counter_T_5, write_counter) @[data_cache.scala 211:68]
    node _write_counter_T_7 = eq(work_state, UInt<3>("h6")) @[data_cache.scala 212:24]
    node _write_counter_T_8 = bits(io.port.wready, 0, 0) @[data_cache.scala 212:72]
    node _write_counter_T_9 = eq(write_counter, UInt<3>("h7")) @[data_cache.scala 212:97]
    node _write_counter_T_10 = add(write_counter, UInt<1>("h1")) @[data_cache.scala 212:127]
    node _write_counter_T_11 = tail(_write_counter_T_10, 1) @[data_cache.scala 212:127]
    node _write_counter_T_12 = mux(_write_counter_T_9, UInt<1>("h0"), _write_counter_T_11) @[data_cache.scala 212:82]
    node _write_counter_T_13 = mux(_write_counter_T_8, _write_counter_T_12, write_counter) @[data_cache.scala 212:56]
    node _write_counter_T_14 = mux(_write_counter_T_7, _write_counter_T_13, write_counter) @[data_cache.scala 212:12]
    node _write_counter_T_15 = mux(_write_counter_T, _write_counter_T_6, _write_counter_T_14) @[data_cache.scala 211:25]
    write_counter <= _write_counter_T_15 @[data_cache.scala 211:19]
    node _read_counter_T = eq(work_state, UInt<4>("hd")) @[data_cache.scala 213:36]
    node _read_counter_T_1 = bits(io.port.rvalid, 0, 0) @[data_cache.scala 213:88]
    node _read_counter_T_2 = bits(io.port.rlast, 0, 0) @[data_cache.scala 213:112]
    node _read_counter_T_3 = and(_read_counter_T_1, _read_counter_T_2) @[data_cache.scala 213:95]
    node _read_counter_T_4 = bits(io.port.rvalid, 0, 0) @[data_cache.scala 213:144]
    node _read_counter_T_5 = add(read_counter, UInt<1>("h1")) @[data_cache.scala 213:163]
    node _read_counter_T_6 = tail(_read_counter_T_5, 1) @[data_cache.scala 213:163]
    node _read_counter_T_7 = mux(_read_counter_T_4, _read_counter_T_6, read_counter) @[data_cache.scala 213:128]
    node _read_counter_T_8 = mux(_read_counter_T_3, UInt<1>("h0"), _read_counter_T_7) @[data_cache.scala 213:72]
    node _read_counter_T_9 = eq(work_state, UInt<1>("h0")) @[data_cache.scala 214:24]
    node _read_counter_T_10 = bits(io.port.rvalid, 0, 0) @[data_cache.scala 214:76]
    node _read_counter_T_11 = bits(io.port.rlast, 0, 0) @[data_cache.scala 214:100]
    node _read_counter_T_12 = and(_read_counter_T_10, _read_counter_T_11) @[data_cache.scala 214:83]
    node _read_counter_T_13 = bits(io.port.rvalid, 0, 0) @[data_cache.scala 214:132]
    node _read_counter_T_14 = add(read_counter, UInt<1>("h1")) @[data_cache.scala 214:151]
    node _read_counter_T_15 = tail(_read_counter_T_14, 1) @[data_cache.scala 214:151]
    node _read_counter_T_16 = mux(_read_counter_T_13, _read_counter_T_15, read_counter) @[data_cache.scala 214:116]
    node _read_counter_T_17 = mux(_read_counter_T_12, UInt<1>("h0"), _read_counter_T_16) @[data_cache.scala 214:60]
    node _read_counter_T_18 = mux(_read_counter_T_9, _read_counter_T_17, read_counter) @[data_cache.scala 214:12]
    node _read_counter_T_19 = mux(_read_counter_T, _read_counter_T_8, _read_counter_T_18) @[data_cache.scala 213:24]
    read_counter <= _read_counter_T_19 @[data_cache.scala 213:18]
    node hit0 = and(stage1_sram_hit0_reg, stage1_sram_valid0_reg) @[data_cache.scala 216:38]
    node hit1 = and(stage1_sram_hit1_reg, stage1_sram_valid1_reg) @[data_cache.scala 218:38]
    node _stage2_sram_addr_reg_T = mux(UInt<1>("h0"), UInt<1>("h0"), stage1_sram_addr_reg) @[data_cache.scala 221:45]
    reg stage2_sram_addr_reg : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when stage2_stall : @[Reg.scala 29:18]
      stage2_sram_addr_reg <= _stage2_sram_addr_reg_T @[Reg.scala 29:22]
    node _stage2_sram_cache_reg_T = mux(stage2_stall, stage1_sram_cache_reg, stage2_sram_cache_reg) @[data_cache.scala 228:54]
    node _stage2_sram_cache_reg_T_1 = mux(UInt<1>("h0"), UInt<1>("h0"), _stage2_sram_cache_reg_T) @[data_cache.scala 228:33]
    stage2_sram_cache_reg <= _stage2_sram_cache_reg_T_1 @[data_cache.scala 228:27]
    reg stage2_sram_req_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[data_cache.scala 229:38]
    node _stage2_sram_req_reg_T = mux(stage2_stall, stage1_sram_req_reg, stage2_sram_req_reg) @[data_cache.scala 230:52]
    node _stage2_sram_req_reg_T_1 = mux(UInt<1>("h0"), UInt<1>("h0"), _stage2_sram_req_reg_T) @[data_cache.scala 230:31]
    stage2_sram_req_reg <= _stage2_sram_req_reg_T_1 @[data_cache.scala 230:25]
    node _stage2_sram_write_reg_T = mux(stage2_stall, stage1_sram_wr_reg, stage2_sram_write_reg) @[data_cache.scala 233:54]
    node _stage2_sram_write_reg_T_1 = mux(UInt<1>("h0"), UInt<1>("h0"), _stage2_sram_write_reg_T) @[data_cache.scala 233:33]
    stage2_sram_write_reg <= _stage2_sram_write_reg_T_1 @[data_cache.scala 233:27]
    reg stage2_hit0_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[data_cache.scala 236:34]
    node _stage2_hit0_reg_T = mux(stage2_stall, hit0, stage2_hit0_reg) @[data_cache.scala 237:48]
    node _stage2_hit0_reg_T_1 = mux(UInt<1>("h0"), UInt<1>("h0"), _stage2_hit0_reg_T) @[data_cache.scala 237:27]
    stage2_hit0_reg <= _stage2_hit0_reg_T_1 @[data_cache.scala 237:21]
    reg stage2_hit1_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[data_cache.scala 240:34]
    node _stage2_hit1_reg_T = mux(stage2_stall, hit1, stage2_hit1_reg) @[data_cache.scala 241:48]
    node _stage2_hit1_reg_T_1 = mux(UInt<1>("h0"), UInt<1>("h0"), _stage2_hit1_reg_T) @[data_cache.scala 241:27]
    stage2_hit1_reg <= _stage2_hit1_reg_T_1 @[data_cache.scala 241:21]
    reg stage2_hit_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[data_cache.scala 244:34]
    node _stage2_hit_reg_T = mux(stage2_stall, hit, stage2_hit_reg) @[data_cache.scala 245:47]
    node _stage2_hit_reg_T_1 = mux(UInt<1>("h0"), UInt<1>("h0"), _stage2_hit_reg_T) @[data_cache.scala 245:26]
    stage2_hit_reg <= _stage2_hit_reg_T_1 @[data_cache.scala 245:20]
    node _word_selection0_T = bits(stage2_sram_addr_reg, 4, 2) @[data_cache.scala 254:64]
    node _word_selection1_T = bits(stage2_sram_addr_reg, 4, 2) @[data_cache.scala 255:64]
    node _hit_word_T = bits(stage2_hit0_reg, 0, 0) @[data_cache.scala 258:40]
    node hit_word = mux(_hit_word_T, dcache_data_way0[_word_selection0_T].rdata, dcache_data_way1[_word_selection1_T].rdata) @[data_cache.scala 258:23]
    wire wen_way0_wire : UInt<4>[8] @[data_cache.scala 265:29]
    wire wen_way1_wire : UInt<4>[8] @[data_cache.scala 266:29]
    node _writeback_data_T = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 268:54]
    node _writeback_data_T_1 = bits(lru[_writeback_data_T], 0, 0) @[data_cache.scala 268:62]
    node writeback_data = mux(_writeback_data_T_1, dcache_data_way1[write_counter].rdata, dcache_data_way0[write_counter].rdata) @[data_cache.scala 268:29]
    node _way0_burst_read_wen_T = eq(work_state, UInt<4>("hd")) @[data_cache.scala 269:43]
    node _way0_burst_read_wen_T_1 = eq(work_state, UInt<1>("h0")) @[data_cache.scala 269:90]
    node _way0_burst_read_wen_T_2 = or(_way0_burst_read_wen_T, _way0_burst_read_wen_T_1) @[data_cache.scala 269:76]
    node _way0_burst_read_wen_T_3 = bits(io.port.rvalid, 0, 0) @[data_cache.scala 269:142]
    node _way0_burst_read_wen_T_4 = and(_way0_burst_read_wen_T_2, _way0_burst_read_wen_T_3) @[data_cache.scala 269:124]
    node _way0_burst_read_wen_T_5 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 269:176]
    node _way0_burst_read_wen_T_6 = eq(lru[_way0_burst_read_wen_T_5], UInt<1>("h0")) @[data_cache.scala 269:184]
    node way0_burst_read_wen = and(_way0_burst_read_wen_T_4, _way0_burst_read_wen_T_6) @[data_cache.scala 269:149]
    node _way1_burst_read_wen_T = eq(work_state, UInt<4>("hd")) @[data_cache.scala 270:43]
    node _way1_burst_read_wen_T_1 = eq(work_state, UInt<1>("h0")) @[data_cache.scala 270:90]
    node _way1_burst_read_wen_T_2 = or(_way1_burst_read_wen_T, _way1_burst_read_wen_T_1) @[data_cache.scala 270:76]
    node _way1_burst_read_wen_T_3 = bits(io.port.rvalid, 0, 0) @[data_cache.scala 270:142]
    node _way1_burst_read_wen_T_4 = and(_way1_burst_read_wen_T_2, _way1_burst_read_wen_T_3) @[data_cache.scala 270:124]
    node _way1_burst_read_wen_T_5 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 270:176]
    node _way1_burst_read_wen_T_6 = eq(lru[_way1_burst_read_wen_T_5], UInt<1>("h1")) @[data_cache.scala 270:184]
    node way1_burst_read_wen = and(_way1_burst_read_wen_T_4, _way1_burst_read_wen_T_6) @[data_cache.scala 270:149]
    dcache_data_way0[0].addr <= stage1_sram_addr_reg @[data_cache.scala 272:34]
    node _dcache_data_way0_0_wdata_T = eq(work_state, UInt<5>("h10")) @[data_cache.scala 273:53]
    node _dcache_data_way0_0_wdata_T_1 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 273:112]
    node _dcache_data_way0_0_wdata_T_2 = or(_dcache_data_way0_0_wdata_T, _dcache_data_way0_0_wdata_T_1) @[data_cache.scala 273:81]
    node _dcache_data_way0_0_wdata_T_3 = eq(work_state, UInt<4>("hd")) @[data_cache.scala 273:167]
    node _dcache_data_way0_0_wdata_T_4 = eq(work_state, UInt<1>("h0")) @[data_cache.scala 273:213]
    node _dcache_data_way0_0_wdata_T_5 = or(_dcache_data_way0_0_wdata_T_3, _dcache_data_way0_0_wdata_T_4) @[data_cache.scala 273:200]
    node _dcache_data_way0_0_wdata_T_6 = mux(_dcache_data_way0_0_wdata_T_5, io.port.rdata, UInt<1>("h0")) @[data_cache.scala 273:155]
    node _dcache_data_way0_0_wdata_T_7 = mux(_dcache_data_way0_0_wdata_T_2, stage1_sram_wdata_reg, _dcache_data_way0_0_wdata_T_6) @[data_cache.scala 273:41]
    dcache_data_way0[0].wdata <= _dcache_data_way0_0_wdata_T_7 @[data_cache.scala 273:35]
    dcache_data_way0[0].en <= UInt<1>("h1") @[data_cache.scala 274:32]
    dcache_data_way0[0].wen <= wen_way0_wire[0] @[data_cache.scala 275:33]
    dcache_data_way1[0].addr <= stage1_sram_addr_reg @[data_cache.scala 276:34]
    node _dcache_data_way1_0_wdata_T = eq(work_state, UInt<5>("h10")) @[data_cache.scala 277:53]
    node _dcache_data_way1_0_wdata_T_1 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 277:112]
    node _dcache_data_way1_0_wdata_T_2 = or(_dcache_data_way1_0_wdata_T, _dcache_data_way1_0_wdata_T_1) @[data_cache.scala 277:81]
    node _dcache_data_way1_0_wdata_T_3 = eq(work_state, UInt<4>("hd")) @[data_cache.scala 277:167]
    node _dcache_data_way1_0_wdata_T_4 = eq(work_state, UInt<1>("h0")) @[data_cache.scala 277:213]
    node _dcache_data_way1_0_wdata_T_5 = or(_dcache_data_way1_0_wdata_T_3, _dcache_data_way1_0_wdata_T_4) @[data_cache.scala 277:200]
    node _dcache_data_way1_0_wdata_T_6 = mux(_dcache_data_way1_0_wdata_T_5, io.port.rdata, UInt<1>("h0")) @[data_cache.scala 277:155]
    node _dcache_data_way1_0_wdata_T_7 = mux(_dcache_data_way1_0_wdata_T_2, stage1_sram_wdata_reg, _dcache_data_way1_0_wdata_T_6) @[data_cache.scala 277:41]
    dcache_data_way1[0].wdata <= _dcache_data_way1_0_wdata_T_7 @[data_cache.scala 277:35]
    dcache_data_way1[0].en <= UInt<1>("h1") @[data_cache.scala 278:32]
    dcache_data_way1[0].wen <= wen_way1_wire[0] @[data_cache.scala 279:33]
    dcache_data_way0[1].addr <= stage1_sram_addr_reg @[data_cache.scala 272:34]
    node _dcache_data_way0_1_wdata_T = eq(work_state, UInt<5>("h10")) @[data_cache.scala 273:53]
    node _dcache_data_way0_1_wdata_T_1 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 273:112]
    node _dcache_data_way0_1_wdata_T_2 = or(_dcache_data_way0_1_wdata_T, _dcache_data_way0_1_wdata_T_1) @[data_cache.scala 273:81]
    node _dcache_data_way0_1_wdata_T_3 = eq(work_state, UInt<4>("hd")) @[data_cache.scala 273:167]
    node _dcache_data_way0_1_wdata_T_4 = eq(work_state, UInt<1>("h0")) @[data_cache.scala 273:213]
    node _dcache_data_way0_1_wdata_T_5 = or(_dcache_data_way0_1_wdata_T_3, _dcache_data_way0_1_wdata_T_4) @[data_cache.scala 273:200]
    node _dcache_data_way0_1_wdata_T_6 = mux(_dcache_data_way0_1_wdata_T_5, io.port.rdata, UInt<1>("h0")) @[data_cache.scala 273:155]
    node _dcache_data_way0_1_wdata_T_7 = mux(_dcache_data_way0_1_wdata_T_2, stage1_sram_wdata_reg, _dcache_data_way0_1_wdata_T_6) @[data_cache.scala 273:41]
    dcache_data_way0[1].wdata <= _dcache_data_way0_1_wdata_T_7 @[data_cache.scala 273:35]
    dcache_data_way0[1].en <= UInt<1>("h1") @[data_cache.scala 274:32]
    dcache_data_way0[1].wen <= wen_way0_wire[1] @[data_cache.scala 275:33]
    dcache_data_way1[1].addr <= stage1_sram_addr_reg @[data_cache.scala 276:34]
    node _dcache_data_way1_1_wdata_T = eq(work_state, UInt<5>("h10")) @[data_cache.scala 277:53]
    node _dcache_data_way1_1_wdata_T_1 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 277:112]
    node _dcache_data_way1_1_wdata_T_2 = or(_dcache_data_way1_1_wdata_T, _dcache_data_way1_1_wdata_T_1) @[data_cache.scala 277:81]
    node _dcache_data_way1_1_wdata_T_3 = eq(work_state, UInt<4>("hd")) @[data_cache.scala 277:167]
    node _dcache_data_way1_1_wdata_T_4 = eq(work_state, UInt<1>("h0")) @[data_cache.scala 277:213]
    node _dcache_data_way1_1_wdata_T_5 = or(_dcache_data_way1_1_wdata_T_3, _dcache_data_way1_1_wdata_T_4) @[data_cache.scala 277:200]
    node _dcache_data_way1_1_wdata_T_6 = mux(_dcache_data_way1_1_wdata_T_5, io.port.rdata, UInt<1>("h0")) @[data_cache.scala 277:155]
    node _dcache_data_way1_1_wdata_T_7 = mux(_dcache_data_way1_1_wdata_T_2, stage1_sram_wdata_reg, _dcache_data_way1_1_wdata_T_6) @[data_cache.scala 277:41]
    dcache_data_way1[1].wdata <= _dcache_data_way1_1_wdata_T_7 @[data_cache.scala 277:35]
    dcache_data_way1[1].en <= UInt<1>("h1") @[data_cache.scala 278:32]
    dcache_data_way1[1].wen <= wen_way1_wire[1] @[data_cache.scala 279:33]
    dcache_data_way0[2].addr <= stage1_sram_addr_reg @[data_cache.scala 272:34]
    node _dcache_data_way0_2_wdata_T = eq(work_state, UInt<5>("h10")) @[data_cache.scala 273:53]
    node _dcache_data_way0_2_wdata_T_1 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 273:112]
    node _dcache_data_way0_2_wdata_T_2 = or(_dcache_data_way0_2_wdata_T, _dcache_data_way0_2_wdata_T_1) @[data_cache.scala 273:81]
    node _dcache_data_way0_2_wdata_T_3 = eq(work_state, UInt<4>("hd")) @[data_cache.scala 273:167]
    node _dcache_data_way0_2_wdata_T_4 = eq(work_state, UInt<1>("h0")) @[data_cache.scala 273:213]
    node _dcache_data_way0_2_wdata_T_5 = or(_dcache_data_way0_2_wdata_T_3, _dcache_data_way0_2_wdata_T_4) @[data_cache.scala 273:200]
    node _dcache_data_way0_2_wdata_T_6 = mux(_dcache_data_way0_2_wdata_T_5, io.port.rdata, UInt<1>("h0")) @[data_cache.scala 273:155]
    node _dcache_data_way0_2_wdata_T_7 = mux(_dcache_data_way0_2_wdata_T_2, stage1_sram_wdata_reg, _dcache_data_way0_2_wdata_T_6) @[data_cache.scala 273:41]
    dcache_data_way0[2].wdata <= _dcache_data_way0_2_wdata_T_7 @[data_cache.scala 273:35]
    dcache_data_way0[2].en <= UInt<1>("h1") @[data_cache.scala 274:32]
    dcache_data_way0[2].wen <= wen_way0_wire[2] @[data_cache.scala 275:33]
    dcache_data_way1[2].addr <= stage1_sram_addr_reg @[data_cache.scala 276:34]
    node _dcache_data_way1_2_wdata_T = eq(work_state, UInt<5>("h10")) @[data_cache.scala 277:53]
    node _dcache_data_way1_2_wdata_T_1 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 277:112]
    node _dcache_data_way1_2_wdata_T_2 = or(_dcache_data_way1_2_wdata_T, _dcache_data_way1_2_wdata_T_1) @[data_cache.scala 277:81]
    node _dcache_data_way1_2_wdata_T_3 = eq(work_state, UInt<4>("hd")) @[data_cache.scala 277:167]
    node _dcache_data_way1_2_wdata_T_4 = eq(work_state, UInt<1>("h0")) @[data_cache.scala 277:213]
    node _dcache_data_way1_2_wdata_T_5 = or(_dcache_data_way1_2_wdata_T_3, _dcache_data_way1_2_wdata_T_4) @[data_cache.scala 277:200]
    node _dcache_data_way1_2_wdata_T_6 = mux(_dcache_data_way1_2_wdata_T_5, io.port.rdata, UInt<1>("h0")) @[data_cache.scala 277:155]
    node _dcache_data_way1_2_wdata_T_7 = mux(_dcache_data_way1_2_wdata_T_2, stage1_sram_wdata_reg, _dcache_data_way1_2_wdata_T_6) @[data_cache.scala 277:41]
    dcache_data_way1[2].wdata <= _dcache_data_way1_2_wdata_T_7 @[data_cache.scala 277:35]
    dcache_data_way1[2].en <= UInt<1>("h1") @[data_cache.scala 278:32]
    dcache_data_way1[2].wen <= wen_way1_wire[2] @[data_cache.scala 279:33]
    dcache_data_way0[3].addr <= stage1_sram_addr_reg @[data_cache.scala 272:34]
    node _dcache_data_way0_3_wdata_T = eq(work_state, UInt<5>("h10")) @[data_cache.scala 273:53]
    node _dcache_data_way0_3_wdata_T_1 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 273:112]
    node _dcache_data_way0_3_wdata_T_2 = or(_dcache_data_way0_3_wdata_T, _dcache_data_way0_3_wdata_T_1) @[data_cache.scala 273:81]
    node _dcache_data_way0_3_wdata_T_3 = eq(work_state, UInt<4>("hd")) @[data_cache.scala 273:167]
    node _dcache_data_way0_3_wdata_T_4 = eq(work_state, UInt<1>("h0")) @[data_cache.scala 273:213]
    node _dcache_data_way0_3_wdata_T_5 = or(_dcache_data_way0_3_wdata_T_3, _dcache_data_way0_3_wdata_T_4) @[data_cache.scala 273:200]
    node _dcache_data_way0_3_wdata_T_6 = mux(_dcache_data_way0_3_wdata_T_5, io.port.rdata, UInt<1>("h0")) @[data_cache.scala 273:155]
    node _dcache_data_way0_3_wdata_T_7 = mux(_dcache_data_way0_3_wdata_T_2, stage1_sram_wdata_reg, _dcache_data_way0_3_wdata_T_6) @[data_cache.scala 273:41]
    dcache_data_way0[3].wdata <= _dcache_data_way0_3_wdata_T_7 @[data_cache.scala 273:35]
    dcache_data_way0[3].en <= UInt<1>("h1") @[data_cache.scala 274:32]
    dcache_data_way0[3].wen <= wen_way0_wire[3] @[data_cache.scala 275:33]
    dcache_data_way1[3].addr <= stage1_sram_addr_reg @[data_cache.scala 276:34]
    node _dcache_data_way1_3_wdata_T = eq(work_state, UInt<5>("h10")) @[data_cache.scala 277:53]
    node _dcache_data_way1_3_wdata_T_1 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 277:112]
    node _dcache_data_way1_3_wdata_T_2 = or(_dcache_data_way1_3_wdata_T, _dcache_data_way1_3_wdata_T_1) @[data_cache.scala 277:81]
    node _dcache_data_way1_3_wdata_T_3 = eq(work_state, UInt<4>("hd")) @[data_cache.scala 277:167]
    node _dcache_data_way1_3_wdata_T_4 = eq(work_state, UInt<1>("h0")) @[data_cache.scala 277:213]
    node _dcache_data_way1_3_wdata_T_5 = or(_dcache_data_way1_3_wdata_T_3, _dcache_data_way1_3_wdata_T_4) @[data_cache.scala 277:200]
    node _dcache_data_way1_3_wdata_T_6 = mux(_dcache_data_way1_3_wdata_T_5, io.port.rdata, UInt<1>("h0")) @[data_cache.scala 277:155]
    node _dcache_data_way1_3_wdata_T_7 = mux(_dcache_data_way1_3_wdata_T_2, stage1_sram_wdata_reg, _dcache_data_way1_3_wdata_T_6) @[data_cache.scala 277:41]
    dcache_data_way1[3].wdata <= _dcache_data_way1_3_wdata_T_7 @[data_cache.scala 277:35]
    dcache_data_way1[3].en <= UInt<1>("h1") @[data_cache.scala 278:32]
    dcache_data_way1[3].wen <= wen_way1_wire[3] @[data_cache.scala 279:33]
    dcache_data_way0[4].addr <= stage1_sram_addr_reg @[data_cache.scala 272:34]
    node _dcache_data_way0_4_wdata_T = eq(work_state, UInt<5>("h10")) @[data_cache.scala 273:53]
    node _dcache_data_way0_4_wdata_T_1 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 273:112]
    node _dcache_data_way0_4_wdata_T_2 = or(_dcache_data_way0_4_wdata_T, _dcache_data_way0_4_wdata_T_1) @[data_cache.scala 273:81]
    node _dcache_data_way0_4_wdata_T_3 = eq(work_state, UInt<4>("hd")) @[data_cache.scala 273:167]
    node _dcache_data_way0_4_wdata_T_4 = eq(work_state, UInt<1>("h0")) @[data_cache.scala 273:213]
    node _dcache_data_way0_4_wdata_T_5 = or(_dcache_data_way0_4_wdata_T_3, _dcache_data_way0_4_wdata_T_4) @[data_cache.scala 273:200]
    node _dcache_data_way0_4_wdata_T_6 = mux(_dcache_data_way0_4_wdata_T_5, io.port.rdata, UInt<1>("h0")) @[data_cache.scala 273:155]
    node _dcache_data_way0_4_wdata_T_7 = mux(_dcache_data_way0_4_wdata_T_2, stage1_sram_wdata_reg, _dcache_data_way0_4_wdata_T_6) @[data_cache.scala 273:41]
    dcache_data_way0[4].wdata <= _dcache_data_way0_4_wdata_T_7 @[data_cache.scala 273:35]
    dcache_data_way0[4].en <= UInt<1>("h1") @[data_cache.scala 274:32]
    dcache_data_way0[4].wen <= wen_way0_wire[4] @[data_cache.scala 275:33]
    dcache_data_way1[4].addr <= stage1_sram_addr_reg @[data_cache.scala 276:34]
    node _dcache_data_way1_4_wdata_T = eq(work_state, UInt<5>("h10")) @[data_cache.scala 277:53]
    node _dcache_data_way1_4_wdata_T_1 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 277:112]
    node _dcache_data_way1_4_wdata_T_2 = or(_dcache_data_way1_4_wdata_T, _dcache_data_way1_4_wdata_T_1) @[data_cache.scala 277:81]
    node _dcache_data_way1_4_wdata_T_3 = eq(work_state, UInt<4>("hd")) @[data_cache.scala 277:167]
    node _dcache_data_way1_4_wdata_T_4 = eq(work_state, UInt<1>("h0")) @[data_cache.scala 277:213]
    node _dcache_data_way1_4_wdata_T_5 = or(_dcache_data_way1_4_wdata_T_3, _dcache_data_way1_4_wdata_T_4) @[data_cache.scala 277:200]
    node _dcache_data_way1_4_wdata_T_6 = mux(_dcache_data_way1_4_wdata_T_5, io.port.rdata, UInt<1>("h0")) @[data_cache.scala 277:155]
    node _dcache_data_way1_4_wdata_T_7 = mux(_dcache_data_way1_4_wdata_T_2, stage1_sram_wdata_reg, _dcache_data_way1_4_wdata_T_6) @[data_cache.scala 277:41]
    dcache_data_way1[4].wdata <= _dcache_data_way1_4_wdata_T_7 @[data_cache.scala 277:35]
    dcache_data_way1[4].en <= UInt<1>("h1") @[data_cache.scala 278:32]
    dcache_data_way1[4].wen <= wen_way1_wire[4] @[data_cache.scala 279:33]
    dcache_data_way0[5].addr <= stage1_sram_addr_reg @[data_cache.scala 272:34]
    node _dcache_data_way0_5_wdata_T = eq(work_state, UInt<5>("h10")) @[data_cache.scala 273:53]
    node _dcache_data_way0_5_wdata_T_1 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 273:112]
    node _dcache_data_way0_5_wdata_T_2 = or(_dcache_data_way0_5_wdata_T, _dcache_data_way0_5_wdata_T_1) @[data_cache.scala 273:81]
    node _dcache_data_way0_5_wdata_T_3 = eq(work_state, UInt<4>("hd")) @[data_cache.scala 273:167]
    node _dcache_data_way0_5_wdata_T_4 = eq(work_state, UInt<1>("h0")) @[data_cache.scala 273:213]
    node _dcache_data_way0_5_wdata_T_5 = or(_dcache_data_way0_5_wdata_T_3, _dcache_data_way0_5_wdata_T_4) @[data_cache.scala 273:200]
    node _dcache_data_way0_5_wdata_T_6 = mux(_dcache_data_way0_5_wdata_T_5, io.port.rdata, UInt<1>("h0")) @[data_cache.scala 273:155]
    node _dcache_data_way0_5_wdata_T_7 = mux(_dcache_data_way0_5_wdata_T_2, stage1_sram_wdata_reg, _dcache_data_way0_5_wdata_T_6) @[data_cache.scala 273:41]
    dcache_data_way0[5].wdata <= _dcache_data_way0_5_wdata_T_7 @[data_cache.scala 273:35]
    dcache_data_way0[5].en <= UInt<1>("h1") @[data_cache.scala 274:32]
    dcache_data_way0[5].wen <= wen_way0_wire[5] @[data_cache.scala 275:33]
    dcache_data_way1[5].addr <= stage1_sram_addr_reg @[data_cache.scala 276:34]
    node _dcache_data_way1_5_wdata_T = eq(work_state, UInt<5>("h10")) @[data_cache.scala 277:53]
    node _dcache_data_way1_5_wdata_T_1 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 277:112]
    node _dcache_data_way1_5_wdata_T_2 = or(_dcache_data_way1_5_wdata_T, _dcache_data_way1_5_wdata_T_1) @[data_cache.scala 277:81]
    node _dcache_data_way1_5_wdata_T_3 = eq(work_state, UInt<4>("hd")) @[data_cache.scala 277:167]
    node _dcache_data_way1_5_wdata_T_4 = eq(work_state, UInt<1>("h0")) @[data_cache.scala 277:213]
    node _dcache_data_way1_5_wdata_T_5 = or(_dcache_data_way1_5_wdata_T_3, _dcache_data_way1_5_wdata_T_4) @[data_cache.scala 277:200]
    node _dcache_data_way1_5_wdata_T_6 = mux(_dcache_data_way1_5_wdata_T_5, io.port.rdata, UInt<1>("h0")) @[data_cache.scala 277:155]
    node _dcache_data_way1_5_wdata_T_7 = mux(_dcache_data_way1_5_wdata_T_2, stage1_sram_wdata_reg, _dcache_data_way1_5_wdata_T_6) @[data_cache.scala 277:41]
    dcache_data_way1[5].wdata <= _dcache_data_way1_5_wdata_T_7 @[data_cache.scala 277:35]
    dcache_data_way1[5].en <= UInt<1>("h1") @[data_cache.scala 278:32]
    dcache_data_way1[5].wen <= wen_way1_wire[5] @[data_cache.scala 279:33]
    dcache_data_way0[6].addr <= stage1_sram_addr_reg @[data_cache.scala 272:34]
    node _dcache_data_way0_6_wdata_T = eq(work_state, UInt<5>("h10")) @[data_cache.scala 273:53]
    node _dcache_data_way0_6_wdata_T_1 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 273:112]
    node _dcache_data_way0_6_wdata_T_2 = or(_dcache_data_way0_6_wdata_T, _dcache_data_way0_6_wdata_T_1) @[data_cache.scala 273:81]
    node _dcache_data_way0_6_wdata_T_3 = eq(work_state, UInt<4>("hd")) @[data_cache.scala 273:167]
    node _dcache_data_way0_6_wdata_T_4 = eq(work_state, UInt<1>("h0")) @[data_cache.scala 273:213]
    node _dcache_data_way0_6_wdata_T_5 = or(_dcache_data_way0_6_wdata_T_3, _dcache_data_way0_6_wdata_T_4) @[data_cache.scala 273:200]
    node _dcache_data_way0_6_wdata_T_6 = mux(_dcache_data_way0_6_wdata_T_5, io.port.rdata, UInt<1>("h0")) @[data_cache.scala 273:155]
    node _dcache_data_way0_6_wdata_T_7 = mux(_dcache_data_way0_6_wdata_T_2, stage1_sram_wdata_reg, _dcache_data_way0_6_wdata_T_6) @[data_cache.scala 273:41]
    dcache_data_way0[6].wdata <= _dcache_data_way0_6_wdata_T_7 @[data_cache.scala 273:35]
    dcache_data_way0[6].en <= UInt<1>("h1") @[data_cache.scala 274:32]
    dcache_data_way0[6].wen <= wen_way0_wire[6] @[data_cache.scala 275:33]
    dcache_data_way1[6].addr <= stage1_sram_addr_reg @[data_cache.scala 276:34]
    node _dcache_data_way1_6_wdata_T = eq(work_state, UInt<5>("h10")) @[data_cache.scala 277:53]
    node _dcache_data_way1_6_wdata_T_1 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 277:112]
    node _dcache_data_way1_6_wdata_T_2 = or(_dcache_data_way1_6_wdata_T, _dcache_data_way1_6_wdata_T_1) @[data_cache.scala 277:81]
    node _dcache_data_way1_6_wdata_T_3 = eq(work_state, UInt<4>("hd")) @[data_cache.scala 277:167]
    node _dcache_data_way1_6_wdata_T_4 = eq(work_state, UInt<1>("h0")) @[data_cache.scala 277:213]
    node _dcache_data_way1_6_wdata_T_5 = or(_dcache_data_way1_6_wdata_T_3, _dcache_data_way1_6_wdata_T_4) @[data_cache.scala 277:200]
    node _dcache_data_way1_6_wdata_T_6 = mux(_dcache_data_way1_6_wdata_T_5, io.port.rdata, UInt<1>("h0")) @[data_cache.scala 277:155]
    node _dcache_data_way1_6_wdata_T_7 = mux(_dcache_data_way1_6_wdata_T_2, stage1_sram_wdata_reg, _dcache_data_way1_6_wdata_T_6) @[data_cache.scala 277:41]
    dcache_data_way1[6].wdata <= _dcache_data_way1_6_wdata_T_7 @[data_cache.scala 277:35]
    dcache_data_way1[6].en <= UInt<1>("h1") @[data_cache.scala 278:32]
    dcache_data_way1[6].wen <= wen_way1_wire[6] @[data_cache.scala 279:33]
    dcache_data_way0[7].addr <= stage1_sram_addr_reg @[data_cache.scala 272:34]
    node _dcache_data_way0_7_wdata_T = eq(work_state, UInt<5>("h10")) @[data_cache.scala 273:53]
    node _dcache_data_way0_7_wdata_T_1 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 273:112]
    node _dcache_data_way0_7_wdata_T_2 = or(_dcache_data_way0_7_wdata_T, _dcache_data_way0_7_wdata_T_1) @[data_cache.scala 273:81]
    node _dcache_data_way0_7_wdata_T_3 = eq(work_state, UInt<4>("hd")) @[data_cache.scala 273:167]
    node _dcache_data_way0_7_wdata_T_4 = eq(work_state, UInt<1>("h0")) @[data_cache.scala 273:213]
    node _dcache_data_way0_7_wdata_T_5 = or(_dcache_data_way0_7_wdata_T_3, _dcache_data_way0_7_wdata_T_4) @[data_cache.scala 273:200]
    node _dcache_data_way0_7_wdata_T_6 = mux(_dcache_data_way0_7_wdata_T_5, io.port.rdata, UInt<1>("h0")) @[data_cache.scala 273:155]
    node _dcache_data_way0_7_wdata_T_7 = mux(_dcache_data_way0_7_wdata_T_2, stage1_sram_wdata_reg, _dcache_data_way0_7_wdata_T_6) @[data_cache.scala 273:41]
    dcache_data_way0[7].wdata <= _dcache_data_way0_7_wdata_T_7 @[data_cache.scala 273:35]
    dcache_data_way0[7].en <= UInt<1>("h1") @[data_cache.scala 274:32]
    dcache_data_way0[7].wen <= wen_way0_wire[7] @[data_cache.scala 275:33]
    dcache_data_way1[7].addr <= stage1_sram_addr_reg @[data_cache.scala 276:34]
    node _dcache_data_way1_7_wdata_T = eq(work_state, UInt<5>("h10")) @[data_cache.scala 277:53]
    node _dcache_data_way1_7_wdata_T_1 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 277:112]
    node _dcache_data_way1_7_wdata_T_2 = or(_dcache_data_way1_7_wdata_T, _dcache_data_way1_7_wdata_T_1) @[data_cache.scala 277:81]
    node _dcache_data_way1_7_wdata_T_3 = eq(work_state, UInt<4>("hd")) @[data_cache.scala 277:167]
    node _dcache_data_way1_7_wdata_T_4 = eq(work_state, UInt<1>("h0")) @[data_cache.scala 277:213]
    node _dcache_data_way1_7_wdata_T_5 = or(_dcache_data_way1_7_wdata_T_3, _dcache_data_way1_7_wdata_T_4) @[data_cache.scala 277:200]
    node _dcache_data_way1_7_wdata_T_6 = mux(_dcache_data_way1_7_wdata_T_5, io.port.rdata, UInt<1>("h0")) @[data_cache.scala 277:155]
    node _dcache_data_way1_7_wdata_T_7 = mux(_dcache_data_way1_7_wdata_T_2, stage1_sram_wdata_reg, _dcache_data_way1_7_wdata_T_6) @[data_cache.scala 277:41]
    dcache_data_way1[7].wdata <= _dcache_data_way1_7_wdata_T_7 @[data_cache.scala 277:35]
    dcache_data_way1[7].en <= UInt<1>("h1") @[data_cache.scala 278:32]
    dcache_data_way1[7].wen <= wen_way1_wire[7] @[data_cache.scala 279:33]
    node _wen_way0_wire_0_T = bits(stage1_sram_addr_reg, 4, 2) @[data_cache.scala 283:55]
    node _wen_way0_wire_0_T_1 = eq(_wen_way0_wire_0_T, UInt<1>("h0")) @[data_cache.scala 283:61]
    node _wen_way0_wire_0_T_2 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 283:107]
    node _wen_way0_wire_0_T_3 = bits(stage1_sram_wr_reg, 0, 0) @[data_cache.scala 283:146]
    node _wen_way0_wire_0_T_4 = and(_wen_way0_wire_0_T_2, _wen_way0_wire_0_T_3) @[data_cache.scala 283:124]
    node _wen_way0_wire_0_T_5 = and(_wen_way0_wire_0_T_4, stage1_sram_hit0_reg) @[data_cache.scala 283:153]
    node _wen_way0_wire_0_T_6 = and(_wen_way0_wire_0_T_5, stage1_sram_valid0_reg) @[data_cache.scala 283:177]
    node _wen_way0_wire_0_T_7 = eq(work_state, UInt<5>("h10")) @[data_cache.scala 284:25]
    node _wen_way0_wire_0_T_8 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 284:81]
    node _wen_way0_wire_0_T_9 = eq(lru[_wen_way0_wire_0_T_8], UInt<1>("h0")) @[data_cache.scala 284:89]
    node _wen_way0_wire_0_T_10 = and(_wen_way0_wire_0_T_7, _wen_way0_wire_0_T_9) @[data_cache.scala 284:54]
    node _wen_way0_wire_0_T_11 = or(_wen_way0_wire_0_T_6, _wen_way0_wire_0_T_10) @[data_cache.scala 283:203]
    node _wen_way0_wire_0_T_12 = and(_wen_way0_wire_0_T_1, _wen_way0_wire_0_T_11) @[data_cache.scala 283:74]
    node _wen_way0_wire_0_T_13 = bits(stage1_sram_addr_reg, 1, 0) @[data_cache.scala 284:150]
    node _wen_way0_wire_0_T_14 = cat(stage1_sram_size_reg, _wen_way0_wire_0_T_13) @[Cat.scala 31:58]
    node _wen_way0_wire_0_T_15 = eq(stage1_sram_size_reg, UInt<2>("h2")) @[macros.scala 303:54]
    node _wen_way0_wire_0_T_16 = mux(_wen_way0_wire_0_T_15, UInt<4>("hf"), UInt<1>("h0")) @[macros.scala 303:43]
    node _wen_way0_wire_0_T_17 = eq(UInt<1>("h0"), _wen_way0_wire_0_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_0_T_18 = mux(_wen_way0_wire_0_T_17, UInt<1>("h1"), _wen_way0_wire_0_T_16) @[Mux.scala 81:58]
    node _wen_way0_wire_0_T_19 = eq(UInt<1>("h1"), _wen_way0_wire_0_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_0_T_20 = mux(_wen_way0_wire_0_T_19, UInt<2>("h2"), _wen_way0_wire_0_T_18) @[Mux.scala 81:58]
    node _wen_way0_wire_0_T_21 = eq(UInt<2>("h2"), _wen_way0_wire_0_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_0_T_22 = mux(_wen_way0_wire_0_T_21, UInt<3>("h4"), _wen_way0_wire_0_T_20) @[Mux.scala 81:58]
    node _wen_way0_wire_0_T_23 = eq(UInt<2>("h3"), _wen_way0_wire_0_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_0_T_24 = mux(_wen_way0_wire_0_T_23, UInt<4>("h8"), _wen_way0_wire_0_T_22) @[Mux.scala 81:58]
    node _wen_way0_wire_0_T_25 = eq(UInt<3>("h4"), _wen_way0_wire_0_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_0_T_26 = mux(_wen_way0_wire_0_T_25, UInt<2>("h3"), _wen_way0_wire_0_T_24) @[Mux.scala 81:58]
    node _wen_way0_wire_0_T_27 = eq(UInt<3>("h6"), _wen_way0_wire_0_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_0_T_28 = mux(_wen_way0_wire_0_T_27, UInt<4>("hc"), _wen_way0_wire_0_T_26) @[Mux.scala 81:58]
    node wen_way0_wire_0_lo = cat(way0_wen[0], way0_wen[0]) @[Cat.scala 31:58]
    node wen_way0_wire_0_hi = cat(way0_wen[0], way0_wen[0]) @[Cat.scala 31:58]
    node _wen_way0_wire_0_T_29 = cat(wen_way0_wire_0_hi, wen_way0_wire_0_lo) @[Cat.scala 31:58]
    node _wen_way0_wire_0_T_30 = mux(_wen_way0_wire_0_T_12, _wen_way0_wire_0_T_28, _wen_way0_wire_0_T_29) @[data_cache.scala 283:33]
    wen_way0_wire[0] <= _wen_way0_wire_0_T_30 @[data_cache.scala 283:26]
    node _wen_way1_wire_0_T = bits(stage1_sram_addr_reg, 4, 2) @[data_cache.scala 285:55]
    node _wen_way1_wire_0_T_1 = eq(_wen_way1_wire_0_T, UInt<1>("h0")) @[data_cache.scala 285:61]
    node _wen_way1_wire_0_T_2 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 285:107]
    node _wen_way1_wire_0_T_3 = bits(stage1_sram_wr_reg, 0, 0) @[data_cache.scala 285:146]
    node _wen_way1_wire_0_T_4 = and(_wen_way1_wire_0_T_2, _wen_way1_wire_0_T_3) @[data_cache.scala 285:124]
    node _wen_way1_wire_0_T_5 = and(_wen_way1_wire_0_T_4, stage1_sram_hit1_reg) @[data_cache.scala 285:153]
    node _wen_way1_wire_0_T_6 = and(_wen_way1_wire_0_T_5, stage1_sram_valid1_reg) @[data_cache.scala 285:177]
    node _wen_way1_wire_0_T_7 = eq(work_state, UInt<5>("h10")) @[data_cache.scala 286:25]
    node _wen_way1_wire_0_T_8 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 286:81]
    node _wen_way1_wire_0_T_9 = eq(lru[_wen_way1_wire_0_T_8], UInt<1>("h1")) @[data_cache.scala 286:89]
    node _wen_way1_wire_0_T_10 = and(_wen_way1_wire_0_T_7, _wen_way1_wire_0_T_9) @[data_cache.scala 286:54]
    node _wen_way1_wire_0_T_11 = or(_wen_way1_wire_0_T_6, _wen_way1_wire_0_T_10) @[data_cache.scala 285:203]
    node _wen_way1_wire_0_T_12 = and(_wen_way1_wire_0_T_1, _wen_way1_wire_0_T_11) @[data_cache.scala 285:74]
    node _wen_way1_wire_0_T_13 = bits(stage1_sram_addr_reg, 1, 0) @[data_cache.scala 286:150]
    node _wen_way1_wire_0_T_14 = cat(stage1_sram_size_reg, _wen_way1_wire_0_T_13) @[Cat.scala 31:58]
    node _wen_way1_wire_0_T_15 = eq(stage1_sram_size_reg, UInt<2>("h2")) @[macros.scala 303:54]
    node _wen_way1_wire_0_T_16 = mux(_wen_way1_wire_0_T_15, UInt<4>("hf"), UInt<1>("h0")) @[macros.scala 303:43]
    node _wen_way1_wire_0_T_17 = eq(UInt<1>("h0"), _wen_way1_wire_0_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_0_T_18 = mux(_wen_way1_wire_0_T_17, UInt<1>("h1"), _wen_way1_wire_0_T_16) @[Mux.scala 81:58]
    node _wen_way1_wire_0_T_19 = eq(UInt<1>("h1"), _wen_way1_wire_0_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_0_T_20 = mux(_wen_way1_wire_0_T_19, UInt<2>("h2"), _wen_way1_wire_0_T_18) @[Mux.scala 81:58]
    node _wen_way1_wire_0_T_21 = eq(UInt<2>("h2"), _wen_way1_wire_0_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_0_T_22 = mux(_wen_way1_wire_0_T_21, UInt<3>("h4"), _wen_way1_wire_0_T_20) @[Mux.scala 81:58]
    node _wen_way1_wire_0_T_23 = eq(UInt<2>("h3"), _wen_way1_wire_0_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_0_T_24 = mux(_wen_way1_wire_0_T_23, UInt<4>("h8"), _wen_way1_wire_0_T_22) @[Mux.scala 81:58]
    node _wen_way1_wire_0_T_25 = eq(UInt<3>("h4"), _wen_way1_wire_0_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_0_T_26 = mux(_wen_way1_wire_0_T_25, UInt<2>("h3"), _wen_way1_wire_0_T_24) @[Mux.scala 81:58]
    node _wen_way1_wire_0_T_27 = eq(UInt<3>("h6"), _wen_way1_wire_0_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_0_T_28 = mux(_wen_way1_wire_0_T_27, UInt<4>("hc"), _wen_way1_wire_0_T_26) @[Mux.scala 81:58]
    node wen_way1_wire_0_lo = cat(way1_wen[0], way1_wen[0]) @[Cat.scala 31:58]
    node wen_way1_wire_0_hi = cat(way1_wen[0], way1_wen[0]) @[Cat.scala 31:58]
    node _wen_way1_wire_0_T_29 = cat(wen_way1_wire_0_hi, wen_way1_wire_0_lo) @[Cat.scala 31:58]
    node _wen_way1_wire_0_T_30 = mux(_wen_way1_wire_0_T_12, _wen_way1_wire_0_T_28, _wen_way1_wire_0_T_29) @[data_cache.scala 285:33]
    wen_way1_wire[0] <= _wen_way1_wire_0_T_30 @[data_cache.scala 285:26]
    node _wen_way0_wire_1_T = bits(stage1_sram_addr_reg, 4, 2) @[data_cache.scala 283:55]
    node _wen_way0_wire_1_T_1 = eq(_wen_way0_wire_1_T, UInt<1>("h1")) @[data_cache.scala 283:61]
    node _wen_way0_wire_1_T_2 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 283:107]
    node _wen_way0_wire_1_T_3 = bits(stage1_sram_wr_reg, 0, 0) @[data_cache.scala 283:146]
    node _wen_way0_wire_1_T_4 = and(_wen_way0_wire_1_T_2, _wen_way0_wire_1_T_3) @[data_cache.scala 283:124]
    node _wen_way0_wire_1_T_5 = and(_wen_way0_wire_1_T_4, stage1_sram_hit0_reg) @[data_cache.scala 283:153]
    node _wen_way0_wire_1_T_6 = and(_wen_way0_wire_1_T_5, stage1_sram_valid0_reg) @[data_cache.scala 283:177]
    node _wen_way0_wire_1_T_7 = eq(work_state, UInt<5>("h10")) @[data_cache.scala 284:25]
    node _wen_way0_wire_1_T_8 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 284:81]
    node _wen_way0_wire_1_T_9 = eq(lru[_wen_way0_wire_1_T_8], UInt<1>("h0")) @[data_cache.scala 284:89]
    node _wen_way0_wire_1_T_10 = and(_wen_way0_wire_1_T_7, _wen_way0_wire_1_T_9) @[data_cache.scala 284:54]
    node _wen_way0_wire_1_T_11 = or(_wen_way0_wire_1_T_6, _wen_way0_wire_1_T_10) @[data_cache.scala 283:203]
    node _wen_way0_wire_1_T_12 = and(_wen_way0_wire_1_T_1, _wen_way0_wire_1_T_11) @[data_cache.scala 283:74]
    node _wen_way0_wire_1_T_13 = bits(stage1_sram_addr_reg, 1, 0) @[data_cache.scala 284:150]
    node _wen_way0_wire_1_T_14 = cat(stage1_sram_size_reg, _wen_way0_wire_1_T_13) @[Cat.scala 31:58]
    node _wen_way0_wire_1_T_15 = eq(stage1_sram_size_reg, UInt<2>("h2")) @[macros.scala 303:54]
    node _wen_way0_wire_1_T_16 = mux(_wen_way0_wire_1_T_15, UInt<4>("hf"), UInt<1>("h0")) @[macros.scala 303:43]
    node _wen_way0_wire_1_T_17 = eq(UInt<1>("h0"), _wen_way0_wire_1_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_1_T_18 = mux(_wen_way0_wire_1_T_17, UInt<1>("h1"), _wen_way0_wire_1_T_16) @[Mux.scala 81:58]
    node _wen_way0_wire_1_T_19 = eq(UInt<1>("h1"), _wen_way0_wire_1_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_1_T_20 = mux(_wen_way0_wire_1_T_19, UInt<2>("h2"), _wen_way0_wire_1_T_18) @[Mux.scala 81:58]
    node _wen_way0_wire_1_T_21 = eq(UInt<2>("h2"), _wen_way0_wire_1_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_1_T_22 = mux(_wen_way0_wire_1_T_21, UInt<3>("h4"), _wen_way0_wire_1_T_20) @[Mux.scala 81:58]
    node _wen_way0_wire_1_T_23 = eq(UInt<2>("h3"), _wen_way0_wire_1_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_1_T_24 = mux(_wen_way0_wire_1_T_23, UInt<4>("h8"), _wen_way0_wire_1_T_22) @[Mux.scala 81:58]
    node _wen_way0_wire_1_T_25 = eq(UInt<3>("h4"), _wen_way0_wire_1_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_1_T_26 = mux(_wen_way0_wire_1_T_25, UInt<2>("h3"), _wen_way0_wire_1_T_24) @[Mux.scala 81:58]
    node _wen_way0_wire_1_T_27 = eq(UInt<3>("h6"), _wen_way0_wire_1_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_1_T_28 = mux(_wen_way0_wire_1_T_27, UInt<4>("hc"), _wen_way0_wire_1_T_26) @[Mux.scala 81:58]
    node wen_way0_wire_1_lo = cat(way0_wen[1], way0_wen[1]) @[Cat.scala 31:58]
    node wen_way0_wire_1_hi = cat(way0_wen[1], way0_wen[1]) @[Cat.scala 31:58]
    node _wen_way0_wire_1_T_29 = cat(wen_way0_wire_1_hi, wen_way0_wire_1_lo) @[Cat.scala 31:58]
    node _wen_way0_wire_1_T_30 = mux(_wen_way0_wire_1_T_12, _wen_way0_wire_1_T_28, _wen_way0_wire_1_T_29) @[data_cache.scala 283:33]
    wen_way0_wire[1] <= _wen_way0_wire_1_T_30 @[data_cache.scala 283:26]
    node _wen_way1_wire_1_T = bits(stage1_sram_addr_reg, 4, 2) @[data_cache.scala 285:55]
    node _wen_way1_wire_1_T_1 = eq(_wen_way1_wire_1_T, UInt<1>("h1")) @[data_cache.scala 285:61]
    node _wen_way1_wire_1_T_2 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 285:107]
    node _wen_way1_wire_1_T_3 = bits(stage1_sram_wr_reg, 0, 0) @[data_cache.scala 285:146]
    node _wen_way1_wire_1_T_4 = and(_wen_way1_wire_1_T_2, _wen_way1_wire_1_T_3) @[data_cache.scala 285:124]
    node _wen_way1_wire_1_T_5 = and(_wen_way1_wire_1_T_4, stage1_sram_hit1_reg) @[data_cache.scala 285:153]
    node _wen_way1_wire_1_T_6 = and(_wen_way1_wire_1_T_5, stage1_sram_valid1_reg) @[data_cache.scala 285:177]
    node _wen_way1_wire_1_T_7 = eq(work_state, UInt<5>("h10")) @[data_cache.scala 286:25]
    node _wen_way1_wire_1_T_8 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 286:81]
    node _wen_way1_wire_1_T_9 = eq(lru[_wen_way1_wire_1_T_8], UInt<1>("h1")) @[data_cache.scala 286:89]
    node _wen_way1_wire_1_T_10 = and(_wen_way1_wire_1_T_7, _wen_way1_wire_1_T_9) @[data_cache.scala 286:54]
    node _wen_way1_wire_1_T_11 = or(_wen_way1_wire_1_T_6, _wen_way1_wire_1_T_10) @[data_cache.scala 285:203]
    node _wen_way1_wire_1_T_12 = and(_wen_way1_wire_1_T_1, _wen_way1_wire_1_T_11) @[data_cache.scala 285:74]
    node _wen_way1_wire_1_T_13 = bits(stage1_sram_addr_reg, 1, 0) @[data_cache.scala 286:150]
    node _wen_way1_wire_1_T_14 = cat(stage1_sram_size_reg, _wen_way1_wire_1_T_13) @[Cat.scala 31:58]
    node _wen_way1_wire_1_T_15 = eq(stage1_sram_size_reg, UInt<2>("h2")) @[macros.scala 303:54]
    node _wen_way1_wire_1_T_16 = mux(_wen_way1_wire_1_T_15, UInt<4>("hf"), UInt<1>("h0")) @[macros.scala 303:43]
    node _wen_way1_wire_1_T_17 = eq(UInt<1>("h0"), _wen_way1_wire_1_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_1_T_18 = mux(_wen_way1_wire_1_T_17, UInt<1>("h1"), _wen_way1_wire_1_T_16) @[Mux.scala 81:58]
    node _wen_way1_wire_1_T_19 = eq(UInt<1>("h1"), _wen_way1_wire_1_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_1_T_20 = mux(_wen_way1_wire_1_T_19, UInt<2>("h2"), _wen_way1_wire_1_T_18) @[Mux.scala 81:58]
    node _wen_way1_wire_1_T_21 = eq(UInt<2>("h2"), _wen_way1_wire_1_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_1_T_22 = mux(_wen_way1_wire_1_T_21, UInt<3>("h4"), _wen_way1_wire_1_T_20) @[Mux.scala 81:58]
    node _wen_way1_wire_1_T_23 = eq(UInt<2>("h3"), _wen_way1_wire_1_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_1_T_24 = mux(_wen_way1_wire_1_T_23, UInt<4>("h8"), _wen_way1_wire_1_T_22) @[Mux.scala 81:58]
    node _wen_way1_wire_1_T_25 = eq(UInt<3>("h4"), _wen_way1_wire_1_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_1_T_26 = mux(_wen_way1_wire_1_T_25, UInt<2>("h3"), _wen_way1_wire_1_T_24) @[Mux.scala 81:58]
    node _wen_way1_wire_1_T_27 = eq(UInt<3>("h6"), _wen_way1_wire_1_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_1_T_28 = mux(_wen_way1_wire_1_T_27, UInt<4>("hc"), _wen_way1_wire_1_T_26) @[Mux.scala 81:58]
    node wen_way1_wire_1_lo = cat(way1_wen[1], way1_wen[1]) @[Cat.scala 31:58]
    node wen_way1_wire_1_hi = cat(way1_wen[1], way1_wen[1]) @[Cat.scala 31:58]
    node _wen_way1_wire_1_T_29 = cat(wen_way1_wire_1_hi, wen_way1_wire_1_lo) @[Cat.scala 31:58]
    node _wen_way1_wire_1_T_30 = mux(_wen_way1_wire_1_T_12, _wen_way1_wire_1_T_28, _wen_way1_wire_1_T_29) @[data_cache.scala 285:33]
    wen_way1_wire[1] <= _wen_way1_wire_1_T_30 @[data_cache.scala 285:26]
    node _wen_way0_wire_2_T = bits(stage1_sram_addr_reg, 4, 2) @[data_cache.scala 283:55]
    node _wen_way0_wire_2_T_1 = eq(_wen_way0_wire_2_T, UInt<2>("h2")) @[data_cache.scala 283:61]
    node _wen_way0_wire_2_T_2 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 283:107]
    node _wen_way0_wire_2_T_3 = bits(stage1_sram_wr_reg, 0, 0) @[data_cache.scala 283:146]
    node _wen_way0_wire_2_T_4 = and(_wen_way0_wire_2_T_2, _wen_way0_wire_2_T_3) @[data_cache.scala 283:124]
    node _wen_way0_wire_2_T_5 = and(_wen_way0_wire_2_T_4, stage1_sram_hit0_reg) @[data_cache.scala 283:153]
    node _wen_way0_wire_2_T_6 = and(_wen_way0_wire_2_T_5, stage1_sram_valid0_reg) @[data_cache.scala 283:177]
    node _wen_way0_wire_2_T_7 = eq(work_state, UInt<5>("h10")) @[data_cache.scala 284:25]
    node _wen_way0_wire_2_T_8 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 284:81]
    node _wen_way0_wire_2_T_9 = eq(lru[_wen_way0_wire_2_T_8], UInt<1>("h0")) @[data_cache.scala 284:89]
    node _wen_way0_wire_2_T_10 = and(_wen_way0_wire_2_T_7, _wen_way0_wire_2_T_9) @[data_cache.scala 284:54]
    node _wen_way0_wire_2_T_11 = or(_wen_way0_wire_2_T_6, _wen_way0_wire_2_T_10) @[data_cache.scala 283:203]
    node _wen_way0_wire_2_T_12 = and(_wen_way0_wire_2_T_1, _wen_way0_wire_2_T_11) @[data_cache.scala 283:74]
    node _wen_way0_wire_2_T_13 = bits(stage1_sram_addr_reg, 1, 0) @[data_cache.scala 284:150]
    node _wen_way0_wire_2_T_14 = cat(stage1_sram_size_reg, _wen_way0_wire_2_T_13) @[Cat.scala 31:58]
    node _wen_way0_wire_2_T_15 = eq(stage1_sram_size_reg, UInt<2>("h2")) @[macros.scala 303:54]
    node _wen_way0_wire_2_T_16 = mux(_wen_way0_wire_2_T_15, UInt<4>("hf"), UInt<1>("h0")) @[macros.scala 303:43]
    node _wen_way0_wire_2_T_17 = eq(UInt<1>("h0"), _wen_way0_wire_2_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_2_T_18 = mux(_wen_way0_wire_2_T_17, UInt<1>("h1"), _wen_way0_wire_2_T_16) @[Mux.scala 81:58]
    node _wen_way0_wire_2_T_19 = eq(UInt<1>("h1"), _wen_way0_wire_2_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_2_T_20 = mux(_wen_way0_wire_2_T_19, UInt<2>("h2"), _wen_way0_wire_2_T_18) @[Mux.scala 81:58]
    node _wen_way0_wire_2_T_21 = eq(UInt<2>("h2"), _wen_way0_wire_2_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_2_T_22 = mux(_wen_way0_wire_2_T_21, UInt<3>("h4"), _wen_way0_wire_2_T_20) @[Mux.scala 81:58]
    node _wen_way0_wire_2_T_23 = eq(UInt<2>("h3"), _wen_way0_wire_2_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_2_T_24 = mux(_wen_way0_wire_2_T_23, UInt<4>("h8"), _wen_way0_wire_2_T_22) @[Mux.scala 81:58]
    node _wen_way0_wire_2_T_25 = eq(UInt<3>("h4"), _wen_way0_wire_2_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_2_T_26 = mux(_wen_way0_wire_2_T_25, UInt<2>("h3"), _wen_way0_wire_2_T_24) @[Mux.scala 81:58]
    node _wen_way0_wire_2_T_27 = eq(UInt<3>("h6"), _wen_way0_wire_2_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_2_T_28 = mux(_wen_way0_wire_2_T_27, UInt<4>("hc"), _wen_way0_wire_2_T_26) @[Mux.scala 81:58]
    node wen_way0_wire_2_lo = cat(way0_wen[2], way0_wen[2]) @[Cat.scala 31:58]
    node wen_way0_wire_2_hi = cat(way0_wen[2], way0_wen[2]) @[Cat.scala 31:58]
    node _wen_way0_wire_2_T_29 = cat(wen_way0_wire_2_hi, wen_way0_wire_2_lo) @[Cat.scala 31:58]
    node _wen_way0_wire_2_T_30 = mux(_wen_way0_wire_2_T_12, _wen_way0_wire_2_T_28, _wen_way0_wire_2_T_29) @[data_cache.scala 283:33]
    wen_way0_wire[2] <= _wen_way0_wire_2_T_30 @[data_cache.scala 283:26]
    node _wen_way1_wire_2_T = bits(stage1_sram_addr_reg, 4, 2) @[data_cache.scala 285:55]
    node _wen_way1_wire_2_T_1 = eq(_wen_way1_wire_2_T, UInt<2>("h2")) @[data_cache.scala 285:61]
    node _wen_way1_wire_2_T_2 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 285:107]
    node _wen_way1_wire_2_T_3 = bits(stage1_sram_wr_reg, 0, 0) @[data_cache.scala 285:146]
    node _wen_way1_wire_2_T_4 = and(_wen_way1_wire_2_T_2, _wen_way1_wire_2_T_3) @[data_cache.scala 285:124]
    node _wen_way1_wire_2_T_5 = and(_wen_way1_wire_2_T_4, stage1_sram_hit1_reg) @[data_cache.scala 285:153]
    node _wen_way1_wire_2_T_6 = and(_wen_way1_wire_2_T_5, stage1_sram_valid1_reg) @[data_cache.scala 285:177]
    node _wen_way1_wire_2_T_7 = eq(work_state, UInt<5>("h10")) @[data_cache.scala 286:25]
    node _wen_way1_wire_2_T_8 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 286:81]
    node _wen_way1_wire_2_T_9 = eq(lru[_wen_way1_wire_2_T_8], UInt<1>("h1")) @[data_cache.scala 286:89]
    node _wen_way1_wire_2_T_10 = and(_wen_way1_wire_2_T_7, _wen_way1_wire_2_T_9) @[data_cache.scala 286:54]
    node _wen_way1_wire_2_T_11 = or(_wen_way1_wire_2_T_6, _wen_way1_wire_2_T_10) @[data_cache.scala 285:203]
    node _wen_way1_wire_2_T_12 = and(_wen_way1_wire_2_T_1, _wen_way1_wire_2_T_11) @[data_cache.scala 285:74]
    node _wen_way1_wire_2_T_13 = bits(stage1_sram_addr_reg, 1, 0) @[data_cache.scala 286:150]
    node _wen_way1_wire_2_T_14 = cat(stage1_sram_size_reg, _wen_way1_wire_2_T_13) @[Cat.scala 31:58]
    node _wen_way1_wire_2_T_15 = eq(stage1_sram_size_reg, UInt<2>("h2")) @[macros.scala 303:54]
    node _wen_way1_wire_2_T_16 = mux(_wen_way1_wire_2_T_15, UInt<4>("hf"), UInt<1>("h0")) @[macros.scala 303:43]
    node _wen_way1_wire_2_T_17 = eq(UInt<1>("h0"), _wen_way1_wire_2_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_2_T_18 = mux(_wen_way1_wire_2_T_17, UInt<1>("h1"), _wen_way1_wire_2_T_16) @[Mux.scala 81:58]
    node _wen_way1_wire_2_T_19 = eq(UInt<1>("h1"), _wen_way1_wire_2_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_2_T_20 = mux(_wen_way1_wire_2_T_19, UInt<2>("h2"), _wen_way1_wire_2_T_18) @[Mux.scala 81:58]
    node _wen_way1_wire_2_T_21 = eq(UInt<2>("h2"), _wen_way1_wire_2_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_2_T_22 = mux(_wen_way1_wire_2_T_21, UInt<3>("h4"), _wen_way1_wire_2_T_20) @[Mux.scala 81:58]
    node _wen_way1_wire_2_T_23 = eq(UInt<2>("h3"), _wen_way1_wire_2_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_2_T_24 = mux(_wen_way1_wire_2_T_23, UInt<4>("h8"), _wen_way1_wire_2_T_22) @[Mux.scala 81:58]
    node _wen_way1_wire_2_T_25 = eq(UInt<3>("h4"), _wen_way1_wire_2_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_2_T_26 = mux(_wen_way1_wire_2_T_25, UInt<2>("h3"), _wen_way1_wire_2_T_24) @[Mux.scala 81:58]
    node _wen_way1_wire_2_T_27 = eq(UInt<3>("h6"), _wen_way1_wire_2_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_2_T_28 = mux(_wen_way1_wire_2_T_27, UInt<4>("hc"), _wen_way1_wire_2_T_26) @[Mux.scala 81:58]
    node wen_way1_wire_2_lo = cat(way1_wen[2], way1_wen[2]) @[Cat.scala 31:58]
    node wen_way1_wire_2_hi = cat(way1_wen[2], way1_wen[2]) @[Cat.scala 31:58]
    node _wen_way1_wire_2_T_29 = cat(wen_way1_wire_2_hi, wen_way1_wire_2_lo) @[Cat.scala 31:58]
    node _wen_way1_wire_2_T_30 = mux(_wen_way1_wire_2_T_12, _wen_way1_wire_2_T_28, _wen_way1_wire_2_T_29) @[data_cache.scala 285:33]
    wen_way1_wire[2] <= _wen_way1_wire_2_T_30 @[data_cache.scala 285:26]
    node _wen_way0_wire_3_T = bits(stage1_sram_addr_reg, 4, 2) @[data_cache.scala 283:55]
    node _wen_way0_wire_3_T_1 = eq(_wen_way0_wire_3_T, UInt<2>("h3")) @[data_cache.scala 283:61]
    node _wen_way0_wire_3_T_2 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 283:107]
    node _wen_way0_wire_3_T_3 = bits(stage1_sram_wr_reg, 0, 0) @[data_cache.scala 283:146]
    node _wen_way0_wire_3_T_4 = and(_wen_way0_wire_3_T_2, _wen_way0_wire_3_T_3) @[data_cache.scala 283:124]
    node _wen_way0_wire_3_T_5 = and(_wen_way0_wire_3_T_4, stage1_sram_hit0_reg) @[data_cache.scala 283:153]
    node _wen_way0_wire_3_T_6 = and(_wen_way0_wire_3_T_5, stage1_sram_valid0_reg) @[data_cache.scala 283:177]
    node _wen_way0_wire_3_T_7 = eq(work_state, UInt<5>("h10")) @[data_cache.scala 284:25]
    node _wen_way0_wire_3_T_8 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 284:81]
    node _wen_way0_wire_3_T_9 = eq(lru[_wen_way0_wire_3_T_8], UInt<1>("h0")) @[data_cache.scala 284:89]
    node _wen_way0_wire_3_T_10 = and(_wen_way0_wire_3_T_7, _wen_way0_wire_3_T_9) @[data_cache.scala 284:54]
    node _wen_way0_wire_3_T_11 = or(_wen_way0_wire_3_T_6, _wen_way0_wire_3_T_10) @[data_cache.scala 283:203]
    node _wen_way0_wire_3_T_12 = and(_wen_way0_wire_3_T_1, _wen_way0_wire_3_T_11) @[data_cache.scala 283:74]
    node _wen_way0_wire_3_T_13 = bits(stage1_sram_addr_reg, 1, 0) @[data_cache.scala 284:150]
    node _wen_way0_wire_3_T_14 = cat(stage1_sram_size_reg, _wen_way0_wire_3_T_13) @[Cat.scala 31:58]
    node _wen_way0_wire_3_T_15 = eq(stage1_sram_size_reg, UInt<2>("h2")) @[macros.scala 303:54]
    node _wen_way0_wire_3_T_16 = mux(_wen_way0_wire_3_T_15, UInt<4>("hf"), UInt<1>("h0")) @[macros.scala 303:43]
    node _wen_way0_wire_3_T_17 = eq(UInt<1>("h0"), _wen_way0_wire_3_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_3_T_18 = mux(_wen_way0_wire_3_T_17, UInt<1>("h1"), _wen_way0_wire_3_T_16) @[Mux.scala 81:58]
    node _wen_way0_wire_3_T_19 = eq(UInt<1>("h1"), _wen_way0_wire_3_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_3_T_20 = mux(_wen_way0_wire_3_T_19, UInt<2>("h2"), _wen_way0_wire_3_T_18) @[Mux.scala 81:58]
    node _wen_way0_wire_3_T_21 = eq(UInt<2>("h2"), _wen_way0_wire_3_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_3_T_22 = mux(_wen_way0_wire_3_T_21, UInt<3>("h4"), _wen_way0_wire_3_T_20) @[Mux.scala 81:58]
    node _wen_way0_wire_3_T_23 = eq(UInt<2>("h3"), _wen_way0_wire_3_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_3_T_24 = mux(_wen_way0_wire_3_T_23, UInt<4>("h8"), _wen_way0_wire_3_T_22) @[Mux.scala 81:58]
    node _wen_way0_wire_3_T_25 = eq(UInt<3>("h4"), _wen_way0_wire_3_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_3_T_26 = mux(_wen_way0_wire_3_T_25, UInt<2>("h3"), _wen_way0_wire_3_T_24) @[Mux.scala 81:58]
    node _wen_way0_wire_3_T_27 = eq(UInt<3>("h6"), _wen_way0_wire_3_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_3_T_28 = mux(_wen_way0_wire_3_T_27, UInt<4>("hc"), _wen_way0_wire_3_T_26) @[Mux.scala 81:58]
    node wen_way0_wire_3_lo = cat(way0_wen[3], way0_wen[3]) @[Cat.scala 31:58]
    node wen_way0_wire_3_hi = cat(way0_wen[3], way0_wen[3]) @[Cat.scala 31:58]
    node _wen_way0_wire_3_T_29 = cat(wen_way0_wire_3_hi, wen_way0_wire_3_lo) @[Cat.scala 31:58]
    node _wen_way0_wire_3_T_30 = mux(_wen_way0_wire_3_T_12, _wen_way0_wire_3_T_28, _wen_way0_wire_3_T_29) @[data_cache.scala 283:33]
    wen_way0_wire[3] <= _wen_way0_wire_3_T_30 @[data_cache.scala 283:26]
    node _wen_way1_wire_3_T = bits(stage1_sram_addr_reg, 4, 2) @[data_cache.scala 285:55]
    node _wen_way1_wire_3_T_1 = eq(_wen_way1_wire_3_T, UInt<2>("h3")) @[data_cache.scala 285:61]
    node _wen_way1_wire_3_T_2 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 285:107]
    node _wen_way1_wire_3_T_3 = bits(stage1_sram_wr_reg, 0, 0) @[data_cache.scala 285:146]
    node _wen_way1_wire_3_T_4 = and(_wen_way1_wire_3_T_2, _wen_way1_wire_3_T_3) @[data_cache.scala 285:124]
    node _wen_way1_wire_3_T_5 = and(_wen_way1_wire_3_T_4, stage1_sram_hit1_reg) @[data_cache.scala 285:153]
    node _wen_way1_wire_3_T_6 = and(_wen_way1_wire_3_T_5, stage1_sram_valid1_reg) @[data_cache.scala 285:177]
    node _wen_way1_wire_3_T_7 = eq(work_state, UInt<5>("h10")) @[data_cache.scala 286:25]
    node _wen_way1_wire_3_T_8 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 286:81]
    node _wen_way1_wire_3_T_9 = eq(lru[_wen_way1_wire_3_T_8], UInt<1>("h1")) @[data_cache.scala 286:89]
    node _wen_way1_wire_3_T_10 = and(_wen_way1_wire_3_T_7, _wen_way1_wire_3_T_9) @[data_cache.scala 286:54]
    node _wen_way1_wire_3_T_11 = or(_wen_way1_wire_3_T_6, _wen_way1_wire_3_T_10) @[data_cache.scala 285:203]
    node _wen_way1_wire_3_T_12 = and(_wen_way1_wire_3_T_1, _wen_way1_wire_3_T_11) @[data_cache.scala 285:74]
    node _wen_way1_wire_3_T_13 = bits(stage1_sram_addr_reg, 1, 0) @[data_cache.scala 286:150]
    node _wen_way1_wire_3_T_14 = cat(stage1_sram_size_reg, _wen_way1_wire_3_T_13) @[Cat.scala 31:58]
    node _wen_way1_wire_3_T_15 = eq(stage1_sram_size_reg, UInt<2>("h2")) @[macros.scala 303:54]
    node _wen_way1_wire_3_T_16 = mux(_wen_way1_wire_3_T_15, UInt<4>("hf"), UInt<1>("h0")) @[macros.scala 303:43]
    node _wen_way1_wire_3_T_17 = eq(UInt<1>("h0"), _wen_way1_wire_3_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_3_T_18 = mux(_wen_way1_wire_3_T_17, UInt<1>("h1"), _wen_way1_wire_3_T_16) @[Mux.scala 81:58]
    node _wen_way1_wire_3_T_19 = eq(UInt<1>("h1"), _wen_way1_wire_3_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_3_T_20 = mux(_wen_way1_wire_3_T_19, UInt<2>("h2"), _wen_way1_wire_3_T_18) @[Mux.scala 81:58]
    node _wen_way1_wire_3_T_21 = eq(UInt<2>("h2"), _wen_way1_wire_3_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_3_T_22 = mux(_wen_way1_wire_3_T_21, UInt<3>("h4"), _wen_way1_wire_3_T_20) @[Mux.scala 81:58]
    node _wen_way1_wire_3_T_23 = eq(UInt<2>("h3"), _wen_way1_wire_3_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_3_T_24 = mux(_wen_way1_wire_3_T_23, UInt<4>("h8"), _wen_way1_wire_3_T_22) @[Mux.scala 81:58]
    node _wen_way1_wire_3_T_25 = eq(UInt<3>("h4"), _wen_way1_wire_3_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_3_T_26 = mux(_wen_way1_wire_3_T_25, UInt<2>("h3"), _wen_way1_wire_3_T_24) @[Mux.scala 81:58]
    node _wen_way1_wire_3_T_27 = eq(UInt<3>("h6"), _wen_way1_wire_3_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_3_T_28 = mux(_wen_way1_wire_3_T_27, UInt<4>("hc"), _wen_way1_wire_3_T_26) @[Mux.scala 81:58]
    node wen_way1_wire_3_lo = cat(way1_wen[3], way1_wen[3]) @[Cat.scala 31:58]
    node wen_way1_wire_3_hi = cat(way1_wen[3], way1_wen[3]) @[Cat.scala 31:58]
    node _wen_way1_wire_3_T_29 = cat(wen_way1_wire_3_hi, wen_way1_wire_3_lo) @[Cat.scala 31:58]
    node _wen_way1_wire_3_T_30 = mux(_wen_way1_wire_3_T_12, _wen_way1_wire_3_T_28, _wen_way1_wire_3_T_29) @[data_cache.scala 285:33]
    wen_way1_wire[3] <= _wen_way1_wire_3_T_30 @[data_cache.scala 285:26]
    node _wen_way0_wire_4_T = bits(stage1_sram_addr_reg, 4, 2) @[data_cache.scala 283:55]
    node _wen_way0_wire_4_T_1 = eq(_wen_way0_wire_4_T, UInt<3>("h4")) @[data_cache.scala 283:61]
    node _wen_way0_wire_4_T_2 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 283:107]
    node _wen_way0_wire_4_T_3 = bits(stage1_sram_wr_reg, 0, 0) @[data_cache.scala 283:146]
    node _wen_way0_wire_4_T_4 = and(_wen_way0_wire_4_T_2, _wen_way0_wire_4_T_3) @[data_cache.scala 283:124]
    node _wen_way0_wire_4_T_5 = and(_wen_way0_wire_4_T_4, stage1_sram_hit0_reg) @[data_cache.scala 283:153]
    node _wen_way0_wire_4_T_6 = and(_wen_way0_wire_4_T_5, stage1_sram_valid0_reg) @[data_cache.scala 283:177]
    node _wen_way0_wire_4_T_7 = eq(work_state, UInt<5>("h10")) @[data_cache.scala 284:25]
    node _wen_way0_wire_4_T_8 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 284:81]
    node _wen_way0_wire_4_T_9 = eq(lru[_wen_way0_wire_4_T_8], UInt<1>("h0")) @[data_cache.scala 284:89]
    node _wen_way0_wire_4_T_10 = and(_wen_way0_wire_4_T_7, _wen_way0_wire_4_T_9) @[data_cache.scala 284:54]
    node _wen_way0_wire_4_T_11 = or(_wen_way0_wire_4_T_6, _wen_way0_wire_4_T_10) @[data_cache.scala 283:203]
    node _wen_way0_wire_4_T_12 = and(_wen_way0_wire_4_T_1, _wen_way0_wire_4_T_11) @[data_cache.scala 283:74]
    node _wen_way0_wire_4_T_13 = bits(stage1_sram_addr_reg, 1, 0) @[data_cache.scala 284:150]
    node _wen_way0_wire_4_T_14 = cat(stage1_sram_size_reg, _wen_way0_wire_4_T_13) @[Cat.scala 31:58]
    node _wen_way0_wire_4_T_15 = eq(stage1_sram_size_reg, UInt<2>("h2")) @[macros.scala 303:54]
    node _wen_way0_wire_4_T_16 = mux(_wen_way0_wire_4_T_15, UInt<4>("hf"), UInt<1>("h0")) @[macros.scala 303:43]
    node _wen_way0_wire_4_T_17 = eq(UInt<1>("h0"), _wen_way0_wire_4_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_4_T_18 = mux(_wen_way0_wire_4_T_17, UInt<1>("h1"), _wen_way0_wire_4_T_16) @[Mux.scala 81:58]
    node _wen_way0_wire_4_T_19 = eq(UInt<1>("h1"), _wen_way0_wire_4_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_4_T_20 = mux(_wen_way0_wire_4_T_19, UInt<2>("h2"), _wen_way0_wire_4_T_18) @[Mux.scala 81:58]
    node _wen_way0_wire_4_T_21 = eq(UInt<2>("h2"), _wen_way0_wire_4_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_4_T_22 = mux(_wen_way0_wire_4_T_21, UInt<3>("h4"), _wen_way0_wire_4_T_20) @[Mux.scala 81:58]
    node _wen_way0_wire_4_T_23 = eq(UInt<2>("h3"), _wen_way0_wire_4_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_4_T_24 = mux(_wen_way0_wire_4_T_23, UInt<4>("h8"), _wen_way0_wire_4_T_22) @[Mux.scala 81:58]
    node _wen_way0_wire_4_T_25 = eq(UInt<3>("h4"), _wen_way0_wire_4_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_4_T_26 = mux(_wen_way0_wire_4_T_25, UInt<2>("h3"), _wen_way0_wire_4_T_24) @[Mux.scala 81:58]
    node _wen_way0_wire_4_T_27 = eq(UInt<3>("h6"), _wen_way0_wire_4_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_4_T_28 = mux(_wen_way0_wire_4_T_27, UInt<4>("hc"), _wen_way0_wire_4_T_26) @[Mux.scala 81:58]
    node wen_way0_wire_4_lo = cat(way0_wen[4], way0_wen[4]) @[Cat.scala 31:58]
    node wen_way0_wire_4_hi = cat(way0_wen[4], way0_wen[4]) @[Cat.scala 31:58]
    node _wen_way0_wire_4_T_29 = cat(wen_way0_wire_4_hi, wen_way0_wire_4_lo) @[Cat.scala 31:58]
    node _wen_way0_wire_4_T_30 = mux(_wen_way0_wire_4_T_12, _wen_way0_wire_4_T_28, _wen_way0_wire_4_T_29) @[data_cache.scala 283:33]
    wen_way0_wire[4] <= _wen_way0_wire_4_T_30 @[data_cache.scala 283:26]
    node _wen_way1_wire_4_T = bits(stage1_sram_addr_reg, 4, 2) @[data_cache.scala 285:55]
    node _wen_way1_wire_4_T_1 = eq(_wen_way1_wire_4_T, UInt<3>("h4")) @[data_cache.scala 285:61]
    node _wen_way1_wire_4_T_2 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 285:107]
    node _wen_way1_wire_4_T_3 = bits(stage1_sram_wr_reg, 0, 0) @[data_cache.scala 285:146]
    node _wen_way1_wire_4_T_4 = and(_wen_way1_wire_4_T_2, _wen_way1_wire_4_T_3) @[data_cache.scala 285:124]
    node _wen_way1_wire_4_T_5 = and(_wen_way1_wire_4_T_4, stage1_sram_hit1_reg) @[data_cache.scala 285:153]
    node _wen_way1_wire_4_T_6 = and(_wen_way1_wire_4_T_5, stage1_sram_valid1_reg) @[data_cache.scala 285:177]
    node _wen_way1_wire_4_T_7 = eq(work_state, UInt<5>("h10")) @[data_cache.scala 286:25]
    node _wen_way1_wire_4_T_8 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 286:81]
    node _wen_way1_wire_4_T_9 = eq(lru[_wen_way1_wire_4_T_8], UInt<1>("h1")) @[data_cache.scala 286:89]
    node _wen_way1_wire_4_T_10 = and(_wen_way1_wire_4_T_7, _wen_way1_wire_4_T_9) @[data_cache.scala 286:54]
    node _wen_way1_wire_4_T_11 = or(_wen_way1_wire_4_T_6, _wen_way1_wire_4_T_10) @[data_cache.scala 285:203]
    node _wen_way1_wire_4_T_12 = and(_wen_way1_wire_4_T_1, _wen_way1_wire_4_T_11) @[data_cache.scala 285:74]
    node _wen_way1_wire_4_T_13 = bits(stage1_sram_addr_reg, 1, 0) @[data_cache.scala 286:150]
    node _wen_way1_wire_4_T_14 = cat(stage1_sram_size_reg, _wen_way1_wire_4_T_13) @[Cat.scala 31:58]
    node _wen_way1_wire_4_T_15 = eq(stage1_sram_size_reg, UInt<2>("h2")) @[macros.scala 303:54]
    node _wen_way1_wire_4_T_16 = mux(_wen_way1_wire_4_T_15, UInt<4>("hf"), UInt<1>("h0")) @[macros.scala 303:43]
    node _wen_way1_wire_4_T_17 = eq(UInt<1>("h0"), _wen_way1_wire_4_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_4_T_18 = mux(_wen_way1_wire_4_T_17, UInt<1>("h1"), _wen_way1_wire_4_T_16) @[Mux.scala 81:58]
    node _wen_way1_wire_4_T_19 = eq(UInt<1>("h1"), _wen_way1_wire_4_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_4_T_20 = mux(_wen_way1_wire_4_T_19, UInt<2>("h2"), _wen_way1_wire_4_T_18) @[Mux.scala 81:58]
    node _wen_way1_wire_4_T_21 = eq(UInt<2>("h2"), _wen_way1_wire_4_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_4_T_22 = mux(_wen_way1_wire_4_T_21, UInt<3>("h4"), _wen_way1_wire_4_T_20) @[Mux.scala 81:58]
    node _wen_way1_wire_4_T_23 = eq(UInt<2>("h3"), _wen_way1_wire_4_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_4_T_24 = mux(_wen_way1_wire_4_T_23, UInt<4>("h8"), _wen_way1_wire_4_T_22) @[Mux.scala 81:58]
    node _wen_way1_wire_4_T_25 = eq(UInt<3>("h4"), _wen_way1_wire_4_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_4_T_26 = mux(_wen_way1_wire_4_T_25, UInt<2>("h3"), _wen_way1_wire_4_T_24) @[Mux.scala 81:58]
    node _wen_way1_wire_4_T_27 = eq(UInt<3>("h6"), _wen_way1_wire_4_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_4_T_28 = mux(_wen_way1_wire_4_T_27, UInt<4>("hc"), _wen_way1_wire_4_T_26) @[Mux.scala 81:58]
    node wen_way1_wire_4_lo = cat(way1_wen[4], way1_wen[4]) @[Cat.scala 31:58]
    node wen_way1_wire_4_hi = cat(way1_wen[4], way1_wen[4]) @[Cat.scala 31:58]
    node _wen_way1_wire_4_T_29 = cat(wen_way1_wire_4_hi, wen_way1_wire_4_lo) @[Cat.scala 31:58]
    node _wen_way1_wire_4_T_30 = mux(_wen_way1_wire_4_T_12, _wen_way1_wire_4_T_28, _wen_way1_wire_4_T_29) @[data_cache.scala 285:33]
    wen_way1_wire[4] <= _wen_way1_wire_4_T_30 @[data_cache.scala 285:26]
    node _wen_way0_wire_5_T = bits(stage1_sram_addr_reg, 4, 2) @[data_cache.scala 283:55]
    node _wen_way0_wire_5_T_1 = eq(_wen_way0_wire_5_T, UInt<3>("h5")) @[data_cache.scala 283:61]
    node _wen_way0_wire_5_T_2 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 283:107]
    node _wen_way0_wire_5_T_3 = bits(stage1_sram_wr_reg, 0, 0) @[data_cache.scala 283:146]
    node _wen_way0_wire_5_T_4 = and(_wen_way0_wire_5_T_2, _wen_way0_wire_5_T_3) @[data_cache.scala 283:124]
    node _wen_way0_wire_5_T_5 = and(_wen_way0_wire_5_T_4, stage1_sram_hit0_reg) @[data_cache.scala 283:153]
    node _wen_way0_wire_5_T_6 = and(_wen_way0_wire_5_T_5, stage1_sram_valid0_reg) @[data_cache.scala 283:177]
    node _wen_way0_wire_5_T_7 = eq(work_state, UInt<5>("h10")) @[data_cache.scala 284:25]
    node _wen_way0_wire_5_T_8 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 284:81]
    node _wen_way0_wire_5_T_9 = eq(lru[_wen_way0_wire_5_T_8], UInt<1>("h0")) @[data_cache.scala 284:89]
    node _wen_way0_wire_5_T_10 = and(_wen_way0_wire_5_T_7, _wen_way0_wire_5_T_9) @[data_cache.scala 284:54]
    node _wen_way0_wire_5_T_11 = or(_wen_way0_wire_5_T_6, _wen_way0_wire_5_T_10) @[data_cache.scala 283:203]
    node _wen_way0_wire_5_T_12 = and(_wen_way0_wire_5_T_1, _wen_way0_wire_5_T_11) @[data_cache.scala 283:74]
    node _wen_way0_wire_5_T_13 = bits(stage1_sram_addr_reg, 1, 0) @[data_cache.scala 284:150]
    node _wen_way0_wire_5_T_14 = cat(stage1_sram_size_reg, _wen_way0_wire_5_T_13) @[Cat.scala 31:58]
    node _wen_way0_wire_5_T_15 = eq(stage1_sram_size_reg, UInt<2>("h2")) @[macros.scala 303:54]
    node _wen_way0_wire_5_T_16 = mux(_wen_way0_wire_5_T_15, UInt<4>("hf"), UInt<1>("h0")) @[macros.scala 303:43]
    node _wen_way0_wire_5_T_17 = eq(UInt<1>("h0"), _wen_way0_wire_5_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_5_T_18 = mux(_wen_way0_wire_5_T_17, UInt<1>("h1"), _wen_way0_wire_5_T_16) @[Mux.scala 81:58]
    node _wen_way0_wire_5_T_19 = eq(UInt<1>("h1"), _wen_way0_wire_5_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_5_T_20 = mux(_wen_way0_wire_5_T_19, UInt<2>("h2"), _wen_way0_wire_5_T_18) @[Mux.scala 81:58]
    node _wen_way0_wire_5_T_21 = eq(UInt<2>("h2"), _wen_way0_wire_5_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_5_T_22 = mux(_wen_way0_wire_5_T_21, UInt<3>("h4"), _wen_way0_wire_5_T_20) @[Mux.scala 81:58]
    node _wen_way0_wire_5_T_23 = eq(UInt<2>("h3"), _wen_way0_wire_5_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_5_T_24 = mux(_wen_way0_wire_5_T_23, UInt<4>("h8"), _wen_way0_wire_5_T_22) @[Mux.scala 81:58]
    node _wen_way0_wire_5_T_25 = eq(UInt<3>("h4"), _wen_way0_wire_5_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_5_T_26 = mux(_wen_way0_wire_5_T_25, UInt<2>("h3"), _wen_way0_wire_5_T_24) @[Mux.scala 81:58]
    node _wen_way0_wire_5_T_27 = eq(UInt<3>("h6"), _wen_way0_wire_5_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_5_T_28 = mux(_wen_way0_wire_5_T_27, UInt<4>("hc"), _wen_way0_wire_5_T_26) @[Mux.scala 81:58]
    node wen_way0_wire_5_lo = cat(way0_wen[5], way0_wen[5]) @[Cat.scala 31:58]
    node wen_way0_wire_5_hi = cat(way0_wen[5], way0_wen[5]) @[Cat.scala 31:58]
    node _wen_way0_wire_5_T_29 = cat(wen_way0_wire_5_hi, wen_way0_wire_5_lo) @[Cat.scala 31:58]
    node _wen_way0_wire_5_T_30 = mux(_wen_way0_wire_5_T_12, _wen_way0_wire_5_T_28, _wen_way0_wire_5_T_29) @[data_cache.scala 283:33]
    wen_way0_wire[5] <= _wen_way0_wire_5_T_30 @[data_cache.scala 283:26]
    node _wen_way1_wire_5_T = bits(stage1_sram_addr_reg, 4, 2) @[data_cache.scala 285:55]
    node _wen_way1_wire_5_T_1 = eq(_wen_way1_wire_5_T, UInt<3>("h5")) @[data_cache.scala 285:61]
    node _wen_way1_wire_5_T_2 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 285:107]
    node _wen_way1_wire_5_T_3 = bits(stage1_sram_wr_reg, 0, 0) @[data_cache.scala 285:146]
    node _wen_way1_wire_5_T_4 = and(_wen_way1_wire_5_T_2, _wen_way1_wire_5_T_3) @[data_cache.scala 285:124]
    node _wen_way1_wire_5_T_5 = and(_wen_way1_wire_5_T_4, stage1_sram_hit1_reg) @[data_cache.scala 285:153]
    node _wen_way1_wire_5_T_6 = and(_wen_way1_wire_5_T_5, stage1_sram_valid1_reg) @[data_cache.scala 285:177]
    node _wen_way1_wire_5_T_7 = eq(work_state, UInt<5>("h10")) @[data_cache.scala 286:25]
    node _wen_way1_wire_5_T_8 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 286:81]
    node _wen_way1_wire_5_T_9 = eq(lru[_wen_way1_wire_5_T_8], UInt<1>("h1")) @[data_cache.scala 286:89]
    node _wen_way1_wire_5_T_10 = and(_wen_way1_wire_5_T_7, _wen_way1_wire_5_T_9) @[data_cache.scala 286:54]
    node _wen_way1_wire_5_T_11 = or(_wen_way1_wire_5_T_6, _wen_way1_wire_5_T_10) @[data_cache.scala 285:203]
    node _wen_way1_wire_5_T_12 = and(_wen_way1_wire_5_T_1, _wen_way1_wire_5_T_11) @[data_cache.scala 285:74]
    node _wen_way1_wire_5_T_13 = bits(stage1_sram_addr_reg, 1, 0) @[data_cache.scala 286:150]
    node _wen_way1_wire_5_T_14 = cat(stage1_sram_size_reg, _wen_way1_wire_5_T_13) @[Cat.scala 31:58]
    node _wen_way1_wire_5_T_15 = eq(stage1_sram_size_reg, UInt<2>("h2")) @[macros.scala 303:54]
    node _wen_way1_wire_5_T_16 = mux(_wen_way1_wire_5_T_15, UInt<4>("hf"), UInt<1>("h0")) @[macros.scala 303:43]
    node _wen_way1_wire_5_T_17 = eq(UInt<1>("h0"), _wen_way1_wire_5_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_5_T_18 = mux(_wen_way1_wire_5_T_17, UInt<1>("h1"), _wen_way1_wire_5_T_16) @[Mux.scala 81:58]
    node _wen_way1_wire_5_T_19 = eq(UInt<1>("h1"), _wen_way1_wire_5_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_5_T_20 = mux(_wen_way1_wire_5_T_19, UInt<2>("h2"), _wen_way1_wire_5_T_18) @[Mux.scala 81:58]
    node _wen_way1_wire_5_T_21 = eq(UInt<2>("h2"), _wen_way1_wire_5_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_5_T_22 = mux(_wen_way1_wire_5_T_21, UInt<3>("h4"), _wen_way1_wire_5_T_20) @[Mux.scala 81:58]
    node _wen_way1_wire_5_T_23 = eq(UInt<2>("h3"), _wen_way1_wire_5_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_5_T_24 = mux(_wen_way1_wire_5_T_23, UInt<4>("h8"), _wen_way1_wire_5_T_22) @[Mux.scala 81:58]
    node _wen_way1_wire_5_T_25 = eq(UInt<3>("h4"), _wen_way1_wire_5_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_5_T_26 = mux(_wen_way1_wire_5_T_25, UInt<2>("h3"), _wen_way1_wire_5_T_24) @[Mux.scala 81:58]
    node _wen_way1_wire_5_T_27 = eq(UInt<3>("h6"), _wen_way1_wire_5_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_5_T_28 = mux(_wen_way1_wire_5_T_27, UInt<4>("hc"), _wen_way1_wire_5_T_26) @[Mux.scala 81:58]
    node wen_way1_wire_5_lo = cat(way1_wen[5], way1_wen[5]) @[Cat.scala 31:58]
    node wen_way1_wire_5_hi = cat(way1_wen[5], way1_wen[5]) @[Cat.scala 31:58]
    node _wen_way1_wire_5_T_29 = cat(wen_way1_wire_5_hi, wen_way1_wire_5_lo) @[Cat.scala 31:58]
    node _wen_way1_wire_5_T_30 = mux(_wen_way1_wire_5_T_12, _wen_way1_wire_5_T_28, _wen_way1_wire_5_T_29) @[data_cache.scala 285:33]
    wen_way1_wire[5] <= _wen_way1_wire_5_T_30 @[data_cache.scala 285:26]
    node _wen_way0_wire_6_T = bits(stage1_sram_addr_reg, 4, 2) @[data_cache.scala 283:55]
    node _wen_way0_wire_6_T_1 = eq(_wen_way0_wire_6_T, UInt<3>("h6")) @[data_cache.scala 283:61]
    node _wen_way0_wire_6_T_2 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 283:107]
    node _wen_way0_wire_6_T_3 = bits(stage1_sram_wr_reg, 0, 0) @[data_cache.scala 283:146]
    node _wen_way0_wire_6_T_4 = and(_wen_way0_wire_6_T_2, _wen_way0_wire_6_T_3) @[data_cache.scala 283:124]
    node _wen_way0_wire_6_T_5 = and(_wen_way0_wire_6_T_4, stage1_sram_hit0_reg) @[data_cache.scala 283:153]
    node _wen_way0_wire_6_T_6 = and(_wen_way0_wire_6_T_5, stage1_sram_valid0_reg) @[data_cache.scala 283:177]
    node _wen_way0_wire_6_T_7 = eq(work_state, UInt<5>("h10")) @[data_cache.scala 284:25]
    node _wen_way0_wire_6_T_8 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 284:81]
    node _wen_way0_wire_6_T_9 = eq(lru[_wen_way0_wire_6_T_8], UInt<1>("h0")) @[data_cache.scala 284:89]
    node _wen_way0_wire_6_T_10 = and(_wen_way0_wire_6_T_7, _wen_way0_wire_6_T_9) @[data_cache.scala 284:54]
    node _wen_way0_wire_6_T_11 = or(_wen_way0_wire_6_T_6, _wen_way0_wire_6_T_10) @[data_cache.scala 283:203]
    node _wen_way0_wire_6_T_12 = and(_wen_way0_wire_6_T_1, _wen_way0_wire_6_T_11) @[data_cache.scala 283:74]
    node _wen_way0_wire_6_T_13 = bits(stage1_sram_addr_reg, 1, 0) @[data_cache.scala 284:150]
    node _wen_way0_wire_6_T_14 = cat(stage1_sram_size_reg, _wen_way0_wire_6_T_13) @[Cat.scala 31:58]
    node _wen_way0_wire_6_T_15 = eq(stage1_sram_size_reg, UInt<2>("h2")) @[macros.scala 303:54]
    node _wen_way0_wire_6_T_16 = mux(_wen_way0_wire_6_T_15, UInt<4>("hf"), UInt<1>("h0")) @[macros.scala 303:43]
    node _wen_way0_wire_6_T_17 = eq(UInt<1>("h0"), _wen_way0_wire_6_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_6_T_18 = mux(_wen_way0_wire_6_T_17, UInt<1>("h1"), _wen_way0_wire_6_T_16) @[Mux.scala 81:58]
    node _wen_way0_wire_6_T_19 = eq(UInt<1>("h1"), _wen_way0_wire_6_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_6_T_20 = mux(_wen_way0_wire_6_T_19, UInt<2>("h2"), _wen_way0_wire_6_T_18) @[Mux.scala 81:58]
    node _wen_way0_wire_6_T_21 = eq(UInt<2>("h2"), _wen_way0_wire_6_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_6_T_22 = mux(_wen_way0_wire_6_T_21, UInt<3>("h4"), _wen_way0_wire_6_T_20) @[Mux.scala 81:58]
    node _wen_way0_wire_6_T_23 = eq(UInt<2>("h3"), _wen_way0_wire_6_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_6_T_24 = mux(_wen_way0_wire_6_T_23, UInt<4>("h8"), _wen_way0_wire_6_T_22) @[Mux.scala 81:58]
    node _wen_way0_wire_6_T_25 = eq(UInt<3>("h4"), _wen_way0_wire_6_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_6_T_26 = mux(_wen_way0_wire_6_T_25, UInt<2>("h3"), _wen_way0_wire_6_T_24) @[Mux.scala 81:58]
    node _wen_way0_wire_6_T_27 = eq(UInt<3>("h6"), _wen_way0_wire_6_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_6_T_28 = mux(_wen_way0_wire_6_T_27, UInt<4>("hc"), _wen_way0_wire_6_T_26) @[Mux.scala 81:58]
    node wen_way0_wire_6_lo = cat(way0_wen[6], way0_wen[6]) @[Cat.scala 31:58]
    node wen_way0_wire_6_hi = cat(way0_wen[6], way0_wen[6]) @[Cat.scala 31:58]
    node _wen_way0_wire_6_T_29 = cat(wen_way0_wire_6_hi, wen_way0_wire_6_lo) @[Cat.scala 31:58]
    node _wen_way0_wire_6_T_30 = mux(_wen_way0_wire_6_T_12, _wen_way0_wire_6_T_28, _wen_way0_wire_6_T_29) @[data_cache.scala 283:33]
    wen_way0_wire[6] <= _wen_way0_wire_6_T_30 @[data_cache.scala 283:26]
    node _wen_way1_wire_6_T = bits(stage1_sram_addr_reg, 4, 2) @[data_cache.scala 285:55]
    node _wen_way1_wire_6_T_1 = eq(_wen_way1_wire_6_T, UInt<3>("h6")) @[data_cache.scala 285:61]
    node _wen_way1_wire_6_T_2 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 285:107]
    node _wen_way1_wire_6_T_3 = bits(stage1_sram_wr_reg, 0, 0) @[data_cache.scala 285:146]
    node _wen_way1_wire_6_T_4 = and(_wen_way1_wire_6_T_2, _wen_way1_wire_6_T_3) @[data_cache.scala 285:124]
    node _wen_way1_wire_6_T_5 = and(_wen_way1_wire_6_T_4, stage1_sram_hit1_reg) @[data_cache.scala 285:153]
    node _wen_way1_wire_6_T_6 = and(_wen_way1_wire_6_T_5, stage1_sram_valid1_reg) @[data_cache.scala 285:177]
    node _wen_way1_wire_6_T_7 = eq(work_state, UInt<5>("h10")) @[data_cache.scala 286:25]
    node _wen_way1_wire_6_T_8 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 286:81]
    node _wen_way1_wire_6_T_9 = eq(lru[_wen_way1_wire_6_T_8], UInt<1>("h1")) @[data_cache.scala 286:89]
    node _wen_way1_wire_6_T_10 = and(_wen_way1_wire_6_T_7, _wen_way1_wire_6_T_9) @[data_cache.scala 286:54]
    node _wen_way1_wire_6_T_11 = or(_wen_way1_wire_6_T_6, _wen_way1_wire_6_T_10) @[data_cache.scala 285:203]
    node _wen_way1_wire_6_T_12 = and(_wen_way1_wire_6_T_1, _wen_way1_wire_6_T_11) @[data_cache.scala 285:74]
    node _wen_way1_wire_6_T_13 = bits(stage1_sram_addr_reg, 1, 0) @[data_cache.scala 286:150]
    node _wen_way1_wire_6_T_14 = cat(stage1_sram_size_reg, _wen_way1_wire_6_T_13) @[Cat.scala 31:58]
    node _wen_way1_wire_6_T_15 = eq(stage1_sram_size_reg, UInt<2>("h2")) @[macros.scala 303:54]
    node _wen_way1_wire_6_T_16 = mux(_wen_way1_wire_6_T_15, UInt<4>("hf"), UInt<1>("h0")) @[macros.scala 303:43]
    node _wen_way1_wire_6_T_17 = eq(UInt<1>("h0"), _wen_way1_wire_6_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_6_T_18 = mux(_wen_way1_wire_6_T_17, UInt<1>("h1"), _wen_way1_wire_6_T_16) @[Mux.scala 81:58]
    node _wen_way1_wire_6_T_19 = eq(UInt<1>("h1"), _wen_way1_wire_6_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_6_T_20 = mux(_wen_way1_wire_6_T_19, UInt<2>("h2"), _wen_way1_wire_6_T_18) @[Mux.scala 81:58]
    node _wen_way1_wire_6_T_21 = eq(UInt<2>("h2"), _wen_way1_wire_6_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_6_T_22 = mux(_wen_way1_wire_6_T_21, UInt<3>("h4"), _wen_way1_wire_6_T_20) @[Mux.scala 81:58]
    node _wen_way1_wire_6_T_23 = eq(UInt<2>("h3"), _wen_way1_wire_6_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_6_T_24 = mux(_wen_way1_wire_6_T_23, UInt<4>("h8"), _wen_way1_wire_6_T_22) @[Mux.scala 81:58]
    node _wen_way1_wire_6_T_25 = eq(UInt<3>("h4"), _wen_way1_wire_6_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_6_T_26 = mux(_wen_way1_wire_6_T_25, UInt<2>("h3"), _wen_way1_wire_6_T_24) @[Mux.scala 81:58]
    node _wen_way1_wire_6_T_27 = eq(UInt<3>("h6"), _wen_way1_wire_6_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_6_T_28 = mux(_wen_way1_wire_6_T_27, UInt<4>("hc"), _wen_way1_wire_6_T_26) @[Mux.scala 81:58]
    node wen_way1_wire_6_lo = cat(way1_wen[6], way1_wen[6]) @[Cat.scala 31:58]
    node wen_way1_wire_6_hi = cat(way1_wen[6], way1_wen[6]) @[Cat.scala 31:58]
    node _wen_way1_wire_6_T_29 = cat(wen_way1_wire_6_hi, wen_way1_wire_6_lo) @[Cat.scala 31:58]
    node _wen_way1_wire_6_T_30 = mux(_wen_way1_wire_6_T_12, _wen_way1_wire_6_T_28, _wen_way1_wire_6_T_29) @[data_cache.scala 285:33]
    wen_way1_wire[6] <= _wen_way1_wire_6_T_30 @[data_cache.scala 285:26]
    node _wen_way0_wire_7_T = bits(stage1_sram_addr_reg, 4, 2) @[data_cache.scala 283:55]
    node _wen_way0_wire_7_T_1 = eq(_wen_way0_wire_7_T, UInt<3>("h7")) @[data_cache.scala 283:61]
    node _wen_way0_wire_7_T_2 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 283:107]
    node _wen_way0_wire_7_T_3 = bits(stage1_sram_wr_reg, 0, 0) @[data_cache.scala 283:146]
    node _wen_way0_wire_7_T_4 = and(_wen_way0_wire_7_T_2, _wen_way0_wire_7_T_3) @[data_cache.scala 283:124]
    node _wen_way0_wire_7_T_5 = and(_wen_way0_wire_7_T_4, stage1_sram_hit0_reg) @[data_cache.scala 283:153]
    node _wen_way0_wire_7_T_6 = and(_wen_way0_wire_7_T_5, stage1_sram_valid0_reg) @[data_cache.scala 283:177]
    node _wen_way0_wire_7_T_7 = eq(work_state, UInt<5>("h10")) @[data_cache.scala 284:25]
    node _wen_way0_wire_7_T_8 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 284:81]
    node _wen_way0_wire_7_T_9 = eq(lru[_wen_way0_wire_7_T_8], UInt<1>("h0")) @[data_cache.scala 284:89]
    node _wen_way0_wire_7_T_10 = and(_wen_way0_wire_7_T_7, _wen_way0_wire_7_T_9) @[data_cache.scala 284:54]
    node _wen_way0_wire_7_T_11 = or(_wen_way0_wire_7_T_6, _wen_way0_wire_7_T_10) @[data_cache.scala 283:203]
    node _wen_way0_wire_7_T_12 = and(_wen_way0_wire_7_T_1, _wen_way0_wire_7_T_11) @[data_cache.scala 283:74]
    node _wen_way0_wire_7_T_13 = bits(stage1_sram_addr_reg, 1, 0) @[data_cache.scala 284:150]
    node _wen_way0_wire_7_T_14 = cat(stage1_sram_size_reg, _wen_way0_wire_7_T_13) @[Cat.scala 31:58]
    node _wen_way0_wire_7_T_15 = eq(stage1_sram_size_reg, UInt<2>("h2")) @[macros.scala 303:54]
    node _wen_way0_wire_7_T_16 = mux(_wen_way0_wire_7_T_15, UInt<4>("hf"), UInt<1>("h0")) @[macros.scala 303:43]
    node _wen_way0_wire_7_T_17 = eq(UInt<1>("h0"), _wen_way0_wire_7_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_7_T_18 = mux(_wen_way0_wire_7_T_17, UInt<1>("h1"), _wen_way0_wire_7_T_16) @[Mux.scala 81:58]
    node _wen_way0_wire_7_T_19 = eq(UInt<1>("h1"), _wen_way0_wire_7_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_7_T_20 = mux(_wen_way0_wire_7_T_19, UInt<2>("h2"), _wen_way0_wire_7_T_18) @[Mux.scala 81:58]
    node _wen_way0_wire_7_T_21 = eq(UInt<2>("h2"), _wen_way0_wire_7_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_7_T_22 = mux(_wen_way0_wire_7_T_21, UInt<3>("h4"), _wen_way0_wire_7_T_20) @[Mux.scala 81:58]
    node _wen_way0_wire_7_T_23 = eq(UInt<2>("h3"), _wen_way0_wire_7_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_7_T_24 = mux(_wen_way0_wire_7_T_23, UInt<4>("h8"), _wen_way0_wire_7_T_22) @[Mux.scala 81:58]
    node _wen_way0_wire_7_T_25 = eq(UInt<3>("h4"), _wen_way0_wire_7_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_7_T_26 = mux(_wen_way0_wire_7_T_25, UInt<2>("h3"), _wen_way0_wire_7_T_24) @[Mux.scala 81:58]
    node _wen_way0_wire_7_T_27 = eq(UInt<3>("h6"), _wen_way0_wire_7_T_14) @[Mux.scala 81:61]
    node _wen_way0_wire_7_T_28 = mux(_wen_way0_wire_7_T_27, UInt<4>("hc"), _wen_way0_wire_7_T_26) @[Mux.scala 81:58]
    node wen_way0_wire_7_lo = cat(way0_wen[7], way0_wen[7]) @[Cat.scala 31:58]
    node wen_way0_wire_7_hi = cat(way0_wen[7], way0_wen[7]) @[Cat.scala 31:58]
    node _wen_way0_wire_7_T_29 = cat(wen_way0_wire_7_hi, wen_way0_wire_7_lo) @[Cat.scala 31:58]
    node _wen_way0_wire_7_T_30 = mux(_wen_way0_wire_7_T_12, _wen_way0_wire_7_T_28, _wen_way0_wire_7_T_29) @[data_cache.scala 283:33]
    wen_way0_wire[7] <= _wen_way0_wire_7_T_30 @[data_cache.scala 283:26]
    node _wen_way1_wire_7_T = bits(stage1_sram_addr_reg, 4, 2) @[data_cache.scala 285:55]
    node _wen_way1_wire_7_T_1 = eq(_wen_way1_wire_7_T, UInt<3>("h7")) @[data_cache.scala 285:61]
    node _wen_way1_wire_7_T_2 = eq(state_lookup_for_less_delay, UInt<5>("h19")) @[data_cache.scala 285:107]
    node _wen_way1_wire_7_T_3 = bits(stage1_sram_wr_reg, 0, 0) @[data_cache.scala 285:146]
    node _wen_way1_wire_7_T_4 = and(_wen_way1_wire_7_T_2, _wen_way1_wire_7_T_3) @[data_cache.scala 285:124]
    node _wen_way1_wire_7_T_5 = and(_wen_way1_wire_7_T_4, stage1_sram_hit1_reg) @[data_cache.scala 285:153]
    node _wen_way1_wire_7_T_6 = and(_wen_way1_wire_7_T_5, stage1_sram_valid1_reg) @[data_cache.scala 285:177]
    node _wen_way1_wire_7_T_7 = eq(work_state, UInt<5>("h10")) @[data_cache.scala 286:25]
    node _wen_way1_wire_7_T_8 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 286:81]
    node _wen_way1_wire_7_T_9 = eq(lru[_wen_way1_wire_7_T_8], UInt<1>("h1")) @[data_cache.scala 286:89]
    node _wen_way1_wire_7_T_10 = and(_wen_way1_wire_7_T_7, _wen_way1_wire_7_T_9) @[data_cache.scala 286:54]
    node _wen_way1_wire_7_T_11 = or(_wen_way1_wire_7_T_6, _wen_way1_wire_7_T_10) @[data_cache.scala 285:203]
    node _wen_way1_wire_7_T_12 = and(_wen_way1_wire_7_T_1, _wen_way1_wire_7_T_11) @[data_cache.scala 285:74]
    node _wen_way1_wire_7_T_13 = bits(stage1_sram_addr_reg, 1, 0) @[data_cache.scala 286:150]
    node _wen_way1_wire_7_T_14 = cat(stage1_sram_size_reg, _wen_way1_wire_7_T_13) @[Cat.scala 31:58]
    node _wen_way1_wire_7_T_15 = eq(stage1_sram_size_reg, UInt<2>("h2")) @[macros.scala 303:54]
    node _wen_way1_wire_7_T_16 = mux(_wen_way1_wire_7_T_15, UInt<4>("hf"), UInt<1>("h0")) @[macros.scala 303:43]
    node _wen_way1_wire_7_T_17 = eq(UInt<1>("h0"), _wen_way1_wire_7_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_7_T_18 = mux(_wen_way1_wire_7_T_17, UInt<1>("h1"), _wen_way1_wire_7_T_16) @[Mux.scala 81:58]
    node _wen_way1_wire_7_T_19 = eq(UInt<1>("h1"), _wen_way1_wire_7_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_7_T_20 = mux(_wen_way1_wire_7_T_19, UInt<2>("h2"), _wen_way1_wire_7_T_18) @[Mux.scala 81:58]
    node _wen_way1_wire_7_T_21 = eq(UInt<2>("h2"), _wen_way1_wire_7_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_7_T_22 = mux(_wen_way1_wire_7_T_21, UInt<3>("h4"), _wen_way1_wire_7_T_20) @[Mux.scala 81:58]
    node _wen_way1_wire_7_T_23 = eq(UInt<2>("h3"), _wen_way1_wire_7_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_7_T_24 = mux(_wen_way1_wire_7_T_23, UInt<4>("h8"), _wen_way1_wire_7_T_22) @[Mux.scala 81:58]
    node _wen_way1_wire_7_T_25 = eq(UInt<3>("h4"), _wen_way1_wire_7_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_7_T_26 = mux(_wen_way1_wire_7_T_25, UInt<2>("h3"), _wen_way1_wire_7_T_24) @[Mux.scala 81:58]
    node _wen_way1_wire_7_T_27 = eq(UInt<3>("h6"), _wen_way1_wire_7_T_14) @[Mux.scala 81:61]
    node _wen_way1_wire_7_T_28 = mux(_wen_way1_wire_7_T_27, UInt<4>("hc"), _wen_way1_wire_7_T_26) @[Mux.scala 81:58]
    node wen_way1_wire_7_lo = cat(way1_wen[7], way1_wen[7]) @[Cat.scala 31:58]
    node wen_way1_wire_7_hi = cat(way1_wen[7], way1_wen[7]) @[Cat.scala 31:58]
    node _wen_way1_wire_7_T_29 = cat(wen_way1_wire_7_hi, wen_way1_wire_7_lo) @[Cat.scala 31:58]
    node _wen_way1_wire_7_T_30 = mux(_wen_way1_wire_7_T_12, _wen_way1_wire_7_T_28, _wen_way1_wire_7_T_29) @[data_cache.scala 285:33]
    wen_way1_wire[7] <= _wen_way1_wire_7_T_30 @[data_cache.scala 285:26]
    node _way0_wen_0_T = eq(UInt<1>("h0"), read_counter) @[data_cache.scala 289:38]
    node _way0_wen_0_T_1 = mux(_way0_wen_0_T, way0_burst_read_wen, UInt<1>("h0")) @[data_cache.scala 289:28]
    way0_wen[0] <= _way0_wen_0_T_1 @[data_cache.scala 289:22]
    node _way1_wen_0_T = eq(UInt<1>("h0"), read_counter) @[data_cache.scala 290:38]
    node _way1_wen_0_T_1 = mux(_way1_wen_0_T, way1_burst_read_wen, UInt<1>("h0")) @[data_cache.scala 290:28]
    way1_wen[0] <= _way1_wen_0_T_1 @[data_cache.scala 290:22]
    node _way0_wen_1_T = eq(UInt<1>("h1"), read_counter) @[data_cache.scala 289:38]
    node _way0_wen_1_T_1 = mux(_way0_wen_1_T, way0_burst_read_wen, UInt<1>("h0")) @[data_cache.scala 289:28]
    way0_wen[1] <= _way0_wen_1_T_1 @[data_cache.scala 289:22]
    node _way1_wen_1_T = eq(UInt<1>("h1"), read_counter) @[data_cache.scala 290:38]
    node _way1_wen_1_T_1 = mux(_way1_wen_1_T, way1_burst_read_wen, UInt<1>("h0")) @[data_cache.scala 290:28]
    way1_wen[1] <= _way1_wen_1_T_1 @[data_cache.scala 290:22]
    node _way0_wen_2_T = eq(UInt<2>("h2"), read_counter) @[data_cache.scala 289:38]
    node _way0_wen_2_T_1 = mux(_way0_wen_2_T, way0_burst_read_wen, UInt<1>("h0")) @[data_cache.scala 289:28]
    way0_wen[2] <= _way0_wen_2_T_1 @[data_cache.scala 289:22]
    node _way1_wen_2_T = eq(UInt<2>("h2"), read_counter) @[data_cache.scala 290:38]
    node _way1_wen_2_T_1 = mux(_way1_wen_2_T, way1_burst_read_wen, UInt<1>("h0")) @[data_cache.scala 290:28]
    way1_wen[2] <= _way1_wen_2_T_1 @[data_cache.scala 290:22]
    node _way0_wen_3_T = eq(UInt<2>("h3"), read_counter) @[data_cache.scala 289:38]
    node _way0_wen_3_T_1 = mux(_way0_wen_3_T, way0_burst_read_wen, UInt<1>("h0")) @[data_cache.scala 289:28]
    way0_wen[3] <= _way0_wen_3_T_1 @[data_cache.scala 289:22]
    node _way1_wen_3_T = eq(UInt<2>("h3"), read_counter) @[data_cache.scala 290:38]
    node _way1_wen_3_T_1 = mux(_way1_wen_3_T, way1_burst_read_wen, UInt<1>("h0")) @[data_cache.scala 290:28]
    way1_wen[3] <= _way1_wen_3_T_1 @[data_cache.scala 290:22]
    node _way0_wen_4_T = eq(UInt<3>("h4"), read_counter) @[data_cache.scala 289:38]
    node _way0_wen_4_T_1 = mux(_way0_wen_4_T, way0_burst_read_wen, UInt<1>("h0")) @[data_cache.scala 289:28]
    way0_wen[4] <= _way0_wen_4_T_1 @[data_cache.scala 289:22]
    node _way1_wen_4_T = eq(UInt<3>("h4"), read_counter) @[data_cache.scala 290:38]
    node _way1_wen_4_T_1 = mux(_way1_wen_4_T, way1_burst_read_wen, UInt<1>("h0")) @[data_cache.scala 290:28]
    way1_wen[4] <= _way1_wen_4_T_1 @[data_cache.scala 290:22]
    node _way0_wen_5_T = eq(UInt<3>("h5"), read_counter) @[data_cache.scala 289:38]
    node _way0_wen_5_T_1 = mux(_way0_wen_5_T, way0_burst_read_wen, UInt<1>("h0")) @[data_cache.scala 289:28]
    way0_wen[5] <= _way0_wen_5_T_1 @[data_cache.scala 289:22]
    node _way1_wen_5_T = eq(UInt<3>("h5"), read_counter) @[data_cache.scala 290:38]
    node _way1_wen_5_T_1 = mux(_way1_wen_5_T, way1_burst_read_wen, UInt<1>("h0")) @[data_cache.scala 290:28]
    way1_wen[5] <= _way1_wen_5_T_1 @[data_cache.scala 290:22]
    node _way0_wen_6_T = eq(UInt<3>("h6"), read_counter) @[data_cache.scala 289:38]
    node _way0_wen_6_T_1 = mux(_way0_wen_6_T, way0_burst_read_wen, UInt<1>("h0")) @[data_cache.scala 289:28]
    way0_wen[6] <= _way0_wen_6_T_1 @[data_cache.scala 289:22]
    node _way1_wen_6_T = eq(UInt<3>("h6"), read_counter) @[data_cache.scala 290:38]
    node _way1_wen_6_T_1 = mux(_way1_wen_6_T, way1_burst_read_wen, UInt<1>("h0")) @[data_cache.scala 290:28]
    way1_wen[6] <= _way1_wen_6_T_1 @[data_cache.scala 290:22]
    node _way0_wen_7_T = eq(UInt<3>("h7"), read_counter) @[data_cache.scala 289:38]
    node _way0_wen_7_T_1 = mux(_way0_wen_7_T, way0_burst_read_wen, UInt<1>("h0")) @[data_cache.scala 289:28]
    way0_wen[7] <= _way0_wen_7_T_1 @[data_cache.scala 289:22]
    node _way1_wen_7_T = eq(UInt<3>("h7"), read_counter) @[data_cache.scala 290:38]
    node _way1_wen_7_T_1 = mux(_way1_wen_7_T, way1_burst_read_wen, UInt<1>("h0")) @[data_cache.scala 290:28]
    way1_wen[7] <= _way1_wen_7_T_1 @[data_cache.scala 290:22]
    node _cache_wdata_T = eq(work_state, UInt<4>("hd")) @[data_cache.scala 296:38]
    node _cache_wdata_T_1 = eq(work_state, UInt<1>("h0")) @[data_cache.scala 296:85]
    node _cache_wdata_T_2 = or(_cache_wdata_T, _cache_wdata_T_1) @[data_cache.scala 296:71]
    node _cache_wdata_T_3 = eq(work_state, UInt<5>("h19")) @[data_cache.scala 297:24]
    node _cache_wdata_T_4 = mux(_cache_wdata_T_3, stage1_sram_wdata_reg, UInt<1>("h0")) @[data_cache.scala 297:12]
    node cache_wdata = mux(_cache_wdata_T_2, io.port.rdata, _cache_wdata_T_4) @[data_cache.scala 296:26]
    node _T_3 = eq(work_state, UInt<4>("hd")) @[data_cache.scala 300:41]
    node _T_4 = eq(work_state, UInt<1>("h0")) @[data_cache.scala 300:87]
    node _T_5 = or(_T_3, _T_4) @[data_cache.scala 300:74]
    node _T_6 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 300:149]
    node _T_7 = eq(lru[_T_6], UInt<1>("h0")) @[data_cache.scala 300:157]
    node _T_8 = and(_T_5, _T_7) @[data_cache.scala 300:122]
    node _T_9 = mux(_T_8, UInt<1>("h1"), UInt<1>("h0")) @[data_cache.scala 300:28]
    dcache_tag.io.wen <= _T_9 @[data_cache.scala 300:22]
    node _T_10 = eq(work_state, UInt<4>("hd")) @[data_cache.scala 301:41]
    node _T_11 = eq(work_state, UInt<1>("h0")) @[data_cache.scala 301:87]
    node _T_12 = or(_T_10, _T_11) @[data_cache.scala 301:74]
    node _T_13 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 301:149]
    node _T_14 = eq(lru[_T_13], UInt<1>("h1")) @[data_cache.scala 301:157]
    node _T_15 = and(_T_12, _T_14) @[data_cache.scala 301:122]
    node _T_16 = mux(_T_15, UInt<1>("h1"), UInt<1>("h0")) @[data_cache.scala 301:28]
    dcache_tag_1.io.wen <= _T_16 @[data_cache.scala 301:22]
    node _T_17 = eq(work_state, UInt<4>("hd")) @[data_cache.scala 302:43]
    node _T_18 = eq(work_state, UInt<1>("h0")) @[data_cache.scala 302:89]
    node _T_19 = or(_T_17, _T_18) @[data_cache.scala 302:76]
    node _T_20 = bits(stage1_sram_addr_reg, 31, 12) @[data_cache.scala 302:158]
    node _T_21 = cat(UInt<1>("h1"), _T_20) @[Cat.scala 31:58]
    node _T_22 = mux(_T_19, _T_21, UInt<1>("h0")) @[data_cache.scala 302:30]
    dcache_tag.io.wdata <= _T_22 @[data_cache.scala 302:24]
    node _T_23 = eq(work_state, UInt<4>("hd")) @[data_cache.scala 303:43]
    node _T_24 = eq(work_state, UInt<1>("h0")) @[data_cache.scala 303:89]
    node _T_25 = or(_T_23, _T_24) @[data_cache.scala 303:76]
    node _T_26 = bits(stage1_sram_addr_reg, 31, 12) @[data_cache.scala 303:158]
    node _T_27 = cat(UInt<1>("h1"), _T_26) @[Cat.scala 31:58]
    node _T_28 = mux(_T_25, _T_27, UInt<1>("h0")) @[data_cache.scala 303:30]
    dcache_tag_1.io.wdata <= _T_28 @[data_cache.scala 303:24]
    io.port.rready <= UInt<1>("h1") @[data_cache.scala 307:20]
    io.port.arid <= UInt<1>("h0") @[data_cache.scala 309:18]
    node _io_port_araddr_T = eq(work_state, UInt<1>("h1")) @[data_cache.scala 310:38]
    node _io_port_araddr_T_1 = eq(work_state, UInt<4>("hc")) @[data_cache.scala 311:24]
    node _io_port_araddr_T_2 = eq(work_state, UInt<4>("h8")) @[data_cache.scala 311:71]
    node _io_port_araddr_T_3 = or(_io_port_araddr_T_1, _io_port_araddr_T_2) @[data_cache.scala 311:57]
    node _io_port_araddr_T_4 = bits(stage1_sram_addr_reg, 31, 5) @[data_cache.scala 311:128]
    node _io_port_araddr_T_5 = cat(_io_port_araddr_T_4, UInt<5>("h0")) @[Cat.scala 31:58]
    node _io_port_araddr_T_6 = mux(_io_port_araddr_T_3, _io_port_araddr_T_5, UInt<1>("h0")) @[data_cache.scala 311:12]
    node _io_port_araddr_T_7 = mux(_io_port_araddr_T, stage1_sram_addr_reg, _io_port_araddr_T_6) @[data_cache.scala 310:26]
    io.port.araddr <= _io_port_araddr_T_7 @[data_cache.scala 310:20]
    node _io_port_arlen_T = bits(stage1_sram_cache_reg, 0, 0) @[data_cache.scala 312:49]
    node _io_port_arlen_T_1 = mux(_io_port_arlen_T, UInt<3>("h7"), UInt<1>("h0")) @[data_cache.scala 312:26]
    io.port.arlen <= _io_port_arlen_T_1 @[data_cache.scala 312:20]
    node _io_port_arsize_T = bits(stage1_sram_cache_reg, 0, 0) @[data_cache.scala 313:50]
    node _io_port_arsize_T_1 = eq(UInt<1>("h0"), stage1_sram_size_reg) @[Mux.scala 81:61]
    node _io_port_arsize_T_2 = mux(_io_port_arsize_T_1, UInt<1>("h0"), UInt<2>("h2")) @[Mux.scala 81:58]
    node _io_port_arsize_T_3 = eq(UInt<1>("h1"), stage1_sram_size_reg) @[Mux.scala 81:61]
    node _io_port_arsize_T_4 = mux(_io_port_arsize_T_3, UInt<1>("h1"), _io_port_arsize_T_2) @[Mux.scala 81:58]
    node _io_port_arsize_T_5 = mux(_io_port_arsize_T, UInt<2>("h2"), _io_port_arsize_T_4) @[data_cache.scala 313:27]
    io.port.arsize <= _io_port_arsize_T_5 @[data_cache.scala 313:20]
    node _io_port_arburst_T = bits(stage1_sram_cache_reg, 0, 0) @[data_cache.scala 317:50]
    node _io_port_arburst_T_1 = mux(_io_port_arburst_T, UInt<1>("h1"), UInt<1>("h0")) @[data_cache.scala 317:27]
    io.port.arburst <= _io_port_arburst_T_1 @[data_cache.scala 317:21]
    io.port.arlock <= UInt<1>("h0") @[data_cache.scala 318:21]
    io.port.arcache <= UInt<1>("h0") @[data_cache.scala 319:21]
    io.port.arprot <= UInt<1>("h0") @[data_cache.scala 320:21]
    node _stage2_addr_same_as_stage1_T = eq(stage2_sram_addr_reg, stage1_sram_addr_reg) @[data_cache.scala 322:56]
    stage2_addr_same_as_stage1 <= _stage2_addr_same_as_stage1_T @[data_cache.scala 322:32]
    node _stage2_write_stage1_read_T = eq(stage1_sram_wr_reg, UInt<1>("h0")) @[data_cache.scala 323:61]
    node stage2_write_stage1_read = and(stage2_sram_write_reg, _stage2_write_stage1_read_T) @[data_cache.scala 323:58]
    node _T_29 = eq(work_state, UInt<2>("h3")) @[data_cache.scala 324:21]
    when _T_29 : @[data_cache.scala 324:52]
      write_access_complete_reg <= UInt<1>("h1") @[data_cache.scala 325:35]
    else :
      node _T_30 = bits(io.port.bvalid, 0, 0) @[data_cache.scala 326:31]
      when _T_30 : @[data_cache.scala 326:39]
        write_access_complete_reg <= UInt<1>("h0") @[data_cache.scala 327:35]
      else :
        write_access_complete_reg <= write_access_complete_reg @[data_cache.scala 329:35]
    node _io_port_arvalid_T = eq(work_state, UInt<1>("h1")) @[data_cache.scala 333:39]
    node _io_port_arvalid_T_1 = eq(work_state, UInt<4>("hc")) @[data_cache.scala 333:81]
    node _io_port_arvalid_T_2 = or(_io_port_arvalid_T, _io_port_arvalid_T_1) @[data_cache.scala 333:67]
    node _io_port_arvalid_T_3 = eq(work_state, UInt<4>("h8")) @[data_cache.scala 334:20]
    node _io_port_arvalid_T_4 = or(_io_port_arvalid_T_2, _io_port_arvalid_T_3) @[data_cache.scala 333:114]
    node _io_port_arvalid_T_5 = and(stage2_addr_same_as_stage1, stage2_write_stage1_read) @[data_cache.scala 334:82]
    node _io_port_arvalid_T_6 = and(_io_port_arvalid_T_5, write_access_complete_reg) @[data_cache.scala 334:110]
    node _io_port_arvalid_T_7 = eq(_io_port_arvalid_T_6, UInt<1>("h0")) @[data_cache.scala 334:53]
    node _io_port_arvalid_T_8 = mux(_io_port_arvalid_T_4, _io_port_arvalid_T_7, UInt<1>("h0")) @[data_cache.scala 333:27]
    io.port.arvalid <= _io_port_arvalid_T_8 @[data_cache.scala 333:21]
    io.port.rready <= UInt<1>("h1") @[data_cache.scala 335:21]
    io.port.awid <= UInt<1>("h0") @[data_cache.scala 337:21]
    node _io_port_awaddr_T = bits(stage1_sram_addr_reg, 31, 2) @[data_cache.scala 339:61]
    node _io_port_awaddr_T_1 = cat(_io_port_awaddr_T, UInt<2>("h0")) @[Cat.scala 31:58]
    node _io_port_awaddr_T_2 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 340:69]
    node _io_port_awaddr_T_3 = eq(lru[_io_port_awaddr_T_2], UInt<1>("h0")) @[data_cache.scala 340:77]
    node _io_port_awaddr_T_4 = mux(_io_port_awaddr_T_3, dcache_tag.io.tag, dcache_tag_1.io.tag) @[data_cache.scala 340:44]
    node _io_port_awaddr_T_5 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 340:140]
    node io_port_awaddr_hi = cat(_io_port_awaddr_T_4, _io_port_awaddr_T_5) @[Cat.scala 31:58]
    node _io_port_awaddr_T_6 = cat(io_port_awaddr_hi, UInt<5>("h0")) @[Cat.scala 31:58]
    node _io_port_awaddr_T_7 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 341:69]
    node _io_port_awaddr_T_8 = eq(lru[_io_port_awaddr_T_7], UInt<1>("h0")) @[data_cache.scala 341:77]
    node _io_port_awaddr_T_9 = mux(_io_port_awaddr_T_8, dcache_tag.io.tag, dcache_tag_1.io.tag) @[data_cache.scala 341:44]
    node _io_port_awaddr_T_10 = bits(stage1_sram_addr_reg, 11, 5) @[data_cache.scala 341:140]
    node io_port_awaddr_hi_1 = cat(_io_port_awaddr_T_9, _io_port_awaddr_T_10) @[Cat.scala 31:58]
    node _io_port_awaddr_T_11 = cat(io_port_awaddr_hi_1, UInt<5>("h0")) @[Cat.scala 31:58]
    node _io_port_awaddr_T_12 = eq(UInt<2>("h3"), work_state) @[Mux.scala 81:61]
    node _io_port_awaddr_T_13 = mux(_io_port_awaddr_T_12, _io_port_awaddr_T_1, UInt<1>("h0")) @[Mux.scala 81:58]
    node _io_port_awaddr_T_14 = eq(UInt<4>("h9"), work_state) @[Mux.scala 81:61]
    node _io_port_awaddr_T_15 = mux(_io_port_awaddr_T_14, _io_port_awaddr_T_6, _io_port_awaddr_T_13) @[Mux.scala 81:58]
    node _io_port_awaddr_T_16 = eq(UInt<4>("hf"), work_state) @[Mux.scala 81:61]
    node _io_port_awaddr_T_17 = mux(_io_port_awaddr_T_16, _io_port_awaddr_T_11, _io_port_awaddr_T_15) @[Mux.scala 81:58]
    io.port.awaddr <= _io_port_awaddr_T_17 @[data_cache.scala 338:21]
    node _io_port_awlen_T = bits(stage1_sram_cache_reg, 0, 0) @[data_cache.scala 343:50]
    node _io_port_awlen_T_1 = mux(_io_port_awlen_T, UInt<3>("h7"), UInt<1>("h0")) @[data_cache.scala 343:27]
    io.port.awlen <= _io_port_awlen_T_1 @[data_cache.scala 343:21]
    io.port.awsize <= UInt<2>("h2") @[data_cache.scala 344:21]
    node _io_port_awburst_T = bits(stage1_sram_cache_reg, 0, 0) @[data_cache.scala 345:50]
    node _io_port_awburst_T_1 = mux(_io_port_awburst_T, UInt<1>("h1"), UInt<1>("h0")) @[data_cache.scala 345:27]
    io.port.awburst <= _io_port_awburst_T_1 @[data_cache.scala 345:21]
    io.port.awlock <= UInt<1>("h0") @[data_cache.scala 346:21]
    io.port.awcache <= UInt<1>("h0") @[data_cache.scala 347:21]
    io.port.awprot <= UInt<1>("h0") @[data_cache.scala 348:21]
    node _io_port_awvalid_T = eq(work_state, UInt<2>("h3")) @[data_cache.scala 349:39]
    node _io_port_awvalid_T_1 = eq(work_state, UInt<4>("hf")) @[data_cache.scala 349:82]
    node _io_port_awvalid_T_2 = or(_io_port_awvalid_T, _io_port_awvalid_T_1) @[data_cache.scala 349:68]
    node _io_port_awvalid_T_3 = eq(work_state, UInt<4>("h9")) @[data_cache.scala 349:124]
    node _io_port_awvalid_T_4 = or(_io_port_awvalid_T_2, _io_port_awvalid_T_3) @[data_cache.scala 349:110]
    node _io_port_awvalid_T_5 = mux(_io_port_awvalid_T_4, UInt<1>("h1"), UInt<1>("h0")) @[data_cache.scala 349:27]
    io.port.awvalid <= _io_port_awvalid_T_5 @[data_cache.scala 349:21]
    io.port.wid <= UInt<1>("h0") @[data_cache.scala 351:20]
    node _io_port_wdata_T = eq(work_state, UInt<3>("h4")) @[data_cache.scala 352:38]
    node _io_port_wdata_T_1 = eq(work_state, UInt<4>("ha")) @[data_cache.scala 352:104]
    node _io_port_wdata_T_2 = eq(work_state, UInt<3>("h6")) @[data_cache.scala 353:20]
    node _io_port_wdata_T_3 = or(_io_port_wdata_T_1, _io_port_wdata_T_2) @[data_cache.scala 352:132]
    node _io_port_wdata_T_4 = mux(_io_port_wdata_T_3, writeback_data, UInt<1>("h0")) @[data_cache.scala 352:92]
    node _io_port_wdata_T_5 = mux(_io_port_wdata_T, stage1_sram_wdata_reg, _io_port_wdata_T_4) @[data_cache.scala 352:26]
    io.port.wdata <= _io_port_wdata_T_5 @[data_cache.scala 352:20]
    node _io_port_wstrb_T = eq(work_state, UInt<3>("h4")) @[data_cache.scala 354:38]
    node _io_port_wstrb_T_1 = bits(stage1_sram_addr_reg, 1, 0) @[data_cache.scala 354:118]
    node _io_port_wstrb_T_2 = cat(stage1_sram_size_reg, _io_port_wstrb_T_1) @[Cat.scala 31:58]
    node _io_port_wstrb_T_3 = eq(stage1_sram_size_reg, UInt<2>("h2")) @[macros.scala 303:54]
    node _io_port_wstrb_T_4 = mux(_io_port_wstrb_T_3, UInt<4>("hf"), UInt<1>("h0")) @[macros.scala 303:43]
    node _io_port_wstrb_T_5 = eq(UInt<1>("h0"), _io_port_wstrb_T_2) @[Mux.scala 81:61]
    node _io_port_wstrb_T_6 = mux(_io_port_wstrb_T_5, UInt<1>("h1"), _io_port_wstrb_T_4) @[Mux.scala 81:58]
    node _io_port_wstrb_T_7 = eq(UInt<1>("h1"), _io_port_wstrb_T_2) @[Mux.scala 81:61]
    node _io_port_wstrb_T_8 = mux(_io_port_wstrb_T_7, UInt<2>("h2"), _io_port_wstrb_T_6) @[Mux.scala 81:58]
    node _io_port_wstrb_T_9 = eq(UInt<2>("h2"), _io_port_wstrb_T_2) @[Mux.scala 81:61]
    node _io_port_wstrb_T_10 = mux(_io_port_wstrb_T_9, UInt<3>("h4"), _io_port_wstrb_T_8) @[Mux.scala 81:58]
    node _io_port_wstrb_T_11 = eq(UInt<2>("h3"), _io_port_wstrb_T_2) @[Mux.scala 81:61]
    node _io_port_wstrb_T_12 = mux(_io_port_wstrb_T_11, UInt<4>("h8"), _io_port_wstrb_T_10) @[Mux.scala 81:58]
    node _io_port_wstrb_T_13 = eq(UInt<3>("h4"), _io_port_wstrb_T_2) @[Mux.scala 81:61]
    node _io_port_wstrb_T_14 = mux(_io_port_wstrb_T_13, UInt<2>("h3"), _io_port_wstrb_T_12) @[Mux.scala 81:58]
    node _io_port_wstrb_T_15 = eq(UInt<3>("h6"), _io_port_wstrb_T_2) @[Mux.scala 81:61]
    node _io_port_wstrb_T_16 = mux(_io_port_wstrb_T_15, UInt<4>("hc"), _io_port_wstrb_T_14) @[Mux.scala 81:58]
    node _io_port_wstrb_T_17 = eq(work_state, UInt<4>("ha")) @[data_cache.scala 354:140]
    node _io_port_wstrb_T_18 = eq(work_state, UInt<3>("h6")) @[data_cache.scala 355:20]
    node _io_port_wstrb_T_19 = or(_io_port_wstrb_T_17, _io_port_wstrb_T_18) @[data_cache.scala 354:168]
    node _io_port_wstrb_T_20 = mux(_io_port_wstrb_T_19, UInt<4>("hf"), UInt<1>("h0")) @[data_cache.scala 354:128]
    node _io_port_wstrb_T_21 = mux(_io_port_wstrb_T, _io_port_wstrb_T_16, _io_port_wstrb_T_20) @[data_cache.scala 354:26]
    io.port.wstrb <= _io_port_wstrb_T_21 @[data_cache.scala 354:20]
    node _io_port_wlast_T = eq(work_state, UInt<3>("h4")) @[data_cache.scala 356:34]
    node _io_port_wlast_T_1 = eq(work_state, UInt<4>("ha")) @[data_cache.scala 356:79]
    node _io_port_wlast_T_2 = eq(work_state, UInt<3>("h6")) @[data_cache.scala 356:121]
    node _io_port_wlast_T_3 = or(_io_port_wlast_T_1, _io_port_wlast_T_2) @[data_cache.scala 356:107]
    node _io_port_wlast_T_4 = eq(write_counter, UInt<3>("h7")) @[data_cache.scala 357:26]
    node _io_port_wlast_T_5 = and(_io_port_wlast_T_3, _io_port_wlast_T_4) @[data_cache.scala 357:9]
    node _io_port_wlast_T_6 = or(_io_port_wlast_T, _io_port_wlast_T_5) @[data_cache.scala 356:63]
    io.port.wlast <= _io_port_wlast_T_6 @[data_cache.scala 356:20]
    node _io_port_wvalid_T = eq(work_state, UInt<3>("h4")) @[data_cache.scala 358:34]
    node _io_port_wvalid_T_1 = eq(work_state, UInt<4>("ha")) @[data_cache.scala 358:77]
    node _io_port_wvalid_T_2 = or(_io_port_wvalid_T, _io_port_wvalid_T_1) @[data_cache.scala 358:63]
    node _io_port_wvalid_T_3 = eq(work_state, UInt<3>("h6")) @[data_cache.scala 358:119]
    node _io_port_wvalid_T_4 = or(_io_port_wvalid_T_2, _io_port_wvalid_T_3) @[data_cache.scala 358:105]
    io.port.wvalid <= _io_port_wvalid_T_4 @[data_cache.scala 358:20]
    io.port.bready <= UInt<1>("h1") @[data_cache.scala 360:20]
    io.port.sram_addr_ok <= UInt<1>("h1") @[data_cache.scala 362:26]
    node _io_port_sram_data_ok_T = bits(stage2_sram_req_reg, 0, 0) @[data_cache.scala 363:61]
    node _io_port_sram_data_ok_T_1 = eq(work_state, UInt<5>("h18")) @[data_cache.scala 363:79]
    node _io_port_sram_data_ok_T_2 = eq(work_state, UInt<5>("h19")) @[data_cache.scala 363:115]
    node _io_port_sram_data_ok_T_3 = or(_io_port_sram_data_ok_T_1, _io_port_sram_data_ok_T_2) @[data_cache.scala 363:101]
    node _io_port_sram_data_ok_T_4 = mux(_io_port_sram_data_ok_T, _io_port_sram_data_ok_T_3, UInt<1>("h0")) @[data_cache.scala 363:40]
    io.port.sram_data_ok <= _io_port_sram_data_ok_T_4 @[data_cache.scala 363:26]
    reg sram_rdata_reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[data_cache.scala 364:33]
    node _sram_rdata_reg_T = eq(work_state, UInt<5>("h18")) @[data_cache.scala 365:39]
    node _sram_rdata_reg_T_1 = eq(work_state, UInt<5>("h19")) @[data_cache.scala 365:85]
    node _sram_rdata_reg_T_2 = mux(_sram_rdata_reg_T_1, hit_word, sram_rdata_reg) @[data_cache.scala 365:73]
    node _sram_rdata_reg_T_3 = mux(_sram_rdata_reg_T, wait_data, _sram_rdata_reg_T_2) @[data_cache.scala 365:27]
    sram_rdata_reg <= _sram_rdata_reg_T_3 @[data_cache.scala 365:21]
    reg stage2_stall_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[data_cache.scala 366:35]
    node _stage2_stall_reg_T = bits(stage2_stall, 0, 0) @[data_cache.scala 367:38]
    stage2_stall_reg <= _stage2_stall_reg_T @[data_cache.scala 367:22]
    node _io_port_sram_rdata_T = eq(work_state, UInt<5>("h18")) @[data_cache.scala 368:63]
    node _io_port_sram_rdata_T_1 = eq(work_state, UInt<5>("h19")) @[data_cache.scala 368:109]
    node _io_port_sram_rdata_T_2 = mux(_io_port_sram_rdata_T_1, hit_word, UInt<1>("h0")) @[data_cache.scala 368:97]
    node _io_port_sram_rdata_T_3 = mux(_io_port_sram_rdata_T, wait_data, _io_port_sram_rdata_T_2) @[data_cache.scala 368:51]
    node _io_port_sram_rdata_T_4 = mux(stage2_stall_reg, _io_port_sram_rdata_T_3, sram_rdata_reg) @[data_cache.scala 368:30]
    io.port.sram_rdata <= _io_port_sram_rdata_T_4 @[data_cache.scala 368:24]

  module mycpu_top :
    input aresetn : UInt<1>
    input aclk : UInt<1>
    input ext_int : UInt<6>
    output arid : UInt<4>
    output araddr : UInt<32>
    output arlen : UInt<4>
    output arsize : UInt<3>
    output arburst : UInt<2>
    output arlock : UInt<2>
    output arcache : UInt<4>
    output arprot : UInt<3>
    output arvalid : UInt<1>
    input arready : UInt<1>
    input rid : UInt<4>
    input rdata : UInt<32>
    input rresp : UInt<2>
    input rlast : UInt<1>
    input rvalid : UInt<1>
    output rready : UInt<1>
    output awid : UInt<4>
    output awaddr : UInt<32>
    output awlen : UInt<4>
    output awsize : UInt<3>
    output awburst : UInt<2>
    output awlock : UInt<2>
    output awcache : UInt<4>
    output awprot : UInt<3>
    output awvalid : UInt<1>
    input awready : UInt<1>
    output wid : UInt<4>
    output wdata : UInt<32>
    output wstrb : UInt<4>
    output wlast : UInt<1>
    output wvalid : UInt<1>
    input wready : UInt<1>
    input bid : UInt<4>
    input bresp : UInt<2>
    input bvalid : UInt<1>
    output bready : UInt<1>
    output debug_wb_pc : UInt<32>
    output debug_wb_rf_wen : UInt<4>
    output debug_wb_rf_wnum : UInt<5>
    output debug_wb_rf_wdata : UInt<32>

    node _T = asClock(aclk) @[my_cpu_top.scala 317:23]
    node _T_1 = not(aresetn) @[my_cpu_top.scala 317:32]
    node _T_2 = asAsyncReset(_T_1) @[my_cpu_top.scala 317:42]
    inst u_axi_cache_bridge of axi_crossbar_0 @[my_cpu_top.scala 318:36]
    u_axi_cache_bridge.m_axi_rvalid is invalid
    u_axi_cache_bridge.m_axi_rlast is invalid
    u_axi_cache_bridge.m_axi_rresp is invalid
    u_axi_cache_bridge.m_axi_rdata is invalid
    u_axi_cache_bridge.m_axi_rid is invalid
    u_axi_cache_bridge.m_axi_arready is invalid
    u_axi_cache_bridge.m_axi_rready is invalid
    u_axi_cache_bridge.m_axi_arvalid is invalid
    u_axi_cache_bridge.m_axi_arqos is invalid
    u_axi_cache_bridge.m_axi_arprot is invalid
    u_axi_cache_bridge.m_axi_arcache is invalid
    u_axi_cache_bridge.m_axi_arlock is invalid
    u_axi_cache_bridge.m_axi_arburst is invalid
    u_axi_cache_bridge.m_axi_arsize is invalid
    u_axi_cache_bridge.m_axi_arlen is invalid
    u_axi_cache_bridge.m_axi_araddr is invalid
    u_axi_cache_bridge.m_axi_arid is invalid
    u_axi_cache_bridge.m_axi_bready is invalid
    u_axi_cache_bridge.m_axi_bvalid is invalid
    u_axi_cache_bridge.m_axi_bresp is invalid
    u_axi_cache_bridge.m_axi_bid is invalid
    u_axi_cache_bridge.m_axi_wready is invalid
    u_axi_cache_bridge.m_axi_wvalid is invalid
    u_axi_cache_bridge.m_axi_wlast is invalid
    u_axi_cache_bridge.m_axi_wstrb is invalid
    u_axi_cache_bridge.m_axi_wdata is invalid
    u_axi_cache_bridge.m_axi_wid is invalid
    u_axi_cache_bridge.m_axi_awready is invalid
    u_axi_cache_bridge.m_axi_awvalid is invalid
    u_axi_cache_bridge.m_axi_awqos is invalid
    u_axi_cache_bridge.m_axi_awprot is invalid
    u_axi_cache_bridge.m_axi_awcache is invalid
    u_axi_cache_bridge.m_axi_awlock is invalid
    u_axi_cache_bridge.m_axi_awburst is invalid
    u_axi_cache_bridge.m_axi_awsize is invalid
    u_axi_cache_bridge.m_axi_awlen is invalid
    u_axi_cache_bridge.m_axi_awaddr is invalid
    u_axi_cache_bridge.m_axi_awid is invalid
    u_axi_cache_bridge.s_axi_rready is invalid
    u_axi_cache_bridge.s_axi_rvalid is invalid
    u_axi_cache_bridge.s_axi_rlast is invalid
    u_axi_cache_bridge.s_axi_rresp is invalid
    u_axi_cache_bridge.s_axi_rdata is invalid
    u_axi_cache_bridge.s_axi_rid is invalid
    u_axi_cache_bridge.s_axi_arready is invalid
    u_axi_cache_bridge.s_axi_arvalid is invalid
    u_axi_cache_bridge.s_axi_arqos is invalid
    u_axi_cache_bridge.s_axi_arprot is invalid
    u_axi_cache_bridge.s_axi_arcache is invalid
    u_axi_cache_bridge.s_axi_arlock is invalid
    u_axi_cache_bridge.s_axi_arburst is invalid
    u_axi_cache_bridge.s_axi_arsize is invalid
    u_axi_cache_bridge.s_axi_arlen is invalid
    u_axi_cache_bridge.s_axi_araddr is invalid
    u_axi_cache_bridge.s_axi_arid is invalid
    u_axi_cache_bridge.s_axi_bready is invalid
    u_axi_cache_bridge.s_axi_bvalid is invalid
    u_axi_cache_bridge.s_axi_bresp is invalid
    u_axi_cache_bridge.s_axi_bid is invalid
    u_axi_cache_bridge.s_axi_wready is invalid
    u_axi_cache_bridge.s_axi_wvalid is invalid
    u_axi_cache_bridge.s_axi_wlast is invalid
    u_axi_cache_bridge.s_axi_wstrb is invalid
    u_axi_cache_bridge.s_axi_wdata is invalid
    u_axi_cache_bridge.s_axi_wid is invalid
    u_axi_cache_bridge.s_axi_awready is invalid
    u_axi_cache_bridge.s_axi_awvalid is invalid
    u_axi_cache_bridge.s_axi_awqos is invalid
    u_axi_cache_bridge.s_axi_awprot is invalid
    u_axi_cache_bridge.s_axi_awcache is invalid
    u_axi_cache_bridge.s_axi_awlock is invalid
    u_axi_cache_bridge.s_axi_awburst is invalid
    u_axi_cache_bridge.s_axi_awsize is invalid
    u_axi_cache_bridge.s_axi_awlen is invalid
    u_axi_cache_bridge.s_axi_awaddr is invalid
    u_axi_cache_bridge.s_axi_awid is invalid
    u_axi_cache_bridge.aresetn is invalid
    u_axi_cache_bridge.aclk is invalid
    inst u_mips_cpu of myCPU @[my_cpu_top.scala 319:28]
    inst inst_cache of inst_cache @[my_cpu_top.scala 320:30]
    inst_cache.clock <= _T
    inst_cache.reset <= _T_2
    inst data_cache of data_cache @[my_cpu_top.scala 322:30]
    data_cache.clock <= _T
    data_cache.reset <= _T_2
    wire arqos : UInt<4> @[my_cpu_top.scala 324:22]
    wire awqos : UInt<4> @[my_cpu_top.scala 325:22]
    data_cache.io.port.sram_addr <= u_mips_cpu.data_sram_addr @[my_cpu_top.scala 327:22]
    data_cache.io.port.sram_size <= u_mips_cpu.data_size @[my_cpu_top.scala 328:22]
    data_cache.io.port.sram_cache <= u_mips_cpu.data_cache @[my_cpu_top.scala 329:23]
    data_cache.io.port.sram_req <= u_mips_cpu.data_sram_en @[my_cpu_top.scala 330:23]
    data_cache.io.port.sram_wr <= u_mips_cpu.data_sram_wen @[my_cpu_top.scala 331:23]
    data_cache.io.port.sram_wdata <= u_mips_cpu.data_sram_wdata @[my_cpu_top.scala 332:23]
    u_mips_cpu.data_sram_rdata <= data_cache.io.port.sram_rdata @[my_cpu_top.scala 333:27]
    u_mips_cpu.data_addr_ok <= data_cache.io.port.sram_addr_ok @[my_cpu_top.scala 334:29]
    u_mips_cpu.data_data_ok <= data_cache.io.port.sram_data_ok @[my_cpu_top.scala 335:29]
    inst_cache.io.port.sram_addr <= u_mips_cpu.inst_sram_addr @[my_cpu_top.scala 337:29]
    inst_cache.io.port.sram_size <= u_mips_cpu.inst_size @[my_cpu_top.scala 338:29]
    inst_cache.io.port.sram_cache <= u_mips_cpu.inst_cache @[my_cpu_top.scala 339:29]
    inst_cache.io.port.sram_req <= u_mips_cpu.inst_sram_en @[my_cpu_top.scala 340:29]
    inst_cache.io.port.sram_wr <= u_mips_cpu.inst_sram_wen @[my_cpu_top.scala 341:29]
    inst_cache.io.port.sram_wdata <= u_mips_cpu.inst_sram_wdata @[my_cpu_top.scala 342:29]
    u_mips_cpu.inst_sram_rdata_L <= inst_cache.io.port.sram_rdata_L @[my_cpu_top.scala 343:31]
    u_mips_cpu.inst_addr_ok <= inst_cache.io.port.sram_addr_ok @[my_cpu_top.scala 346:29]
    u_mips_cpu.inst_data_ok <= inst_cache.io.port.sram_data_ok @[my_cpu_top.scala 347:29]
    u_mips_cpu.inst_sram_hit <= inst_cache.io.sram_hit @[my_cpu_top.scala 348:26]
    u_mips_cpu.inst_data_valid <= inst_cache.io.port.sram_data_valid @[my_cpu_top.scala 349:27]
    u_mips_cpu.inst_write_en <= inst_cache.io.port.sram_write_en @[my_cpu_top.scala 351:30]
    u_mips_cpu.data_stage2_stall <= data_cache.io.stage2_stall @[my_cpu_top.scala 352:34]
    debug_wb_pc <= u_mips_cpu.debug_wb_pc @[my_cpu_top.scala 355:29]
    debug_wb_rf_wdata <= u_mips_cpu.debug_wb_rf_wdata @[my_cpu_top.scala 356:29]
    debug_wb_rf_wen <= u_mips_cpu.debug_wb_rf_wen @[my_cpu_top.scala 357:29]
    debug_wb_rf_wnum <= u_mips_cpu.debug_wb_rf_wnum @[my_cpu_top.scala 358:29]
    u_mips_cpu.clk <= aclk @[my_cpu_top.scala 359:29]
    u_mips_cpu.resetn <= aresetn @[my_cpu_top.scala 360:29]
    u_mips_cpu.ext_int <= ext_int @[my_cpu_top.scala 361:29]
    u_mips_cpu.stage2_stall <= inst_cache.io.stage2_stall @[my_cpu_top.scala 362:34]
    u_axi_cache_bridge.aclk <= aclk @[my_cpu_top.scala 364:44]
    u_axi_cache_bridge.aresetn <= aresetn @[my_cpu_top.scala 365:44]
    node _u_axi_cache_bridge_io_s_axi_awid_T = cat(data_cache.io.port.awid, inst_cache.io.port.awid) @[Cat.scala 31:58]
    u_axi_cache_bridge.s_axi_awid <= _u_axi_cache_bridge_io_s_axi_awid_T @[my_cpu_top.scala 366:44]
    node _u_axi_cache_bridge_io_s_axi_awaddr_T = cat(data_cache.io.port.awaddr, inst_cache.io.port.awaddr) @[Cat.scala 31:58]
    u_axi_cache_bridge.s_axi_awaddr <= _u_axi_cache_bridge_io_s_axi_awaddr_T @[my_cpu_top.scala 367:44]
    node _u_axi_cache_bridge_io_s_axi_awlen_T = cat(data_cache.io.port.awlen, inst_cache.io.port.awlen) @[Cat.scala 31:58]
    u_axi_cache_bridge.s_axi_awlen <= _u_axi_cache_bridge_io_s_axi_awlen_T @[my_cpu_top.scala 368:44]
    node _u_axi_cache_bridge_io_s_axi_awsize_T = cat(data_cache.io.port.awsize, inst_cache.io.port.awsize) @[Cat.scala 31:58]
    u_axi_cache_bridge.s_axi_awsize <= _u_axi_cache_bridge_io_s_axi_awsize_T @[my_cpu_top.scala 369:44]
    node _u_axi_cache_bridge_io_s_axi_awburst_T = cat(data_cache.io.port.awburst, inst_cache.io.port.awburst) @[Cat.scala 31:58]
    u_axi_cache_bridge.s_axi_awburst <= _u_axi_cache_bridge_io_s_axi_awburst_T @[my_cpu_top.scala 370:44]
    node _u_axi_cache_bridge_io_s_axi_awlock_T = cat(data_cache.io.port.awlock, inst_cache.io.port.awlock) @[Cat.scala 31:58]
    u_axi_cache_bridge.s_axi_awlock <= _u_axi_cache_bridge_io_s_axi_awlock_T @[my_cpu_top.scala 371:44]
    node _u_axi_cache_bridge_io_s_axi_awcache_T = cat(data_cache.io.port.awcache, inst_cache.io.port.awcache) @[Cat.scala 31:58]
    u_axi_cache_bridge.s_axi_awcache <= _u_axi_cache_bridge_io_s_axi_awcache_T @[my_cpu_top.scala 372:44]
    node _u_axi_cache_bridge_io_s_axi_awprot_T = cat(data_cache.io.port.awprot, inst_cache.io.port.awprot) @[Cat.scala 31:58]
    u_axi_cache_bridge.s_axi_awprot <= _u_axi_cache_bridge_io_s_axi_awprot_T @[my_cpu_top.scala 373:44]
    node _u_axi_cache_bridge_io_s_axi_awqos_T = cat(UInt<4>("h0"), UInt<4>("h0")) @[Cat.scala 31:58]
    u_axi_cache_bridge.s_axi_awqos <= _u_axi_cache_bridge_io_s_axi_awqos_T @[my_cpu_top.scala 374:44]
    node _u_axi_cache_bridge_io_s_axi_awvalid_T = cat(data_cache.io.port.awvalid, inst_cache.io.port.awvalid) @[Cat.scala 31:58]
    u_axi_cache_bridge.s_axi_awvalid <= _u_axi_cache_bridge_io_s_axi_awvalid_T @[my_cpu_top.scala 375:44]
    node _T_3 = bits(u_axi_cache_bridge.s_axi_awready, 1, 1) @[my_cpu_top.scala 376:83]
    data_cache.io.port.awready <= _T_3 @[my_cpu_top.scala 376:45]
    node _T_4 = bits(u_axi_cache_bridge.s_axi_awready, 0, 0) @[my_cpu_top.scala 377:83]
    inst_cache.io.port.awready <= _T_4 @[my_cpu_top.scala 377:45]
    node _u_axi_cache_bridge_io_s_axi_wid_T = cat(data_cache.io.port.wid, inst_cache.io.port.wid) @[Cat.scala 31:58]
    u_axi_cache_bridge.s_axi_wid <= _u_axi_cache_bridge_io_s_axi_wid_T @[my_cpu_top.scala 379:44]
    node _u_axi_cache_bridge_io_s_axi_wdata_T = cat(data_cache.io.port.wdata, inst_cache.io.port.wdata) @[Cat.scala 31:58]
    u_axi_cache_bridge.s_axi_wdata <= _u_axi_cache_bridge_io_s_axi_wdata_T @[my_cpu_top.scala 380:44]
    node _u_axi_cache_bridge_io_s_axi_wstrb_T = cat(data_cache.io.port.wstrb, inst_cache.io.port.wstrb) @[Cat.scala 31:58]
    u_axi_cache_bridge.s_axi_wstrb <= _u_axi_cache_bridge_io_s_axi_wstrb_T @[my_cpu_top.scala 381:44]
    node _u_axi_cache_bridge_io_s_axi_wlast_T = cat(data_cache.io.port.wlast, inst_cache.io.port.wlast) @[Cat.scala 31:58]
    u_axi_cache_bridge.s_axi_wlast <= _u_axi_cache_bridge_io_s_axi_wlast_T @[my_cpu_top.scala 382:44]
    node _u_axi_cache_bridge_io_s_axi_wvalid_T = cat(data_cache.io.port.wvalid, inst_cache.io.port.wvalid) @[Cat.scala 31:58]
    u_axi_cache_bridge.s_axi_wvalid <= _u_axi_cache_bridge_io_s_axi_wvalid_T @[my_cpu_top.scala 383:44]
    node _T_5 = bits(u_axi_cache_bridge.s_axi_wready, 1, 1) @[my_cpu_top.scala 384:58]
    data_cache.io.port.wready <= _T_5 @[my_cpu_top.scala 384:21]
    node _T_6 = bits(u_axi_cache_bridge.s_axi_wready, 0, 0) @[my_cpu_top.scala 385:58]
    inst_cache.io.port.wready <= _T_6 @[my_cpu_top.scala 385:21]
    node _T_7 = bits(u_axi_cache_bridge.s_axi_bid, 7, 4) @[my_cpu_top.scala 386:55]
    data_cache.io.port.bid <= _T_7 @[my_cpu_top.scala 386:21]
    node _T_8 = bits(u_axi_cache_bridge.s_axi_bid, 3, 0) @[my_cpu_top.scala 387:55]
    inst_cache.io.port.bid <= _T_8 @[my_cpu_top.scala 387:21]
    node _T_9 = bits(u_axi_cache_bridge.s_axi_bresp, 3, 2) @[my_cpu_top.scala 388:57]
    data_cache.io.port.bresp <= _T_9 @[my_cpu_top.scala 388:21]
    node _T_10 = bits(u_axi_cache_bridge.s_axi_bresp, 1, 0) @[my_cpu_top.scala 389:57]
    inst_cache.io.port.bresp <= _T_10 @[my_cpu_top.scala 389:21]
    node _T_11 = bits(u_axi_cache_bridge.s_axi_bvalid, 1, 1) @[my_cpu_top.scala 390:58]
    data_cache.io.port.bvalid <= _T_11 @[my_cpu_top.scala 390:21]
    node _T_12 = bits(u_axi_cache_bridge.s_axi_bvalid, 0, 0) @[my_cpu_top.scala 391:58]
    inst_cache.io.port.bvalid <= _T_12 @[my_cpu_top.scala 391:21]
    node _u_axi_cache_bridge_io_s_axi_bready_T = cat(data_cache.io.port.bready, inst_cache.io.port.bready) @[Cat.scala 31:58]
    u_axi_cache_bridge.s_axi_bready <= _u_axi_cache_bridge_io_s_axi_bready_T @[my_cpu_top.scala 393:44]
    node _u_axi_cache_bridge_io_s_axi_arid_T = cat(data_cache.io.port.arid, inst_cache.io.port.arid) @[Cat.scala 31:58]
    u_axi_cache_bridge.s_axi_arid <= _u_axi_cache_bridge_io_s_axi_arid_T @[my_cpu_top.scala 394:44]
    node _u_axi_cache_bridge_io_s_axi_araddr_T = cat(data_cache.io.port.araddr, inst_cache.io.port.araddr) @[Cat.scala 31:58]
    u_axi_cache_bridge.s_axi_araddr <= _u_axi_cache_bridge_io_s_axi_araddr_T @[my_cpu_top.scala 395:44]
    node _u_axi_cache_bridge_io_s_axi_arlen_T = cat(data_cache.io.port.arlen, inst_cache.io.port.arlen) @[Cat.scala 31:58]
    u_axi_cache_bridge.s_axi_arlen <= _u_axi_cache_bridge_io_s_axi_arlen_T @[my_cpu_top.scala 396:44]
    node _u_axi_cache_bridge_io_s_axi_arsize_T = cat(data_cache.io.port.arsize, inst_cache.io.port.arsize) @[Cat.scala 31:58]
    u_axi_cache_bridge.s_axi_arsize <= _u_axi_cache_bridge_io_s_axi_arsize_T @[my_cpu_top.scala 397:44]
    node _u_axi_cache_bridge_io_s_axi_arburst_T = cat(data_cache.io.port.arburst, inst_cache.io.port.arburst) @[Cat.scala 31:58]
    u_axi_cache_bridge.s_axi_arburst <= _u_axi_cache_bridge_io_s_axi_arburst_T @[my_cpu_top.scala 398:44]
    node _u_axi_cache_bridge_io_s_axi_arlock_T = cat(data_cache.io.port.arlock, inst_cache.io.port.arlock) @[Cat.scala 31:58]
    u_axi_cache_bridge.s_axi_arlock <= _u_axi_cache_bridge_io_s_axi_arlock_T @[my_cpu_top.scala 399:44]
    node _u_axi_cache_bridge_io_s_axi_arcache_T = cat(data_cache.io.port.arcache, inst_cache.io.port.arcache) @[Cat.scala 31:58]
    u_axi_cache_bridge.s_axi_arcache <= _u_axi_cache_bridge_io_s_axi_arcache_T @[my_cpu_top.scala 400:44]
    node _u_axi_cache_bridge_io_s_axi_arprot_T = cat(data_cache.io.port.arprot, inst_cache.io.port.arprot) @[Cat.scala 31:58]
    u_axi_cache_bridge.s_axi_arprot <= _u_axi_cache_bridge_io_s_axi_arprot_T @[my_cpu_top.scala 401:44]
    node _u_axi_cache_bridge_io_s_axi_arqos_T = cat(UInt<4>("h0"), UInt<4>("h0")) @[Cat.scala 31:58]
    u_axi_cache_bridge.s_axi_arqos <= _u_axi_cache_bridge_io_s_axi_arqos_T @[my_cpu_top.scala 402:44]
    node _u_axi_cache_bridge_io_s_axi_arvalid_T = cat(data_cache.io.port.arvalid, inst_cache.io.port.arvalid) @[Cat.scala 31:58]
    u_axi_cache_bridge.s_axi_arvalid <= _u_axi_cache_bridge_io_s_axi_arvalid_T @[my_cpu_top.scala 403:44]
    inst_cache.io.stage2_flush <= u_mips_cpu.stage2_flush @[my_cpu_top.scala 405:31]
    node _T_13 = bits(u_axi_cache_bridge.s_axi_arready, 1, 1) @[my_cpu_top.scala 407:69]
    data_cache.io.port.arready <= _T_13 @[my_cpu_top.scala 407:31]
    node _T_14 = bits(u_axi_cache_bridge.s_axi_arready, 0, 0) @[my_cpu_top.scala 408:69]
    inst_cache.io.port.arready <= _T_14 @[my_cpu_top.scala 408:31]
    node _T_15 = bits(u_axi_cache_bridge.s_axi_rid, 7, 4) @[my_cpu_top.scala 409:65]
    data_cache.io.port.rid <= _T_15 @[my_cpu_top.scala 409:31]
    node _T_16 = bits(u_axi_cache_bridge.s_axi_rid, 3, 0) @[my_cpu_top.scala 410:65]
    inst_cache.io.port.rid <= _T_16 @[my_cpu_top.scala 410:31]
    node _T_17 = bits(u_axi_cache_bridge.s_axi_rdata, 63, 32) @[my_cpu_top.scala 411:67]
    data_cache.io.port.rdata <= _T_17 @[my_cpu_top.scala 411:31]
    node _T_18 = bits(u_axi_cache_bridge.s_axi_rdata, 31, 0) @[my_cpu_top.scala 412:67]
    inst_cache.io.port.rdata <= _T_18 @[my_cpu_top.scala 412:31]
    node _T_19 = bits(u_axi_cache_bridge.s_axi_rresp, 3, 2) @[my_cpu_top.scala 413:67]
    data_cache.io.port.rresp <= _T_19 @[my_cpu_top.scala 413:31]
    node _T_20 = bits(u_axi_cache_bridge.s_axi_rresp, 1, 0) @[my_cpu_top.scala 414:67]
    inst_cache.io.port.rresp <= _T_20 @[my_cpu_top.scala 414:31]
    node _T_21 = bits(u_axi_cache_bridge.s_axi_rlast, 1, 1) @[my_cpu_top.scala 415:67]
    data_cache.io.port.rlast <= _T_21 @[my_cpu_top.scala 415:31]
    node _T_22 = bits(u_axi_cache_bridge.s_axi_rlast, 0, 0) @[my_cpu_top.scala 416:67]
    inst_cache.io.port.rlast <= _T_22 @[my_cpu_top.scala 416:31]
    node _T_23 = bits(u_axi_cache_bridge.s_axi_rvalid, 1, 1) @[my_cpu_top.scala 417:68]
    data_cache.io.port.rvalid <= _T_23 @[my_cpu_top.scala 417:31]
    node _T_24 = bits(u_axi_cache_bridge.s_axi_rvalid, 0, 0) @[my_cpu_top.scala 418:68]
    inst_cache.io.port.rvalid <= _T_24 @[my_cpu_top.scala 418:31]
    node _u_axi_cache_bridge_io_s_axi_rready_T = cat(data_cache.io.port.rready, inst_cache.io.port.rready) @[Cat.scala 31:58]
    u_axi_cache_bridge.s_axi_rready <= _u_axi_cache_bridge_io_s_axi_rready_T @[my_cpu_top.scala 420:43]
    awid <= u_axi_cache_bridge.m_axi_awid @[my_cpu_top.scala 423:25]
    awaddr <= u_axi_cache_bridge.m_axi_awaddr @[my_cpu_top.scala 424:25]
    awlen <= u_axi_cache_bridge.m_axi_awlen @[my_cpu_top.scala 425:25]
    awsize <= u_axi_cache_bridge.m_axi_awsize @[my_cpu_top.scala 426:25]
    awburst <= u_axi_cache_bridge.m_axi_awburst @[my_cpu_top.scala 427:25]
    awlock <= u_axi_cache_bridge.m_axi_awlock @[my_cpu_top.scala 428:25]
    awcache <= u_axi_cache_bridge.m_axi_awcache @[my_cpu_top.scala 429:25]
    awprot <= u_axi_cache_bridge.m_axi_awprot @[my_cpu_top.scala 430:25]
    awqos <= u_axi_cache_bridge.m_axi_awqos @[my_cpu_top.scala 431:25]
    awvalid <= u_axi_cache_bridge.m_axi_awvalid @[my_cpu_top.scala 432:25]
    u_axi_cache_bridge.m_axi_awready <= awready @[my_cpu_top.scala 434:45]
    wid <= u_axi_cache_bridge.m_axi_wid @[my_cpu_top.scala 435:45]
    wdata <= u_axi_cache_bridge.m_axi_wdata @[my_cpu_top.scala 436:45]
    wstrb <= u_axi_cache_bridge.m_axi_wstrb @[my_cpu_top.scala 437:45]
    wlast <= u_axi_cache_bridge.m_axi_wlast @[my_cpu_top.scala 438:45]
    wvalid <= u_axi_cache_bridge.m_axi_wvalid @[my_cpu_top.scala 439:45]
    u_axi_cache_bridge.m_axi_wready <= wready @[my_cpu_top.scala 440:45]
    u_axi_cache_bridge.m_axi_bid <= bid @[my_cpu_top.scala 441:45]
    u_axi_cache_bridge.m_axi_bresp <= bresp @[my_cpu_top.scala 442:45]
    u_axi_cache_bridge.m_axi_bvalid <= bvalid @[my_cpu_top.scala 443:45]
    bready <= u_axi_cache_bridge.m_axi_bready @[my_cpu_top.scala 444:25]
    arid <= u_axi_cache_bridge.m_axi_arid @[my_cpu_top.scala 446:25]
    araddr <= u_axi_cache_bridge.m_axi_araddr @[my_cpu_top.scala 447:25]
    arlen <= u_axi_cache_bridge.m_axi_arlen @[my_cpu_top.scala 448:25]
    arsize <= u_axi_cache_bridge.m_axi_arsize @[my_cpu_top.scala 449:25]
    arburst <= u_axi_cache_bridge.m_axi_arburst @[my_cpu_top.scala 450:25]
    arlock <= u_axi_cache_bridge.m_axi_arlock @[my_cpu_top.scala 451:25]
    arcache <= u_axi_cache_bridge.m_axi_arcache @[my_cpu_top.scala 452:25]
    arprot <= u_axi_cache_bridge.m_axi_arprot @[my_cpu_top.scala 453:25]
    arqos <= u_axi_cache_bridge.m_axi_arqos @[my_cpu_top.scala 454:25]
    arvalid <= u_axi_cache_bridge.m_axi_arvalid @[my_cpu_top.scala 455:25]
    u_axi_cache_bridge.m_axi_arready <= arready @[my_cpu_top.scala 457:43]
    u_axi_cache_bridge.m_axi_rid <= rid @[my_cpu_top.scala 458:40]
    u_axi_cache_bridge.m_axi_rdata <= rdata @[my_cpu_top.scala 459:40]
    u_axi_cache_bridge.m_axi_rresp <= rresp @[my_cpu_top.scala 460:40]
    u_axi_cache_bridge.m_axi_rlast <= rlast @[my_cpu_top.scala 461:40]
    u_axi_cache_bridge.m_axi_rvalid <= rvalid @[my_cpu_top.scala 462:40]
    rready <= u_axi_cache_bridge.m_axi_rready @[my_cpu_top.scala 463:25]
    inst_cache.io.stage1_valid_flush <= u_mips_cpu.stage1_valid_flush @[my_cpu_top.scala 465:37]
    inst_cache.io.inst_ready_to_use <= u_mips_cpu.inst_ready_to_use @[my_cpu_top.scala 466:36]
    inst_cache.io.inst_buffer_full <= u_mips_cpu.inst_buffer_full @[my_cpu_top.scala 467:37]

