{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 09 08:36:09 2017 " "Info: Processing started: Thu Mar 09 08:36:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off scomp -c scomp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off scomp -c scomp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "scomp.vhd" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/scomp.vhd" 14 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK memory altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|ram_block1a4~porta_we_reg register AC\[15\] 55.38 MHz 18.058 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 55.38 MHz between source memory \"altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|ram_block1a4~porta_we_reg\" and destination register \"AC\[15\]\" (period= 18.058 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.815 ns + Longest memory register " "Info: + Longest memory to register delay is 8.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|ram_block1a4~porta_we_reg 1 MEM M4K_X52_Y27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y27; Fanout = 4; MEM Node = 'altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|ram_block1a4~porta_we_reg'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_6dt3.tdf" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/db/altsyncram_6dt3.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|q_a\[4\] 2 MEM M4K_X52_Y27 6 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y27; Fanout = 6; MEM Node = 'altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|q_a\[4\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a4~porta_we_reg altsyncram:MEMORY|altsyncram_6dt3:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_6dt3.tdf" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/db/altsyncram_6dt3.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.413 ns) 4.396 ns Add1~26 3 COMB LCCOMB_X53_Y26_N10 1 " "Info: 3: + IC(0.990 ns) + CELL(0.413 ns) = 4.396 ns; Loc. = LCCOMB_X53_Y26_N10; Fanout = 1; COMB Node = 'Add1~26'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { altsyncram:MEMORY|altsyncram_6dt3:auto_generated|q_a[4] Add1~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.149 ns) 5.252 ns Add1~27 4 COMB LCCOMB_X49_Y26_N14 2 " "Info: 4: + IC(0.707 ns) + CELL(0.149 ns) = 5.252 ns; Loc. = LCCOMB_X49_Y26_N14; Fanout = 2; COMB Node = 'Add1~27'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { Add1~26 Add1~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.393 ns) 5.899 ns Add1~29 5 COMB LCCOMB_X49_Y26_N26 2 " "Info: 5: + IC(0.254 ns) + CELL(0.393 ns) = 5.899 ns; Loc. = LCCOMB_X49_Y26_N26; Fanout = 2; COMB Node = 'Add1~29'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { Add1~27 Add1~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.970 ns Add1~34 6 COMB LCCOMB_X49_Y26_N28 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 5.970 ns; Loc. = LCCOMB_X49_Y26_N28; Fanout = 2; COMB Node = 'Add1~34'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~29 Add1~34 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 6.116 ns Add1~39 7 COMB LCCOMB_X49_Y26_N30 2 " "Info: 7: + IC(0.000 ns) + CELL(0.146 ns) = 6.116 ns; Loc. = LCCOMB_X49_Y26_N30; Fanout = 2; COMB Node = 'Add1~39'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Add1~34 Add1~39 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.187 ns Add1~44 8 COMB LCCOMB_X49_Y25_N0 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 6.187 ns; Loc. = LCCOMB_X49_Y25_N0; Fanout = 2; COMB Node = 'Add1~44'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~39 Add1~44 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.258 ns Add1~49 9 COMB LCCOMB_X49_Y25_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 6.258 ns; Loc. = LCCOMB_X49_Y25_N2; Fanout = 2; COMB Node = 'Add1~49'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~44 Add1~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.329 ns Add1~55 10 COMB LCCOMB_X49_Y25_N4 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 6.329 ns; Loc. = LCCOMB_X49_Y25_N4; Fanout = 2; COMB Node = 'Add1~55'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~49 Add1~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.400 ns Add1~59 11 COMB LCCOMB_X49_Y25_N6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 6.400 ns; Loc. = LCCOMB_X49_Y25_N6; Fanout = 2; COMB Node = 'Add1~59'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~55 Add1~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.471 ns Add1~63 12 COMB LCCOMB_X49_Y25_N8 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 6.471 ns; Loc. = LCCOMB_X49_Y25_N8; Fanout = 2; COMB Node = 'Add1~63'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~59 Add1~63 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.542 ns Add1~67 13 COMB LCCOMB_X49_Y25_N10 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 6.542 ns; Loc. = LCCOMB_X49_Y25_N10; Fanout = 2; COMB Node = 'Add1~67'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~63 Add1~67 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.613 ns Add1~71 14 COMB LCCOMB_X49_Y25_N12 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 6.613 ns; Loc. = LCCOMB_X49_Y25_N12; Fanout = 2; COMB Node = 'Add1~71'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~67 Add1~71 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 6.772 ns Add1~75 15 COMB LCCOMB_X49_Y25_N14 1 " "Info: 15: + IC(0.000 ns) + CELL(0.159 ns) = 6.772 ns; Loc. = LCCOMB_X49_Y25_N14; Fanout = 1; COMB Node = 'Add1~75'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add1~71 Add1~75 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.182 ns Add1~78 16 COMB LCCOMB_X49_Y25_N16 1 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 7.182 ns; Loc. = LCCOMB_X49_Y25_N16; Fanout = 1; COMB Node = 'Add1~78'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~75 Add1~78 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.271 ns) 7.706 ns Selector11~4 17 COMB LCCOMB_X49_Y25_N30 1 " "Info: 17: + IC(0.253 ns) + CELL(0.271 ns) = 7.706 ns; Loc. = LCCOMB_X49_Y25_N30; Fanout = 1; COMB Node = 'Selector11~4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { Add1~78 Selector11~4 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/scomp.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.245 ns) 8.731 ns Selector11~5 18 COMB LCCOMB_X50_Y24_N6 1 " "Info: 18: + IC(0.780 ns) + CELL(0.245 ns) = 8.731 ns; Loc. = LCCOMB_X50_Y24_N6; Fanout = 1; COMB Node = 'Selector11~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { Selector11~4 Selector11~5 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/scomp.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.815 ns AC\[15\] 19 REG LCFF_X50_Y24_N7 10 " "Info: 19: + IC(0.000 ns) + CELL(0.084 ns) = 8.815 ns; Loc. = LCFF_X50_Y24_N7; Fanout = 10; REG Node = 'AC\[15\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector11~5 AC[15] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/scomp.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.831 ns ( 66.15 % ) " "Info: Total cell delay = 5.831 ns ( 66.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.984 ns ( 33.85 % ) " "Info: Total interconnect delay = 2.984 ns ( 33.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.815 ns" { altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a4~porta_we_reg altsyncram:MEMORY|altsyncram_6dt3:auto_generated|q_a[4] Add1~26 Add1~27 Add1~29 Add1~34 Add1~39 Add1~44 Add1~49 Add1~55 Add1~59 Add1~63 Add1~67 Add1~71 Add1~75 Add1~78 Selector11~4 Selector11~5 AC[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.815 ns" { altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a4~porta_we_reg {} altsyncram:MEMORY|altsyncram_6dt3:auto_generated|q_a[4] {} Add1~26 {} Add1~27 {} Add1~29 {} Add1~34 {} Add1~39 {} Add1~44 {} Add1~49 {} Add1~55 {} Add1~59 {} Add1~63 {} Add1~67 {} Add1~71 {} Add1~75 {} Add1~78 {} Selector11~4 {} Selector11~5 {} AC[15] {} } { 0.000ns 0.000ns 0.990ns 0.707ns 0.254ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.253ns 0.780ns 0.000ns } { 0.000ns 2.993ns 0.413ns 0.149ns 0.393ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.271ns 0.245ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.041 ns - Smallest " "Info: - Smallest clock skew is -0.041 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.657 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/scomp.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 136 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 136; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/scomp.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 2.657 ns AC\[15\] 3 REG LCFF_X50_Y24_N7 10 " "Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X50_Y24_N7; Fanout = 10; REG Node = 'AC\[15\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { CLOCK~clkctrl AC[15] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/scomp.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.81 % ) " "Info: Total cell delay = 1.536 ns ( 57.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 42.19 % ) " "Info: Total interconnect delay = 1.121 ns ( 42.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { CLOCK CLOCK~clkctrl AC[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[15] {} } { 0.000ns 0.000ns 0.118ns 1.003ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.698 ns - Longest memory " "Info: - Longest clock path from clock \"CLOCK\" to source memory is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/scomp.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 136 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 136; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/scomp.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.661 ns) 2.698 ns altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|ram_block1a4~porta_we_reg 3 MEM M4K_X52_Y27 4 " "Info: 3: + IC(0.920 ns) + CELL(0.661 ns) = 2.698 ns; Loc. = M4K_X52_Y27; Fanout = 4; MEM Node = 'altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|ram_block1a4~porta_we_reg'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { CLOCK~clkctrl altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_6dt3.tdf" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/db/altsyncram_6dt3.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 61.53 % ) " "Info: Total cell delay = 1.660 ns ( 61.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 38.47 % ) " "Info: Total interconnect delay = 1.038 ns ( 38.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a4~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.920ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { CLOCK CLOCK~clkctrl AC[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[15] {} } { 0.000ns 0.000ns 0.118ns 1.003ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a4~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.920ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_6dt3.tdf" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/db/altsyncram_6dt3.tdf" 120 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/scomp.vhd" 124 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_6dt3.tdf" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/db/altsyncram_6dt3.tdf" 120 2 0 } } { "scomp.vhd" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/scomp.vhd" 124 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.815 ns" { altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a4~porta_we_reg altsyncram:MEMORY|altsyncram_6dt3:auto_generated|q_a[4] Add1~26 Add1~27 Add1~29 Add1~34 Add1~39 Add1~44 Add1~49 Add1~55 Add1~59 Add1~63 Add1~67 Add1~71 Add1~75 Add1~78 Selector11~4 Selector11~5 AC[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.815 ns" { altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a4~porta_we_reg {} altsyncram:MEMORY|altsyncram_6dt3:auto_generated|q_a[4] {} Add1~26 {} Add1~27 {} Add1~29 {} Add1~34 {} Add1~39 {} Add1~44 {} Add1~49 {} Add1~55 {} Add1~59 {} Add1~63 {} Add1~67 {} Add1~71 {} Add1~75 {} Add1~78 {} Selector11~4 {} Selector11~5 {} AC[15] {} } { 0.000ns 0.000ns 0.990ns 0.707ns 0.254ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.253ns 0.780ns 0.000ns } { 0.000ns 2.993ns 0.413ns 0.149ns 0.393ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.271ns 0.245ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { CLOCK CLOCK~clkctrl AC[15] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[15] {} } { 0.000ns 0.000ns 0.118ns 1.003ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a4~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.920ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "IR\[1\] RESETN CLOCK 3.090 ns register " "Info: tsu for register \"IR\[1\]\" (data pin = \"RESETN\", clock pin = \"CLOCK\") is 3.090 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.780 ns + Longest pin register " "Info: + Longest pin to register delay is 5.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RESETN 1 PIN PIN_P1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 5; PIN Node = 'RESETN'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESETN } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/scomp.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.248 ns) + CELL(0.393 ns) 3.640 ns IR\[6\]~0 2 COMB LCCOMB_X53_Y24_N4 16 " "Info: 2: + IC(2.248 ns) + CELL(0.393 ns) = 3.640 ns; Loc. = LCCOMB_X53_Y24_N4; Fanout = 16; COMB Node = 'IR\[6\]~0'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { RESETN IR[6]~0 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/scomp.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(0.660 ns) 5.780 ns IR\[1\] 3 REG LCFF_X49_Y26_N1 39 " "Info: 3: + IC(1.480 ns) + CELL(0.660 ns) = 5.780 ns; Loc. = LCFF_X49_Y26_N1; Fanout = 39; REG Node = 'IR\[1\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { IR[6]~0 IR[1] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/scomp.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.052 ns ( 35.50 % ) " "Info: Total cell delay = 2.052 ns ( 35.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.728 ns ( 64.50 % ) " "Info: Total interconnect delay = 3.728 ns ( 64.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.780 ns" { RESETN IR[6]~0 IR[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.780 ns" { RESETN {} RESETN~combout {} IR[6]~0 {} IR[1] {} } { 0.000ns 0.000ns 2.248ns 1.480ns } { 0.000ns 0.999ns 0.393ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/scomp.vhd" 124 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.654 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/scomp.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 136 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 136; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/scomp.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 2.654 ns IR\[1\] 3 REG LCFF_X49_Y26_N1 39 " "Info: 3: + IC(1.000 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X49_Y26_N1; Fanout = 39; REG Node = 'IR\[1\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { CLOCK~clkctrl IR[1] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/scomp.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.87 % ) " "Info: Total cell delay = 1.536 ns ( 57.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.118 ns ( 42.13 % ) " "Info: Total interconnect delay = 1.118 ns ( 42.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { CLOCK CLOCK~clkctrl IR[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} IR[1] {} } { 0.000ns 0.000ns 0.118ns 1.000ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.780 ns" { RESETN IR[6]~0 IR[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "5.780 ns" { RESETN {} RESETN~combout {} IR[6]~0 {} IR[1] {} } { 0.000ns 0.000ns 2.248ns 1.480ns } { 0.000ns 0.999ns 0.393ns 0.660ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { CLOCK CLOCK~clkctrl IR[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} IR[1] {} } { 0.000ns 0.000ns 0.118ns 1.000ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK MDR_OUT\[2\] altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|ram_block1a0~porta_we_reg 10.803 ns memory " "Info: tco from clock \"CLOCK\" to destination pin \"MDR_OUT\[2\]\" through memory \"altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|ram_block1a0~porta_we_reg\" is 10.803 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.708 ns + Longest memory " "Info: + Longest clock path from clock \"CLOCK\" to source memory is 2.708 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/scomp.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 136 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 136; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/scomp.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.661 ns) 2.708 ns altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X52_Y26 4 " "Info: 3: + IC(0.930 ns) + CELL(0.661 ns) = 2.708 ns; Loc. = M4K_X52_Y26; Fanout = 4; MEM Node = 'altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { CLOCK~clkctrl altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_6dt3.tdf" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/db/altsyncram_6dt3.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 61.30 % ) " "Info: Total cell delay = 1.660 ns ( 61.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.048 ns ( 38.70 % ) " "Info: Total interconnect delay = 1.048 ns ( 38.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.708 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.708 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.930ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_6dt3.tdf" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/db/altsyncram_6dt3.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.886 ns + Longest memory pin " "Info: + Longest memory to pin delay is 7.886 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X52_Y26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y26; Fanout = 4; MEM Node = 'altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_6dt3.tdf" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/db/altsyncram_6dt3.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|q_a\[2\] 2 MEM M4K_X52_Y26 6 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y26; Fanout = 6; MEM Node = 'altsyncram:MEMORY\|altsyncram_6dt3:auto_generated\|q_a\[2\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a0~porta_we_reg altsyncram:MEMORY|altsyncram_6dt3:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_6dt3.tdf" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/db/altsyncram_6dt3.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.115 ns) + CELL(2.778 ns) 7.886 ns MDR_OUT\[2\] 3 PIN PIN_H17 0 " "Info: 3: + IC(2.115 ns) + CELL(2.778 ns) = 7.886 ns; Loc. = PIN_H17; Fanout = 0; PIN Node = 'MDR_OUT\[2\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.893 ns" { altsyncram:MEMORY|altsyncram_6dt3:auto_generated|q_a[2] MDR_OUT[2] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/scomp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.771 ns ( 73.18 % ) " "Info: Total cell delay = 5.771 ns ( 73.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.115 ns ( 26.82 % ) " "Info: Total interconnect delay = 2.115 ns ( 26.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.886 ns" { altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a0~porta_we_reg altsyncram:MEMORY|altsyncram_6dt3:auto_generated|q_a[2] MDR_OUT[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "7.886 ns" { altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:MEMORY|altsyncram_6dt3:auto_generated|q_a[2] {} MDR_OUT[2] {} } { 0.000ns 0.000ns 2.115ns } { 0.000ns 2.993ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.708 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.708 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.930ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.886 ns" { altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a0~porta_we_reg altsyncram:MEMORY|altsyncram_6dt3:auto_generated|q_a[2] MDR_OUT[2] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "7.886 ns" { altsyncram:MEMORY|altsyncram_6dt3:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:MEMORY|altsyncram_6dt3:auto_generated|q_a[2] {} MDR_OUT[2] {} } { 0.000ns 0.000ns 2.115ns } { 0.000ns 2.993ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "MW RESETN CLOCK -0.975 ns register " "Info: th for register \"MW\" (data pin = \"RESETN\", clock pin = \"CLOCK\") is -0.975 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.661 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/scomp.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 136 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 136; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/scomp.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 2.661 ns MW 3 REG LCFF_X54_Y25_N15 5 " "Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X54_Y25_N15; Fanout = 5; REG Node = 'MW'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { CLOCK~clkctrl MW } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/scomp.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.72 % ) " "Info: Total cell delay = 1.536 ns ( 57.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.125 ns ( 42.28 % ) " "Info: Total interconnect delay = 1.125 ns ( 42.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLOCK CLOCK~clkctrl MW } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} MW {} } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "scomp.vhd" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/scomp.vhd" 56 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.902 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RESETN 1 PIN PIN_P1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 5; PIN Node = 'RESETN'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESETN } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/scomp.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.243 ns) + CELL(0.660 ns) 3.902 ns MW 2 REG LCFF_X54_Y25_N15 5 " "Info: 2: + IC(2.243 ns) + CELL(0.660 ns) = 3.902 ns; Loc. = LCFF_X54_Y25_N15; Fanout = 5; REG Node = 'MW'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { RESETN MW } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/dbudanov3/Documents/Lab 8/scomp.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 42.52 % ) " "Info: Total cell delay = 1.659 ns ( 42.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.243 ns ( 57.48 % ) " "Info: Total interconnect delay = 2.243 ns ( 57.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.902 ns" { RESETN MW } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.902 ns" { RESETN {} RESETN~combout {} MW {} } { 0.000ns 0.000ns 2.243ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLOCK CLOCK~clkctrl MW } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} MW {} } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.902 ns" { RESETN MW } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "3.902 ns" { RESETN {} RESETN~combout {} MW {} } { 0.000ns 0.000ns 2.243ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 09 08:36:10 2017 " "Info: Processing ended: Thu Mar 09 08:36:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
