
hpeesofsim (*) 450.shp Jan 21 2016, MINT version 4
    (64-bit windows built: 01/21/16 15:34:19)
Copyright 1995 - 2015 Keysight Technologies, 1989-2016.

Done with exporting 1 VerilogA device(s).
Warning detected by hpeesofsim in topology check during circuit set up.
    Number of nodes with only one device attached (topology corrected): 1


SP SP1[1] <ClassF_lib:stabilization_only_rs:schematic>   freq=(10 MHz->10 GHz)
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,

Resource usage:
  Total stopwatch time     =     0.77 seconds.

