
*** Running vivado
    with args -log pynq_hls_adder_hls_adder_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pynq_hls_adder_hls_adder_0_1.tcl



****** Vivado v2021.1.1 (64-bit)
  **** SW Build 3286242 on Wed Jul 28 13:10:47 MDT 2021
  **** IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source pynq_hls_adder_hls_adder_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Documents/GitHub/ECE4810J_FA2021/Lab3/hls_adder/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top pynq_hls_adder_hls_adder_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3684
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1242.348 ; gain = 120.938
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pynq_hls_adder_hls_adder_0_1' [d:/Documents/GitHub/ECE4810J_FA2021/Lab3/pynq_hls_adder/pynq_hls_adder.gen/sources_1/bd/pynq_hls_adder/ip/pynq_hls_adder_hls_adder_0_1/synth/pynq_hls_adder_hls_adder_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'hls_adder' [d:/Documents/GitHub/ECE4810J_FA2021/Lab3/pynq_hls_adder/pynq_hls_adder.gen/sources_1/bd/pynq_hls_adder/ipshared/0f45/hdl/verilog/hls_adder.v:12]
INFO: [Synth 8-6157] synthesizing module 'hls_adder_control_s_axi' [d:/Documents/GitHub/ECE4810J_FA2021/Lab3/pynq_hls_adder/pynq_hls_adder.gen/sources_1/bd/pynq_hls_adder/ipshared/0f45/hdl/verilog/hls_adder_control_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Documents/GitHub/ECE4810J_FA2021/Lab3/pynq_hls_adder/pynq_hls_adder.gen/sources_1/bd/pynq_hls_adder/ipshared/0f45/hdl/verilog/hls_adder_control_s_axi.v:179]
INFO: [Synth 8-6155] done synthesizing module 'hls_adder_control_s_axi' (1#1) [d:/Documents/GitHub/ECE4810J_FA2021/Lab3/pynq_hls_adder/pynq_hls_adder.gen/sources_1/bd/pynq_hls_adder/ipshared/0f45/hdl/verilog/hls_adder_control_s_axi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hls_adder' (2#1) [d:/Documents/GitHub/ECE4810J_FA2021/Lab3/pynq_hls_adder/pynq_hls_adder.gen/sources_1/bd/pynq_hls_adder/ipshared/0f45/hdl/verilog/hls_adder.v:12]
INFO: [Synth 8-6155] done synthesizing module 'pynq_hls_adder_hls_adder_0_1' (3#1) [d:/Documents/GitHub/ECE4810J_FA2021/Lab3/pynq_hls_adder/pynq_hls_adder.gen/sources_1/bd/pynq_hls_adder/ip/pynq_hls_adder_hls_adder_0_1/synth/pynq_hls_adder_hls_adder_0_1.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1294.547 ; gain = 173.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1294.547 ; gain = 173.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1294.547 ; gain = 173.137
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1294.547 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Documents/GitHub/ECE4810J_FA2021/Lab3/pynq_hls_adder/pynq_hls_adder.gen/sources_1/bd/pynq_hls_adder/ip/pynq_hls_adder_hls_adder_0_1/constraints/hls_adder_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Documents/GitHub/ECE4810J_FA2021/Lab3/pynq_hls_adder/pynq_hls_adder.gen/sources_1/bd/pynq_hls_adder/ip/pynq_hls_adder_hls_adder_0_1/constraints/hls_adder_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Documents/GitHub/ECE4810J_FA2021/Lab3/pynq_hls_adder/pynq_hls_adder.runs/pynq_hls_adder_hls_adder_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Documents/GitHub/ECE4810J_FA2021/Lab3/pynq_hls_adder/pynq_hls_adder.runs/pynq_hls_adder_hls_adder_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1395.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1398.191 ; gain = 3.074
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1398.191 ; gain = 276.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1398.191 ; gain = 276.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/Documents/GitHub/ECE4810J_FA2021/Lab3/pynq_hls_adder/pynq_hls_adder.runs/pynq_hls_adder_hls_adder_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1398.191 ; gain = 276.781
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'hls_adder_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'hls_adder_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'hls_adder_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'hls_adder_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1398.191 ; gain = 276.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1398.191 ; gain = 276.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1398.191 ; gain = 276.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1398.191 ; gain = 276.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1409.395 ; gain = 287.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 1415.566 ; gain = 294.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 1415.566 ; gain = 294.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 1415.566 ; gain = 294.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 1415.566 ; gain = 294.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 1415.566 ; gain = 294.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 1415.566 ; gain = 294.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     1|
|3     |LUT2   |    34|
|4     |LUT3   |    66|
|5     |LUT4   |     5|
|6     |LUT5   |     1|
|7     |LUT6   |    65|
|8     |FDRE   |   140|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 1415.566 ; gain = 294.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1415.566 ; gain = 190.512
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 1415.566 ; gain = 294.156
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1427.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1446.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 2369611
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:51 . Memory (MB): peak = 1446.086 ; gain = 324.676
INFO: [Common 17-1381] The checkpoint 'D:/Documents/GitHub/ECE4810J_FA2021/Lab3/pynq_hls_adder/pynq_hls_adder.runs/pynq_hls_adder_hls_adder_0_1_synth_1/pynq_hls_adder_hls_adder_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pynq_hls_adder_hls_adder_0_1, cache-ID = 501ab1139ecc9a03
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/GitHub/ECE4810J_FA2021/Lab3/pynq_hls_adder/pynq_hls_adder.runs/pynq_hls_adder_hls_adder_0_1_synth_1/pynq_hls_adder_hls_adder_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pynq_hls_adder_hls_adder_0_1_utilization_synth.rpt -pb pynq_hls_adder_hls_adder_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 24 12:47:09 2021...
