$date
	Fri Sep  8 01:02:35 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module half_substractor_tb $end
$scope module half_substractor_tb $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # borrow $end
$var wire 1 $ x $end
$var wire 1 % y $end
$upscope $end
$upscope $end
$scope module half_substractor_tb $end
$var reg 1 ! a $end
$upscope $end
$scope module half_substractor_tb $end
$var reg 1 " b $end
$upscope $end
$scope module half_substractor_tb $end
$var wire 1 % y $end
$upscope $end
$scope module half_substractor_tb $end
$var wire 1 # borrow $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
1$
0#
0"
0!
$end
#1000
1%
1#
1"
#2000
0#
0$
0"
1!
#3000
0%
1"
#4000
