<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter_006.v"
   type="VERILOG"
   library="avalon_st_adapter_006" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_rsp_width_adapter" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_rsp_width_adapter" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_rsp_width_adapter" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_002" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_002" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_002" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_data_master_limiter" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_data_master_limiter" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_data_master_limiter" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_data_master_limiter" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_router_008.sv"
   type="SYSTEM_VERILOG"
   library="router_008" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_router_004.sv"
   type="SYSTEM_VERILOG"
   library="router_004" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="jtag_uart_avalon_jtag_slave_agent_rsp_fifo" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_avalon_jtag_slave_agent" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_avalon_jtag_slave_agent" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_data_master_agent" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_avalon_jtag_slave_translator" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_data_master_translator" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu.vo"
   type="VERILOG"
   library="cpu" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_bht_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_bht_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_bht_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_dc_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_dc_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_dc_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_ic_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_ic_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_ic_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_mult_cell.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_timer.v"
   type="VERILOG"
   library="timer" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_sysid_qsys.v"
   type="VERILOG"
   library="sysid_qsys" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_sdram.v"
   type="VERILOG"
   library="sdram" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_sdram_test_component.v"
   type="VERILOG"
   library="sdram" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_pll.vo"
   type="VERILOG"
   library="pll" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_onchip_memory2.hex"
   type="HEX"
   library="onchip_memory2" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_onchip_memory2.v"
   type="VERILOG"
   library="onchip_memory2" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_nios2_qsys.v"
   type="VERILOG"
   library="nios2_qsys" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_key.v"
   type="VERILOG"
   library="key" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS_jtag_uart.v"
   type="VERILOG"
   library="jtag_uart" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_sdram_partner_module.v"
   type="VERILOG"
   library="sdram_my_partner" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="DE0_CV_QSYS_inst_reset_bfm" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_conduit_bfm_0002.sv"
   type="SYSTEM_VERILOG"
   library="DE0_CV_QSYS_inst_pll_locked_bfm" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_conduit_bfm.sv"
   type="SYSTEM_VERILOG"
   library="DE0_CV_QSYS_inst_key_external_connection_bfm" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="DE0_CV_QSYS_inst_clk_bfm" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/submodules/DE0_CV_QSYS.v"
   type="VERILOG"
   library="DE0_CV_QSYS_inst" />
 <file
   path="DE0_CV_QSYS/testbench/DE0_CV_QSYS_tb/simulation/DE0_CV_QSYS_tb.v"
   type="VERILOG" />
 <topLevel name="DE0_CV_QSYS_tb" />
 <deviceFamily name="cyclonev" />
 <modelMap
   controllerPath="DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.onchip_memory2"
   modelPath="DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.onchip_memory2" />
 <modelMap
   controllerPath="DE0_CV_QSYS_tb.DE0_CV_QSYS_inst.sdram"
   modelPath="DE0_CV_QSYS_tb.sdram_my_partner" />
</simPackage>
