INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/agex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGEX_STAGE
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/de_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DE_STAGE
INFO: [VRFC 10-311] analyzing module SXT
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/fe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FE_STAGE
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_STAGE
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/project3_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project3_frame
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/stall_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STALL_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_STAGE
WARNING: [VRFC 10-3676] redeclaration of ansi port 'from_WB_to_DE' is not allowed [Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/wb_stage.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/tb_project3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_project3
