module fsm_module (
    input clk,
    input reset,
    input shared_signal,
    output fsm1_out,
    output fsm2_out
);

    parameter STATE_IDLE = 2'b00;
    parameter STATE_WAIT = 2'b01;
    parameter STATE_DONE = 2'b10;
    parameter STATE_EXTRA = 2'b11;

    reg [1:0] current_state_fsm1 = STATE_IDLE;
    reg [1:0] current_state_fsm2 = STATE_IDLE;

    reg [1:0] next_state_fsm1 = STATE_IDLE;
    reg [1:0] next_state_fsm2 = STATE_IDLE;

    reg fsm1_out_reg = 0;
    reg fsm2_out_reg = 0;

    reg shared_signal_reg = 0;
    wire shared_signal_r = shared_signal_reg;

    // FSM1
    always @(posedge clk, posedge reset) begin
        if (reset) begin
            current_state_fsm1 <= STATE_IDLE;
        end else begin
            current_state_fsm1 <= next_state_fsm1;
        end
    end

    always @(*) begin
        // CWE 364: Signal handler race condition
        // fsm1_state is being accessed by FSM2 without proper synchronization
        next_state_fsm1 = current_state_fsm1;
        case (current_state_fsm1)
            STATE_IDLE: begin
                if (shared_signal_r) begin
                    next_state_fsm1 = STATE_WAIT;
                    fsm1_out_reg = 1;
                end
            end
            STATE_WAIT: begin
                next_state_fsm1 = STATE_DONE;
                fsm1_out_reg = 0;
            end
            STATE_DONE: begin
                next_state_fsm1 = STATE_IDLE;
                fsm1_out_reg = 0;
            end
            STATE_EXTRA: begin
                next_state_fsm1 = STATE_IDLE;
                fsm1_out_reg = 0;
            end
        endcase
    end

    // FSM2
    always @(posedge clk, posedge reset) begin
        if (reset) begin
            current_state_fsm2 <= STATE_IDLE;
        end else begin
            current_state_fsm2 <= next_state_fsm2;
        end
    end

    always @(*) begin
        // CWE 364: Signal handler race condition
        // fsm2_state is being accessed by FSM1 without proper synchronization
        next_state_fsm2 = current_state_fsm2;
        case (current_state_fsm2)
            STATE_IDLE: begin
                if (shared_signal_r) begin
                    next_state_fsm2 = STATE_WAIT;
                    fsm2_out_reg = 1;
                end
            end
            STATE_WAIT: begin
                next_state_fsm2 = STATE_DONE;
                fsm2_out_reg = 0;
            end
            STATE_DONE: begin
                next_state_fsm2 = STATE_IDLE;
                fsm2_out_reg = 0;
            end
            STATE_EXTRA: begin
                next_state_fsm2 = STATE_IDLE;
                fsm2_out_reg = 0;
            end
        endcase
    end

    always @(posedge clk) begin
        shared_signal_reg <= shared_signal;
    end

    assign fsm1_out = fsm1_out_reg;
    assign fsm2_out = fsm2_out_reg;

endmodule