
---------- Begin Simulation Statistics ----------
final_tick                               18651283214832                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 123285                       # Simulator instruction rate (inst/s)
host_mem_usage                               17137432                       # Number of bytes of host memory used
host_op_rate                                   226769                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8111.13                       # Real time elapsed on the host
host_tick_rate                                9571824                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999978026                       # Number of instructions simulated
sim_ops                                    1839354789                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.077638                       # Number of seconds simulated
sim_ticks                                 77638344273                       # Number of ticks simulated
system.cpu0.committedInsts                         17                       # Number of instructions committed
system.cpu0.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          257                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests       832798                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         2941                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      1665118                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         2945                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  19                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 20                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   22                       # Number of integer alu accesses
system.cpu0.num_int_insts                          22                       # number of integer instructions
system.cpu0.num_int_register_reads                 51                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                22                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                            6                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       16     72.73%     72.73% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     72.73% # Class of executed instruction
system.cpu0.op_class::MemRead                       6     27.27%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        22                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         17                       # Number of instructions committed
system.cpu1.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          289                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests       832425                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         2504                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      1664363                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         2504                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  19                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 20                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   22                       # Number of integer alu accesses
system.cpu1.num_int_insts                          22                       # number of integer instructions
system.cpu1.num_int_register_reads                 51                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                22                       # number of times the integer registers were written
system.cpu1.num_load_insts                          6                       # Number of load instructions
system.cpu1.num_mem_refs                            6                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       16     72.73%     72.73% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     72.73% # Class of executed instruction
system.cpu1.op_class::MemRead                       6     27.27%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        22                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         17                       # Number of instructions committed
system.cpu2.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          280                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests       833251                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         2698                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      1665996                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         2700                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  19                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 20                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   22                       # Number of integer alu accesses
system.cpu2.num_int_insts                          22                       # number of integer instructions
system.cpu2.num_int_register_reads                 51                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                22                       # number of times the integer registers were written
system.cpu2.num_load_insts                          6                       # Number of load instructions
system.cpu2.num_mem_refs                            6                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       16     72.73%     72.73% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     72.73% # Class of executed instruction
system.cpu2.op_class::MemRead                       6     27.27%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        22                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         17                       # Number of instructions committed
system.cpu3.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          260                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       833161                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         2672                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      1665846                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         2672                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  19                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 20                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   22                       # Number of integer alu accesses
system.cpu3.num_int_insts                          22                       # number of integer instructions
system.cpu3.num_int_register_reads                 51                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                22                       # number of times the integer registers were written
system.cpu3.num_load_insts                          6                       # Number of load instructions
system.cpu3.num_mem_refs                            6                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       16     72.73%     72.73% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     72.73% # Class of executed instruction
system.cpu3.op_class::MemRead                       6     27.27%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        22                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       211220                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         433764                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4033                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         66383                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        318648410                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       224802902                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249991947                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            459834353                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.932623                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.932623                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads          1975559                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes         1431597                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 233817                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      5861563                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        60468552                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.794711                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           133026526                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          33045605                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       40229605                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    123917345                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          109                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts       160070                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     41202437                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    793523215                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     99980921                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts     11232981                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    651581630                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         12979                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       169155                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       5213978                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       181282                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        40594                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      3220255                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      2641308                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        877922450                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            646651645                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.572707                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        502792268                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.773565                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             650352944                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       996337084                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      570982306                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.072245                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.072245                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      3357084      0.51%      0.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    511596518     77.19%     77.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2777968      0.42%     78.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv      6876605      1.04%     79.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd        48643      0.01%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt          360      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        45117      0.01%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt           24      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc       118300      0.02%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd       113696      0.02%     79.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt       247902      0.04%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv         3026      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    102539793     15.47%     94.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     33166617      5.00%     99.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead      1025396      0.15%     99.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite       897562      0.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     662814611                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses        2611227                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads      5133227                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses      2426742                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes      3910546                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           11701293                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.017654                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        9742457     83.26%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             3      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1428515     12.21%     95.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       436712      3.73%     99.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead        56394      0.48%     99.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        37212      0.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     668547593                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1568411345                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    644224903                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   1123340446                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         793486031                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        662814611                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded        37184                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    333688834                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued      3299724                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        31788                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    479783844                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    232914333                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.845744                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.614000                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     72608337     31.17%     31.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22611376      9.71%     40.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     22244294      9.55%     50.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     22150324      9.51%     59.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     23047485      9.90%     69.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     22291235      9.57%     79.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     21144727      9.08%     88.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     15783242      6.78%     95.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     11033313      4.74%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232914333                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.842890                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      7003237                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      4710957                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    123917345                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     41202437                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      259049667                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               233148150                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                   1050                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        318661582                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       224812983                       # number of cc regfile writes
system.switch_cpus1.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            459848042                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.932593                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.932593                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads          1976342                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes         1431830                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 235266                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      5862381                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        60473918                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.794875                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           133035303                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          33047279                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       40225060                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    123922821                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          107                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts       159832                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     41205547                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    793572769                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     99988024                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts     11232209                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    651619860                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         12735                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       168635                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       5214253                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       180439                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        40646                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      3219085                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      2643296                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        877970973                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            646689464                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.572706                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        502819400                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.773728                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             650391297                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       996394075                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      571013929                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.072280                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.072280                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      3357055      0.51%      0.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    511625444     77.19%     77.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2777940      0.42%     78.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv      6876791      1.04%     79.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd        48666      0.01%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt          350      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        45127      0.01%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt           24      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc       118391      0.02%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd       113742      0.02%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt       248023      0.04%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv         3071      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    102546443     15.47%     94.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     33168252      5.00%     99.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead      1025122      0.15%     99.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite       897634      0.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     662852075                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses        2611093                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads      5133209                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses      2427284                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes      3910488                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           11703378                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.017656                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        9743463     83.25%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             3      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1429007     12.21%     95.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       437569      3.74%     99.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead        56312      0.48%     99.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite        37024      0.32%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     668587305                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1568487604                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    644262180                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   1123425814                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         793535597                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        662852075                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded        37172                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    333724592                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued      3300407                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        31776                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    479811568                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    232912884                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.845923                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.614040                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     72605502     31.17%     31.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22605177      9.71%     40.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     22242967      9.55%     50.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     22152118      9.51%     59.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     23051893      9.90%     69.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     22289118      9.57%     79.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     21146682      9.08%     88.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     15784060      6.78%     95.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     11035367      4.74%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    232912884                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.843051                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      6994977                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      4719411                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    123922821                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     41205547                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      259066854                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               233148150                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    993                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        318656499                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       224803354                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249991589                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            459833763                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.932624                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.932624                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads          1975767                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes         1431501                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 241178                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      5862021                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        60472471                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.794831                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           133036534                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          33046481                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       40231994                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    123924447                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          106                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts       160372                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     41203378                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    793558456                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     99990053                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts     11235593                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    651609755                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         12920                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       176188                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       5214262                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       188226                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        40699                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      3219524                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      2642497                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        877954060                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            646680305                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.572707                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        502810521                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.773688                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             650380864                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       996383509                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      571006113                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.072244                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.072244                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      3357148      0.51%      0.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    511616944     77.18%     77.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2778000      0.42%     78.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv      6876926      1.04%     79.15% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd        48721      0.01%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt          360      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        45154      0.01%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt           24      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc       118348      0.02%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd       113685      0.02%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt       247868      0.04%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv         3054      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    102548122     15.47%     94.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     33168219      5.00%     99.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead      1025166      0.15%     99.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite       897615      0.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     662845354                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses        2610954                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads      5132924                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses      2426810                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes      3912040                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           11703670                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.017657                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        9742609     83.24%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             3      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1429512     12.21%     95.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       438179      3.74%     99.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead        56329      0.48%     99.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite        37038      0.32%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     668580922                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1568467796                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    644253495                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes   1123410057                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         793521265                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        662845354                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded        37191                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    333724628                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued      3299376                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        31795                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined    479793050                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    232906972                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.845966                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.614023                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     72599987     31.17%     31.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22605539      9.71%     40.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     22244424      9.55%     50.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     22151491      9.51%     59.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     23050830      9.90%     69.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     22287367      9.57%     79.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     21148606      9.08%     88.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     15785121      6.78%     95.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     11033607      4.74%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    232906972                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.843022                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      6984641                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      4692142                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    123924447                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     41203378                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      259067063                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               233148150                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                   1041                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        318653731                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       224806578                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249994422                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            459838543                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.932613                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.932613                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads          1976208                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes         1431811                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 236693                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      5861949                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        60470086                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.794783                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           133031779                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          33047426                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       40228733                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    123919708                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          109                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts       160958                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     41203813                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    793544643                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     99984353                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     11233376                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    651598578                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         12881                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       184535                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       5214138                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       196574                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        40557                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      3219707                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      2642242                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        877942950                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            646669006                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.572705                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        502801920                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.773640                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             650369426                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       996366408                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      570995164                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.072256                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.072256                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      3357185      0.51%      0.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    511608570     77.19%     77.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2777903      0.42%     78.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv      6876725      1.04%     79.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd        48729      0.01%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt          376      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        45218      0.01%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt           24      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc       118390      0.02%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd       113720      0.02%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt       247955      0.04%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv         3040      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    102542529     15.47%     94.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     33168878      5.00%     99.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead      1025094      0.15%     99.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite       897622      0.14%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     662831958                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses        2611190                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads      5133302                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses      2427216                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes      3911306                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           11700896                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.017653                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        9742578     83.26%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             3      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1426744     12.19%     95.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       438170      3.74%     99.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead        56292      0.48%     99.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite        37109      0.32%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     668564479                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1568440954                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    644241790                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes   1123378240                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         793507466                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        662831958                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded        37177                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    333706045                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      3297991                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        31781                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined    479793607                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    232911457                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.845854                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.614002                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     72605641     31.17%     31.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22607911      9.71%     40.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     22241977      9.55%     50.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     22151741      9.51%     59.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     23048960      9.90%     69.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     22290301      9.57%     79.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     21149391      9.08%     88.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     15783101      6.78%     95.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     11032434      4.74%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    232911457                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.842965                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      7002458                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      4705247                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    123919708                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     41203813                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      259057020                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               233148150                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   1016                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    110190135                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       110190136                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    110231331                       # number of overall hits
system.cpu0.dcache.overall_hits::total      110231332                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      1788143                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1788148                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      1796527                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1796532                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  10573974441                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10573974441                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  10573974441                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10573974441                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    111978278                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    111978284                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    112027858                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    112027864                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.833333                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.015969                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.015969                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.833333                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.016036                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.016036                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  5913.383013                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  5913.366478                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  5885.786543                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  5885.770162                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1489                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   165.444444                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       809648                       # number of writebacks
system.cpu0.dcache.writebacks::total           809648                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       982270                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       982270                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       982270                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       982270                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       805873                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       805873                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       811654                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       811654                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   5370478479                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5370478479                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   5399611317                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5399611317                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.007197                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.007197                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.007245                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.007245                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  6664.174726                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  6664.174726                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  6652.602361                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  6652.602361                       # average overall mshr miss latency
system.cpu0.dcache.replacements                809648                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     85232947                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       85232948                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      1625338                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1625343                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data   9183687786                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9183687786                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     86858285                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     86858291                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.833333                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.018713                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018713                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  5650.324908                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  5650.307526                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       981637                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       981637                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       643701                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       643701                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   4037392566                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4037392566                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.007411                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007411                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  6272.155187                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  6272.155187                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     24957188                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      24957188                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       162805                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       162805                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1390286655                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1390286655                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     25119993                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     25119993                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.006481                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.006481                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  8539.582046                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  8539.582046                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          633                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          633                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       162172                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       162172                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1333085913                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1333085913                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.006456                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.006456                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  8220.197772                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  8220.197772                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data        41196                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        41196                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data         8384                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         8384                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        49580                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        49580                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.169100                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.169100                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         5781                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         5781                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     29132838                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     29132838                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.116599                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.116599                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  5039.411520                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  5039.411520                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.653693                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          111043037                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           810160                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           137.063095                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     18573644870892                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.520515                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.133179                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001017                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.998307                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999324                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          301                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        897033072                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       897033072                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           23                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     81602113                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        81602136                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           23                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     81602113                       # number of overall hits
system.cpu0.icache.overall_hits::total       81602136                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst        23909                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         23911                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst        23909                       # number of overall misses
system.cpu0.icache.overall_misses::total        23911                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    299037330                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    299037330                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    299037330                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    299037330                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           25                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     81626022                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     81626047                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           25                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     81626022                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     81626047                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.080000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000293                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000293                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.080000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000293                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000293                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 12507.312309                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12506.266154                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 12507.312309                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12506.266154                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        21649                       # number of writebacks
system.cpu0.icache.writebacks::total            21649                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         1750                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1750                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         1750                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1750                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst        22159                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        22159                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst        22159                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        22159                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    244835919                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    244835919                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    244835919                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    244835919                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000271                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000271                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000271                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000271                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 11049.050905                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 11049.050905                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 11049.050905                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 11049.050905                       # average overall mshr miss latency
system.cpu0.icache.replacements                 21649                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           23                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     81602113                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       81602136                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst        23909                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        23911                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    299037330                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    299037330                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     81626022                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     81626047                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000293                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000293                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 12507.312309                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12506.266154                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         1750                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1750                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst        22159                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        22159                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    244835919                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    244835919                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000271                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000271                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 11049.050905                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11049.050905                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          501.169705                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           81624297                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            22161                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3683.240693                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     18573644870892                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.246799                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   500.922906                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000482                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.978365                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.978847                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          433                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        653030537                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       653030537                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         671621                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       392269                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       495272                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq         1500                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp         1500                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        160700                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       160700                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       671621                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        65971                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      2432968                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            2498939                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      2803840                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    103667712                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           106471552                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                        56244                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                3599616                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples        890065                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.003603                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.059993                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0              886862     99.64%     99.64% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                3199      0.36%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   4      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total          890065                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1108125765                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           1.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy       22236109                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      809849989                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst        20399                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       755739                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         776138                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst        20399                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       755739                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        776138                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         1760                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data        54416                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        56183                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         1760                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data        54416                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        56183                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    153722457                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   2000331999                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   2154054456                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    153722457                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   2000331999                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   2154054456                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst        22159                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       810155                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       832321                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst        22159                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       810155                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       832321                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.079426                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.067167                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.067502                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.079426                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.067167                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.067502                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 87342.305114                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 36759.997041                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 38339.968603                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 87342.305114                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 36759.997041                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 38339.968603                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks        56244                       # number of writebacks
system.cpu0.l2cache.writebacks::total           56244                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         1760                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data        54416                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        56176                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         1760                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data        54416                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        56176                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    153136377                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   1982211471                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   2135347848                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    153136377                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   1982211471                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   2135347848                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.079426                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.067167                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.067493                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.079426                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.067167                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.067493                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 87009.305114                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 36426.997041                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 38011.746084                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 87009.305114                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 36426.997041                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 38011.746084                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                56244                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       377109                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       377109                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       377109                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       377109                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       453931                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       453931                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       453931                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       453931                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data         1498                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total         1498                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data            2                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data        18315                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total        18315                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data         1500                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total         1500                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.001333                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.001333                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data  9157.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total  9157.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data            2                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.001333                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.001333                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        17982                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       152868                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       152868                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data         7832                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         7832                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data    616104612                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    616104612                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       160700                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       160700                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.048737                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.048737                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 78665.042390                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 78665.042390                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data         7832                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         7832                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    613496556                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    613496556                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.048737                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.048737                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 78332.042390                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 78332.042390                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst        20399                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       602871                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       623270                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         1760                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        46584                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        48351                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    153722457                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   1384227387                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   1537949844                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst        22159                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       649455                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       671621                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.079426                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.071728                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.071991                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 87342.305114                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 29714.652821                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 31808.025563                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1760                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        46584                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        48344                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    153136377                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   1368714915                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   1521851292                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.079426                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.071728                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.071981                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 87009.305114                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 29381.652821                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 31479.631226                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2437.611366                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           1664860                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           58774                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           28.326471                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    18573644870892                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   110.982357                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.299704                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   364.748629                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  1959.580676                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.027095                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000073                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.089050                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.478413                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.595120                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2530                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          249                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          760                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1480                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.617676                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        26696550                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       26696550                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 18573644880559                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  77638334273                       # Cumulative time (in ticks) in various power states
system.cpu0.thread28690.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread28690.numOps                      0                       # Number of Ops committed
system.cpu0.thread28690.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    110200938                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       110200939                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    110242091                       # number of overall hits
system.cpu1.dcache.overall_hits::total      110242092                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      1787406                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1787411                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      1795773                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1795778                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  10544354091                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10544354091                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  10544354091                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10544354091                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    111988344                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    111988350                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    112037864                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    112037870                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.833333                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.015961                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.015961                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.833333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.016028                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.016028                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  5899.249578                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  5899.233076                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  5871.763353                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  5871.747004                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1787                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   223.375000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       809418                       # number of writebacks
system.cpu1.dcache.writebacks::total           809418                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       981743                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       981743                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       981743                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       981743                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       805663                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       805663                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data       811436                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       811436                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   5351714928                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5351714928                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   5380558056                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5380558056                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.007194                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.007194                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.007243                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.007243                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data  6642.622198                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  6642.622198                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data  6630.908730                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  6630.908730                       # average overall mshr miss latency
system.cpu1.dcache.replacements                809418                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     85242978                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       85242979                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      1624589                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1624594                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data   9155092743                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9155092743                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     86867567                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     86867573                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.833333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.018702                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018702                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  5635.328531                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  5635.311187                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       981111                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       981111                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       643478                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       643478                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   4019999976                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4019999976                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.007408                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007408                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  6247.299793                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  6247.299793                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     24957960                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      24957960                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       162817                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       162817                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1389261348                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1389261348                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     25120777                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25120777                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.006481                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.006481                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  8532.655362                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  8532.655362                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          632                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          632                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       162185                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       162185                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1331714952                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1331714952                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.006456                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.006456                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  8211.085809                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  8211.085809                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data        41153                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        41153                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data         8367                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         8367                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data        49520                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        49520                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.168962                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.168962                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data         5773                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         5773                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data     28843128                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     28843128                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.116579                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.116579                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data  4996.211329                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  4996.211329                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.654184                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          111053574                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           809930                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           137.115027                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     18573644870892                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.520524                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.133660                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.001017                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.998308                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999325                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        897112890                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       897112890                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           23                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     81608414                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        81608437                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           23                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     81608414                       # number of overall hits
system.cpu1.icache.overall_hits::total       81608437                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst        23730                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23732                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst        23730                       # number of overall misses
system.cpu1.icache.overall_misses::total        23732                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    294835203                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    294835203                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    294835203                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    294835203                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           25                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     81632144                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     81632169                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           25                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     81632144                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     81632169                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.080000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000291                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000291                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.080000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000291                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000291                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 12424.576612                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 12423.529538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 12424.576612                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 12423.529538                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        21495                       # number of writebacks
system.cpu1.icache.writebacks::total            21495                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         1724                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1724                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         1724                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1724                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst        22006                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22006                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst        22006                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22006                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    240969123                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    240969123                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    240969123                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    240969123                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000270                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000270                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000270                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000270                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 10950.155548                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 10950.155548                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 10950.155548                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 10950.155548                       # average overall mshr miss latency
system.cpu1.icache.replacements                 21495                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           23                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     81608414                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       81608437                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst        23730                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23732                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    294835203                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    294835203                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     81632144                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     81632169                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000291                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000291                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 12424.576612                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 12423.529538                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         1724                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1724                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst        22006                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22006                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    240969123                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    240969123                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000270                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000270                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 10950.155548                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 10950.155548                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          501.137146                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           81630445                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22008                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3709.126000                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     18573644870892                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.246807                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   500.890338                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000482                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.978301                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.978783                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        653079360                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       653079360                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp         671240                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       392122                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       493512                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq         1512                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp         1512                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        160698                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       160698                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq       671240                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        65510                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      2432302                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            2497812                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port      2784128                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    103638272                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           106422400                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                        54722                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                3502208                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        888171                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.003146                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.055999                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              885377     99.69%     99.69% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                2794      0.31%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          888171                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      1107618606                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           1.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy       22077618                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy      809623883                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst        20308                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       756585                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         776893                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst        20308                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       756585                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        776893                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst         1697                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data        53340                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        55044                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst         1697                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data        53340                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        55044                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst    150305877                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data   1978267419                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   2128573296                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst    150305877                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data   1978267419                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   2128573296                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst        22005                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data       809925                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       831937                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst        22005                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data       809925                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       831937                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.077119                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.065858                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.066164                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.077119                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.065858                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.066164                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 88571.524455                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 37087.878121                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 38670.396337                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 88571.524455                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 37087.878121                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 38670.396337                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks        54721                       # number of writebacks
system.cpu1.l2cache.writebacks::total           54721                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst         1697                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data        53340                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        55037                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst         1697                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data        53340                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        55037                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst    149740776                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data   1960505199                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   2110245975                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst    149740776                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data   1960505199                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   2110245975                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.077119                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.065858                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.066155                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.077119                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.065858                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.066155                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 88238.524455                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 36754.878121                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 38342.314716                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 88238.524455                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 36754.878121                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 38342.314716                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                54721                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       377015                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       377015                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       377015                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       377015                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       453611                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       453611                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       453611                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       453611                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data         1508                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total         1508                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            4                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            4                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data        54945                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total        54945                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data         1512                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total         1512                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.002646                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.002646                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data 13736.250000                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 13736.250000                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            4                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            4                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        71928                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        71928                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.002646                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.002646                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       152854                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       152854                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data         7844                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         7844                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data    614668383                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total    614668383                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       160698                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       160698                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.048812                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.048812                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 78361.599057                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 78361.599057                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data         7844                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         7844                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    612056331                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total    612056331                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.048812                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.048812                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 78028.599057                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 78028.599057                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst        20308                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       603731                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       624039                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst         1697                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        45496                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        47200                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    150305877                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   1363599036                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   1513904913                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst        22005                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data       649227                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total       671239                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.077119                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.070077                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.070318                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 88571.524455                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 29971.844470                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 32074.256631                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1697                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        45496                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        47193                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    149740776                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   1348448868                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   1498189644                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.077119                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.070077                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.070307                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 88238.524455                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 29638.844470                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 31746.014112                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2412.884131                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           1664074                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           57218                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           29.083051                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    18573644870892                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   110.846197                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.272104                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   339.453327                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  1960.312504                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.027062                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000488                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000066                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.082874                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.478592                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.589083                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2497                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          756                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1450                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.609619                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        26682434                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       26682434                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 18573644880559                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  77638334273                       # Cumulative time (in ticks) in various power states
system.cpu1.thread28690.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread28690.numOps                      0                       # Number of Ops committed
system.cpu1.thread28690.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    110199874                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       110199875                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    110241036                       # number of overall hits
system.cpu2.dcache.overall_hits::total      110241037                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      1787675                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1787680                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      1796039                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1796044                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  10599430626                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10599430626                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  10599430626                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10599430626                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    111987549                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    111987555                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    112037075                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    112037081                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.833333                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.015963                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.015963                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.833333                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.016031                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.016031                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  5929.170921                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  5929.154337                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  5901.559279                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  5901.542850                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         1806                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          258                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       809766                       # number of writebacks
system.cpu2.dcache.writebacks::total           809766                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       981650                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       981650                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       981650                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       981650                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       806025                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       806025                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       811798                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       811798                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   5370427530                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5370427530                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   5399230698                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5399230698                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.007197                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.007197                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.007246                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.007246                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  6662.854787                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  6662.854787                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  6650.953437                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  6650.953437                       # average overall mshr miss latency
system.cpu2.dcache.replacements                809766                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     85242779                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       85242780                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            5                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      1624819                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1624824                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data   9209914200                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9209914200                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     86867598                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     86867604                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.833333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.018705                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018705                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  5668.270866                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  5668.253423                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       981003                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       981003                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       643816                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       643816                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   4038031260                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4038031260                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.007411                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007411                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  6272.026883                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  6272.026883                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     24957095                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      24957095                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       162856                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       162856                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1389516426                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1389516426                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     25119951                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     25119951                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.006483                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.006483                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  8532.178280                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  8532.178280                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          647                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          647                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       162209                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       162209                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1332396270                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1332396270                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.006457                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.006457                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  8214.071167                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  8214.071167                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data        41162                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total        41162                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data         8364                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total         8364                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data        49526                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        49526                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.168881                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.168881                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data         5773                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total         5773                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data     28803168                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total     28803168                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.116565                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.116565                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data  4989.289451                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total  4989.289451                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.654992                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          111052880                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           810278                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           137.055282                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     18573644870892                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.520337                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.134655                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.001016                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.998310                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999326                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          300                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        897106926                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       897106926                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           23                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     81602643                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        81602666                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           23                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     81602643                       # number of overall hits
system.cpu2.icache.overall_hits::total       81602666                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst        24223                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         24225                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst        24223                       # number of overall misses
system.cpu2.icache.overall_misses::total        24225                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    306192501                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    306192501                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    306192501                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    306192501                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           25                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     81626866                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     81626891                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           25                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     81626866                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     81626891                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.080000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000297                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000297                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.080000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000297                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000297                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 12640.568922                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 12639.525325                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 12640.568922                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 12639.525325                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        21954                       # number of writebacks
system.cpu2.icache.writebacks::total            21954                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         1758                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1758                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         1758                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1758                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst        22465                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        22465                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst        22465                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        22465                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    252151596                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    252151596                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    252151596                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    252151596                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000275                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000275                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000275                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000275                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 11224.197463                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 11224.197463                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 11224.197463                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 11224.197463                       # average overall mshr miss latency
system.cpu2.icache.replacements                 21954                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           23                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     81602643                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       81602666                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst        24223                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        24225                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    306192501                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    306192501                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     81626866                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     81626891                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000297                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000297                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 12640.568922                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 12639.525325                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         1758                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1758                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst        22465                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        22465                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    252151596                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    252151596                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000275                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000275                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 11224.197463                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 11224.197463                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          501.142238                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           81625133                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            22467                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          3633.112254                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     18573644870892                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.246723                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   500.895515                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.000482                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.978312                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.978793                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          429                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        653037595                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       653037595                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp         672030                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       392474                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       494888                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         1531                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         1531                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        160715                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       160715                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq       672030                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        66887                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      2433384                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            2500271                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port      2842880                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    103682816                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           106525696                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        55643                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                3561152                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples        889918                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.003352                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.057838                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0              886937     99.67%     99.67% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                2979      0.33%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   2      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total          889918                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      1108699857                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           1.4                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy       22541139                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy      809979854                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst        20698                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       756234                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         776932                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst        20698                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       756234                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        776932                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst         1766                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        54039                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        55812                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst         1766                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        54039                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        55812                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    159693147                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   1998009324                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   2157702471                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    159693147                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   1998009324                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   2157702471                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst        22464                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data       810273                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       832744                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst        22464                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data       810273                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       832744                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.078615                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.066692                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.067022                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.078615                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.066692                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.067022                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 90426.470555                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 36973.469605                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 38660.189045                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 90426.470555                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 36973.469605                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 38660.189045                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        55642                       # number of writebacks
system.cpu2.l2cache.writebacks::total           55642                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst         1766                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        54039                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        55805                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst         1766                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        54039                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        55805                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    159105069                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   1980014337                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   2139119406                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    159105069                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   1980014337                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   2139119406                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.078615                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.066692                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.067013                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.078615                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.066692                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.067013                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 90093.470555                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 36640.469605                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 38332.038455                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 90093.470555                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 36640.469605                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 38332.038455                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                55642                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       377206                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       377206                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       377206                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       377206                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       454237                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       454237                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       454237                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       454237                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         1528                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         1528                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            3                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data        36630                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         1531                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         1531                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.001960                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.001960                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data        12210                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total        12210                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            3                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        53946                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        53946                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.001960                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.001960                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       152783                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       152783                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data         7932                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total         7932                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data    615860523                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total    615860523                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       160715                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       160715                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.049354                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.049354                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 77642.526853                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 77642.526853                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data         7932                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total         7932                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    613219167                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total    613219167                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.049354                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.049354                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 77309.526853                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 77309.526853                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst        20698                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       603451                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       624149                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst         1766                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        46107                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        47880                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    159693147                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   1382148801                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   1541841948                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst        22464                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data       649558                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       672029                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.078615                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.070982                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.071247                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 90426.470555                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 29976.983994                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 32202.212782                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1766                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        46107                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        47873                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    159105069                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   1366795170                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   1525900239                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.078615                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.070982                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.071237                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 90093.470555                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 29643.983994                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 31873.921396                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2432.325878                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           1665717                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           58168                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           28.636312                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    18573644870892                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   114.375820                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     5.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   364.659673                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  1946.290385                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.027924                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000488                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.001221                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.089028                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.475169                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.593830                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2526                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          244                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          781                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4         1463                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.616699                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        26709656                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       26709656                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 18573644880559                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  77638334273                       # Cumulative time (in ticks) in various power states
system.cpu2.thread28690.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread28690.numOps                      0                       # Number of Ops committed
system.cpu2.thread28690.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    110194779                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       110194780                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    110235924                       # number of overall hits
system.cpu3.dcache.overall_hits::total      110235925                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      1787586                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1787591                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      1795939                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1795944                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  10610668710                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  10610668710                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  10610668710                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  10610668710                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    111982365                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    111982371                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    112031863                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    112031869                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.833333                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.015963                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.015963                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.833333                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.016031                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.016031                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  5935.752859                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  5935.736256                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  5908.145382                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  5908.128934                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          792                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   113.142857                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       809710                       # number of writebacks
system.cpu3.dcache.writebacks::total           809710                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       981643                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       981643                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       981643                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       981643                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       805943                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       805943                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       811714                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       811714                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   5368730229                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5368730229                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   5398162767                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5398162767                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.007197                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.007197                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.007245                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.007245                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  6661.426713                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  6661.426713                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  6650.326059                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  6650.326059                       # average overall mshr miss latency
system.cpu3.dcache.replacements                809710                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     85237419                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       85237420                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            5                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      1624749                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1624754                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data   9223586847                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9223586847                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     86862168                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     86862174                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.833333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.018705                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.018705                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  5676.930312                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  5676.912842                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       981001                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       981001                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       643748                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       643748                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   4038798825                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4038798825                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.007411                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.007411                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  6273.881744                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  6273.881744                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     24957360                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      24957360                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       162837                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       162837                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   1387081863                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1387081863                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     25120197                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     25120197                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.006482                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.006482                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  8518.222904                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  8518.222904                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          642                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          642                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       162195                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       162195                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   1329931404                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1329931404                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.006457                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.006457                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  8199.583242                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  8199.583242                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data        41145                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        41145                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data         8353                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total         8353                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data        49498                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        49498                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.168754                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.168754                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data         5771                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total         5771                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data     29432538                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     29432538                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.116591                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.116591                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  5100.075897                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  5100.075897                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.656718                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          111047682                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           810222                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           137.058340                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     18573644870892                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.520335                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.136383                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.001016                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.998313                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999330                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          303                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        897065174                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       897065174                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           23                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     81601607                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        81601630                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           23                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     81601607                       # number of overall hits
system.cpu3.icache.overall_hits::total       81601630                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst        24211                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24213                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst        24211                       # number of overall misses
system.cpu3.icache.overall_misses::total        24213                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    306601758                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    306601758                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    306601758                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    306601758                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           25                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     81625818                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     81625843                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           25                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     81625818                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     81625843                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.080000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000297                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000297                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.080000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000297                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000297                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 12663.737888                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 12662.691860                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 12663.737888                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 12662.691860                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        21950                       # number of writebacks
system.cpu3.icache.writebacks::total            21950                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         1750                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1750                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         1750                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1750                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst        22461                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        22461                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst        22461                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        22461                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    248065020                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    248065020                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    248065020                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    248065020                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000275                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000275                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000275                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000275                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 11044.255376                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 11044.255376                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 11044.255376                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 11044.255376                       # average overall mshr miss latency
system.cpu3.icache.replacements                 21950                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           23                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     81601607                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       81601630                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst        24211                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24213                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    306601758                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    306601758                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     81625818                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     81625843                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000297                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000297                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 12663.737888                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 12662.691860                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         1750                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1750                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst        22461                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        22461                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    248065020                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    248065020                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000275                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000275                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 11044.255376                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 11044.255376                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          501.146710                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           81624093                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            22463                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          3633.712906                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     18573644870892                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.246722                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   500.899988                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.000482                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.978320                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.978802                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        653029207                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       653029207                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         671957                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       392397                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       494638                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq         1501                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp         1501                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        160728                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       160728                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       671957                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        66875                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      2433156                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            2500031                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port      2842368                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    103675648                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           106518016                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        55376                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                3544064                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        889561                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.003297                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.057326                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              886628     99.67%     99.67% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                2933      0.33%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          889561                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      1108609947                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           1.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy       22538471                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      809913588                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst        20706                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       756452                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         777158                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst        20706                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       756452                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        777158                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         1754                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        53765                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        55526                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         1754                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        53765                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        55526                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    155577933                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   1996417251                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   2151995184                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    155577933                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   1996417251                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   2151995184                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst        22460                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       810217                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       832684                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst        22460                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       810217                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       832684                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.078094                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.066359                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.066683                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.078094                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.066359                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.066683                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 88698.935576                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 37132.284032                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 38756.531787                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 88698.935576                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 37132.284032                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 38756.531787                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        55375                       # number of writebacks
system.cpu3.l2cache.writebacks::total           55375                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         1754                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        53765                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        55519                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         1754                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        53765                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        55519                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    154993851                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   1978513506                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   2133507357                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    154993851                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   1978513506                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   2133507357                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.078094                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.066359                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.066675                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.078094                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.066359                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.066675                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 88365.935576                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 36799.284032                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 38428.418325                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 88365.935576                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 36799.284032                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 38428.418325                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                55375                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       377197                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       377197                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       377197                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       377197                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       454206                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       454206                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       454206                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       454206                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data         1499                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         1499                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        18315                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        18315                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data         1501                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         1501                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.001332                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.001332                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data  9157.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total  9157.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.001332                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.001332                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       152824                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       152824                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data         7904                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         7904                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data    613389330                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total    613389330                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       160728                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       160728                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.049176                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.049176                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 77604.925354                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 77604.925354                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data         7904                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         7904                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data    610757298                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total    610757298                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.049176                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.049176                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 77271.925354                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 77271.925354                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst        20706                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       603628                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       624334                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         1754                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        45861                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        47622                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    155577933                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   1383027921                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   1538605854                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst        22460                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       649489                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       671956                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.078094                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.070611                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.070871                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 88698.935576                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 30156.950808                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 32308.719793                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1754                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        45861                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        47615                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    154993851                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   1367756208                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   1522750059                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.078094                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.070611                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.070860                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 88365.935576                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 29823.950808                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 31980.469579                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2415.086004                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           1665587                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           57871                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           28.781030                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    18573644870892                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   110.697298                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     5.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   339.625987                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  1957.762718                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.027026                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.001221                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.082917                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.477969                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.589621                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2496                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          245                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          764                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1447                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        26707279                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       26707279                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 18573644880559                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  77638334273                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              191053                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty         62098                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        150453                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict              2651                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                13                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp               13                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              31510                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             31510                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         191053                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       165674                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       162320                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       164580                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       163766                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                  656340                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      7007168                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      6865152                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      6960704                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      6927040                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 27760064                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                              4014                       # Total snoops (count)
system.l3bus.snoopTraffic                       87232                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             226590                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   226590    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               226590                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            214759692                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            37425834                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            36672574                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            37179080                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            36988603                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst          577                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data        40006                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst          514                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data        38951                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst          583                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        39633                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst          571                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data        39359                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              160194                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst          577                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data        40006                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst          514                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data        38951                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst          583                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        39633                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst          571                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data        39359                       # number of overall hits
system.l3cache.overall_hits::total             160194                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst         1183                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        14410                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst         1183                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        14389                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst         1183                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        14405                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1183                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        14405                       # number of demand (read+write) misses
system.l3cache.demand_misses::total             62369                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst         1183                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        14410                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst         1183                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        14389                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst         1183                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        14405                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1183                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        14405                       # number of overall misses
system.l3cache.overall_misses::total            62369                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    138000861                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   1204785009                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst    135734463                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   1202188941                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    143866656                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   1209286503                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    139969557                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   1212732387                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total   5386564377                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    138000861                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   1204785009                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst    135734463                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   1202188941                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    143866656                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   1209286503                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    139969557                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   1212732387                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total   5386564377                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         1760                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data        54416                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst         1697                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data        53340                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst         1766                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        54038                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         1754                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        53764                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          222563                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         1760                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data        54416                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst         1697                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data        53340                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst         1766                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        54038                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         1754                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        53764                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         222563                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.672159                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.264812                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.697113                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.269760                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.669875                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.266572                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.674458                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.267930                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.280231                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.672159                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.264812                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.697113                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.269760                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.669875                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.266572                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.674458                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.267930                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.280231                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 116653.306002                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 83607.564816                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 114737.500423                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 83549.165404                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 121611.712595                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 83949.080389                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 118317.461538                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 84188.294828                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 86366.053280                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 116653.306002                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 83607.564816                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 114737.500423                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 83549.165404                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 121611.712595                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 83949.080389                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 118317.461538                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 84188.294828                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 86366.053280                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks           1363                       # number of writebacks
system.l3cache.writebacks::total                 1363                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst         1183                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        14410                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst         1183                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        14389                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst         1183                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        14405                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1183                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        14405                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total        62341                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst         1183                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        14410                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst         1183                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        14389                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst         1183                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        14405                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1183                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        14405                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total        62341                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst    130122081                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   1108814409                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst    127855683                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   1106358201                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst    135987876                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   1113349203                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    132090777                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   1116795087                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total   4971373317                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst    130122081                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   1108814409                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst    127855683                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   1106358201                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst    135987876                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   1113349203                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    132090777                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   1116795087                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total   4971373317                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.672159                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.264812                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.697113                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.269760                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.669875                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.266572                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.674458                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.267930                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.280105                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.672159                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.264812                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.697113                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.269760                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.669875                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.266572                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.674458                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.267930                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.280105                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 109993.306002                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 76947.564816                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 108077.500423                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 76889.165404                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 114951.712595                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 77289.080389                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 111657.461538                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 77528.294828                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 79744.843955                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 109993.306002                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 76947.564816                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 108077.500423                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 76889.165404                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 114951.712595                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 77289.080389                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 111657.461538                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 77528.294828                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 79744.843955                       # average overall mshr miss latency
system.l3cache.replacements                      4014                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks        60735                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        60735                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks        60735                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        60735                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       150453                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       150453                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       150453                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       150453                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            4                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            4                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            3                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total              13                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total           13                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          457                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data          467                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          554                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data          526                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total             2004                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data         7375                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data         7377                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data         7377                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data         7377                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          29506                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data    575682075                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data    574051707                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data    573616143                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data    571671756                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   2295021681                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data         7832                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data         7844                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data         7931                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data         7903                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        31510                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.941650                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.940464                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.930148                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.933443                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.936401                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 78058.586441                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 77816.416836                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 77757.373322                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 77493.799105                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 77781.525147                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data         7375                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data         7377                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data         7377                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data         7377                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        29506                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    526564575                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    524920887                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    524485323                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data    522540936                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   2098511721                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.941650                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.940464                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.930148                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.933443                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.936401                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 71398.586441                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 71156.416836                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 71097.373322                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 70833.799105                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 71121.525147                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst          577                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data        39549                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst          514                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data        38484                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst          583                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        39079                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst          571                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data        38833                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       158190                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         1183                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data         7035                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst         1183                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data         7012                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst         1183                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data         7028                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1183                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data         7028                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total        32863                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    138000861                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data    629102934                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    135734463                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data    628137234                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    143866656                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data    635670360                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    139969557                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data    641060631                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total   3091542696                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         1760                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        46584                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst         1697                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        45496                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst         1766                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        46107                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         1754                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        45861                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       191053                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.672159                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.151018                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.697113                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.154123                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.669875                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.152428                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.674458                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.153246                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.172010                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 116653.306002                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 89424.724094                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 114737.500423                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 89580.324301                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 121611.712595                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 90448.258395                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 118317.461538                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 91215.229226                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 94073.660226                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1183                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         7035                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1183                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         7012                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1183                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data         7028                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1183                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data         7028                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total        32835                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    130122081                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    582249834                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    127855683                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    581437314                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    135987876                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data    588863880                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    132090777                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    594254151                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total   2872861596                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.672159                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.151018                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.697113                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.154123                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.669875                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.152428                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.674458                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.153246                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.171863                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 109993.306002                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 82764.724094                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 108077.500423                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 82920.324301                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 114951.712595                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 83788.258395                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 111657.461538                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 84555.229226                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 87493.881407                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            35257.016986                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 371395                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               211181                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.758657                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         18573914239587                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 35257.016986                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.537979                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.537979                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        46960                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          828                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         5065                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        40926                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.716553                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses              7151405                       # Number of tag accesses
system.l3cache.tags.data_accesses             7151405                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     14399.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      1183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     14377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      1183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     14394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     14395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014668186814                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           73                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           73                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              141762                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1250                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       62341                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1363                       # Number of write requests accepted
system.mem_ctrls.readBursts                     62341                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1363                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     44                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      44.43                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 62341                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1363                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   21816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           73                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     852.780822                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    103.542331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4695.636450                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           68     93.15%     93.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      1.37%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            2      2.74%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            1      1.37%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-39935            1      1.37%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            73                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           73                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.013699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.003816                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.589094                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4      5.48%      5.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               60     82.19%     87.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9     12.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            73                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3989824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                87232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     51.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   77624147484                       # Total gap between requests
system.mem_ctrls.avgGap                    1218512.93                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        75712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data       921536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        75712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data       920128                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        75712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data       921216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        75712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data       921280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        84160                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 975188.236031587934                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 11869598.825544238091                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 975188.236031587934                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 11851463.456826830283                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 975188.236031587934                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 11865477.150835735723                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 975188.236031587934                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 11866301.485777437687                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1084000.448336042231                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst         1183                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        14410                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst         1183                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        14389                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst         1183                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        14405                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1183                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        14405                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1363                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     85784174                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data    568604798                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     83519993                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data    566874857                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     91646048                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data    573300274                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     87754262                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data    576656067                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3262242598992                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     72514.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     39459.04                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     70600.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     39396.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     77469.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     39798.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     74179.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     40031.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 2393428172.41                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses            16300                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               3274                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                      327                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   2069                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           31                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        75712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data       922240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        75712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data       920896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        75712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data       921920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        75712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data       921920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3991616                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        75712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        75712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        75712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        75712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       303360                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        87232                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        87232                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst         1183                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        14410                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst         1183                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        14389                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst         1183                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        14405                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1183                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        14405                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          62369                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1363                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1363                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         1649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         4122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         1649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         4122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         1649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         1649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         4122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       975188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     11878667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       975188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     11861355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       975188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     11874545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       975188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     11874545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         51412946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         1649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         1649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         1649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         1649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       975188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       975188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       975188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       975188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3907348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      1123569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         1123569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      1123569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         1649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         4122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         1649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         4122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         1649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         1649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         4122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       975188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     11878667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       975188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     11861355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       975188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     11874545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       975188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     11874545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        52536515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                62297                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1315                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2215                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2177                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2271                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2085                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2137                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1953                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1849                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2193                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2193                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1993                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1905                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         2004                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         2001                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         2583                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         2603                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         1760                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         1718                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         1418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         1474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         1378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         1322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         1790                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         1792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         1461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         1578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         1678                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         1603                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           30                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           26                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           51                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           52                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           18                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          137                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          170                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16           25                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17           25                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18          179                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19          184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1544441349                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             207573604                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2634140473                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                24791.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           42283.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               46892                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                414                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            75.27                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           31.48                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        16306                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   249.673004                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   146.849916                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   320.359203                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5392     33.07%     33.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7523     46.14%     79.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          529      3.24%     82.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          238      1.46%     83.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          173      1.06%     84.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          127      0.78%     85.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          126      0.77%     86.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          124      0.76%     87.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2074     12.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        16306                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3987008                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              84160                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               51.353594                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                1.084000                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.27                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    50854370.111997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    67610233.084799                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   262040917.689588                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  4942422.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 27678459613.832367                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 14958729745.749594                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 39188579159.650192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  82211216462.345810                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1058.899661                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  59695749679                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6992650000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  10949934594                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32863                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1363                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2651                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29506                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29506                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          32863                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       128752                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       128752                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 128752                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port      4078848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total      4078848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4078848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             62369                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   62369    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               62369                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy            23911731                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          115132317                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       98951129                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     69389489                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      5474470                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     45131571                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       44351093                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    98.270661                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed       13007071                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect         1104                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       113644                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       100293                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        13351                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          421                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    331994963                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         5396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      5148051                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    187685745                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.450023                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.759561                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     50814214     27.07%     27.07% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     55452376     29.55%     56.62% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2     15971559      8.51%     65.13% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     19029909     10.14%     75.27% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      8542463      4.55%     79.82% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      4212407      2.24%     82.06% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3313072      1.77%     83.83% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      2559147      1.36%     85.19% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     27790598     14.81%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    187685745                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249991947                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     459834353                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           94320446                       # Number of memory references committed
system.switch_cpus0.commit.loads             69204803                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          44715918                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating           1967904                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          456279047                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      6687207                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      2969188      0.65%      0.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    352561984     76.67%     77.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      2723470      0.59%     77.91% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv      6755289      1.47%     79.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd        32287      0.01%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        34388      0.01%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt           24      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc       107718      0.02%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd       103564      0.02%     79.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt       224680      0.05%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv         1315      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     68376470     14.87%     94.36% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     24490761      5.33%     99.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead       828333      0.18%     99.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       624882      0.14%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    459834353                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     27790598                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        22332153                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     83507512                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         95527513                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     26333162                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       5213978                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     40262972                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred       343081                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     881246340                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts      1953282                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           99982349                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           33049978                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               131133                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 5772                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      4993519                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             535780925                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           98951129                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     57458457                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            222377732                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles       11081270                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles          278                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles         2169                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         81626022                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        11596                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    232914333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     4.174581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.380147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        68192407     29.28%     29.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1        12383326      5.32%     34.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         9603919      4.12%     38.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3        14994476      6.44%     45.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        10951508      4.70%     49.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5        16049613      6.89%     56.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6        11987431      5.15%     61.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7        10246766      4.40%     66.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        78504887     33.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    232914333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.424413                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.298028                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           81626351                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  422                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           13031871                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       54712539                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses        64497                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        40594                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      16086794                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads        40049                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  77638344273                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       5213978                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        33587613                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       43453561                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            5                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles        109677926                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     40981235                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     849422921                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       381653                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      30888351                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       2309970                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       3550228                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.fullRegistersEvents            9                       # Number of times there has been no free registers
system.switch_cpus0.rename.renamedOperands   1066805012                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         2186128326                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups      1365106327                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups          2569997                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    585164227                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       481640753                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         95752569                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               951312766                       # The number of ROB reads
system.switch_cpus0.rob.writes             1629286564                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249991947                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          459834353                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       98955526                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     69389812                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      5474308                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     45136010                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       44356945                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    98.273961                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed       13010379                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect         1137                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       113503                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       100191                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        13312                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          419                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    332031258                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         5396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      5148351                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    187680029                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.450170                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.759462                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     50794353     27.06%     27.06% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     55460889     29.55%     56.62% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2     15975907      8.51%     65.13% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     19032500     10.14%     75.27% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      8542113      4.55%     79.82% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      4213716      2.25%     82.06% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3312824      1.77%     83.83% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      2557953      1.36%     85.19% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     27789774     14.81%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    187680029                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     459848042                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           94323543                       # Number of memory references committed
system.switch_cpus1.commit.loads             69207116                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          44717217                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating           1967972                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          456292707                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      6687410                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass      2969199      0.65%      0.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    352572506     76.67%     77.32% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      2723513      0.59%     77.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv      6755289      1.47%     79.38% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd        32287      0.01%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        34388      0.01%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt           24      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc       107722      0.02%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd       103568      0.02%     79.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt       224688      0.05%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv         1315      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     68378753     14.87%     94.36% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     24491523      5.33%     99.68% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead       828363      0.18%     99.86% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       624904      0.14%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    459848042                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     27789774                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        22334299                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     83496506                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         95531896                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     26335915                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       5214253                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     40269688                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred       342814                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     881290849                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts      1952005                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           99989456                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           33051652                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               131158                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 5780                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      4992320                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             535798234                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           98955526                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     57467515                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            222376422                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles       11080930                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles          286                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles         3391                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         81632144                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes        11466                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    232912884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     4.174754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.380069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        68182578     29.27%     29.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1        12385651      5.32%     34.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         9601888      4.12%     38.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3        14997241      6.44%     45.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4        10953709      4.70%     49.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5        16050245      6.89%     56.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6        11989867      5.15%     61.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7        10246074      4.40%     66.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        78505631     33.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    232912884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.424432                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.298102                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           81632474                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  424                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           13029677                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       54715686                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        64446                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        40646                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      16089104                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads        40071                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  77638344273                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       5214253                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        33590527                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       43453714                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            5                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles        109684656                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     40969714                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     849470662                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       378969                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      30889703                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       2297216                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       3547475                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.fullRegistersEvents            9                       # Number of times there has been no free registers
system.switch_cpus1.rename.renamedOperands   1066874441                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         2186229328                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups      1365185677                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups          2569691                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    585181296                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       481692989                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         95764625                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               951357858                       # The number of ROB reads
system.switch_cpus1.rob.writes             1629391384                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          459848042                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       98959617                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     69394201                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      5474358                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     45136783                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       44354599                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    98.267081                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed       13009073                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect         1119                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       113894                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits        99932                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        13962                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          438                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    332029886                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         5396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      5148233                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    187673269                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.450183                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.759482                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     50794810     27.07%     27.07% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     55456859     29.55%     56.62% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2     15973638      8.51%     65.13% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     19031686     10.14%     75.27% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      8542235      4.55%     79.82% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      4214051      2.25%     82.06% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      3312808      1.77%     83.83% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2558929      1.36%     85.19% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     27788253     14.81%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    187673269                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249991589                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     459833763                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           94320306                       # Number of memory references committed
system.switch_cpus2.commit.loads             69204705                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          44715867                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating           1967904                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          456278458                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      6687201                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass      2969188      0.65%      0.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    352561535     76.67%     77.32% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      2723469      0.59%     77.91% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv      6755289      1.47%     79.38% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd        32287      0.01%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        34388      0.01%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt           24      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc       107718      0.02%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd       103564      0.02%     79.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt       224680      0.05%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv         1315      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     68376372     14.87%     94.36% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     24490719      5.33%     99.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead       828333      0.18%     99.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       624882      0.14%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    459833763                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     27788253                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        22339120                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     83486157                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         95532284                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     26335134                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       5214262                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     40266378                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred       342777                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     881277192                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts      1951273                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           99991490                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           33050854                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               131274                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 5751                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      5001813                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             535797554                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           98959617                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     57463604                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            222361686                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles       11081254                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles          284                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles         2562                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         81626866                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes        11809                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    232906972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     4.174864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.380066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        68178036     29.27%     29.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1        12383387      5.32%     34.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         9603868      4.12%     38.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3        14997247      6.44%     45.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4        10952623      4.70%     49.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5        16050179      6.89%     56.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6        11988041      5.15%     61.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7        10246282      4.40%     66.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        78507309     33.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    232906972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.424450                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.298099                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           81627212                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  440                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           13031667                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       54719730                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses        64461                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        40699                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      16087776                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads        40038                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             7                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  77638344273                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       5214262                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        33593486                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       43448227                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            5                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles        109685319                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     40965658                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     849455588                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       382215                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      30887016                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       2314038                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       3531642                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.fullRegistersEvents            9                       # Number of times there has been no free registers
system.switch_cpus2.rename.renamedOperands   1066841369                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         2186208987                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups      1365160076                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups          2570945                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    585163483                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       481677776                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         95748594                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               951336968                       # The number of ROB reads
system.switch_cpus2.rob.writes             1629360490                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249991589                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          459833763                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       98953721                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     69390138                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      5474474                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     45131569                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       44351467                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    98.271494                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed       13008212                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect         1132                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       114152                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits        99889                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        14263                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          433                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    332012242                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         5396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      5148261                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    187680819                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.450109                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.759544                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     50805088     27.07%     27.07% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     55455331     29.55%     56.62% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2     15973015      8.51%     65.13% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     19029930     10.14%     75.27% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      8541661      4.55%     79.82% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      4214121      2.25%     82.06% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      3312379      1.76%     83.83% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      2558483      1.36%     85.19% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     27790811     14.81%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    187680819                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249994422                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     459838543                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           94321354                       # Number of memory references committed
system.switch_cpus3.commit.loads             69205506                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          44716320                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating           1967926                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          456283230                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      6687272                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass      2969191      0.65%      0.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    352565244     76.67%     77.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      2723485      0.59%     77.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv      6755289      1.47%     79.38% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd        32287      0.01%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        34388      0.01%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt           24      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc       107719      0.02%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd       103565      0.02%     79.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt       224682      0.05%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv         1315      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     68377163     14.87%     94.36% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     24490958      5.33%     99.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       828343      0.18%     99.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       624890      0.14%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    459838543                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     27790811                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        22338815                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     83493362                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         95530270                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     26334857                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       5214138                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     40265487                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred       342973                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     881274634                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts      1952489                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           99985787                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           33051799                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses               131243                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 5776                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      4997876                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             535803458                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           98953721                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     57459568                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            222370146                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles       11081260                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles          322                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles         2483                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         81625818                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes        11802                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    232911457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     4.174722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.380132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        68186669     29.28%     29.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1        12385043      5.32%     34.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         9602885      4.12%     38.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        14992857      6.44%     45.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        10951188      4.70%     49.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        16050360      6.89%     56.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6        11990216      5.15%     61.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7        10244553      4.40%     66.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        78507686     33.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    232911457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.424424                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.298124                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           81626201                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                  477                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651283214832                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           13031388                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       54714196                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses        64695                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        40557                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      16087960                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads        40094                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             7                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  77638344273                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       5214138                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        33594224                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       43464481                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            5                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles        109681806                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     40956788                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     849455732                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       381681                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      30888000                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       2311557                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       3522561                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.fullRegistersEvents            9                       # Number of times there has been no free registers
system.switch_cpus3.rename.renamedOperands   1066857938                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         2186210092                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups      1365160736                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups          2570882                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    585169524                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       481688307                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         95758294                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               951329096                       # The number of ROB reads
system.switch_cpus3.rob.writes             1629331581                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249994422                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          459838543                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
