// Seed: 3459729210
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output id_3,
    output logic id_4,
    input id_5,
    input logic id_6,
    input logic id_7,
    input id_8,
    output logic id_9,
    input logic id_10,
    input logic id_11,
    input id_12
);
  logic id_13 = 1;
  assign id_13 = id_8;
endmodule
