fck/4 = 7ns

----------------------------------------------------------------------------------------------------------------------------------

Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : FIR_filter
Version: Z-2007.03-SP1
Date   : Wed Nov  1 16:18:43 2017
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: Coeffs[37] (input port clocked by MY_CLK)
  Endpoint: Single_cell_3/Mult_Pipe_reg/DOUT_reg[16]
            (rising edge-triggered flip-flop clocked by MY_CLK)
  Path Group: MY_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_filter         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MY_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.50       0.50 f
  Coeffs[37] (in)                                         0.00       0.50 f
  Single_cell_3/Bi[1] (Cell_Pipe_Nb9_Ord8_4)              0.00       0.50 f
  Single_cell_3/Product/in_b[1] (mult_n_Nb9_4)            0.00       0.50 f
  Single_cell_3/Product/mult_21/b[1] (mult_n_Nb9_4_DW_mult_tc_1)
                                                          0.00       0.50 f
  Single_cell_3/Product/mult_21/U578/ZN (XNOR2_X1)        0.06       0.56 f
  Single_cell_3/Product/mult_21/U390/ZN (OAI22_X1)        0.08       0.64 r
  Single_cell_3/Product/mult_21/U386/ZN (XNOR2_X1)        0.07       0.71 r
  Single_cell_3/Product/mult_21/U453/ZN (XNOR2_X1)        0.07       0.78 r
  Single_cell_3/Product/mult_21/U387/ZN (OAI21_X1)        0.04       0.82 f
  Single_cell_3/Product/mult_21/U388/ZN (INV_X1)          0.03       0.86 r
  Single_cell_3/Product/mult_21/U712/ZN (AOI21_X1)        0.03       0.88 f
  Single_cell_3/Product/mult_21/U714/ZN (OAI21_X1)        0.04       0.92 r
  Single_cell_3/Product/mult_21/U725/ZN (OAI21_X1)        0.04       0.96 f
  Single_cell_3/Product/mult_21/U724/ZN (AOI21_X1)        0.05       1.01 r
  Single_cell_3/Product/mult_21/U735/ZN (OAI21_X1)        0.03       1.04 f
  Single_cell_3/Product/mult_21/U713/ZN (INV_X1)          0.04       1.08 r
  Single_cell_3/Product/mult_21/U710/ZN (AOI21_X1)        0.03       1.11 f
  Single_cell_3/Product/mult_21/U734/ZN (OAI21_X1)        0.05       1.16 r
  Single_cell_3/Product/mult_21/U383/ZN (INV_X1)          0.02       1.19 f
  Single_cell_3/Product/mult_21/U381/ZN (OAI21_X1)        0.04       1.23 r
  Single_cell_3/Product/mult_21/U666/ZN (AOI22_X1)        0.04       1.27 f
  Single_cell_3/Product/mult_21/U375/ZN (OAI22_X1)        0.06       1.33 r
  Single_cell_3/Product/mult_21/U378/ZN (INV_X1)          0.02       1.35 f
  Single_cell_3/Product/mult_21/U715/ZN (AOI21_X1)        0.05       1.40 r
  Single_cell_3/Product/mult_21/U392/ZN (OAI22_X1)        0.04       1.43 f
  Single_cell_3/Product/mult_21/U733/ZN (AOI21_X1)        0.05       1.49 r
  Single_cell_3/Product/mult_21/U723/ZN (AOI21_X1)        0.04       1.53 f
  Single_cell_3/Product/mult_21/U385/ZN (AOI21_X1)        0.06       1.58 r
  Single_cell_3/Product/mult_21/U372/ZN (AOI21_X1)        0.03       1.61 f
  Single_cell_3/Product/mult_21/U374/ZN (INV_X1)          0.03       1.64 r
  Single_cell_3/Product/mult_21/U403/ZN (NAND2_X1)        0.03       1.67 f
  Single_cell_3/Product/mult_21/U409/ZN (XNOR2_X1)        0.06       1.73 f
  Single_cell_3/Product/mult_21/product[16] (mult_n_Nb9_4_DW_mult_tc_1)
                                                          0.00       1.73 f
  Single_cell_3/Product/mult_out[16] (mult_n_Nb9_4)       0.00       1.73 f
  Single_cell_3/Mult_Pipe_reg/DIN[16] (Reg_n_Nb18_9)      0.00       1.73 f
  Single_cell_3/Mult_Pipe_reg/U4/ZN (INV_X1)              0.03       1.76 r
  Single_cell_3/Mult_Pipe_reg/U2/ZN (OAI21_X1)            0.02       1.78 f
  Single_cell_3/Mult_Pipe_reg/DOUT_reg[16]/D (DFFR_X1)
                                                          0.01       1.79 f
  data arrival time                                                  1.79

  clock MY_CLK (rise edge)                                1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  clock uncertainty                                      -0.07       1.83
  Single_cell_3/Mult_Pipe_reg/DOUT_reg[16]/CK (DFFR_X1)
                                                          0.00       1.83 r
  library setup time                                     -0.04       1.79
  data required time                                                 1.79
  --------------------------------------------------------------------------
  data required time                                                 1.79
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1

------------------------------------------------------------------------------------------------------------------------------------

****************************************
Report : area
Design : FIR_filter
Version: Z-2007.03-SP1
Date   : Wed Nov  1 16:18:43 2017
****************************************

Library(s) Used:

    NangateOpenCellLibrary (File: /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db)

Number of ports:              112
Number of nets:               373
Number of cells:               16
Number of references:          16

Combinational area:       5735.757967
Noncombinational area:    2250.360073
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:          7986.118164
Total area:                 undefined
1

----------------------------------------------------------------------------------------------------------------------------------

Information: Updating design information... (UID-85)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
 
****************************************
Report : power
        -analysis_effort low
Design : FIR_filter
Version: Z-2007.03-SP1
Date   : Wed Nov  1 16:40:34 2017
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
FIR_filter             5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =   1.1404 mW   (61%)
  Net Switching Power  = 717.1055 uW   (39%)
                         ---------
Total Dynamic Power    =   1.8575 mW  (100%)

Cell Leakage Power     = 177.5689 uW

1
