--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 10
-n 3 -fastpaths -xml ISERDES_8bit.twx ISERDES_8bit.ncd -o ISERDES_8bit.twr
ISERDES_8bit.pcf -ucf Pre.ucf

Design file:              ISERDES_8bit.ncd
Physical constraint file: ISERDES_8bit.pcf
Device,package,speed:     xc4vlx60,ff1148,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% 
INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 168 paths analyzed, 58 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.117ns.
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_15 (SLICE_X52Y204.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_1 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.517ns (Levels of Logic = 8)
  Clock Path Skew:      -0.412ns (0.520 - 0.932)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_1 to PhaseSwitch/TimingCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y197.YQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_1
    SLICE_X52Y197.G1     net (fanout=2)        0.584   PhaseSwitch/TimingCnt/count<1>
    SLICE_X52Y197.COUT   Topcyg                0.561   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count<1>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X52Y198.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X52Y198.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X52Y199.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X52Y199.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X52Y200.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X52Y200.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X52Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X52Y201.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X52Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X52Y202.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X52Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X52Y203.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X52Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X52Y204.CLK    Tcinck                0.478   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/TimingCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.517ns (1.933ns logic, 0.584ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_2 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.385ns (Levels of Logic = 7)
  Clock Path Skew:      -0.442ns (0.520 - 0.962)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_2 to PhaseSwitch/TimingCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y198.XQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count_2
    SLICE_X52Y198.F2     net (fanout=2)        0.526   PhaseSwitch/TimingCnt/count<2>
    SLICE_X52Y198.COUT   Topcyf                0.576   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count<2>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X52Y199.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X52Y199.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X52Y200.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X52Y200.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X52Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X52Y201.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X52Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X52Y202.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X52Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X52Y203.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X52Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X52Y204.CLK    Tcinck                0.478   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/TimingCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.385ns (1.859ns logic, 0.526ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_5 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.333ns (Levels of Logic = 6)
  Clock Path Skew:      -0.442ns (0.520 - 0.962)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_5 to PhaseSwitch/TimingCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y199.YQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count_5
    SLICE_X52Y199.G1     net (fanout=2)        0.578   PhaseSwitch/TimingCnt/count<5>
    SLICE_X52Y199.COUT   Topcyg                0.561   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count<5>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X52Y200.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X52Y200.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X52Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X52Y201.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X52Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X52Y202.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X52Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X52Y203.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X52Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X52Y204.CLK    Tcinck                0.478   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/TimingCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.333ns (1.755ns logic, 0.578ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_14 (SLICE_X52Y204.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_1 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.462ns (Levels of Logic = 8)
  Clock Path Skew:      -0.412ns (0.520 - 0.932)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_1 to PhaseSwitch/TimingCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y197.YQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_1
    SLICE_X52Y197.G1     net (fanout=2)        0.584   PhaseSwitch/TimingCnt/count<1>
    SLICE_X52Y197.COUT   Topcyg                0.561   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count<1>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X52Y198.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X52Y198.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X52Y199.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X52Y199.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X52Y200.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X52Y200.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X52Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X52Y201.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X52Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X52Y202.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X52Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X52Y203.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X52Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X52Y204.CLK    Tcinck                0.423   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/TimingCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.462ns (1.878ns logic, 0.584ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_2 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.330ns (Levels of Logic = 7)
  Clock Path Skew:      -0.442ns (0.520 - 0.962)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_2 to PhaseSwitch/TimingCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y198.XQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count_2
    SLICE_X52Y198.F2     net (fanout=2)        0.526   PhaseSwitch/TimingCnt/count<2>
    SLICE_X52Y198.COUT   Topcyf                0.576   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count<2>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X52Y199.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X52Y199.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X52Y200.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X52Y200.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X52Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X52Y201.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X52Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X52Y202.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X52Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X52Y203.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X52Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X52Y204.CLK    Tcinck                0.423   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/TimingCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.330ns (1.804ns logic, 0.526ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_5 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.278ns (Levels of Logic = 6)
  Clock Path Skew:      -0.442ns (0.520 - 0.962)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_5 to PhaseSwitch/TimingCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y199.YQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count_5
    SLICE_X52Y199.G1     net (fanout=2)        0.578   PhaseSwitch/TimingCnt/count<5>
    SLICE_X52Y199.COUT   Topcyg                0.561   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count<5>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X52Y200.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X52Y200.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X52Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X52Y201.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X52Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X52Y202.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X52Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X52Y203.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X52Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X52Y204.CLK    Tcinck                0.423   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/TimingCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.278ns (1.700ns logic, 0.578ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_14 (SLICE_X52Y204.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/Sync_TRG1 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.244ns (Levels of Logic = 0)
  Clock Path Skew:      -0.442ns (0.520 - 0.962)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/Sync_TRG1 to PhaseSwitch/TimingCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y198.XQ     Tcko                  0.340   PhaseSwitch/Sync_TRG1
                                                       PhaseSwitch/Sync_TRG1
    SLICE_X52Y204.SR     net (fanout=18)       0.747   PhaseSwitch/Sync_TRG1
    SLICE_X52Y204.CLK    Tsrck                 1.157   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.244ns (1.497ns logic, 0.747ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_15 (SLICE_X52Y204.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.804ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_15 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_15 to PhaseSwitch/TimingCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y204.YQ     Tcko                  0.331   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/count_15
    SLICE_X52Y204.G4     net (fanout=2)        0.337   PhaseSwitch/TimingCnt/count<15>
    SLICE_X52Y204.CLK    Tckg        (-Th)    -0.136   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/count<15>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/TimingCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.467ns logic, 0.337ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_4 (SLICE_X52Y199.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_4 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.807ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_4 to PhaseSwitch/TimingCnt/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y199.XQ     Tcko                  0.331   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count_4
    SLICE_X52Y199.F4     net (fanout=2)        0.319   PhaseSwitch/TimingCnt/count<4>
    SLICE_X52Y199.CLK    Tckf        (-Th)    -0.157   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count<4>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<4>
                                                       PhaseSwitch/TimingCnt/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.488ns logic, 0.319ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_8 (SLICE_X52Y201.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_8 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.807ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_8 to PhaseSwitch/TimingCnt/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y201.XQ     Tcko                  0.331   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/count_8
    SLICE_X52Y201.F4     net (fanout=2)        0.319   PhaseSwitch/TimingCnt/count<8>
    SLICE_X52Y201.CLK    Tckf        (-Th)    -0.157   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/count<8>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<8>
                                                       PhaseSwitch/TimingCnt/count_8
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.488ns logic, 0.319ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/TimingCnt/count<0>/CLK
  Logical resource: PhaseSwitch/TimingCnt/count_0/CK
  Location pin: SLICE_X52Y197.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/TimingCnt/count<0>/CLK
  Logical resource: PhaseSwitch/TimingCnt/count_1/CK
  Location pin: SLICE_X52Y197.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/TimingCnt/count<2>/CLK
  Logical resource: PhaseSwitch/TimingCnt/count_2/CK
  Location pin: SLICE_X52Y198.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FCT_40 = PERIOD TIMEGRP "FCT_40" 25 ns HIGH 50% 
INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 136 paths analyzed, 38 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.699ns.
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_15 (SLICE_X54Y195.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_1 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.511ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_1 to PhaseSwitch/SysClkCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y188.YQ     Tcko                  0.360   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count_1
    SLICE_X54Y188.G1     net (fanout=2)        0.578   PhaseSwitch/SysClkCnt/count<1>
    SLICE_X54Y188.COUT   Topcyg                0.561   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count<1>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X54Y189.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X54Y189.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X54Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X54Y190.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y191.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y192.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y193.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y194.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X54Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X54Y195.CLK    Tcinck                0.478   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/SysClkCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.511ns (1.933ns logic, 0.578ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_2 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.385ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_2 to PhaseSwitch/SysClkCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y189.XQ     Tcko                  0.360   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count_2
    SLICE_X54Y189.F2     net (fanout=2)        0.526   PhaseSwitch/SysClkCnt/count<2>
    SLICE_X54Y189.COUT   Topcyf                0.576   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count<2>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X54Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X54Y190.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y191.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y192.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y193.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y194.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X54Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X54Y195.CLK    Tcinck                0.478   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/SysClkCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.385ns (1.859ns logic, 0.526ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_4 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.321ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_4 to PhaseSwitch/SysClkCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y190.XQ     Tcko                  0.360   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/count_4
    SLICE_X54Y190.F2     net (fanout=3)        0.551   PhaseSwitch/SysClkCnt/count<4>
    SLICE_X54Y190.COUT   Topcyf                0.576   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/count<4>_rt.1
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y191.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y192.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y193.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y194.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X54Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X54Y195.CLK    Tcinck                0.478   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/SysClkCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.321ns (1.770ns logic, 0.551ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_14 (SLICE_X54Y195.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_1 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.456ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_1 to PhaseSwitch/SysClkCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y188.YQ     Tcko                  0.360   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count_1
    SLICE_X54Y188.G1     net (fanout=2)        0.578   PhaseSwitch/SysClkCnt/count<1>
    SLICE_X54Y188.COUT   Topcyg                0.561   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count<1>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X54Y189.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X54Y189.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X54Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X54Y190.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y191.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y192.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y193.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y194.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X54Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X54Y195.CLK    Tcinck                0.423   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/SysClkCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.456ns (1.878ns logic, 0.578ns route)
                                                       (76.5% logic, 23.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_2 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.330ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_2 to PhaseSwitch/SysClkCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y189.XQ     Tcko                  0.360   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count_2
    SLICE_X54Y189.F2     net (fanout=2)        0.526   PhaseSwitch/SysClkCnt/count<2>
    SLICE_X54Y189.COUT   Topcyf                0.576   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count<2>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X54Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X54Y190.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y191.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y192.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y193.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y194.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X54Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X54Y195.CLK    Tcinck                0.423   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/SysClkCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.330ns (1.804ns logic, 0.526ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_4 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.266ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_4 to PhaseSwitch/SysClkCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y190.XQ     Tcko                  0.360   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/count_4
    SLICE_X54Y190.F2     net (fanout=3)        0.551   PhaseSwitch/SysClkCnt/count<4>
    SLICE_X54Y190.COUT   Topcyf                0.576   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/count<4>_rt.1
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y191.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y192.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y193.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y194.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X54Y195.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X54Y195.CLK    Tcinck                0.423   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/SysClkCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.266ns (1.715ns logic, 0.551ns route)
                                                       (75.7% logic, 24.3% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_13 (SLICE_X54Y194.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_1 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.422ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_1 to PhaseSwitch/SysClkCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y188.YQ     Tcko                  0.360   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count_1
    SLICE_X54Y188.G1     net (fanout=2)        0.578   PhaseSwitch/SysClkCnt/count<1>
    SLICE_X54Y188.COUT   Topcyg                0.561   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count<1>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X54Y189.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X54Y189.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X54Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X54Y190.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y191.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y192.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y193.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y194.CLK    Tcinck                0.478   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/SysClkCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.422ns (1.844ns logic, 0.578ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_2 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.296ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_2 to PhaseSwitch/SysClkCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y189.XQ     Tcko                  0.360   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count_2
    SLICE_X54Y189.F2     net (fanout=2)        0.526   PhaseSwitch/SysClkCnt/count<2>
    SLICE_X54Y189.COUT   Topcyf                0.576   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count<2>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X54Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X54Y190.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y191.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y192.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y193.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y194.CLK    Tcinck                0.478   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/SysClkCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.296ns (1.770ns logic, 0.526ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_4 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.232ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_4 to PhaseSwitch/SysClkCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y190.XQ     Tcko                  0.360   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/count_4
    SLICE_X54Y190.F2     net (fanout=3)        0.551   PhaseSwitch/SysClkCnt/count<4>
    SLICE_X54Y190.COUT   Topcyf                0.576   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/count<4>_rt.1
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X54Y191.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X54Y192.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y193.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X54Y193.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y194.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X54Y194.CLK    Tcinck                0.478   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/SysClkCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.232ns (1.681ns logic, 0.551ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_FCT_40 = PERIOD TIMEGRP "FCT_40" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_0 (SLICE_X54Y188.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/SysClkCnt/count_0 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.807ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 25.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/SysClkCnt/count_0 to PhaseSwitch/SysClkCnt/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y188.XQ     Tcko                  0.331   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count_0
    SLICE_X54Y188.F4     net (fanout=2)        0.319   PhaseSwitch/SysClkCnt/count<0>
    SLICE_X54Y188.CLK    Tckf        (-Th)    -0.157   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_lut<0>_INV_0
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<0>
                                                       PhaseSwitch/SysClkCnt/count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.488ns logic, 0.319ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_15 (SLICE_X54Y195.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.821ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/SysClkCnt/count_15 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 25.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/SysClkCnt/count_15 to PhaseSwitch/SysClkCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y195.YQ     Tcko                  0.331   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/count_15
    SLICE_X54Y195.G4     net (fanout=3)        0.354   PhaseSwitch/SysClkCnt/count<15>
    SLICE_X54Y195.CLK    Tckg        (-Th)    -0.136   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/count<15>_rt.1
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/SysClkCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.467ns logic, 0.354ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_6 (SLICE_X54Y191.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.830ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/SysClkCnt/count_6 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.830ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 25.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/SysClkCnt/count_6 to PhaseSwitch/SysClkCnt/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y191.XQ     Tcko                  0.331   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/count_6
    SLICE_X54Y191.F4     net (fanout=3)        0.342   PhaseSwitch/SysClkCnt/count<6>
    SLICE_X54Y191.CLK    Tckf        (-Th)    -0.157   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/count<6>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<6>
                                                       PhaseSwitch/SysClkCnt/count_6
    -------------------------------------------------  ---------------------------
    Total                                      0.830ns (0.488ns logic, 0.342ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_FCT_40 = PERIOD TIMEGRP "FCT_40" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/SysClkCnt/count<0>/CLK
  Logical resource: PhaseSwitch/SysClkCnt/count_0/CK
  Location pin: SLICE_X54Y188.CLK
  Clock network: FCT40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/SysClkCnt/count<0>/CLK
  Logical resource: PhaseSwitch/SysClkCnt/count_1/CK
  Location pin: SLICE_X54Y188.CLK
  Clock network: FCT40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/SysClkCnt/count<2>/CLK
  Logical resource: PhaseSwitch/SysClkCnt/count_2/CK
  Location pin: SLICE_X54Y189.CLK
  Clock network: FCT40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% 
INPUT_JITTER         0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% INPUT_JITTER
        0.375 ns;
--------------------------------------------------------------------------------
Slack: 3.126ns (max period limit - period)
  Period: 12.500ns
  Max period limit: 15.626ns (63.996MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLK2X
  Logical resource: DLL/DCM_ADV_INST/CLK2X
  Location pin: DCM_ADV_X0Y7.CLK2X
  Clock network: DLL/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: DLL/DCM_ADV_INST/CLKIN
  Logical resource: DLL/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y7.CLKIN
  Clock network: DLL/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLK0
  Logical resource: DLL/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y7.CLK0
  Clock network: DLL/CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.930ns.
--------------------------------------------------------------------------------

Paths for end point DataP_2 (SLICE_X58Y157.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DataP_1 (FF)
  Destination:          DataP_2 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.930ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 0.000ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DataP_1 to DataP_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y122.XQ     Tcko                  0.360   DataP_1
                                                       DataP_1
    SLICE_X58Y157.BY     net (fanout=3)        2.290   DataP_1
    SLICE_X58Y157.CLK    Tdick                 0.280   DataP_2
                                                       DataP_2
    -------------------------------------------------  ---------------------------
    Total                                      2.930ns (0.640ns logic, 2.290ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point Mshreg_DataP_01/SRL16E (SLICE_X34Y122.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDDR_inst/FF2 (FF)
  Destination:          Mshreg_DataP_01/SRL16E (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.708ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 0.000ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: IDDR_inst/FF2 to Mshreg_DataP_01/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y89.Q1      Tickq                 0.594   Data_p
                                                       IDDR_inst/FF2
    SLICE_X34Y122.BY     net (fanout=1)        1.818   Data_p
    SLICE_X34Y122.CLK    Tds                   0.296   DataP_1
                                                       Mshreg_DataP_01/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      2.708ns (0.890ns logic, 1.818ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point Mshreg_DataN_01/SRL16E (SLICE_X48Y138.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDDR_inst/FF3 (FF)
  Destination:          Mshreg_DataN_01/SRL16E (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.539ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 0.000ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: IDDR_inst/FF3 to Mshreg_DataN_01/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y89.Q2      Tickq                 0.575   Data_p
                                                       IDDR_inst/FF3
    SLICE_X48Y138.BY     net (fanout=1)        1.668   Data_n
    SLICE_X48Y138.CLK    Tds                   0.296   DataN_1
                                                       Mshreg_DataN_01/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      2.539ns (0.871ns logic, 1.668ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DataP_del_3 (SLICE_X58Y159.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DataP_2 (FF)
  Destination:          DataP_del_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.594ns (Levels of Logic = 0)
  Clock Path Skew:      0.201ns (0.517 - 0.316)
  Source Clock:         DCO rising at 3.125ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DataP_2 to DataP_del_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y157.YQ     Tcko                  0.331   DataP_2
                                                       DataP_2
    SLICE_X58Y159.BY     net (fanout=3)        0.344   DataP_2
    SLICE_X58Y159.CLK    Tckdi       (-Th)     0.081   DataP_del_3
                                                       DataP_del_3
    -------------------------------------------------  ---------------------------
    Total                                      0.594ns (0.250ns logic, 0.344ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point DataP_1 (SLICE_X34Y122.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DataP_01 (FF)
  Destination:          DataP_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 3.125ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DataP_01 to DataP_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y122.YQ     Tcko                  0.331   DataP_1
                                                       DataP_01
    SLICE_X34Y122.BX     net (fanout=3)        0.307   DataP_01
    SLICE_X34Y122.CLK    Tckdi       (-Th)     0.082   DataP_1
                                                       DataP_1
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.249ns logic, 0.307ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point DataN_1 (SLICE_X48Y138.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.573ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DataN_01 (FF)
  Destination:          DataN_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.573ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 3.125ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DataN_01 to DataN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y138.YQ     Tcko                  0.331   DataN_1
                                                       DataN_01
    SLICE_X48Y138.BX     net (fanout=3)        0.324   DataN_01
    SLICE_X48Y138.CLK    Tckdi       (-Th)     0.082   DataN_1
                                                       DataN_1
    -------------------------------------------------  ---------------------------
    Total                                      0.573ns (0.249ns logic, 0.324ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.725ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: DataN_1/CLK
  Logical resource: Mshreg_DataN_01/SRL16E/WS
  Location pin: SLICE_X48Y138.CLK
  Clock network: DCO
--------------------------------------------------------------------------------
Slack: 1.725ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: DataP_1/CLK
  Logical resource: Mshreg_DataP_01/SRL16E/WS
  Location pin: SLICE_X34Y122.CLK
  Clock network: DCO
--------------------------------------------------------------------------------
Slack: 1.753ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.125ns
  High pulse: 1.562ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: DataN_1/CLK
  Logical resource: Mshreg_DataN_01/SRL16E/WS
  Location pin: SLICE_X48Y138.CLK
  Clock network: DCO
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" 
TS_MuxClock_in HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19 paths analyzed, 19 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.418ns.
--------------------------------------------------------------------------------

Paths for end point TriggerData_7 (SLICE_X88Y140.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      2.605ns (Levels of Logic = 0)
  Clock Path Skew:      -1.716ns (5.853 - 7.569)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y160.YQ     Tcko                  0.360   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X88Y140.SR     net (fanout=7)        1.154   FastTrigDes_o
    SLICE_X88Y140.CLK    Tsrck                 1.091   TriggerData_7
                                                       TriggerData_7
    -------------------------------------------------  ---------------------------
    Total                                      2.605ns (1.451ns logic, 1.154ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_6 (SLICE_X88Y140.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_6 (FF)
  Requirement:          12.500ns
  Data Path Delay:      2.605ns (Levels of Logic = 0)
  Clock Path Skew:      -1.716ns (5.853 - 7.569)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y160.YQ     Tcko                  0.360   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X88Y140.SR     net (fanout=7)        1.154   FastTrigDes_o
    SLICE_X88Y140.CLK    Tsrck                 1.091   TriggerData_7
                                                       TriggerData_6
    -------------------------------------------------  ---------------------------
    Total                                      2.605ns (1.451ns logic, 1.154ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_9 (SLICE_X92Y170.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      2.497ns (Levels of Logic = 0)
  Clock Path Skew:      -1.645ns (5.924 - 7.569)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y160.YQ     Tcko                  0.360   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X92Y170.SR     net (fanout=7)        1.046   FastTrigDes_o
    SLICE_X92Y170.CLK    Tsrck                 1.091   TriggerData_9
                                                       TriggerData_9
    -------------------------------------------------  ---------------------------
    Total                                      2.497ns (1.451ns logic, 1.046ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point TriggerData_15 (SLICE_X92Y160.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.928ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TrigDes_o (FF)
  Destination:          TriggerData_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.741ns (Levels of Logic = 0)
  Clock Path Skew:      -1.575ns (5.934 - 7.509)
  Source Clock:         ADC_CLK_OBUF rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: TrigDes_o to TriggerData_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y158.YQ     Tcko                  0.331   TrigDes_o
                                                       TrigDes_o
    SLICE_X92Y160.BX     net (fanout=2)        0.492   TrigDes_o
    SLICE_X92Y160.CLK    Tckdi       (-Th)     0.082   TriggerData_15
                                                       TriggerData_15
    -------------------------------------------------  ---------------------------
    Total                                      0.741ns (0.249ns logic, 0.492ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_5 (SLICE_X88Y146.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.956ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupAmp_5 (FF)
  Destination:          TriggerData_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.721ns (Levels of Logic = 0)
  Clock Path Skew:      -1.623ns (5.853 - 7.476)
  Source Clock:         ADC_CLK_OBUF rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: GroupAmp_5 to TriggerData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y146.XQ     Tcko                  0.313   GroupAmp<5>
                                                       GroupAmp_5
    SLICE_X88Y146.BX     net (fanout=1)        0.490   GroupAmp<5>
    SLICE_X88Y146.CLK    Tckdi       (-Th)     0.082   TriggerData_5
                                                       TriggerData_5
    -------------------------------------------------  ---------------------------
    Total                                      0.721ns (0.231ns logic, 0.490ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_7 (SLICE_X88Y140.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.956ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupAmp_7 (FF)
  Destination:          TriggerData_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.721ns (Levels of Logic = 0)
  Clock Path Skew:      -1.623ns (5.853 - 7.476)
  Source Clock:         ADC_CLK_OBUF rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: GroupAmp_7 to TriggerData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y141.XQ     Tcko                  0.313   GroupAmp<7>
                                                       GroupAmp_7
    SLICE_X88Y140.BX     net (fanout=1)        0.490   GroupAmp<7>
    SLICE_X88Y140.CLK    Tckdi       (-Th)     0.082   TriggerData_7
                                                       TriggerData_7
    -------------------------------------------------  ---------------------------
    Total                                      0.721ns (0.231ns logic, 0.490ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: TriggerData_15/CLK
  Logical resource: TriggerData_15/CK
  Location pin: SLICE_X92Y160.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: TriggerData_15/CLK
  Logical resource: TriggerData_10/CK
  Location pin: SLICE_X92Y160.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: TriggerData_3/CLK
  Logical resource: TriggerData_3/CK
  Location pin: SLICE_X88Y148.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" 
TS_MuxClock_in / 2 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 767 paths analyzed, 270 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.668ns.
--------------------------------------------------------------------------------

Paths for end point GroupSum_5 (SLICE_X76Y146.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AllReset (FF)
  Destination:          GroupSum_5 (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.336ns (Levels of Logic = 0)
  Clock Path Skew:      -0.084ns (0.769 - 0.853)
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: AllReset to GroupSum_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y155.YQ     Tcko                  0.360   AllReset
                                                       AllReset
    SLICE_X76Y146.SR     net (fanout=21)       1.819   AllReset
    SLICE_X76Y146.CLK    Tsrck                 1.157   GroupSum<5>
                                                       GroupSum_5
    -------------------------------------------------  ---------------------------
    Total                                      3.336ns (1.517ns logic, 1.819ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point GroupSum_4 (SLICE_X76Y146.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AllReset (FF)
  Destination:          GroupSum_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.336ns (Levels of Logic = 0)
  Clock Path Skew:      -0.084ns (0.769 - 0.853)
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: AllReset to GroupSum_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y155.YQ     Tcko                  0.360   AllReset
                                                       AllReset
    SLICE_X76Y146.SR     net (fanout=21)       1.819   AllReset
    SLICE_X76Y146.CLK    Tsrck                 1.157   GroupSum<5>
                                                       GroupSum_4
    -------------------------------------------------  ---------------------------
    Total                                      3.336ns (1.517ns logic, 1.819ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point Mshreg_AverData_0/SRL16E (SLICE_X66Y143.BY), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Sub_Ped_0 (FF)
  Destination:          Mshreg_AverData_0/SRL16E (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.366ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (1.604 - 1.613)
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Sub_Ped_0 to Mshreg_AverData_0/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y138.YQ     Tcko                  0.360   Sub_Ped<1>
                                                       Sub_Ped_0
    SLICE_X59Y141.F2     net (fanout=2)        1.195   Sub_Ped<0>
    SLICE_X59Y141.YMUX   Topy                  0.777   Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<1>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_lut<0>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<0>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_xor<1>
    SLICE_X66Y143.BY     net (fanout=1)        0.738   Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT<1>
    SLICE_X66Y143.CLK    Tds                   0.296   AverData_0
                                                       Mshreg_AverData_0/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (1.433ns logic, 1.933ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Sub_Ped_1 (FF)
  Destination:          Mshreg_AverData_0/SRL16E (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.199ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (1.604 - 1.613)
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Sub_Ped_1 to Mshreg_AverData_0/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y138.XQ     Tcko                  0.360   Sub_Ped<1>
                                                       Sub_Ped_1
    SLICE_X59Y141.G1     net (fanout=2)        1.248   Sub_Ped<1>
    SLICE_X59Y141.YMUX   Topgy                 0.557   Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<1>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_lut<1>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_xor<1>
    SLICE_X66Y143.BY     net (fanout=1)        0.738   Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT<1>
    SLICE_X66Y143.CLK    Tds                   0.296   AverData_0
                                                       Mshreg_AverData_0/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      3.199ns (1.213ns logic, 1.986ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Sub_ped_delay_0 (FF)
  Destination:          Mshreg_AverData_0/SRL16E (FF)
  Requirement:          12.500ns
  Data Path Delay:      2.575ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Sub_ped_delay_0 to Mshreg_AverData_0/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y140.YQ     Tcko                  0.360   Sub_ped_delay<1>
                                                       Sub_ped_delay_0
    SLICE_X59Y141.F3     net (fanout=1)        0.404   Sub_ped_delay<0>
    SLICE_X59Y141.YMUX   Topy                  0.777   Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<1>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_lut<0>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_cy<0>
                                                       Madd_Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT_xor<1>
    SLICE_X66Y143.BY     net (fanout=1)        0.738   Sub_ped_delay[9]_Sub_Ped[9]_add_6_OUT<1>
    SLICE_X66Y143.CLK    Tds                   0.296   AverData_0
                                                       Mshreg_AverData_0/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      2.575ns (1.433ns logic, 1.142ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point LT_Trig/Trig (SLICE_X79Y150.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LT_Trig/Trig (FF)
  Destination:          LT_Trig/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: LT_Trig/Trig to LT_Trig/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y150.YQ     Tcko                  0.313   LT_Trig/Trig
                                                       LT_Trig/Trig
    SLICE_X79Y150.G4     net (fanout=6)        0.325   LT_Trig/Trig
    SLICE_X79Y150.CLK    Tckg        (-Th)     0.125   LT_Trig/Trig
                                                       LT_Trig/Mmux_Trig_PWR_10_o_MUX_4_o11
                                                       LT_Trig/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.188ns logic, 0.325ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point Amp_Trig/Trig (SLICE_X83Y152.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupValue_Amp_Done (FF)
  Destination:          Amp_Trig/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.525ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: GroupValue_Amp_Done to Amp_Trig/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y152.YQ     Tcko                  0.331   GroupValue_Amp_Done
                                                       GroupValue_Amp_Done
    SLICE_X83Y152.G4     net (fanout=2)        0.319   GroupValue_Amp_Done
    SLICE_X83Y152.CLK    Tckg        (-Th)     0.125   Amp_Trig/Trig
                                                       Amp_Trig/Mmux_Trig_PWR_10_o_MUX_4_o11
                                                       Amp_Trig/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (0.206ns logic, 0.319ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point DelayReset_0 (SLICE_X83Y155.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Amp_Trig/Trig (FF)
  Destination:          DelayReset_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.131 - 0.129)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Amp_Trig/Trig to DelayReset_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y152.YQ     Tcko                  0.313   Amp_Trig/Trig
                                                       Amp_Trig/Trig
    SLICE_X83Y155.G4     net (fanout=4)        0.349   Amp_Trig/Trig
    SLICE_X83Y155.CLK    Tckg        (-Th)     0.125   DelayReset<0>
                                                       GroupLT_Trig_GroupAmp_Trig_AND_47_o1
                                                       DelayReset_0
    -------------------------------------------------  ---------------------------
    Total                                      0.537ns (0.188ns logic, 0.349ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 11.100ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: AllReset/CLK
  Logical resource: Mshreg_AllReset/SRL16E/WS
  Location pin: SLICE_X82Y155.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------
Slack: 11.100ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: AverData_0/CLK
  Logical resource: Mshreg_AverData_0/SRL16E/WS
  Location pin: SLICE_X66Y143.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------
Slack: 11.128ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: AllReset/CLK
  Logical resource: Mshreg_AllReset/SRL16E/WS
  Location pin: SLICE_X82Y155.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_MuxClock_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MuxClock_in                 |     25.000ns|     10.000ns|      9.418ns|            0|            0|            0|          786|
| TS_DLL_CLK0_BUF               |     25.000ns|      9.418ns|          N/A|            0|            0|           19|            0|
| TS_DLL_CLK2X_BUF              |     12.500ns|      3.668ns|          N/A|            0|            0|          767|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ADC_DCO_LVDS<0>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<0>  |    2.930|         |         |         |
ADC_DCO_LVDS_n<0>|    2.930|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS_n<0>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<0>  |    2.930|         |         |         |
ADC_DCO_LVDS_n<0>|    2.930|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock FCT_40
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FCT_40         |    2.699|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MuxClock_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MuxClock_in    |    4.709|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Qclock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Qclock         |    3.117|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1098 paths, 0 nets, and 420 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 07 15:03:07 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 341 MB



