/*
 * NOTE: File generated by lpc_cfg_utils.py
 * from LPC55S69JBD64/signal_configuration.xml
 *
 * Copyright (c) 2022, NXP
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef _ZEPHYR_DTS_BINDING_LPC55S69JBD64_
#define _ZEPHYR_DTS_BINDING_LPC55S69JBD64_

#define IOCON_MUX(port, pin, type, mux)		\
	(((((port)) & 0x3) << 30) |		\
	(((pin) & 0x3F) << 24) |		\
	(((type) & 0x3) << 22) |		\
	(((mux) & 0xF) << 0))

#define IOCON_TYPE_D 0x0
#define IOCON_TYPE_I 0x1
#define IOCON_TYPE_A 0x2

#define DMA03_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define PINT4_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define SECPINT1_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 10) /* PIO0_0 */
#define DMA12_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define PINT7_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define DMA13_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define SCT02_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 4) /* PIO0_0 */
#define DMA018_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define DMA020_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define DMA022_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define DMA16_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define PINT6_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define PINT0_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define DMA07_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define DMA014_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define FC3_SCK_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 2) /* PIO0_0 */
#define DMA021_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define DMA17_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define DMA012_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define GPIO0_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define PINT1_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define SECPINT0_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 10) /* PIO0_0 */
#define SECGPIO0_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 10) /* PIO0_0 */
#define DMA015_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define DMA06_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define DMA013_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define DMA010_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define DMA08_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define SCT06_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 4) /* PIO0_0 */
#define DMA05_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define PINT5_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define SCT01_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 4) /* PIO0_0 */
#define SCT00_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 4) /* PIO0_0 */
#define DMA09_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define DMA00_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define SCT03_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 4) /* PIO0_0 */
#define SD1_CARD_INT_N_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 6) /* PIO0_0 */
#define DMA15_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define SCT05_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 4) /* PIO0_0 */
#define DMA18_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define DMA019_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define DMA19_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define DMA011_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define PINT3_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define DMA10_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define DMA14_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define DMA01_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define DMA04_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define DMA017_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define PMC1_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define CTIMER00_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 3) /* PIO0_0 */
#define DMA11_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define DMA016_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define DMA02_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define PINT2_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 0) /* PIO0_0 */
#define SCT04_PIO0_0 IOCON_MUX(0, 0, IOCON_TYPE_A, 4) /* PIO0_0 */
#define CTIMER03_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 3) /* PIO0_1 */
#define CTIMER02_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 3) /* PIO0_1 */
#define SCT03_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 4) /* PIO0_1 */
#define CTIMER43_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 3) /* PIO0_1 */
#define DMA021_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define CMP0_OUT_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 7) /* PIO0_1 */
#define SCT02_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 4) /* PIO0_1 */
#define DMA05_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define DMA012_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define SCT00_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 4) /* PIO0_1 */
#define DMA06_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define DMA022_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define DMA010_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define DMA18_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define SCT06_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 4) /* PIO0_1 */
#define CTIMER10_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 3) /* PIO0_1 */
#define CTIMER32_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 3) /* PIO0_1 */
#define DMA016_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define CTIMER41_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 3) /* PIO0_1 */
#define DMA00_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define SD1_CLK_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 6) /* PIO0_1 */
#define DMA019_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define DMA03_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define DMA018_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define PINT5_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define SECPINT0_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 10) /* PIO0_1 */
#define SECGPIO1_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 10) /* PIO0_1 */
#define DMA13_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define DMA013_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define PINT4_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define DMA09_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define CTIMER13_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 3) /* PIO0_1 */
#define CTIMER11_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 3) /* PIO0_1 */
#define CTIMER31_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 3) /* PIO0_1 */
#define CTIMER33_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 3) /* PIO0_1 */
#define SCT05_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 4) /* PIO0_1 */
#define DMA14_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define PINT2_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define CTIMER40_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 3) /* PIO0_1 */
#define SCT01_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 4) /* PIO0_1 */
#define CTIMER23_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 3) /* PIO0_1 */
#define CTIMER21_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 3) /* PIO0_1 */
#define PINT7_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define DMA12_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define CTIMER22_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 3) /* PIO0_1 */
#define CTIMER01_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 3) /* PIO0_1 */
#define PINT3_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define DMA19_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define DMA014_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define PINT6_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define GPIO1_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define FC3_CTS_SDA_SSEL0_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 2) /* PIO0_1 */
#define DMA020_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define DMA02_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define DMA17_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define DMA04_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define DMA017_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define DMA011_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define PINT1_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define DMA01_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define CTIMER30_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 3) /* PIO0_1 */
#define CTIMER42_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 3) /* PIO0_1 */
#define DMA015_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define SECPINT1_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 10) /* PIO0_1 */
#define CTIMER00_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 3) /* PIO0_1 */
#define DMA10_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define SCT04_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 4) /* PIO0_1 */
#define DMA16_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define DMA15_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define DMA07_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define DMA08_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define DMA11_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define PINT0_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 0) /* PIO0_1 */
#define CTIMER20_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 3) /* PIO0_1 */
#define CTIMER12_PIO0_1 IOCON_MUX(0, 1, IOCON_TYPE_D, 3) /* PIO0_1 */
#define DMA013_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define DMA017_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define DMA01_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define DMA06_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define DMA10_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define PINT5_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define CTIMER00_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 2) /* PIO0_10 */
#define DMA16_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define CTIMER21_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 2) /* PIO0_10 */
#define DMA015_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define ADC01_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define CTIMER33_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 2) /* PIO0_10 */
#define DMA08_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define CTIMER32_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 2) /* PIO0_10 */
#define SECGPIO10_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 10) /* PIO0_10 */
#define SECPINT0_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 10) /* PIO0_10 */
#define FC6_SCK_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 1) /* PIO0_10 */
#define DMA07_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define CTIMER43_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 2) /* PIO0_10 */
#define CTIMER31_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 2) /* PIO0_10 */
#define GPIO10_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define DMA17_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define DMA09_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define DMA12_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define SCT02_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 5) /* PIO0_10 */
#define PINT1_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define CTIMER41_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 2) /* PIO0_10 */
#define DMA021_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define CTIMER22_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 2) /* PIO0_10 */
#define DMA019_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define CTIMER30_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 2) /* PIO0_10 */
#define FC1_TXD_SCL_MISO_WS_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 4) /* PIO0_10 */
#define DMA18_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define DMA00_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define PINT3_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define DMA14_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define DMA012_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define SWO_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 6) /* PIO0_10 */
#define CTIMER02_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 2) /* PIO0_10 */
#define DMA010_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define DMA022_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define CTIMER12_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 2) /* PIO0_10 */
#define CTIMER20_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 3) /* PIO0_10 */
#define CTIMER42_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 2) /* PIO0_10 */
#define DMA018_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define CTIMER20_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 2) /* PIO0_10 */
#define DMA020_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define DMA011_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define CTIMER40_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 2) /* PIO0_10 */
#define PINT0_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define CTIMER13_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 2) /* PIO0_10 */
#define CTIMER01_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 2) /* PIO0_10 */
#define DMA11_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define DMA03_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define DMA04_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define DMA014_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define CTIMER10_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 2) /* PIO0_10 */
#define CTIMER03_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 2) /* PIO0_10 */
#define DMA15_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define PINT4_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define PINT6_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define PINT7_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define CTIMER23_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 2) /* PIO0_10 */
#define DMA02_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define DMA13_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define CTIMER11_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 2) /* PIO0_10 */
#define DMA016_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define SECPINT1_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 10) /* PIO0_10 */
#define PINT2_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define DMA05_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define DMA19_PIO0_10 IOCON_MUX(0, 10, IOCON_TYPE_A, 0) /* PIO0_10 */
#define PINT6_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define DMA13_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define DMA014_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define DMA09_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define DMA16_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define DMA010_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define SECPINT0_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 10) /* PIO0_11 */
#define DMA01_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define DMA020_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define DMA06_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define PINT5_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define DMA05_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define PINT2_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define CTIMER22_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 2) /* PIO0_11 */
#define PINT0_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define DMA012_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define DMA017_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define PINT3_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define ADC09_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define DMA18_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define DMA04_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define SWCLK_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 6) /* PIO0_11 */
#define DMA015_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define DMA15_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define DMA02_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define DMA03_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define FC6_RXD_SDA_MOSI_DATA_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 1) /* PIO0_11 */
#define DMA10_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define DMA08_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define SECGPIO11_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 10) /* PIO0_11 */
#define DMA00_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define SECPINT1_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 10) /* PIO0_11 */
#define DMA19_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define DMA016_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define DMA022_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define PINT1_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define PINT7_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define DMA11_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define DMA011_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define DMA018_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define DMA07_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define DMA12_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define DMA17_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define DMA013_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define SYSCONA_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 3) /* PIO0_11 */
#define DMA021_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define DMA019_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define PINT4_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define GPIO11_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define DMA14_PIO0_11 IOCON_MUX(0, 11, IOCON_TYPE_A, 0) /* PIO0_11 */
#define DMA11_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define DMA01_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define DMA020_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define PINT7_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define SCT04_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 4) /* PIO0_12 */
#define DMA018_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define DMA06_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define SYSCONB_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 3) /* PIO0_12 */
#define PINT4_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define SCT05_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 4) /* PIO0_12 */
#define DMA17_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define DMA012_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define DMA013_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define DMA022_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define DMA13_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define DMA16_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define DMA010_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define DMA19_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define DMA015_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define SWDIO_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 6) /* PIO0_12 */
#define DMA016_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define SCT00_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 4) /* PIO0_12 */
#define DMA09_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define SCT06_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 4) /* PIO0_12 */
#define SECPINT1_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 10) /* PIO0_12 */
#define DMA14_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define DMA017_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define FC6_TXD_SCL_MISO_WS_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 7) /* PIO0_12 */
#define DMA15_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define DMA04_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define DMA05_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define SECPINT0_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 10) /* PIO0_12 */
#define SD1_BACKEND_PWR_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 2) /* PIO0_12 */
#define DMA02_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define SCT03_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 4) /* PIO0_12 */
#define PINT3_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define DMA07_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define DMA10_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define PINT0_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define DMA021_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define SECGPIO12_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 10) /* PIO0_12 */
#define DMA08_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define PINT5_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define DMA18_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define DMA019_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define SCT02_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 4) /* PIO0_12 */
#define DMA12_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define PINT6_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define DMA014_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define FC3_TXD_SCL_MISO_WS_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 1) /* PIO0_12 */
#define DMA03_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define ADC010_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define SD0_POW_EN_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 5) /* PIO0_12 */
#define GPIO12_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define SCT01_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 4) /* PIO0_12 */
#define DMA011_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define PINT1_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define DMA00_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define PINT2_PIO0_12 IOCON_MUX(0, 12, IOCON_TYPE_A, 0) /* PIO0_12 */
#define DMA17_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define CTIMER30_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 3) /* PIO0_13 */
#define PINT0_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define SCT03_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 4) /* PIO0_13 */
#define DMA15_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define UTICK00_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 2) /* PIO0_13 */
#define SCT02_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 4) /* PIO0_13 */
#define DMA18_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define DMA02_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define FC1_RXD_SDA_MOSI_DATA_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 5) /* PIO0_13 */
#define DMA11_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define PINT3_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define PINT1_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define SCT04_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 4) /* PIO0_13 */
#define DMA01_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define CTIMER02_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 3) /* PIO0_13 */
#define PINT7_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define CTIMER42_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 3) /* PIO0_13 */
#define CTIMER20_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 3) /* PIO0_13 */
#define DMA19_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define GPIO13_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define SCT05_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 4) /* PIO0_13 */
#define DMA021_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define PINT2_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define DMA020_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define DMA08_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define SECPINT0_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 10) /* PIO0_13 */
#define DMA018_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define DMA014_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define PLU0_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 9) /* PIO0_13 */
#define PINT5_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define CTIMER31_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 3) /* PIO0_13 */
#define DMA16_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define DMA03_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define DMA09_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define FC1_CTS_SDA_SSEL0_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 1) /* PIO0_13 */
#define DMA015_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define DMA016_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define DMA12_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define DMA00_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define DMA022_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define DMA010_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define DMA04_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define CTIMER43_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 3) /* PIO0_13 */
#define DMA019_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define PINT6_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define DMA10_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define SCT00_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 4) /* PIO0_13 */
#define SECGPIO13_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 10) /* PIO0_13 */
#define CTIMER40_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 3) /* PIO0_13 */
#define CTIMER22_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 3) /* PIO0_13 */
#define CTIMER12_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 3) /* PIO0_13 */
#define SCT01_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 4) /* PIO0_13 */
#define CTIMER33_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 3) /* PIO0_13 */
#define DMA011_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define PINT4_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define DMA06_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define DMA13_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define SECPINT1_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 10) /* PIO0_13 */
#define CTIMER10_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 3) /* PIO0_13 */
#define CTIMER03_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 3) /* PIO0_13 */
#define CTIMER23_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 3) /* PIO0_13 */
#define CTIMER11_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 3) /* PIO0_13 */
#define DMA013_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define CTIMER13_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 3) /* PIO0_13 */
#define CTIMER32_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 3) /* PIO0_13 */
#define DMA05_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define CTIMER21_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 3) /* PIO0_13 */
#define DMA14_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define CTIMER01_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 3) /* PIO0_13 */
#define DMA017_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define CTIMER41_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 3) /* PIO0_13 */
#define SCT06_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 4) /* PIO0_13 */
#define CTIMER00_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 3) /* PIO0_13 */
#define DMA012_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define DMA07_PIO0_13 IOCON_MUX(0, 13, IOCON_TYPE_I, 0) /* PIO0_13 */
#define DMA16_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define DMA11_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define DMA01_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define DMA05_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define PINT3_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define PINT2_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define CTIMER11_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 3) /* PIO0_14 */
#define CTIMER02_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 3) /* PIO0_14 */
#define DMA02_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define SCT05_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 4) /* PIO0_14 */
#define CTIMER03_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 3) /* PIO0_14 */
#define DMA011_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define DMA022_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define CTIMER30_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 3) /* PIO0_14 */
#define SCT00_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 4) /* PIO0_14 */
#define FC1_RTS_SCL_SSEL1_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 1) /* PIO0_14 */
#define SECPINT1_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 10) /* PIO0_14 */
#define CTIMER12_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 3) /* PIO0_14 */
#define PINT1_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define PINT4_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define CTIMER20_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 3) /* PIO0_14 */
#define CTIMER32_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 3) /* PIO0_14 */
#define DMA17_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define DMA016_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define DMA010_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define PINT0_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define FC1_TXD_SCL_MISO_WS_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 6) /* PIO0_14 */
#define GPIO14_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define SCT02_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 4) /* PIO0_14 */
#define CTIMER31_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 3) /* PIO0_14 */
#define CTIMER13_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 3) /* PIO0_14 */
#define DMA07_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define CTIMER22_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 3) /* PIO0_14 */
#define DMA19_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define DMA021_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define DMA018_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define SCT06_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 4) /* PIO0_14 */
#define SCT04_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 4) /* PIO0_14 */
#define SCT03_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 4) /* PIO0_14 */
#define CTIMER10_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 3) /* PIO0_14 */
#define DMA06_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define CTIMER40_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 3) /* PIO0_14 */
#define DMA017_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define DMA015_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define DMA020_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define CTIMER21_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 3) /* PIO0_14 */
#define DMA18_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define CTIMER41_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 3) /* PIO0_14 */
#define PINT6_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define DMA12_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define DMA019_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define DMA14_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define DMA13_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define CTIMER43_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 3) /* PIO0_14 */
#define DMA10_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define DMA09_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define SECGPIO14_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 10) /* PIO0_14 */
#define PINT7_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define SECPINT0_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 10) /* PIO0_14 */
#define PLU1_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 9) /* PIO0_14 */
#define DMA012_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define CTIMER42_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 3) /* PIO0_14 */
#define DMA04_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define DMA15_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define CTIMER33_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 3) /* PIO0_14 */
#define PINT5_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define CTIMER01_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 3) /* PIO0_14 */
#define UTICK01_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 2) /* PIO0_14 */
#define CTIMER00_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 3) /* PIO0_14 */
#define DMA013_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define DMA00_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define CTIMER23_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 3) /* PIO0_14 */
#define DMA03_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define SCT01_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 4) /* PIO0_14 */
#define DMA08_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define DMA014_PIO0_14 IOCON_MUX(0, 14, IOCON_TYPE_I, 0) /* PIO0_14 */
#define CTIMER40_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 3) /* PIO0_15 */
#define DMA016_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define DMA05_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define DMA14_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define DMA11_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define CTIMER01_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 3) /* PIO0_15 */
#define PINT0_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define CTIMER11_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 3) /* PIO0_15 */
#define CTIMER10_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 3) /* PIO0_15 */
#define DMA07_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define DMA02_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define DMA014_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define DMA04_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define DMA18_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define PINT5_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define DMA09_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define DMA16_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define PINT2_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define SD0_WR_PRT_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 5) /* PIO0_15 */
#define CTIMER21_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 3) /* PIO0_15 */
#define CTIMER00_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 3) /* PIO0_15 */
#define CTIMER12_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 3) /* PIO0_15 */
#define DMA12_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define DMA00_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define DMA020_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define DMA022_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define DMA017_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define SECPINT1_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 10) /* PIO0_15 */
#define DMA15_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define CTIMER41_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 3) /* PIO0_15 */
#define DMA19_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define ADC02_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define PINT6_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define FC6_CTS_SDA_SSEL0_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 1) /* PIO0_15 */
#define CTIMER30_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 3) /* PIO0_15 */
#define CTIMER22_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 3) /* PIO0_15 */
#define DMA011_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define PINT3_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define SCT02_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 4) /* PIO0_15 */
#define DMA06_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define DMA015_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define DMA01_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define CTIMER32_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 3) /* PIO0_15 */
#define CTIMER33_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 3) /* PIO0_15 */
#define DMA018_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define DMA08_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define CTIMER31_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 3) /* PIO0_15 */
#define GPIO15_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define CTIMER20_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 3) /* PIO0_15 */
#define CTIMER43_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 3) /* PIO0_15 */
#define DMA03_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define DMA17_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define DMA10_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define PINT1_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define CTIMER23_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 3) /* PIO0_15 */
#define DMA13_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define UTICK02_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 2) /* PIO0_15 */
#define DMA010_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define PINT7_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define SECPINT0_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 10) /* PIO0_15 */
#define DMA012_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define PINT4_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define CTIMER13_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 3) /* PIO0_15 */
#define DMA021_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define CTIMER03_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 3) /* PIO0_15 */
#define DMA019_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define CTIMER42_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 3) /* PIO0_15 */
#define CTIMER02_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 3) /* PIO0_15 */
#define DMA013_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 0) /* PIO0_15 */
#define SECGPIO15_PIO0_15 IOCON_MUX(0, 15, IOCON_TYPE_A, 10) /* PIO0_15 */
#define PINT4_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define DMA06_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define CTIMER01_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 3) /* PIO0_16 */
#define SECGPIO16_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 10) /* PIO0_16 */
#define CTIMER12_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 3) /* PIO0_16 */
#define DMA00_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define DMA010_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define DMA08_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define PINT7_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define DMA10_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define PINT0_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define CTIMER43_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 3) /* PIO0_16 */
#define CTIMER21_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 3) /* PIO0_16 */
#define DMA016_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define PINT6_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define PINT1_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define DMA022_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define CTIMER10_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 3) /* PIO0_16 */
#define DMA13_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define PINT2_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define DMA03_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define CTIMER00_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 3) /* PIO0_16 */
#define DMA07_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define DMA017_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define CTIMER11_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 3) /* PIO0_16 */
#define DMA018_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define FC4_TXD_SCL_MISO_WS_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 1) /* PIO0_16 */
#define DMA04_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define CTIMER31_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 3) /* PIO0_16 */
#define CTIMER02_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 3) /* PIO0_16 */
#define CTIMER13_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 3) /* PIO0_16 */
#define DMA020_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define DMA19_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define DMA01_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define DMA012_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define CTIMER41_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 3) /* PIO0_16 */
#define PINT5_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define CTIMER23_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 3) /* PIO0_16 */
#define CTIMER32_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 3) /* PIO0_16 */
#define DMA014_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define DMA011_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define DMA15_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define GPIO16_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define CTIMER22_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 3) /* PIO0_16 */
#define DMA17_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define DMA021_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define DMA02_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define CTIMER33_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 3) /* PIO0_16 */
#define DMA11_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define PINT3_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define DMA18_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define DMA013_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define DMA015_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define CTIMER03_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 3) /* PIO0_16 */
#define DMA12_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define SECPINT0_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 10) /* PIO0_16 */
#define DMA16_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define SECPINT1_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 10) /* PIO0_16 */
#define ADC08_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define CTIMER42_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 3) /* PIO0_16 */
#define CLKOUT_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 2) /* PIO0_16 */
#define DMA14_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define DMA05_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define CTIMER40_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 3) /* PIO0_16 */
#define DMA019_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define DMA09_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 0) /* PIO0_16 */
#define CTIMER30_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 3) /* PIO0_16 */
#define CTIMER20_PIO0_16 IOCON_MUX(0, 16, IOCON_TYPE_A, 3) /* PIO0_16 */
#define DMA018_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define DMA017_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define PINT0_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define PINT6_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define PINT7_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define SCT00_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 4) /* PIO0_17 */
#define SCT00_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 3) /* PIO0_17 */
#define PINT1_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define SD0_CARD_INT_N_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 8) /* PIO0_17 */
#define SCT02_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 3) /* PIO0_17 */
#define DMA019_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define DMA014_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define PLU2_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 9) /* PIO0_17 */
#define DMA14_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define DMA15_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define DMA18_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define DMA011_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define PINT3_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define DMA06_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define DMA13_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define SECPINT0_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 10) /* PIO0_17 */
#define SCT01_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 3) /* PIO0_17 */
#define SECGPIO17_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 10) /* PIO0_17 */
#define PINT4_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define SCT05_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 3) /* PIO0_17 */
#define SCT03_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 3) /* PIO0_17 */
#define DMA16_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define DMA012_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define SECPINT1_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 10) /* PIO0_17 */
#define DMA022_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define DMA17_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define DMA016_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define DMA19_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define DMA05_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define DMA00_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define DMA08_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define DMA02_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define SD0_CARD_DET_N_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 2) /* PIO0_17 */
#define DMA010_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define DMA015_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define SCT06_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 3) /* PIO0_17 */
#define DMA04_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define DMA10_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define DMA11_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define DMA07_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define DMA12_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define SCT04_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 3) /* PIO0_17 */
#define FC4_SSEL2_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 1) /* PIO0_17 */
#define DMA020_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define DMA013_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define DMA03_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define PINT2_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define DMA021_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define GPIO17_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define DMA09_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define DMA01_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define PINT5_PIO0_17 IOCON_MUX(0, 17, IOCON_TYPE_D, 0) /* PIO0_17 */
#define DMA04_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define DMA016_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define DMA02_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define DMA013_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define DMA13_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define DMA012_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define PINT2_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define DMA10_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define PLU3_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 9) /* PIO0_18 */
#define DMA021_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define DMA020_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define PINT0_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define FC4_CTS_SDA_SSEL0_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 1) /* PIO0_18 */
#define DMA16_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define PINT6_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define SCT01_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 4) /* PIO0_18 */
#define DMA022_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define DMA11_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define DMA014_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define PINT3_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define DMA010_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define DMA03_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define CTIMER10_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 3) /* PIO0_18 */
#define PMC3_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define DMA17_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define GPIO18_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define DMA14_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define DMA09_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define DMA15_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define DMA01_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define DMA019_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define PINT4_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define DMA12_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define SECPINT1_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 10) /* PIO0_18 */
#define DMA017_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define DMA18_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define DMA015_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define PINT5_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define DMA00_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define DMA011_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define DMA07_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define DMA05_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define SECGPIO18_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 10) /* PIO0_18 */
#define DMA018_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define PINT1_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define DMA19_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define DMA08_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define PINT7_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define SECPINT0_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 10) /* PIO0_18 */
#define SD0_WR_PRT_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 2) /* PIO0_18 */
#define DMA06_PIO0_18 IOCON_MUX(0, 18, IOCON_TYPE_A, 0) /* PIO0_18 */
#define PLU4_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 9) /* PIO0_19 */
#define DMA03_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define FC4_RTS_SCL_SSEL1_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 1) /* PIO0_19 */
#define PINT0_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define DMA013_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define DMA17_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define PINT7_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define DMA19_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define DMA017_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define DMA019_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define DMA021_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define DMA05_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define PINT1_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define SECGPIO19_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 10) /* PIO0_19 */
#define UTICK00_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 2) /* PIO0_19 */
#define DMA11_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define DMA09_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define PINT5_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define DMA12_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define CTIMER02_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 3) /* PIO0_19 */
#define PINT2_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define SECPINT1_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 10) /* PIO0_19 */
#define DMA011_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define GPIO19_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define DMA10_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define DMA010_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define DMA020_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define FC7_TXD_SCL_MISO_WS_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 7) /* PIO0_19 */
#define DMA014_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define DMA06_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define SECPINT0_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 10) /* PIO0_19 */
#define DMA02_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define DMA16_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define DMA015_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define DMA022_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define SCT02_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 4) /* PIO0_19 */
#define DMA01_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define DMA18_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define DMA018_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define DMA012_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define DMA08_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define DMA04_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define DMA00_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define DMA15_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define DMA07_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define PINT6_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define DMA016_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define DMA13_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define PINT3_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define DMA14_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define PINT4_PIO0_19 IOCON_MUX(0, 19, IOCON_TYPE_D, 0) /* PIO0_19 */
#define DMA07_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define DMA15_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define DMA19_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define DMA10_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define PINT0_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define DMA012_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define CTIMER22_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 2) /* PIO0_2 */
#define SECPINT1_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 10) /* PIO0_2 */
#define CTIMER32_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 2) /* PIO0_2 */
#define PINT1_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define DMA16_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define CTIMER03_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 2) /* PIO0_2 */
#define CTIMER31_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 2) /* PIO0_2 */
#define DMA18_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define CTIMER12_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 2) /* PIO0_2 */
#define CTIMER42_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 2) /* PIO0_2 */
#define DMA014_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define SCT03_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 4) /* PIO0_2 */
#define CTIMER33_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 2) /* PIO0_2 */
#define DMA011_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define DMA05_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define CTIMER20_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 2) /* PIO0_2 */
#define PINT5_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define DMA016_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define SECGPIO2_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 10) /* PIO0_2 */
#define DMA12_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define CTIMER40_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 2) /* PIO0_2 */
#define CTIMER00_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 2) /* PIO0_2 */
#define CTIMER41_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 2) /* PIO0_2 */
#define DMA018_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define GPIO2_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define DMA11_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define CTIMER13_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 2) /* PIO0_2 */
#define DMA03_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define SCT00_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 4) /* PIO0_2 */
#define DMA017_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define SCT00_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 3) /* PIO0_2 */
#define DMA015_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define SCT04_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 4) /* PIO0_2 */
#define DMA022_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define SCT06_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 4) /* PIO0_2 */
#define CTIMER01_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 2) /* PIO0_2 */
#define CTIMER30_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 2) /* PIO0_2 */
#define PINT6_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define SCT05_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 4) /* PIO0_2 */
#define SCT01_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 4) /* PIO0_2 */
#define PINT7_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define DMA08_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define DMA09_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define DMA00_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define DMA020_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define PINT2_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define SCT02_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 4) /* PIO0_2 */
#define DMA01_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define PINT4_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define DMA013_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define CTIMER21_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 2) /* PIO0_2 */
#define CTIMER02_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 2) /* PIO0_2 */
#define CTIMER43_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 2) /* PIO0_2 */
#define CTIMER11_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 2) /* PIO0_2 */
#define DMA04_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define DMA019_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define PINT3_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define DMA02_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define DMA021_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define DMA06_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define CTIMER10_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 2) /* PIO0_2 */
#define FC3_TXD_SCL_MISO_WS_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 1) /* PIO0_2 */
#define DMA17_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define DMA13_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define CTIMER23_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 2) /* PIO0_2 */
#define DMA010_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define DMA14_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 0) /* PIO0_2 */
#define SECPINT0_PIO0_2 IOCON_MUX(0, 2, IOCON_TYPE_D, 10) /* PIO0_2 */
#define CTIMER12_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 3) /* PIO0_20 */
#define DMA02_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define DMA06_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define DMA013_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define SCT06_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 4) /* PIO0_20 */
#define DMA022_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define SECGPIO20_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 10) /* PIO0_20 */
#define DMA01_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define CTIMER01_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 3) /* PIO0_20 */
#define SCT01_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 4) /* PIO0_20 */
#define GPIO20_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define PINT7_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define HS_SPI_SSEL0_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 8) /* PIO0_20 */
#define DMA19_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define PINT2_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define DMA10_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define FC3_CTS_SDA_SSEL0_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 1) /* PIO0_20 */
#define SCT03_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 4) /* PIO0_20 */
#define SCT02_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 4) /* PIO0_20 */
#define PINT5_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define CTIMER31_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 3) /* PIO0_20 */
#define DMA12_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define CTIMER11_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 3) /* PIO0_20 */
#define CTIMER11_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 2) /* PIO0_20 */
#define DMA11_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define DMA019_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define CTIMER33_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 3) /* PIO0_20 */
#define CTIMER32_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 3) /* PIO0_20 */
#define CTIMER40_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 3) /* PIO0_20 */
#define SCT05_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 4) /* PIO0_20 */
#define DMA17_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define PINT0_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define PINT6_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define CTIMER21_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 3) /* PIO0_20 */
#define DMA017_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define CTIMER22_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 3) /* PIO0_20 */
#define DMA05_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define DMA014_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define DMA00_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define DMA012_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define CTIMER41_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 3) /* PIO0_20 */
#define DMA16_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define CTIMER20_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 3) /* PIO0_20 */
#define CTIMER30_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 3) /* PIO0_20 */
#define DMA016_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define DMA011_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define DMA018_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define CTIMER00_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 3) /* PIO0_20 */
#define PINT1_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define SCT00_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 4) /* PIO0_20 */
#define SECPINT1_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 10) /* PIO0_20 */
#define CTIMER02_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 3) /* PIO0_20 */
#define DMA18_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define CTIMER13_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 3) /* PIO0_20 */
#define DMA14_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define DMA04_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define PINT3_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define CTIMER10_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 3) /* PIO0_20 */
#define FC4_TXD_SCL_MISO_WS_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 11) /* PIO0_20 */
#define DMA021_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define PLU5_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 9) /* PIO0_20 */
#define PINT4_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define CTIMER43_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 3) /* PIO0_20 */
#define DMA03_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define SCT04_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 4) /* PIO0_20 */
#define FC7_RXD_SDA_MOSI_DATA_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 7) /* PIO0_20 */
#define DMA07_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define DMA09_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define DMA020_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define CTIMER42_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 3) /* PIO0_20 */
#define DMA010_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define DMA15_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define DMA13_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define CTIMER23_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 3) /* PIO0_20 */
#define SECPINT0_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 10) /* PIO0_20 */
#define CTIMER03_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 3) /* PIO0_20 */
#define DMA08_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define DMA015_PIO0_20 IOCON_MUX(0, 20, IOCON_TYPE_D, 0) /* PIO0_20 */
#define DMA019_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define PINT1_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define DMA07_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define DMA13_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define DMA03_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define SCT00_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 4) /* PIO0_21 */
#define DMA015_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define DMA08_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define DMA05_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define DMA013_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define DMA010_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define DMA19_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define PLU_CLKIN_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 9) /* PIO0_21 */
#define SCT03_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 4) /* PIO0_21 */
#define SCT05_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 4) /* PIO0_21 */
#define DMA09_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define DMA04_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define PINT3_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define DMA18_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define DMA012_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define DMA02_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define PINT4_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define SCT04_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 4) /* PIO0_21 */
#define DMA12_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define DMA11_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define DMA16_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define PINT5_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define UTICK03_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 2) /* PIO0_21 */
#define DMA020_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define DMA016_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define DMA018_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define PINT7_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define GPIO21_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define DMA00_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define DMA06_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define DMA022_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define SECGPIO21_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 10) /* PIO0_21 */
#define PINT6_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define DMA021_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define DMA014_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define SCT06_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 4) /* PIO0_21 */
#define DMA17_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define DMA01_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define SCT02_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 4) /* PIO0_21 */
#define DMA017_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define PINT2_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define SECPINT1_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 10) /* PIO0_21 */
#define CTIMER33_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 3) /* PIO0_21 */
#define SECPINT0_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 10) /* PIO0_21 */
#define DMA10_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define FC3_RTS_SCL_SSEL1_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 1) /* PIO0_21 */
#define DMA14_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define PINT0_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define FC7_SCK_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 7) /* PIO0_21 */
#define DMA15_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define DMA011_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 0) /* PIO0_21 */
#define SCT01_PIO0_21 IOCON_MUX(0, 21, IOCON_TYPE_D, 4) /* PIO0_21 */
#define DMA010_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define DMA07_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define DMA17_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define CTIMER00_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 3) /* PIO0_22 */
#define UTICK01_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 2) /* PIO0_22 */
#define DMA12_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define CTIMER33_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 3) /* PIO0_22 */
#define SECPINT1_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 10) /* PIO0_22 */
#define DMA00_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define CTIMER31_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 3) /* PIO0_22 */
#define DMA09_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define DMA015_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define DMA013_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define PINT1_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define CTIMER23_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 3) /* PIO0_22 */
#define DMA020_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define CTIMER02_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 3) /* PIO0_22 */
#define CTIMER42_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 3) /* PIO0_22 */
#define DMA05_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define CTIMER32_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 3) /* PIO0_22 */
#define CTIMER22_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 3) /* PIO0_22 */
#define CTIMER21_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 3) /* PIO0_22 */
#define SDIF0_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 8) /* PIO0_22 */
#define DMA019_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define DMA014_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define DMA018_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define CTIMER12_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 3) /* PIO0_22 */
#define CTIMER03_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 3) /* PIO0_22 */
#define DMA16_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define PINT7_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define PINT4_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define PINT3_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define DMA01_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define CTIMER01_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 3) /* PIO0_22 */
#define CTIMER41_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 3) /* PIO0_22 */
#define DMA15_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define GPIO22_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define PLU7_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 9) /* PIO0_22 */
#define DMA02_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define DMA14_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define PINT6_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define CTIMER43_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 3) /* PIO0_22 */
#define FC6_TXD_SCL_MISO_WS_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 1) /* PIO0_22 */
#define CTIMER10_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 3) /* PIO0_22 */
#define DMA10_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define DMA011_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define DMA016_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define SECPINT0_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 10) /* PIO0_22 */
#define DMA13_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define CTIMER40_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 3) /* PIO0_22 */
#define DMA19_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define DMA06_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define DMA04_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define PINT2_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define CTIMER30_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 3) /* PIO0_22 */
#define DMA11_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define DMA021_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define DMA012_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define CTIMER11_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 3) /* PIO0_22 */
#define SCT03_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 4) /* PIO0_22 */
#define SECGPIO22_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 10) /* PIO0_22 */
#define CTIMER20_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 3) /* PIO0_22 */
#define DMA08_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define DMA022_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define CTIMER13_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 3) /* PIO0_22 */
#define USB0_VBUS_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 7) /* PIO0_22 */
#define PINT5_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define PINT0_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define DMA017_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define DMA03_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define DMA18_PIO0_22 IOCON_MUX(0, 22, IOCON_TYPE_D, 0) /* PIO0_22 */
#define DMA017_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define DMA02_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define DMA16_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define FC0_CTS_SDA_SSEL0_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 5) /* PIO0_23 */
#define DMA19_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define ADC00_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define PINT1_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define SECPINT0_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 10) /* PIO0_23 */
#define DMA18_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define PINT5_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define PINT7_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define PINT0_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define DMA019_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define CTIMER12_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 2) /* PIO0_23 */
#define DMA05_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define DMA03_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define DMA17_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define DMA014_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define DMA15_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define CTIMER33_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 3) /* PIO0_23 */
#define DMA020_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define PINT2_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define SECGPIO23_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 10) /* PIO0_23 */
#define DMA12_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define SDIF1_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 8) /* PIO0_23 */
#define DMA012_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define DMA09_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define DMA010_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define GPIO23_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define DMA07_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define DMA022_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define DMA00_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define DMA015_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define DMA01_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define PINT6_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define DMA018_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define MCLK_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 1) /* PIO0_23 */
#define DMA021_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define DMA14_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define DMA04_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define SCT04_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 4) /* PIO0_23 */
#define DMA10_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define PINT3_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define SECPINT1_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 10) /* PIO0_23 */
#define DMA013_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define DMA13_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define DMA11_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define DMA06_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define DMA016_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define DMA08_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define DMA011_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define PINT4_PIO0_23 IOCON_MUX(0, 23, IOCON_TYPE_A, 0) /* PIO0_23 */
#define CTIMER02_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 3) /* PIO0_24 */
#define DMA15_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define CTIMER41_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 3) /* PIO0_24 */
#define SECPINT0_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 10) /* PIO0_24 */
#define DMA021_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define SCT02_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 4) /* PIO0_24 */
#define DMA16_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define DMA07_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define CTIMER30_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 3) /* PIO0_24 */
#define CTIMER22_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 3) /* PIO0_24 */
#define PINT6_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define PINT4_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define SDIF0_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 2) /* PIO0_24 */
#define DMA10_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define CTIMER40_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 3) /* PIO0_24 */
#define GPIO24_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define PINT2_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define CTIMER20_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 3) /* PIO0_24 */
#define DMA11_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define CTIMER10_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 3) /* PIO0_24 */
#define DMA14_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define DMA018_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define DMA08_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define DMA18_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define CTIMER23_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 3) /* PIO0_24 */
#define PINT7_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define DMA019_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define DMA014_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define PINT5_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define CTIMER21_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 3) /* PIO0_24 */
#define DMA015_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define PINT0_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define CTIMER42_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 3) /* PIO0_24 */
#define CTIMER11_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 3) /* PIO0_24 */
#define DMA04_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define DMA00_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define DMA09_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define CTIMER00_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 3) /* PIO0_24 */
#define SECPINT1_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 10) /* PIO0_24 */
#define DMA012_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define SCT00_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 4) /* PIO0_24 */
#define DMA19_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define CTIMER12_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 3) /* PIO0_24 */
#define SCT06_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 4) /* PIO0_24 */
#define CTIMER03_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 3) /* PIO0_24 */
#define DMA011_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define DMA010_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define DMA017_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define SCT01_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 4) /* PIO0_24 */
#define DMA03_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define SECGPIO24_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 10) /* PIO0_24 */
#define DMA13_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define DMA12_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define DMA02_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define DMA17_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define DMA06_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define CTIMER01_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 3) /* PIO0_24 */
#define DMA05_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define CTIMER13_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 3) /* PIO0_24 */
#define SCT05_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 4) /* PIO0_24 */
#define DMA01_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define PINT3_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define CTIMER32_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 3) /* PIO0_24 */
#define CTIMER33_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 3) /* PIO0_24 */
#define DMA013_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define CTIMER43_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 3) /* PIO0_24 */
#define DMA016_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define DMA022_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define FC0_RXD_SDA_MOSI_DATA_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 1) /* PIO0_24 */
#define DMA020_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define SCT03_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 4) /* PIO0_24 */
#define SCT04_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 4) /* PIO0_24 */
#define CTIMER31_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 3) /* PIO0_24 */
#define PINT1_PIO0_24 IOCON_MUX(0, 24, IOCON_TYPE_D, 0) /* PIO0_24 */
#define CTIMER23_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 3) /* PIO0_25 */
#define DMA00_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define SCT01_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 4) /* PIO0_25 */
#define SCT05_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 4) /* PIO0_25 */
#define CTIMER41_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 3) /* PIO0_25 */
#define DMA11_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define DMA15_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define SCT03_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 4) /* PIO0_25 */
#define PINT7_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define PINT3_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define DMA012_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define DMA016_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define SCT06_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 4) /* PIO0_25 */
#define CTIMER10_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 3) /* PIO0_25 */
#define DMA011_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define PINT1_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define FC0_TXD_SCL_MISO_WS_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 1) /* PIO0_25 */
#define DMA14_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define DMA09_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define CTIMER31_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 3) /* PIO0_25 */
#define DMA17_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define DMA16_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define GPIO25_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define SCT00_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 4) /* PIO0_25 */
#define DMA10_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define CTIMER21_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 3) /* PIO0_25 */
#define DMA05_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define SECGPIO25_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 10) /* PIO0_25 */
#define SECPINT1_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 10) /* PIO0_25 */
#define PINT5_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define DMA03_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define CTIMER30_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 3) /* PIO0_25 */
#define CTIMER22_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 3) /* PIO0_25 */
#define DMA13_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define DMA013_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define CTIMER02_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 3) /* PIO0_25 */
#define CTIMER33_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 3) /* PIO0_25 */
#define DMA014_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define DMA02_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define CTIMER12_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 3) /* PIO0_25 */
#define CTIMER01_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 3) /* PIO0_25 */
#define DMA08_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define SDIF1_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 2) /* PIO0_25 */
#define CTIMER13_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 3) /* PIO0_25 */
#define CTIMER42_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 3) /* PIO0_25 */
#define DMA12_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define DMA06_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define SECPINT0_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 10) /* PIO0_25 */
#define CTIMER00_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 3) /* PIO0_25 */
#define DMA015_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define DMA021_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define DMA017_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define CTIMER40_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 3) /* PIO0_25 */
#define CTIMER11_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 3) /* PIO0_25 */
#define DMA010_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define DMA07_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define SCT04_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 4) /* PIO0_25 */
#define DMA04_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define CTIMER43_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 3) /* PIO0_25 */
#define DMA19_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define DMA18_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define SCT02_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 4) /* PIO0_25 */
#define CTIMER32_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 3) /* PIO0_25 */
#define CTIMER03_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 3) /* PIO0_25 */
#define DMA020_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define DMA01_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define PINT0_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define DMA019_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define CTIMER20_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 3) /* PIO0_25 */
#define PINT4_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define DMA022_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define DMA018_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define PINT6_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define PINT2_PIO0_25 IOCON_MUX(0, 25, IOCON_TYPE_D, 0) /* PIO0_25 */
#define CTIMER21_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 3) /* PIO0_26 */
#define CTIMER01_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 3) /* PIO0_26 */
#define DMA14_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define DMA017_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define PINT0_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define DMA011_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define PINT2_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define DMA018_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define PINT4_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define CTIMER30_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 3) /* PIO0_26 */
#define DMA012_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define SCT05_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 4) /* PIO0_26 */
#define FC0_SCK_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 8) /* PIO0_26 */
#define CTIMER41_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 3) /* PIO0_26 */
#define DMA03_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define CTIMER11_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 3) /* PIO0_26 */
#define DMA021_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define CTIMER22_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 3) /* PIO0_26 */
#define DMA10_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define DMA06_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define PINT3_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define PINT6_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define DMA09_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define DMA17_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define DMA013_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define PINT5_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define DMA019_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define CTIMER20_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 3) /* PIO0_26 */
#define DMA19_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define DMA18_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define DMA12_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define DMA010_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define SECGPIO26_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 10) /* PIO0_26 */
#define DMA00_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define CTIMER43_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 3) /* PIO0_26 */
#define DMA07_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define DMA016_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define CTIMER00_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 3) /* PIO0_26 */
#define CTIMER03_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 3) /* PIO0_26 */
#define USB0_IDVALUE_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 7) /* PIO0_26 */
#define CTIMER40_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 3) /* PIO0_26 */
#define CTIMER32_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 3) /* PIO0_26 */
#define DMA01_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define CTIMER12_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 3) /* PIO0_26 */
#define PINT1_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define CTIMER31_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 3) /* PIO0_26 */
#define CTIMER13_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 3) /* PIO0_26 */
#define SECPINT0_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 10) /* PIO0_26 */
#define DMA022_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define CTIMER23_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 3) /* PIO0_26 */
#define CTIMER02_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 3) /* PIO0_26 */
#define DMA015_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define CTIMER33_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 3) /* PIO0_26 */
#define SECPINT1_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 10) /* PIO0_26 */
#define CTIMER42_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 3) /* PIO0_26 */
#define DMA05_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define PINT7_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define DMA13_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define GPIO26_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define CLKOUT_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 2) /* PIO0_26 */
#define DMA08_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define CTIMER10_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 3) /* PIO0_26 */
#define DMA02_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define DMA11_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define DMA014_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define FC2_RXD_SDA_MOSI_DATA_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 1) /* PIO0_26 */
#define DMA16_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define DMA020_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define DMA15_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define DMA04_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 0) /* PIO0_26 */
#define HS_SPI_MOSI_PIO0_26 IOCON_MUX(0, 26, IOCON_TYPE_D, 9) /* PIO0_26 */
#define DMA04_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define DMA09_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define DMA020_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define DMA07_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define DMA10_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define DMA011_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define DMA18_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define SECGPIO27_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 10) /* PIO0_27 */
#define DMA013_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define DMA16_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define FC2_TXD_SCL_MISO_WS_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 1) /* PIO0_27 */
#define DMA08_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define DMA17_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define DMA19_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define DMA016_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define DMA019_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define PINT4_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define DMA018_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define PINT5_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define DMA06_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define DMA02_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define DMA01_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define PINT0_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define DMA012_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define DMA14_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define DMA13_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define DMA00_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define GPIO27_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define DMA017_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define PINT3_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define DMA021_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define PINT6_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define FC7_RXD_SDA_MOSI_DATA_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 7) /* PIO0_27 */
#define DMA11_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define CTIMER32_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 3) /* PIO0_27 */
#define DMA05_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define DMA12_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define PINT1_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define DMA010_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define DMA014_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define SECPINT1_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 10) /* PIO0_27 */
#define SCT06_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 4) /* PIO0_27 */
#define DMA015_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define DMA022_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define PINT7_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define SECPINT0_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 10) /* PIO0_27 */
#define DMA15_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define DMA03_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define PINT2_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 0) /* PIO0_27 */
#define PLU0_PIO0_27 IOCON_MUX(0, 27, IOCON_TYPE_D, 9) /* PIO0_27 */
#define CTIMER40_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 3) /* PIO0_28 */
#define DMA16_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define PINT4_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define GPIO28_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define SECGPIO28_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 10) /* PIO0_28 */
#define DMA06_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define PLU1_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 9) /* PIO0_28 */
#define CTIMER42_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 3) /* PIO0_28 */
#define CTIMER41_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 3) /* PIO0_28 */
#define DMA17_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define FC0_SCK_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 1) /* PIO0_28 */
#define DMA03_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define DMA016_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define SCT07_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 4) /* PIO0_28 */
#define CTIMER23_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 3) /* PIO0_28 */
#define PINT2_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define CTIMER13_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 3) /* PIO0_28 */
#define DMA00_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define CTIMER30_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 3) /* PIO0_28 */
#define CTIMER20_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 3) /* PIO0_28 */
#define DMA012_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define DMA01_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define DMA017_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define PINT5_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define DMA12_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define DMA019_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define DMA10_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define SECPINT0_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 10) /* PIO0_28 */
#define DMA15_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define DMA022_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define DMA014_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define DMA18_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define SD1_CMD_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 2) /* PIO0_28 */
#define CTIMER22_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 3) /* PIO0_28 */
#define CTIMER00_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 3) /* PIO0_28 */
#define DMA013_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define PINT3_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define DMA05_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define DMA13_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define DMA010_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define CTIMER43_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 3) /* PIO0_28 */
#define SECPINT1_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 10) /* PIO0_28 */
#define CTIMER01_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 3) /* PIO0_28 */
#define DMA09_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define DMA020_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define PINT0_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define CTIMER33_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 3) /* PIO0_28 */
#define CTIMER32_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 3) /* PIO0_28 */
#define DMA08_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define DMA018_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define DMA14_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define PINT6_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define USB0_OVERCURRENTN_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 7) /* PIO0_28 */
#define CTIMER10_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 3) /* PIO0_28 */
#define DMA04_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define PINT1_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define DMA021_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define CTIMER03_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 3) /* PIO0_28 */
#define DMA19_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define CTIMER21_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 3) /* PIO0_28 */
#define PINT7_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define CTIMER12_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 3) /* PIO0_28 */
#define DMA11_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define DMA02_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define DMA07_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define DMA015_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define DMA011_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 0) /* PIO0_28 */
#define CTIMER02_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 3) /* PIO0_28 */
#define CTIMER31_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 3) /* PIO0_28 */
#define CTIMER11_PIO0_28 IOCON_MUX(0, 28, IOCON_TYPE_D, 3) /* PIO0_28 */
#define PINT0_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define DMA021_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define GPIO29_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define SECPINT1_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 10) /* PIO0_29 */
#define SECGPIO29_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 10) /* PIO0_29 */
#define CTIMER23_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 3) /* PIO0_29 */
#define DMA05_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define DMA022_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define SECPINT0_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 10) /* PIO0_29 */
#define PINT6_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define PINT7_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define DMA12_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define DMA11_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define PINT4_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define DMA08_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define DMA09_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define DMA07_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define DMA017_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define DMA012_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define PINT2_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define DMA19_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define DMA17_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define DMA01_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define SDIF2_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 2) /* PIO0_29 */
#define PINT3_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define DMA18_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define DMA06_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define DMA014_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define DMA14_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define CMP0_OUT_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 7) /* PIO0_29 */
#define DMA16_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define FC0_RXD_SDA_MOSI_DATA_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 1) /* PIO0_29 */
#define DMA010_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define DMA015_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define DMA016_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define DMA018_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define DMA013_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define DMA00_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define DMA13_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define DMA03_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define PINT5_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define DMA019_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define DMA011_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define DMA04_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define SCT08_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 4) /* PIO0_29 */
#define DMA15_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define DMA02_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define PLU2_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 9) /* PIO0_29 */
#define DMA10_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define PINT1_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define DMA020_PIO0_29 IOCON_MUX(0, 29, IOCON_TYPE_D, 0) /* PIO0_29 */
#define DMA019_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define DMA016_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define DMA10_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define DMA05_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define SECGPIO3_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 10) /* PIO0_3 */
#define DMA18_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define DMA15_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define SCT01_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 4) /* PIO0_3 */
#define DMA022_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define SCT01_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 3) /* PIO0_3 */
#define DMA013_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define DMA04_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define SCT05_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 4) /* PIO0_3 */
#define GPIO3_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define DMA17_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define DMA011_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define DMA19_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define DMA06_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define DMA00_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define DMA018_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define DMA08_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define PINT5_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define DMA020_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define DMA012_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define DMA07_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define DMA015_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define SCT03_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 4) /* PIO0_3 */
#define PINT1_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define PINT3_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define DMA02_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define DMA03_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define SCT00_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 4) /* PIO0_3 */
#define PINT0_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define SECPINT0_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 10) /* PIO0_3 */
#define PINT4_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define PINT7_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define DMA13_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define PINT6_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define CTIMER01_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 2) /* PIO0_3 */
#define DMA14_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define SCT04_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 4) /* PIO0_3 */
#define DMA09_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define SCT06_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 4) /* PIO0_3 */
#define DMA16_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define FC3_RXD_SDA_MOSI_DATA_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 1) /* PIO0_3 */
#define DMA017_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define DMA021_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define DMA12_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define SCT02_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 4) /* PIO0_3 */
#define DMA014_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define SECPINT1_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 10) /* PIO0_3 */
#define DMA01_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define DMA010_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define PINT2_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define DMA11_PIO0_3 IOCON_MUX(0, 3, IOCON_TYPE_D, 0) /* PIO0_3 */
#define DMA14_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define PINT5_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define DMA016_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define DMA13_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define DMA03_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define PINT2_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define PINT0_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define DMA010_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define PINT1_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define DMA06_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define PINT3_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define DMA011_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define DMA19_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define DMA18_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define DMA07_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define SECGPIO30_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 10) /* PIO0_30 */
#define DMA01_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define DMA09_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define PINT7_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define FC0_TXD_SCL_MISO_WS_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 1) /* PIO0_30 */
#define DMA16_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define PINT4_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define DMA013_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define SCT09_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 4) /* PIO0_30 */
#define DMA019_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define DMA012_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define GPIO30_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define DMA021_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define DMA05_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define CTIMER00_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 3) /* PIO0_30 */
#define DMA12_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define DMA08_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define DMA17_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define DMA11_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define DMA022_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define DMA020_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define DMA014_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define DMA10_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define DMA018_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define DMA04_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define DMA015_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define DMA00_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define SECPINT0_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 10) /* PIO0_30 */
#define PINT6_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define SDIF3_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 2) /* PIO0_30 */
#define DMA017_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define DMA02_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define DMA15_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 0) /* PIO0_30 */
#define SECPINT1_PIO0_30 IOCON_MUX(0, 30, IOCON_TYPE_D, 10) /* PIO0_30 */
#define DMA01_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define PINT0_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define DMA10_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define PINT1_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define PINT5_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define SECPINT0_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 10) /* PIO0_31 */
#define DMA18_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define SDIF2_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 2) /* PIO0_31 */
#define SECGPIO31_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 10) /* PIO0_31 */
#define DMA02_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define PINT2_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define DMA14_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define DMA08_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define DMA016_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define DMA014_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define DMA07_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define DMA13_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define DMA05_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define DMA11_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define DMA00_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define ADC03_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define PINT7_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define DMA19_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define CTIMER01_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 3) /* PIO0_31 */
#define SCT03_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 4) /* PIO0_31 */
#define PINT4_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define FC0_CTS_SDA_SSEL0_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 1) /* PIO0_31 */
#define DMA16_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define DMA12_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define DMA020_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define DMA013_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define DMA04_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define PINT6_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define DMA03_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define DMA09_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define DMA018_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define DMA06_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define DMA015_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define DMA019_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define DMA012_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define PINT3_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define DMA011_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define DMA017_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define SECPINT1_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 10) /* PIO0_31 */
#define DMA15_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define DMA022_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define DMA021_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define GPIO31_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define DMA010_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define DMA17_PIO0_31 IOCON_MUX(0, 31, IOCON_TYPE_A, 0) /* PIO0_31 */
#define DMA019_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define PINT5_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define DMA011_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define DMA17_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define CTIMER12_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 3) /* PIO0_4 */
#define DMA010_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define SCT05_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 4) /* PIO0_4 */
#define PINT4_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define PINT3_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define DMA021_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define DMA04_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define SECPINT0_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 10) /* PIO0_4 */
#define DMA06_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define CTIMER00_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 3) /* PIO0_4 */
#define PINT2_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define SECPINT1_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 10) /* PIO0_4 */
#define CTIMER41_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 3) /* PIO0_4 */
#define DMA016_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define DMA13_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define DMA07_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define PINT0_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define CTIMER30_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 3) /* PIO0_4 */
#define DMA01_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define DMA11_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define CTIMER32_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 3) /* PIO0_4 */
#define DMA022_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define DMA03_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define CTIMER03_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 3) /* PIO0_4 */
#define CTIMER10_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 3) /* PIO0_4 */
#define SCT04_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 4) /* PIO0_4 */
#define DMA10_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define PINT1_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define DMA012_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define DMA08_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define CTIMER11_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 3) /* PIO0_4 */
#define DMA15_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define CTIMER13_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 3) /* PIO0_4 */
#define DMA16_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define CTIMER43_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 3) /* PIO0_4 */
#define CTIMER01_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 3) /* PIO0_4 */
#define CTIMER23_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 3) /* PIO0_4 */
#define DMA09_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define SCT06_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 4) /* PIO0_4 */
#define CTIMER42_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 3) /* PIO0_4 */
#define SCT01_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 4) /* PIO0_4 */
#define PINT7_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define DMA00_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define CTIMER40_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 3) /* PIO0_4 */
#define DMA12_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define SCT00_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 4) /* PIO0_4 */
#define GPIO4_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define DMA18_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define DMA02_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define PINT6_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define DMA05_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define DMA14_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define CTIMER22_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 3) /* PIO0_4 */
#define FC4_SCK_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 2) /* PIO0_4 */
#define SECGPIO4_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 10) /* PIO0_4 */
#define DMA014_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define CTIMER20_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 3) /* PIO0_4 */
#define DMA018_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define FC3_CTS_SDA_SSEL0_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 8) /* PIO0_4 */
#define CTIMER31_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 3) /* PIO0_4 */
#define DMA013_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define CTIMER02_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 3) /* PIO0_4 */
#define SCT03_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 4) /* PIO0_4 */
#define DMA015_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define CTIMER21_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 3) /* PIO0_4 */
#define DMA017_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define DMA19_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define DMA020_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 0) /* PIO0_4 */
#define SCT02_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 4) /* PIO0_4 */
#define CTIMER33_PIO0_4 IOCON_MUX(0, 4, IOCON_TYPE_D, 3) /* PIO0_4 */
#define DMA04_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define DMA06_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define DMA16_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define DMA01_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define DMA17_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define SECGPIO5_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 10) /* PIO0_5 */
#define DMA07_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define DMA12_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define DMA020_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define DMA015_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define DMA18_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define PINT1_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define DMA014_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define DMA03_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define DMA09_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define DMA10_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define MCLK_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 9) /* PIO0_5 */
#define PINT5_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define SCT05_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 4) /* PIO0_5 */
#define SCT00_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 4) /* PIO0_5 */
#define CTIMER30_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 3) /* PIO0_5 */
#define DMA011_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define PINT2_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define DMA021_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define PINT3_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define FC3_RTS_SCL_SSEL1_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 8) /* PIO0_5 */
#define DMA00_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define GPIO5_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define SCT06_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 4) /* PIO0_5 */
#define DMA02_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define SCT03_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 4) /* PIO0_5 */
#define DMA13_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define DMA022_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define DMA11_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define DMA016_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define PINT6_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define DMA013_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define DMA05_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define PINT7_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define SECPINT1_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 10) /* PIO0_5 */
#define SCT01_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 4) /* PIO0_5 */
#define DMA019_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define SECPINT0_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 10) /* PIO0_5 */
#define DMA010_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define DMA08_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define SCT02_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 4) /* PIO0_5 */
#define FC4_RXD_SDA_MOSI_DATA_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 2) /* PIO0_5 */
#define DMA19_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define DMA15_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define DMA018_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define DMA14_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define DMA017_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define PINT4_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define PINT0_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define SCT04_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 4) /* PIO0_5 */
#define DMA012_PIO0_5 IOCON_MUX(0, 5, IOCON_TYPE_D, 0) /* PIO0_5 */
#define SCT01_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 4) /* PIO0_6 */
#define SCT04_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 4) /* PIO0_6 */
#define SCT02_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 4) /* PIO0_6 */
#define CTIMER20_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 2) /* PIO0_6 */
#define PINT3_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define CTIMER10_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 2) /* PIO0_6 */
#define DMA17_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define CTIMER02_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 2) /* PIO0_6 */
#define DMA09_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define DMA07_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define DMA018_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define PINT5_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define PINT0_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define DMA13_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define DMA010_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define CTIMER42_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 2) /* PIO0_6 */
#define DMA08_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define DMA013_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define CTIMER13_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 2) /* PIO0_6 */
#define DMA03_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define FC3_SCK_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 1) /* PIO0_6 */
#define PINT1_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define PINT7_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define PINT2_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define CTIMER03_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 2) /* PIO0_6 */
#define DMA020_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define SECGPIO6_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 10) /* PIO0_6 */
#define CTIMER40_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 3) /* PIO0_6 */
#define CTIMER00_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 2) /* PIO0_6 */
#define DMA19_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define CTIMER40_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 2) /* PIO0_6 */
#define DMA019_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define SCT03_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 4) /* PIO0_6 */
#define DMA11_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define CTIMER12_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 2) /* PIO0_6 */
#define DMA014_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define CTIMER31_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 2) /* PIO0_6 */
#define CTIMER30_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 2) /* PIO0_6 */
#define DMA14_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define CTIMER01_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 2) /* PIO0_6 */
#define DMA016_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define DMA18_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define DMA017_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define DMA021_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define DMA012_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define DMA04_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define GPIO6_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define DMA00_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define PINT6_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define CTIMER21_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 2) /* PIO0_6 */
#define PINT4_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define DMA011_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define SCT06_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 4) /* PIO0_6 */
#define DMA16_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define CTIMER41_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 2) /* PIO0_6 */
#define DMA02_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define SCT00_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 4) /* PIO0_6 */
#define DMA10_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define DMA01_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define DMA05_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define DMA06_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define CTIMER33_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 2) /* PIO0_6 */
#define SCT05_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 4) /* PIO0_6 */
#define CTIMER23_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 2) /* PIO0_6 */
#define SECPINT1_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 10) /* PIO0_6 */
#define DMA15_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define DMA015_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define CTIMER32_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 2) /* PIO0_6 */
#define CTIMER22_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 2) /* PIO0_6 */
#define CTIMER11_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 2) /* PIO0_6 */
#define CTIMER43_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 2) /* PIO0_6 */
#define SECPINT0_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 10) /* PIO0_6 */
#define DMA12_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define DMA022_PIO0_6 IOCON_MUX(0, 6, IOCON_TYPE_D, 0) /* PIO0_6 */
#define FC3_RTS_SCL_SSEL1_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 1) /* PIO0_7 */
#define PINT3_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA11_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA021_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA022_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA011_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA020_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA05_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define FC1_SCK_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 4) /* PIO0_7 */
#define DMA18_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA17_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA15_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA07_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define PINT5_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA04_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA03_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA10_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define PINT2_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA016_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define PINT1_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA14_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define PINT7_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define SECPINT1_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 10) /* PIO0_7 */
#define SD0_CLK_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 2) /* PIO0_7 */
#define PINT4_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA12_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define SECPINT0_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 10) /* PIO0_7 */
#define PINT6_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA017_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA015_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA09_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA06_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA01_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA012_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA018_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA19_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define PINT0_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA02_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA00_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define FC5_SCK_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 3) /* PIO0_7 */
#define DMA13_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA014_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA16_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA019_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA010_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA013_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define GPIO7_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define SECGPIO7_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 10) /* PIO0_7 */
#define DMA08_PIO0_7 IOCON_MUX(0, 7, IOCON_TYPE_D, 0) /* PIO0_7 */
#define DMA016_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define DMA11_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define SD0_CMD_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 2) /* PIO0_8 */
#define PINT2_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define DMA012_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define DMA12_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define DMA018_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define PINT0_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define PINT4_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define DMA020_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define FC3_SSEL3_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 1) /* PIO0_8 */
#define DMA013_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define SECGPIO8_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 10) /* PIO0_8 */
#define DMA02_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define DMA022_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define PINT3_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define DMA09_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define GPIO8_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define DMA16_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define DMA011_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define DMA15_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define SECPINT1_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 10) /* PIO0_8 */
#define DMA18_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define DMA00_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define DMA07_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define FC5_RXD_SDA_MOSI_DATA_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 3) /* PIO0_8 */
#define PINT1_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define DMA13_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define DMA017_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define DMA19_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define DMA010_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define DMA019_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define DMA03_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define DMA14_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define DMA014_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define DMA06_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define SECPINT0_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 10) /* PIO0_8 */
#define DMA01_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define DMA17_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define DMA08_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define DMA015_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define PINT7_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define DMA021_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define SWO_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 4) /* PIO0_8 */
#define PINT5_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define DMA04_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define DMA10_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define DMA05_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define PINT6_PIO0_8 IOCON_MUX(0, 8, IOCON_TYPE_D, 0) /* PIO0_8 */
#define DMA010_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define DMA06_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define DMA13_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define DMA05_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define PINT4_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define PINT5_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define DMA01_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define DMA011_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define DMA19_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define DMA021_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define FC3_SSEL2_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 1) /* PIO0_9 */
#define DMA014_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define SECPINT0_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 10) /* PIO0_9 */
#define PINT6_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define DMA013_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define PINT0_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define DMA012_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define DMA04_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define PINT1_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define DMA07_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define PINT2_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define DMA16_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define FC5_TXD_SCL_MISO_WS_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 3) /* PIO0_9 */
#define SD0_POW_EN_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 2) /* PIO0_9 */
#define DMA11_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define DMA016_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define DMA17_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define PMC2_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define DMA10_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define DMA18_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define DMA14_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define SECGPIO9_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 10) /* PIO0_9 */
#define SECPINT1_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 10) /* PIO0_9 */
#define DMA12_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define DMA019_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define PINT3_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define DMA08_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define DMA017_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define DMA020_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define DMA09_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define DMA15_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define DMA03_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define DMA02_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define DMA018_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define PINT7_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define DMA015_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define DMA022_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define GPIO9_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define DMA00_PIO0_9 IOCON_MUX(0, 9, IOCON_TYPE_A, 0) /* PIO0_9 */
#define CTIMER21_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 3) /* PIO1_0 */
#define CTIMER01_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 3) /* PIO1_0 */
#define DMA06_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define DMA018_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define DMA08_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define CTIMER00_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 3) /* PIO1_0 */
#define DMA02_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define DMA012_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define CTIMER33_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 3) /* PIO1_0 */
#define SCT01_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 4) /* PIO1_0 */
#define DMA07_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define DMA17_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define DMA05_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define SCT06_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 4) /* PIO1_0 */
#define SDIF3_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 2) /* PIO1_0 */
#define PINT0_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define FC0_RTS_SCL_SSEL1_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 1) /* PIO1_0 */
#define CTIMER31_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 3) /* PIO1_0 */
#define PINT6_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define CTIMER22_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 3) /* PIO1_0 */
#define DMA021_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define DMA020_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define SCT02_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 4) /* PIO1_0 */
#define CTIMER12_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 3) /* PIO1_0 */
#define DMA014_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define ADC011_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define DMA011_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define CTIMER13_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 3) /* PIO1_0 */
#define DMA03_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define PINT5_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define CTIMER23_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 3) /* PIO1_0 */
#define CTIMER11_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 3) /* PIO1_0 */
#define DMA10_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define CTIMER20_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 3) /* PIO1_0 */
#define DMA00_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define PINT4_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define CTIMER02_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 3) /* PIO1_0 */
#define PINT3_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define CTIMER40_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 3) /* PIO1_0 */
#define CTIMER41_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 3) /* PIO1_0 */
#define DMA04_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define PINT2_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define CTIMER43_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 3) /* PIO1_0 */
#define SCT00_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 4) /* PIO1_0 */
#define DMA16_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define DMA09_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define CTIMER10_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 3) /* PIO1_0 */
#define SCT04_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 4) /* PIO1_0 */
#define DMA016_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define SCT05_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 4) /* PIO1_0 */
#define DMA010_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define DMA017_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define DMA14_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define DMA022_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define DMA01_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define DMA015_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define SCT03_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 4) /* PIO1_0 */
#define CTIMER42_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 3) /* PIO1_0 */
#define CTIMER30_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 3) /* PIO1_0 */
#define PINT1_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define CTIMER32_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 3) /* PIO1_0 */
#define DMA18_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define DMA11_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define PINT7_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define DMA19_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define DMA13_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define PLU3_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 9) /* PIO1_0 */
#define DMA12_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define DMA013_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define CTIMER03_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 3) /* PIO1_0 */
#define DMA15_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define GPIO0_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define DMA019_PIO1_0 IOCON_MUX(1, 0, IOCON_TYPE_A, 0) /* PIO1_0 */
#define DMA12_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define CTIMER32_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 3) /* PIO1_1 */
#define CTIMER10_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 3) /* PIO1_1 */
#define DMA014_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define PINT4_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define PINT3_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define SCT04_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 4) /* PIO1_1 */
#define CTIMER21_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 3) /* PIO1_1 */
#define CTIMER11_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 3) /* PIO1_1 */
#define DMA011_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define CTIMER42_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 3) /* PIO1_1 */
#define FC3_RXD_SDA_MOSI_DATA_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 1) /* PIO1_1 */
#define PINT0_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define DMA16_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define PINT7_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define SCT05_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 4) /* PIO1_1 */
#define DMA14_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define PINT6_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define DMA017_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define CTIMER31_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 3) /* PIO1_1 */
#define DMA021_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define DMA02_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define DMA020_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define DMA15_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define PLU4_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 9) /* PIO1_1 */
#define SCT06_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 4) /* PIO1_1 */
#define DMA13_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define DMA04_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define DMA11_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define DMA08_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define PINT5_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define SCT02_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 4) /* PIO1_1 */
#define CTIMER12_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 3) /* PIO1_1 */
#define CTIMER41_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 3) /* PIO1_1 */
#define USB1_OVERCURRENTN_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 7) /* PIO1_1 */
#define DMA019_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define SCT00_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 4) /* PIO1_1 */
#define CTIMER01_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 3) /* PIO1_1 */
#define CTIMER22_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 3) /* PIO1_1 */
#define DMA013_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define DMA022_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define DMA00_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define DMA01_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define DMA06_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define CTIMER03_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 3) /* PIO1_1 */
#define DMA018_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define CTIMER30_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 3) /* PIO1_1 */
#define DMA07_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define HS_SPI_SSEL1_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 5) /* PIO1_1 */
#define DMA18_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define DMA17_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define CTIMER23_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 3) /* PIO1_1 */
#define CTIMER00_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 3) /* PIO1_1 */
#define CTIMER02_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 3) /* PIO1_1 */
#define CTIMER33_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 3) /* PIO1_1 */
#define CTIMER20_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 3) /* PIO1_1 */
#define DMA016_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define PINT1_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define DMA012_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define DMA09_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define DMA05_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define DMA10_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define DMA010_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define DMA03_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define SCT03_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 4) /* PIO1_1 */
#define SCT01_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 4) /* PIO1_1 */
#define CTIMER43_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 3) /* PIO1_1 */
#define CTIMER13_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 3) /* PIO1_1 */
#define PINT2_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define CTIMER40_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 3) /* PIO1_1 */
#define DMA19_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define DMA015_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define GPIO1_PIO1_1 IOCON_MUX(1, 1, IOCON_TYPE_D, 0) /* PIO1_1 */
#define PINT0_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define DMA011_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define DMA15_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define DMA01_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define DMA04_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define DMA021_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define DMA014_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define DMA10_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define DMA16_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define DMA020_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define USB1_PORTPWRN_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 7) /* PIO1_2 */
#define SCT06_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 4) /* PIO1_2 */
#define DMA18_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define DMA010_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define PINT1_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define GPIO2_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define DMA13_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define DMA14_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define DMA019_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define DMA07_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define DMA09_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define DMA00_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define PINT6_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define CTIMER03_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 3) /* PIO1_2 */
#define DMA19_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define DMA17_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define DMA012_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define PINT2_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define SCT04_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 4) /* PIO1_2 */
#define SCT00_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 4) /* PIO1_2 */
#define SCT03_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 4) /* PIO1_2 */
#define SCT01_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 4) /* PIO1_2 */
#define DMA05_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define DMA022_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define SCT02_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 4) /* PIO1_2 */
#define DMA08_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define PINT3_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define PLU5_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 9) /* PIO1_2 */
#define PINT4_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define DMA06_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define DMA11_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define DMA016_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define DMA12_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define HS_SPI_SCK_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 6) /* PIO1_2 */
#define SCT05_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 4) /* PIO1_2 */
#define DMA03_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define PINT7_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define DMA013_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define DMA018_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define DMA015_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define PINT5_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define DMA02_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define DMA017_PIO1_2 IOCON_MUX(1, 2, IOCON_TYPE_D, 0) /* PIO1_2 */
#define DMA03_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define PINT7_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define DMA09_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define DMA07_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define DMA010_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define DMA020_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define DMA019_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define DMA018_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define USB0_PORTPWRN_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 7) /* PIO1_3 */
#define DMA11_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define SCT04_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 4) /* PIO1_3 */
#define DMA19_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define DMA12_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define DMA10_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define DMA012_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define DMA16_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define PINT1_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define PINT6_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define DMA06_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define DMA04_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define HS_SPI_MISO_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 6) /* PIO1_3 */
#define PLU6_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 9) /* PIO1_3 */
#define DMA02_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define PINT5_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define DMA013_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define PINT3_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define DMA13_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define DMA18_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define DMA016_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define DMA015_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define PINT2_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define DMA01_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define DMA08_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define DMA014_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define DMA15_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define DMA011_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define DMA00_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define DMA17_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define DMA05_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define PINT4_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define DMA017_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define DMA14_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define DMA022_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define PINT0_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define GPIO3_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */
#define DMA021_PIO1_3 IOCON_MUX(1, 3, IOCON_TYPE_D, 0) /* PIO1_3 */

#endif
