{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1756610038917 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1756610038917 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de2_test_v1 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"de2_test_v1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1756610038933 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1756610038964 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1756610038964 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_7ph1:auto_generated\|ram_block1a1 " "Atom \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_7ph1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1756610038999 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_7ph1:auto_generated|ram_block1a1"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1756610038999 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1756610039200 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1756610039203 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756610039403 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756610039403 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756610039403 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756610039403 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756610039403 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756610039403 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756610039403 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756610039403 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756610039403 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1756610039403 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 7592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756610039408 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 7594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756610039408 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 7596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756610039408 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 7598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756610039408 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 7600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756610039408 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1756610039408 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1756610039410 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1756610039724 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "YPHP7743 " "Entity YPHP7743" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical VVYU6267_0\] " "set_disable_timing \[get_cells -hierarchical VVYU6267_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756610040550 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_0\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756610040550 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_1\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756610040550 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_2\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756610040550 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_3\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756610040550 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_4\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756610040550 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_5\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756610040550 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_6\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756610040550 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_7\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756610040550 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BVXN3148_0\] " "set_disable_timing \[get_cells -hierarchical BVXN3148_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756610040550 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1756610040550 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756610040550 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1756610040550 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756610040550 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756610040550 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1756610040550 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1756610040550 ""}
{ "Info" "ISTA_SDC_FOUND" "de2_test_v1.SDC " "Reading SDC File: 'de2_test_v1.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1756610040570 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1756610040571 ""}
{ "Info" "ISTA_SDC_FOUND" "triple_eth_v1/altera_eth_tse_mac.sdc " "Reading SDC File: 'triple_eth_v1/altera_eth_tse_mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1756610040571 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 178 *\|altera_tse_register_map:U_REG\|command_config\[9\] register " "Ignored filter at altera_eth_tse_mac.sdc(178): *\|altera_tse_register_map:U_REG\|command_config\[9\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756610040588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 178 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(178): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|command_config\[9\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|command_config\[9\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756610040589 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756610040589 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 179 *\|altera_tse_register_map:U_REG\|mac_0\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(179): *\|altera_tse_register_map:U_REG\|mac_0\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 179 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756610040590 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 179 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(179): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756610040590 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756610040590 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 180 *\|altera_tse_register_map:U_REG\|mac_1\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(180): *\|altera_tse_register_map:U_REG\|mac_1\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 180 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756610040591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 180 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(180): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756610040591 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756610040591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 182 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(182): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756610040593 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756610040593 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 183 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(183): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756610040593 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756610040593 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 184 *\|altera_tse_register_map:U_REG\|frm_length\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(184): *\|altera_tse_register_map:U_REG\|frm_length\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 184 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756610040594 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 184 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(184): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|frm_length\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|frm_length\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756610040594 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756610040594 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756610040597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756610040599 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756610040599 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756610040599 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 83 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756610040600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns " "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756610040600 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756610040600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756610040600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns " "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756610040600 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756610040600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756610040600 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ENET0_RX_CLK " "Node: ENET0_RX_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|ram_block1a32~porta_we_reg ENET0_RX_CLK " "Register triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|ram_block1a32~porta_we_reg is being clocked by ENET0_RX_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1756610040650 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1756610040650 "|de2_test_v1|ENET0_RX_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ENET0_TX_CLK " "Node: ENET0_TX_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_WRT\|g_out\[0\] ENET0_TX_CLK " "Register triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_WRT\|g_out\[0\] is being clocked by ENET0_TX_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1756610040651 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1756610040651 "|de2_test_v1|ENET0_TX_CLK"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1756610040676 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1756610040680 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1756610040680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1756610040680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1756610040680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1756610040680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1756610040680 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1756610040680 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1756610040680 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ENET0_TX_CLK~input (placed in PIN B17 (DIFFIO_T35p, PADD12, DQS4T/CQ5T,DPCLK9)) " "Automatically promoted node ENET0_TX_CLK~input (placed in PIN B17 (DIFFIO_T35p, PADD12, DQS4T/CQ5T,DPCLK9))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1756610040856 ""}  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 7580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1756610040856 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ENET0_RX_CLK~input (placed in PIN A15 (CLK8, DIFFCLK_5n)) " "Automatically promoted node ENET0_RX_CLK~input (placed in PIN A15 (CLK8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1756610040856 ""}  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 7581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1756610040856 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1756610040856 ""}  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 7577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1756610040856 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1756610040856 ""}  } { { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 6862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1756610040856 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1756610040856 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7~0" {  } { { "pzdyqx.vhd" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/pzdyqx.vhd" 845 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 7109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1756610040856 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1756610040856 ""}  } { { "pzdyqx.vhd" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/pzdyqx.vhd" 845 -1 0 } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 6947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1756610040856 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|BVXN3148_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|BVXN3148_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1756610040856 ""}  } { { "pzdyqx.vhd" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/pzdyqx.vhd" 957 0 0 } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|BVXN3148_0" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 6969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1756610040856 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out  " "Automatically promoted node triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1756610040856 ""}  } { { "triple_eth_v1/altera_tse_reset_synchronizer.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 3336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1756610040856 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\|altera_tse_reset_synchronizer_chain_out  " "Automatically promoted node triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\|altera_tse_reset_synchronizer_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1756610040856 ""}  } { { "triple_eth_v1/altera_tse_reset_synchronizer.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 2492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1756610040856 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_2\|altera_tse_reset_synchronizer_chain_out  " "Automatically promoted node triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_2\|altera_tse_reset_synchronizer_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1756610040857 ""}  } { { "triple_eth_v1/altera_tse_reset_synchronizer.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 3332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1756610040857 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1756610041261 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1756610041265 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1756610041265 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1756610041269 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1756610041277 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1756610041282 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1756610041282 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1756610041285 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1756610041339 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 Block RAM " "Packed 2 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1756610041342 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1756610041342 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756610041748 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1756610041753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1756610043267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756610043602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1756610043639 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1756610044639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756610044639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1756610045101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1756610047329 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1756610047329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1756610047578 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1756610047578 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1756610047578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756610047580 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1756610047693 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1756610047716 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1756610047976 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1756610047977 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1756610048231 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756610048803 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "27 Cyclone IV E " "27 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756610049413 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756610049413 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756610049413 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756610049413 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756610049413 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756610049413 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756610049413 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756610049413 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756610049413 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756610049413 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756610049413 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756610049413 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756610049413 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756610049413 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756610049413 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756610049413 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756610049413 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756610049413 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756610049413 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756610049413 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { ENET0_LINK100 } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756610049413 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { ENETCLK_25 } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756610049413 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756610049413 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756610049413 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756610049413 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756610049413 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756610049413 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1756610049413 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { ENET0_MDIO } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1756610049415 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1756610049415 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.fit.smsg " "Generated suppressed messages file C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1756610049585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 26 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6353 " "Peak virtual memory: 6353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756610050077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 30 23:14:10 2025 " "Processing ended: Sat Aug 30 23:14:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756610050077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756610050077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756610050077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1756610050077 ""}
