#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Apr 18 17:00:16 2022
# Process ID: 42880
# Current directory: /home/cdickins/reuse/gyro2tester-main/vivado
# Command line: vivado
# Log file: /home/cdickins/reuse/gyro2tester-main/vivado/vivado.log
# Journal file: /home/cdickins/reuse/gyro2tester-main/vivado/vivado.jou
# Running On: xsjcdickins40x, OS: Linux, CPU Frequency: 2600.248 MHz, CPU Physical cores: 8, Host memory: 33556 MB
#-----------------------------------------------------------
start_gui
open_project /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_0
endgroup
set_property location {9 2949 1155} [get_bd_cells util_ds_buf_0]
set_property -dict [list CONFIG.C_BUF_TYPE {IOBUFDS}] [get_bd_cells util_ds_buf_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
ipx::edit_ip_in_project -upgrade true -name axi4_pl_SPI_ip_v1_0_project -directory /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.tmp/axi4_pl_SPI_ip_v1_0_project /home/cdickins/reuse/gyro2tester-main/vivado/ip_repo/SPI_ip_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 19 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro2tester-main/vivado/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:axi4_pl_SPI_ip:1.0 [get_ips  design_2_SPI_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_2_SPI_ip_0_0] -no_script -sync -force -quiet
connect_bd_net [get_bd_pins SPI_ip_0/spi_out] [get_bd_pins util_ds_buf_0/IOBUF_IO_I]
connect_bd_net [get_bd_pins SPI_ip_0/spi_oen] [get_bd_pins util_ds_buf_0/IOBUF_IO_T]
connect_bd_net [get_bd_pins SPI_ip_0/spi_in] [get_bd_pins util_ds_buf_0/IOBUF_IO_O]
set_property location {8.5 3657 1265} [get_bd_cells processing_system7_0]
undo
undo
regenerate_bd_layout
delete_bd_objs [get_bd_nets Net]
startgroup
connect_bd_net [get_bd_ports SPI_D] [get_bd_pins util_ds_buf_0/IOBUF_DS_P]
endgroup
regenerate_bd_layout
connect_bd_net [get_bd_pins util_ds_buf_0/IOBUF_IO_O] [get_bd_pins SPI_ip_0/spi_in]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4 -cluster_configuration lsf
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -cluster_configuration lsf
wait_on_run synth_1
launch_runs impl_1 -cluster_configuration lsf
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4 -cluster_configuration lsf
wait_on_run impl_1
delete_bd_objs [get_bd_nets Net] [get_bd_ports SPI_D]
save_bd_design
create_bd_port -dir IO -type data SPI_D
connect_bd_net [get_bd_ports SPI_D] [get_bd_pins util_ds_buf_0/IOBUF_DS_P]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4 -cluster_configuration lsf
wait_on_run impl_1
open_run impl_1
open_run synth_1 -name synth_1
set_property PACKAGE_PIN A19 [get_ports SPI_D]
open_bd_design {/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd}
set_property PACKAGE_PIN A19 [get_ports SPI_D]
set_property PACKAGE_PIN A16 [get_ports SPI_SCK]
set_property PACKAGE_PIN A19 [get_ports SPI_D]
set_property PACKAGE_PIN A19 [get_ports SPI_D]
save_constraints
