/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: allregs_d.i 1.20.2.2 Broadcom SDK $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	allregs_d.i
 * Purpose:	Independent register descriptions.
 */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DATAQUEUEEGQTHRESHOLDr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x860,
	0,
	1,
	soc_DATAQUEUEEGQTHRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBGETHKEYr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6124,
	SOC_REG_FLAG_RO,
	1,
	soc_DBGETHKEYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBGFEMr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6137,
	0,
	8,
	soc_DBGFEMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBGFEM0KEYr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x613a,
	SOC_REG_FLAG_RO,
	1,
	soc_DBGFEM0KEYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBGFEM1KEYr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x613c,
	SOC_REG_FLAG_RO,
	1,
	soc_DBGFEM0KEYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBGFEM2KEYr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x613e,
	SOC_REG_FLAG_RO,
	1,
	soc_DBGFEM0KEYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBGFEM3KEYr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6140,
	SOC_REG_FLAG_RO,
	1,
	soc_DBGFEM0KEYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBGFEM4KEYr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6142,
	SOC_REG_FLAG_RO,
	1,
	soc_DBGFEM0KEYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBGFEM5KEYr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6144,
	SOC_REG_FLAG_RO,
	1,
	soc_DBGFEM0KEYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBGFEM6KEYr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6146,
	SOC_REG_FLAG_RO,
	1,
	soc_DBGFEM0KEYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBGFEM7KEYr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6148,
	SOC_REG_FLAG_RO,
	1,
	soc_DBGFEM0KEYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBGFEM_STATUSr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6139,
	SOC_REG_FLAG_RO,
	1,
	soc_DBGFEM_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBGFERTRAPr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x616b,
	0,
	1,
	soc_DBGFERTRAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBGFLPFIFOr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x60c9,
	0,
	3,
	soc_DBGFLPFIFOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffe1ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBGFLPTRAP0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x60c6,
	0,
	1,
	soc_DBGFLPTRAP0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBGFLPTRAP1r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x60c7,
	0,
	1,
	soc_DBGFLPTRAP1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBGFLPTRAP2r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x60c8,
	0,
	1,
	soc_DBGFLPTRAP2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBGFREEZEFEMr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6138,
	0,
	3,
	soc_DBGFREEZEFEMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001f11, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBGIPV4KEYr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6129,
	SOC_REG_FLAG_RO,
	1,
	soc_DBGIPV4KEYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBGIPV6KEYr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x612e,
	SOC_REG_FLAG_RO,
	1,
	soc_DBGIPV6KEYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBGKEYAr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6118,
	SOC_REG_FLAG_RO,
	1,
	soc_DBGKEYAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBGKEYBr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x611e,
	SOC_REG_FLAG_RO,
	1,
	soc_DBGKEYBr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBGLASTRESOLVEDTRAPr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6169,
	0,
	5,
	soc_DBGLASTRESOLVEDTRAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBGLASTTRAPCHANGEDESTINATIONr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x616a,
	0,
	2,
	soc_DBGLASTTRAPCHANGEDESTINATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBGLLRTRAP0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6113,
	0,
	1,
	soc_DBGLLRTRAP0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBGLLRTRAP1r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6114,
	0,
	1,
	soc_DBGLLRTRAP1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBGPROGRAMSELECTIONMAPr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x60c5,
	0,
	1,
	soc_DBGPROGRAMSELECTIONMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBGSELECTEDPROGRAMr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6117,
	0,
	1,
	soc_DBGSELECTEDPROGRAMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBG_FEM0r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x613b,
	SOC_REG_FLAG_RO,
	4,
	soc_DBG_FEM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x31fffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBG_FEM1r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x613d,
	SOC_REG_FLAG_RO,
	4,
	soc_DBG_FEM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x31fffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBG_FEM2r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x613f,
	SOC_REG_FLAG_RO,
	4,
	soc_DBG_FEM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x31fffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBG_FEM3r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6141,
	SOC_REG_FLAG_RO,
	4,
	soc_DBG_FEM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x31fffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBG_FEM4r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6143,
	SOC_REG_FLAG_RO,
	4,
	soc_DBG_FEM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x31fffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBG_FEM5r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6145,
	SOC_REG_FLAG_RO,
	4,
	soc_DBG_FEM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x31fffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBG_FEM6r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6147,
	SOC_REG_FLAG_RO,
	4,
	soc_DBG_FEM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x31fffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DBG_FEM7r */
	soc_block_list[42],
	soc_genreg,
	1,
	0x6149,
	SOC_REG_FLAG_RO,
	4,
	soc_DBG_FEM0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x31fffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_CELL_TYPE_ERR_SRCr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x10f,
	SOC_REG_FLAG_RO,
	1,
	soc_DCH_CELL_TYPE_ERR_SRCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_CPU_DATA_CELL_APr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x96,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_DCH_CPU_DATA_CELL_APr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_CPU_DATA_CELL_ASr */
	soc_block_list[119],
	soc_genreg,
	1,
	0xbc,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_DCH_CPU_DATA_CELL_ASr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_CPU_DATA_CELL_BPr */
	soc_block_list[119],
	soc_genreg,
	1,
	0xa9,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_DCH_CPU_DATA_CELL_BPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_CPU_DATA_CELL_BSr */
	soc_block_list[119],
	soc_genreg,
	1,
	0xcf,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_DCH_CPU_DATA_CELL_BSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_DCH_DROPPED_LOW_MUL_CNT_Pr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x89,
	SOC_REG_FLAG_RO,
	2,
	soc_DCH_DCH_DROPPED_LOW_MUL_CNT_Pr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_DCH_DROPPED_LOW_MUL_CNT_Sr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x8a,
	SOC_REG_FLAG_RO,
	2,
	soc_DCH_DCH_DROPPED_LOW_MUL_CNT_Sr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_DCH_LOCAL_GCI_TYPE_0_TH_Pr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x81,
	0,
	5,
	soc_DCH_DCH_LOCAL_GCI_TYPE_0_TH_Pr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xc0ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_DCH_LOCAL_GCI_TYPE_0_TH_Sr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x83,
	0,
	5,
	soc_DCH_DCH_LOCAL_GCI_TYPE_0_TH_Sr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xc0ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_DCH_LOCAL_GCI_TYPE_1_TH_Pr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x82,
	0,
	3,
	soc_DCH_DCH_LOCAL_GCI_TYPE_1_TH_Pr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_DCH_LOCAL_GCI_TYPE_1_TH_Sr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x84,
	0,
	3,
	soc_DCH_DCH_LOCAL_GCI_TYPE_1_TH_Sr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_DCH_OVERFLOWS_AND_FIFOS_STATUSES_Pr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x73,
	SOC_REG_FLAG_RO,
	6,
	soc_DCH_DCH_OVERFLOWS_AND_FIFOS_STATUSES_Pr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0ffffff3, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_DCH_OVERFLOWS_AND_FIFOS_STATUSES_Sr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x74,
	SOC_REG_FLAG_RO,
	6,
	soc_DCH_DCH_OVERFLOWS_AND_FIFOS_STATUSES_Sr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0ffffff3, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_DCH_REORD_DISCARD_COUNTER_Pr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x7a,
	SOC_REG_FLAG_RO,
	2,
	soc_DCH_DCH_REORD_DISCARD_COUNTER_Pr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_DCH_REORD_DISCARD_COUNTER_Sr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x7c,
	SOC_REG_FLAG_RO,
	2,
	soc_DCH_DCH_REORD_DISCARD_COUNTER_Sr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_DCH_TOTAL_CELL_CNT_Pr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x8d,
	SOC_REG_FLAG_RO,
	2,
	soc_DCH_DCH_TOTAL_CELL_CNT_Pr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_DCH_TOTAL_CELL_CNT_Sr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x8f,
	SOC_REG_FLAG_RO,
	2,
	soc_DCH_DCH_TOTAL_CELL_CNT_Sr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_DCH_TOTAL_OUT_CELL_CNT_Pr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x8e,
	SOC_REG_FLAG_RO,
	2,
	soc_DCH_DCH_TOTAL_OUT_CELL_CNT_Pr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_DCH_TOTAL_OUT_CELL_CNT_Sr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_RO,
	2,
	soc_DCH_DCH_TOTAL_OUT_CELL_CNT_Sr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_DCMM_FLOW_CNTROL_CNTr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x10c,
	SOC_REG_FLAG_RO,
	2,
	soc_DCH_DCMM_FLOW_CNTROL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_DCMU_FLOW_CNTROL_CNTr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x10b,
	SOC_REG_FLAG_RO,
	2,
	soc_DCH_DCMU_FLOW_CNTROL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_DROP_LOW_PRI_CNT_Pr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x92,
	SOC_REG_FLAG_RO,
	2,
	soc_DCH_DROP_LOW_PRI_CNT_Pr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_DROP_LOW_PRI_CNT_Sr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_RO,
	2,
	soc_DCH_DROP_LOW_PRI_CNT_Sr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_ECC_1B_ERR_ADDRr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x103,
	SOC_REG_FLAG_RO,
	2,
	soc_FMAC_ECC_1B_ERR_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_ECC_1B_ERR_CNTr */
	soc_block_list[119],
	soc_genreg,
	1,
	0xfe,
	SOC_REG_FLAG_RO,
	2,
	soc_DCH_ECC_1B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_ECC_2B_ERR_ADDRr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x104,
	SOC_REG_FLAG_RO,
	2,
	soc_FMAC_ECC_2B_ERR_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_ECC_2B_ERR_CNTr */
	soc_block_list[119],
	soc_genreg,
	1,
	0xff,
	SOC_REG_FLAG_RO,
	2,
	soc_DCH_ECC_2B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_ECC_ERR_MONITOR_MEM_MASKr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x101,
	0,
	20,
	soc_DCH_ECC_ERR_MONITOR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_ERROR_FILTERr */
	soc_block_list[119],
	soc_genreg,
	1,
	0xe4,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_DCH_ERROR_FILTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_ERROR_FILTER_CNT_Pr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x8b,
	SOC_REG_FLAG_RO,
	4,
	soc_DCH_ERROR_FILTER_CNT_Pr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_ERROR_FILTER_CNT_Sr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x8c,
	SOC_REG_FLAG_RO,
	4,
	soc_DCH_ERROR_FILTER_CNT_Sr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_ERROR_FILTER_MASKr */
	soc_block_list[119],
	soc_genreg,
	1,
	0xe8,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_DCH_ERROR_FILTER_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_ERROR_FILTER_MASK_ENr */
	soc_block_list[119],
	soc_genreg,
	1,
	0xec,
	0,
	2,
	soc_DCH_ERROR_FILTER_MASK_ENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_ERROR_INITIATION_DATAr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x106,
	SOC_REG_FLAG_RO,
	3,
	soc_DCH_ERROR_INITIATION_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_FE_1600_B_0_ENABLERSr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x52,
	0,
	3,
	soc_DCH_FE_1600_B_0_ENABLERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_FIFO_DISCARD_COUNTER_Pr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x79,
	SOC_REG_FLAG_RO,
	2,
	soc_DCH_FIFO_DISCARD_COUNTER_Pr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_FIFO_DISCARD_COUNTER_Sr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x7b,
	SOC_REG_FLAG_RO,
	2,
	soc_DCH_FIFO_DISCARD_COUNTER_Sr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_FILTER_MATCH_INPUT_LINKr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x6e,
	0,
	4,
	soc_DCH_FILTER_MATCH_INPUT_LINKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001df, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_GEN_ERR_MEMr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x102,
	0,
	28,
	soc_DCH_GEN_ERR_MEMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_GTIMER_CONFIGURATIONr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x56,
	0,
	3,
	soc_CCS_GTIMER_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_GTIMER_TRIGGERr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x57,
	0,
	1,
	soc_CFC_GTIMER_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_DCH_INTERRUPT_MASK_REGISTERr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x10,
	0,
	14,
	soc_DCH_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_INTERRUPT_MASK_REGISTER_1r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x11,
	0,
	13,
	soc_DCH_INTERRUPT_MASK_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_INTERRUPT_MASK_REGISTER_2r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x13,
	0,
	3,
	soc_DCH_INTERRUPT_MASK_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_INTERRUPT_MASK_REGISTER_BCM88754_A0r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x10,
	0,
	17,
	soc_DCH_INTERRUPT_MASK_REGISTER_BCM88754_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_DCH_INTERRUPT_REGISTERr */
	soc_block_list[119],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
	14,
	soc_DCH_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_INTERRUPT_REGISTER_1r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x1,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
	13,
	soc_DCH_INTERRUPT_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_INTERRUPT_REGISTER_2r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x3,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
	3,
	soc_DCH_INTERRUPT_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_INTERRUPT_REGISTER_BCM88754_A0r */
	soc_block_list[119],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
	17,
	soc_DCH_INTERRUPT_REGISTER_BCM88754_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_LINK_LEVEL_FLOW_CONTROL_BMP_Pr */
	soc_block_list[119],
	soc_genreg,
	1,
	0xe2,
	0,
	1,
	soc_DCH_LINK_LEVEL_FLOW_CONTROL_BMP_Pr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_LINK_LEVEL_FLOW_CONTROL_BMP_Sr */
	soc_block_list[119],
	soc_genreg,
	1,
	0xe3,
	0,
	1,
	soc_DCH_LINK_LEVEL_FLOW_CONTROL_BMP_Sr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_LINK_LEVEL_FLOW_CONTROL_Pr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x6c,
	0,
	5,
	soc_DCH_LINK_LEVEL_FLOW_CONTROL_Pr_fields,
	SOC_RESET_VAL_DEC(0xbf3a3f3f, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_LINK_LEVEL_FLOW_CONTROL_Sr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x6d,
	0,
	5,
	soc_DCH_LINK_LEVEL_FLOW_CONTROL_Sr_fields,
	SOC_RESET_VAL_DEC(0xbf3a3f3f, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_LINK_UP_STATUS_FROM_DCHPr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x71,
	SOC_REG_FLAG_RO,
	1,
	soc_DCH_LINK_UP_STATUS_FROM_DCHPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_LINK_UP_STATUS_FROM_DCHSr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x72,
	SOC_REG_FLAG_RO,
	1,
	soc_DCH_LINK_UP_STATUS_FROM_DCHSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_LOW_PR_MUL_0r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x85,
	0,
	1,
	soc_DCH_LOW_PR_MUL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_LOW_PR_MUL_1r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x86,
	0,
	1,
	soc_DCH_LOW_PR_MUL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_MID_PR_MUL_0r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x87,
	0,
	1,
	soc_DCH_MID_PR_MUL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_MID_PR_MUL_1r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x88,
	0,
	1,
	soc_DCH_MID_PR_MUL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_PARITY_ERR_ADDRr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x105,
	SOC_REG_FLAG_RO,
	2,
	soc_SCH_PARITY_ERR_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_PARITY_ERR_CNTr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x100,
	SOC_REG_FLAG_RO,
	2,
	soc_DCH_PARITY_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_PETRA_BMPr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x65,
	0,
	1,
	soc_DCH_PETRA_BMPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_PETRA_PIPE_BMPr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x95,
	0,
	1,
	soc_DCH_PETRA_PIPE_BMPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_PROGRAMMABLE_CELLS_COUNTER_Pr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x6f,
	SOC_REG_FLAG_RO,
	4,
	soc_DCH_PROGRAMMABLE_CELLS_COUNTER_Pr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_PROGRAMMABLE_CELLS_COUNTER_Sr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x70,
	SOC_REG_FLAG_RO,
	4,
	soc_DCH_PROGRAMMABLE_CELLS_COUNTER_Sr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_PROGRAMMABLE_DATA_CELL_COUNTER_0r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x66,
	0,
	1,
	soc_DCH_PROGRAMMABLE_DATA_CELL_COUNTER_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_PROGRAMMABLE_DATA_CELL_COUNTER_1r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x67,
	0,
	1,
	soc_DCH_PROGRAMMABLE_DATA_CELL_COUNTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_PROGRAMMABLE_DATA_CELL_COUNTER_2r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x68,
	0,
	1,
	soc_DCH_PROGRAMMABLE_DATA_CELL_COUNTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x69,
	0,
	1,
	soc_DCH_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x6a,
	0,
	1,
	soc_DCH_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_2r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x6b,
	0,
	1,
	soc_DCH_PROGRAMMABLE_DATA_CELL_COUNTER_MASK_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_0050r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x50,
	0,
	1,
	soc_BRDC_FMACH_REG_0050r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_0051r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x51,
	0,
	1,
	soc_BRDC_FMACH_REG_0051r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_DCH_REG_0052r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x52,
	0,
	1,
	soc_BRDC_FMACH_REG_0052r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_0054r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x54,
	0,
	2,
	soc_CCS_REG_0054r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_0055r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x55,
	0,
	1,
	soc_DCH_REG_0055r_fields,
	SOC_RESET_VAL_DEC(0x0000003e, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_0058r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x58,
	0,
	1,
	soc_DCH_REG_0058r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_0060r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x60,
	0,
	9,
	soc_DCH_REG_0060r_fields,
	SOC_RESET_VAL_DEC(0x00e01002, 0x00000000)
	SOC_RESET_MASK_DEC(0xfffffffe, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0)
    { /* SOC_REG_INT_DCH_REG_0061r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x61,
	0,
	12,
	soc_DCH_REG_0061r_fields,
	SOC_RESET_VAL_DEC(0x14bc017f, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fbff9ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_0062r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x62,
	0,
	1,
	soc_DCH_REG_0062r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_0063r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x63,
	0,
	1,
	soc_DCH_REG_0063r_fields,
	SOC_RESET_VAL_DEC(0x0007ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_0064r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x64,
	0,
	2,
	soc_CCS_REG_007Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_0075r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x75,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_FDR_REG_021Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_0077r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x77,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_FDR_REG_021Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_0091r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x91,
	0,
	2,
	soc_DCH_REG_0091r_fields,
	SOC_RESET_VAL_DEC(0x00004001, 0x00000000)
	SOC_RESET_MASK_DEC(0x007ffff1, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_0094r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x94,
	0,
	1,
	soc_DCH_REG_0094r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_0107r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x107,
	0,
	1,
	soc_CCS_REG_01F5r_fields,
	SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_0108r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x108,
	0,
	3,
	soc_CCS_REG_01F6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_0109r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x109,
	0,
	1,
	soc_CCS_REG_01F7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_0110r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x110,
	0,
	1,
	soc_CCS_REG_01F5r_fields,
	SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_0111r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x111,
	0,
	3,
	soc_CCS_REG_01F6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_0112r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x112,
	0,
	1,
	soc_CCS_REG_01F7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_0113r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x113,
	0,
	1,
	soc_ECI_REG_0084r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_0114r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x114,
	0,
	1,
	soc_CCS_REG_01F5r_fields,
	SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_0115r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x115,
	0,
	3,
	soc_CCS_REG_01F6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_0116r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x116,
	0,
	1,
	soc_CCS_REG_01F7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_0117r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x117,
	0,
	1,
	soc_ECI_REG_0084r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_005Ar */
	soc_block_list[119],
	soc_genreg,
	1,
	0x5a,
	0,
	12,
	soc_DCH_REG_005Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1ff01ffb, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_DCH_REG_005A_BCM88750_B0r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x5a,
	0,
	12,
	soc_DCH_REG_005A_BCM88750_B0r_fields,
	SOC_RESET_VAL_DEC(0x18001500, 0x00000000)
	SOC_RESET_MASK_DEC(0x1ff01ffb, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_005Br */
	soc_block_list[119],
	soc_genreg,
	1,
	0x5b,
	0,
	4,
	soc_DCH_REG_005Br_fields,
	SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_005Cr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x5c,
	0,
	1,
	soc_DCH_REG_005Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_005Dr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x5d,
	0,
	2,
	soc_ECI_REG_0001r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_0061_BCM88754_A0r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x61,
	0,
	14,
	soc_DCH_REG_0061_BCM88754_A0r_fields,
	SOC_RESET_VAL_DEC(0x94bc017f, 0x00000000)
	SOC_RESET_MASK_DEC(0xffbff9ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_00EDr */
	soc_block_list[119],
	soc_genreg,
	1,
	0xed,
	SOC_REG_FLAG_RO,
	2,
	soc_FCR_REG_0197r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_00EEr */
	soc_block_list[119],
	soc_genreg,
	1,
	0xee,
	SOC_REG_FLAG_RO,
	2,
	soc_FCR_REG_0197r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_00EFr */
	soc_block_list[119],
	soc_genreg,
	1,
	0xef,
	SOC_REG_FLAG_RO,
	2,
	soc_FCR_REG_0197r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_00F0r */
	soc_block_list[119],
	soc_genreg,
	1,
	0xf0,
	SOC_REG_FLAG_RO,
	2,
	soc_FCR_REG_0197r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_00F1r */
	soc_block_list[119],
	soc_genreg,
	1,
	0xf1,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_FDR_REG_023Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_00F3r */
	soc_block_list[119],
	soc_genreg,
	1,
	0xf3,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_FDR_REG_023Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_00F5r */
	soc_block_list[119],
	soc_genreg,
	1,
	0xf5,
	0,
	1,
	soc_EGQ_REG_01D2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_010Ar */
	soc_block_list[119],
	soc_genreg,
	1,
	0x10a,
	0,
	1,
	soc_ECI_REG_0084r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_010Dr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x10d,
	SOC_REG_FLAG_RO,
	1,
	soc_ECI_REG_00F0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_REG_010Er */
	soc_block_list[119],
	soc_genreg,
	1,
	0x10e,
	SOC_REG_FLAG_RO,
	1,
	soc_ECI_REG_00F0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_SPARE_REGISTER_3r */
	soc_block_list[119],
	soc_genreg,
	1,
	0x53,
	0,
	2,
	soc_CCS_SPARE_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_STAT_ROUT_TBL_0r */
	soc_block_list[119],
	soc_genreg,
	1,
	0xf6,
	0,
	1,
	soc_DCH_STAT_ROUT_TBL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_STAT_ROUT_TBL_1r */
	soc_block_list[119],
	soc_genreg,
	1,
	0xf7,
	0,
	1,
	soc_DCH_STAT_ROUT_TBL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_STAT_ROUT_TBL_2r */
	soc_block_list[119],
	soc_genreg,
	1,
	0xf8,
	0,
	1,
	soc_DCH_STAT_ROUT_TBL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_STAT_ROUT_TBL_3r */
	soc_block_list[119],
	soc_genreg,
	1,
	0xf9,
	0,
	1,
	soc_DCH_STAT_ROUT_TBL_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_STAT_ROUT_TBL_4r */
	soc_block_list[119],
	soc_genreg,
	1,
	0xfa,
	0,
	1,
	soc_DCH_STAT_ROUT_TBL_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_STAT_ROUT_TBL_5r */
	soc_block_list[119],
	soc_genreg,
	1,
	0xfb,
	0,
	1,
	soc_DCH_STAT_ROUT_TBL_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_STAT_ROUT_TBL_6r */
	soc_block_list[119],
	soc_genreg,
	1,
	0xfc,
	0,
	1,
	soc_DCH_STAT_ROUT_TBL_6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_STAT_ROUT_TBL_7r */
	soc_block_list[119],
	soc_genreg,
	1,
	0xfd,
	0,
	1,
	soc_DCH_STAT_ROUT_TBL_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_UN_REACH_DEST_0_Pr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x7d,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	3,
	soc_DCH_UN_REACH_DEST_0_Pr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCH_UN_REACH_DEST_0_Sr */
	soc_block_list[119],
	soc_genreg,
	1,
	0x7f,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	3,
	soc_DCH_UN_REACH_DEST_0_Sr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CCP_0_DSCRD_CNTr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x105,
	SOC_REG_FLAG_RO,
	4,
	soc_DCL_CCP_0_DSCRD_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CCP_0_ILLEGAL_CELLS_DATAr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x102,
	SOC_REG_FLAG_RO,
	4,
	soc_DCL_CCP_0_ILLEGAL_CELLS_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0017f7ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CCP_0_PROGRAMMABLE_CELLS_COUNTERr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x109,
	SOC_REG_FLAG_RO,
	2,
	soc_DCL_CCP_0_PROGRAMMABLE_CELLS_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CCP_1_DSCRD_CNTr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x106,
	SOC_REG_FLAG_RO,
	4,
	soc_DCL_CCP_1_DSCRD_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CCP_1_ILLEGAL_CELLS_DATAr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x104,
	SOC_REG_FLAG_RO,
	4,
	soc_DCL_CCP_1_ILLEGAL_CELLS_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0017f7ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CCP_1_PROGRAMMABLE_CELLS_COUNTERr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x10a,
	SOC_REG_FLAG_RO,
	2,
	soc_DCL_CCP_1_PROGRAMMABLE_CELLS_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CCP_CONFIGURATIONSr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x100,
	0,
	1,
	soc_DCL_CCP_CONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CCP_FIFOS_WATER_MARKr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x107,
	SOC_REG_FLAG_RO,
	4,
	soc_DCL_CCP_FIFOS_WATER_MARKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f1f7f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINKS_EVENTSr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x10b,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINKS_EVENTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_0r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x10c,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_1r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x10d,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_2r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x10e,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_3r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x10f,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_4r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x110,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_5r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x111,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_6r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x112,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_7r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x113,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_8r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x114,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_9r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x115,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_10r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x116,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_10r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_11r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x117,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_11r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_12r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x118,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_12r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_13r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x119,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_13r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_14r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x11a,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_14r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_15r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x11b,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_15r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_16r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x11c,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_16r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_17r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x11d,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_17r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_18r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x11e,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_18r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_19r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x11f,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_19r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_20r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x120,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_20r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_21r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x121,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_21r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_22r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x122,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_22r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_23r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x123,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_23r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_24r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x124,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_24r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_25r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x125,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_25r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_26r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x126,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_26r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_27r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x127,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_27r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_28r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x128,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_28r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_29r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x129,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_29r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_30r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x12a,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_30r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CONNECTIVITY_LINK_31r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x12b,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_CONNECTIVITY_LINK_31r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CPU_DATA_CELL_0r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x8f,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_DCL_CPU_DATA_CELL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CPU_DATA_CELL_1r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_DCL_CPU_DATA_CELL_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CPU_DATA_CELL_2r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x97,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_DCL_CPU_DATA_CELL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CPU_DATA_CELL_3r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x9b,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_DCL_CPU_DATA_CELL_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_CPU_DATA_CELL_4r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x9f,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_DCL_CPU_DATA_CELL_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_DATA_CRC_ERR_CNTr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x136,
	SOC_REG_FLAG_RO,
	2,
	soc_DCL_DATA_CRC_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_DCL_DROPPED_P_0_CNT_Pr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x7f,
	SOC_REG_FLAG_RO,
	2,
	soc_DCL_DCL_DROPPED_P_0_CNT_Pr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_DCL_DROPPED_P_0_CNT_Sr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x83,
	SOC_REG_FLAG_RO,
	2,
	soc_DCL_DCL_DROPPED_P_0_CNT_Sr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_DCL_DROPPED_P_1_CNT_Pr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x80,
	SOC_REG_FLAG_RO,
	2,
	soc_DCL_DCL_DROPPED_P_1_CNT_Pr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_DCL_DROPPED_P_1_CNT_Sr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x84,
	SOC_REG_FLAG_RO,
	2,
	soc_DCL_DCL_DROPPED_P_1_CNT_Sr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_DCL_DROPPED_P_2_CNT_Pr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x81,
	SOC_REG_FLAG_RO,
	2,
	soc_DCL_DCL_DROPPED_P_2_CNT_Pr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_DCL_DROPPED_P_2_CNT_Sr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x85,
	SOC_REG_FLAG_RO,
	2,
	soc_DCL_DCL_DROPPED_P_2_CNT_Sr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_DCL_DROPPED_P_3_CNT_Pr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x82,
	SOC_REG_FLAG_RO,
	2,
	soc_DCL_DCL_DROPPED_P_3_CNT_Pr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_DCL_DROPPED_P_3_CNT_Sr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x86,
	SOC_REG_FLAG_RO,
	2,
	soc_DCL_DCL_DROPPED_P_3_CNT_Sr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_DCL_ENABLERS_REGISTERr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x60,
	0,
	6,
	soc_DCL_DCL_ENABLERS_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00107000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01f073ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_DCL_LLFC_THr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x61,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_DCL_DCL_LLFC_THr_fields,
	SOC_RESET_VAL_DEC(0xd8ec763b, 0x00000001)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_DCL_TOTAL_IN_CELL_CNT_Pr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x87,
	SOC_REG_FLAG_RO,
	2,
	soc_DCL_DCL_TOTAL_IN_CELL_CNT_Pr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_DCL_TOTAL_IN_CELL_CNT_Sr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x88,
	SOC_REG_FLAG_RO,
	2,
	soc_DCL_DCL_TOTAL_IN_CELL_CNT_Sr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_DCL_TOTAL_IN_WORD_CNT_Pr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x8b,
	SOC_REG_FLAG_RO,
	2,
	soc_DCL_DCL_TOTAL_IN_WORD_CNT_Pr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_DCL_TOTAL_IN_WORD_CNT_Sr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x8c,
	SOC_REG_FLAG_RO,
	2,
	soc_DCL_DCL_TOTAL_IN_WORD_CNT_Sr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_DCL_TOTAL_OUT_CELL_CNT_Pr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x89,
	SOC_REG_FLAG_RO,
	2,
	soc_DCL_DCL_TOTAL_OUT_CELL_CNT_Pr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_DCL_TOTAL_OUT_CELL_CNT_Sr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x8a,
	SOC_REG_FLAG_RO,
	2,
	soc_DCL_DCL_TOTAL_OUT_CELL_CNT_Sr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_DCL_TOTAL_OUT_WORD_CNT_Pr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x8d,
	SOC_REG_FLAG_RO,
	2,
	soc_DCL_DCL_TOTAL_OUT_WORD_CNT_Pr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_DCL_TOTAL_OUT_WORD_CNT_Sr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x8e,
	SOC_REG_FLAG_RO,
	2,
	soc_DCL_DCL_TOTAL_OUT_WORD_CNT_Sr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_ECC_1B_ERR_ADDRr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x131,
	SOC_REG_FLAG_RO,
	2,
	soc_FMAC_ECC_1B_ERR_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_ECC_1B_ERR_CNTr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x12c,
	SOC_REG_FLAG_RO,
	2,
	soc_DCH_ECC_1B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_ECC_2B_ERR_ADDRr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x132,
	SOC_REG_FLAG_RO,
	2,
	soc_FMAC_ECC_2B_ERR_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_ECC_2B_ERR_CNTr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x12d,
	SOC_REG_FLAG_RO,
	2,
	soc_DCH_ECC_2B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_ECC_ERR_MONITOR_MEM_MASKr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x12f,
	0,
	24,
	soc_DCL_ECC_ERR_MONITOR_MEM_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_ERROR_INITIATION_DATAr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x134,
	SOC_REG_FLAG_RO,
	1,
	soc_CCS_ERROR_INITIATION_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_GEN_ERR_MEMr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x130,
	0,
	24,
	soc_DCL_GEN_ERR_MEMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_GTIMER_CONFIGURATIONr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x56,
	0,
	3,
	soc_CCS_GTIMER_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_GTIMER_TRIGGERr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x57,
	0,
	1,
	soc_CFC_GTIMER_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_DCL_INTERRUPT_MASK_REGISTERr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x10,
	0,
	20,
	soc_DCL_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_INTERRUPT_MASK_REGISTER_BCM88750_B0r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x10,
	0,
	20,
	soc_DCL_INTERRUPT_MASK_REGISTER_BCM88750_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_DCL_INTERRUPT_REGISTERr */
	soc_block_list[121],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
	20,
	soc_DCL_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_INTERRUPT_REGISTER_BCM88750_B0r */
	soc_block_list[121],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
	20,
	soc_DCL_INTERRUPT_REGISTER_BCM88750_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_LINKS_WEIGHT_CONFIG_0r */
	soc_block_list[121],
	soc_genreg,
	1,
	0xaf,
	0,
	1,
	soc_DCL_LINKS_WEIGHT_CONFIG_0r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_LINKS_WEIGHT_CONFIG_1r */
	soc_block_list[121],
	soc_genreg,
	1,
	0xb0,
	0,
	1,
	soc_DCL_LINKS_WEIGHT_CONFIG_1r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_LINKS_WEIGHT_CONFIG_2r */
	soc_block_list[121],
	soc_genreg,
	1,
	0xb1,
	0,
	1,
	soc_DCL_LINKS_WEIGHT_CONFIG_2r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_LINKS_WEIGHT_CONFIG_3r */
	soc_block_list[121],
	soc_genreg,
	1,
	0xb2,
	0,
	1,
	soc_DCL_LINKS_WEIGHT_CONFIG_3r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_LINKS_WEIGHT_CONFIG_4r */
	soc_block_list[121],
	soc_genreg,
	1,
	0xb3,
	0,
	1,
	soc_DCL_LINKS_WEIGHT_CONFIG_4r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_LINKS_WEIGHT_CONFIG_5r */
	soc_block_list[121],
	soc_genreg,
	1,
	0xb4,
	0,
	1,
	soc_DCL_LINKS_WEIGHT_CONFIG_5r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_LINKS_WEIGHT_CONFIG_6r */
	soc_block_list[121],
	soc_genreg,
	1,
	0xb5,
	0,
	1,
	soc_DCL_LINKS_WEIGHT_CONFIG_6r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_LINKS_WEIGHT_CONFIG_7r */
	soc_block_list[121],
	soc_genreg,
	1,
	0xb6,
	0,
	1,
	soc_DCL_LINKS_WEIGHT_CONFIG_7r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_LINKS_WEIGHT_CONFIG_8r */
	soc_block_list[121],
	soc_genreg,
	1,
	0xb7,
	0,
	1,
	soc_DCL_LINKS_WEIGHT_CONFIG_8r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_LINKS_WEIGHT_CONFIG_9r */
	soc_block_list[121],
	soc_genreg,
	1,
	0xb8,
	0,
	1,
	soc_DCL_LINKS_WEIGHT_CONFIG_9r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_LINKS_WEIGHT_CONFIG_10r */
	soc_block_list[121],
	soc_genreg,
	1,
	0xb9,
	0,
	1,
	soc_DCL_LINKS_WEIGHT_CONFIG_10r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_LINKS_WEIGHT_CONFIG_11r */
	soc_block_list[121],
	soc_genreg,
	1,
	0xba,
	0,
	1,
	soc_DCL_LINKS_WEIGHT_CONFIG_11r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_LINKS_WEIGHT_CONFIG_12r */
	soc_block_list[121],
	soc_genreg,
	1,
	0xbb,
	0,
	1,
	soc_DCL_LINKS_WEIGHT_CONFIG_12r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_LINKS_WEIGHT_CONFIG_13r */
	soc_block_list[121],
	soc_genreg,
	1,
	0xbc,
	0,
	1,
	soc_DCL_LINKS_WEIGHT_CONFIG_13r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_LINKS_WEIGHT_CONFIG_14r */
	soc_block_list[121],
	soc_genreg,
	1,
	0xbd,
	0,
	1,
	soc_DCL_LINKS_WEIGHT_CONFIG_14r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_LINKS_WEIGHT_CONFIG_15r */
	soc_block_list[121],
	soc_genreg,
	1,
	0xbe,
	0,
	1,
	soc_DCL_LINKS_WEIGHT_CONFIG_15r_fields,
	SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_LINK_LEVEL_FLOW_CONTROL_Pr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x137,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_LINK_LEVEL_FLOW_CONTROL_Pr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_LINK_LEVEL_FLOW_CONTROL_Sr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x138,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_LINK_LEVEL_FLOW_CONTROL_Sr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_LINK_TYPE_BMP_Pr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x64,
	0,
	1,
	soc_DCL_LINK_TYPE_BMP_Pr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_LINK_TYPE_BMP_Sr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x65,
	0,
	1,
	soc_DCL_LINK_TYPE_BMP_Sr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_LLFC_RATE_CNT_Pr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x139,
	SOC_REG_FLAG_RO,
	2,
	soc_DCL_LLFC_RATE_CNT_Pr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_LLFC_RATE_CNT_Sr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x13a,
	SOC_REG_FLAG_RO,
	2,
	soc_DCL_LLFC_RATE_CNT_Sr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_MAX_OCUPANCY_FIFO_Pr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x7d,
	0,
	4,
	soc_DCL_MAX_OCUPANCY_FIFO_Pr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_MAX_OCUPANCY_FIFO_Sr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x7e,
	0,
	4,
	soc_DCL_MAX_OCUPANCY_FIFO_Sr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_MUL_SHAPER_RATEr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x143,
	0,
	2,
	soc_DCL_MUL_SHAPER_RATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_PARITY_ERR_ADDRr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x133,
	SOC_REG_FLAG_RO,
	2,
	soc_SCH_PARITY_ERR_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_PARITY_ERR_CNTr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x12e,
	SOC_REG_FLAG_RO,
	2,
	soc_DCH_PARITY_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_PETRA_BMPr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x63,
	0,
	1,
	soc_DCH_PETRA_BMPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_PETRA_PIPE_BMPr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x5f,
	0,
	1,
	soc_DCH_PETRA_PIPE_BMPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_PROGRAMMABLE_LINK_AND_TYPE_FOR_CELLS_COUNTERr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x108,
	0,
	6,
	soc_DCL_PROGRAMMABLE_LINK_AND_TYPE_FOR_CELLS_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x01001000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff171f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_REG_0050r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x50,
	0,
	1,
	soc_BRDC_FMACH_REG_0050r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_REG_0051r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x51,
	0,
	1,
	soc_BRDC_FMACH_REG_0051r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_REG_0052r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x52,
	0,
	1,
	soc_BRDC_FMACH_REG_0052r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_REG_0054r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x54,
	0,
	2,
	soc_CCS_REG_0054r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_REG_0055r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x55,
	0,
	1,
	soc_DCL_REG_0055r_fields,
	SOC_RESET_VAL_DEC(0x0000003d, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_REG_0058r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x58,
	0,
	1,
	soc_DCH_REG_0058r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_REG_0101r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x101,
	SOC_REG_FLAG_RO,
	4,
	soc_MESH_TOPOLOGY_REG_01A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_REG_0103r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x103,
	SOC_REG_FLAG_RO,
	4,
	soc_MESH_TOPOLOGY_REG_01A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_REG_005Ar */
	soc_block_list[121],
	soc_genreg,
	1,
	0x5a,
	0,
	10,
	soc_DCL_REG_005Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1ff01fcb, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_DCL_REG_005A_BCM88750_B0r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x5a,
	0,
	10,
	soc_DCL_REG_005A_BCM88750_B0r_fields,
	SOC_RESET_VAL_DEC(0x18001500, 0x00000000)
	SOC_RESET_MASK_DEC(0x1ff01fcb, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_REG_005Br */
	soc_block_list[121],
	soc_genreg,
	1,
	0x5b,
	0,
	1,
	soc_DCL_REG_005Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_REG_005Cr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x5c,
	0,
	1,
	soc_DCH_REG_005Cr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_REG_00A2r */
	soc_block_list[121],
	soc_genreg,
	1,
	0xa2,
	0,
	8,
	soc_DCL_REG_00A2r_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_REG_00A3r */
	soc_block_list[121],
	soc_genreg,
	1,
	0xa3,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_DCL_REG_00A3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_REG_00A6r */
	soc_block_list[121],
	soc_genreg,
	1,
	0xa6,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_DCL_REG_00A3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_REG_00A9r */
	soc_block_list[121],
	soc_genreg,
	1,
	0xa9,
	0,
	2,
	soc_CCS_REG_007Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_REG_00AAr */
	soc_block_list[121],
	soc_genreg,
	1,
	0xaa,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_DCL_REG_00AAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_REG_00AEr */
	soc_block_list[121],
	soc_genreg,
	1,
	0xae,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_REG_00AEr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_SPARE_REGISTER_3r */
	soc_block_list[121],
	soc_genreg,
	1,
	0x53,
	0,
	2,
	soc_CCS_SPARE_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_TAG_PAR_ERR_CNTr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x135,
	SOC_REG_FLAG_RO,
	2,
	soc_DCL_TAG_PAR_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_TRANSMIT_CELL_OUTPUT_LINK_NUMBERr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x73,
	0,
	2,
	soc_DCL_TRANSMIT_CELL_OUTPUT_LINK_NUMBERr_fields,
	SOC_RESET_VAL_DEC(0x00007f00, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ff1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_TRANSMIT_DATA_CELL_TRIGGERr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x74,
	SOC_REG_FLAG_RO,
	1,
	soc_DCL_TRANSMIT_DATA_CELL_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_TYPE_01_RCI_TH_Pr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x6f,
	0,
	2,
	soc_DCL_TYPE_01_RCI_TH_Pr_fields,
	SOC_RESET_VAL_DEC(0x00010080, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_TYPE_01_RCI_TH_Sr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x72,
	0,
	2,
	soc_DCL_TYPE_01_RCI_TH_Sr_fields,
	SOC_RESET_VAL_DEC(0x00010080, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_TYPE_0_ALM_FULL_Pr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x66,
	0,
	1,
	soc_DCL_TYPE_0_ALM_FULL_Pr_fields,
	SOC_RESET_VAL_DEC(0x0000003b, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_TYPE_0_ALM_FULL_Sr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x68,
	0,
	1,
	soc_DCL_TYPE_0_ALM_FULL_Sr_fields,
	SOC_RESET_VAL_DEC(0x0000003b, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_TYPE_0_DRP_PPr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x13b,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_DCL_TYPE_0_DRP_PPr_fields,
	SOC_RESET_VAL_DEC(0x8140a050, 0x00000002)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_TYPE_0_DRP_PSr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x13f,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_DCL_TYPE_0_DRP_PSr_fields,
	SOC_RESET_VAL_DEC(0x8140a050, 0x00000002)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_TYPE_0_GCI_TH_Pr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x6d,
	0,
	3,
	soc_DCL_TYPE_0_GCI_TH_Pr_fields,
	SOC_RESET_VAL_DEC(0x02010080, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_TYPE_0_GCI_TH_Sr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x70,
	0,
	3,
	soc_DCL_TYPE_0_GCI_TH_Sr_fields,
	SOC_RESET_VAL_DEC(0x02010080, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_TYPE_1_ALM_FULL_Pr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x67,
	0,
	1,
	soc_DCL_TYPE_1_ALM_FULL_Pr_fields,
	SOC_RESET_VAL_DEC(0x0000003b, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_TYPE_1_ALM_FULL_Sr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x69,
	0,
	1,
	soc_DCL_TYPE_1_ALM_FULL_Sr_fields,
	SOC_RESET_VAL_DEC(0x0000003b, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_TYPE_1_DRP_PPr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x13d,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_DCL_TYPE_1_DRP_PPr_fields,
	SOC_RESET_VAL_DEC(0x8140a050, 0x00000002)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_TYPE_1_DRP_PSr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x141,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_DCL_TYPE_1_DRP_PSr_fields,
	SOC_RESET_VAL_DEC(0x8140a050, 0x00000002)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_TYPE_1_GCI_TH_Pr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x6e,
	0,
	3,
	soc_DCL_TYPE_1_GCI_TH_Pr_fields,
	SOC_RESET_VAL_DEC(0x02010080, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCL_TYPE_1_GCI_TH_Sr */
	soc_block_list[121],
	soc_genreg,
	1,
	0x71,
	0,
	3,
	soc_DCL_TYPE_1_GCI_TH_Sr_fields,
	SOC_RESET_VAL_DEC(0x02010080, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_DCLM_FLOW_CNTROL_CNTr */
	soc_block_list[124],
	soc_genreg,
	1,
	0x89,
	SOC_REG_FLAG_RO,
	2,
	soc_DCMA_DCLM_FLOW_CNTROL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_DCLU_FLOW_CNTROL_CNTr */
	soc_block_list[124],
	soc_genreg,
	1,
	0x88,
	SOC_REG_FLAG_RO,
	2,
	soc_DCMA_DCLU_FLOW_CNTROL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_DCMMA_DCM_MAX_OCUPP_SECONDARYr */
	soc_block_list[124],
	soc_genreg,
	1,
	0x79,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_DCMA_DCMMA_DCM_MAX_OCUPP_SECONDARYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_DCMMA_DROPPED_IP_0r */
	soc_block_list[124],
	soc_genreg,
	1,
	0x69,
	SOC_REG_FLAG_RO,
	2,
	soc_DCMA_DCMMA_DROPPED_IP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_DCMMA_DROPPED_IP_1r */
	soc_block_list[124],
	soc_genreg,
	1,
	0x6a,
	SOC_REG_FLAG_RO,
	2,
	soc_DCMA_DCMMA_DROPPED_IP_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_DCMMA_DROPPED_IP_2r */
	soc_block_list[124],
	soc_genreg,
	1,
	0x6b,
	SOC_REG_FLAG_RO,
	2,
	soc_DCMA_DCMMA_DROPPED_IP_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_DCMMA_DROPPED_IP_3r */
	soc_block_list[124],
	soc_genreg,
	1,
	0x6c,
	SOC_REG_FLAG_RO,
	2,
	soc_DCMA_DCMMA_DROPPED_IP_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_DCMMA_DROPPED_TOTAL_CNTr */
	soc_block_list[124],
	soc_genreg,
	1,
	0x6d,
	SOC_REG_FLAG_RO,
	2,
	soc_DCMA_DCMMA_DROPPED_TOTAL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_DCMMA_GCI_THr */
	soc_block_list[124],
	soc_genreg,
	1,
	0x68,
	0,
	3,
	soc_DCMA_DCMMA_GCI_THr_fields,
	SOC_RESET_VAL_DEC(0x02010080, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_DCMMA_PRIORITY_DROP_THRESHOLDr */
	soc_block_list[124],
	soc_genreg,
	1,
	0x63,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_DCMA_DCMMA_PRIORITY_DROP_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0xa1e0dc64, 0x00000005)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_DCMMA_TOTAL_IN_CELL_CNT_0r */
	soc_block_list[124],
	soc_genreg,
	1,
	0x73,
	SOC_REG_FLAG_RO,
	4,
	soc_DCMA_DCMMA_TOTAL_IN_CELL_CNT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_DCMMA_TOTAL_IN_CELL_CNT_1r */
	soc_block_list[124],
	soc_genreg,
	1,
	0x74,
	SOC_REG_FLAG_RO,
	4,
	soc_DCMA_DCMMA_TOTAL_IN_CELL_CNT_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_DCMM_ALM_FULL_0r */
	soc_block_list[124],
	soc_genreg,
	1,
	0x66,
	0,
	2,
	soc_DCMA_DCMM_ALM_FULL_0r_fields,
	SOC_RESET_VAL_DEC(0x02d0007a, 0x00000000)
	SOC_RESET_MASK_DEC(0x07fc01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_DCMUA_DCM_MAX_OCUPP_PRIMERYr */
	soc_block_list[124],
	soc_genreg,
	1,
	0x77,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_DCMA_DCMUA_DCM_MAX_OCUPP_PRIMERYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_DCMUA_DROPPED_IP_0r */
	soc_block_list[124],
	soc_genreg,
	1,
	0x6e,
	SOC_REG_FLAG_RO,
	2,
	soc_DCMA_DCMMA_DROPPED_IP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_DCMUA_DROPPED_IP_1r */
	soc_block_list[124],
	soc_genreg,
	1,
	0x6f,
	SOC_REG_FLAG_RO,
	2,
	soc_DCMA_DCMMA_DROPPED_IP_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_DCMUA_DROPPED_IP_2r */
	soc_block_list[124],
	soc_genreg,
	1,
	0x70,
	SOC_REG_FLAG_RO,
	2,
	soc_DCMA_DCMMA_DROPPED_IP_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_DCMUA_DROPPED_IP_3r */
	soc_block_list[124],
	soc_genreg,
	1,
	0x71,
	SOC_REG_FLAG_RO,
	2,
	soc_DCMA_DCMMA_DROPPED_IP_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_DCMUA_DROPPED_TOTAL_CNTr */
	soc_block_list[124],
	soc_genreg,
	1,
	0x72,
	SOC_REG_FLAG_RO,
	2,
	soc_DCMA_DCMMA_DROPPED_TOTAL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_DCMUA_GCI_THr */
	soc_block_list[124],
	soc_genreg,
	1,
	0x67,
	0,
	3,
	soc_DCMA_DCMMA_GCI_THr_fields,
	SOC_RESET_VAL_DEC(0x02010080, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_DCMUA_PRIORITY_DROP_THRESHOLDr */
	soc_block_list[124],
	soc_genreg,
	1,
	0x61,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_DCMA_DCMUA_PRIORITY_DROP_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0xa1e0dc64, 0x00000005)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_DCMUA_TOTAL_IN_CELL_CNT_0r */
	soc_block_list[124],
	soc_genreg,
	1,
	0x75,
	SOC_REG_FLAG_RO,
	4,
	soc_DCMA_DCMMA_TOTAL_IN_CELL_CNT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_DCMUA_TOTAL_IN_CELL_CNT_1r */
	soc_block_list[124],
	soc_genreg,
	1,
	0x76,
	SOC_REG_FLAG_RO,
	4,
	soc_DCMA_DCMMA_TOTAL_IN_CELL_CNT_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_DCMU_ALM_FULL_0r */
	soc_block_list[124],
	soc_genreg,
	1,
	0x65,
	0,
	2,
	soc_DCMA_DCMU_ALM_FULL_0r_fields,
	SOC_RESET_VAL_DEC(0x02d0007a, 0x00000000)
	SOC_RESET_MASK_DEC(0x07fc01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_DCM_ENABLERS_REGISTERr */
	soc_block_list[124],
	soc_genreg,
	1,
	0x60,
	0,
	4,
	soc_DCMA_DCM_ENABLERS_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_ECC_1B_ERR_ADDRr */
	soc_block_list[124],
	soc_genreg,
	1,
	0x80,
	SOC_REG_FLAG_RO,
	2,
	soc_FMAC_ECC_1B_ERR_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_ECC_1B_ERR_CNTr */
	soc_block_list[124],
	soc_genreg,
	1,
	0x7b,
	SOC_REG_FLAG_RO,
	2,
	soc_DCH_ECC_1B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_ECC_2B_ERR_ADDRr */
	soc_block_list[124],
	soc_genreg,
	1,
	0x81,
	SOC_REG_FLAG_RO,
	2,
	soc_FMAC_ECC_2B_ERR_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_ECC_2B_ERR_CNTr */
	soc_block_list[124],
	soc_genreg,
	1,
	0x7c,
	SOC_REG_FLAG_RO,
	2,
	soc_DCH_ECC_2B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_ECC_ERR_MONITOR_MEM_MASK_Ar */
	soc_block_list[124],
	soc_genreg,
	1,
	0x7e,
	0,
	32,
	soc_DCMA_ECC_ERR_MONITOR_MEM_MASK_Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_ERROR_INITIATION_DATAr */
	soc_block_list[124],
	soc_genreg,
	1,
	0x83,
	SOC_REG_FLAG_RO,
	1,
	soc_CCS_ERROR_INITIATION_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_GEN_ERR_MEM_Ar */
	soc_block_list[124],
	soc_genreg,
	1,
	0x7f,
	0,
	32,
	soc_DCMA_GEN_ERR_MEM_Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_GTIMER_CONFIGURATIONr */
	soc_block_list[124],
	soc_genreg,
	1,
	0x56,
	0,
	3,
	soc_CCS_GTIMER_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_GTIMER_TRIGGERr */
	soc_block_list[124],
	soc_genreg,
	1,
	0x57,
	0,
	1,
	soc_CFC_GTIMER_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_INTERRUPT_MASK_REGISTERr */
	soc_block_list[124],
	soc_genreg,
	1,
	0x10,
	0,
	9,
	soc_DCMA_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_INTERRUPT_REGISTERr */
	soc_block_list[124],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
	9,
	soc_DCMA_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_PARITY_ERR_ADDRr */
	soc_block_list[124],
	soc_genreg,
	1,
	0x82,
	SOC_REG_FLAG_RO,
	2,
	soc_SCH_PARITY_ERR_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_PARITY_ERR_CNTr */
	soc_block_list[124],
	soc_genreg,
	1,
	0x7d,
	SOC_REG_FLAG_RO,
	2,
	soc_DCH_PARITY_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_REG_0050r */
	soc_block_list[124],
	soc_genreg,
	1,
	0x50,
	0,
	1,
	soc_BRDC_FMACH_REG_0050r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_REG_0051r */
	soc_block_list[124],
	soc_genreg,
	1,
	0x51,
	0,
	1,
	soc_BRDC_FMACH_REG_0051r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_REG_0052r */
	soc_block_list[124],
	soc_genreg,
	1,
	0x52,
	0,
	1,
	soc_BRDC_FMACH_REG_0052r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_REG_0054r */
	soc_block_list[124],
	soc_genreg,
	1,
	0x54,
	0,
	2,
	soc_CCS_REG_0054r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_REG_0055r */
	soc_block_list[124],
	soc_genreg,
	1,
	0x55,
	0,
	1,
	soc_DCMA_REG_0055r_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_REG_0058r */
	soc_block_list[124],
	soc_genreg,
	1,
	0x58,
	0,
	1,
	soc_DCH_REG_0058r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_REG_0084r */
	soc_block_list[124],
	soc_genreg,
	1,
	0x84,
	0,
	1,
	soc_CCS_REG_01F5r_fields,
	SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_REG_0085r */
	soc_block_list[124],
	soc_genreg,
	1,
	0x85,
	0,
	3,
	soc_CCS_REG_01F6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_REG_0086r */
	soc_block_list[124],
	soc_genreg,
	1,
	0x86,
	0,
	1,
	soc_CCS_REG_01F7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_REG_0087r */
	soc_block_list[124],
	soc_genreg,
	1,
	0x87,
	0,
	1,
	soc_ECI_REG_0084r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_REG_005Ar */
	soc_block_list[124],
	soc_genreg,
	1,
	0x5a,
	0,
	9,
	soc_DCMA_REG_005Ar_fields,
	SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001f079b, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_DCMA_REG_005A_BCM88750_B0r */
	soc_block_list[124],
	soc_genreg,
	1,
	0x5a,
	0,
	9,
	soc_DCMA_REG_005A_BCM88750_B0r_fields,
	SOC_RESET_VAL_DEC(0x00100500, 0x00000000)
	SOC_RESET_MASK_DEC(0x001f079b, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_REG_005Br */
	soc_block_list[124],
	soc_genreg,
	1,
	0x5b,
	0,
	1,
	soc_DCMA_REG_005Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_REG_005Dr */
	soc_block_list[124],
	soc_genreg,
	1,
	0x5d,
	0,
	1,
	soc_DCMA_REG_005Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000002, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMA_SPARE_REGISTER_3r */
	soc_block_list[124],
	soc_genreg,
	1,
	0x53,
	0,
	2,
	soc_CCS_SPARE_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_DCLM_FLOW_CNTROL_CNTr */
	soc_block_list[122],
	soc_genreg,
	1,
	0x89,
	SOC_REG_FLAG_RO,
	2,
	soc_DCMA_DCLM_FLOW_CNTROL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_DCLU_FLOW_CNTROL_CNTr */
	soc_block_list[122],
	soc_genreg,
	1,
	0x88,
	SOC_REG_FLAG_RO,
	2,
	soc_DCMA_DCLU_FLOW_CNTROL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_DCMMBLM_FULL_0r */
	soc_block_list[122],
	soc_genreg,
	1,
	0x66,
	0,
	2,
	soc_DCMB_DCMMBLM_FULL_0r_fields,
	SOC_RESET_VAL_DEC(0x02d0007a, 0x00000000)
	SOC_RESET_MASK_DEC(0x07fc01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_DCMMB_DCM_MAX_OCUPP_SECONDARYr */
	soc_block_list[122],
	soc_genreg,
	1,
	0x79,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_DCMA_DCMMA_DCM_MAX_OCUPP_SECONDARYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_DCMMB_DROPPED_IP_0r */
	soc_block_list[122],
	soc_genreg,
	1,
	0x69,
	SOC_REG_FLAG_RO,
	2,
	soc_DCMA_DCMMA_DROPPED_IP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_DCMMB_DROPPED_IP_1r */
	soc_block_list[122],
	soc_genreg,
	1,
	0x6a,
	SOC_REG_FLAG_RO,
	2,
	soc_DCMA_DCMMA_DROPPED_IP_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_DCMMB_DROPPED_IP_2r */
	soc_block_list[122],
	soc_genreg,
	1,
	0x6b,
	SOC_REG_FLAG_RO,
	2,
	soc_DCMA_DCMMA_DROPPED_IP_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_DCMMB_DROPPED_IP_3r */
	soc_block_list[122],
	soc_genreg,
	1,
	0x6c,
	SOC_REG_FLAG_RO,
	2,
	soc_DCMA_DCMMA_DROPPED_IP_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_DCMMB_DROPPED_TOTAL_CNTr */
	soc_block_list[122],
	soc_genreg,
	1,
	0x6d,
	SOC_REG_FLAG_RO,
	2,
	soc_DCMA_DCMMA_DROPPED_TOTAL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_DCMMB_GCI_THr */
	soc_block_list[122],
	soc_genreg,
	1,
	0x68,
	0,
	3,
	soc_DCMA_DCMMA_GCI_THr_fields,
	SOC_RESET_VAL_DEC(0x02010080, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_DCMMB_PRIORITY_DROP_THRESHOLDr */
	soc_block_list[122],
	soc_genreg,
	1,
	0x63,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_DCMB_DCMMB_PRIORITY_DROP_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0xa1e0dc64, 0x00000005)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_DCMMB_TOTAL_IN_CELL_CNT_0r */
	soc_block_list[122],
	soc_genreg,
	1,
	0x73,
	SOC_REG_FLAG_RO,
	4,
	soc_DCMA_DCMMA_TOTAL_IN_CELL_CNT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_DCMMB_TOTAL_IN_CELL_CNT_1r */
	soc_block_list[122],
	soc_genreg,
	1,
	0x74,
	SOC_REG_FLAG_RO,
	4,
	soc_DCMA_DCMMA_TOTAL_IN_CELL_CNT_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_DCMUBLM_FULL_0r */
	soc_block_list[122],
	soc_genreg,
	1,
	0x65,
	0,
	2,
	soc_DCMB_DCMUBLM_FULL_0r_fields,
	SOC_RESET_VAL_DEC(0x02d0007a, 0x00000000)
	SOC_RESET_MASK_DEC(0x07fc01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_DCMUB_DCM_MAX_OCUPP_PRIMERYr */
	soc_block_list[122],
	soc_genreg,
	1,
	0x77,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_DCMA_DCMUA_DCM_MAX_OCUPP_PRIMERYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_DCMUB_DROPPED_IP_0r */
	soc_block_list[122],
	soc_genreg,
	1,
	0x6e,
	SOC_REG_FLAG_RO,
	2,
	soc_DCMA_DCMMA_DROPPED_IP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_DCMUB_DROPPED_IP_1r */
	soc_block_list[122],
	soc_genreg,
	1,
	0x6f,
	SOC_REG_FLAG_RO,
	2,
	soc_DCMA_DCMMA_DROPPED_IP_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_DCMUB_DROPPED_IP_2r */
	soc_block_list[122],
	soc_genreg,
	1,
	0x70,
	SOC_REG_FLAG_RO,
	2,
	soc_DCMA_DCMMA_DROPPED_IP_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_DCMUB_DROPPED_IP_3r */
	soc_block_list[122],
	soc_genreg,
	1,
	0x71,
	SOC_REG_FLAG_RO,
	2,
	soc_DCMA_DCMMA_DROPPED_IP_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_DCMUB_DROPPED_TOTAL_CNTr */
	soc_block_list[122],
	soc_genreg,
	1,
	0x72,
	SOC_REG_FLAG_RO,
	2,
	soc_DCMA_DCMMA_DROPPED_TOTAL_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_DCMUB_GCI_THr */
	soc_block_list[122],
	soc_genreg,
	1,
	0x67,
	0,
	3,
	soc_DCMA_DCMMA_GCI_THr_fields,
	SOC_RESET_VAL_DEC(0x02010080, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_DCMUB_PRIORITY_DROP_THRESHOLDr */
	soc_block_list[122],
	soc_genreg,
	1,
	0x61,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_DCMB_DCMUB_PRIORITY_DROP_THRESHOLDr_fields,
	SOC_RESET_VAL_DEC(0xa1e0dc64, 0x00000005)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_DCMUB_TOTAL_IN_CELL_CNT_0r */
	soc_block_list[122],
	soc_genreg,
	1,
	0x75,
	SOC_REG_FLAG_RO,
	4,
	soc_DCMA_DCMMA_TOTAL_IN_CELL_CNT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_DCMUB_TOTAL_IN_CELL_CNT_1r */
	soc_block_list[122],
	soc_genreg,
	1,
	0x76,
	SOC_REG_FLAG_RO,
	4,
	soc_DCMA_DCMMA_TOTAL_IN_CELL_CNT_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_DCM_ENABLERS_REGISTERr */
	soc_block_list[122],
	soc_genreg,
	1,
	0x60,
	0,
	4,
	soc_DCMA_DCM_ENABLERS_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_ECC_1B_ERR_ADDRr */
	soc_block_list[122],
	soc_genreg,
	1,
	0x80,
	SOC_REG_FLAG_RO,
	2,
	soc_FMAC_ECC_1B_ERR_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_ECC_1B_ERR_CNTr */
	soc_block_list[122],
	soc_genreg,
	1,
	0x7b,
	SOC_REG_FLAG_RO,
	2,
	soc_DCH_ECC_1B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_ECC_2B_ERR_ADDRr */
	soc_block_list[122],
	soc_genreg,
	1,
	0x81,
	SOC_REG_FLAG_RO,
	2,
	soc_FMAC_ECC_2B_ERR_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_ECC_2B_ERR_CNTr */
	soc_block_list[122],
	soc_genreg,
	1,
	0x7c,
	SOC_REG_FLAG_RO,
	2,
	soc_DCH_ECC_2B_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_ECC_ERR_MONITOR_MEM_MASK_Ar */
	soc_block_list[122],
	soc_genreg,
	1,
	0x7e,
	0,
	32,
	soc_DCMB_ECC_ERR_MONITOR_MEM_MASK_Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_ERROR_INITIATION_DATAr */
	soc_block_list[122],
	soc_genreg,
	1,
	0x83,
	SOC_REG_FLAG_RO,
	1,
	soc_CCS_ERROR_INITIATION_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_GEN_ERR_MEM_Ar */
	soc_block_list[122],
	soc_genreg,
	1,
	0x7f,
	0,
	32,
	soc_DCMB_GEN_ERR_MEM_Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_GTIMER_CONFIGURATIONr */
	soc_block_list[122],
	soc_genreg,
	1,
	0x56,
	0,
	3,
	soc_CCS_GTIMER_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_GTIMER_TRIGGERr */
	soc_block_list[122],
	soc_genreg,
	1,
	0x57,
	0,
	1,
	soc_CFC_GTIMER_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_INTERRUPT_MASK_REGISTERr */
	soc_block_list[122],
	soc_genreg,
	1,
	0x10,
	0,
	9,
	soc_DCMB_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_INTERRUPT_REGISTERr */
	soc_block_list[122],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
	9,
	soc_DCMB_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_PARITY_ERR_ADDRr */
	soc_block_list[122],
	soc_genreg,
	1,
	0x82,
	SOC_REG_FLAG_RO,
	2,
	soc_SCH_PARITY_ERR_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_PARITY_ERR_CNTr */
	soc_block_list[122],
	soc_genreg,
	1,
	0x7d,
	SOC_REG_FLAG_RO,
	2,
	soc_DCH_PARITY_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_REG_0050r */
	soc_block_list[122],
	soc_genreg,
	1,
	0x50,
	0,
	1,
	soc_BRDC_FMACH_REG_0050r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_REG_0051r */
	soc_block_list[122],
	soc_genreg,
	1,
	0x51,
	0,
	1,
	soc_BRDC_FMACH_REG_0051r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_REG_0052r */
	soc_block_list[122],
	soc_genreg,
	1,
	0x52,
	0,
	1,
	soc_BRDC_FMACH_REG_0052r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_REG_0054r */
	soc_block_list[122],
	soc_genreg,
	1,
	0x54,
	0,
	2,
	soc_CCS_REG_0054r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_REG_0055r */
	soc_block_list[122],
	soc_genreg,
	1,
	0x55,
	0,
	1,
	soc_DCMA_REG_0055r_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_REG_0058r */
	soc_block_list[122],
	soc_genreg,
	1,
	0x58,
	0,
	1,
	soc_DCH_REG_0058r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_REG_0084r */
	soc_block_list[122],
	soc_genreg,
	1,
	0x84,
	0,
	1,
	soc_CCS_REG_01F5r_fields,
	SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_REG_0085r */
	soc_block_list[122],
	soc_genreg,
	1,
	0x85,
	0,
	3,
	soc_CCS_REG_01F6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_REG_0086r */
	soc_block_list[122],
	soc_genreg,
	1,
	0x86,
	0,
	1,
	soc_CCS_REG_01F7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_REG_0087r */
	soc_block_list[122],
	soc_genreg,
	1,
	0x87,
	0,
	1,
	soc_ECI_REG_0084r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_REG_005Ar */
	soc_block_list[122],
	soc_genreg,
	1,
	0x5a,
	0,
	9,
	soc_DCMA_REG_005Ar_fields,
	SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001f079b, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_DCMB_REG_005A_BCM88750_B0r */
	soc_block_list[122],
	soc_genreg,
	1,
	0x5a,
	0,
	9,
	soc_DCMA_REG_005A_BCM88750_B0r_fields,
	SOC_RESET_VAL_DEC(0x00100500, 0x00000000)
	SOC_RESET_MASK_DEC(0x001f079b, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_REG_005Br */
	soc_block_list[122],
	soc_genreg,
	1,
	0x5b,
	0,
	1,
	soc_DCMA_REG_005Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_REG_005Dr */
	soc_block_list[122],
	soc_genreg,
	1,
	0x5d,
	0,
	1,
	soc_DCMA_REG_005Dr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000002, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMB_SPARE_REGISTER_3r */
	soc_block_list[122],
	soc_genreg,
	1,
	0x53,
	0,
	2,
	soc_CCS_SPARE_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_DCM_ENABLERS_REGISTERr */
	soc_block_list[123],
	soc_genreg,
	1,
	0x60,
	0,
	6,
	soc_DCMC_DCM_ENABLERS_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x0fff0000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff0ff0, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_GTIMER_CONFIGURATIONr */
	soc_block_list[123],
	soc_genreg,
	1,
	0x56,
	0,
	3,
	soc_CCS_GTIMER_CONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_GTIMER_TRIGGERr */
	soc_block_list[123],
	soc_genreg,
	1,
	0x57,
	0,
	1,
	soc_CFC_GTIMER_TRIGGERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_INTERRUPT_MASK_REGISTERr */
	soc_block_list[123],
	soc_genreg,
	1,
	0x10,
	0,
	3,
	soc_DCMC_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_B0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_INTERRUPT_REGISTERr */
	soc_block_list[123],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT,
	3,
	soc_DCMC_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_LINK_BUNDLE_0_TH_0r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x92,
	0,
	1,
	soc_DCMC_LINK_BUNDLE_0_TH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_LINK_BUNDLE_0_TH_1r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x93,
	0,
	1,
	soc_DCMC_LINK_BUNDLE_0_TH_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_LINK_BUNDLE_0_TH_2r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x94,
	0,
	1,
	soc_DCMC_LINK_BUNDLE_0_TH_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_LINK_BUNDLE_1_TH_0r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x95,
	0,
	1,
	soc_DCMC_LINK_BUNDLE_1_TH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_LINK_BUNDLE_1_TH_1r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x96,
	0,
	1,
	soc_DCMC_LINK_BUNDLE_1_TH_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_LINK_BUNDLE_1_TH_2r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x97,
	0,
	1,
	soc_DCMC_LINK_BUNDLE_1_TH_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_LINK_BUNDLE_2_TH_0r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x98,
	0,
	1,
	soc_DCMC_LINK_BUNDLE_2_TH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_LINK_BUNDLE_2_TH_1r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x99,
	0,
	1,
	soc_DCMC_LINK_BUNDLE_2_TH_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_LINK_BUNDLE_2_TH_2r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x9a,
	0,
	1,
	soc_DCMC_LINK_BUNDLE_2_TH_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_LINK_BUNDLE_3_TH_0r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x9b,
	0,
	1,
	soc_DCMC_LINK_BUNDLE_3_TH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_LINK_BUNDLE_3_TH_1r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x9c,
	0,
	1,
	soc_DCMC_LINK_BUNDLE_3_TH_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_LINK_BUNDLE_3_TH_2r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x9d,
	0,
	1,
	soc_DCMC_LINK_BUNDLE_3_TH_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_LINK_BUNDLE_BMP_0r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x82,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_DCMC_LINK_BUNDLE_BMP_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_LINK_BUNDLE_BMP_1r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x86,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_DCMC_LINK_BUNDLE_BMP_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_LINK_BUNDLE_BMP_2r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x8a,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_DCMC_LINK_BUNDLE_BMP_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_LINK_BUNDLE_BMP_3r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x8e,
	SOC_REG_FLAG_ABOVE_64_BITS,
	1,
	soc_DCMC_LINK_BUNDLE_BMP_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_LINK_LOAD_THr */
	soc_block_list[123],
	soc_genreg,
	1,
	0x81,
	0,
	2,
	soc_DCMC_LINK_LOAD_THr_fields,
	SOC_RESET_VAL_DEC(0x000ff9ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_LINK_LOAD_TH_PASS_Pr */
	soc_block_list[123],
	soc_genreg,
	1,
	0x9f,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_DCMC_LINK_LOAD_TH_PASS_Pr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_LINK_LOAD_TH_PASS_Sr */
	soc_block_list[123],
	soc_genreg,
	1,
	0xa7,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_DCMC_LINK_LOAD_TH_PASS_Sr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_LINK_LOAD_TH_PASS_WMARK_Pr */
	soc_block_list[123],
	soc_genreg,
	1,
	0xa3,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_DCMC_LINK_LOAD_TH_PASS_WMARK_Pr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_LINK_LOAD_TH_PASS_WMARK_Sr */
	soc_block_list[123],
	soc_genreg,
	1,
	0xab,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_DCMC_LINK_LOAD_TH_PASS_WMARK_Sr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_RCI_CNT_MAX_SIZEr */
	soc_block_list[123],
	soc_genreg,
	1,
	0x9e,
	SOC_REG_FLAG_RO,
	1,
	soc_DCMC_RCI_CNT_MAX_SIZEr_fields,
	SOC_RESET_VAL_DEC(0x0000fffc, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_DCMC_REG_0000r */
	soc_block_list[123],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_RO,
	3,
	soc_DCMC_REG_0000r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0)
    { /* SOC_REG_INT_DCMC_REG_0010r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x10,
	0,
	3,
	soc_DCMC_REG_0010r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REG_0050r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x50,
	0,
	1,
	soc_BRDC_FMACH_REG_0050r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REG_0051r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x51,
	0,
	1,
	soc_BRDC_FMACH_REG_0051r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REG_0052r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x52,
	0,
	1,
	soc_BRDC_FMACH_REG_0052r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REG_0054r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x54,
	0,
	2,
	soc_CCS_REG_0054r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REG_0055r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x55,
	0,
	1,
	soc_DCMA_REG_0055r_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REG_005Ar */
	soc_block_list[123],
	soc_genreg,
	1,
	0x5a,
	0,
	5,
	soc_DCMC_REG_005Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000f0198, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_B0)
    { /* SOC_REG_INT_DCMC_REG_005A_BCM88750_B0r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x5a,
	0,
	5,
	soc_DCMC_REG_005A_BCM88750_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
	SOC_RESET_MASK_DEC(0x000f0198, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REG_005Br */
	soc_block_list[123],
	soc_genreg,
	1,
	0x5b,
	0,
	1,
	soc_DCMA_REG_005Br_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REG_00AFr */
	soc_block_list[123],
	soc_genreg,
	1,
	0xaf,
	0,
	1,
	soc_CCS_REG_01F5r_fields,
	SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REG_00B0r */
	soc_block_list[123],
	soc_genreg,
	1,
	0xb0,
	0,
	3,
	soc_CCS_REG_01F6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REG_00B1r */
	soc_block_list[123],
	soc_genreg,
	1,
	0xb1,
	0,
	1,
	soc_CCS_REG_01F7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REG_00B2r */
	soc_block_list[123],
	soc_genreg,
	1,
	0xb2,
	0,
	1,
	soc_ECI_REG_0084r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REG_00B3r */
	soc_block_list[123],
	soc_genreg,
	1,
	0xb3,
	0,
	1,
	soc_CCS_REG_01F5r_fields,
	SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REG_00B4r */
	soc_block_list[123],
	soc_genreg,
	1,
	0xb4,
	0,
	3,
	soc_CCS_REG_01F6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REG_00B5r */
	soc_block_list[123],
	soc_genreg,
	1,
	0xb5,
	0,
	1,
	soc_CCS_REG_01F7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REG_00B6r */
	soc_block_list[123],
	soc_genreg,
	1,
	0xb6,
	0,
	1,
	soc_ECI_REG_0084r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REG_00B7r */
	soc_block_list[123],
	soc_genreg,
	1,
	0xb7,
	0,
	1,
	soc_CCS_REG_01F5r_fields,
	SOC_RESET_VAL_DEC(0x1fca0555, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REG_00B8r */
	soc_block_list[123],
	soc_genreg,
	1,
	0xb8,
	0,
	3,
	soc_CCS_REG_01F6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REG_00B9r */
	soc_block_list[123],
	soc_genreg,
	1,
	0xb9,
	0,
	1,
	soc_CCS_REG_01F7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REG_00BAr */
	soc_block_list[123],
	soc_genreg,
	1,
	0xba,
	0,
	1,
	soc_ECI_REG_0084r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_0r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x61,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_1r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x62,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_2r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x63,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_3r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x64,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_4r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x65,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_5r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x66,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_6r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x67,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_7r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x68,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_8r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x69,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_8r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_9r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x6a,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_10r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x6b,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_10r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_11r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x6c,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_11r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_12r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x6d,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_12r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_13r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x6e,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_13r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_14r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x6f,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_14r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_15r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x70,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_15r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_16r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x71,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_16r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_17r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x72,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_17r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_18r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x73,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_18r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_19r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x74,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_19r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_20r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x75,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_20r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_21r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x76,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_21r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_22r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x77,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_22r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_23r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x78,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_23r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_24r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x79,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_24r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_25r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x7a,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_25r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_26r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x7b,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_26r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_27r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x7c,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_27r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_28r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x7d,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_28r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_29r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x7e,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_29r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_30r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x7f,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_30r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_REPEATER_ROUTING_TABLE_31r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x80,
	0,
	1,
	soc_DCMC_REPEATER_ROUTING_TABLE_31r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
    { /* SOC_REG_INT_DCMC_SPARE_REGISTER_3r */
	soc_block_list[123],
	soc_genreg,
	1,
	0x53,
	0,
	2,
	soc_CCS_SPARE_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DCRCSSr */
	soc_block_list[91],
	soc_genreg,
	1,
	0x80222,
	0,
	3,
	soc_DCRCSSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DDL1_CTRL_0r */
	soc_block_list[60],
	soc_genreg,
	1,
	0xc65,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_DDL1_CTRL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00400000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DDL1_STATr */
	soc_block_list[60],
	soc_genreg,
	1,
	0xc71,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	14,
	soc_DDL1_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0003ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DDL2_STATr */
	soc_block_list[60],
	soc_genreg,
	1,
	0xc73,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	13,
	soc_DDL2_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfeffffff, 0x0003ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DDL3_STATr */
	soc_block_list[60],
	soc_genreg,
	1,
	0xc75,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	13,
	soc_DDL2_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfeffffff, 0x0003ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DDL4_STATr */
	soc_block_list[60],
	soc_genreg,
	1,
	0xc77,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	13,
	soc_DDL2_STATr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfeffffff, 0x0003ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DDLPERIODICTRAININGREGISTERr */
	soc_block_list[60],
	soc_genreg,
	1,
	0xc64,
	0,
	1,
	soc_DDLPERIODICTRAININGREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000010, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C0_PORT_AC_CMDr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080102,
	0,
	5,
	soc_DDP_C0_PORT_AC_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C0_PORT_AC_CMD_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a010200,
	0,
	5,
	soc_DDP_C0_PORT_AC_CMD_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C0_PORT_AC_DATAr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080103,
	0,
	2,
	soc_DDP_C0_PORT_AC_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C0_PORT_AC_DATA_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a010300,
	0,
	2,
	soc_DDP_C0_PORT_AC_DATA_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C0_PORT_A_RADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080100,
	0,
	2,
	soc_DDP_C0_PORT_A_RADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C0_PORT_A_RADDR_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a010000,
	0,
	2,
	soc_DDP_C0_PORT_A_RADDR_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C0_PORT_BD_CMDr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080106,
	0,
	5,
	soc_DDP_C0_PORT_BD_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C0_PORT_BD_CMD_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a010600,
	0,
	5,
	soc_DDP_C0_PORT_BD_CMD_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C0_PORT_BD_DATAr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080107,
	0,
	2,
	soc_DDP_C0_PORT_AC_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C0_PORT_BD_DATA_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a010700,
	0,
	2,
	soc_DDP_C0_PORT_AC_DATA_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C0_PORT_B_RADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080104,
	0,
	2,
	soc_DDP_C0_PORT_A_RADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C0_PORT_B_RADDR_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a010400,
	0,
	2,
	soc_DDP_C0_PORT_A_RADDR_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C0_PORT_C_WADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080101,
	0,
	2,
	soc_DDP_C0_PORT_C_WADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C0_PORT_C_WADDR_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a010100,
	0,
	2,
	soc_DDP_C0_PORT_C_WADDR_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C0_PORT_D_WADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080105,
	0,
	2,
	soc_DDP_C0_PORT_C_WADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C0_PORT_D_WADDR_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a010500,
	0,
	2,
	soc_DDP_C0_PORT_C_WADDR_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C1_PORT_AC_CMDr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe08010a,
	0,
	5,
	soc_DDP_C0_PORT_AC_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C1_PORT_AC_CMD_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a010a00,
	0,
	5,
	soc_DDP_C0_PORT_AC_CMD_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C1_PORT_AC_DATAr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe08010b,
	0,
	2,
	soc_DDP_C0_PORT_AC_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C1_PORT_AC_DATA_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a010b00,
	0,
	2,
	soc_DDP_C0_PORT_AC_DATA_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C1_PORT_A_RADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080108,
	0,
	2,
	soc_DDP_C0_PORT_A_RADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C1_PORT_A_RADDR_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a010800,
	0,
	2,
	soc_DDP_C0_PORT_A_RADDR_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C1_PORT_BD_CMDr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe08010e,
	0,
	5,
	soc_DDP_C0_PORT_BD_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C1_PORT_BD_CMD_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a010e00,
	0,
	5,
	soc_DDP_C0_PORT_BD_CMD_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C1_PORT_BD_DATAr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe08010f,
	0,
	2,
	soc_DDP_C0_PORT_AC_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C1_PORT_BD_DATA_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a010f00,
	0,
	2,
	soc_DDP_C0_PORT_AC_DATA_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C1_PORT_B_RADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe08010c,
	0,
	2,
	soc_DDP_C0_PORT_A_RADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C1_PORT_B_RADDR_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a010c00,
	0,
	2,
	soc_DDP_C0_PORT_A_RADDR_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C1_PORT_C_WADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080109,
	0,
	2,
	soc_DDP_C0_PORT_C_WADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C1_PORT_C_WADDR_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a010900,
	0,
	2,
	soc_DDP_C0_PORT_C_WADDR_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C1_PORT_D_WADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe08010d,
	0,
	2,
	soc_DDP_C0_PORT_C_WADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C1_PORT_D_WADDR_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a010d00,
	0,
	2,
	soc_DDP_C0_PORT_C_WADDR_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C2_PORT_AC_CMDr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080112,
	0,
	5,
	soc_DDP_C0_PORT_AC_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C2_PORT_AC_CMD_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a011200,
	0,
	5,
	soc_DDP_C0_PORT_AC_CMD_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C2_PORT_AC_DATAr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080113,
	0,
	2,
	soc_DDP_C0_PORT_AC_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C2_PORT_AC_DATA_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a011300,
	0,
	2,
	soc_DDP_C0_PORT_AC_DATA_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C2_PORT_A_RADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080110,
	0,
	2,
	soc_DDP_C0_PORT_A_RADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C2_PORT_A_RADDR_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a011000,
	0,
	2,
	soc_DDP_C0_PORT_A_RADDR_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C2_PORT_BD_CMDr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080116,
	0,
	5,
	soc_DDP_C0_PORT_BD_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C2_PORT_BD_CMD_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a011600,
	0,
	5,
	soc_DDP_C0_PORT_BD_CMD_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C2_PORT_BD_DATAr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080117,
	0,
	2,
	soc_DDP_C0_PORT_AC_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C2_PORT_BD_DATA_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a011700,
	0,
	2,
	soc_DDP_C0_PORT_AC_DATA_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C2_PORT_B_RADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080114,
	0,
	2,
	soc_DDP_C0_PORT_A_RADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C2_PORT_B_RADDR_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a011400,
	0,
	2,
	soc_DDP_C0_PORT_A_RADDR_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C2_PORT_C_WADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080111,
	0,
	2,
	soc_DDP_C0_PORT_C_WADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C2_PORT_C_WADDR_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a011100,
	0,
	2,
	soc_DDP_C0_PORT_C_WADDR_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C2_PORT_D_WADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080115,
	0,
	2,
	soc_DDP_C0_PORT_C_WADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C2_PORT_D_WADDR_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a011500,
	0,
	2,
	soc_DDP_C0_PORT_C_WADDR_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C3_PORT_AC_CMDr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe08011a,
	0,
	5,
	soc_DDP_C0_PORT_AC_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C3_PORT_AC_CMD_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a011a00,
	0,
	5,
	soc_DDP_C0_PORT_AC_CMD_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C3_PORT_AC_DATAr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe08011b,
	0,
	2,
	soc_DDP_C0_PORT_AC_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C3_PORT_AC_DATA_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a011b00,
	0,
	2,
	soc_DDP_C0_PORT_AC_DATA_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C3_PORT_A_RADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080118,
	0,
	2,
	soc_DDP_C0_PORT_A_RADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C3_PORT_A_RADDR_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a011800,
	0,
	2,
	soc_DDP_C0_PORT_A_RADDR_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C3_PORT_BD_CMDr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe08011e,
	0,
	5,
	soc_DDP_C0_PORT_BD_CMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C3_PORT_BD_CMD_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a011e00,
	0,
	5,
	soc_DDP_C0_PORT_BD_CMD_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C3_PORT_BD_DATAr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe08011f,
	0,
	2,
	soc_DDP_C0_PORT_AC_DATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C3_PORT_BD_DATA_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a011f00,
	0,
	2,
	soc_DDP_C0_PORT_AC_DATA_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C3_PORT_B_RADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe08011c,
	0,
	2,
	soc_DDP_C0_PORT_A_RADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C3_PORT_B_RADDR_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a011c00,
	0,
	2,
	soc_DDP_C0_PORT_A_RADDR_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C3_PORT_C_WADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080119,
	0,
	2,
	soc_DDP_C0_PORT_C_WADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C3_PORT_C_WADDR_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a011900,
	0,
	2,
	soc_DDP_C0_PORT_C_WADDR_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_C3_PORT_D_WADDRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe08011d,
	0,
	2,
	soc_DDP_C0_PORT_C_WADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_C3_PORT_D_WADDR_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a011d00,
	0,
	2,
	soc_DDP_C0_PORT_C_WADDR_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_MODULE_CONTROLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080120,
	0,
	6,
	soc_DDP_MODULE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_MODULE_CONTROL_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a012000,
	0,
	6,
	soc_DDP_MODULE_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DDP_PROGRAM_GOr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080121,
	0,
	2,
	soc_DDP_PROGRAM_GOr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DDP_PROGRAM_GO_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3a012100,
	0,
	2,
	soc_DDP_PROGRAM_GO_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DDR2EXTENDEDMODEWR3REGISTERr */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1817,
	0,
	1,
	soc_DDR2EXTENDEDMODEWR3REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DDR3_PLL_CTRL_REGISTER_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2408004e,
	0,
	14,
	soc_DDR3_PLL_CTRL_REGISTER_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DDR3_PLL_CTRL_REGISTER_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x2408004f,
	0,
	4,
	soc_DDR3_PLL_CTRL_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DDR3_PLL_CTRL_REGISTER_2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x24080050,
	0,
	4,
	soc_DDR3_PLL_CTRL_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DDR3_PLL_CTRL_REGISTER_3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x24080051,
	0,
	4,
	soc_DDR3_PLL_CTRL_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DDR3_PLL_CTRL_REGISTER_4r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x24080052,
	0,
	10,
	soc_DDR3_PLL_CTRL_REGISTER_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DDR3_PLL_STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x24080053,
	SOC_REG_FLAG_RO,
	4,
	soc_DDR3_PLL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DDRABPLLCONFIGr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x28,
	0,
	4,
	soc_DDRABPLLCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x071f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DDRABPLLEXTPROGr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x2c,
	0,
	3,
	soc_DDRABPLLEXTPROGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000ff7, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DDRABPLLHSCONFIGr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x1d7,
	0,
	4,
	soc_DDRABPLLHSCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000773f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DDREFPLLCONFIGr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x29,
	0,
	4,
	soc_DDREFPLLCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x071f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DDREFPLLEXTPROGr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x2d,
	0,
	3,
	soc_DDREFPLLEXTPROGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000ff7, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DDREFPLLHSCONFIGr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x1d8,
	0,
	4,
	soc_DDREFPLLHSCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000773f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DDRPLLCONFIGr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x27,
	0,
	4,
	soc_DDRPLLCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x071f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DDRPLLEXTPROGr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x2b,
	0,
	3,
	soc_DDRPLLEXTPROGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000ff7, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DDRPLLHSCONFIGr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x1d6,
	0,
	4,
	soc_DDRPLLHSCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000773f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTCONFIGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010400,
	0,
	14,
	soc_DDR_BISTCONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTCONFIG2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010404,
	0,
	3,
	soc_DDR_BISTCONFIG2r_fields,
	SOC_RESET_VAL_DEC(0x00040202, 0x00000000)
	SOC_RESET_MASK_DEC(0x00070707, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTCONFIGURATIONSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801040c,
	0,
	12,
	soc_DDR_BISTCONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTENDADDRESSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010418,
	0,
	1,
	soc_DDR_BISTENDADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTERROROCCURREDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801046c,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_BISTERROROCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTFULLMASKERRORCOUNTERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010464,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_BISTFULLMASKERRORCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTFULLMASKWORD0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801045c,
	0,
	1,
	soc_DDR_BISTFULLMASKWORD0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTFULLMASKWORD1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010458,
	0,
	1,
	soc_DDR_BISTFULLMASKWORD1r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTFULLMASKWORD2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010454,
	0,
	1,
	soc_DDR_BISTFULLMASKWORD2r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTFULLMASKWORD3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010450,
	0,
	1,
	soc_DDR_BISTFULLMASKWORD3r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTFULLMASKWORD4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801044c,
	0,
	1,
	soc_DDR_BISTFULLMASKWORD4r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTFULLMASKWORD5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010448,
	0,
	1,
	soc_DDR_BISTFULLMASKWORD5r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTFULLMASKWORD6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010444,
	0,
	1,
	soc_DDR_BISTFULLMASKWORD6r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTFULLMASKWORD7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010440,
	0,
	1,
	soc_DDR_BISTFULLMASKWORD7r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTGENERALCONFIGURATIONSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010408,
	0,
	1,
	soc_DDR_BISTGENERALCONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000070, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTGLOBALERRORCOUNTERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010470,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_BISTGLOBALERRORCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTLASTADDRERRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010474,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_BISTLASTADDRERRr_fields,
	SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTLASTDATAERRWORD0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010494,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_BISTLASTDATAERRWORD0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTLASTDATAERRWORD1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010490,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_BISTLASTDATAERRWORD1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTLASTDATAERRWORD2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801048c,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_BISTLASTDATAERRWORD2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTLASTDATAERRWORD3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010488,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_BISTLASTDATAERRWORD3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTLASTDATAERRWORD4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010484,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_BISTLASTDATAERRWORD4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTLASTDATAERRWORD5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010480,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_BISTLASTDATAERRWORD5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTLASTDATAERRWORD6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801047c,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_BISTLASTDATAERRWORD6r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTLASTDATAERRWORD7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010478,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_BISTLASTDATAERRWORD7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTNUMBEROFACTIONSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010410,
	0,
	1,
	soc_DDR_BISTNUMBEROFACTIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTPATTERNWORD0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801043c,
	0,
	1,
	soc_DDR_BISTPATTERNWORD0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTPATTERNWORD1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010438,
	0,
	1,
	soc_DDR_BISTPATTERNWORD1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTPATTERNWORD2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010434,
	0,
	1,
	soc_DDR_BISTPATTERNWORD2r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTPATTERNWORD3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010430,
	0,
	1,
	soc_DDR_BISTPATTERNWORD3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTPATTERNWORD4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801042c,
	0,
	1,
	soc_DDR_BISTPATTERNWORD4r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTPATTERNWORD5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010428,
	0,
	1,
	soc_DDR_BISTPATTERNWORD5r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTPATTERNWORD6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010424,
	0,
	1,
	soc_DDR_BISTPATTERNWORD6r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTPATTERNWORD7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010420,
	0,
	1,
	soc_DDR_BISTPATTERNWORD7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTSINGLEBITMASKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801041c,
	0,
	1,
	soc_DDR_BISTSINGLEBITMASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTSINGLEBITMASKERRORCOUNTERr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010468,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_BISTSINGLEBITMASKERRORCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTSTARTADDRESSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010414,
	0,
	1,
	soc_DDR_BISTSTARTADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_BISTSTATUSESr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010460,
	SOC_REG_FLAG_RO,
	4,
	soc_DDR_BISTSTATUSESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DDR_CONTROLLERTRIGGERSr */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1800,
	0,
	4,
	soc_DDR_CONTROLLERTRIGGERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_00r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010000,
	0,
	3,
	soc_DDR_DENALI_CTL_00r_fields,
	SOC_RESET_VAL_DEC(0x20410000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff0f01, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_01r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010004,
	SOC_REG_FLAG_RO,
	3,
	soc_DDR_DENALI_CTL_01r_fields,
	SOC_RESET_VAL_DEC(0x00040b10, 0x00000000)
	SOC_RESET_MASK_DEC(0x00070f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_03r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801000c,
	0,
	1,
	soc_DDR_DENALI_CTL_03r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_04r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010010,
	0,
	1,
	soc_DDR_DENALI_CTL_04r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_05r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010014,
	0,
	4,
	soc_DDR_DENALI_CTL_05r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f1f3f0f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_06r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010018,
	0,
	4,
	soc_DDR_DENALI_CTL_06r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff1f071f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_07r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801001c,
	0,
	4,
	soc_DDR_DENALI_CTL_07r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f0fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_08r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010020,
	0,
	4,
	soc_DDR_DENALI_CTL_08r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_09r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010024,
	0,
	4,
	soc_DDR_DENALI_CTL_09r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff1f0f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_10r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010028,
	0,
	2,
	soc_DDR_DENALI_CTL_10r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0701ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_11r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801002c,
	0,
	4,
	soc_DDR_DENALI_CTL_11r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff1f0f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_12r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010030,
	0,
	2,
	soc_DDR_DENALI_CTL_12r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0701ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_13r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010034,
	0,
	4,
	soc_DDR_DENALI_CTL_13r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0101011f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_14r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010038,
	0,
	1,
	soc_DDR_DENALI_CTL_14r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_15r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801003c,
	0,
	2,
	soc_DDR_DENALI_CTL_15r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003f3f00, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_16r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010040,
	0,
	3,
	soc_DDR_DENALI_CTL_16r_fields,
	SOC_RESET_VAL_DEC(0x02000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0701ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_17r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010044,
	0,
	3,
	soc_DDR_DENALI_CTL_17r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_18r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010048,
	0,
	3,
	soc_DDR_DENALI_CTL_18r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_19r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801004c,
	0,
	4,
	soc_DDR_DENALI_CTL_19r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01010f01, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_20r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010050,
	0,
	2,
	soc_DDR_DENALI_CTL_20r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ff01, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_21r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010054,
	0,
	2,
	soc_DDR_DENALI_CTL_21r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ff3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_22r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010058,
	0,
	2,
	soc_DDR_DENALI_CTL_22r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fff3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_23r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801005c,
	0,
	1,
	soc_DDR_DENALI_CTL_23r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffff00, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_24r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010060,
	0,
	2,
	soc_DDR_DENALI_CTL_24r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_25r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010064,
	0,
	2,
	soc_DDR_DENALI_CTL_25r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_26r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010068,
	0,
	2,
	soc_DDR_DENALI_CTL_26r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_27r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801006c,
	0,
	2,
	soc_DDR_DENALI_CTL_27r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_28r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010070,
	0,
	2,
	soc_DDR_DENALI_CTL_28r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_29r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010074,
	0,
	3,
	soc_DDR_DENALI_CTL_29r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0101ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_30r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010078,
	0,
	4,
	soc_DDR_DENALI_CTL_30r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0f0f0701, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_31r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801007c,
	0,
	4,
	soc_DDR_DENALI_CTL_31r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff0f0f0f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_32r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010080,
	0,
	4,
	soc_DDR_DENALI_CTL_32r_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x07070f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_35r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801008c,
	0,
	1,
	soc_DDR_DENALI_CTL_35r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_36r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010090,
	0,
	2,
	soc_DDR_DENALI_CTL_36r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x010000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_37r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010094,
	0,
	4,
	soc_DDR_DENALI_CTL_37r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff030101, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_38r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010098,
	0,
	2,
	soc_DDR_DENALI_CTL_38r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_39r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801009c,
	0,
	3,
	soc_DDR_DENALI_CTL_39r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0101ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_40r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180100a0,
	0,
	1,
	soc_DDR_DENALI_CTL_40r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_41r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180100a4,
	0,
	1,
	soc_DDR_DENALI_CTL_41r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_42r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180100a8,
	0,
	1,
	soc_DDR_DENALI_CTL_42r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_43r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180100ac,
	0,
	1,
	soc_DDR_DENALI_CTL_43r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_44r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180100b0,
	0,
	2,
	soc_DDR_DENALI_CTL_44r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_45r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180100b4,
	0,
	2,
	soc_DDR_DENALI_CTL_45r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_46r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180100b8,
	0,
	2,
	soc_DDR_DENALI_CTL_46r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_47r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180100bc,
	0,
	2,
	soc_DDR_DENALI_CTL_47r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_48r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180100c0,
	0,
	2,
	soc_DDR_DENALI_CTL_48r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_49r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180100c4,
	0,
	2,
	soc_DDR_DENALI_CTL_49r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_50r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180100c8,
	0,
	2,
	soc_DDR_DENALI_CTL_50r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_51r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180100cc,
	0,
	2,
	soc_DDR_DENALI_CTL_51r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_52r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180100d0,
	0,
	2,
	soc_DDR_DENALI_CTL_52r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_53r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180100d4,
	0,
	2,
	soc_DDR_DENALI_CTL_53r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_54r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180100d8,
	0,
	2,
	soc_DDR_DENALI_CTL_54r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_55r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180100dc,
	0,
	2,
	soc_DDR_DENALI_CTL_55r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_56r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180100e0,
	0,
	2,
	soc_DDR_DENALI_CTL_56r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_57r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180100e4,
	0,
	2,
	soc_DDR_DENALI_CTL_57r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_58r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180100e8,
	0,
	2,
	soc_DDR_DENALI_CTL_58r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_59r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180100ec,
	0,
	2,
	soc_DDR_DENALI_CTL_59r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_60r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180100f0,
	0,
	3,
	soc_DDR_DENALI_CTL_60r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0301ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_61r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180100f4,
	0,
	3,
	soc_DDR_DENALI_CTL_61r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001013f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_62r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180100f8,
	0,
	1,
	soc_DDR_DENALI_CTL_62r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_63r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180100fc,
	0,
	1,
	soc_DDR_DENALI_CTL_63r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_64r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010100,
	0,
	1,
	soc_DDR_DENALI_CTL_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_65r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010104,
	0,
	1,
	soc_DDR_DENALI_CTL_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_66r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010108,
	0,
	3,
	soc_DDR_DENALI_CTL_66r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff0103, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_67r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801010c,
	0,
	1,
	soc_DDR_DENALI_CTL_67r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_68r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010110,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_DENALI_CTL_68r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_69r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010114,
	SOC_REG_FLAG_RO,
	2,
	soc_DDR_DENALI_CTL_69r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ff03, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_70r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010118,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_DENALI_CTL_70r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_71r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801011c,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_DENALI_CTL_70r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_72r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010120,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_DENALI_CTL_72r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_73r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010124,
	SOC_REG_FLAG_RO,
	2,
	soc_DDR_DENALI_CTL_73r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ff03, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_74r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010128,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_DENALI_CTL_74r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_75r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801012c,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_DENALI_CTL_74r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_76r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010130,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_DENALI_CTL_76r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_77r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010134,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_DENALI_CTL_77r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_78r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010138,
	0,
	2,
	soc_DDR_DENALI_CTL_78r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_79r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801013c,
	0,
	2,
	soc_DDR_DENALI_CTL_79r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_80r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010140,
	0,
	2,
	soc_DDR_DENALI_CTL_80r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_81r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010144,
	0,
	3,
	soc_DDR_DENALI_CTL_81r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01000303, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_82r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010148,
	0,
	4,
	soc_DDR_DENALI_CTL_82r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07070301, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_83r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801014c,
	0,
	4,
	soc_DDR_DENALI_CTL_83r_fields,
	SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffff0f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_84r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010150,
	0,
	4,
	soc_DDR_DENALI_CTL_84r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01010101, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_85r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010154,
	0,
	4,
	soc_DDR_DENALI_CTL_85r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03010101, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_86r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010158,
	0,
	4,
	soc_DDR_DENALI_CTL_86r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0f010107, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_87r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801015c,
	0,
	4,
	soc_DDR_DENALI_CTL_87r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0107010f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_88r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010160,
	0,
	3,
	soc_DDR_DENALI_CTL_88r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00010101, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_89r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010164,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_DENALI_CTL_89r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_91r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801016c,
	0,
	1,
	soc_DDR_DENALI_CTL_91r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_92r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010170,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_DENALI_CTL_92r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_93r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010174,
	SOC_REG_FLAG_RO,
	3,
	soc_DDR_DENALI_CTL_93r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003f7f03, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_94r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010178,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_DENALI_CTL_94r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_95r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801017c,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_DENALI_CTL_95r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_96r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010180,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_DENALI_CTL_95r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_97r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010184,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_DENALI_CTL_95r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_98r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010188,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_DENALI_CTL_95r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_99r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801018c,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_DENALI_CTL_100r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_100r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010190,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_DENALI_CTL_100r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_101r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010194,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_DENALI_CTL_100r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_102r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010198,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_DENALI_CTL_100r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_103r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801019c,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_DENALI_CTL_103r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_104r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180101a0,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_DENALI_CTL_104r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_105r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180101a4,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_DENALI_CTL_105r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_106r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180101a8,
	SOC_REG_FLAG_RO,
	2,
	soc_DDR_DENALI_CTL_106r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffff03, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_107r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180101ac,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_DENALI_CTL_107r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_108r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180101b0,
	0,
	4,
	soc_DDR_DENALI_CTL_108r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0f0f0f0f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_109r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180101b4,
	0,
	4,
	soc_DDR_DENALI_CTL_109r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0f0f0f0f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_110r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180101b8,
	0,
	4,
	soc_DDR_DENALI_CTL_110r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0f3f0f0f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_111r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180101bc,
	0,
	2,
	soc_DDR_DENALI_CTL_111r_fields,
	SOC_RESET_VAL_DEC(0x01000100, 0x00000000)
	SOC_RESET_MASK_DEC(0x07000700, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_112r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180101c0,
	0,
	4,
	soc_DDR_DENALI_CTL_112r_fields,
	SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
	SOC_RESET_MASK_DEC(0x07070707, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_113r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180101c4,
	0,
	4,
	soc_DDR_DENALI_CTL_113r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01031f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_114r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180101c8,
	SOC_REG_FLAG_RO,
	4,
	soc_DDR_DENALI_CTL_114r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0f010101, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_115r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180101cc,
	SOC_REG_FLAG_RO,
	4,
	soc_DDR_DENALI_CTL_115r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_116r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180101d0,
	0,
	4,
	soc_DDR_DENALI_CTL_116r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f0301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_117r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180101d4,
	0,
	2,
	soc_DDR_DENALI_CTL_117r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000013f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_118r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180101d8,
	0,
	2,
	soc_DDR_DENALI_CTL_118r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00010fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_119r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180101dc,
	0,
	2,
	soc_DDR_DENALI_CTL_119r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_120r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180101e0,
	0,
	2,
	soc_DDR_DENALI_CTL_120r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_121r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180101e4,
	0,
	2,
	soc_DDR_DENALI_CTL_121r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_122r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180101e8,
	0,
	2,
	soc_DDR_DENALI_CTL_122r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_123r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180101ec,
	0,
	2,
	soc_DDR_DENALI_CTL_123r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_124r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180101f0,
	0,
	4,
	soc_DDR_DENALI_CTL_124r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01030101, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_125r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180101f4,
	0,
	3,
	soc_DDR_DENALI_CTL_125r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00010101, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_126r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180101f8,
	SOC_REG_FLAG_RO,
	2,
	soc_DDR_DENALI_CTL_126r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_127r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180101fc,
	0,
	2,
	soc_DDR_DENALI_CTL_127r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_128r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010200,
	0,
	2,
	soc_DDR_DENALI_CTL_128r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffff01, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_129r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010204,
	0,
	2,
	soc_DDR_DENALI_CTL_129r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_130r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010208,
	0,
	2,
	soc_DDR_DENALI_CTL_130r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_131r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801020c,
	SOC_REG_FLAG_RO,
	2,
	soc_DDR_DENALI_CTL_131r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_132r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010210,
	0,
	2,
	soc_DDR_DENALI_CTL_132r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_133r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010214,
	0,
	2,
	soc_DDR_DENALI_CTL_133r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_134r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010218,
	0,
	2,
	soc_DDR_DENALI_CTL_134r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_135r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801021c,
	SOC_REG_FLAG_RO,
	2,
	soc_DDR_DENALI_CTL_135r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_136r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010220,
	0,
	2,
	soc_DDR_DENALI_CTL_136r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_137r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010224,
	0,
	2,
	soc_DDR_DENALI_CTL_137r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffff01, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_138r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010228,
	0,
	2,
	soc_DDR_DENALI_CTL_138r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_139r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801022c,
	0,
	2,
	soc_DDR_DENALI_CTL_139r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_140r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010230,
	SOC_REG_FLAG_RO,
	2,
	soc_DDR_DENALI_CTL_140r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_141r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010234,
	0,
	2,
	soc_DDR_DENALI_CTL_141r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_142r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010238,
	0,
	2,
	soc_DDR_DENALI_CTL_142r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_143r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801023c,
	0,
	2,
	soc_DDR_DENALI_CTL_143r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_144r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010240,
	SOC_REG_FLAG_RO,
	2,
	soc_DDR_DENALI_CTL_144r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_145r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010244,
	0,
	2,
	soc_DDR_DENALI_CTL_145r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_146r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010248,
	0,
	2,
	soc_DDR_DENALI_CTL_146r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffff01, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_147r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801024c,
	0,
	2,
	soc_DDR_DENALI_CTL_147r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_148r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010250,
	0,
	1,
	soc_DDR_DENALI_CTL_148r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_149r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010254,
	0,
	2,
	soc_DDR_DENALI_CTL_149r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_150r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010258,
	0,
	1,
	soc_DDR_DENALI_CTL_150r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00030000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_151r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801025c,
	0,
	3,
	soc_DDR_DENALI_CTL_151r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0f010100, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_152r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010260,
	0,
	4,
	soc_DDR_DENALI_CTL_152r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0f0f0f0f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_153r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010264,
	0,
	4,
	soc_DDR_DENALI_CTL_153r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0f0f0f0f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_156r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010270,
	0,
	3,
	soc_DDR_DENALI_CTL_156r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0f03ff03, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_157r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010274,
	0,
	4,
	soc_DDR_DENALI_CTL_157r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0f0f0f0f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_158r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010278,
	0,
	3,
	soc_DDR_DENALI_CTL_158r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000f0f0f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_160r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010280,
	0,
	1,
	soc_DDR_DENALI_CTL_160r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_161r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010284,
	0,
	3,
	soc_DDR_DENALI_CTL_161r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0f0f03ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_162r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010288,
	0,
	4,
	soc_DDR_DENALI_CTL_162r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0f0f0f0f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_163r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801028c,
	0,
	2,
	soc_DDR_DENALI_CTL_163r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000f0f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_165r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010294,
	0,
	1,
	soc_DDR_DENALI_CTL_165r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00030000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_166r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010298,
	0,
	3,
	soc_DDR_DENALI_CTL_166r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x010f03ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_167r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801029c,
	0,
	3,
	soc_DDR_DENALI_CTL_167r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_168r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180102a0,
	0,
	4,
	soc_DDR_DENALI_CTL_168r_fields,
	SOC_RESET_VAL_DEC(0x00060600, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f3f3f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_169r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180102a4,
	0,
	3,
	soc_DDR_DENALI_CTL_169r_fields,
	SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fff0f0f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_170r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180102a8,
	0,
	2,
	soc_DDR_DENALI_CTL_170r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_171r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180102ac,
	0,
	2,
	soc_DDR_DENALI_CTL_171r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_172r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180102b0,
	0,
	1,
	soc_DDR_DENALI_CTL_172r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_173r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180102b4,
	0,
	1,
	soc_DDR_DENALI_CTL_173r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_174r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180102b8,
	0,
	3,
	soc_DDR_DENALI_CTL_174r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fff1f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_175r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180102bc,
	0,
	2,
	soc_DDR_DENALI_CTL_175r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_176r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180102c0,
	0,
	2,
	soc_DDR_DENALI_CTL_176r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_177r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180102c4,
	0,
	1,
	soc_DDR_DENALI_CTL_177r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_178r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180102c8,
	0,
	1,
	soc_DDR_DENALI_CTL_178r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_179r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180102cc,
	0,
	4,
	soc_DDR_DENALI_CTL_179r_fields,
	SOC_RESET_VAL_DEC(0x02020000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0f0f1f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_180r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180102d0,
	0,
	3,
	soc_DDR_DENALI_CTL_180r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff0f0f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_181r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180102d4,
	0,
	4,
	soc_DDR_DENALI_CTL_181r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_182r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180102d8,
	0,
	1,
	soc_DDR_DENALI_CTL_182r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_183r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180102dc,
	0,
	1,
	soc_DDR_DENALI_CTL_183r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_184r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180102e0,
	0,
	1,
	soc_DDR_DENALI_CTL_184r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_185r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180102e4,
	0,
	2,
	soc_DDR_DENALI_CTL_185r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_186r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180102e8,
	0,
	3,
	soc_DDR_DENALI_CTL_186r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_187r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180102ec,
	0,
	1,
	soc_DDR_DENALI_CTL_187r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_188r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180102f0,
	0,
	1,
	soc_DDR_DENALI_CTL_188r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_189r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180102f4,
	0,
	1,
	soc_DDR_DENALI_CTL_189r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_190r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180102f8,
	0,
	1,
	soc_DDR_DENALI_CTL_190r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_191r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180102fc,
	0,
	1,
	soc_DDR_DENALI_CTL_191r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_192r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010300,
	0,
	4,
	soc_DDR_DENALI_CTL_192r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0101010f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_193r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010304,
	0,
	1,
	soc_DDR_DENALI_CTL_193r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_194r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010308,
	0,
	2,
	soc_DDR_DENALI_CTL_194r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000f0f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_195r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801030c,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_DENALI_CTL_195r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_197r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010314,
	0,
	1,
	soc_DDR_DENALI_CTL_197r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_198r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010318,
	0,
	1,
	soc_DDR_DENALI_CTL_198r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_199r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801031c,
	0,
	1,
	soc_DDR_DENALI_CTL_199r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_200r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010320,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_DENALI_CTL_200r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_201r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010324,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_DENALI_CTL_201r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_202r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010328,
	0,
	1,
	soc_DDR_DENALI_CTL_202r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_203r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801032c,
	0,
	2,
	soc_DDR_DENALI_CTL_203r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_204r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010330,
	0,
	1,
	soc_DDR_DENALI_CTL_204r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_206r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010338,
	0,
	4,
	soc_DDR_DENALI_CTL_206r_fields,
	SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x071f1f01, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_207r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801033c,
	0,
	1,
	soc_DDR_DENALI_CTL_207r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_210r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010348,
	0,
	2,
	soc_DDR_DENALI_CTL_210r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fff0000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_211r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801034c,
	0,
	3,
	soc_DDR_DENALI_CTL_211r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_212r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010350,
	0,
	1,
	soc_DDR_DENALI_CTL_212r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_213r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010354,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_DENALI_CTL_213r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_214r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010358,
	0,
	4,
	soc_DDR_DENALI_CTL_214r_fields,
	SOC_RESET_VAL_DEC(0x01000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07010f0f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_215r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801035c,
	0,
	3,
	soc_DDR_DENALI_CTL_215r_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff0107, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_216r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010360,
	0,
	3,
	soc_DDR_DENALI_CTL_216r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_DENALI_CTL_217r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010364,
	0,
	1,
	soc_DDR_DENALI_CTL_217r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DDR_EXTENDEDMODEREGISTER1r */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1803,
	0,
	1,
	soc_DDR_EXTENDEDMODEREGISTER1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DDR_EXTENDEDMODEREGISTER2r */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1818,
	0,
	1,
	soc_DDR_EXTENDEDMODEREGISTER2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DDR_EXTENDEDMODEREGISTER3r */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1819,
	0,
	1,
	soc_DDR_EXTENDEDMODEREGISTER3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DDR_MODEREGISTER1r */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1801,
	0,
	1,
	soc_DDR_MODEREGISTER1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DDR_MODEREGISTER2r */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1802,
	0,
	1,
	soc_DDR_MODEREGISTER2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_AUX_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010820,
	0,
	5,
	soc_DDR_PHY_CONTROL_REGS_AUX_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_CLK_PM_CTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010804,
	0,
	2,
	soc_DDR_PHY_CONTROL_REGS_CLK_PM_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_COMMAND_REGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010890,
	0,
	8,
	soc_DDR_PHY_CONTROL_REGS_COMMAND_REGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_DATAPATH_LOOPBACKr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180108c4,
	0,
	4,
	soc_DDR_PHY_CONTROL_REGS_DATAPATH_LOOPBACKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180108c0,
	0,
	6,
	soc_DDR_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180108c0,
	0,
	5,
	soc_DDR_PHY_CONTROL_REGS_DEBUG_FREEZE_ENABLE_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_DRIVE_PAD_CTLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010840,
	0,
	12,
	soc_DDR_PHY_CONTROL_REGS_DRIVE_PAD_CTLr_fields,
	SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_IDLE_PAD_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010838,
	0,
	9,
	soc_DDR_PHY_CONTROL_REGS_IDLE_PAD_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000132, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000017f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_MODE_REG0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010894,
	SOC_REG_FLAG_RO,
	3,
	soc_DDR_PHY_CONTROL_REGS_MODE_REG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_MODE_REG1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010898,
	SOC_REG_FLAG_RO,
	3,
	soc_DDR_PHY_CONTROL_REGS_MODE_REG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_MODE_REG2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801089c,
	SOC_REG_FLAG_RO,
	3,
	soc_DDR_PHY_CONTROL_REGS_MODE_REG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_MODE_REG3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180108a0,
	SOC_REG_FLAG_RO,
	3,
	soc_DDR_PHY_CONTROL_REGS_MODE_REG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_PHYBIST_CNTRLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010870,
	0,
	8,
	soc_DDR_PHY_CONTROL_REGS_PHYBIST_CNTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_PHYBIST_CNTRL_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010870,
	0,
	7,
	soc_DDR_PHY_CONTROL_REGS_PHYBIST_CNTRL_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_PHYBIST_CTL_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801087c,
	SOC_REG_FLAG_RO,
	2,
	soc_DDR_PHY_CONTROL_REGS_PHYBIST_CTL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_PHYBIST_DQ_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010880,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_PHY_CONTROL_REGS_PHYBIST_DQ_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_PHYBIST_MISC_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010884,
	SOC_REG_FLAG_RO,
	5,
	soc_DDR_PHY_CONTROL_REGS_PHYBIST_MISC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_PHYBIST_MISC_STATUS_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010884,
	SOC_REG_FLAG_RO,
	3,
	soc_DDR_PHY_CONTROL_REGS_PHYBIST_MISC_STATUS_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_PHYBIST_SEEDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010874,
	0,
	1,
	soc_DDR_PHY_CONTROL_REGS_PHYBIST_SEEDr_fields,
	SOC_RESET_VAL_DEC(0x250e4af6, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_PHYBIST_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010878,
	SOC_REG_FLAG_RO,
	5,
	soc_DDR_PHY_CONTROL_REGS_PHYBIST_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_PLL_CONFIGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010814,
	0,
	7,
	soc_DDR_PHY_CONTROL_REGS_PLL_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000012, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_PLL_CONFIG_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010814,
	0,
	6,
	soc_DDR_PHY_CONTROL_REGS_PLL_CONFIG_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000012, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_PLL_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010818,
	0,
	5,
	soc_DDR_PHY_CONTROL_REGS_PLL_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x53600000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_PLL_DIVIDERSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801081c,
	0,
	6,
	soc_DDR_PHY_CONTROL_REGS_PLL_DIVIDERSr_fields,
	SOC_RESET_VAL_DEC(0x00001420, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_PLL_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010810,
	SOC_REG_FLAG_RO,
	6,
	soc_DDR_PHY_CONTROL_REGS_PLL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_REVISIONr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010800,
	SOC_REG_FLAG_RO,
	6,
	soc_DDR_PHY_CONTROL_REGS_REVISIONr_fields,
	SOC_RESET_VAL_DEC(0x00044006, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_REVISION_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010800,
	SOC_REG_FLAG_RO,
	6,
	soc_DDR_PHY_CONTROL_REGS_REVISION_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00024006, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_STANDBY_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180108a4,
	0,
	15,
	soc_DDR_PHY_CONTROL_REGS_STANDBY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_STRAP_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180108b0,
	0,
	11,
	soc_DDR_PHY_CONTROL_REGS_STRAP_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_STRAP_CONTROL2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180108b4,
	0,
	7,
	soc_DDR_PHY_CONTROL_REGS_STRAP_CONTROL2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_STRAP_CONTROL2_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180108b4,
	0,
	6,
	soc_DDR_PHY_CONTROL_REGS_STRAP_CONTROL2_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_STRAP_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180108b8,
	SOC_REG_FLAG_RO,
	13,
	soc_DDR_PHY_CONTROL_REGS_STRAP_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_STRAP_STATUS2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180108bc,
	SOC_REG_FLAG_RO,
	7,
	soc_DDR_PHY_CONTROL_REGS_STRAP_STATUS2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_STRAP_STATUS2_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180108bc,
	SOC_REG_FLAG_RO,
	6,
	soc_DDR_PHY_CONTROL_REGS_STRAP_STATUS2_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_VDL_CALIBRATEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010848,
	0,
	26,
	soc_DDR_PHY_CONTROL_REGS_VDL_CALIBRATEr_fields,
	SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_VDL_CALIBRATE_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010848,
	0,
	26,
	soc_DDR_PHY_CONTROL_REGS_VDL_CALIBRATE_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_VDL_CALIB_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801084c,
	SOC_REG_FLAG_RO,
	11,
	soc_DDR_PHY_CONTROL_REGS_VDL_CALIB_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_VDL_CALIB_STATUS_ECCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180108c8,
	SOC_REG_FLAG_RO,
	4,
	soc_DDR_PHY_CONTROL_REGS_VDL_CALIB_STATUS_ECCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_VDL_DQ_CALIB_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010850,
	SOC_REG_FLAG_RO,
	7,
	soc_DDR_PHY_CONTROL_REGS_VDL_DQ_CALIB_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_VDL_OVRIDE_BIT_CTLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010834,
	0,
	5,
	soc_DDR_PHY_CONTROL_REGS_VDL_OVRIDE_BIT_CTLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800101ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_VDL_OVRIDE_BYTE_CTLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010830,
	0,
	5,
	soc_DDR_PHY_CONTROL_REGS_VDL_OVRIDE_BIT_CTLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800101ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_VDL_RD_DATA_DLY_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010844,
	SOC_REG_FLAG_RO,
	4,
	soc_DDR_PHY_CONTROL_REGS_VDL_RD_DATA_DLY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_VDL_RD_EN_CALIB_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010858,
	SOC_REG_FLAG_RO,
	6,
	soc_DDR_PHY_CONTROL_REGS_VDL_RD_EN_CALIB_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003f3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_VDL_WR_CHAN_CALIB_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010854,
	SOC_REG_FLAG_RO,
	6,
	soc_DDR_PHY_CONTROL_REGS_VDL_WR_CHAN_CALIB_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003f3fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010864,
	0,
	2,
	soc_DDR_PHY_CONTROL_REGS_VIRTUAL_VTT_CONNECTIONSr_fields,
	SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801085c,
	0,
	7,
	soc_DDR_PHY_CONTROL_REGS_VIRTUAL_VTT_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010868,
	0,
	2,
	soc_DDR_PHY_CONTROL_REGS_VIRTUAL_VTT_OVERRIDEr_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010860,
	SOC_REG_FLAG_RO,
	5,
	soc_DDR_PHY_CONTROL_REGS_VIRTUAL_VTT_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_VREF_DAC_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801086c,
	0,
	11,
	soc_DDR_PHY_CONTROL_REGS_VREF_DAC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000820, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_ZQ_PVT_COMP_CTLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801083c,
	0,
	15,
	soc_DDR_PHY_CONTROL_REGS_ZQ_PVT_COMP_CTLr_fields,
	SOC_RESET_VAL_DEC(0x00400000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_CONTROL_REGS_ZQ_PVT_COMP_CTL_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1801083c,
	0,
	15,
	soc_DDR_PHY_CONTROL_REGS_ZQ_PVT_COMP_CTL_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00400000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_CLOCK_PAD_DISABLEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010fa8,
	0,
	2,
	soc_DDR_PHY_ECC_LANE_CLOCK_PAD_DISABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_DRIVE_PAD_CTLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010fa4,
	0,
	12,
	soc_DDR_PHY_ECC_LANE_DRIVE_PAD_CTLr_fields,
	SOC_RESET_VAL_DEC(0x00000402, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_BIT_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010f34,
	0,
	5,
	soc_DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_BIT_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x010f01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_BIT_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010f30,
	0,
	5,
	soc_DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_BIT_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x010f01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_BIT_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010f3c,
	0,
	5,
	soc_DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_BIT_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x010f01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010f2c,
	0,
	4,
	soc_DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000101ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010f28,
	0,
	4,
	soc_DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000101ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010f38,
	0,
	4,
	soc_DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000101ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_IDLE_PAD_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010fa0,
	0,
	16,
	soc_DDR_PHY_ECC_LANE_IDLE_PAD_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x005f2f00, 0x00000000)
	SOC_RESET_MASK_DEC(0x80ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_PHYBIST_VDL_ADJr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010fb0,
	0,
	5,
	soc_DDR_PHY_ECC_LANE_PHYBIST_VDL_ADJr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_READ_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010f64,
	0,
	4,
	soc_DDR_PHY_ECC_LANE_READ_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_READ_DATA_DLYr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010f60,
	0,
	2,
	soc_DDR_PHY_ECC_LANE_READ_DATA_DLYr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_READ_FIFO_CLEARr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010f94,
	0,
	2,
	soc_DDR_PHY_ECC_LANE_READ_FIFO_CLEARr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_READ_FIFO_DATA_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010f70,
	SOC_REG_FLAG_RO,
	3,
	soc_DDR_PHY_ECC_LANE_READ_FIFO_DATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_READ_FIFO_DATA_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010f74,
	SOC_REG_FLAG_RO,
	3,
	soc_DDR_PHY_ECC_LANE_READ_FIFO_DATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_READ_FIFO_DATA_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010f78,
	SOC_REG_FLAG_RO,
	3,
	soc_DDR_PHY_ECC_LANE_READ_FIFO_DATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_READ_FIFO_DATA_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010f7c,
	SOC_REG_FLAG_RO,
	3,
	soc_DDR_PHY_ECC_LANE_READ_FIFO_DATA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_READ_FIFO_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010f90,
	SOC_REG_FLAG_RO,
	2,
	soc_DDR_PHY_ECC_LANE_READ_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010e38,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010e34,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010e10,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT1_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010e40,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT1_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010e3c,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT1_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010e14,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT2_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010e48,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT2_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010e44,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT2_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010e18,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT3_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010e50,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT3_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010e4c,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT3_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010e1c,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT_RD_ENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010e74,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_DM_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010e30,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_RD_ENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010e00,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010e0c,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010e08,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010e04,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_ECC_LANE_WR_PREAMBLE_MODEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010fac,
	0,
	3,
	soc_DDR_PHY_ECC_LANE_WR_PREAMBLE_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_DDR_PHY_REG_CTRLr */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2001200,
	0,
	5,
	soc_DDR_PHY_REG_CTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xb0001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_DDR_PHY_REG_DATAr */
	soc_block_list[22],
	soc_genreg,
	1,
	0x2001300,
	0,
	1,
	soc_CI_MEM_ACC_DATA0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_CLOCK_PAD_DISABLEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ba8,
	0,
	4,
	soc_DDR_PHY_WORD_LANE_0_CLOCK_PAD_DISABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_DRIVE_PAD_CTLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ba4,
	0,
	12,
	soc_DDR_PHY_ECC_LANE_DRIVE_PAD_CTLr_fields,
	SOC_RESET_VAL_DEC(0x00000402, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_BIT_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b34,
	0,
	5,
	soc_DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_BIT_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_BIT_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b30,
	0,
	5,
	soc_DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_BIT_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_BIT_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b3c,
	0,
	5,
	soc_DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_BIT_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b2c,
	0,
	4,
	soc_DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000101ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b28,
	0,
	4,
	soc_DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000101ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b38,
	0,
	4,
	soc_DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000101ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE1_BIT_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b54,
	0,
	5,
	soc_DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_BIT_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE1_BIT_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b50,
	0,
	5,
	soc_DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_BIT_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE1_BIT_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b5c,
	0,
	5,
	soc_DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_BIT_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE1_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b4c,
	0,
	4,
	soc_DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000101ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE1_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b48,
	0,
	4,
	soc_DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000101ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE1_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b58,
	0,
	4,
	soc_DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000101ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_IDLE_PAD_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ba0,
	0,
	24,
	soc_DDR_PHY_WORD_LANE_0_IDLE_PAD_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x005f2faa, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_PHYBIST_VDL_ADJr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010bb0,
	0,
	5,
	soc_DDR_PHY_ECC_LANE_PHYBIST_VDL_ADJr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_READ_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b64,
	0,
	4,
	soc_DDR_PHY_ECC_LANE_READ_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_READ_DATA_DLYr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b60,
	0,
	2,
	soc_DDR_PHY_ECC_LANE_READ_DATA_DLYr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_READ_FIFO_CLEARr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b94,
	0,
	2,
	soc_DDR_PHY_ECC_LANE_READ_FIFO_CLEARr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_READ_FIFO_CLEAR_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b94,
	SOC_REG_FLAG_RO,
	2,
	soc_DDR_PHY_WORD_LANE_0_READ_FIFO_CLEARr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b70,
	SOC_REG_FLAG_RO,
	3,
	soc_DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b74,
	SOC_REG_FLAG_RO,
	3,
	soc_DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b78,
	SOC_REG_FLAG_RO,
	3,
	soc_DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b7c,
	SOC_REG_FLAG_RO,
	3,
	soc_DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL1_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b80,
	SOC_REG_FLAG_RO,
	3,
	soc_DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL1_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b84,
	SOC_REG_FLAG_RO,
	3,
	soc_DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL1_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b88,
	SOC_REG_FLAG_RO,
	3,
	soc_DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL1_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b8c,
	SOC_REG_FLAG_RO,
	3,
	soc_DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_READ_FIFO_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b90,
	SOC_REG_FLAG_RO,
	3,
	soc_DDR_PHY_WORD_LANE_0_READ_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a38,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_N_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a38,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a34,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_P_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a34,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a10,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_W_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a10,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT1_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a40,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT1_R_N_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a40,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT1_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a3c,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT1_R_P_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a3c,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT1_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a14,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT1_W_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a14,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT2_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a48,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT2_R_N_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a48,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT2_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a44,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT2_R_P_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a44,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT2_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a18,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT2_W_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a18,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT3_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a50,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT3_R_N_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a50,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT3_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a4c,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT3_R_P_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a4c,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT3_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a1c,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT3_W_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a1c,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT4_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a58,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT4_R_N_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a58,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT4_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a54,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT4_R_P_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a54,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT4_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a20,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT4_W_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a20,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT5_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a60,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT5_R_N_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a60,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT5_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a5c,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT5_R_P_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a5c,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT5_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a24,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT5_W_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a24,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT6_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a68,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT6_R_N_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a68,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT6_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a64,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT6_R_P_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a64,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT6_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a28,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT6_W_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a28,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT7_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a70,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT7_R_N_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a70,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT7_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a6c,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT7_R_P_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a6c,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT7_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a2c,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT7_W_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a2c,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT_RD_ENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a74,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT_RD_EN_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a74,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_DM_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a30,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_DM_W_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a30,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a0c,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_R_N_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a0c,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a08,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_R_P_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a08,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a04,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_W_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a04,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT0_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ad8,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT0_R_N_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ad8,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT0_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ad4,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT0_R_P_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ad4,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT0_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ab0,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT0_W_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ab0,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT1_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ae0,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT1_R_N_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ae0,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT1_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010adc,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT1_R_P_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010adc,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT1_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ab4,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT1_W_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ab4,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT2_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ae8,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT2_R_N_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ae8,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT2_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ae4,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT2_R_P_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ae4,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT2_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ab8,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT2_W_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ab8,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT3_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010af0,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT3_R_N_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010af0,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT3_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010aec,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT3_R_P_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010aec,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT3_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010abc,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT3_W_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010abc,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT4_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010af8,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT4_R_N_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010af8,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT4_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010af4,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT4_R_P_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010af4,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT4_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ac0,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT4_W_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ac0,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT5_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b00,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT5_R_N_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b00,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT5_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010afc,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT5_R_P_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010afc,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT5_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ac4,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT5_W_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ac4,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT6_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b08,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT6_R_N_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b08,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT6_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b04,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT6_R_P_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b04,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT6_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ac8,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT6_W_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ac8,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT7_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b10,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT7_R_N_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b10,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT7_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b0c,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT7_R_P_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b0c,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT7_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010acc,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT7_W_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010acc,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT_RD_ENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b14,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_BIT_RD_EN_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010b14,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_DM_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ad0,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_DM_W_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ad0,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010aac,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_R_N_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010aac,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010aa8,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_R_P_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010aa8,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010aa4,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE1_W_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010aa4,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE_RD_ENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a00,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE_RD_EN_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010a00,
	0,
	6,
	soc_DDR_PHY_WORD_LANE_0_VDL_OVRIDE_BYTE0_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_0_WR_PREAMBLE_MODEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010bac,
	0,
	3,
	soc_DDR_PHY_ECC_LANE_WR_PREAMBLE_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_CLOCK_PAD_DISABLEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010da8,
	0,
	4,
	soc_DDR_PHY_WORD_LANE_0_CLOCK_PAD_DISABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_DRIVE_PAD_CTLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010da4,
	0,
	12,
	soc_DDR_PHY_ECC_LANE_DRIVE_PAD_CTLr_fields,
	SOC_RESET_VAL_DEC(0x00000402, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE0_BIT_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d34,
	0,
	5,
	soc_DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_BIT_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE0_BIT_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d30,
	0,
	5,
	soc_DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_BIT_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE0_BIT_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d3c,
	0,
	5,
	soc_DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_BIT_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE0_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d2c,
	0,
	4,
	soc_DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000101ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE0_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d28,
	0,
	4,
	soc_DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000101ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE0_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d38,
	0,
	4,
	soc_DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000101ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE1_BIT_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d54,
	0,
	5,
	soc_DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_BIT_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE1_BIT_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d50,
	0,
	5,
	soc_DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_BIT_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE1_BIT_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d5c,
	0,
	5,
	soc_DDR_PHY_WORD_LANE_0_DYN_VDL_OVRIDE_BYTE0_BIT_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE1_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d4c,
	0,
	4,
	soc_DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000101ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE1_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d48,
	0,
	4,
	soc_DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000101ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_DYN_VDL_OVRIDE_BYTE1_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d58,
	0,
	4,
	soc_DDR_PHY_ECC_LANE_DYN_VDL_OVRIDE_BYTE_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000101ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_IDLE_PAD_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010da0,
	0,
	24,
	soc_DDR_PHY_WORD_LANE_0_IDLE_PAD_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x005f2faa, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_PHYBIST_VDL_ADJr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010db0,
	0,
	5,
	soc_DDR_PHY_ECC_LANE_PHYBIST_VDL_ADJr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_READ_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d64,
	0,
	4,
	soc_DDR_PHY_ECC_LANE_READ_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_READ_DATA_DLYr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d60,
	0,
	2,
	soc_DDR_PHY_ECC_LANE_READ_DATA_DLYr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_READ_FIFO_CLEARr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d94,
	0,
	2,
	soc_DDR_PHY_ECC_LANE_READ_FIFO_CLEARr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL0_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d70,
	SOC_REG_FLAG_RO,
	3,
	soc_DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL0_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d74,
	SOC_REG_FLAG_RO,
	3,
	soc_DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL0_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d78,
	SOC_REG_FLAG_RO,
	3,
	soc_DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL0_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d7c,
	SOC_REG_FLAG_RO,
	3,
	soc_DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL1_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d80,
	SOC_REG_FLAG_RO,
	3,
	soc_DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL1_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d84,
	SOC_REG_FLAG_RO,
	3,
	soc_DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL1_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d88,
	SOC_REG_FLAG_RO,
	3,
	soc_DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_READ_FIFO_DATA_BL1_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d8c,
	SOC_REG_FLAG_RO,
	3,
	soc_DDR_PHY_WORD_LANE_0_READ_FIFO_DATA_BL0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_READ_FIFO_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d90,
	SOC_REG_FLAG_RO,
	3,
	soc_DDR_PHY_WORD_LANE_0_READ_FIFO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT0_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c38,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT0_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c34,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT0_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c10,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT1_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c40,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT1_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c3c,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT1_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c14,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT2_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c48,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT2_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c44,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT2_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c18,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT3_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c50,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT3_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c4c,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT3_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c1c,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT4_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c58,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT4_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c54,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT4_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c20,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT5_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c60,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT5_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c5c,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT5_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c24,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT6_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c68,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT6_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c64,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT6_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c28,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT7_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c70,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT7_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c6c,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT7_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c2c,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_BIT_RD_ENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c74,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_DM_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c30,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c0c,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c08,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE0_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c04,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT0_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010cd8,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT0_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010cd4,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT0_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010cb0,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT1_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ce0,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT1_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010cdc,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT1_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010cb4,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT2_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ce8,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT2_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ce4,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT2_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010cb8,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT3_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010cf0,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT3_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010cec,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT3_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010cbc,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT4_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010cf8,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT4_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010cf4,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT4_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010cc0,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT5_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d00,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT5_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010cfc,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT5_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010cc4,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT6_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d08,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT6_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d04,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT6_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010cc8,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT7_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d10,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT7_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d0c,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT7_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ccc,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_BIT_RD_ENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010d14,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_DM_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010cd0,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_R_Nr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010cac,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_R_Pr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ca8,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE1_Wr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010ca4,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_VDL_OVRIDE_BYTE_RD_ENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010c00,
	0,
	6,
	soc_DDR_PHY_ECC_LANE_VDL_OVRIDE_BYTE_BIT0_R_Nr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x800301ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_PHY_WORD_LANE_1_WR_PREAMBLE_MODEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18010dac,
	0,
	3,
	soc_DDR_PHY_ECC_LANE_WR_PREAMBLE_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_S1_IDM_ERROR_LOG_ADDR_LSBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810990c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_S1_IDM_ERROR_LOG_COMPLETEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18109904,
	SOC_REG_FLAG_RO,
	3,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_S1_IDM_ERROR_LOG_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18109900,
	0,
	7,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_S1_IDM_ERROR_LOG_FLAGSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810991c,
	SOC_REG_FLAG_RO,
	11,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_S1_IDM_ERROR_LOG_IDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18109914,
	SOC_REG_FLAG_RO,
	2,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_S1_IDM_ERROR_LOG_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18109908,
	SOC_REG_FLAG_RO,
	3,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_S1_IDM_INTERRUPT_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18109a00,
	SOC_REG_FLAG_RO,
	3,
	soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_S1_IDM_IO_CONTROL_DIRECTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18109408,
	0,
	13,
	soc_DDR_S1_IDM_IO_CONTROL_DIRECTr_fields,
	SOC_RESET_VAL_DEC(0x619010b9, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff3ffd, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_S1_IDM_IO_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18109500,
	SOC_REG_FLAG_RO,
	4,
	soc_DDR_S1_IDM_IO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_S1_IDM_RESET_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18109800,
	0,
	1,
	soc_DDR_S1_IDM_RESET_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_S1_IDM_RESET_READ_IDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18109808,
	SOC_REG_FLAG_RO,
	2,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_S1_IDM_RESET_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18109804,
	SOC_REG_FLAG_RO,
	5,
	soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_S1_IDM_RESET_WRITE_IDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810980c,
	SOC_REG_FLAG_RO,
	2,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_S2_IDM_ERROR_LOG_ADDR_LSBr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810a90c,
	SOC_REG_FLAG_RO,
	1,
	soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_S2_IDM_ERROR_LOG_COMPLETEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810a904,
	SOC_REG_FLAG_RO,
	3,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_S2_IDM_ERROR_LOG_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810a900,
	0,
	7,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_S2_IDM_ERROR_LOG_FLAGSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810a91c,
	SOC_REG_FLAG_RO,
	11,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_S2_IDM_ERROR_LOG_IDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810a914,
	SOC_REG_FLAG_RO,
	2,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_S2_IDM_ERROR_LOG_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810a908,
	SOC_REG_FLAG_RO,
	3,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_S2_IDM_INTERRUPT_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810aa00,
	SOC_REG_FLAG_RO,
	3,
	soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_S2_IDM_IO_CONTROL_DIRECTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810a408,
	0,
	13,
	soc_DDR_S2_IDM_IO_CONTROL_DIRECTr_fields,
	SOC_RESET_VAL_DEC(0x7c000014, 0x00000000)
	SOC_RESET_MASK_DEC(0xfe0000fc, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_S2_IDM_IO_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810a500,
	SOC_REG_FLAG_RO,
	1,
	soc_DDR_S2_IDM_IO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_S2_IDM_RESET_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810a800,
	0,
	1,
	soc_DDR_S1_IDM_RESET_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_S2_IDM_RESET_READ_IDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810a808,
	SOC_REG_FLAG_RO,
	2,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_S2_IDM_RESET_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810a804,
	SOC_REG_FLAG_RO,
	5,
	soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DDR_S2_IDM_RESET_WRITE_IDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1810a80c,
	SOC_REG_FLAG_RO,
	2,
	soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEBOUNCED_LINK_STATUSr */
	soc_block_list[88],
	soc_genreg,
	1,
	0x80024,
	SOC_REG_FLAG_RO,
	1,
	soc_DEBOUNCED_LINK_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_DEBOUNCED_LINK_STATUS_0r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x200a400,
	SOC_REG_FLAG_RO,
	1,
	soc_DEBOUNCED_LINK_STATUS_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_DEBOUNCED_LINK_STATUS_1r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x200a500,
	SOC_REG_FLAG_RO,
	1,
	soc_DEBOUNCED_LINK_STATUS_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEBOUNCED_LINK_STATUS_CHANGEr */
	soc_block_list[88],
	soc_genreg,
	1,
	0x80025,
	0,
	1,
	soc_DEBOUNCED_LINK_STATUS_CHANGEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_DEBOUNCED_LINK_STATUS_CHANGE_0r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x200a600,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_DEBOUNCED_LINK_STATUS_CHANGE_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_DEBOUNCED_LINK_STATUS_CHANGE_1r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x200a800,
	SOC_REG_FLAG_IGNORE_DEFAULT,
	1,
	soc_DEBOUNCED_LINK_STATUS_CHANGE_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEBOUNCED_LINK_STATUS_CHANGE_MASKr */
	soc_block_list[88],
	soc_genreg,
	1,
	0x80026,
	0,
	1,
	soc_DEBOUNCED_LINK_STATUS_CHANGE_MASKr_fields,
	SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_DEBOUNCED_LINK_STATUS_CHANGE_MASK_0r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x200a700,
	0,
	1,
	soc_DEBOUNCED_LINK_STATUS_CHANGE_MASK_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_DEBOUNCED_LINK_STATUS_CHANGE_MASK_1r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x200a900,
	0,
	1,
	soc_DEBOUNCED_LINK_STATUS_CHANGE_MASK_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEBOUNCED_LINK_STATUS_STICKYr */
	soc_block_list[88],
	soc_genreg,
	1,
	0x80027,
	SOC_REG_FLAG_RO,
	1,
	soc_DEBOUNCED_LINK_STATUS_STICKYr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_DEBOUNCED_LINK_STATUS_STICKY_0r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x200aa00,
	SOC_REG_FLAG_RO,
	1,
	soc_DEBOUNCED_LINK_STATUS_STICKY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_DEBOUNCED_LINK_STATUS_STICKY_1r */
	soc_block_list[97],
	soc_genreg,
	1,
	0x200ab00,
	SOC_REG_FLAG_RO,
	1,
	soc_DEBOUNCED_LINK_STATUS_STICKY_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_DEBUG0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd080002,
	0,
	2,
	soc_DEBUG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_DEBUG1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd080003,
	0,
	2,
	soc_DEBUG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEBUG10r */
	soc_block_list[89],
	soc_genreg,
	1,
	0x8002f,
	0,
	23,
	soc_DEBUG10r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEBUG20r */
	soc_block_list[89],
	soc_genreg,
	1,
	0x80030,
	0,
	23,
	soc_DEBUG20r_fields,
	SOC_RESET_VAL_DEC(0x007fffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_DEBUG0_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd080003,
	0,
	2,
	soc_DEBUG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DEBUG0_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x36000300,
	0,
	5,
	soc_DEBUG0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_DEBUG0_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd080003,
	0,
	3,
	soc_DEBUG0_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DEBUG0_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd080003,
	0,
	5,
	soc_DEBUG0_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_DEBUG0_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x36000300,
	0,
	2,
	soc_DEBUG0_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEBUG0_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd080003,
	0,
	2,
	soc_DEBUG0_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEBUG0_EXTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd080011,
	0,
	3,
	soc_DEBUG0_EXTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEBUG0_EXT_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x36001100,
	0,
	2,
	soc_DEBUG0_EXT_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEBUG0_INTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd080003,
	0,
	3,
	soc_DEBUG0_EXTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEBUG0_INT_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x36000300,
	0,
	2,
	soc_DEBUG0_EXT_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_DEBUG1_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd080004,
	0,
	2,
	soc_DEBUG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DEBUG1_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x36000400,
	0,
	5,
	soc_DEBUG1_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_DEBUG1_BCM56820_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd080004,
	0,
	3,
	soc_DEBUG1_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DEBUG1_BCM56840_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd080004,
	0,
	5,
	soc_DEBUG1_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_DEBUG1_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x36000400,
	0,
	2,
	soc_DEBUG1_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEBUG1_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd080004,
	0,
	2,
	soc_DEBUG1_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEBUG1_EXTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd080012,
	0,
	3,
	soc_DEBUG1_EXTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEBUG1_EXT_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x36001200,
	0,
	2,
	soc_DEBUG1_EXT_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEBUG1_INTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xd080004,
	0,
	3,
	soc_DEBUG1_EXTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEBUG1_INT_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x36000400,
	0,
	2,
	soc_DEBUG1_EXT_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DEBUGCONTROLSr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x9d0,
	0,
	5,
	soc_DEBUGCONTROLSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000033f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEBUGRAM_ECC_STATUSr */
	soc_block_list[89],
	soc_genreg,
	1,
	0x8002a,
	0,
	1,
	soc_DEBUGRAM_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEBUG_CAPTURE_ECC_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x80801be,
	0,
	1,
	soc_EP_STATS_CTRL_ECC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEBUG_COLOR_STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080046,
	0,
	30,
	soc_DEBUG_COLOR_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
    { /* SOC_REG_INT_DEBUG_COMP_CLKEN_RST_CONTROLr */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7006024,
	0,
	9,
	soc_DEBUG_COMP_CLKEN_RST_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEBUG_COMP_CLKEN_RST_CONTROL_BCM56440_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7006024,
	0,
	9,
	soc_DEBUG_COMP_CLKEN_RST_CONTROL_BCM56440_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_DEBUG_COMP_CLKEN_RST_CONTROL_BCM88030_A0r */
	soc_block_list[0],
	soc_mcsreg,
	1,
	0x7006024,
	0,
	9,
	soc_DEBUG_COMP_CLKEN_RST_CONTROL_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEBUG_ENQ_DROP_COSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xc08000e,
	0,
	20,
	soc_DEBUG_ENQ_DROP_COSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEBUG_ENQ_DROP_PGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xc08000f,
	0,
	16,
	soc_DEBUG_ENQ_DROP_PGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEBUG_ENQ_DROP_SOURCEr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xc08000d,
	0,
	7,
	soc_DEBUG_ENQ_DROP_SOURCEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEBUG_HOL_STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080045,
	0,
	18,
	soc_DEBUG_HOL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEBUG_MEM_DCM_CONTROLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xf0800f0,
	0,
	14,
	soc_DEBUG_MEM_DCM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEBUG_PG_COUNT_STATUS0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20801fd,
	SOC_REG_FLAG_RO,
	8,
	soc_DEBUG_PG_COUNT_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEBUG_PG_COUNT_STATUS1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20801fe,
	SOC_REG_FLAG_RO,
	4,
	soc_DEBUG_PG_COUNT_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEBUG_PORT_COUNT_STATUS0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20801fb,
	SOC_REG_FLAG_RO,
	5,
	soc_DEBUG_PORT_COUNT_STATUS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEBUG_PORT_COUNT_STATUS1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20801fc,
	SOC_REG_FLAG_RO,
	3,
	soc_DEBUG_PORT_COUNT_STATUS1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEBUG_PORT_SELECTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080047,
	0,
	1,
	soc_DEBUG_PORT_SELECTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEBUG_PORT_SHARED_STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080042,
	SOC_REG_FLAG_RO,
	1,
	soc_DEBUG_PORT_SHARED_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEBUG_QUEUE_MIN_STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080043,
	SOC_REG_FLAG_RO,
	2,
	soc_DEBUG_QUEUE_MIN_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEBUG_QUEUE_SHARED_STATUSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080044,
	SOC_REG_FLAG_RO,
	2,
	soc_DEBUG_QUEUE_MIN_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEBUG_THDI_ERRORr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20801f9,
	0,
	32,
	soc_DEBUG_THDI_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEBUG_THDI_ERROR_MASKr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20801fa,
	0,
	32,
	soc_DEBUG_THDI_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEBUG_THDO_ERRORr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080040,
	0,
	8,
	soc_DEBUG_THDO_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEBUG_THDO_ERROR_MASKr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x3080041,
	0,
	8,
	soc_DEBUG_THDO_ERROR_MASKr_fields,
	SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_DEBUG_TOQ_QEN_ACCOUNT_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080026,
	SOC_REG_FLAG_RO,
	2,
	soc_DEBUG_TOQ_QEN_ACCOUNT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_REG_INT_DEBUG_TOQ_QEN_ACCOUNT_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080027,
	SOC_REG_FLAG_RO,
	2,
	soc_DEBUG_TOQ_QEN_ACCOUNT_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEBUG_TOQ_QEN_ACCOUNT_0_BCM56440_B0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080027,
	SOC_REG_FLAG_RO,
	2,
	soc_DEBUG_TOQ_QEN_ACCOUNT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEBUG_TOQ_QEN_ACCOUNT_0_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x12003700,
	SOC_REG_FLAG_RO,
	2,
	soc_DEBUG_TOQ_QEN_ACCOUNT_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEBUG_TOQ_QEN_ACCOUNT_1_BCM56440_B0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x4080028,
	SOC_REG_FLAG_RO,
	2,
	soc_DEBUG_TOQ_QEN_ACCOUNT_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEBUG_TOQ_QEN_ACCOUNT_1_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x12003800,
	SOC_REG_FLAG_RO,
	2,
	soc_DEBUG_TOQ_QEN_ACCOUNT_1_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEBUG_TOQ_QUEUE_STATEr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x12003900,
	SOC_REG_FLAG_RO,
	3,
	soc_DEBUG_TOQ_QUEUE_STATEr_fields,
	SOC_RESET_VAL_DEC(0x001fe000, 0x00000000)
	SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DEFAULTSEMINDEXr */
	soc_block_list[57],
	soc_genreg,
	1,
	0x3ac3,
	0,
	1,
	soc_DEFAULTSEMINDEXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_DEFERAL_QUEUE_DEBUGr */
	soc_block_list[28],
	soc_genreg,
	1,
	0x80013,
	0,
	1,
	soc_AGING_CTR_MEM_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DELETEDPACKETCOUNTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x55e,
	0,
	2,
	soc_DELETEDPACKETCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DELQUEUENUMBERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x340,
	0,
	3,
	soc_DELQUEUENUMBERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DEQCMDBYTECOUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x3dc,
	0,
	2,
	soc_DEQCMDBYTECOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DEQCMDCOUNTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x3dd,
	0,
	2,
	soc_DEQCMDCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DEQCMDTIMEOUTQUEUENUMr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x343,
	0,
	1,
	soc_DEQCMDTIMEOUTQUEUENUMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DEQCOMMANDTIMEOUTCONFIGURATIONr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x31b,
	0,
	1,
	soc_DEQCOMMANDTIMEOUTCONFIGURATIONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DEQUEUEBYTECOUNTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x572,
	0,
	2,
	soc_DEQUEUEBYTECOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DEQUEUEPACKETCOUNTERr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x55c,
	0,
	2,
	soc_DEQUEUEPACKETCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEQ_AGED_PKT_CNTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080002,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_AGED_PKT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_DEQ_AGINGMASKr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x5000003,
	0,
	1,
	soc_DEQ_AGINGMASKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_DEQ_AGINGMASK_64r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x5000003,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_DEQ_AGINGMASK_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DEQ_AGINGMASK_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x14000600,
	0,
	1,
	soc_DEQ_AGINGMASK_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	59,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_DEQ_AGINGMASK_BCM56820_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x5000003,
	0,
	1,
	soc_DEQ_AGINGMASK_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	10,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DEQ_AGINGMASK_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x5000005,
	0,
	1,
	soc_DEQ_AGINGMASK_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	39,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEQ_AGINGMASK_BCM88732_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x5000000,
	0,
	1,
	soc_DEQ_AGINGMASK_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	50,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_DEQ_AGINGMASK_CPU_PORTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080004,
	0,
	1,
	soc_DEQ_AGINGMASK_CPU_PORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DEQ_AGINGMASK_CPU_PORT_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080003,
	0,
	1,
	soc_DEQ_AGINGMASK_CPU_PORT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DEQ_AGINGMASK_CPU_PORT_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080004,
	0,
	1,
	soc_DEQ_AGINGMASK_CPU_PORT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DEQ_AGINGMASK_CPU_PORT_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16000500,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_DEQ_AGINGMASK_CPU_PORT_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEQ_AGINGMASK_CPU_PORT_BCM88732_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080001,
	0,
	1,
	soc_DEQ_AGINGMASK_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DEQ_AGINGMASK_RDEr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16000800,
	0,
	1,
	soc_DEQ_AGINGMASK_RDEr_fields,
	SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DEQ_AGINGMASK_UCQ_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001000,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_DEQ_AGINGMASK_UCQ_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DEQ_AGINGMASK_UCQ_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001100,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_DEQ_AGINGMASK_UCQ_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DEQ_AGINGMASK_UCQ_2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001200,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_DEQ_AGINGMASK_UCQ_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DEQ_AGINGMASK_UCQ_3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001300,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_DEQ_AGINGMASK_UCQ_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DEQ_AGINGMASK_UCQ_4r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001400,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_DEQ_AGINGMASK_UCQ_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DEQ_AGINGMASK_UCQ_5r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001500,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_DEQ_AGINGMASK_UCQ_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DEQ_AGINGMASK_UCQ_6r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001600,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_DEQ_AGINGMASK_UCQ_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DEQ_AGINGMASK_UCQ_7r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001700,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_DEQ_AGINGMASK_UCQ_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DEQ_AGINGMASK_UCQ_8r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001800,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_DEQ_AGINGMASK_UCQ_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DEQ_AGINGMASK_UCQ_9r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001900,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_DEQ_AGINGMASK_UCQ_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DEQ_AGINGMASK_UCQ_10r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001a00,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_DEQ_AGINGMASK_UCQ_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DEQ_AGINGMASK_UCQ_11r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001b00,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_DEQ_AGINGMASK_UCQ_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DEQ_AGINGMASK_UCQ_12r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001c00,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_DEQ_AGINGMASK_UCQ_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DEQ_AGINGMASK_UCQ_13r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001d00,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_DEQ_AGINGMASK_UCQ_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DEQ_AGINGMASK_UCQ_14r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001e00,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_DEQ_AGINGMASK_UCQ_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DEQ_AGINGMASK_UCQ_15r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001f00,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_DEQ_AGINGMASK_UCQ_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_AGING_MASK_LOOKUP_TABLE_MEMORY_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080013,
	0,
	1,
	soc_ESEC_SA_TABLE_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_AGING_MASK_LOOKUP_TABLE_MEMORY_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001300,
	0,
	1,
	soc_PR_ICC_LOOKUP_CORE_TCAM_ECC_RAM_MEM_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x508002a,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16003300,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_DEQ_BYPASSMMUr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080018,
	0,
	1,
	soc_DEQ_BYPASSMMUr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_DEQ_CBPERRPTRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080000,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_CBPERRPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_DEQ_CBPERRPTR_BCM56624_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080000,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_CBPERRPTR_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_CCBE_CONTROL_DATA_REPLICATION_ERROR_CODE_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16002f00,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_CCBE_CONTROL_DATA_REPLICATION_ERROR_CODE_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_CCBE_TRACE_IF_CAPT_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16003f00,
	SOC_REG_FLAG_RO,
	12,
	soc_DEQ_CCBE_TRACE_IF_CAPT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_CCBE_TRACE_IF_CAPT_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16004000,
	SOC_REG_FLAG_RO,
	4,
	soc_DEQ_CCBE_TRACE_IF_CAPT_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_CCBE_TRACE_IF_CONTROLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16003900,
	0,
	3,
	soc_CO_TRACE_IF_OCM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_CCBE_TRACE_IF_COUNTERr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16003a00,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_CCBE_TRACE_IF_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_CCBE_TRACE_IF_MASK_FIELD_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16003d00,
	0,
	12,
	soc_DEQ_CCBE_TRACE_IF_MASK_FIELD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_CCBE_TRACE_IF_MASK_FIELD_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16003e00,
	0,
	4,
	soc_DEQ_CCBE_TRACE_IF_MASK_FIELD_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_CCBE_TRACE_IF_VALUE_FIELD_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16003b00,
	0,
	12,
	soc_DEQ_CCBE_TRACE_IF_VALUE_FIELD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_CCBE_TRACE_IF_VALUE_FIELD_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16003c00,
	0,
	4,
	soc_DEQ_CCBE_TRACE_IF_VALUE_FIELD_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_CCPE_FIFO_CFGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080002,
	0,
	2,
	soc_DEQ_CCPE_FIFO_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000088, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_CELL_CLASSIFICATION_EXT_ERROR_CODE_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16002e00,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_CCBE_CONTROL_DATA_REPLICATION_ERROR_CODE_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_CELL_CLASSIFICATION_INT_ERROR_CODE_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16002d00,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_CCBE_CONTROL_DATA_REPLICATION_ERROR_CODE_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_CELL_RECONSTRUCTION_32B_RESIDUAL_BUFFER_MEMORY_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001f00,
	0,
	1,
	soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_CELL_REP_BUFFER_WATERMARK_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080008,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_CELL_REP_BUFFER_WATERMARK_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_CELL_REP_BUFFER_WATERMARK_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16000800,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_CELL_REP_BUFFER_WATERMARK_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_CFGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16000000,
	0,
	1,
	soc_DEQ_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEQ_DEBUG0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080005,
	0,
	4,
	soc_DEQ_DEBUG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEQ_DEBUG1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080006,
	SOC_REG_FLAG_RO,
	3,
	soc_DEQ_DEBUG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_ECC_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x508001d,
	0,
	15,
	soc_DEQ_ECC_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00002a95, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_ECC_DEBUG_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16002100,
	0,
	11,
	soc_DEQ_ECC_DEBUG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_ECC_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16002000,
	0,
	24,
	soc_DEQ_ECC_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00555555, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_EFIFO_AGING_WRED_MEMORY_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080014,
	0,
	2,
	soc_DEQ_EFIFO_AGING_WRED_MEMORY_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_EFIFO_CCBE_CONTROL_DATA_MEMORY_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080015,
	0,
	2,
	soc_DEQ_EFIFO_AGING_WRED_MEMORY_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_EFIFO_CCBE_CONTROL_DATA_MEMORY_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001400,
	0,
	1,
	soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_0_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080016,
	0,
	2,
	soc_DEQ_EFIFO_AGING_WRED_MEMORY_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_0_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001500,
	0,
	1,
	soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_1_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080018,
	0,
	2,
	soc_DEQ_EFIFO_AGING_WRED_MEMORY_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_1_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001700,
	0,
	1,
	soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_2_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080019,
	0,
	2,
	soc_DEQ_EFIFO_AGING_WRED_MEMORY_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_2_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001800,
	0,
	1,
	soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_3_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x508001a,
	0,
	2,
	soc_DEQ_EFIFO_AGING_WRED_MEMORY_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_3_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001900,
	0,
	1,
	soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_4_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x508001b,
	0,
	2,
	soc_DEQ_EFIFO_AGING_WRED_MEMORY_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_4_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001a00,
	0,
	1,
	soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_5_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x508001c,
	0,
	2,
	soc_DEQ_EFIFO_AGING_WRED_MEMORY_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_5_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001b00,
	0,
	1,
	soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_EFIFO_CFGr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x5000000,
	0,
	3,
	soc_DEQ_EFIFO_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	55,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_EFIFO_CFG_BCM56450_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x14000100,
	0,
	5,
	soc_DEQ_EFIFO_CFG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x80000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	76,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_EFIFO_CFG_COMPLETEr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080003,
	0,
	1,
	soc_DEQ_EFIFO_CFG_COMPLETEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_EFIFO_CFG_COMPLETE_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16000300,
	0,
	1,
	soc_DEQ_EFIFO_CFG_COMPLETE_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_EFIFO_EMPTY_FULL_STATUS_DEBUGr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x5000006,
	SOC_REG_FLAG_RO,
	2,
	soc_DEQ_EFIFO_EMPTY_FULL_STATUS_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	55,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_EFIFO_EMPTY_FULL_STATUS_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x14000600,
	SOC_REG_FLAG_RO,
	2,
	soc_DEQ_EFIFO_EMPTY_FULL_STATUS_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	76,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_EFIFO_STATUS_DEBUGr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x5000005,
	SOC_REG_FLAG_RO,
	4,
	soc_DEQ_EFIFO_STATUS_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	55,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_EFIFO_STATUS_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x14000500,
	SOC_REG_FLAG_RO,
	4,
	soc_DEQ_EFIFO_STATUS_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
	-1,
	76,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_EFIFO_WATERMARK_DEBUGr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x5000007,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_EFIFO_WATERMARK_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	55,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_EFIFO_WATERMARK_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x14000700,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_EFIFO_WATERMARK_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	76,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_ECC_STATUS_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x508002b,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_ECC_STATUS_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_ECC_STATUS_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x508002c,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_ECC_STATUS_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_ECC_STATUS_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16003400,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_ECC_STATUS_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_EGRESS_FIFO_OVERFLOW_ERROR_PORT_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080027,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_EGRESS_FIFO_OVERFLOW_ERROR_PORT_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_EGRESS_FIFO_OVERFLOW_ERROR_PORT_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16003000,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_EGRESS_FIFO_OVERFLOW_ERROR_PORT_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_EGRESS_FIFO_UNDERRUN_ERROR_PORT_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080028,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_EGRESS_FIFO_UNDERRUN_ERROR_PORT_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_EGRESS_FIFO_UNDERRUN_ERROR_PORT_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16003100,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_EGRESS_FIFO_UNDERRUN_ERROR_PORT_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_EP_REDIRECT_BUFFER_ECC_STATUS_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16003700,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_ECC_STATUS_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_EP_REDIRECT_BUFFER_MEMORY_0_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001c00,
	0,
	1,
	soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_EP_REDIRECT_BUFFER_MEMORY_1_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001d00,
	0,
	1,
	soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_EP_REDIRECT_BUFFER_MEMORY_2_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001e00,
	0,
	1,
	soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_ERRORr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x508001e,
	SOC_REG_FLAG_RO,
	4,
	soc_DEQ_ERRORr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_ERROR_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x508001f,
	0,
	6,
	soc_DEQ_ERROR_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_ERROR_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080021,
	0,
	4,
	soc_DEQ_ERROR_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_ERROR_2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080023,
	0,
	32,
	soc_DEQ_ERROR_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_ERROR_3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080025,
	0,
	18,
	soc_DEQ_ERROR_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_ERROR_4r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16002b00,
	0,
	2,
	soc_DEQ_ERROR_4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_ERROR_0_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16002300,
	0,
	12,
	soc_DEQ_ERROR_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_ERROR_1_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16002500,
	0,
	10,
	soc_DEQ_ERROR_1_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_ERROR_2_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16002700,
	0,
	32,
	soc_DEQ_ERROR_2_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_ERROR_3_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16002900,
	0,
	32,
	soc_DEQ_ERROR_3_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_ERROR_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16002200,
	SOC_REG_FLAG_RO,
	5,
	soc_DEQ_ERROR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_ERROR_MASK_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080020,
	0,
	6,
	soc_DEQ_ERROR_MASK_0r_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_ERROR_MASK_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080022,
	0,
	4,
	soc_DEQ_ERROR_MASK_1r_fields,
	SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_ERROR_MASK_2r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080024,
	0,
	32,
	soc_DEQ_ERROR_MASK_2r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_ERROR_MASK_3r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080026,
	0,
	18,
	soc_DEQ_ERROR_MASK_3r_fields,
	SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_ERROR_MASK_4r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16002c00,
	0,
	2,
	soc_DEQ_ERROR_MASK_4r_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_ERROR_MASK_0_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16002400,
	0,
	12,
	soc_DEQ_ERROR_MASK_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_ERROR_MASK_1_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16002600,
	0,
	10,
	soc_DEQ_ERROR_MASK_1_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_ERROR_MASK_2_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16002800,
	0,
	32,
	soc_DEQ_ERROR_MASK_2_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_ERROR_MASK_3_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16002a00,
	0,
	32,
	soc_DEQ_ERROR_MASK_3_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080011,
	0,
	1,
	soc_CFAP_ECC_1B_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_GLOBAL_1B_ECC_ERROR_COUNT_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001100,
	0,
	1,
	soc_CFAP_ECC_1B_COUNTER_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080012,
	0,
	1,
	soc_CFAP_ECC_1B_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_GLOBAL_2B_ECC_ERROR_COUNT_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001200,
	0,
	1,
	soc_CFAP_ECC_1B_COUNTER_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_GLOBAL_CELL_COUNT_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080010,
	0,
	1,
	soc_RB_DEBUG_ERESP_PCKT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_GLOBAL_CELL_COUNT_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001000,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_GLOBAL_PKT_AGED_COUNT_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x508000d,
	0,
	1,
	soc_RB_DEBUG_ERESP_PCKT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_GLOBAL_PKT_AGED_COUNT_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16000d00,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_GLOBAL_PKT_AGED_MARKED_COUNT_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x508000f,
	0,
	1,
	soc_RB_DEBUG_ERESP_PCKT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_GLOBAL_PKT_AGED_MARKED_COUNT_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16000f00,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_GLOBAL_PKT_COUNT_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x508000c,
	0,
	1,
	soc_RB_DEBUG_ERESP_PCKT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_GLOBAL_PKT_COUNT_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16000c00,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_GLOBAL_PKT_MARKED_COUNT_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x508000e,
	0,
	1,
	soc_RB_DEBUG_ERESP_PCKT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_GLOBAL_PKT_MARKED_COUNT_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16000e00,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_GLOBAL_RD_REQ_RSP_COUNT_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x508000b,
	0,
	1,
	soc_RB_DEBUG_ERESP_PCKT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_GLOBAL_RD_REQ_RSP_COUNT_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16000b00,
	0,
	1,
	soc_CI_DEBUG_BANK0_READr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_DEQ_LENGTHERRPTRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080005,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_LENGTHERRPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEQ_MARKED_PKT_CNTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080003,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_AGED_PKT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_DEQ_MEMDEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16000100,
	0,
	8,
	soc_DEQ_MEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DEQ_MEMDEBUG0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080006,
	0,
	5,
	soc_DEQ_MEMDEBUG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DEQ_MEMDEBUG1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080007,
	0,
	5,
	soc_DEQ_MEMDEBUG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_MISCELLANEOUS_CFG_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x508000a,
	0,
	1,
	soc_DEQ_MISCELLANEOUS_CFG_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_MISCELLANEOUS_CFG_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16000a00,
	0,
	1,
	soc_DEQ_MISCELLANEOUS_CFG_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DEQ_MPBERRPTRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080002,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_MPBERRPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DEQ_MPBERRPTR_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16000200,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_MPBERRPTR_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_OPQ_CELL_INFO_ECC_STATUS_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16003800,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_OPQ_CELL_INFO_ECC_STATUS_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_DEQ_PKTHDR0ERRPTRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080001,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_PKTHDR0ERRPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_DEQ_PKTHDR0ERRPTR_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080001,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_PKTHDR0ERRPTR_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_DEQ_PKTHDR2ERRPTRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080004,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_PKTHDR2ERRPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_DEQ_PKTHDR2ERRPTR_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080004,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_PKTHDR2ERRPTR_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_DEQ_PKTHDRCPUERRPTRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080002,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_PKTHDR0ERRPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_DEQ_PKTHDRCPUERRPTR_BCM56334_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080002,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_PKTHDR0ERRPTR_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DEQ_PKTHDRERRPTRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080001,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_PKTHDRERRPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DEQ_PKTHDRERRPTR_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16000100,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_PKTHDRERRPTR_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_EXT_ECC_STATUS_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x508002e,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_EXT_ECC_STATUS_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_INT_ECC_STATUS_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x508002d,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_EXT_ECC_STATUS_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_PST_EGRESS_FIFO_ECC_VERIFICATION_EXT_ECC_STATUS_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16003600,
	SOC_REG_FLAG_RO,
	12,
	soc_DEQ_PST_EGRESS_FIFO_ECC_VERIFICATION_EXT_ECC_STATUS_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_PST_EGRESS_FIFO_ECC_VERIFICATION_INT_ECC_STATUS_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16003500,
	SOC_REG_FLAG_RO,
	12,
	soc_DEQ_PST_EGRESS_FIFO_ECC_VERIFICATION_EXT_ECC_STATUS_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DEQ_PURGE_PKT_CNTr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080004,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_PURGE_PKT_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DEQ_QCN_LB_COSr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16000900,
	0,
	1,
	soc_DEQ_QCN_LB_COSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_DEQ_QCN_LB_COS_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16000000,
	0,
	1,
	soc_DEQ_QCN_LB_COSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DEQ_RDEDESCPERRPTRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16000300,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_RDEDESCPERRPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_DEQ_RDEHDRERRPTRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080005,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_RDEHDRERRPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_RDE_TRACE_IF_CAPT_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16004700,
	SOC_REG_FLAG_RO,
	8,
	soc_DEQ_RDE_TRACE_IF_CAPT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_RDE_TRACE_IF_CAPT_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16004800,
	SOC_REG_FLAG_RO,
	3,
	soc_DEQ_RDE_TRACE_IF_CAPT_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_RDE_TRACE_IF_CONTROLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16004100,
	0,
	3,
	soc_CO_TRACE_IF_OCM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_RDE_TRACE_IF_COUNTERr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16004200,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_CCBE_TRACE_IF_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_RDE_TRACE_IF_MASK_FIELD_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16004400,
	0,
	8,
	soc_DEQ_RDE_TRACE_IF_MASK_FIELD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_RDE_TRACE_IF_MASK_FIELD_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16004600,
	0,
	3,
	soc_DEQ_RDE_TRACE_IF_MASK_FIELD_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_RDE_TRACE_IF_VALUE_FIELD_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16004300,
	0,
	8,
	soc_DEQ_RDE_TRACE_IF_VALUE_FIELD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_RDE_TRACE_IF_VALUE_FIELD_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16004500,
	0,
	3,
	soc_DEQ_RDE_TRACE_IF_VALUE_FIELD_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_RD_CTRL_CELL_REP_INFO_BUFFER_MEMORY_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080017,
	0,
	2,
	soc_DEQ_EFIFO_AGING_WRED_MEMORY_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_RD_CTRL_CELL_REP_INFO_BUFFER_MEMORY_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16001600,
	0,
	1,
	soc_TMB_KEYBUFFER_TM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_RD_CTRL_EXT_CELL_REP_INFO_BUFFER_CFGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080001,
	0,
	1,
	soc_DEQ_RD_CTRL_EXT_CELL_REP_INFO_BUFFER_CFGr_fields,
	SOC_RESET_VAL_DEC(0x00000170, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_RD_CTRL_EXT_CELL_REP_INFO_BUFFER_CFG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16000200,
	0,
	1,
	soc_DEQ_RD_CTRL_EXT_CELL_REP_INFO_BUFFER_CFG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000170, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_RD_CTRL_RD_REQ_LATENCY_WATERMARK_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080009,
	SOC_REG_FLAG_RO,
	2,
	soc_DEQ_RD_CTRL_RD_REQ_LATENCY_WATERMARK_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_RD_CTRL_RD_REQ_LATENCY_WATERMARK_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16000900,
	SOC_REG_FLAG_RO,
	2,
	soc_DEQ_RD_CTRL_RD_REQ_LATENCY_WATERMARK_DEBUG_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DEQ_REPLISTERRPTRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16000400,
	SOC_REG_FLAG_RO,
	2,
	soc_DEQ_REPLISTERRPTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DEQ_SMERRPTRr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16000700,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_PKTHDRERRPTR_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_DEQ_SPAREr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x508001b,
	0,
	1,
	soc_DEQ_SPAREr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_STATUS_DEBUGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080029,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_STATUS_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_STATUS_DEBUG_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16003200,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_OPQ_CELL_INFO_ECC_STATUS_DEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_TOQ_CREDIT_INITIALIZATION_COMPLETEr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080004,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_TOQ_CREDIT_INITIALIZATION_COMPLETEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEQ_TOQ_CREDIT_INITIALIZATION_COMPLETE_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x16000400,
	SOC_REG_FLAG_RO,
	1,
	soc_DEQ_TOQ_CREDIT_INITIALIZATION_COMPLETE_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_TRACE_IF_CAPT_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080035,
	SOC_REG_FLAG_RO,
	10,
	soc_DEQ_TRACE_IF_CAPT_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_TRACE_IF_CAPT_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080036,
	SOC_REG_FLAG_RO,
	4,
	soc_DEQ_TRACE_IF_CAPT_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_TRACE_IF_CONTROLr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x508002f,
	0,
	3,
	soc_EP_TRACE_IF_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_TRACE_IF_COUNTERr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080030,
	SOC_REG_FLAG_RO,
	1,
	soc_TRACE_IF_DEQ_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_TRACE_IF_MASK_FIELD_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080033,
	0,
	10,
	soc_DEQ_TRACE_IF_MASK_FIELD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_TRACE_IF_MASK_FIELD_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080034,
	0,
	4,
	soc_DEQ_TRACE_IF_MASK_FIELD_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_TRACE_IF_VALUE_FIELD_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080031,
	0,
	10,
	soc_DEQ_TRACE_IF_VALUE_FIELD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEQ_TRACE_IF_VALUE_FIELD_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x5080032,
	0,
	4,
	soc_DEQ_TRACE_IF_VALUE_FIELD_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DESCCELLCOUNTERr */
	soc_block_list[59],
	soc_genreg,
	1,
	0x2c64,
	0,
	2,
	soc_DESCCELLCOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEST_PORT_CFG_0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xc080007,
	0,
	1,
	soc_DEST_PORT_CFG_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DEST_PORT_CFG_1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xc080008,
	0,
	1,
	soc_DEST_PORT_CFG_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEST_PORT_CFG_0_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x32000d00,
	0,
	1,
	soc_DEST_PORT_CFG_0_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEST_PORT_CFG_1_BCM56450_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x32000e00,
	0,
	1,
	soc_DEST_PORT_CFG_1_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DETODPMAPr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x60f6,
	0,
	3,
	soc_DETODPMAPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6011700,
	0,
	1,
	soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6011800,
	0,
	3,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6011900,
	0,
	3,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DIAG_LOOPBACK_CNT0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080040,
	SOC_REG_FLAG_RO,
	1,
	soc_DIAG_LOOPBACK_CNT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DIAG_LOOPBACK_CNT1r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080041,
	SOC_REG_FLAG_RO,
	1,
	soc_DIAG_LOOPBACK_CNT0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DISABLEECCr */
	soc_block_list[55],
	soc_genreg,
	1,
	0x844,
	0,
	1,
	soc_DISABLEECCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DISABLEMCIr */
	soc_block_list[46],
	soc_genreg,
	1,
	0x5955,
	0,
	3,
	soc_DISABLEMCIr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DISCARDEDOCTETS0CNTr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x29a8,
	0,
	1,
	soc_DISCARDEDOCTETS0CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DISCARDEDOCTETS1CNTr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x29b0,
	0,
	1,
	soc_DISCARDEDOCTETS1CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DISCARDEDOCTETS2CNTr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x29b8,
	0,
	1,
	soc_DISCARDEDOCTETS2CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DISCARDEDOCTETS3CNTr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x29c0,
	0,
	1,
	soc_DISCARDEDOCTETS3CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DISCARDEDPACKETS0CNTr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x29a4,
	0,
	1,
	soc_DISCARDEDPACKETS0CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DISCARDEDPACKETS1CNTr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x29ac,
	0,
	1,
	soc_DISCARDEDPACKETS1CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DISCARDEDPACKETS2CNTr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x29b4,
	0,
	1,
	soc_DISCARDEDPACKETS2CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DISCARDEDPACKETS3CNTr */
	soc_block_list[47],
	soc_genreg,
	1,
	0x29bc,
	0,
	1,
	soc_DISCARDEDPACKETS3CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_DLB_ECMP_CLEAR_METRIC_STATE_64r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x37fc0600,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_DLB_ECMP_CLEAR_METRIC_STATE_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_DLB_ECMP_CURRENT_TIMEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x37fc0300,
	0,
	1,
	soc_DLB_ECMP_CURRENT_TIMEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_DLB_ECMP_EOP_BUFFERr */
	soc_block_list[6],
	soc_portreg,
	1,
	0x35fc0400,
	0,
	2,
	soc_DLB_ECMP_EOP_BUFFERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_DLB_ECMP_FLOWSET_PDA_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x37fc0900,
	0,
	4,
	soc_DLB_ECMP_FLOWSET_PDA_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_DLB_ECMP_MEMBER_HW_STATE_64r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x37fc0000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_DLB_ECMP_MEMBER_HW_STATE_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_DLB_ECMP_PLA_QUALITY_MEASURE_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x37fc0500,
	0,
	4,
	soc_DLB_ECMP_PLA_QUALITY_MEASURE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_DLB_ECMP_QUALITY_MEASURE_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x37fc0100,
	0,
	5,
	soc_DLB_ECMP_QUALITY_MEASURE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_DLB_ECMP_RAM_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x37fc0800,
	0,
	2,
	soc_DLB_ECMP_RAM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_DLB_ECMP_RANDOM_SELECTION_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x37fc0200,
	0,
	1,
	soc_DLB_ECMP_RANDOM_SELECTION_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_DLB_ECMP_REFRESH_INDEXr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x37fc0700,
	0,
	1,
	soc_DLB_ECMP_REFRESH_INDEXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_DLB_ECMP_SER_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x37fc0a00,
	0,
	2,
	soc_DLB_ECMP_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DLB_HGT_CURRENT_TIMEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080607,
	SOC_REG_FLAG_RO,
	1,
	soc_DLB_HGT_CURRENT_TIMEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DLB_HGT_CURRENT_TIME_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3bfe0100,
	0,
	1,
	soc_DLB_HGT_CURRENT_TIME_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_DLB_HGT_CURRENT_TIME_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x47f80100,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_DLB_HGT_CURRENT_TIME_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DLB_HGT_FINAL_PORT_QUALITY_MEASUREr */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000206,
	0,
	1,
	soc_DLB_HGT_FINAL_PORT_QUALITY_MEASUREr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_DLB_HGT_FLOWSET_PDA_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3bfe0500,
	0,
	4,
	soc_DLB_ECMP_FLOWSET_PDA_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_DLB_HGT_FLOWSET_PDA_CONTROL_BCM56340_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3bfe0500,
	0,
	8,
	soc_DLB_HGT_FLOWSET_PDA_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_DLB_HGT_FLOWSET_PDA_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x47f80400,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	4,
	soc_DLB_ECMP_FLOWSET_PDA_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DLB_HGT_FLOWSET_PORT_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080d00,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DLB_HGT_FLOWSET_PORT_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46010000,
	0,
	1,
	soc_FT_CNTR_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080d01,
	0,
	3,
	soc_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTR_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080d01,
	0,
	3,
	soc_L3_MTU_VALUES_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46010100,
	0,
	3,
	soc_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080d02,
	0,
	3,
	soc_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_NACK_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080d02,
	0,
	3,
	soc_L3_MTU_VALUES_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46010200,
	0,
	3,
	soc_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080d06,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46010600,
	0,
	1,
	soc_FT_CNTR_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080d07,
	0,
	3,
	soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTR_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080d07,
	0,
	3,
	soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46010700,
	0,
	3,
	soc_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080d08,
	0,
	3,
	soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_NACK_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080d08,
	0,
	3,
	soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46010800,
	0,
	3,
	soc_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080d03,
	0,
	1,
	soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46010300,
	0,
	1,
	soc_FT_CNTR_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080d04,
	0,
	3,
	soc_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_INTR_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080d04,
	0,
	3,
	soc_L3_MTU_VALUES_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46010400,
	0,
	3,
	soc_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080d05,
	0,
	3,
	soc_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_NACK_BCM56440_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080d05,
	0,
	3,
	soc_L3_MTU_VALUES_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x46010500,
	0,
	3,
	soc_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTR_BCM56450_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DLB_HGT_MEMBER_HW_STATEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3bfe0300,
	SOC_REG_FLAG_RO,
	1,
	soc_DLB_HGT_MEMBER_HW_STATEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DLB_HGT_PORT_AVG_QUALITY_MEASUREr */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000204,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_DLB_HGT_PORT_AVG_QUALITY_MEASUREr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DLB_HGT_PORT_INST_QUALITY_MEASUREr */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000203,
	0,
	2,
	soc_DLB_HGT_PORT_INST_QUALITY_MEASUREr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DLB_HGT_PORT_QUALITY_MEASURE_UPDATE_CONTROLr */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000201,
	0,
	3,
	soc_DLB_HGT_PORT_QUALITY_MEASURE_UPDATE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DLB_HGT_QUALITY_MEASURE_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080200,
	0,
	5,
	soc_DLB_HGT_QUALITY_MEASURE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DLB_HGT_QUALITY_MEASURE_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3bfe0000,
	0,
	7,
	soc_DLB_HGT_QUALITY_MEASURE_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_DLB_HGT_QUALITY_MEASURE_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x47f80000,
	(1 << SOC_REG_FLAG_ACCSHIFT),
	7,
	soc_DLB_HGT_QUALITY_MEASURE_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DLB_HGT_QUANTIZED_AVG_QUALITY_MEASUREr */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000205,
	SOC_REG_FLAG_RO,
	2,
	soc_DLB_HGT_QUANTIZED_AVG_QUALITY_MEASUREr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DLB_HGT_QUANTIZE_CONTROLr */
	soc_block_list[6],
	soc_portreg,
	1,
	0x11000202,
	0,
	3,
	soc_DLB_HGT_QUANTIZE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DLB_HGT_RANDOM_SELECTION_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080c08,
	0,
	1,
	soc_DLB_HGT_RANDOM_SELECTION_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DLB_HGT_RANDOM_SELECTION_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3bfe0200,
	0,
	1,
	soc_DLB_ECMP_RANDOM_SELECTION_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_DLB_HGT_RANDOM_SELECTION_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x47f80200,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_DLB_ECMP_RANDOM_SELECTION_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DLB_HGT_RANDOM_SELECTION_CONTROL_Xr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080208,
	0,
	1,
	soc_DLB_HGT_RANDOM_SELECTION_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_DLB_HGT_RANDOM_SELECTION_CONTROL_X_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x47f80200,
	(1 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_DLB_ECMP_RANDOM_SELECTION_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DLB_HGT_RANDOM_SELECTION_CONTROL_Yr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x11080408,
	0,
	1,
	soc_DLB_HGT_RANDOM_SELECTION_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_DLB_HGT_RANDOM_SELECTION_CONTROL_Y_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x47f80200,
	(2 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_DLB_ECMP_RANDOM_SELECTION_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DLB_HGT_REFRESH_INDEXr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3bfe0400,
	0,
	1,
	soc_DLB_ECMP_REFRESH_INDEXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_DLB_HGT_REFRESH_INDEX_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x47f80300,
	(6 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_DLB_HGT_REFRESH_INDEXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_DLB_HGT_REFRESH_INDEX_Xr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x47f80300,
	(1 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_DLB_HGT_REFRESH_INDEXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_DLB_HGT_REFRESH_INDEX_Yr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x47f80300,
	(2 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_DLB_HGT_REFRESH_INDEXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DLB_HGT_SER_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3bfe0600,
	0,
	2,
	soc_DLB_HGT_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_DLB_HGT_SER_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x47f80500,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	2,
	soc_DLB_HGT_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DLB_LAG_CLEAR_METRIC_STATE_64r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x37fe0500,
	SOC_REG_FLAG_64_BITS,
	2,
	soc_DLB_LAG_CLEAR_METRIC_STATE_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DLB_LAG_CURRENT_TIMEr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x37fe0000,
	0,
	1,
	soc_DLB_HGT_CURRENT_TIME_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DLB_LAG_EOP_BUFFERr */
	soc_block_list[6],
	soc_portreg,
	1,
	0x35fe0400,
	0,
	2,
	soc_DLB_LAG_EOP_BUFFERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DLB_LAG_FLOWSET_PDA_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x37fe0900,
	0,
	4,
	soc_DLB_ECMP_FLOWSET_PDA_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DLB_LAG_MEMBER_HW_STATE_64r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x37fe0100,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_DLB_ECMP_MEMBER_HW_STATE_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x7fffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DLB_LAG_PLA_QUALITY_MEASURE_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x37fe0600,
	0,
	4,
	soc_DLB_ECMP_PLA_QUALITY_MEASURE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DLB_LAG_QUALITY_MEASURE_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x37fe0200,
	0,
	5,
	soc_DLB_ECMP_QUALITY_MEASURE_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DLB_LAG_RAM_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x37fe0800,
	0,
	2,
	soc_DLB_LAG_RAM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DLB_LAG_RANDOM_SELECTION_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x37fe0300,
	0,
	1,
	soc_DLB_ECMP_RANDOM_SELECTION_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DLB_LAG_REFRESH_INDEXr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x37fe0700,
	0,
	1,
	soc_DLB_ECMP_REFRESH_INDEXr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DLB_LAG_SER_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x37fe0a00,
	0,
	2,
	soc_DLB_LAG_SER_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    { /* SOC_REG_INT_DLFBC_STORM_CONTROLr */
	soc_block_list[6],
	soc_portreg,
	1,
	0xb000003,
	0,
	2,
	soc_BCAST_STORM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x02000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_DLFBC_STORM_CONTROL_BCM56224_A0r */
	soc_block_list[6],
	soc_portreg,
	1,
	0xc000003,
	0,
	2,
	soc_BCAST_STORM_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x02000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DLLCONTROLr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x6a5,
	0,
	4,
	soc_DLLCONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00013008, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DLLUPDATEPERIODr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x662,
	0,
	1,
	soc_DLLUPDATEPERIODr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DLLUPDTATECOUNTERr */
	soc_block_list[53],
	soc_genreg,
	1,
	0x6a1,
	0,
	1,
	soc_DLLUPDTATECOUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_M0_IDM_IDM_INTERRUPT_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18114a00,
	SOC_REG_FLAG_RO,
	3,
	soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_M0_IDM_IDM_RESET_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18114804,
	SOC_REG_FLAG_RO,
	5,
	soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_M0_IDM_IO_CONTROL_DIRECTr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18114408,
	0,
	11,
	soc_DMAC_M0_IDM_IO_CONTROL_DIRECTr_fields,
	SOC_RESET_VAL_DEC(0xc003f003, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DMAC_M0_IDM_IO_CONTROL_DIRECT_BCM56150_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18114408,
	0,
	11,
	soc_DMAC_M0_IDM_IO_CONTROL_DIRECT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0xc003f003, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_M0_IDM_IO_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18114500,
	SOC_REG_FLAG_RO,
	1,
	soc_A9JTAG_M0_IDM_IO_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_M0_IDM_RESET_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18114800,
	0,
	2,
	soc_AMAC_IDM0_IDM_RESET_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CC_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020408,
	SOC_REG_FLAG_RO,
	11,
	soc_DMAC_PL330_CC_0r_fields,
	SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CC_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020428,
	SOC_REG_FLAG_RO,
	11,
	soc_DMAC_PL330_CC_0r_fields,
	SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CC_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020448,
	SOC_REG_FLAG_RO,
	11,
	soc_DMAC_PL330_CC_0r_fields,
	SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CC_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020468,
	SOC_REG_FLAG_RO,
	11,
	soc_DMAC_PL330_CC_0r_fields,
	SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CC_4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020488,
	SOC_REG_FLAG_RO,
	11,
	soc_DMAC_PL330_CC_0r_fields,
	SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CC_5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180204a8,
	SOC_REG_FLAG_RO,
	11,
	soc_DMAC_PL330_CC_0r_fields,
	SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CC_6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180204c8,
	SOC_REG_FLAG_RO,
	11,
	soc_DMAC_PL330_CC_0r_fields,
	SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CC_7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180204e8,
	SOC_REG_FLAG_RO,
	11,
	soc_DMAC_PL330_CC_0r_fields,
	SOC_RESET_VAL_DEC(0x00800200, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CPC0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020104,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_CPC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CPC1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802010c,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_CPC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CPC2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020114,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_CPC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CPC3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802011c,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_CPC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CPC4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020124,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_CPC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CPC5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802012c,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_CPC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CPC6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020134,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_CPC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CPC7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802013c,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_CPC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CR0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020e00,
	SOC_REG_FLAG_RO,
	7,
	soc_DMAC_PL330_CR0r_fields,
	SOC_RESET_VAL_DEC(0x001e0071, 0x00000000)
	SOC_RESET_MASK_DEC(0x003ff07f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CR1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020e04,
	SOC_REG_FLAG_RO,
	3,
	soc_DMAC_PL330_CR1r_fields,
	SOC_RESET_VAL_DEC(0x000000f5, 0x00000000)
	SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CR2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020e08,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_CR2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CR3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020e0c,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_CR3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CR4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020e10,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_CR4r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CRDNr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020e14,
	SOC_REG_FLAG_RO,
	7,
	soc_DMAC_PL330_CRDNr_fields,
	SOC_RESET_VAL_DEC(0x3fff7f73, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fff7f7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CS0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020100,
	SOC_REG_FLAG_RO,
	6,
	soc_DMAC_PL330_CS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CS1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020108,
	SOC_REG_FLAG_RO,
	6,
	soc_DMAC_PL330_CS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CS2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020110,
	SOC_REG_FLAG_RO,
	6,
	soc_DMAC_PL330_CS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CS3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020118,
	SOC_REG_FLAG_RO,
	6,
	soc_DMAC_PL330_CS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CS4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020120,
	SOC_REG_FLAG_RO,
	6,
	soc_DMAC_PL330_CS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CS5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020128,
	SOC_REG_FLAG_RO,
	6,
	soc_DMAC_PL330_CS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CS6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020130,
	SOC_REG_FLAG_RO,
	6,
	soc_DMAC_PL330_CS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_CS7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020138,
	SOC_REG_FLAG_RO,
	6,
	soc_DMAC_PL330_CS0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0020ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_DA_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020404,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_DA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_DA_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020424,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_DA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_DA_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020444,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_DA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_DA_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020464,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_DA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_DA_4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020484,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_DA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_DA_5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180204a4,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_DA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_DA_6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180204c4,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_DA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_DA_7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180204e4,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_DA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_DBGCMDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020d04,
	SOC_REG_FLAG_WO,
	2,
	soc_DMAC_PL330_DBGCMDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_DBGINST0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020d08,
	0,
	5,
	soc_DMAC_PL330_DBGINST0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffff07ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_DBGINST1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020d0c,
	SOC_REG_FLAG_WO,
	4,
	soc_DMAC_PL330_DBGINST1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_DBGSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020d00,
	SOC_REG_FLAG_RO,
	2,
	soc_DMAC_PL330_DBGSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_DPCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020004,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_DPCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_DSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020000,
	SOC_REG_FLAG_RO,
	4,
	soc_DMAC_PL330_DSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_FSCr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020034,
	SOC_REG_FLAG_RO,
	2,
	soc_DMAC_PL330_FSCr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_FSMr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020030,
	SOC_REG_FLAG_RO,
	2,
	soc_DMAC_PL330_FSMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_FTC0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020040,
	SOC_REG_FLAG_RO,
	12,
	soc_DMAC_PL330_FTC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_FTC1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020044,
	SOC_REG_FLAG_RO,
	12,
	soc_DMAC_PL330_FTC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_FTC2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020048,
	SOC_REG_FLAG_RO,
	12,
	soc_DMAC_PL330_FTC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_FTC3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802004c,
	SOC_REG_FLAG_RO,
	12,
	soc_DMAC_PL330_FTC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_FTC4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020050,
	SOC_REG_FLAG_RO,
	12,
	soc_DMAC_PL330_FTC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_FTC5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020054,
	SOC_REG_FLAG_RO,
	12,
	soc_DMAC_PL330_FTC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_FTC6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020058,
	SOC_REG_FLAG_RO,
	12,
	soc_DMAC_PL330_FTC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_FTC7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802005c,
	SOC_REG_FLAG_RO,
	12,
	soc_DMAC_PL330_FTC0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xc00710ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_FTMr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020038,
	SOC_REG_FLAG_RO,
	7,
	soc_DMAC_PL330_FTMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x4001003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_INTCLRr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802002c,
	SOC_REG_FLAG_WO,
	1,
	soc_DMAC_PL330_INTCLRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_INTENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020020,
	0,
	2,
	soc_DMAC_PL330_INTENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_INTSTATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020028,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_INTSTATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_INT_EVENT_RISr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020024,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_INT_EVENT_RISr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_LC0_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802040c,
	SOC_REG_FLAG_RO,
	2,
	soc_DMAC_PL330_LC0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_LC0_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802042c,
	SOC_REG_FLAG_RO,
	2,
	soc_DMAC_PL330_LC0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_LC0_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802044c,
	SOC_REG_FLAG_RO,
	2,
	soc_DMAC_PL330_LC0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_LC0_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802046c,
	SOC_REG_FLAG_RO,
	2,
	soc_DMAC_PL330_LC0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_LC0_4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1802048c,
	SOC_REG_FLAG_RO,
	2,
	soc_DMAC_PL330_LC0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_LC0_5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180204ac,
	SOC_REG_FLAG_RO,
	2,
	soc_DMAC_PL330_LC0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_LC0_6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180204cc,
	SOC_REG_FLAG_RO,
	2,
	soc_DMAC_PL330_LC0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_LC0_7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180204ec,
	SOC_REG_FLAG_RO,
	2,
	soc_DMAC_PL330_LC0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_LC1_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020410,
	SOC_REG_FLAG_RO,
	2,
	soc_DMAC_PL330_LC0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_LC1_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020430,
	SOC_REG_FLAG_RO,
	2,
	soc_DMAC_PL330_LC0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_LC1_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020450,
	SOC_REG_FLAG_RO,
	2,
	soc_DMAC_PL330_LC0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_LC1_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020470,
	SOC_REG_FLAG_RO,
	2,
	soc_DMAC_PL330_LC0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_LC1_4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020490,
	SOC_REG_FLAG_RO,
	2,
	soc_DMAC_PL330_LC0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_LC1_5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180204b0,
	SOC_REG_FLAG_RO,
	2,
	soc_DMAC_PL330_LC0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_LC1_6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180204d0,
	SOC_REG_FLAG_RO,
	2,
	soc_DMAC_PL330_LC0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_LC1_7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180204f0,
	SOC_REG_FLAG_RO,
	2,
	soc_DMAC_PL330_LC0_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_SA_0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020400,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_SA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_SA_1r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020420,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_SA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_SA_2r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020440,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_SA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_SA_3r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020460,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_SA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_SA_4r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020480,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_SA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_SA_5r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180204a0,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_SA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_SA_6r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180204c0,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_SA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_SA_7r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x180204e0,
	SOC_REG_FLAG_RO,
	1,
	soc_DMAC_PL330_SA_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMAC_PL330_WDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x18020e80,
	0,
	2,
	soc_DMAC_PL330_WDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMU_CRU_IHOST_PWR_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803f204,
	0,
	4,
	soc_DMU_CRU_IHOST_PWR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000006, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMU_CRU_IHOST_PWR_CONTROL_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803f208,
	SOC_REG_FLAG_RO,
	3,
	soc_DMU_CRU_IHOST_PWR_CONTROL_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMU_CRU_IPROC_DEBUG_SELr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803f20c,
	0,
	2,
	soc_DMU_CRU_IPROC_DEBUG_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMU_CRU_IPROC_DEBUG_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803f210,
	SOC_REG_FLAG_RO,
	1,
	soc_DMU_CRU_IPROC_DEBUG_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMU_CRU_RESETr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803f200,
	0,
	2,
	soc_DMU_CRU_RESETr_fields,
	SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMU_PCU_CHIP_PLL_LOCK_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803f010,
	0,
	2,
	soc_DMU_PCU_CHIP_PLL_LOCK_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMU_PCU_CHIP_PLL_LOCK_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803f00c,
	0,
	1,
	soc_DMU_PCU_CHIP_PLL_LOCK_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMU_PCU_CRU_RESET_REASONr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803f014,
	0,
	3,
	soc_DMU_PCU_CRU_RESET_REASONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMU_PCU_DEBUG_BUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803f040,
	SOC_REG_FLAG_RO,
	1,
	soc_DMU_CRU_IPROC_DEBUG_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMU_PCU_DEBUG_BUS_SELr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803f03c,
	0,
	1,
	soc_DMU_PCU_DEBUG_BUS_SELr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMU_PCU_IPROC_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803f000,
	0,
	3,
	soc_DMU_PCU_IPROC_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMU_PCU_IPROC_RESET_REASONr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803f018,
	0,
	3,
	soc_DMU_PCU_IPROC_RESET_REASONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMU_PCU_IPROC_STATUSr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803f004,
	SOC_REG_FLAG_RO,
	3,
	soc_DMU_PCU_IPROC_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMU_PCU_IPROC_STRAPS_CAPTUREDr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803f028,
	SOC_REG_FLAG_RO,
	7,
	soc_DMU_PCU_IPROC_STRAPS_CAPTUREDr_fields,
	SOC_RESET_VAL_DEC(0x00000402, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_DMU_PCU_IPROC_STRAPS_CAPTURED_BCM56340_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803f028,
	SOC_REG_FLAG_RO,
	7,
	soc_DMU_PCU_IPROC_STRAPS_CAPTURED_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000402, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMU_PCU_IPROC_STRAPS_SW_OVERRIDEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803f02c,
	0,
	8,
	soc_DMU_PCU_IPROC_STRAPS_SW_OVERRIDEr_fields,
	SOC_RESET_VAL_DEC(0x00000402, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_DMU_PCU_IPROC_STRAPS_SW_OVERRIDE_BCM56340_A0r */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803f02c,
	0,
	8,
	soc_DMU_PCU_IPROC_STRAPS_SW_OVERRIDE_BCM56340_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000402, 0x00000000)
	SOC_RESET_MASK_DEC(0x80007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMU_PCU_OTP_CONFIGr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803f030,
	SOC_REG_FLAG_RO,
	1,
	soc_DMU_PCU_OTP_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMU_PCU_OTP_SW_OVERRIDEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803f038,
	0,
	1,
	soc_DMU_PCU_OTP_SW_OVERRIDEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMU_PCU_OTP_SW_OVERRIDE_ENr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803f034,
	0,
	1,
	soc_DMU_PCU_OTP_SW_OVERRIDE_ENr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMU_PCU_PCIE_SLAVE_RESET_MODEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803f024,
	0,
	1,
	soc_DMU_PCU_PCIE_SLAVE_RESET_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMU_PCU_POR_CONTROLr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803f044,
	0,
	1,
	soc_DMU_PCU_POR_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000010, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMU_PCU_SOFT_RESETr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803f008,
	0,
	1,
	soc_AXP_WTX_SOFT_RESETr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMU_PCU_SWITCH_RESET_REASONr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803f01c,
	0,
	2,
	soc_DMU_PCU_SWITCH_RESET_REASONr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
    { /* SOC_REG_INT_DMU_PCU_WATCHDOG_RESET_MODEr */
	soc_block_list[130],
	soc_iprocreg,
	1,
	0x1803f020,
	0,
	1,
	soc_DMU_PCU_PCIE_SLAVE_RESET_MODEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DMVOQ_WRED_CONFIGr */
	soc_block_list[5],
	soc_portreg,
	72,
	0x17000100,
	SOC_REG_FLAG_ARRAY,
	8,
	soc_DMVOQ_WRED_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	45,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_DNAT_DISCARDSr */
	soc_block_list[6],
	soc_genreg,
	4,
	0x46009000,
	SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_DNAT_DISCARDSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_DNAT_TRANSLATIONSr */
	soc_block_list[6],
	soc_genreg,
	4,
	0x46008c00,
	SOC_REG_FLAG_ARRAY |
                          (3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_DNAT_DISCARDSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_DOS_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080001,
	0,
	8,
	soc_DOS_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x000a4000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_DOS_CONTROL_2r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080002,
	0,
	1,
	soc_DOS_CONTROL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DOS_CONTROL_3r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080601,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_DOS_CONTROL_3r_fields,
	SOC_RESET_VAL_DEC(0x02000200, 0x00000014)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_DOS_CONTROL_2_BCM53314_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080002,
	0,
	2,
	soc_DOS_CONTROL_2_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x02000200, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DOS_CONTROL_2_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6000200,
	0,
	11,
	soc_DOS_CONTROL_2_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_DOS_CONTROL_2_BCM56218_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080002,
	0,
	10,
	soc_DOS_CONTROL_2_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DOS_CONTROL_2_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe000200,
	0,
	10,
	soc_DOS_CONTROL_2_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88732_A0)
    { /* SOC_REG_INT_DOS_CONTROL_2_BCM56624_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080002,
	0,
	11,
	soc_DOS_CONTROL_2_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DOS_CONTROL_2_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe000200,
	0,
	10,
	soc_DOS_CONTROL_2_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_DOS_CONTROL_2_BCM56800_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080602,
	0,
	1,
	soc_DOS_CONTROL_2r_fields,
	SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_DOS_CONTROL_2_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080602,
	0,
	11,
	soc_DOS_CONTROL_2_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DOS_CONTROL_2_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3080602,
	0,
	10,
	soc_DOS_CONTROL_2_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_DOS_CONTROL_2_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe000200,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	10,
	soc_DOS_CONTROL_2_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DOS_CONTROL_3_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6000100,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_DOS_CONTROL_3_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x02000200, 0x00000014)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DOS_CONTROL_3_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6000100,
	SOC_REG_FLAG_64_BITS,
	3,
	soc_DOS_CONTROL_3_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x02000200, 0x00000014)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_DOS_CONTROL_3_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6000100,
	SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACCSHIFT),
	3,
	soc_DOS_CONTROL_3_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x02000200, 0x00000014)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_DOS_CONTROL_BCM53314_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080001,
	0,
	18,
	soc_DOS_CONTROL_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00280000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DOS_CONTROL_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6000100,
	0,
	8,
	soc_DOS_CONTROL_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00280400, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    { /* SOC_REG_INT_DOS_CONTROL_BCM56218_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080001,
	0,
	10,
	soc_DOS_CONTROL_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x02804000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DOS_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe000100,
	0,
	6,
	soc_DOS_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_DOS_CONTROL_BCM56504_B0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080001,
	0,
	8,
	soc_DOS_CONTROL_BCM56504_B0r_fields,
	SOC_RESET_VAL_DEC(0x02804000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_DOS_CONTROL_BCM56514_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080001,
	0,
	7,
	soc_DOS_CONTROL_BCM56514_A0r_fields,
	SOC_RESET_VAL_DEC(0x00280400, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_DOS_CONTROL_BCM56624_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080001,
	0,
	8,
	soc_DOS_CONTROL_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00280400, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DOS_CONTROL_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe000100,
	0,
	6,
	soc_DOS_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_DOS_CONTROL_BCM56800_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080601,
	0,
	8,
	soc_DOS_CONTROL_BCM56504_B0r_fields,
	SOC_RESET_VAL_DEC(0x02804000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_DOS_CONTROL_BCM56820_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080601,
	0,
	8,
	soc_DOS_CONTROL_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00280400, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DOS_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x3080601,
	0,
	6,
	soc_DOS_CONTROL_BCM56840_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_DOS_CONTROL_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xe000100,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	6,
	soc_DOS_CONTROL_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DOS_CONTROL_BCM88732_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x1080001,
	0,
	7,
	soc_DOS_CONTROL_BCM88732_A0r_fields,
	SOC_RESET_VAL_DEC(0x00280400, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_DPATHBISRDBGRDDATAr */
	soc_block_list[5],
	soc_genreg,
	1,
	0x80049,
	SOC_REG_FLAG_RO,
	1,
	soc_CPATHBISRDBGRDDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DPI_INDIRECTCOMMANDr */
	soc_block_list[60],
	soc_genreg,
	1,
	0xc40,
	0,
	5,
	soc_CFC_INDIRECTCOMMANDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DPI_INDIRECTCOMMANDADDRESSr */
	soc_block_list[60],
	soc_genreg,
	1,
	0xc41,
	0,
	2,
	soc_CFC_INDIRECTCOMMANDADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DPI_INDIRECTCOMMANDRDDATAr */
	soc_block_list[60],
	soc_genreg,
	1,
	0xc30,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
	1,
	soc_DPI_INDIRECTCOMMANDRDDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DPI_INDIRECTCOMMANDWRDATAr */
	soc_block_list[60],
	soc_genreg,
	1,
	0xc20,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_DPI_INDIRECTCOMMANDWRDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00ffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DPI_INIT_STATUSr */
	soc_block_list[60],
	soc_genreg,
	1,
	0xc62,
	SOC_REG_FLAG_RO,
	1,
	soc_DPI_INIT_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DPI_INTERRUPTMASKREGISTERr */
	soc_block_list[60],
	soc_genreg,
	1,
	0xc10,
	0,
	1,
	soc_DPI_INTERRUPTMASKREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DPI_INTERRUPTREGISTERr */
	soc_block_list[60],
	soc_genreg,
	1,
	0xc00,
	0,
	1,
	soc_DPI_INTERRUPTREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DPI_SPAREREGISTER2r */
	soc_block_list[60],
	soc_genreg,
	1,
	0xc52,
	0,
	1,
	soc_DPI_SPAREREGISTER2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DQCQIDFILTERr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x387,
	0,
	6,
	soc_DQCQIDFILTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x707fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DQCQMAXOCCUPANCYHPr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x3a1,
	0,
	2,
	soc_DQCQMAXOCCUPANCYHPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DQCQMAXOCCUPANCYLPr */
	soc_block_list[52],
	soc_genreg,
	1,
	0x3a2,
	0,
	2,
	soc_DQCQMAXOCCUPANCYLPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMBUFFERPOINTERQUEUEMULTICASTTHRESHOLD4_5r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x878,
	0,
	2,
	soc_DRAMBUFFERPOINTERQUEUEMULTICASTTHRESHOLD4_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMBUFFERPOINTERQUEUESIZE0_1r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x880,
	0,
	2,
	soc_DRAMBUFFERPOINTERQUEUESIZE0_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMBUFFERPOINTERQUEUESIZE10_11r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x885,
	0,
	2,
	soc_DRAMBUFFERPOINTERQUEUESIZE10_11r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMBUFFERPOINTERQUEUESIZE12_13r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x886,
	0,
	2,
	soc_DRAMBUFFERPOINTERQUEUESIZE12_13r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMBUFFERPOINTERQUEUESIZE14_15r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x887,
	0,
	2,
	soc_DRAMBUFFERPOINTERQUEUESIZE14_15r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMBUFFERPOINTERQUEUESIZE2_3r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x881,
	0,
	2,
	soc_DRAMBUFFERPOINTERQUEUESIZE2_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMBUFFERPOINTERQUEUESIZE4_5r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x882,
	0,
	2,
	soc_DRAMBUFFERPOINTERQUEUESIZE4_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMBUFFERPOINTERQUEUESIZE6_7r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x883,
	0,
	2,
	soc_DRAMBUFFERPOINTERQUEUESIZE6_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMBUFFERPOINTERQUEUESIZE8_9r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x884,
	0,
	2,
	soc_DRAMBUFFERPOINTERQUEUESIZE8_9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMBUFFERPOINTERQUEUESTARTADDRESS0_1r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x890,
	0,
	2,
	soc_DRAMBUFFERPOINTERQUEUESTARTADDRESS0_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMBUFFERPOINTERQUEUESTARTADDRESS10_11r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x895,
	0,
	2,
	soc_DRAMBUFFERPOINTERQUEUESTARTADDRESS10_11r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMBUFFERPOINTERQUEUESTARTADDRESS12_13r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x896,
	0,
	2,
	soc_DRAMBUFFERPOINTERQUEUESTARTADDRESS12_13r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMBUFFERPOINTERQUEUESTARTADDRESS14_15r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x897,
	0,
	2,
	soc_DRAMBUFFERPOINTERQUEUESTARTADDRESS14_15r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMBUFFERPOINTERQUEUESTARTADDRESS2_3r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x891,
	0,
	2,
	soc_DRAMBUFFERPOINTERQUEUESTARTADDRESS2_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMBUFFERPOINTERQUEUESTARTADDRESS4_5r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x892,
	0,
	2,
	soc_DRAMBUFFERPOINTERQUEUESTARTADDRESS4_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMBUFFERPOINTERQUEUESTARTADDRESS6_7r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x893,
	0,
	2,
	soc_DRAMBUFFERPOINTERQUEUESTARTADDRESS6_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMBUFFERPOINTERQUEUESTARTADDRESS8_9r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x894,
	0,
	2,
	soc_DRAMBUFFERPOINTERQUEUESTARTADDRESS8_9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMBUFFERPOINTERQUEUETHRESHOLD01r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x870,
	0,
	2,
	soc_DRAMBUFFERPOINTERQUEUETHRESHOLD01r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMBUFFERPOINTERQUEUETHRESHOLD10_11r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x875,
	0,
	2,
	soc_DRAMBUFFERPOINTERQUEUETHRESHOLD10_11r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMBUFFERPOINTERQUEUETHRESHOLD12_13r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x876,
	0,
	2,
	soc_DRAMBUFFERPOINTERQUEUETHRESHOLD12_13r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMBUFFERPOINTERQUEUETHRESHOLD14_15r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x877,
	0,
	2,
	soc_DRAMBUFFERPOINTERQUEUETHRESHOLD14_15r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMBUFFERPOINTERQUEUETHRESHOLD2_3r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x871,
	0,
	2,
	soc_DRAMBUFFERPOINTERQUEUETHRESHOLD2_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMBUFFERPOINTERQUEUETHRESHOLD4_5r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x872,
	0,
	2,
	soc_DRAMBUFFERPOINTERQUEUETHRESHOLD4_5r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMBUFFERPOINTERQUEUETHRESHOLD6_7r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x873,
	0,
	2,
	soc_DRAMBUFFERPOINTERQUEUETHRESHOLD6_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMBUFFERPOINTERQUEUETHRESHOLD8_9r */
	soc_block_list[55],
	soc_genreg,
	1,
	0x874,
	0,
	2,
	soc_DRAMBUFFERPOINTERQUEUETHRESHOLD8_9r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fff0fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMDYNREJECTPACKETCOUNTERSr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x577,
	0,
	2,
	soc_DRAMDYNREJECTPACKETCOUNTERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMDYNSIZECNTr */
	soc_block_list[49],
	soc_genreg,
	1,
	0x578,
	SOC_REG_FLAG_RO,
	1,
	soc_DRAMDYNSIZECNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMDYNSIZETHCFG0r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x507,
	0,
	2,
	soc_DRAMDYNSIZETHCFG0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMDYNSIZETHCFG1r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x508,
	0,
	2,
	soc_DRAMDYNSIZETHCFG1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMDYNSIZETHCFG2r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x509,
	0,
	2,
	soc_DRAMDYNSIZETHCFG2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMDYNSIZETHCFG3r */
	soc_block_list[49],
	soc_genreg,
	1,
	0x50a,
	0,
	2,
	soc_DRAMDYNSIZETHCFG3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAMPERIODICTRAININGr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xa6a,
	0,
	1,
	soc_DRAMPERIODICTRAININGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRAM_COMPLIANCECONFIGURATIONREGISTERr */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1815,
	0,
	8,
	soc_DRAM_COMPLIANCECONFIGURATIONREGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0013371f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_AC_OPERATING_CONDITIONS_1r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x204,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_AC_OPERATING_CONDITIONS_1r_fields,
	SOC_RESET_VAL_DEC(0x08838765, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCA_AC_OPERATING_CONDITIONS_2r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x205,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_AC_OPERATING_CONDITIONS_2r_fields,
	SOC_RESET_VAL_DEC(0x00405133, 0x00000000)
	SOC_RESET_MASK_DEC(0x01f1ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_AC_OPERATING_CONDITIONS_3r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x207,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_AC_OPERATING_CONDITIONS_3r_fields,
	SOC_RESET_VAL_DEC(0x00d24309, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_AC_OPERATING_CONDITIONS_4r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x21a,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_AC_OPERATING_CONDITIONS_4r_fields,
	SOC_RESET_VAL_DEC(0x0606004a, 0x00000000)
	SOC_RESET_MASK_DEC(0xff1f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_AC_OPERATING_CONDITIONS_2_BCM88650_B0r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x205,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_DRCA_AC_OPERATING_CONDITIONS_2_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00405133, 0x00000000)
	SOC_RESET_MASK_DEC(0x03f1ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_BIST_CONFIGURATIONSr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x21e,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_DRCA_BIST_CONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_BIST_END_ADDRESSr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x222,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_END_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_BIST_ERROR_OCCURREDr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x237,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_ERROR_OCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_BIST_FULL_MASK_ERROR_COUNTERr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x235,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_BIST_FULL_MASK_WORD_0r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x233,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_BIST_FULL_MASK_WORD_1r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x232,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_1r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_BIST_FULL_MASK_WORD_2r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x231,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_2r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_BIST_FULL_MASK_WORD_3r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x230,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_3r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_BIST_FULL_MASK_WORD_4r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x22f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_4r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_BIST_FULL_MASK_WORD_5r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x22e,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_5r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_BIST_FULL_MASK_WORD_6r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x22d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_6r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_BIST_FULL_MASK_WORD_7r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x22c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_7r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_BIST_GLOBAL_ERROR_COUNTERr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x238,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_GLOBAL_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_BIST_LAST_ADDR_ERRr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x239,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_LAST_ADDR_ERRr_fields,
	SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_BIST_LAST_DATA_ERRr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x23a,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_LAST_DATA_ERRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_BIST_NUMBER_OF_ACTIONSr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x220,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_NUMBER_OF_ACTIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_BIST_PATTERN_WORD_0r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x22b,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_BIST_PATTERN_WORD_1r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x22a,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_BIST_PATTERN_WORD_2r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x229,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_2r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_BIST_PATTERN_WORD_3r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x228,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_BIST_PATTERN_WORD_4r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x227,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_4r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_BIST_PATTERN_WORD_5r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x226,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_5r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_BIST_PATTERN_WORD_6r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x225,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_6r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_BIST_PATTERN_WORD_7r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x224,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_BIST_RATE_LIMITERr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x21f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_RATE_LIMITERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_BIST_SINGLE_BIT_MASKr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x223,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_SINGLE_BIT_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x236,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_BIST_START_ADDRESSr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x221,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_BIST_STATUSESr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x234,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_BIST_STATUSESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00010001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_CALIBRATION_SEQUENCE_ADDRESSr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x245,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_CALIBRATION_SEQUENCE_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x83ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_CALIB_BIST_ERROR_OCCURREDr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x249,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_CALIB_BIST_ERROR_OCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_CALIB_BIST_FULL_MASK_ERROR_COUNTERr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x248,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_CALIB_BIST_FULL_MASK_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_CLAM_SHELLr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x24a,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_CLAM_SHELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_CPU_COMMANDSr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x208,
	SOC_REG_FLAG_SIGNAL,
	13,
	soc_DRCA_CPU_COMMANDSr_fields,
	SOC_RESET_VAL_DEC(0x01f80000, 0x00000000)
	SOC_RESET_MASK_DEC(0xcfffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_DATA_LOCKr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x24e,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_DATA_LOCKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x83ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_DATA_LOCK_TIMEOUT_PRDr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x24d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DATA_LOCK_TIMEOUT_PRDr_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_DDR_2_EXTENDED_MODE_WR_3_REGISTERr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x217,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_2_EXTENDED_MODE_WR_3_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_DDR_CONTROLLER_TRIGGERSr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x200,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_DDR_CONTROLLER_TRIGGERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000d, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_DDR_EXTENDED_MODE_REGISTER_1r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x203,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_EXTENDED_MODE_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_DDR_EXTENDED_MODE_REGISTER_2r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x218,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_EXTENDED_MODE_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_DDR_EXTENDED_MODE_REGISTER_3r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x219,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_EXTENDED_MODE_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_DDR_MODE_REGISTER_1r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x201,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_MODE_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000153, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_DDR_MODE_REGISTER_2r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x202,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_MODE_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000053, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_DPI_POWERr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x110,
	0,
	10,
	soc_DRCA_DPI_POWERr_fields,
	SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_DPI_STATUSr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x114,
	SOC_REG_FLAG_RO,
	4,
	soc_DRCA_DPI_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001171, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_DPI_STAT_CNTRLr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x113,
	0,
	4,
	soc_DRCA_DPI_STAT_CNTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000340, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007771, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x215,
	SOC_REG_FLAG_SIGNAL,
	9,
	soc_DRCA_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00010214, 0x00000000)
	SOC_RESET_MASK_DEC(0x0017371f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_DRAM_INIT_FINISHEDr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x24c,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DRAM_INIT_FINISHEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_DRAM_SETr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x111,
	0,
	10,
	soc_DRCA_DRAM_SETr_fields,
	SOC_RESET_VAL_DEC(0x042a0f8d, 0x00000000)
	SOC_RESET_MASK_DEC(0x8fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_DRAM_TIME_PARAMSr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x112,
	0,
	4,
	soc_DRCA_DRAM_TIME_PARAMSr_fields,
	SOC_RESET_VAL_DEC(0x000a0708, 0x00000000)
	SOC_RESET_MASK_DEC(0x071f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_EXTENDED_MODE_WR_2_REGISTERr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x216,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_EXTENDED_MODE_WR_2_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_GENERAL_CONFIGURATIONSr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x213,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_DRCA_GENERAL_CONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x5420222f, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7ff77f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_GLUE_LOGIC_REGISTERr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x21d,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_DRCA_GLUE_LOGIC_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00014022, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_INIT_SEQUENCE_REGISTERr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x206,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_INIT_SEQUENCE_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_INTERRUPT_MASK_REGISTERr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x10,
	0,
	5,
	soc_DRCA_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_INTERRUPT_REGISTERr */
	soc_block_list[67],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_INTERRUPT,
	5,
	soc_DRCA_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCA_INTERRUPT_REGISTER_TESTr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_INTERRUPT_REGISTER_TEST_BCM88650_B0r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_INTIAL_CALIB_USE_MPRr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x24b,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_INTIAL_CALIB_USE_MPRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_LOOPBACK_CONFIGr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x24f,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_LOOPBACK_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_LOOPBACK_CONTROLr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x250,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_LOOPBACK_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_LOOPBACK_ERROR_OCCURREDr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x256,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_ERROR_OCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_LOOPBACK_FULL_ERR_CNTr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x255,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_FULL_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_LOOPBACK_MASK_WORDr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x253,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_MASK_WORDr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_LOOPBACK_PATTERN_WORDr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x251,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_PATTERN_WORDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_ODT_CONFIGURATION_REGISTERr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x21b,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_ODT_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_PHY_CALIBRATIONr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x244,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_DRCA_PHY_CALIBRATIONr_fields,
	SOC_RESET_VAL_DEC(0x0001e040, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_PHY_CALIB_FINISHEDr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x247,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_PHY_CALIB_FINISHEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_RBUS_ADDRr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x101,
	0,
	2,
	soc_DRCA_RBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_RBUS_RDATAr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x102,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_RBUS_RDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_RBUS_RD_RESULTr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x103,
	0,
	3,
	soc_DRCA_RBUS_RD_RESULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80000011, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_RBUS_WDATAr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x100,
	0,
	1,
	soc_DRCA_RBUS_WDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_REG_0085r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x85,
	0,
	2,
	soc_CFC_REG_0085r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCA_REG_90r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_90r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_REG_0091r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x91,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0091r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_REG_0092r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x92,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0092r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_REG_0209r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x209,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_REG_0209r_fields,
	SOC_RESET_VAL_DEC(0x08002000, 0x00000000)
	SOC_RESET_MASK_DEC(0x9fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_REG_0210r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x210,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_REG_0211r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x211,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_REG_0212r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x212,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_REG_0212r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x13ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_REG_0242r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x242,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_REG_0242r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000013f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_REG_0243r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x243,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_0243r_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_REG_00B0r */
	soc_block_list[67],
	soc_genreg,
	1,
	0xb0,
	0,
	1,
	soc_DRCA_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_REG_00B1r */
	soc_block_list[67],
	soc_genreg,
	1,
	0xb1,
	SOC_REG_FLAG_RO,
	3,
	soc_DRCA_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_REG_00B2r */
	soc_block_list[67],
	soc_genreg,
	1,
	0xb2,
	0,
	1,
	soc_DRCA_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_REG_00B3r */
	soc_block_list[67],
	soc_genreg,
	1,
	0xb3,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_REG_00B4r */
	soc_block_list[67],
	soc_genreg,
	1,
	0xb4,
	0,
	1,
	soc_DRCA_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_REG_00B5r */
	soc_block_list[67],
	soc_genreg,
	1,
	0xb5,
	SOC_REG_FLAG_RO,
	3,
	soc_DRCA_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_REG_00B6r */
	soc_block_list[67],
	soc_genreg,
	1,
	0xb6,
	0,
	1,
	soc_DRCA_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_REG_00B7r */
	soc_block_list[67],
	soc_genreg,
	1,
	0xb7,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_REG_020Ar */
	soc_block_list[67],
	soc_genreg,
	1,
	0x20a,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_REG_020Br */
	soc_block_list[67],
	soc_genreg,
	1,
	0x20b,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_REG_020Cr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x20c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_REG_020Dr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x20d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_REG_020Er */
	soc_block_list[67],
	soc_genreg,
	1,
	0x20e,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_REG_020Fr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x20f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_REG_021Cr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x21c,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_REG_021Cr_fields,
	SOC_RESET_VAL_DEC(0x00000312, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003f17, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_SBUS_BROADCAST_IDr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x86,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_BROADCAST_IDr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_SBUS_LAST_IN_CHAINr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x87,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_LAST_IN_CHAINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_SPARE_REGISTERr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_SPARE_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCA_SPARE_REGISTER_3r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_SPARE_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_SPARE_REGISTER_3_BCM88650_B0r */
	soc_block_list[67],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_SPARE_REGISTER_3_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_VDL_CNTRLr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x246,
	0,
	3,
	soc_DRCA_VDL_CNTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCA_WRITE_READ_RATESr */
	soc_block_list[67],
	soc_genreg,
	1,
	0x214,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_WRITE_READ_RATESr_fields,
	SOC_RESET_VAL_DEC(0x40110000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff7f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRCBISTENABLESr */
	soc_block_list[58],
	soc_genreg,
	1,
	0x11,
	0,
	6,
	soc_DRCBISTENABLESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_AC_OPERATING_CONDITIONS_1r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x204,
	SOC_REG_FLAG_WO,
	3,
	soc_DRCBROADCAST_AC_OPERATING_CONDITIONS_1r_fields,
	SOC_RESET_VAL_DEC(0x08838765, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCBROADCAST_AC_OPERATING_CONDITIONS_2r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x205,
	SOC_REG_FLAG_WO,
	4,
	soc_DRCBROADCAST_AC_OPERATING_CONDITIONS_2r_fields,
	SOC_RESET_VAL_DEC(0x00405133, 0x00000000)
	SOC_RESET_MASK_DEC(0x01f1ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_AC_OPERATING_CONDITIONS_3r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x207,
	SOC_REG_FLAG_WO,
	4,
	soc_DRCBROADCAST_AC_OPERATING_CONDITIONS_3r_fields,
	SOC_RESET_VAL_DEC(0x00d24309, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_AC_OPERATING_CONDITIONS_4r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x21a,
	SOC_REG_FLAG_WO,
	3,
	soc_DRCBROADCAST_AC_OPERATING_CONDITIONS_4r_fields,
	SOC_RESET_VAL_DEC(0x0606004a, 0x00000000)
	SOC_RESET_MASK_DEC(0xff1f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_AC_OPERATING_CONDITIONS_2_BCM88650_B0r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x205,
	SOC_REG_FLAG_WO,
	5,
	soc_DRCBROADCAST_AC_OPERATING_CONDITIONS_2_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00405133, 0x00000000)
	SOC_RESET_MASK_DEC(0x03f1ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_BIST_CONFIGURATIONSr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x21e,
	SOC_REG_FLAG_WO,
	12,
	soc_DRCBROADCAST_BIST_CONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_BIST_END_ADDRESSr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x222,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_BIST_END_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_BIST_ERROR_OCCURREDr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x237,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_BIST_ERROR_OCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_BIST_FULL_MASK_ERROR_COUNTERr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x235,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_BIST_FULL_MASK_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_BIST_FULL_MASK_WORD_0r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x233,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_BIST_FULL_MASK_WORD_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_BIST_FULL_MASK_WORD_1r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x232,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_BIST_FULL_MASK_WORD_1r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_BIST_FULL_MASK_WORD_2r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x231,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_BIST_FULL_MASK_WORD_2r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_BIST_FULL_MASK_WORD_3r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x230,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_BIST_FULL_MASK_WORD_3r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_BIST_FULL_MASK_WORD_4r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x22f,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_BIST_FULL_MASK_WORD_4r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_BIST_FULL_MASK_WORD_5r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x22e,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_BIST_FULL_MASK_WORD_5r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_BIST_FULL_MASK_WORD_6r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x22d,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_BIST_FULL_MASK_WORD_6r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_BIST_FULL_MASK_WORD_7r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x22c,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_BIST_FULL_MASK_WORD_7r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_BIST_GLOBAL_ERROR_COUNTERr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x238,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_BIST_GLOBAL_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_BIST_LAST_ADDR_ERRr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x239,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_BIST_LAST_ADDR_ERRr_fields,
	SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_BIST_LAST_DATA_ERRr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x23a,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_BIST_LAST_DATA_ERRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_BIST_NUMBER_OF_ACTIONSr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x220,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_BIST_NUMBER_OF_ACTIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_BIST_PATTERN_WORD_0r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x22b,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_BIST_PATTERN_WORD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_BIST_PATTERN_WORD_1r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x22a,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_BIST_PATTERN_WORD_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_BIST_PATTERN_WORD_2r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x229,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_BIST_PATTERN_WORD_2r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_BIST_PATTERN_WORD_3r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x228,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_BIST_PATTERN_WORD_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_BIST_PATTERN_WORD_4r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x227,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_BIST_PATTERN_WORD_4r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_BIST_PATTERN_WORD_5r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x226,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_BIST_PATTERN_WORD_5r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_BIST_PATTERN_WORD_6r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x225,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_BIST_PATTERN_WORD_6r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_BIST_PATTERN_WORD_7r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x224,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_BIST_PATTERN_WORD_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_BIST_RATE_LIMITERr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x21f,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_BIST_RATE_LIMITERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_BIST_SINGLE_BIT_MASKr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x223,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_BIST_SINGLE_BIT_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x236,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_BIST_START_ADDRESSr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x221,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_BIST_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_BIST_STATUSESr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x234,
	SOC_REG_FLAG_WO,
	2,
	soc_DRCBROADCAST_BIST_STATUSESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00010001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_CALIBRATION_SEQUENCE_ADDRESSr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x245,
	SOC_REG_FLAG_WO,
	2,
	soc_DRCBROADCAST_CALIBRATION_SEQUENCE_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x83ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_CALIB_BIST_ERROR_OCCURREDr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x249,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_CALIB_BIST_ERROR_OCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_CALIB_BIST_FULL_MASK_ERROR_COUNTERr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x248,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_CALIB_BIST_FULL_MASK_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_CLAM_SHELLr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x24a,
	SOC_REG_FLAG_WO,
	2,
	soc_DRCBROADCAST_CLAM_SHELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_CPU_COMMANDSr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x208,
	SOC_REG_FLAG_WO,
	13,
	soc_DRCBROADCAST_CPU_COMMANDSr_fields,
	SOC_RESET_VAL_DEC(0x01f80000, 0x00000000)
	SOC_RESET_MASK_DEC(0xcfffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_DATA_LOCKr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x24e,
	SOC_REG_FLAG_WO,
	2,
	soc_DRCBROADCAST_DATA_LOCKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x83ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_DATA_LOCK_TIMEOUT_PRDr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x24d,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_DATA_LOCK_TIMEOUT_PRDr_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_DDR_2_EXTENDED_MODE_WR_3_REGISTERr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x217,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_DDR_2_EXTENDED_MODE_WR_3_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_DDR_CONTROLLER_TRIGGERSr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x200,
	SOC_REG_FLAG_WO,
	3,
	soc_DRCBROADCAST_DDR_CONTROLLER_TRIGGERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000d, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_DDR_EXTENDED_MODE_REGISTER_1r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x203,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_DDR_EXTENDED_MODE_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_DDR_EXTENDED_MODE_REGISTER_2r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x218,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_DDR_EXTENDED_MODE_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_DDR_EXTENDED_MODE_REGISTER_3r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x219,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_DDR_EXTENDED_MODE_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_DDR_MODE_REGISTER_1r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x201,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_DDR_MODE_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000153, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_DDR_MODE_REGISTER_2r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x202,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_DDR_MODE_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000053, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_DPI_POWERr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x110,
	SOC_REG_FLAG_WO,
	10,
	soc_DRCBROADCAST_DPI_POWERr_fields,
	SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_DPI_STATUSr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x114,
	SOC_REG_FLAG_WO,
	4,
	soc_DRCBROADCAST_DPI_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001171, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_DPI_STAT_CNTRLr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x113,
	SOC_REG_FLAG_WO,
	4,
	soc_DRCBROADCAST_DPI_STAT_CNTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000340, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007771, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x215,
	SOC_REG_FLAG_WO,
	9,
	soc_DRCBROADCAST_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00010214, 0x00000000)
	SOC_RESET_MASK_DEC(0x0017371f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_DRAM_INIT_FINISHEDr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x24c,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_DRAM_INIT_FINISHEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_DRAM_SETr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x111,
	SOC_REG_FLAG_WO,
	10,
	soc_DRCBROADCAST_DRAM_SETr_fields,
	SOC_RESET_VAL_DEC(0x042a0f8d, 0x00000000)
	SOC_RESET_MASK_DEC(0x8fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_DRAM_TIME_PARAMSr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x112,
	SOC_REG_FLAG_WO,
	4,
	soc_DRCBROADCAST_DRAM_TIME_PARAMSr_fields,
	SOC_RESET_VAL_DEC(0x000a0708, 0x00000000)
	SOC_RESET_MASK_DEC(0x071f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_EXTENDED_MODE_WR_2_REGISTERr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x216,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_EXTENDED_MODE_WR_2_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_GENERAL_CONFIGURATIONSr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x213,
	SOC_REG_FLAG_WO,
	6,
	soc_DRCBROADCAST_GENERAL_CONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x5420222f, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7ff77f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_GLUE_LOGIC_REGISTERr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x21d,
	SOC_REG_FLAG_WO,
	5,
	soc_DRCBROADCAST_GLUE_LOGIC_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00014022, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_INIT_SEQUENCE_REGISTERr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x206,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_INIT_SEQUENCE_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_INTERRUPT_MASK_REGISTERr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x10,
	SOC_REG_FLAG_WO,
	5,
	soc_DRCBROADCAST_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_INTERRUPT_REGISTERr */
	soc_block_list[73],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	5,
	soc_DRCBROADCAST_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCBROADCAST_INTERRUPT_REGISTER_TESTr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	1,
	soc_DRCBROADCAST_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_INTERRUPT_REGISTER_TEST_BCM88650_B0r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_WO |
                          SOC_REG_FLAG_INTERRUPT,
	1,
	soc_DRCBROADCAST_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_INTIAL_CALIB_USE_MPRr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x24b,
	SOC_REG_FLAG_WO,
	2,
	soc_DRCBROADCAST_INTIAL_CALIB_USE_MPRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_LOOPBACK_CONFIGr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x24f,
	SOC_REG_FLAG_WO,
	2,
	soc_DRCBROADCAST_LOOPBACK_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_LOOPBACK_CONTROLr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x250,
	SOC_REG_FLAG_WO,
	3,
	soc_DRCBROADCAST_LOOPBACK_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_LOOPBACK_ERROR_OCCURREDr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x256,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_LOOPBACK_ERROR_OCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_LOOPBACK_FULL_ERR_CNTr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x255,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_LOOPBACK_FULL_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_LOOPBACK_MASK_WORDr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x253,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_LOOPBACK_MASK_WORDr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_LOOPBACK_PATTERN_WORDr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x251,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_LOOPBACK_PATTERN_WORDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_ODT_CONFIGURATION_REGISTERr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x21b,
	SOC_REG_FLAG_WO,
	3,
	soc_DRCBROADCAST_ODT_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_PHY_CALIBRATIONr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x244,
	SOC_REG_FLAG_WO,
	6,
	soc_DRCBROADCAST_PHY_CALIBRATIONr_fields,
	SOC_RESET_VAL_DEC(0x0001e040, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_PHY_CALIB_FINISHEDr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x247,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_PHY_CALIB_FINISHEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_RBUS_ADDRr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x101,
	SOC_REG_FLAG_WO,
	2,
	soc_DRCBROADCAST_RBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_RBUS_RDATAr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x102,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_RBUS_RDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_RBUS_RD_RESULTr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x103,
	SOC_REG_FLAG_WO,
	3,
	soc_DRCBROADCAST_RBUS_RD_RESULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80000011, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_RBUS_WDATAr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x100,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_RBUS_WDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_REG_0085r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x85,
	SOC_REG_FLAG_WO,
	2,
	soc_BRDC_FMAC_REG_0054r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCBROADCAST_REG_90r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_REG_90r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_REG_0091r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x91,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_0091r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_REG_0092r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x92,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_0092r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_REG_0209r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x209,
	SOC_REG_FLAG_WO,
	4,
	soc_DRCBROADCAST_REG_0209r_fields,
	SOC_RESET_VAL_DEC(0x08002000, 0x00000000)
	SOC_RESET_MASK_DEC(0x9fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_REG_0210r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x210,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_REG_0211r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x211,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_REG_0212r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x212,
	SOC_REG_FLAG_WO,
	2,
	soc_DRCBROADCAST_REG_0212r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x13ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_REG_0242r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x242,
	SOC_REG_FLAG_WO,
	2,
	soc_DRCBROADCAST_REG_0242r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000013f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_REG_0243r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x243,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_REG_0243r_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_REG_00B0r */
	soc_block_list[73],
	soc_genreg,
	1,
	0xb0,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_REG_00B1r */
	soc_block_list[73],
	soc_genreg,
	1,
	0xb1,
	SOC_REG_FLAG_WO,
	3,
	soc_BRDC_FSRD_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_REG_00B2r */
	soc_block_list[73],
	soc_genreg,
	1,
	0xb2,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_REG_00B3r */
	soc_block_list[73],
	soc_genreg,
	1,
	0xb3,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_REG_00B4r */
	soc_block_list[73],
	soc_genreg,
	1,
	0xb4,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_REG_00B5r */
	soc_block_list[73],
	soc_genreg,
	1,
	0xb5,
	SOC_REG_FLAG_WO,
	3,
	soc_BRDC_FSRD_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_REG_00B6r */
	soc_block_list[73],
	soc_genreg,
	1,
	0xb6,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_REG_00B7r */
	soc_block_list[73],
	soc_genreg,
	1,
	0xb7,
	SOC_REG_FLAG_WO,
	1,
	soc_BRDC_FSRD_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_REG_020Ar */
	soc_block_list[73],
	soc_genreg,
	1,
	0x20a,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_REG_020Br */
	soc_block_list[73],
	soc_genreg,
	1,
	0x20b,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_REG_020Cr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x20c,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_REG_020Dr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x20d,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_REG_020Er */
	soc_block_list[73],
	soc_genreg,
	1,
	0x20e,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_REG_020Fr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x20f,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_REG_021Cr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x21c,
	SOC_REG_FLAG_WO,
	3,
	soc_DRCBROADCAST_REG_021Cr_fields,
	SOC_RESET_VAL_DEC(0x00000312, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003f17, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_SBUS_BROADCAST_IDr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x86,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_SBUS_BROADCAST_IDr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_SBUS_LAST_IN_CHAINr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x87,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_SBUS_LAST_IN_CHAINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_SPARE_REGISTERr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_WO,
	1,
	soc_DRCBROADCAST_SPARE_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCBROADCAST_SPARE_REGISTER_3r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_WO,
	2,
	soc_DRCBROADCAST_SPARE_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_SPARE_REGISTER_3_BCM88650_B0r */
	soc_block_list[73],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_WO,
	3,
	soc_DRCBROADCAST_SPARE_REGISTER_3_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_VDL_CNTRLr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x246,
	SOC_REG_FLAG_WO,
	3,
	soc_DRCBROADCAST_VDL_CNTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCBROADCAST_WRITE_READ_RATESr */
	soc_block_list[73],
	soc_genreg,
	1,
	0x214,
	SOC_REG_FLAG_WO,
	4,
	soc_DRCBROADCAST_WRITE_READ_RATESr_fields,
	SOC_RESET_VAL_DEC(0x40110000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff7f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_AC_OPERATING_CONDITIONS_1r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x204,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_AC_OPERATING_CONDITIONS_1r_fields,
	SOC_RESET_VAL_DEC(0x08838765, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCB_AC_OPERATING_CONDITIONS_2r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x205,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_AC_OPERATING_CONDITIONS_2r_fields,
	SOC_RESET_VAL_DEC(0x00405133, 0x00000000)
	SOC_RESET_MASK_DEC(0x01f1ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_AC_OPERATING_CONDITIONS_3r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x207,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_AC_OPERATING_CONDITIONS_3r_fields,
	SOC_RESET_VAL_DEC(0x00d24309, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_AC_OPERATING_CONDITIONS_4r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x21a,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_AC_OPERATING_CONDITIONS_4r_fields,
	SOC_RESET_VAL_DEC(0x0606004a, 0x00000000)
	SOC_RESET_MASK_DEC(0xff1f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_AC_OPERATING_CONDITIONS_2_BCM88650_B0r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x205,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_DRCA_AC_OPERATING_CONDITIONS_2_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00405133, 0x00000000)
	SOC_RESET_MASK_DEC(0x03f1ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_BIST_CONFIGURATIONSr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x21e,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_DRCA_BIST_CONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_BIST_END_ADDRESSr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x222,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_END_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_BIST_ERROR_OCCURREDr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x237,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_ERROR_OCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_BIST_FULL_MASK_ERROR_COUNTERr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x235,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_BIST_FULL_MASK_WORD_0r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x233,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_BIST_FULL_MASK_WORD_1r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x232,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_1r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_BIST_FULL_MASK_WORD_2r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x231,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_2r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_BIST_FULL_MASK_WORD_3r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x230,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_3r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_BIST_FULL_MASK_WORD_4r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x22f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_4r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_BIST_FULL_MASK_WORD_5r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x22e,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_5r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_BIST_FULL_MASK_WORD_6r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x22d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_6r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_BIST_FULL_MASK_WORD_7r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x22c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_7r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_BIST_GLOBAL_ERROR_COUNTERr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x238,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_GLOBAL_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_BIST_LAST_ADDR_ERRr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x239,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_LAST_ADDR_ERRr_fields,
	SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_BIST_LAST_DATA_ERRr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x23a,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_LAST_DATA_ERRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_BIST_NUMBER_OF_ACTIONSr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x220,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_NUMBER_OF_ACTIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_BIST_PATTERN_WORD_0r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x22b,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_BIST_PATTERN_WORD_1r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x22a,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_BIST_PATTERN_WORD_2r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x229,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_2r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_BIST_PATTERN_WORD_3r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x228,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_BIST_PATTERN_WORD_4r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x227,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_4r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_BIST_PATTERN_WORD_5r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x226,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_5r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_BIST_PATTERN_WORD_6r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x225,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_6r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_BIST_PATTERN_WORD_7r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x224,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_BIST_RATE_LIMITERr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x21f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_RATE_LIMITERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_BIST_SINGLE_BIT_MASKr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x223,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_SINGLE_BIT_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x236,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_BIST_START_ADDRESSr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x221,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_BIST_STATUSESr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x234,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_BIST_STATUSESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00010001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_CALIBRATION_SEQUENCE_ADDRESSr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x245,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_CALIBRATION_SEQUENCE_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x83ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_CALIB_BIST_ERROR_OCCURREDr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x249,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_CALIB_BIST_ERROR_OCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_CALIB_BIST_FULL_MASK_ERROR_COUNTERr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x248,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_CALIB_BIST_FULL_MASK_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_CLAM_SHELLr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x24a,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_CLAM_SHELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_CPU_COMMANDSr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x208,
	SOC_REG_FLAG_SIGNAL,
	13,
	soc_DRCA_CPU_COMMANDSr_fields,
	SOC_RESET_VAL_DEC(0x01f80000, 0x00000000)
	SOC_RESET_MASK_DEC(0xcfffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_DATA_LOCKr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x24e,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_DATA_LOCKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x83ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_DATA_LOCK_TIMEOUT_PRDr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x24d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DATA_LOCK_TIMEOUT_PRDr_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_DDR_2_EXTENDED_MODE_WR_3_REGISTERr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x217,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_2_EXTENDED_MODE_WR_3_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_DDR_CONTROLLER_TRIGGERSr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x200,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_DDR_CONTROLLER_TRIGGERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000d, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_DDR_EXTENDED_MODE_REGISTER_1r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x203,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_EXTENDED_MODE_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_DDR_EXTENDED_MODE_REGISTER_2r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x218,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_EXTENDED_MODE_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_DDR_EXTENDED_MODE_REGISTER_3r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x219,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_EXTENDED_MODE_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_DDR_MODE_REGISTER_1r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x201,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_MODE_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000153, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_DDR_MODE_REGISTER_2r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x202,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_MODE_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000053, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_DPI_POWERr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x110,
	0,
	10,
	soc_DRCA_DPI_POWERr_fields,
	SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_DPI_STATUSr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x114,
	SOC_REG_FLAG_RO,
	4,
	soc_DRCA_DPI_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001171, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_DPI_STAT_CNTRLr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x113,
	0,
	4,
	soc_DRCA_DPI_STAT_CNTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000340, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007771, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x215,
	SOC_REG_FLAG_SIGNAL,
	9,
	soc_DRCA_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00010214, 0x00000000)
	SOC_RESET_MASK_DEC(0x0017371f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_DRAM_INIT_FINISHEDr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x24c,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DRAM_INIT_FINISHEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_DRAM_SETr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x111,
	0,
	10,
	soc_DRCA_DRAM_SETr_fields,
	SOC_RESET_VAL_DEC(0x042a0f8d, 0x00000000)
	SOC_RESET_MASK_DEC(0x8fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_DRAM_TIME_PARAMSr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x112,
	0,
	4,
	soc_DRCA_DRAM_TIME_PARAMSr_fields,
	SOC_RESET_VAL_DEC(0x000a0708, 0x00000000)
	SOC_RESET_MASK_DEC(0x071f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_EXTENDED_MODE_WR_2_REGISTERr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x216,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_EXTENDED_MODE_WR_2_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_GENERAL_CONFIGURATIONSr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x213,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_DRCA_GENERAL_CONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x5420222f, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7ff77f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_GLUE_LOGIC_REGISTERr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x21d,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_DRCA_GLUE_LOGIC_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00014022, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_INIT_SEQUENCE_REGISTERr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x206,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_INIT_SEQUENCE_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_INTERRUPT_MASK_REGISTERr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x10,
	0,
	5,
	soc_DRCA_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_INTERRUPT_REGISTERr */
	soc_block_list[83],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_INTERRUPT,
	5,
	soc_DRCA_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCB_INTERRUPT_REGISTER_TESTr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_INTERRUPT_REGISTER_TEST_BCM88650_B0r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_INTIAL_CALIB_USE_MPRr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x24b,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_INTIAL_CALIB_USE_MPRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_LOOPBACK_CONFIGr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x24f,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_LOOPBACK_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_LOOPBACK_CONTROLr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x250,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_LOOPBACK_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_LOOPBACK_ERROR_OCCURREDr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x256,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_ERROR_OCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_LOOPBACK_FULL_ERR_CNTr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x255,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_FULL_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_LOOPBACK_MASK_WORDr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x253,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_MASK_WORDr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_LOOPBACK_PATTERN_WORDr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x251,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_PATTERN_WORDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_ODT_CONFIGURATION_REGISTERr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x21b,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_ODT_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_PHY_CALIBRATIONr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x244,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_DRCA_PHY_CALIBRATIONr_fields,
	SOC_RESET_VAL_DEC(0x0001e040, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_PHY_CALIB_FINISHEDr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x247,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_PHY_CALIB_FINISHEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_RBUS_ADDRr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x101,
	0,
	2,
	soc_DRCA_RBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_RBUS_RDATAr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x102,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_RBUS_RDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_RBUS_RD_RESULTr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x103,
	0,
	3,
	soc_DRCA_RBUS_RD_RESULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80000011, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_RBUS_WDATAr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x100,
	0,
	1,
	soc_DRCA_RBUS_WDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_REG_0085r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x85,
	0,
	2,
	soc_CFC_REG_0085r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCB_REG_90r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_90r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_REG_0091r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x91,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0091r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_REG_0092r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x92,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0092r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_REG_0209r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x209,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_REG_0209r_fields,
	SOC_RESET_VAL_DEC(0x08002000, 0x00000000)
	SOC_RESET_MASK_DEC(0x9fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_REG_0210r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x210,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_REG_0211r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x211,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_REG_0212r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x212,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_REG_0212r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x13ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_REG_0242r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x242,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_REG_0242r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000013f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_REG_0243r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x243,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_0243r_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_REG_00B0r */
	soc_block_list[83],
	soc_genreg,
	1,
	0xb0,
	0,
	1,
	soc_DRCA_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_REG_00B1r */
	soc_block_list[83],
	soc_genreg,
	1,
	0xb1,
	SOC_REG_FLAG_RO,
	3,
	soc_DRCA_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_REG_00B2r */
	soc_block_list[83],
	soc_genreg,
	1,
	0xb2,
	0,
	1,
	soc_DRCA_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_REG_00B3r */
	soc_block_list[83],
	soc_genreg,
	1,
	0xb3,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_REG_00B4r */
	soc_block_list[83],
	soc_genreg,
	1,
	0xb4,
	0,
	1,
	soc_DRCA_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_REG_00B5r */
	soc_block_list[83],
	soc_genreg,
	1,
	0xb5,
	SOC_REG_FLAG_RO,
	3,
	soc_DRCA_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_REG_00B6r */
	soc_block_list[83],
	soc_genreg,
	1,
	0xb6,
	0,
	1,
	soc_DRCA_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_REG_00B7r */
	soc_block_list[83],
	soc_genreg,
	1,
	0xb7,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_REG_020Ar */
	soc_block_list[83],
	soc_genreg,
	1,
	0x20a,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_REG_020Br */
	soc_block_list[83],
	soc_genreg,
	1,
	0x20b,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_REG_020Cr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x20c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_REG_020Dr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x20d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_REG_020Er */
	soc_block_list[83],
	soc_genreg,
	1,
	0x20e,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_REG_020Fr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x20f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_REG_021Cr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x21c,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_REG_021Cr_fields,
	SOC_RESET_VAL_DEC(0x00000312, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003f17, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_SBUS_BROADCAST_IDr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x86,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_BROADCAST_IDr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_SBUS_LAST_IN_CHAINr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x87,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_LAST_IN_CHAINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_SPARE_REGISTERr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_SPARE_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCB_SPARE_REGISTER_3r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_SPARE_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_SPARE_REGISTER_3_BCM88650_B0r */
	soc_block_list[83],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_SPARE_REGISTER_3_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_VDL_CNTRLr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x246,
	0,
	3,
	soc_DRCA_VDL_CNTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCB_WRITE_READ_RATESr */
	soc_block_list[83],
	soc_genreg,
	1,
	0x214,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_WRITE_READ_RATESr_fields,
	SOC_RESET_VAL_DEC(0x40110000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff7f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_AC_OPERATING_CONDITIONS_1r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x204,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_AC_OPERATING_CONDITIONS_1r_fields,
	SOC_RESET_VAL_DEC(0x08838765, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCC_AC_OPERATING_CONDITIONS_2r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x205,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_AC_OPERATING_CONDITIONS_2r_fields,
	SOC_RESET_VAL_DEC(0x00405133, 0x00000000)
	SOC_RESET_MASK_DEC(0x01f1ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_AC_OPERATING_CONDITIONS_3r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x207,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_AC_OPERATING_CONDITIONS_3r_fields,
	SOC_RESET_VAL_DEC(0x00d24309, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_AC_OPERATING_CONDITIONS_4r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x21a,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_AC_OPERATING_CONDITIONS_4r_fields,
	SOC_RESET_VAL_DEC(0x0606004a, 0x00000000)
	SOC_RESET_MASK_DEC(0xff1f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_AC_OPERATING_CONDITIONS_2_BCM88650_B0r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x205,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_DRCA_AC_OPERATING_CONDITIONS_2_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00405133, 0x00000000)
	SOC_RESET_MASK_DEC(0x03f1ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_BIST_CONFIGURATIONSr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x21e,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_DRCA_BIST_CONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_BIST_END_ADDRESSr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x222,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_END_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_BIST_ERROR_OCCURREDr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x237,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_ERROR_OCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_BIST_FULL_MASK_ERROR_COUNTERr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x235,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_BIST_FULL_MASK_WORD_0r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x233,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_BIST_FULL_MASK_WORD_1r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x232,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_1r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_BIST_FULL_MASK_WORD_2r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x231,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_2r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_BIST_FULL_MASK_WORD_3r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x230,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_3r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_BIST_FULL_MASK_WORD_4r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x22f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_4r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_BIST_FULL_MASK_WORD_5r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x22e,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_5r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_BIST_FULL_MASK_WORD_6r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x22d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_6r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_BIST_FULL_MASK_WORD_7r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x22c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_7r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_BIST_GLOBAL_ERROR_COUNTERr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x238,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_GLOBAL_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_BIST_LAST_ADDR_ERRr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x239,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_LAST_ADDR_ERRr_fields,
	SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_BIST_LAST_DATA_ERRr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x23a,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_LAST_DATA_ERRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_BIST_NUMBER_OF_ACTIONSr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x220,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_NUMBER_OF_ACTIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_BIST_PATTERN_WORD_0r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x22b,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_BIST_PATTERN_WORD_1r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x22a,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_BIST_PATTERN_WORD_2r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x229,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_2r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_BIST_PATTERN_WORD_3r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x228,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_BIST_PATTERN_WORD_4r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x227,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_4r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_BIST_PATTERN_WORD_5r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x226,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_5r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_BIST_PATTERN_WORD_6r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x225,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_6r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_BIST_PATTERN_WORD_7r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x224,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_BIST_RATE_LIMITERr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x21f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_RATE_LIMITERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_BIST_SINGLE_BIT_MASKr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x223,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_SINGLE_BIT_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x236,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_BIST_START_ADDRESSr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x221,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_BIST_STATUSESr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x234,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_BIST_STATUSESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00010001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_CALIBRATION_SEQUENCE_ADDRESSr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x245,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_CALIBRATION_SEQUENCE_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x83ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_CALIB_BIST_ERROR_OCCURREDr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x249,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_CALIB_BIST_ERROR_OCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_CALIB_BIST_FULL_MASK_ERROR_COUNTERr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x248,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_CALIB_BIST_FULL_MASK_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_CLAM_SHELLr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x24a,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_CLAM_SHELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_CPU_COMMANDSr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x208,
	SOC_REG_FLAG_SIGNAL,
	13,
	soc_DRCA_CPU_COMMANDSr_fields,
	SOC_RESET_VAL_DEC(0x01f80000, 0x00000000)
	SOC_RESET_MASK_DEC(0xcfffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_DATA_LOCKr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x24e,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_DATA_LOCKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x83ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_DATA_LOCK_TIMEOUT_PRDr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x24d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DATA_LOCK_TIMEOUT_PRDr_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_DDR_2_EXTENDED_MODE_WR_3_REGISTERr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x217,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_2_EXTENDED_MODE_WR_3_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_DDR_CONTROLLER_TRIGGERSr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x200,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_DDR_CONTROLLER_TRIGGERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000d, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_DDR_EXTENDED_MODE_REGISTER_1r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x203,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_EXTENDED_MODE_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_DDR_EXTENDED_MODE_REGISTER_2r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x218,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_EXTENDED_MODE_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_DDR_EXTENDED_MODE_REGISTER_3r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x219,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_EXTENDED_MODE_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_DDR_MODE_REGISTER_1r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x201,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_MODE_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000153, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_DDR_MODE_REGISTER_2r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x202,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_MODE_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000053, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_DPI_POWERr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x110,
	0,
	10,
	soc_DRCA_DPI_POWERr_fields,
	SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_DPI_STATUSr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x114,
	SOC_REG_FLAG_RO,
	4,
	soc_DRCA_DPI_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001171, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_DPI_STAT_CNTRLr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x113,
	0,
	4,
	soc_DRCA_DPI_STAT_CNTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000340, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007771, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x215,
	SOC_REG_FLAG_SIGNAL,
	9,
	soc_DRCA_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00010214, 0x00000000)
	SOC_RESET_MASK_DEC(0x0017371f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_DRAM_INIT_FINISHEDr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x24c,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DRAM_INIT_FINISHEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_DRAM_SETr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x111,
	0,
	10,
	soc_DRCA_DRAM_SETr_fields,
	SOC_RESET_VAL_DEC(0x042a0f8d, 0x00000000)
	SOC_RESET_MASK_DEC(0x8fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_DRAM_TIME_PARAMSr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x112,
	0,
	4,
	soc_DRCA_DRAM_TIME_PARAMSr_fields,
	SOC_RESET_VAL_DEC(0x000a0708, 0x00000000)
	SOC_RESET_MASK_DEC(0x071f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_EXTENDED_MODE_WR_2_REGISTERr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x216,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_EXTENDED_MODE_WR_2_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_GENERAL_CONFIGURATIONSr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x213,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_DRCA_GENERAL_CONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x5420222f, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7ff77f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_GLUE_LOGIC_REGISTERr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x21d,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_DRCA_GLUE_LOGIC_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00014022, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_INIT_SEQUENCE_REGISTERr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x206,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_INIT_SEQUENCE_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_INTERRUPT_MASK_REGISTERr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x10,
	0,
	5,
	soc_DRCA_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_INTERRUPT_REGISTERr */
	soc_block_list[79],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_INTERRUPT,
	5,
	soc_DRCA_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCC_INTERRUPT_REGISTER_TESTr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_INTERRUPT_REGISTER_TEST_BCM88650_B0r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_INTIAL_CALIB_USE_MPRr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x24b,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_INTIAL_CALIB_USE_MPRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_LOOPBACK_CONFIGr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x24f,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_LOOPBACK_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_LOOPBACK_CONTROLr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x250,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_LOOPBACK_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_LOOPBACK_ERROR_OCCURREDr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x256,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_ERROR_OCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_LOOPBACK_FULL_ERR_CNTr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x255,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_FULL_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_LOOPBACK_MASK_WORDr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x253,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_MASK_WORDr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_LOOPBACK_PATTERN_WORDr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x251,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_PATTERN_WORDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_ODT_CONFIGURATION_REGISTERr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x21b,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_ODT_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_PHY_CALIBRATIONr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x244,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_DRCA_PHY_CALIBRATIONr_fields,
	SOC_RESET_VAL_DEC(0x0001e040, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_PHY_CALIB_FINISHEDr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x247,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_PHY_CALIB_FINISHEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_RBUS_ADDRr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x101,
	0,
	2,
	soc_DRCA_RBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_RBUS_RDATAr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x102,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_RBUS_RDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_RBUS_RD_RESULTr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x103,
	0,
	3,
	soc_DRCA_RBUS_RD_RESULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80000011, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_RBUS_WDATAr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x100,
	0,
	1,
	soc_DRCA_RBUS_WDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_REG_0085r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x85,
	0,
	2,
	soc_CFC_REG_0085r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCC_REG_90r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_90r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_REG_0091r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x91,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0091r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_REG_0092r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x92,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0092r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_REG_0209r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x209,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_REG_0209r_fields,
	SOC_RESET_VAL_DEC(0x08002000, 0x00000000)
	SOC_RESET_MASK_DEC(0x9fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_REG_0210r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x210,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_REG_0211r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x211,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_REG_0212r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x212,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_REG_0212r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x13ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_REG_0242r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x242,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_REG_0242r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000013f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_REG_0243r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x243,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_0243r_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_REG_00B0r */
	soc_block_list[79],
	soc_genreg,
	1,
	0xb0,
	0,
	1,
	soc_DRCA_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_REG_00B1r */
	soc_block_list[79],
	soc_genreg,
	1,
	0xb1,
	SOC_REG_FLAG_RO,
	3,
	soc_DRCA_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_REG_00B2r */
	soc_block_list[79],
	soc_genreg,
	1,
	0xb2,
	0,
	1,
	soc_DRCA_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_REG_00B3r */
	soc_block_list[79],
	soc_genreg,
	1,
	0xb3,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_REG_00B4r */
	soc_block_list[79],
	soc_genreg,
	1,
	0xb4,
	0,
	1,
	soc_DRCA_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_REG_00B5r */
	soc_block_list[79],
	soc_genreg,
	1,
	0xb5,
	SOC_REG_FLAG_RO,
	3,
	soc_DRCA_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_REG_00B6r */
	soc_block_list[79],
	soc_genreg,
	1,
	0xb6,
	0,
	1,
	soc_DRCA_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_REG_00B7r */
	soc_block_list[79],
	soc_genreg,
	1,
	0xb7,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_REG_020Ar */
	soc_block_list[79],
	soc_genreg,
	1,
	0x20a,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_REG_020Br */
	soc_block_list[79],
	soc_genreg,
	1,
	0x20b,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_REG_020Cr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x20c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_REG_020Dr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x20d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_REG_020Er */
	soc_block_list[79],
	soc_genreg,
	1,
	0x20e,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_REG_020Fr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x20f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_REG_021Cr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x21c,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_REG_021Cr_fields,
	SOC_RESET_VAL_DEC(0x00000312, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003f17, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_SBUS_BROADCAST_IDr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x86,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_BROADCAST_IDr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_SBUS_LAST_IN_CHAINr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x87,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_LAST_IN_CHAINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_SPARE_REGISTERr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_SPARE_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCC_SPARE_REGISTER_3r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_SPARE_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_SPARE_REGISTER_3_BCM88650_B0r */
	soc_block_list[79],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_SPARE_REGISTER_3_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_VDL_CNTRLr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x246,
	0,
	3,
	soc_DRCA_VDL_CNTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCC_WRITE_READ_RATESr */
	soc_block_list[79],
	soc_genreg,
	1,
	0x214,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_WRITE_READ_RATESr_fields,
	SOC_RESET_VAL_DEC(0x40110000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff7f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_AC_OPERATING_CONDITIONS_1r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x204,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_AC_OPERATING_CONDITIONS_1r_fields,
	SOC_RESET_VAL_DEC(0x08838765, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCD_AC_OPERATING_CONDITIONS_2r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x205,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_AC_OPERATING_CONDITIONS_2r_fields,
	SOC_RESET_VAL_DEC(0x00405133, 0x00000000)
	SOC_RESET_MASK_DEC(0x01f1ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_AC_OPERATING_CONDITIONS_3r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x207,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_AC_OPERATING_CONDITIONS_3r_fields,
	SOC_RESET_VAL_DEC(0x00d24309, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_AC_OPERATING_CONDITIONS_4r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x21a,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_AC_OPERATING_CONDITIONS_4r_fields,
	SOC_RESET_VAL_DEC(0x0606004a, 0x00000000)
	SOC_RESET_MASK_DEC(0xff1f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_AC_OPERATING_CONDITIONS_2_BCM88650_B0r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x205,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_DRCA_AC_OPERATING_CONDITIONS_2_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00405133, 0x00000000)
	SOC_RESET_MASK_DEC(0x03f1ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_BIST_CONFIGURATIONSr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x21e,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_DRCA_BIST_CONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_BIST_END_ADDRESSr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x222,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_END_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_BIST_ERROR_OCCURREDr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x237,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_ERROR_OCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_BIST_FULL_MASK_ERROR_COUNTERr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x235,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_BIST_FULL_MASK_WORD_0r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x233,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_BIST_FULL_MASK_WORD_1r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x232,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_1r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_BIST_FULL_MASK_WORD_2r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x231,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_2r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_BIST_FULL_MASK_WORD_3r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x230,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_3r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_BIST_FULL_MASK_WORD_4r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x22f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_4r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_BIST_FULL_MASK_WORD_5r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x22e,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_5r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_BIST_FULL_MASK_WORD_6r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x22d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_6r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_BIST_FULL_MASK_WORD_7r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x22c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_7r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_BIST_GLOBAL_ERROR_COUNTERr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x238,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_GLOBAL_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_BIST_LAST_ADDR_ERRr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x239,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_LAST_ADDR_ERRr_fields,
	SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_BIST_LAST_DATA_ERRr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x23a,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_LAST_DATA_ERRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_BIST_NUMBER_OF_ACTIONSr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x220,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_NUMBER_OF_ACTIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_BIST_PATTERN_WORD_0r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x22b,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_BIST_PATTERN_WORD_1r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x22a,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_BIST_PATTERN_WORD_2r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x229,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_2r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_BIST_PATTERN_WORD_3r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x228,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_BIST_PATTERN_WORD_4r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x227,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_4r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_BIST_PATTERN_WORD_5r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x226,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_5r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_BIST_PATTERN_WORD_6r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x225,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_6r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_BIST_PATTERN_WORD_7r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x224,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_BIST_RATE_LIMITERr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x21f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_RATE_LIMITERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_BIST_SINGLE_BIT_MASKr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x223,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_SINGLE_BIT_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x236,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_BIST_START_ADDRESSr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x221,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_BIST_STATUSESr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x234,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_BIST_STATUSESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00010001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_CALIBRATION_SEQUENCE_ADDRESSr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x245,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_CALIBRATION_SEQUENCE_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x83ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_CALIB_BIST_ERROR_OCCURREDr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x249,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_CALIB_BIST_ERROR_OCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_CALIB_BIST_FULL_MASK_ERROR_COUNTERr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x248,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_CALIB_BIST_FULL_MASK_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_CLAM_SHELLr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x24a,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_CLAM_SHELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_CPU_COMMANDSr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x208,
	SOC_REG_FLAG_SIGNAL,
	13,
	soc_DRCA_CPU_COMMANDSr_fields,
	SOC_RESET_VAL_DEC(0x01f80000, 0x00000000)
	SOC_RESET_MASK_DEC(0xcfffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_DATA_LOCKr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x24e,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_DATA_LOCKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x83ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_DATA_LOCK_TIMEOUT_PRDr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x24d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DATA_LOCK_TIMEOUT_PRDr_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_DDR_2_EXTENDED_MODE_WR_3_REGISTERr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x217,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_2_EXTENDED_MODE_WR_3_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_DDR_CONTROLLER_TRIGGERSr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x200,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_DDR_CONTROLLER_TRIGGERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000d, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_DDR_EXTENDED_MODE_REGISTER_1r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x203,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_EXTENDED_MODE_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_DDR_EXTENDED_MODE_REGISTER_2r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x218,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_EXTENDED_MODE_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_DDR_EXTENDED_MODE_REGISTER_3r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x219,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_EXTENDED_MODE_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_DDR_MODE_REGISTER_1r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x201,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_MODE_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000153, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_DDR_MODE_REGISTER_2r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x202,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_MODE_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000053, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_DPI_POWERr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x110,
	0,
	10,
	soc_DRCA_DPI_POWERr_fields,
	SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_DPI_STATUSr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x114,
	SOC_REG_FLAG_RO,
	4,
	soc_DRCA_DPI_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001171, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_DPI_STAT_CNTRLr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x113,
	0,
	4,
	soc_DRCA_DPI_STAT_CNTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000340, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007771, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x215,
	SOC_REG_FLAG_SIGNAL,
	9,
	soc_DRCA_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00010214, 0x00000000)
	SOC_RESET_MASK_DEC(0x0017371f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_DRAM_INIT_FINISHEDr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x24c,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DRAM_INIT_FINISHEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_DRAM_SETr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x111,
	0,
	10,
	soc_DRCA_DRAM_SETr_fields,
	SOC_RESET_VAL_DEC(0x042a0f8d, 0x00000000)
	SOC_RESET_MASK_DEC(0x8fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_DRAM_TIME_PARAMSr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x112,
	0,
	4,
	soc_DRCA_DRAM_TIME_PARAMSr_fields,
	SOC_RESET_VAL_DEC(0x000a0708, 0x00000000)
	SOC_RESET_MASK_DEC(0x071f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_EXTENDED_MODE_WR_2_REGISTERr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x216,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_EXTENDED_MODE_WR_2_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_GENERAL_CONFIGURATIONSr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x213,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_DRCA_GENERAL_CONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x5420222f, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7ff77f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_GLUE_LOGIC_REGISTERr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x21d,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_DRCA_GLUE_LOGIC_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00014022, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_INIT_SEQUENCE_REGISTERr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x206,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_INIT_SEQUENCE_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_INTERRUPT_MASK_REGISTERr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x10,
	0,
	5,
	soc_DRCA_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_INTERRUPT_REGISTERr */
	soc_block_list[75],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_INTERRUPT,
	5,
	soc_DRCA_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCD_INTERRUPT_REGISTER_TESTr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_INTERRUPT_REGISTER_TEST_BCM88650_B0r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_INTIAL_CALIB_USE_MPRr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x24b,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_INTIAL_CALIB_USE_MPRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_LOOPBACK_CONFIGr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x24f,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_LOOPBACK_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_LOOPBACK_CONTROLr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x250,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_LOOPBACK_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_LOOPBACK_ERROR_OCCURREDr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x256,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_ERROR_OCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_LOOPBACK_FULL_ERR_CNTr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x255,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_FULL_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_LOOPBACK_MASK_WORDr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x253,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_MASK_WORDr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_LOOPBACK_PATTERN_WORDr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x251,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_PATTERN_WORDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_ODT_CONFIGURATION_REGISTERr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x21b,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_ODT_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_PHY_CALIBRATIONr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x244,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_DRCA_PHY_CALIBRATIONr_fields,
	SOC_RESET_VAL_DEC(0x0001e040, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_PHY_CALIB_FINISHEDr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x247,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_PHY_CALIB_FINISHEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_RBUS_ADDRr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x101,
	0,
	2,
	soc_DRCA_RBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_RBUS_RDATAr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x102,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_RBUS_RDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_RBUS_RD_RESULTr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x103,
	0,
	3,
	soc_DRCA_RBUS_RD_RESULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80000011, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_RBUS_WDATAr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x100,
	0,
	1,
	soc_DRCA_RBUS_WDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_REG_0085r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x85,
	0,
	2,
	soc_CFC_REG_0085r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCD_REG_90r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_90r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_REG_0091r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x91,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0091r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_REG_0092r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x92,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0092r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_REG_0209r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x209,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_REG_0209r_fields,
	SOC_RESET_VAL_DEC(0x08002000, 0x00000000)
	SOC_RESET_MASK_DEC(0x9fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_REG_0210r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x210,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_REG_0211r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x211,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_REG_0212r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x212,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_REG_0212r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x13ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_REG_0242r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x242,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_REG_0242r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000013f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_REG_0243r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x243,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_0243r_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_REG_00B0r */
	soc_block_list[75],
	soc_genreg,
	1,
	0xb0,
	0,
	1,
	soc_DRCA_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_REG_00B1r */
	soc_block_list[75],
	soc_genreg,
	1,
	0xb1,
	SOC_REG_FLAG_RO,
	3,
	soc_DRCA_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_REG_00B2r */
	soc_block_list[75],
	soc_genreg,
	1,
	0xb2,
	0,
	1,
	soc_DRCA_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_REG_00B3r */
	soc_block_list[75],
	soc_genreg,
	1,
	0xb3,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_REG_00B4r */
	soc_block_list[75],
	soc_genreg,
	1,
	0xb4,
	0,
	1,
	soc_DRCA_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_REG_00B5r */
	soc_block_list[75],
	soc_genreg,
	1,
	0xb5,
	SOC_REG_FLAG_RO,
	3,
	soc_DRCA_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_REG_00B6r */
	soc_block_list[75],
	soc_genreg,
	1,
	0xb6,
	0,
	1,
	soc_DRCA_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_REG_00B7r */
	soc_block_list[75],
	soc_genreg,
	1,
	0xb7,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_REG_020Ar */
	soc_block_list[75],
	soc_genreg,
	1,
	0x20a,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_REG_020Br */
	soc_block_list[75],
	soc_genreg,
	1,
	0x20b,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_REG_020Cr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x20c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_REG_020Dr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x20d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_REG_020Er */
	soc_block_list[75],
	soc_genreg,
	1,
	0x20e,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_REG_020Fr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x20f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_REG_021Cr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x21c,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_REG_021Cr_fields,
	SOC_RESET_VAL_DEC(0x00000312, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003f17, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_SBUS_BROADCAST_IDr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x86,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_BROADCAST_IDr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_SBUS_LAST_IN_CHAINr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x87,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_LAST_IN_CHAINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_SPARE_REGISTERr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_SPARE_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCD_SPARE_REGISTER_3r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_SPARE_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_SPARE_REGISTER_3_BCM88650_B0r */
	soc_block_list[75],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_SPARE_REGISTER_3_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_VDL_CNTRLr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x246,
	0,
	3,
	soc_DRCA_VDL_CNTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCD_WRITE_READ_RATESr */
	soc_block_list[75],
	soc_genreg,
	1,
	0x214,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_WRITE_READ_RATESr_fields,
	SOC_RESET_VAL_DEC(0x40110000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff7f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_AC_OPERATING_CONDITIONS_1r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x204,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_AC_OPERATING_CONDITIONS_1r_fields,
	SOC_RESET_VAL_DEC(0x08838765, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCE_AC_OPERATING_CONDITIONS_2r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x205,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_AC_OPERATING_CONDITIONS_2r_fields,
	SOC_RESET_VAL_DEC(0x00405133, 0x00000000)
	SOC_RESET_MASK_DEC(0x01f1ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_AC_OPERATING_CONDITIONS_3r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x207,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_AC_OPERATING_CONDITIONS_3r_fields,
	SOC_RESET_VAL_DEC(0x00d24309, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_AC_OPERATING_CONDITIONS_4r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x21a,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_AC_OPERATING_CONDITIONS_4r_fields,
	SOC_RESET_VAL_DEC(0x0606004a, 0x00000000)
	SOC_RESET_MASK_DEC(0xff1f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_AC_OPERATING_CONDITIONS_2_BCM88650_B0r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x205,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_DRCA_AC_OPERATING_CONDITIONS_2_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00405133, 0x00000000)
	SOC_RESET_MASK_DEC(0x03f1ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_BIST_CONFIGURATIONSr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x21e,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_DRCA_BIST_CONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_BIST_END_ADDRESSr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x222,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_END_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_BIST_ERROR_OCCURREDr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x237,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_ERROR_OCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_BIST_FULL_MASK_ERROR_COUNTERr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x235,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_BIST_FULL_MASK_WORD_0r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x233,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_BIST_FULL_MASK_WORD_1r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x232,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_1r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_BIST_FULL_MASK_WORD_2r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x231,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_2r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_BIST_FULL_MASK_WORD_3r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x230,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_3r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_BIST_FULL_MASK_WORD_4r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x22f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_4r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_BIST_FULL_MASK_WORD_5r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x22e,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_5r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_BIST_FULL_MASK_WORD_6r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x22d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_6r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_BIST_FULL_MASK_WORD_7r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x22c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_7r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_BIST_GLOBAL_ERROR_COUNTERr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x238,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_GLOBAL_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_BIST_LAST_ADDR_ERRr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x239,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_LAST_ADDR_ERRr_fields,
	SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_BIST_LAST_DATA_ERRr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x23a,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_LAST_DATA_ERRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_BIST_NUMBER_OF_ACTIONSr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x220,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_NUMBER_OF_ACTIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_BIST_PATTERN_WORD_0r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x22b,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_BIST_PATTERN_WORD_1r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x22a,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_BIST_PATTERN_WORD_2r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x229,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_2r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_BIST_PATTERN_WORD_3r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x228,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_BIST_PATTERN_WORD_4r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x227,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_4r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_BIST_PATTERN_WORD_5r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x226,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_5r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_BIST_PATTERN_WORD_6r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x225,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_6r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_BIST_PATTERN_WORD_7r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x224,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_BIST_RATE_LIMITERr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x21f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_RATE_LIMITERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_BIST_SINGLE_BIT_MASKr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x223,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_SINGLE_BIT_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x236,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_BIST_START_ADDRESSr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x221,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_BIST_STATUSESr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x234,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_BIST_STATUSESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00010001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_CALIBRATION_SEQUENCE_ADDRESSr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x245,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_CALIBRATION_SEQUENCE_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x83ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_CALIB_BIST_ERROR_OCCURREDr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x249,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_CALIB_BIST_ERROR_OCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_CALIB_BIST_FULL_MASK_ERROR_COUNTERr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x248,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_CALIB_BIST_FULL_MASK_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_CLAM_SHELLr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x24a,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_CLAM_SHELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_CPU_COMMANDSr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x208,
	SOC_REG_FLAG_SIGNAL,
	13,
	soc_DRCA_CPU_COMMANDSr_fields,
	SOC_RESET_VAL_DEC(0x01f80000, 0x00000000)
	SOC_RESET_MASK_DEC(0xcfffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_DATA_LOCKr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x24e,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_DATA_LOCKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x83ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_DATA_LOCK_TIMEOUT_PRDr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x24d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DATA_LOCK_TIMEOUT_PRDr_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_DDR_2_EXTENDED_MODE_WR_3_REGISTERr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x217,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_2_EXTENDED_MODE_WR_3_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_DDR_CONTROLLER_TRIGGERSr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x200,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_DDR_CONTROLLER_TRIGGERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000d, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_DDR_EXTENDED_MODE_REGISTER_1r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x203,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_EXTENDED_MODE_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_DDR_EXTENDED_MODE_REGISTER_2r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x218,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_EXTENDED_MODE_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_DDR_EXTENDED_MODE_REGISTER_3r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x219,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_EXTENDED_MODE_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_DDR_MODE_REGISTER_1r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x201,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_MODE_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000153, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_DDR_MODE_REGISTER_2r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x202,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_MODE_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000053, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_DPI_POWERr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x110,
	0,
	10,
	soc_DRCA_DPI_POWERr_fields,
	SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_DPI_STATUSr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x114,
	SOC_REG_FLAG_RO,
	4,
	soc_DRCA_DPI_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001171, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_DPI_STAT_CNTRLr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x113,
	0,
	4,
	soc_DRCA_DPI_STAT_CNTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000340, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007771, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x215,
	SOC_REG_FLAG_SIGNAL,
	9,
	soc_DRCA_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00010214, 0x00000000)
	SOC_RESET_MASK_DEC(0x0017371f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_DRAM_INIT_FINISHEDr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x24c,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DRAM_INIT_FINISHEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_DRAM_SETr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x111,
	0,
	10,
	soc_DRCA_DRAM_SETr_fields,
	SOC_RESET_VAL_DEC(0x042a0f8d, 0x00000000)
	SOC_RESET_MASK_DEC(0x8fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_DRAM_TIME_PARAMSr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x112,
	0,
	4,
	soc_DRCA_DRAM_TIME_PARAMSr_fields,
	SOC_RESET_VAL_DEC(0x000a0708, 0x00000000)
	SOC_RESET_MASK_DEC(0x071f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_EXTENDED_MODE_WR_2_REGISTERr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x216,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_EXTENDED_MODE_WR_2_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_GENERAL_CONFIGURATIONSr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x213,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_DRCA_GENERAL_CONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x5420222f, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7ff77f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_GLUE_LOGIC_REGISTERr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x21d,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_DRCA_GLUE_LOGIC_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00014022, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_INIT_SEQUENCE_REGISTERr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x206,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_INIT_SEQUENCE_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_INTERRUPT_MASK_REGISTERr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x10,
	0,
	5,
	soc_DRCA_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_INTERRUPT_REGISTERr */
	soc_block_list[80],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_INTERRUPT,
	5,
	soc_DRCA_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCE_INTERRUPT_REGISTER_TESTr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_INTERRUPT_REGISTER_TEST_BCM88650_B0r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_INTIAL_CALIB_USE_MPRr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x24b,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_INTIAL_CALIB_USE_MPRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_LOOPBACK_CONFIGr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x24f,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_LOOPBACK_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_LOOPBACK_CONTROLr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x250,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_LOOPBACK_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_LOOPBACK_ERROR_OCCURREDr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x256,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_ERROR_OCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_LOOPBACK_FULL_ERR_CNTr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x255,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_FULL_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_LOOPBACK_MASK_WORDr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x253,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_MASK_WORDr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_LOOPBACK_PATTERN_WORDr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x251,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_PATTERN_WORDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_ODT_CONFIGURATION_REGISTERr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x21b,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_ODT_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_PHY_CALIBRATIONr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x244,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_DRCA_PHY_CALIBRATIONr_fields,
	SOC_RESET_VAL_DEC(0x0001e040, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_PHY_CALIB_FINISHEDr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x247,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_PHY_CALIB_FINISHEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_RBUS_ADDRr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x101,
	0,
	2,
	soc_DRCA_RBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_RBUS_RDATAr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x102,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_RBUS_RDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_RBUS_RD_RESULTr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x103,
	0,
	3,
	soc_DRCA_RBUS_RD_RESULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80000011, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_RBUS_WDATAr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x100,
	0,
	1,
	soc_DRCA_RBUS_WDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_REG_0085r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x85,
	0,
	2,
	soc_CFC_REG_0085r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCE_REG_90r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_90r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_REG_0091r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x91,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0091r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_REG_0092r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x92,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0092r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_REG_0209r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x209,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_REG_0209r_fields,
	SOC_RESET_VAL_DEC(0x08002000, 0x00000000)
	SOC_RESET_MASK_DEC(0x9fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_REG_0210r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x210,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_REG_0211r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x211,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_REG_0212r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x212,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_REG_0212r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x13ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_REG_0242r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x242,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_REG_0242r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000013f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_REG_0243r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x243,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_0243r_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_REG_00B0r */
	soc_block_list[80],
	soc_genreg,
	1,
	0xb0,
	0,
	1,
	soc_DRCA_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_REG_00B1r */
	soc_block_list[80],
	soc_genreg,
	1,
	0xb1,
	SOC_REG_FLAG_RO,
	3,
	soc_DRCA_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_REG_00B2r */
	soc_block_list[80],
	soc_genreg,
	1,
	0xb2,
	0,
	1,
	soc_DRCA_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_REG_00B3r */
	soc_block_list[80],
	soc_genreg,
	1,
	0xb3,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_REG_00B4r */
	soc_block_list[80],
	soc_genreg,
	1,
	0xb4,
	0,
	1,
	soc_DRCA_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_REG_00B5r */
	soc_block_list[80],
	soc_genreg,
	1,
	0xb5,
	SOC_REG_FLAG_RO,
	3,
	soc_DRCA_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_REG_00B6r */
	soc_block_list[80],
	soc_genreg,
	1,
	0xb6,
	0,
	1,
	soc_DRCA_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_REG_00B7r */
	soc_block_list[80],
	soc_genreg,
	1,
	0xb7,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_REG_020Ar */
	soc_block_list[80],
	soc_genreg,
	1,
	0x20a,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_REG_020Br */
	soc_block_list[80],
	soc_genreg,
	1,
	0x20b,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_REG_020Cr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x20c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_REG_020Dr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x20d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_REG_020Er */
	soc_block_list[80],
	soc_genreg,
	1,
	0x20e,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_REG_020Fr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x20f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_REG_021Cr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x21c,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_REG_021Cr_fields,
	SOC_RESET_VAL_DEC(0x00000312, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003f17, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_SBUS_BROADCAST_IDr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x86,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_BROADCAST_IDr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_SBUS_LAST_IN_CHAINr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x87,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_LAST_IN_CHAINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_SPARE_REGISTERr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_SPARE_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCE_SPARE_REGISTER_3r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_SPARE_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_SPARE_REGISTER_3_BCM88650_B0r */
	soc_block_list[80],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_SPARE_REGISTER_3_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_VDL_CNTRLr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x246,
	0,
	3,
	soc_DRCA_VDL_CNTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCE_WRITE_READ_RATESr */
	soc_block_list[80],
	soc_genreg,
	1,
	0x214,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_WRITE_READ_RATESr_fields,
	SOC_RESET_VAL_DEC(0x40110000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff7f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_AC_OPERATING_CONDITIONS_1r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x204,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_AC_OPERATING_CONDITIONS_1r_fields,
	SOC_RESET_VAL_DEC(0x08838765, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCF_AC_OPERATING_CONDITIONS_2r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x205,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_AC_OPERATING_CONDITIONS_2r_fields,
	SOC_RESET_VAL_DEC(0x00405133, 0x00000000)
	SOC_RESET_MASK_DEC(0x01f1ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_AC_OPERATING_CONDITIONS_3r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x207,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_AC_OPERATING_CONDITIONS_3r_fields,
	SOC_RESET_VAL_DEC(0x00d24309, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_AC_OPERATING_CONDITIONS_4r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x21a,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_AC_OPERATING_CONDITIONS_4r_fields,
	SOC_RESET_VAL_DEC(0x0606004a, 0x00000000)
	SOC_RESET_MASK_DEC(0xff1f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_AC_OPERATING_CONDITIONS_2_BCM88650_B0r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x205,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_DRCA_AC_OPERATING_CONDITIONS_2_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00405133, 0x00000000)
	SOC_RESET_MASK_DEC(0x03f1ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_BIST_CONFIGURATIONSr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x21e,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_DRCA_BIST_CONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_BIST_END_ADDRESSr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x222,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_END_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_BIST_ERROR_OCCURREDr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x237,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_ERROR_OCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_BIST_FULL_MASK_ERROR_COUNTERr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x235,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_BIST_FULL_MASK_WORD_0r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x233,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_BIST_FULL_MASK_WORD_1r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x232,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_1r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_BIST_FULL_MASK_WORD_2r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x231,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_2r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_BIST_FULL_MASK_WORD_3r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x230,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_3r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_BIST_FULL_MASK_WORD_4r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x22f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_4r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_BIST_FULL_MASK_WORD_5r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x22e,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_5r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_BIST_FULL_MASK_WORD_6r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x22d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_6r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_BIST_FULL_MASK_WORD_7r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x22c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_7r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_BIST_GLOBAL_ERROR_COUNTERr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x238,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_GLOBAL_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_BIST_LAST_ADDR_ERRr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x239,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_LAST_ADDR_ERRr_fields,
	SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_BIST_LAST_DATA_ERRr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x23a,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_LAST_DATA_ERRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_BIST_NUMBER_OF_ACTIONSr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x220,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_NUMBER_OF_ACTIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_BIST_PATTERN_WORD_0r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x22b,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_BIST_PATTERN_WORD_1r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x22a,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_BIST_PATTERN_WORD_2r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x229,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_2r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_BIST_PATTERN_WORD_3r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x228,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_BIST_PATTERN_WORD_4r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x227,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_4r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_BIST_PATTERN_WORD_5r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x226,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_5r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_BIST_PATTERN_WORD_6r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x225,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_6r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_BIST_PATTERN_WORD_7r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x224,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_BIST_RATE_LIMITERr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x21f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_RATE_LIMITERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_BIST_SINGLE_BIT_MASKr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x223,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_SINGLE_BIT_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x236,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_BIST_START_ADDRESSr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x221,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_BIST_STATUSESr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x234,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_BIST_STATUSESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00010001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_CALIBRATION_SEQUENCE_ADDRESSr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x245,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_CALIBRATION_SEQUENCE_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x83ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_CALIB_BIST_ERROR_OCCURREDr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x249,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_CALIB_BIST_ERROR_OCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_CALIB_BIST_FULL_MASK_ERROR_COUNTERr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x248,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_CALIB_BIST_FULL_MASK_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_CLAM_SHELLr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x24a,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_CLAM_SHELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_CPU_COMMANDSr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x208,
	SOC_REG_FLAG_SIGNAL,
	13,
	soc_DRCA_CPU_COMMANDSr_fields,
	SOC_RESET_VAL_DEC(0x01f80000, 0x00000000)
	SOC_RESET_MASK_DEC(0xcfffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_DATA_LOCKr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x24e,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_DATA_LOCKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x83ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_DATA_LOCK_TIMEOUT_PRDr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x24d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DATA_LOCK_TIMEOUT_PRDr_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_DDR_2_EXTENDED_MODE_WR_3_REGISTERr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x217,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_2_EXTENDED_MODE_WR_3_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_DDR_CONTROLLER_TRIGGERSr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x200,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_DDR_CONTROLLER_TRIGGERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000d, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_DDR_EXTENDED_MODE_REGISTER_1r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x203,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_EXTENDED_MODE_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_DDR_EXTENDED_MODE_REGISTER_2r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x218,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_EXTENDED_MODE_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_DDR_EXTENDED_MODE_REGISTER_3r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x219,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_EXTENDED_MODE_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_DDR_MODE_REGISTER_1r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x201,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_MODE_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000153, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_DDR_MODE_REGISTER_2r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x202,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_MODE_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000053, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_DPI_POWERr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x110,
	0,
	10,
	soc_DRCA_DPI_POWERr_fields,
	SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_DPI_STATUSr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x114,
	SOC_REG_FLAG_RO,
	4,
	soc_DRCA_DPI_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001171, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_DPI_STAT_CNTRLr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x113,
	0,
	4,
	soc_DRCA_DPI_STAT_CNTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000340, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007771, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x215,
	SOC_REG_FLAG_SIGNAL,
	9,
	soc_DRCA_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00010214, 0x00000000)
	SOC_RESET_MASK_DEC(0x0017371f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_DRAM_INIT_FINISHEDr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x24c,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DRAM_INIT_FINISHEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_DRAM_SETr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x111,
	0,
	10,
	soc_DRCA_DRAM_SETr_fields,
	SOC_RESET_VAL_DEC(0x042a0f8d, 0x00000000)
	SOC_RESET_MASK_DEC(0x8fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_DRAM_TIME_PARAMSr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x112,
	0,
	4,
	soc_DRCA_DRAM_TIME_PARAMSr_fields,
	SOC_RESET_VAL_DEC(0x000a0708, 0x00000000)
	SOC_RESET_MASK_DEC(0x071f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_EXTENDED_MODE_WR_2_REGISTERr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x216,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_EXTENDED_MODE_WR_2_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_GENERAL_CONFIGURATIONSr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x213,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_DRCA_GENERAL_CONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x5420222f, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7ff77f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_GLUE_LOGIC_REGISTERr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x21d,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_DRCA_GLUE_LOGIC_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00014022, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_INIT_SEQUENCE_REGISTERr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x206,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_INIT_SEQUENCE_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_INTERRUPT_MASK_REGISTERr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x10,
	0,
	5,
	soc_DRCA_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_INTERRUPT_REGISTERr */
	soc_block_list[77],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_INTERRUPT,
	5,
	soc_DRCA_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCF_INTERRUPT_REGISTER_TESTr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_INTERRUPT_REGISTER_TEST_BCM88650_B0r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_INTIAL_CALIB_USE_MPRr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x24b,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_INTIAL_CALIB_USE_MPRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_LOOPBACK_CONFIGr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x24f,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_LOOPBACK_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_LOOPBACK_CONTROLr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x250,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_LOOPBACK_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_LOOPBACK_ERROR_OCCURREDr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x256,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_ERROR_OCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_LOOPBACK_FULL_ERR_CNTr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x255,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_FULL_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_LOOPBACK_MASK_WORDr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x253,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_MASK_WORDr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_LOOPBACK_PATTERN_WORDr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x251,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_PATTERN_WORDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_ODT_CONFIGURATION_REGISTERr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x21b,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_ODT_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_PHY_CALIBRATIONr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x244,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_DRCA_PHY_CALIBRATIONr_fields,
	SOC_RESET_VAL_DEC(0x0001e040, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_PHY_CALIB_FINISHEDr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x247,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_PHY_CALIB_FINISHEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_RBUS_ADDRr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x101,
	0,
	2,
	soc_DRCA_RBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_RBUS_RDATAr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x102,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_RBUS_RDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_RBUS_RD_RESULTr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x103,
	0,
	3,
	soc_DRCA_RBUS_RD_RESULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80000011, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_RBUS_WDATAr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x100,
	0,
	1,
	soc_DRCA_RBUS_WDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_REG_0085r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x85,
	0,
	2,
	soc_CFC_REG_0085r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCF_REG_90r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_90r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_REG_0091r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x91,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0091r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_REG_0092r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x92,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0092r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_REG_0209r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x209,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_REG_0209r_fields,
	SOC_RESET_VAL_DEC(0x08002000, 0x00000000)
	SOC_RESET_MASK_DEC(0x9fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_REG_0210r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x210,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_REG_0211r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x211,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_REG_0212r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x212,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_REG_0212r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x13ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_REG_0242r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x242,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_REG_0242r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000013f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_REG_0243r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x243,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_0243r_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_REG_00B0r */
	soc_block_list[77],
	soc_genreg,
	1,
	0xb0,
	0,
	1,
	soc_DRCA_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_REG_00B1r */
	soc_block_list[77],
	soc_genreg,
	1,
	0xb1,
	SOC_REG_FLAG_RO,
	3,
	soc_DRCA_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_REG_00B2r */
	soc_block_list[77],
	soc_genreg,
	1,
	0xb2,
	0,
	1,
	soc_DRCA_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_REG_00B3r */
	soc_block_list[77],
	soc_genreg,
	1,
	0xb3,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_REG_00B4r */
	soc_block_list[77],
	soc_genreg,
	1,
	0xb4,
	0,
	1,
	soc_DRCA_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_REG_00B5r */
	soc_block_list[77],
	soc_genreg,
	1,
	0xb5,
	SOC_REG_FLAG_RO,
	3,
	soc_DRCA_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_REG_00B6r */
	soc_block_list[77],
	soc_genreg,
	1,
	0xb6,
	0,
	1,
	soc_DRCA_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_REG_00B7r */
	soc_block_list[77],
	soc_genreg,
	1,
	0xb7,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_REG_020Ar */
	soc_block_list[77],
	soc_genreg,
	1,
	0x20a,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_REG_020Br */
	soc_block_list[77],
	soc_genreg,
	1,
	0x20b,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_REG_020Cr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x20c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_REG_020Dr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x20d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_REG_020Er */
	soc_block_list[77],
	soc_genreg,
	1,
	0x20e,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_REG_020Fr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x20f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_REG_021Cr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x21c,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_REG_021Cr_fields,
	SOC_RESET_VAL_DEC(0x00000312, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003f17, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_SBUS_BROADCAST_IDr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x86,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_BROADCAST_IDr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_SBUS_LAST_IN_CHAINr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x87,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_LAST_IN_CHAINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_SPARE_REGISTERr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_SPARE_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCF_SPARE_REGISTER_3r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_SPARE_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_SPARE_REGISTER_3_BCM88650_B0r */
	soc_block_list[77],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_SPARE_REGISTER_3_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_VDL_CNTRLr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x246,
	0,
	3,
	soc_DRCA_VDL_CNTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCF_WRITE_READ_RATESr */
	soc_block_list[77],
	soc_genreg,
	1,
	0x214,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_WRITE_READ_RATESr_fields,
	SOC_RESET_VAL_DEC(0x40110000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff7f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_AC_OPERATING_CONDITIONS_1r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x204,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_AC_OPERATING_CONDITIONS_1r_fields,
	SOC_RESET_VAL_DEC(0x08838765, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCG_AC_OPERATING_CONDITIONS_2r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x205,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_AC_OPERATING_CONDITIONS_2r_fields,
	SOC_RESET_VAL_DEC(0x00405133, 0x00000000)
	SOC_RESET_MASK_DEC(0x01f1ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_AC_OPERATING_CONDITIONS_3r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x207,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_AC_OPERATING_CONDITIONS_3r_fields,
	SOC_RESET_VAL_DEC(0x00d24309, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_AC_OPERATING_CONDITIONS_4r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x21a,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_AC_OPERATING_CONDITIONS_4r_fields,
	SOC_RESET_VAL_DEC(0x0606004a, 0x00000000)
	SOC_RESET_MASK_DEC(0xff1f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_AC_OPERATING_CONDITIONS_2_BCM88650_B0r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x205,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_DRCA_AC_OPERATING_CONDITIONS_2_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00405133, 0x00000000)
	SOC_RESET_MASK_DEC(0x03f1ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_BIST_CONFIGURATIONSr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x21e,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_DRCA_BIST_CONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_BIST_END_ADDRESSr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x222,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_END_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_BIST_ERROR_OCCURREDr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x237,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_ERROR_OCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_BIST_FULL_MASK_ERROR_COUNTERr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x235,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_BIST_FULL_MASK_WORD_0r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x233,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_BIST_FULL_MASK_WORD_1r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x232,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_1r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_BIST_FULL_MASK_WORD_2r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x231,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_2r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_BIST_FULL_MASK_WORD_3r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x230,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_3r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_BIST_FULL_MASK_WORD_4r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x22f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_4r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_BIST_FULL_MASK_WORD_5r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x22e,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_5r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_BIST_FULL_MASK_WORD_6r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x22d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_6r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_BIST_FULL_MASK_WORD_7r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x22c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_7r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_BIST_GLOBAL_ERROR_COUNTERr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x238,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_GLOBAL_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_BIST_LAST_ADDR_ERRr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x239,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_LAST_ADDR_ERRr_fields,
	SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_BIST_LAST_DATA_ERRr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x23a,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_LAST_DATA_ERRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_BIST_NUMBER_OF_ACTIONSr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x220,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_NUMBER_OF_ACTIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_BIST_PATTERN_WORD_0r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x22b,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_BIST_PATTERN_WORD_1r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x22a,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_BIST_PATTERN_WORD_2r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x229,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_2r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_BIST_PATTERN_WORD_3r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x228,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_BIST_PATTERN_WORD_4r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x227,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_4r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_BIST_PATTERN_WORD_5r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x226,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_5r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_BIST_PATTERN_WORD_6r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x225,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_6r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_BIST_PATTERN_WORD_7r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x224,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_BIST_RATE_LIMITERr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x21f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_RATE_LIMITERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_BIST_SINGLE_BIT_MASKr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x223,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_SINGLE_BIT_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x236,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_BIST_START_ADDRESSr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x221,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_BIST_STATUSESr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x234,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_BIST_STATUSESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00010001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_CALIBRATION_SEQUENCE_ADDRESSr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x245,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_CALIBRATION_SEQUENCE_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x83ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_CALIB_BIST_ERROR_OCCURREDr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x249,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_CALIB_BIST_ERROR_OCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_CALIB_BIST_FULL_MASK_ERROR_COUNTERr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x248,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_CALIB_BIST_FULL_MASK_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_CLAM_SHELLr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x24a,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_CLAM_SHELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_CPU_COMMANDSr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x208,
	SOC_REG_FLAG_SIGNAL,
	13,
	soc_DRCA_CPU_COMMANDSr_fields,
	SOC_RESET_VAL_DEC(0x01f80000, 0x00000000)
	SOC_RESET_MASK_DEC(0xcfffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_DATA_LOCKr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x24e,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_DATA_LOCKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x83ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_DATA_LOCK_TIMEOUT_PRDr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x24d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DATA_LOCK_TIMEOUT_PRDr_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_DDR_2_EXTENDED_MODE_WR_3_REGISTERr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x217,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_2_EXTENDED_MODE_WR_3_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_DDR_CONTROLLER_TRIGGERSr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x200,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_DDR_CONTROLLER_TRIGGERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000d, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_DDR_EXTENDED_MODE_REGISTER_1r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x203,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_EXTENDED_MODE_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_DDR_EXTENDED_MODE_REGISTER_2r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x218,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_EXTENDED_MODE_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_DDR_EXTENDED_MODE_REGISTER_3r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x219,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_EXTENDED_MODE_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_DDR_MODE_REGISTER_1r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x201,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_MODE_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000153, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_DDR_MODE_REGISTER_2r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x202,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_MODE_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000053, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_DPI_POWERr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x110,
	0,
	10,
	soc_DRCA_DPI_POWERr_fields,
	SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_DPI_STATUSr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x114,
	SOC_REG_FLAG_RO,
	4,
	soc_DRCA_DPI_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001171, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_DPI_STAT_CNTRLr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x113,
	0,
	4,
	soc_DRCA_DPI_STAT_CNTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000340, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007771, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x215,
	SOC_REG_FLAG_SIGNAL,
	9,
	soc_DRCA_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00010214, 0x00000000)
	SOC_RESET_MASK_DEC(0x0017371f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_DRAM_INIT_FINISHEDr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x24c,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DRAM_INIT_FINISHEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_DRAM_SETr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x111,
	0,
	10,
	soc_DRCA_DRAM_SETr_fields,
	SOC_RESET_VAL_DEC(0x042a0f8d, 0x00000000)
	SOC_RESET_MASK_DEC(0x8fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_DRAM_TIME_PARAMSr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x112,
	0,
	4,
	soc_DRCA_DRAM_TIME_PARAMSr_fields,
	SOC_RESET_VAL_DEC(0x000a0708, 0x00000000)
	SOC_RESET_MASK_DEC(0x071f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_EXTENDED_MODE_WR_2_REGISTERr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x216,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_EXTENDED_MODE_WR_2_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_GENERAL_CONFIGURATIONSr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x213,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_DRCA_GENERAL_CONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x5420222f, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7ff77f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_GLUE_LOGIC_REGISTERr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x21d,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_DRCA_GLUE_LOGIC_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00014022, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_INIT_SEQUENCE_REGISTERr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x206,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_INIT_SEQUENCE_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_INTERRUPT_MASK_REGISTERr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x10,
	0,
	5,
	soc_DRCA_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_INTERRUPT_REGISTERr */
	soc_block_list[78],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_INTERRUPT,
	5,
	soc_DRCA_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCG_INTERRUPT_REGISTER_TESTr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_INTERRUPT_REGISTER_TEST_BCM88650_B0r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_INTIAL_CALIB_USE_MPRr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x24b,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_INTIAL_CALIB_USE_MPRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_LOOPBACK_CONFIGr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x24f,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_LOOPBACK_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_LOOPBACK_CONTROLr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x250,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_LOOPBACK_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_LOOPBACK_ERROR_OCCURREDr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x256,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_ERROR_OCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_LOOPBACK_FULL_ERR_CNTr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x255,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_FULL_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_LOOPBACK_MASK_WORDr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x253,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_MASK_WORDr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_LOOPBACK_PATTERN_WORDr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x251,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_PATTERN_WORDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_ODT_CONFIGURATION_REGISTERr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x21b,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_ODT_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_PHY_CALIBRATIONr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x244,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_DRCA_PHY_CALIBRATIONr_fields,
	SOC_RESET_VAL_DEC(0x0001e040, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_PHY_CALIB_FINISHEDr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x247,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_PHY_CALIB_FINISHEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_RBUS_ADDRr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x101,
	0,
	2,
	soc_DRCA_RBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_RBUS_RDATAr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x102,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_RBUS_RDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_RBUS_RD_RESULTr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x103,
	0,
	3,
	soc_DRCA_RBUS_RD_RESULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80000011, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_RBUS_WDATAr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x100,
	0,
	1,
	soc_DRCA_RBUS_WDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_REG_0085r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x85,
	0,
	2,
	soc_CFC_REG_0085r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCG_REG_90r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_90r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_REG_0091r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x91,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0091r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_REG_0092r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x92,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0092r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_REG_0209r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x209,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_REG_0209r_fields,
	SOC_RESET_VAL_DEC(0x08002000, 0x00000000)
	SOC_RESET_MASK_DEC(0x9fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_REG_0210r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x210,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_REG_0211r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x211,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_REG_0212r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x212,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_REG_0212r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x13ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_REG_0242r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x242,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_REG_0242r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000013f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_REG_0243r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x243,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_0243r_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_REG_00B0r */
	soc_block_list[78],
	soc_genreg,
	1,
	0xb0,
	0,
	1,
	soc_DRCA_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_REG_00B1r */
	soc_block_list[78],
	soc_genreg,
	1,
	0xb1,
	SOC_REG_FLAG_RO,
	3,
	soc_DRCA_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_REG_00B2r */
	soc_block_list[78],
	soc_genreg,
	1,
	0xb2,
	0,
	1,
	soc_DRCA_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_REG_00B3r */
	soc_block_list[78],
	soc_genreg,
	1,
	0xb3,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_REG_00B4r */
	soc_block_list[78],
	soc_genreg,
	1,
	0xb4,
	0,
	1,
	soc_DRCA_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_REG_00B5r */
	soc_block_list[78],
	soc_genreg,
	1,
	0xb5,
	SOC_REG_FLAG_RO,
	3,
	soc_DRCA_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_REG_00B6r */
	soc_block_list[78],
	soc_genreg,
	1,
	0xb6,
	0,
	1,
	soc_DRCA_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_REG_00B7r */
	soc_block_list[78],
	soc_genreg,
	1,
	0xb7,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_REG_020Ar */
	soc_block_list[78],
	soc_genreg,
	1,
	0x20a,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_REG_020Br */
	soc_block_list[78],
	soc_genreg,
	1,
	0x20b,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_REG_020Cr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x20c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_REG_020Dr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x20d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_REG_020Er */
	soc_block_list[78],
	soc_genreg,
	1,
	0x20e,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_REG_020Fr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x20f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_REG_021Cr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x21c,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_REG_021Cr_fields,
	SOC_RESET_VAL_DEC(0x00000312, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003f17, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_SBUS_BROADCAST_IDr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x86,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_BROADCAST_IDr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_SBUS_LAST_IN_CHAINr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x87,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_LAST_IN_CHAINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_SPARE_REGISTERr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_SPARE_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCG_SPARE_REGISTER_3r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_SPARE_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_SPARE_REGISTER_3_BCM88650_B0r */
	soc_block_list[78],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_SPARE_REGISTER_3_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_VDL_CNTRLr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x246,
	0,
	3,
	soc_DRCA_VDL_CNTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCG_WRITE_READ_RATESr */
	soc_block_list[78],
	soc_genreg,
	1,
	0x214,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_WRITE_READ_RATESr_fields,
	SOC_RESET_VAL_DEC(0x40110000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff7f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_AC_OPERATING_CONDITIONS_1r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x204,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_AC_OPERATING_CONDITIONS_1r_fields,
	SOC_RESET_VAL_DEC(0x08838765, 0x00000000)
	SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCH_AC_OPERATING_CONDITIONS_2r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x205,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_AC_OPERATING_CONDITIONS_2r_fields,
	SOC_RESET_VAL_DEC(0x00405133, 0x00000000)
	SOC_RESET_MASK_DEC(0x01f1ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_AC_OPERATING_CONDITIONS_3r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x207,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_AC_OPERATING_CONDITIONS_3r_fields,
	SOC_RESET_VAL_DEC(0x00d24309, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_AC_OPERATING_CONDITIONS_4r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x21a,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_AC_OPERATING_CONDITIONS_4r_fields,
	SOC_RESET_VAL_DEC(0x0606004a, 0x00000000)
	SOC_RESET_MASK_DEC(0xff1f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_AC_OPERATING_CONDITIONS_2_BCM88650_B0r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x205,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_DRCA_AC_OPERATING_CONDITIONS_2_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00405133, 0x00000000)
	SOC_RESET_MASK_DEC(0x03f1ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_BIST_CONFIGURATIONSr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x21e,
	SOC_REG_FLAG_SIGNAL,
	12,
	soc_DRCA_BIST_CONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_BIST_END_ADDRESSr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x222,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_END_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_BIST_ERROR_OCCURREDr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x237,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_ERROR_OCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_BIST_FULL_MASK_ERROR_COUNTERr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x235,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_BIST_FULL_MASK_WORD_0r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x233,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_0r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_BIST_FULL_MASK_WORD_1r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x232,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_1r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_BIST_FULL_MASK_WORD_2r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x231,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_2r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_BIST_FULL_MASK_WORD_3r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x230,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_3r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_BIST_FULL_MASK_WORD_4r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x22f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_4r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_BIST_FULL_MASK_WORD_5r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x22e,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_5r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_BIST_FULL_MASK_WORD_6r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x22d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_6r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_BIST_FULL_MASK_WORD_7r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x22c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_FULL_MASK_WORD_7r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_BIST_GLOBAL_ERROR_COUNTERr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x238,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_GLOBAL_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_BIST_LAST_ADDR_ERRr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x239,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_LAST_ADDR_ERRr_fields,
	SOC_RESET_VAL_DEC(0x03ffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_BIST_LAST_DATA_ERRr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x23a,
	SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_LAST_DATA_ERRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_BIST_NUMBER_OF_ACTIONSr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x220,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_NUMBER_OF_ACTIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_BIST_PATTERN_WORD_0r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x22b,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_BIST_PATTERN_WORD_1r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x22a,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_BIST_PATTERN_WORD_2r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x229,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_2r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_BIST_PATTERN_WORD_3r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x228,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_BIST_PATTERN_WORD_4r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x227,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_4r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_BIST_PATTERN_WORD_5r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x226,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_5r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_BIST_PATTERN_WORD_6r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x225,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_6r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_BIST_PATTERN_WORD_7r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x224,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_PATTERN_WORD_7r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_BIST_RATE_LIMITERr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x21f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_RATE_LIMITERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_BIST_SINGLE_BIT_MASKr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x223,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_SINGLE_BIT_MASKr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x236,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_SINGLE_BIT_MASK_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_BIST_START_ADDRESSr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x221,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_BIST_START_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_BIST_STATUSESr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x234,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_BIST_STATUSESr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00010001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_CALIBRATION_SEQUENCE_ADDRESSr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x245,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_CALIBRATION_SEQUENCE_ADDRESSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x83ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_CALIB_BIST_ERROR_OCCURREDr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x249,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_CALIB_BIST_ERROR_OCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_CALIB_BIST_FULL_MASK_ERROR_COUNTERr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x248,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_CALIB_BIST_FULL_MASK_ERROR_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_CLAM_SHELLr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x24a,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_CLAM_SHELLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_CPU_COMMANDSr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x208,
	SOC_REG_FLAG_SIGNAL,
	13,
	soc_DRCA_CPU_COMMANDSr_fields,
	SOC_RESET_VAL_DEC(0x01f80000, 0x00000000)
	SOC_RESET_MASK_DEC(0xcfffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_DATA_LOCKr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x24e,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_DATA_LOCKr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x83ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_DATA_LOCK_TIMEOUT_PRDr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x24d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DATA_LOCK_TIMEOUT_PRDr_fields,
	SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_DDR_2_EXTENDED_MODE_WR_3_REGISTERr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x217,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_2_EXTENDED_MODE_WR_3_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_DDR_CONTROLLER_TRIGGERSr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x200,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_DDR_CONTROLLER_TRIGGERSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000000d, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_DDR_EXTENDED_MODE_REGISTER_1r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x203,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_EXTENDED_MODE_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_DDR_EXTENDED_MODE_REGISTER_2r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x218,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_EXTENDED_MODE_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_DDR_EXTENDED_MODE_REGISTER_3r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x219,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_EXTENDED_MODE_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_DDR_MODE_REGISTER_1r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x201,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_MODE_REGISTER_1r_fields,
	SOC_RESET_VAL_DEC(0x00000153, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_DDR_MODE_REGISTER_2r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x202,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DDR_MODE_REGISTER_2r_fields,
	SOC_RESET_VAL_DEC(0x00000053, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_DPI_POWERr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x110,
	0,
	10,
	soc_DRCA_DPI_POWERr_fields,
	SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_DPI_STATUSr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x114,
	SOC_REG_FLAG_RO,
	4,
	soc_DRCA_DPI_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001171, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_DPI_STAT_CNTRLr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x113,
	0,
	4,
	soc_DRCA_DPI_STAT_CNTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000340, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007771, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x215,
	SOC_REG_FLAG_SIGNAL,
	9,
	soc_DRCA_DRAM_COMPLIANCE_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00010214, 0x00000000)
	SOC_RESET_MASK_DEC(0x0017371f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_DRAM_INIT_FINISHEDr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x24c,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_DRAM_INIT_FINISHEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_DRAM_SETr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x111,
	0,
	10,
	soc_DRCA_DRAM_SETr_fields,
	SOC_RESET_VAL_DEC(0x042a0f8d, 0x00000000)
	SOC_RESET_MASK_DEC(0x8fff7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_DRAM_TIME_PARAMSr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x112,
	0,
	4,
	soc_DRCA_DRAM_TIME_PARAMSr_fields,
	SOC_RESET_VAL_DEC(0x000a0708, 0x00000000)
	SOC_RESET_MASK_DEC(0x071f1f1f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_EXTENDED_MODE_WR_2_REGISTERr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x216,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_EXTENDED_MODE_WR_2_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_GENERAL_CONFIGURATIONSr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x213,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_DRCA_GENERAL_CONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x5420222f, 0x00000000)
	SOC_RESET_MASK_DEC(0x7f7ff77f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_GLUE_LOGIC_REGISTERr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x21d,
	SOC_REG_FLAG_SIGNAL,
	5,
	soc_DRCA_GLUE_LOGIC_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00014022, 0x00000000)
	SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_INIT_SEQUENCE_REGISTERr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x206,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_INIT_SEQUENCE_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_INTERRUPT_MASK_REGISTERr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x10,
	0,
	5,
	soc_DRCA_INTERRUPT_MASK_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_INTERRUPT_REGISTERr */
	soc_block_list[76],
	soc_genreg,
	1,
	0,
	SOC_REG_FLAG_INTERRUPT,
	5,
	soc_DRCA_INTERRUPT_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCH_INTERRUPT_REGISTER_TESTr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_INTERRUPT_REGISTER_TESTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_INTERRUPT_REGISTER_TEST_BCM88650_B0r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x18,
	SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_INTERRUPT_REGISTER_TEST_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_INTIAL_CALIB_USE_MPRr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x24b,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_INTIAL_CALIB_USE_MPRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_LOOPBACK_CONFIGr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x24f,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_LOOPBACK_CONFIGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_LOOPBACK_CONTROLr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x250,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_LOOPBACK_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_LOOPBACK_ERROR_OCCURREDr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x256,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_ERROR_OCCURREDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_LOOPBACK_FULL_ERR_CNTr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x255,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_FULL_ERR_CNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_LOOPBACK_MASK_WORDr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x253,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_MASK_WORDr_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0xffffffff)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_LOOPBACK_PATTERN_WORDr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x251,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_LOOPBACK_PATTERN_WORDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_ODT_CONFIGURATION_REGISTERr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x21b,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_ODT_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x1f1f1fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_PHY_CALIBRATIONr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x244,
	SOC_REG_FLAG_SIGNAL,
	6,
	soc_DRCA_PHY_CALIBRATIONr_fields,
	SOC_RESET_VAL_DEC(0x0001e040, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_PHY_CALIB_FINISHEDr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x247,
	SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_PHY_CALIB_FINISHEDr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_RBUS_ADDRr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x101,
	0,
	2,
	soc_DRCA_RBUS_ADDRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_RBUS_RDATAr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x102,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_RBUS_RDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_RBUS_RD_RESULTr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x103,
	0,
	3,
	soc_DRCA_RBUS_RD_RESULTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x80000011, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_RBUS_WDATAr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x100,
	0,
	1,
	soc_DRCA_RBUS_WDATAr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_REG_0085r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x85,
	0,
	2,
	soc_CFC_REG_0085r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCH_REG_90r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_90r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_REG_0091r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x91,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0091r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_REG_0092r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x92,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CFC_REG_0092r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_REG_0209r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x209,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_REG_0209r_fields,
	SOC_RESET_VAL_DEC(0x08002000, 0x00000000)
	SOC_RESET_MASK_DEC(0x9fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_REG_0210r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x210,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_REG_0211r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x211,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_REG_0212r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x212,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_REG_0212r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x13ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_REG_0242r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x242,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_REG_0242r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000013f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_REG_0243r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x243,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_0243r_fields,
	SOC_RESET_VAL_DEC(0x00000042, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_REG_00B0r */
	soc_block_list[76],
	soc_genreg,
	1,
	0xb0,
	0,
	1,
	soc_DRCA_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_REG_00B1r */
	soc_block_list[76],
	soc_genreg,
	1,
	0xb1,
	SOC_REG_FLAG_RO,
	3,
	soc_DRCA_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_REG_00B2r */
	soc_block_list[76],
	soc_genreg,
	1,
	0xb2,
	0,
	1,
	soc_DRCA_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_REG_00B3r */
	soc_block_list[76],
	soc_genreg,
	1,
	0xb3,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_REG_00B4r */
	soc_block_list[76],
	soc_genreg,
	1,
	0xb4,
	0,
	1,
	soc_DRCA_REG_00B0r_fields,
	SOC_RESET_VAL_DEC(0x23c34600, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_REG_00B5r */
	soc_block_list[76],
	soc_genreg,
	1,
	0xb5,
	SOC_REG_FLAG_RO,
	3,
	soc_DRCA_REG_00B1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_REG_00B6r */
	soc_block_list[76],
	soc_genreg,
	1,
	0xb6,
	0,
	1,
	soc_DRCA_REG_00B2r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_REG_00B7r */
	soc_block_list[76],
	soc_genreg,
	1,
	0xb7,
	SOC_REG_FLAG_RO,
	1,
	soc_DRCA_REG_00B3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_REG_020Ar */
	soc_block_list[76],
	soc_genreg,
	1,
	0x20a,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_REG_020Br */
	soc_block_list[76],
	soc_genreg,
	1,
	0x20b,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_REG_020Cr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x20c,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_REG_020Dr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x20d,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_REG_020Er */
	soc_block_list[76],
	soc_genreg,
	1,
	0x20e,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Ar_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_REG_020Fr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x20f,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_REG_020Br_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_REG_021Cr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x21c,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_REG_021Cr_fields,
	SOC_RESET_VAL_DEC(0x00000312, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003f17, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_SBUS_BROADCAST_IDr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x86,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_BROADCAST_IDr_fields,
	SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_SBUS_LAST_IN_CHAINr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x87,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_CGM_SBUS_LAST_IN_CHAINr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_SPARE_REGISTERr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x90,
	SOC_REG_FLAG_SIGNAL,
	1,
	soc_DRCA_SPARE_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_DRCH_SPARE_REGISTER_3r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	2,
	soc_DRCA_SPARE_REGISTER_3r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_SPARE_REGISTER_3_BCM88650_B0r */
	soc_block_list[76],
	soc_genreg,
	1,
	0x93,
	SOC_REG_FLAG_SIGNAL,
	3,
	soc_DRCA_SPARE_REGISTER_3_BCM88650_B0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_VDL_CNTRLr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x246,
	0,
	3,
	soc_DRCA_VDL_CNTRLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_DRCH_WRITE_READ_RATESr */
	soc_block_list[76],
	soc_genreg,
	1,
	0x214,
	SOC_REG_FLAG_SIGNAL,
	4,
	soc_DRCA_WRITE_READ_RATESr_fields,
	SOC_RESET_VAL_DEC(0x40110000, 0x00000000)
	SOC_RESET_MASK_DEC(0xff7f3f3f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DRC_GENERALCONFIGURATIONSr */
	soc_block_list[56],
	soc_genreg,
	1,
	0x1813,
	0,
	4,
	soc_DRC_GENERALCONFIGURATIONSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f00f770, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DROPPRECEDENCEMAPPCPr */
	soc_block_list[42],
	soc_genreg,
	1,
	0x60f7,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_DROPPRECEDENCEMAPPCPr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DROP_AGGr */
	soc_block_list[6],
	soc_portreg,
	1,
	0x800004a,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	2,
	soc_DROP_AGGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00007fff)
	74,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_DROP_BYTE_CNTr */
	soc_block_list[5],
	soc_portreg,
	48,
	0xe000070,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_DROP_BYTE_CNT_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0xe000070,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	28,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_DROP_BYTE_CNT_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0xe000070,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	12,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_DROP_BYTE_CNT_INGr */
	soc_block_list[5],
	soc_portreg,
	1,
	0xe000101,
	0,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DROP_BYTE_CNT_ING_64r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x20000101,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_DROP_BYTE_CNT_ING_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DROP_BYTE_CNT_ING_64_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x80010100,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_DROP_BYTE_CNT_ING_64_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_DROP_CBPr */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080105,
	0,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DROP_CBP_64r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x20080120,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_DROP_CBP_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DROP_CBP_64_BCM56640_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x82012000,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_ILAMAC_RX_BYTES_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_DROP_CBP_64_BCM56850_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x8a012f00,
	SOC_REG_FLAG_64_BITS,
	1,
	soc_ILAMAC_RX_BYTES_COUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_DROP_CBP_BCM56634_A0r */
	soc_block_list[5],
	soc_genreg,
	1,
	0xe080110,
	0,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_DROP_CONTROL_0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080017,
	0,
	2,
	soc_DROP_CONTROL_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_DROP_CONTROL_0_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x108000b,
	0,
	1,
	soc_DROP_CONTROL_0_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DROP_CONTROL_0_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6000a00,
	0,
	1,
	soc_DROP_CONTROL_0_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_DROP_CONTROL_0_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x6080018,
	0,
	1,
	soc_DROP_CONTROL_0_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DROP_CONTROL_0_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16001600,
	0,
	1,
	soc_DROP_CONTROL_0_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DROP_CONTROL_0_BCM56640_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16001800,
	0,
	2,
	soc_DROP_CONTROL_0_BCM56640_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DROP_CONTROL_0_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x5080617,
	0,
	1,
	soc_DROP_CONTROL_0_BCM56334_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_DROP_CONTROL_0_BCM56850_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x16001700,
	(3 << SOC_REG_FLAG_ACCSHIFT),
	1,
	soc_DROP_CONTROL_0_BCM56850_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DROP_ICV_FAILED_PKTSr */
	soc_block_list[6],
	soc_portreg,
	1,
	0x8000001,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	3,
	soc_DROP_ICV_FAILED_PKTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DROP_MACSEC_ERROR_PKTSr */
	soc_block_list[6],
	soc_portreg,
	1,
	0x8000002,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	3,
	soc_DROP_ICV_FAILED_PKTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	2,
	-1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_DROP_PKT_CNTr */
	soc_block_list[5],
	soc_portreg,
	1,
	0xe000030,
	0,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_DROP_PKT_CNT_BCM56334_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0xe000040,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	28,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_DROP_PKT_CNT_BCM56624_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0xe000040,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	0,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_DROP_PKT_CNT_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	48,
	0xe000040,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	12,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_DROP_PKT_CNT_INGr */
	soc_block_list[5],
	soc_portreg,
	1,
	0xe000100,
	0,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DROP_PKT_CNT_ING_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x80010000,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DROP_PKT_CNT_ING_BCM56840_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x20000100,
	0,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DROP_PKT_CNT_OVQr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x20000110,
	0,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	39,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_DROP_PKT_CNT_OVQ_BCM56640_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x80011000,
	0,
	1,
	soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_DROP_PKT_CNT_REDr */
	soc_block_list[5],
	soc_portreg,
	1,
	0xe000103,
	0,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_DROP_PKT_CNT_RED_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0xe000108,
	0,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_DROP_PKT_CNT_RQE_BYTE_64r */
	soc_block_list[5],
	soc_genreg,
	11,
	0x8a012000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_ARRAY,
	1,
	soc_DROP_PKT_CNT_RQE_BYTE_64r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_DROP_PKT_CNT_RQE_PKTr */
	soc_block_list[5],
	soc_genreg,
	11,
	0x8a011000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_DROP_PKT_CNT_RQE_PKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_DROP_PKT_CNT_RQE_REDr */
	soc_block_list[5],
	soc_genreg,
	11,
	0x8a020000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_DROP_PKT_CNT_RQE_PKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_DROP_PKT_CNT_RQE_YELr */
	soc_block_list[5],
	soc_genreg,
	11,
	0x8a022000,
	SOC_REG_FLAG_ARRAY,
	1,
	soc_DROP_PKT_CNT_RQE_PKTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_DROP_PKT_CNT_YELr */
	soc_block_list[5],
	soc_portreg,
	1,
	0xe000104,
	0,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_DROP_PKT_CNT_YEL_BCM56634_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0xe00010c,
	0,
	1,
	soc_IBCASTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_DROP_UNCONTROLLED_PORT_ONLY_PKTSr */
	soc_block_list[6],
	soc_portreg,
	1,
	0x8000000,
	SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
	3,
	soc_DROP_ICV_FAILED_PKTSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
	0,
	-1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_DSCP_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa080152,
	0,
	1,
	soc_CFAPMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_DSCP_CONTROL_BCM56142_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa08015a,
	0,
	1,
	soc_CFAPMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DSCP_CONTROL_BCM56150_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x2a011100,
	0,
	1,
	soc_INTFO_QCN_SRAM_TMr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_DSCP_CONTROL_BCM56334_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xa080177,
	0,
	1,
	soc_CFAPMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_DSCP_CONTROL_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x90801b5,
	0,
	1,
	soc_CFAPMEMDEBUGr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_DSCP_DBGCTRLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x8080d0f,
	0,
	2,
	soc_CFAPMEMDEBUG_BCM56820_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_DSCP_TABLE_PARITY_CONTROLr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080013,
	0,
	2,
	soc_L2_ENTRY_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DSCP_TABLE_PARITY_CONTROL_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32011100,
	0,
	1,
	soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_DSCP_TABLE_PARITY_CONTROL_BCM56634_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x90801c2,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DSCP_TABLE_PARITY_CONTROL_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080d11,
	0,
	1,
	soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_DSCP_TABLE_PARITY_STATUSr */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080014,
	SOC_REG_FLAG_RO,
	2,
	soc_DSCP_TABLE_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_DSCP_TABLE_PARITY_STATUS_INTRr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x90801c3,
	0,
	3,
	soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DSCP_TABLE_PARITY_STATUS_INTR_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32011200,
	0,
	3,
	soc_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DSCP_TABLE_PARITY_STATUS_INTR_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080d12,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_DSCP_TABLE_PARITY_STATUS_NACKr */
	soc_block_list[6],
	soc_genreg,
	1,
	0x90801c4,
	0,
	3,
	soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DSCP_TABLE_PARITY_STATUS_NACK_BCM56450_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0x32011300,
	0,
	3,
	soc_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_DSCP_TABLE_PARITY_STATUS_NACK_BCM56840_A0r */
	soc_block_list[6],
	soc_genreg,
	1,
	0xc080d13,
	0,
	3,
	soc_EGR_MASK_PARITY_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DSPENGINECONFIGURATION0r */
	soc_block_list[63],
	soc_genreg,
	1,
	0x450b,
	0,
	5,
	soc_DSPENGINECONFIGURATION0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f7f7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DSPENGINECONFIGURATION1r */
	soc_block_list[63],
	soc_genreg,
	1,
	0x4514,
	0,
	5,
	soc_DSPENGINECONFIGURATION0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x3f7f7fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DSPEVENTTABLEr */
	soc_block_list[63],
	soc_genreg,
	1,
	0x4505,
	0,
	1,
	soc_DSPEVENTTABLEr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DSPHEADER0r */
	soc_block_list[63],
	soc_genreg,
	1,
	0x450c,
	0,
	1,
	soc_DSPHEADER0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DSPHEADER1r */
	soc_block_list[63],
	soc_genreg,
	1,
	0x4515,
	0,
	1,
	soc_DSPHEADER1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DVCFCTH_0r */
	soc_block_list[46],
	soc_genreg,
	1,
	0x5938,
	SOC_REG_FLAG_64_BITS,
	4,
	soc_DVCFCTH_0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x01ff01ff)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DVCFCTH_1r */
	soc_block_list[46],
	soc_genreg,
	1,
	0x593a,
	0,
	2,
	soc_DVCFCTH_1r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DVS_CREDIT_COUNTERr */
	soc_block_list[48],
	soc_genreg,
	1,
	0x4270,
	0,
	2,
	soc_DVS_CREDIT_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DVS_CREDIT_COUNTER_CONFIGURATION_REGISTERr */
	soc_block_list[48],
	soc_genreg,
	1,
	0x439a,
	0,
	5,
	soc_DVS_CREDIT_COUNTER_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x8037f07f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DVS_FC_AND_RCI_COUNTERS_CONFIGURATION_REGISTERr */
	soc_block_list[48],
	soc_genreg,
	1,
	0x439b,
	0,
	12,
	soc_DVS_FC_AND_RCI_COUNTERS_CONFIGURATION_REGISTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xfdffff7f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DVS_FLOW_CONTROL_COUNTERr */
	soc_block_list[48],
	soc_genreg,
	1,
	0x4272,
	0,
	2,
	soc_DVS_FLOW_CONTROL_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DVS_LINK_STATUSr */
	soc_block_list[48],
	soc_genreg,
	1,
	0x4273,
	0,
	3,
	soc_DVS_LINK_STATUSr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x0000773f, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_DVS_RCI_COUNTERr */
	soc_block_list[48],
	soc_genreg,
	1,
	0x4271,
	0,
	2,
	soc_DVS_RCI_COUNTERr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DYNAMIC_PORT_RECFG_VECTOR_CFG_31_00r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x32000900,
	0,
	1,
	soc_DYNAMIC_PORT_RECFG_VECTOR_CFG_31_00r_fields,
	SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
	SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_REG_INT_DYNAMIC_PORT_RECFG_VECTOR_CFG_41_32r */
	soc_block_list[5],
	soc_genreg,
	1,
	0x32000a00,
	0,
	1,
	soc_DYNAMIC_PORT_RECFG_VECTOR_CFG_41_32r_fields,
	SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
	SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_DYNCELLCOUNTr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x41,
	SOC_REG_FLAG_RO,
	1,
	soc_DYNCELLCOUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_DYNCELLCOUNT_BCM53314_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x5d,
	SOC_REG_FLAG_RO,
	1,
	soc_DYNCELLCOUNT_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_DYNCELLCOUNT_BCM56142_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x12e,
	SOC_REG_FLAG_RO,
	1,
	soc_DYNCELLCOUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DYNCELLCOUNT_BCM56150_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x12e00,
	SOC_REG_FLAG_RO,
	1,
	soc_DYNCELLCOUNT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	79,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_DYNCELLCOUNT_BCM56218_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x38,
	SOC_REG_FLAG_RO,
	1,
	soc_DYNCELLCOUNT_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_DYNCELLCOUNT_BCM56224_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x5d,
	SOC_REG_FLAG_RO,
	1,
	soc_DYNCELLCOUNTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    { /* SOC_REG_INT_DYNCELLCOUNT_BCM56314_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x41,
	SOC_REG_FLAG_RO,
	1,
	soc_DYNCELLCOUNT_BCM56314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    { /* SOC_REG_INT_DYNCELLLIMITr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x40,
	0,
	2,
	soc_DYNCELLLIMITr_fields,
	SOC_RESET_VAL_DEC(0x00010400, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_DYNCELLLIMIT_BCM53314_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x5c,
	0,
	2,
	soc_DYNCELLLIMIT_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x00948960, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_DYNCELLLIMIT_BCM56142_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x12d,
	0,
	2,
	soc_DYNCELLLIMIT_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00804400, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DYNCELLLIMIT_BCM56150_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x12d00,
	0,
	2,
	soc_DYNCELLLIMIT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00804400, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	79,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_DYNCELLLIMIT_BCM56218_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x37,
	0,
	2,
	soc_DYNCELLLIMIT_BCM56218_A0r_fields,
	SOC_RESET_VAL_DEC(0x00201400, 0x00000000)
	SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_DYNCELLLIMIT_BCM56224_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x5c,
	0,
	2,
	soc_DYNCELLLIMIT_BCM56224_A0r_fields,
	SOC_RESET_VAL_DEC(0x00804400, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    { /* SOC_REG_INT_DYNCELLLIMIT_BCM56314_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x40,
	0,
	2,
	soc_DYNCELLLIMIT_BCM56314_A0r_fields,
	SOC_RESET_VAL_DEC(0x007c0400, 0x00000000)
	SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_REG_INT_DYNCELLLIMIT_BCM56504_B0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x40,
	0,
	2,
	soc_DYNCELLLIMIT_BCM56504_B0r_fields,
	SOC_RESET_VAL_DEC(0x00004400, 0x00000000)
	SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_DYNCELLLIMIT_BCM56514_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x40,
	0,
	2,
	soc_DYNCELLLIMIT_BCM56514_A0r_fields,
	SOC_RESET_VAL_DEC(0x00e00400, 0x00000000)
	SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_DYNPKTCNTPORTr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3b,
	SOC_REG_FLAG_RO,
	1,
	soc_DYNPKTCNTPORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_DYNPKTCNTPORT_BCM56142_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0xcc,
	SOC_REG_FLAG_RO,
	1,
	soc_DYNPKTCNTPORTr_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DYNPKTCNTPORT_BCM56150_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0xcc00,
	SOC_REG_FLAG_RO,
	1,
	soc_DYNPKTCNTPORT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	79,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_DYNRESETLIMPORTr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3a,
	0,
	1,
	soc_DYNRESETLIMPORTr_fields,
	SOC_RESET_VAL_DEC(0x000002da, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_DYNRESETLIMPORT_BCM53314_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x3a,
	0,
	1,
	soc_DYNRESETLIMPORT_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x000001e3, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_DYNRESETLIMPORT_BCM56142_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0xcb,
	0,
	1,
	soc_DYNRESETLIMPORT_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000044b, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DYNRESETLIMPORT_BCM56150_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0xcb00,
	0,
	1,
	soc_DYNRESETLIMPORT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x0000044b, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	79,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_DYNXQCNTPORTr */
	soc_block_list[5],
	soc_portreg,
	1,
	0x39,
	0,
	1,
	soc_DYNXQCNTPORTr_fields,
	SOC_RESET_VAL_DEC(0x000003cf, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_DYNXQCNTPORT_BCM53314_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0x39,
	0,
	1,
	soc_DYNXQCNTPORT_BCM53314_A0r_fields,
	SOC_RESET_VAL_DEC(0x000001e7, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_DYNXQCNTPORT_BCM56142_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0xca,
	0,
	1,
	soc_DYNXQCNTPORT_BCM56142_A0r_fields,
	SOC_RESET_VAL_DEC(0x000005b9, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	-1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_DYNXQCNTPORT_BCM56150_A0r */
	soc_block_list[5],
	soc_portreg,
	1,
	0xca00,
	0,
	1,
	soc_DYNXQCNTPORT_BCM56150_A0r_fields,
	SOC_RESET_VAL_DEC(0x000005b9, 0x00000000)
	SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
	-1,
	79,
    },
#endif /* chips */

