Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Sep 21 01:26:28 2020
| Host         : Kevin-II running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file basys3_timing_summary_routed.rpt -pb basys3_timing_summary_routed.pb -rpx basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.515        0.000                      0                   49        0.175        0.000                      0                   49        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.515        0.000                      0                   49        0.175        0.000                      0                   49        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.515ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 1.657ns (48.662%)  route 1.748ns (51.338%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.547     5.068    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y26         FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.748     7.272    motorAB/ena/reset_reg
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     7.396 r  motorAB/ena/period[0]_i_2/O
                         net (fo=1, routed)           0.000     7.396    motorAB/ena/period[0]_i_2_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.797 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.797    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.911 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.025 r  motorAB/ena/period_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.025    motorAB/ena/period_reg[8]_i_1_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.139 r  motorAB/ena/period_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.139    motorAB/ena/period_reg[12]_i_1_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.473 r  motorAB/ena/period_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.473    motorAB/ena/period_reg[16]_i_1_n_6
    SLICE_X28Y23         FDRE                                         r  motorAB/ena/period_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.432    14.773    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  motorAB/ena/period_reg[17]/C
                         clock pessimism              0.188    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X28Y23         FDRE (Setup_fdre_C_D)        0.062    14.988    motorAB/ena/period_reg[17]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  6.515    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 1.546ns (46.932%)  route 1.748ns (53.068%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.547     5.068    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y26         FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.748     7.272    motorAB/ena/reset_reg
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     7.396 r  motorAB/ena/period[0]_i_2/O
                         net (fo=1, routed)           0.000     7.396    motorAB/ena/period[0]_i_2_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.797 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.797    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.911 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.025 r  motorAB/ena/period_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.025    motorAB/ena/period_reg[8]_i_1_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.139 r  motorAB/ena/period_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.139    motorAB/ena/period_reg[12]_i_1_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.362 r  motorAB/ena/period_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.362    motorAB/ena/period_reg[16]_i_1_n_7
    SLICE_X28Y23         FDRE                                         r  motorAB/ena/period_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.432    14.773    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  motorAB/ena/period_reg[16]/C
                         clock pessimism              0.188    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X28Y23         FDRE (Setup_fdre_C_D)        0.062    14.988    motorAB/ena/period_reg[16]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.630ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 1.543ns (46.884%)  route 1.748ns (53.116%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.547     5.068    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y26         FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.748     7.272    motorAB/ena/reset_reg
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     7.396 r  motorAB/ena/period[0]_i_2/O
                         net (fo=1, routed)           0.000     7.396    motorAB/ena/period[0]_i_2_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.797 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.797    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.911 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.025 r  motorAB/ena/period_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.025    motorAB/ena/period_reg[8]_i_1_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.359 r  motorAB/ena/period_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.359    motorAB/ena/period_reg[12]_i_1_n_6
    SLICE_X28Y22         FDRE                                         r  motorAB/ena/period_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.433    14.774    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  motorAB/ena/period_reg[13]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X28Y22         FDRE (Setup_fdre_C_D)        0.062    14.989    motorAB/ena/period_reg[13]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  6.630    

Slack (MET) :             6.651ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 1.522ns (46.542%)  route 1.748ns (53.458%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.547     5.068    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y26         FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.748     7.272    motorAB/ena/reset_reg
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     7.396 r  motorAB/ena/period[0]_i_2/O
                         net (fo=1, routed)           0.000     7.396    motorAB/ena/period[0]_i_2_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.797 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.797    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.911 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.025 r  motorAB/ena/period_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.025    motorAB/ena/period_reg[8]_i_1_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.338 r  motorAB/ena/period_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.338    motorAB/ena/period_reg[12]_i_1_n_4
    SLICE_X28Y22         FDRE                                         r  motorAB/ena/period_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.433    14.774    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  motorAB/ena/period_reg[15]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X28Y22         FDRE (Setup_fdre_C_D)        0.062    14.989    motorAB/ena/period_reg[15]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                  6.651    

Slack (MET) :             6.725ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 1.448ns (45.305%)  route 1.748ns (54.695%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.547     5.068    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y26         FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.748     7.272    motorAB/ena/reset_reg
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     7.396 r  motorAB/ena/period[0]_i_2/O
                         net (fo=1, routed)           0.000     7.396    motorAB/ena/period[0]_i_2_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.797 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.797    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.911 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.025 r  motorAB/ena/period_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.025    motorAB/ena/period_reg[8]_i_1_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.264 r  motorAB/ena/period_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.264    motorAB/ena/period_reg[12]_i_1_n_5
    SLICE_X28Y22         FDRE                                         r  motorAB/ena/period_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.433    14.774    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  motorAB/ena/period_reg[14]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X28Y22         FDRE (Setup_fdre_C_D)        0.062    14.989    motorAB/ena/period_reg[14]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                          -8.264    
  -------------------------------------------------------------------
                         slack                                  6.725    

Slack (MET) :             6.741ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 1.432ns (45.030%)  route 1.748ns (54.970%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.547     5.068    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y26         FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.748     7.272    motorAB/ena/reset_reg
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     7.396 r  motorAB/ena/period[0]_i_2/O
                         net (fo=1, routed)           0.000     7.396    motorAB/ena/period[0]_i_2_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.797 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.797    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.911 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.025 r  motorAB/ena/period_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.025    motorAB/ena/period_reg[8]_i_1_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.248 r  motorAB/ena/period_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.248    motorAB/ena/period_reg[12]_i_1_n_7
    SLICE_X28Y22         FDRE                                         r  motorAB/ena/period_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.433    14.774    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  motorAB/ena/period_reg[12]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X28Y22         FDRE (Setup_fdre_C_D)        0.062    14.989    motorAB/ena/period_reg[12]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                          -8.248    
  -------------------------------------------------------------------
                         slack                                  6.741    

Slack (MET) :             6.746ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 1.429ns (44.978%)  route 1.748ns (55.022%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.547     5.068    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y26         FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.748     7.272    motorAB/ena/reset_reg
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     7.396 r  motorAB/ena/period[0]_i_2/O
                         net (fo=1, routed)           0.000     7.396    motorAB/ena/period[0]_i_2_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.797 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.797    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.911 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.245 r  motorAB/ena/period_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.245    motorAB/ena/period_reg[8]_i_1_n_6
    SLICE_X28Y21         FDRE                                         r  motorAB/ena/period_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.435    14.776    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  motorAB/ena/period_reg[9]/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X28Y21         FDRE (Setup_fdre_C_D)        0.062    14.991    motorAB/ena/period_reg[9]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  6.746    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 1.408ns (44.612%)  route 1.748ns (55.388%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.547     5.068    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y26         FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.748     7.272    motorAB/ena/reset_reg
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     7.396 r  motorAB/ena/period[0]_i_2/O
                         net (fo=1, routed)           0.000     7.396    motorAB/ena/period[0]_i_2_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.797 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.797    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.911 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.224 r  motorAB/ena/period_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.224    motorAB/ena/period_reg[8]_i_1_n_4
    SLICE_X28Y21         FDRE                                         r  motorAB/ena/period_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.435    14.776    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  motorAB/ena/period_reg[11]/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X28Y21         FDRE (Setup_fdre_C_D)        0.062    14.991    motorAB/ena/period_reg[11]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  6.767    

Slack (MET) :             6.841ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 1.334ns (43.282%)  route 1.748ns (56.718%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.547     5.068    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y26         FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.748     7.272    motorAB/ena/reset_reg
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     7.396 r  motorAB/ena/period[0]_i_2/O
                         net (fo=1, routed)           0.000     7.396    motorAB/ena/period[0]_i_2_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.797 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.797    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.911 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.150 r  motorAB/ena/period_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.150    motorAB/ena/period_reg[8]_i_1_n_5
    SLICE_X28Y21         FDRE                                         r  motorAB/ena/period_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.435    14.776    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  motorAB/ena/period_reg[10]/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X28Y21         FDRE (Setup_fdre_C_D)        0.062    14.991    motorAB/ena/period_reg[10]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  6.841    

Slack (MET) :             6.857ns  (required time - arrival time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 1.318ns (42.986%)  route 1.748ns (57.014%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.547     5.068    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y26         FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          1.748     7.272    motorAB/ena/reset_reg
    SLICE_X28Y19         LUT2 (Prop_lut2_I1_O)        0.124     7.396 r  motorAB/ena/period[0]_i_2/O
                         net (fo=1, routed)           0.000     7.396    motorAB/ena/period[0]_i_2_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.797 r  motorAB/ena/period_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.797    motorAB/ena/period_reg[0]_i_1_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.911 r  motorAB/ena/period_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.911    motorAB/ena/period_reg[4]_i_1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.134 r  motorAB/ena/period_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.134    motorAB/ena/period_reg[8]_i_1_n_7
    SLICE_X28Y21         FDRE                                         r  motorAB/ena/period_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.435    14.776    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  motorAB/ena/period_reg[8]/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X28Y21         FDRE (Setup_fdre_C_D)        0.062    14.991    motorAB/ena/period_reg[8]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                          -8.134    
  -------------------------------------------------------------------
                         slack                                  6.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 SSeg/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSeg/reset_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.583     1.466    SSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y26         FDCE                                         r  SSeg/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SSeg/count_reg[16]/Q
                         net (fo=8, routed)           0.122     1.730    SSeg/p_1_in[0]
    SLICE_X64Y26         LUT6 (Prop_lut6_I4_O)        0.045     1.775 r  SSeg/reset_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.775    SSeg/reset_reg_i_1__0_n_0
    SLICE_X64Y26         FDRE                                         r  SSeg/reset_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.851     1.978    SSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  SSeg/reset_reg_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.120     1.599    SSeg/reset_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.251ns (41.291%)  route 0.357ns (58.709%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.551     1.434    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y26         FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          0.357     1.932    motorAB/ena/reset_reg
    SLICE_X28Y22         LUT3 (Prop_lut3_I1_O)        0.045     1.977 r  motorAB/ena/period[12]_i_4/O
                         net (fo=1, routed)           0.000     1.977    motorAB/ena/period[12]_i_4_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.042 r  motorAB/ena/period_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.042    motorAB/ena/period_reg[12]_i_1_n_6
    SLICE_X28Y22         FDRE                                         r  motorAB/ena/period_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.820     1.947    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  motorAB/ena/period_reg[13]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X28Y22         FDRE (Hold_fdre_C_D)         0.105     1.803    motorAB/ena/period_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.249ns (40.962%)  route 0.359ns (59.038%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.551     1.434    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y26         FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          0.359     1.934    motorAB/ena/reset_reg
    SLICE_X28Y22         LUT3 (Prop_lut3_I1_O)        0.045     1.979 r  motorAB/ena/period[12]_i_2/O
                         net (fo=1, routed)           0.000     1.979    motorAB/ena/period[12]_i_2_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.042 r  motorAB/ena/period_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.042    motorAB/ena/period_reg[12]_i_1_n_4
    SLICE_X28Y22         FDRE                                         r  motorAB/ena/period_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.820     1.947    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  motorAB/ena/period_reg[15]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X28Y22         FDRE (Hold_fdre_C_D)         0.105     1.803    motorAB/ena/period_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 motorAB/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorAB/ena/period_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.256ns (41.702%)  route 0.358ns (58.298%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.551     1.434    motorAB/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y26         FDRE                                         r  motorAB/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  motorAB/reset_reg_reg/Q
                         net (fo=19, routed)          0.358     1.933    motorAB/ena/reset_reg
    SLICE_X28Y22         LUT3 (Prop_lut3_I1_O)        0.045     1.978 r  motorAB/ena/period[12]_i_5/O
                         net (fo=1, routed)           0.000     1.978    motorAB/ena/period[12]_i_5_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.048 r  motorAB/ena/period_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.048    motorAB/ena/period_reg[12]_i_1_n_7
    SLICE_X28Y22         FDRE                                         r  motorAB/ena/period_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.820     1.947    motorAB/ena/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  motorAB/ena/period_reg[12]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X28Y22         FDRE (Hold_fdre_C_D)         0.105     1.803    motorAB/ena/period_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 SSeg/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSeg/an_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (51.005%)  route 0.182ns (48.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.583     1.466    SSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y26         FDCE                                         r  SSeg/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  SSeg/count_reg[16]/Q
                         net (fo=8, routed)           0.182     1.789    SSeg/p_1_in[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.048     1.837 r  SSeg/an_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     1.837    SSeg/an_temp[3]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  SSeg/an_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    SSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  SSeg/an_temp_reg[3]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.107     1.588    SSeg/an_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 SSeg/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSeg/an_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.190ns (51.000%)  route 0.183ns (49.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.583     1.466    SSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y26         FDCE                                         r  SSeg/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SSeg/count_reg[16]/Q
                         net (fo=8, routed)           0.183     1.790    SSeg/p_1_in[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.049     1.839 r  SSeg/an_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.839    SSeg/an_temp[2]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  SSeg/an_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    SSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  SSeg/an_temp_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.107     1.588    SSeg/an_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SSeg/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSeg/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.582     1.465    SSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y24         FDCE                                         r  SSeg/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  SSeg/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.714    SSeg/count_reg_n_0_[11]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  SSeg/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    SSeg/count_reg[8]_i_1_n_4
    SLICE_X65Y24         FDCE                                         r  SSeg/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.850     1.977    SSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y24         FDCE                                         r  SSeg/count_reg[11]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDCE (Hold_fdce_C_D)         0.105     1.570    SSeg/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SSeg/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSeg/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.582     1.465    SSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y25         FDCE                                         r  SSeg/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  SSeg/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.714    SSeg/count_reg_n_0_[15]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  SSeg/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    SSeg/count_reg[12]_i_1_n_4
    SLICE_X65Y25         FDCE                                         r  SSeg/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.850     1.977    SSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y25         FDCE                                         r  SSeg/count_reg[15]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y25         FDCE (Hold_fdce_C_D)         0.105     1.570    SSeg/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SSeg/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSeg/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    SSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y22         FDCE                                         r  SSeg/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  SSeg/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.717    SSeg/count_reg_n_0_[3]
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  SSeg/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    SSeg/count_reg[0]_i_1_n_4
    SLICE_X65Y22         FDCE                                         r  SSeg/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    SSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y22         FDCE                                         r  SSeg/count_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y22         FDCE (Hold_fdce_C_D)         0.105     1.573    SSeg/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SSeg/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSeg/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.583     1.466    SSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y23         FDCE                                         r  SSeg/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  SSeg/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.715    SSeg/count_reg_n_0_[7]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  SSeg/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    SSeg/count_reg[4]_i_1_n_4
    SLICE_X65Y23         FDCE                                         r  SSeg/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.851     1.978    SSeg/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y23         FDCE                                         r  SSeg/count_reg[7]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDCE (Hold_fdce_C_D)         0.105     1.571    SSeg/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   SSeg/an_temp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   SSeg/an_temp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   SSeg/an_temp_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   SSeg/an_temp_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   SSeg/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   SSeg/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   SSeg/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   SSeg/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   SSeg/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   SSeg/an_temp_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   SSeg/an_temp_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   SSeg/an_temp_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   SSeg/an_temp_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   SSeg/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   SSeg/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   SSeg/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   SSeg/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   SSeg/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   SSeg/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   SSeg/an_temp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   SSeg/an_temp_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   SSeg/an_temp_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   SSeg/an_temp_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   SSeg/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   SSeg/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   SSeg/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   SSeg/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   SSeg/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   SSeg/count_reg[14]/C



