<def f='master/drivers/net/ark/ark_pktgen.h' l='25' ll='44'/>
<size>96</size>
<doc f='master/drivers/net/ark/ark_pktgen.h' l='21'>/*
 * This is an overlay structure to a memory mapped FPGA device.  These
 * structs will never be instantiated in ram memory
 */</doc>
<mbr r='ark_pkt_gen_regs::r0' o='0' t='uint32_t'/>
<mbr r='ark_pkt_gen_regs::pkt_start_stop' o='32' t='volatile uint32_t'/>
<mbr r='ark_pkt_gen_regs::pkt_ctrl' o='64' t='volatile uint32_t'/>
<mbr r='ark_pkt_gen_regs::pkt_payload' o='96' t='uint32_t'/>
<mbr r='ark_pkt_gen_regs::pkt_spacing' o='128' t='uint32_t'/>
<mbr r='ark_pkt_gen_regs::pkt_size_min' o='160' t='uint32_t'/>
<mbr r='ark_pkt_gen_regs::pkt_size_max' o='192' t='uint32_t'/>
<mbr r='ark_pkt_gen_regs::pkt_size_incr' o='224' t='uint32_t'/>
<mbr r='ark_pkt_gen_regs::num_pkts' o='256' t='volatile uint32_t'/>
<mbr r='ark_pkt_gen_regs::pkts_sent' o='288' t='volatile uint32_t'/>
<mbr r='ark_pkt_gen_regs::src_mac_addr_l' o='320' t='uint32_t'/>
<mbr r='ark_pkt_gen_regs::src_mac_addr_h' o='352' t='uint32_t'/>
<mbr r='ark_pkt_gen_regs::dst_mac_addr_l' o='384' t='uint32_t'/>
<mbr r='ark_pkt_gen_regs::dst_mac_addr_h' o='416' t='uint32_t'/>
<mbr r='ark_pkt_gen_regs::eth_type' o='448' t='uint32_t'/>
<mbr r='ark_pkt_gen_regs::hdr_dw' o='480' t='uint32_t [7]'/>
<mbr r='ark_pkt_gen_regs::start_offset' o='704' t='uint32_t'/>
<mbr r='ark_pkt_gen_regs::bytes_per_cycle' o='736' t='uint32_t'/>
