/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Feb 20 00:05:23 2015
 *                 Full Compile MD5 Checksum  f4a546a20d0bd1f244e0d6a139e85ce0
 *                     (minus title and desc)
 *                 MD5 Checksum               a9d9eeea3a1c30a122d08de69d07786c
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15715
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_XPT_TSIO_CALIB_REGISTERS_H__
#define BCHP_XPT_TSIO_CALIB_REGISTERS_H__

/***************************************************************************
 *XPT_TSIO_CALIB_REGISTERS
 ***************************************************************************/
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL   0x00a0f000 /* [RW] TSIO Pad Control Register */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_CTRL 0x00a0f004 /* [RW] TSIO Control Register */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_DLCM_L_PHASE_SELECT 0x00a0f010 /* [RW] Sampling Clock Phase Select for the 'left' line monitor */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CENTER_TAP_PHASE_SELECT 0x00a0f014 /* [RW] Sampling Clock Phase Select for the 'center' line monitor */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_DLCM_R_PHASE_SELECT 0x00a0f018 /* [RW] Sampling Clock Phase Select for the 'right' line monitor */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_CTRL 0x00a0f020 /* [RW] TSIO Training Control Register */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_PATTERN 0x00a0f024 /* [RW] TSIO Training Pattern */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_MEMORY_START_ADDR 0x00a0f028 /* [RW] Start Address of the Training Memory */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_TRAINING_MEMORY_ADDR 0x00a0f02c /* [RO] Current Address of the Training Memory */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_NUM_VDL_ITERATIONS 0x00a0f030 /* [RW] Number of VDL Iterations */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_INCREMENT 0x00a0f034 /* [RW] VDL Increment Value */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_A_VALUE 0x00a0f040 /* [RW] Value for XVDL_A */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_B_VALUE 0x00a0f044 /* [RW] Value for XVDL_B */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_C_VALUE 0x00a0f048 /* [RW] Value for XVDL_C */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_TX_CLK 0x00a0f04c /* [RW] Value for XVDL on Tx clk path */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_TX_DATA 0x00a0f050 /* [RW] Value for XVDL on Tx data path */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_CFG   0x00a0f054 /* [RW] Special XVDL config mode for robustness on Rx path */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_STEP_CALIB_CTRL 0x00a0f058 /* [RW] TSIO VDL Auto Step Size Calibration Control Register */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_CALIB_STATUS 0x00a0f05c /* [RO] VDL auto-calib status register */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_SEGMENT 0x00a0f060 /* [RW] Number of VDL segments in each XVDL */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_XVDL_A_VALUE 0x00a0f064 /* [RO] Current Value for XVDL_A */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_XVDL_B_VALUE 0x00a0f068 /* [RO] Current Value for XVDL_B */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_XVDL_C_VALUE 0x00a0f06c /* [RO] Current Value for XVDL_C */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_SYNC_COUNT 0x00a0f070 /* [RW] TSIO Sync Count register */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_SYNC_STATUS 0x00a0f074 /* [RO] TSIO Sync status */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_SYNC_COUNT 0x00a0f078 /* [RO] Received sync count statistics for debug purposes */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_DEBUG_0 0x00a0f07c /* [RW] TSIO Debug Register */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_DEBUG_1 0x00a0f080 /* [RO] TSIO Debug Register */

/***************************************************************************
 *PAD_CTRL - TSIO Pad Control Register
 ***************************************************************************/
/* XPT_TSIO_CALIB_REGISTERS :: PAD_CTRL :: reserved0 [31:29] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_reserved0_MASK      0xe0000000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_reserved0_SHIFT     29

/* XPT_TSIO_CALIB_REGISTERS :: PAD_CTRL :: TX_DATA_PWRDN [28:28] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_DATA_PWRDN_MASK  0x10000000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_DATA_PWRDN_SHIFT 28
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_DATA_PWRDN_DEFAULT 0x00000001

/* XPT_TSIO_CALIB_REGISTERS :: PAD_CTRL :: TX_DATA_S0 [27:27] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_DATA_S0_MASK     0x08000000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_DATA_S0_SHIFT    27
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_DATA_S0_DEFAULT  0x00000000

/* XPT_TSIO_CALIB_REGISTERS :: PAD_CTRL :: TX_DATA_S1 [26:26] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_DATA_S1_MASK     0x04000000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_DATA_S1_SHIFT    26
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_DATA_S1_DEFAULT  0x00000000

/* XPT_TSIO_CALIB_REGISTERS :: PAD_CTRL :: TX_DATA_OEB [25:25] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_DATA_OEB_MASK    0x02000000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_DATA_OEB_SHIFT   25
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_DATA_OEB_DEFAULT 0x00000001

/* XPT_TSIO_CALIB_REGISTERS :: PAD_CTRL :: TX_DATA_VCM_PROG [24:24] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_DATA_VCM_PROG_MASK 0x01000000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_DATA_VCM_PROG_SHIFT 24
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_DATA_VCM_PROG_DEFAULT 0x00000000

/* XPT_TSIO_CALIB_REGISTERS :: PAD_CTRL :: reserved1 [23:21] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_reserved1_MASK      0x00e00000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_reserved1_SHIFT     21

/* XPT_TSIO_CALIB_REGISTERS :: PAD_CTRL :: TX_CLK_PWRDN [20:20] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_CLK_PWRDN_MASK   0x00100000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_CLK_PWRDN_SHIFT  20
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_CLK_PWRDN_DEFAULT 0x00000001

/* XPT_TSIO_CALIB_REGISTERS :: PAD_CTRL :: TX_CLK_S0 [19:19] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_CLK_S0_MASK      0x00080000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_CLK_S0_SHIFT     19
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_CLK_S0_DEFAULT   0x00000000

/* XPT_TSIO_CALIB_REGISTERS :: PAD_CTRL :: TX_CLK_S1 [18:18] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_CLK_S1_MASK      0x00040000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_CLK_S1_SHIFT     18
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_CLK_S1_DEFAULT   0x00000000

/* XPT_TSIO_CALIB_REGISTERS :: PAD_CTRL :: TX_CLK_OEB [17:17] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_CLK_OEB_MASK     0x00020000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_CLK_OEB_SHIFT    17
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_CLK_OEB_DEFAULT  0x00000001

/* XPT_TSIO_CALIB_REGISTERS :: PAD_CTRL :: TX_CLK_VCM_PROG [16:16] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_CLK_VCM_PROG_MASK 0x00010000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_CLK_VCM_PROG_SHIFT 16
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_TX_CLK_VCM_PROG_DEFAULT 0x00000000

/* XPT_TSIO_CALIB_REGISTERS :: PAD_CTRL :: reserved2 [15:11] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_reserved2_MASK      0x0000f800
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_reserved2_SHIFT     11

/* XPT_TSIO_CALIB_REGISTERS :: PAD_CTRL :: RX_DATA_HYS_EN [10:10] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_RX_DATA_HYS_EN_MASK 0x00000400
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_RX_DATA_HYS_EN_SHIFT 10
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_RX_DATA_HYS_EN_DEFAULT 0x00000000

/* XPT_TSIO_CALIB_REGISTERS :: PAD_CTRL :: RX_DATA_PWRDN [09:09] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_RX_DATA_PWRDN_MASK  0x00000200
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_RX_DATA_PWRDN_SHIFT 9
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_RX_DATA_PWRDN_DEFAULT 0x00000001

/* XPT_TSIO_CALIB_REGISTERS :: PAD_CTRL :: RX_DATA_RX_EN [08:08] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_RX_DATA_RX_EN_MASK  0x00000100
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_RX_DATA_RX_EN_SHIFT 8
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_RX_DATA_RX_EN_DEFAULT 0x00000000

/* XPT_TSIO_CALIB_REGISTERS :: PAD_CTRL :: reserved3 [07:04] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_reserved3_MASK      0x000000f0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_reserved3_SHIFT     4

/* XPT_TSIO_CALIB_REGISTERS :: PAD_CTRL :: DATA_FORCE_VALUE [03:03] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_DATA_FORCE_VALUE_MASK 0x00000008
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_DATA_FORCE_VALUE_SHIFT 3
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_DATA_FORCE_VALUE_DEFAULT 0x00000000

/* XPT_TSIO_CALIB_REGISTERS :: PAD_CTRL :: DATA_FORCE_ENABLE [02:02] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_DATA_FORCE_ENABLE_MASK 0x00000004
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_DATA_FORCE_ENABLE_SHIFT 2
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_DATA_FORCE_ENABLE_DEFAULT 0x00000000

/* XPT_TSIO_CALIB_REGISTERS :: PAD_CTRL :: CLK_FORCE_VALUE [01:01] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_CLK_FORCE_VALUE_MASK 0x00000002
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_CLK_FORCE_VALUE_SHIFT 1
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_CLK_FORCE_VALUE_DEFAULT 0x00000000

/* XPT_TSIO_CALIB_REGISTERS :: PAD_CTRL :: CLK_OUT_ENABLE [00:00] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_CLK_OUT_ENABLE_MASK 0x00000001
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_CLK_OUT_ENABLE_SHIFT 0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_PAD_CTRL_CLK_OUT_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *CALIB_CTRL - TSIO Control Register
 ***************************************************************************/
/* XPT_TSIO_CALIB_REGISTERS :: CALIB_CTRL :: reserved0 [31:07] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_CTRL_reserved0_MASK    0xffffff80
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_CTRL_reserved0_SHIFT   7

/* XPT_TSIO_CALIB_REGISTERS :: CALIB_CTRL :: USE_NEGEDGE_SRC_TXD_FLOP [06:06] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_CTRL_USE_NEGEDGE_SRC_TXD_FLOP_MASK 0x00000040
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_CTRL_USE_NEGEDGE_SRC_TXD_FLOP_SHIFT 6
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_CTRL_USE_NEGEDGE_SRC_TXD_FLOP_DEFAULT 0x00000001

/* XPT_TSIO_CALIB_REGISTERS :: CALIB_CTRL :: TX_VDL_CHAINING_ENABLE [05:05] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_CTRL_TX_VDL_CHAINING_ENABLE_MASK 0x00000020
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_CTRL_TX_VDL_CHAINING_ENABLE_SHIFT 5
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_CTRL_TX_VDL_CHAINING_ENABLE_DEFAULT 0x00000000

/* XPT_TSIO_CALIB_REGISTERS :: CALIB_CTRL :: TX_VDL_ENABLE [04:04] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_CTRL_TX_VDL_ENABLE_MASK 0x00000010
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_CTRL_TX_VDL_ENABLE_SHIFT 4
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_CTRL_TX_VDL_ENABLE_DEFAULT 0x00000000

/* XPT_TSIO_CALIB_REGISTERS :: CALIB_CTRL :: LSB_FIRST [03:03] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_CTRL_LSB_FIRST_MASK    0x00000008
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_CTRL_LSB_FIRST_SHIFT   3
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_CTRL_LSB_FIRST_DEFAULT 0x00000000

/* XPT_TSIO_CALIB_REGISTERS :: CALIB_CTRL :: LOOPBACK_ENABLE [02:02] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_CTRL_LOOPBACK_ENABLE_MASK 0x00000004
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_CTRL_LOOPBACK_ENABLE_SHIFT 2
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_CTRL_LOOPBACK_ENABLE_DEFAULT 0x00000000

/* XPT_TSIO_CALIB_REGISTERS :: CALIB_CTRL :: VDL_STEPSIZE_CALIB_ENABLE [01:01] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_CTRL_VDL_STEPSIZE_CALIB_ENABLE_MASK 0x00000002
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_CTRL_VDL_STEPSIZE_CALIB_ENABLE_SHIFT 1
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_CTRL_VDL_STEPSIZE_CALIB_ENABLE_DEFAULT 0x00000000

/* XPT_TSIO_CALIB_REGISTERS :: CALIB_CTRL :: reserved1 [00:00] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_CTRL_reserved1_MASK    0x00000001
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_CTRL_reserved1_SHIFT   0

/***************************************************************************
 *DLCM_L_PHASE_SELECT - Sampling Clock Phase Select for the 'left' line monitor
 ***************************************************************************/
/* XPT_TSIO_CALIB_REGISTERS :: DLCM_L_PHASE_SELECT :: reserved0 [31:03] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_DLCM_L_PHASE_SELECT_reserved0_MASK 0xfffffff8
#define BCHP_XPT_TSIO_CALIB_REGISTERS_DLCM_L_PHASE_SELECT_reserved0_SHIFT 3

/* XPT_TSIO_CALIB_REGISTERS :: DLCM_L_PHASE_SELECT :: CLK_PHASE_SEL [02:00] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_DLCM_L_PHASE_SELECT_CLK_PHASE_SEL_MASK 0x00000007
#define BCHP_XPT_TSIO_CALIB_REGISTERS_DLCM_L_PHASE_SELECT_CLK_PHASE_SEL_SHIFT 0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_DLCM_L_PHASE_SELECT_CLK_PHASE_SEL_DEFAULT 0x00000000

/***************************************************************************
 *CENTER_TAP_PHASE_SELECT - Sampling Clock Phase Select for the 'center' line monitor
 ***************************************************************************/
/* XPT_TSIO_CALIB_REGISTERS :: CENTER_TAP_PHASE_SELECT :: reserved0 [31:03] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CENTER_TAP_PHASE_SELECT_reserved0_MASK 0xfffffff8
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CENTER_TAP_PHASE_SELECT_reserved0_SHIFT 3

/* XPT_TSIO_CALIB_REGISTERS :: CENTER_TAP_PHASE_SELECT :: CLK_PHASE_SEL [02:00] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CENTER_TAP_PHASE_SELECT_CLK_PHASE_SEL_MASK 0x00000007
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CENTER_TAP_PHASE_SELECT_CLK_PHASE_SEL_SHIFT 0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CENTER_TAP_PHASE_SELECT_CLK_PHASE_SEL_DEFAULT 0x00000000

/***************************************************************************
 *DLCM_R_PHASE_SELECT - Sampling Clock Phase Select for the 'right' line monitor
 ***************************************************************************/
/* XPT_TSIO_CALIB_REGISTERS :: DLCM_R_PHASE_SELECT :: reserved0 [31:03] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_DLCM_R_PHASE_SELECT_reserved0_MASK 0xfffffff8
#define BCHP_XPT_TSIO_CALIB_REGISTERS_DLCM_R_PHASE_SELECT_reserved0_SHIFT 3

/* XPT_TSIO_CALIB_REGISTERS :: DLCM_R_PHASE_SELECT :: CLK_PHASE_SEL [02:00] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_DLCM_R_PHASE_SELECT_CLK_PHASE_SEL_MASK 0x00000007
#define BCHP_XPT_TSIO_CALIB_REGISTERS_DLCM_R_PHASE_SELECT_CLK_PHASE_SEL_SHIFT 0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_DLCM_R_PHASE_SELECT_CLK_PHASE_SEL_DEFAULT 0x00000000

/***************************************************************************
 *TRAINING_CTRL - TSIO Training Control Register
 ***************************************************************************/
/* XPT_TSIO_CALIB_REGISTERS :: TRAINING_CTRL :: reserved0 [31:01] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_CTRL_reserved0_MASK 0xfffffffe
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_CTRL_reserved0_SHIFT 1

/* XPT_TSIO_CALIB_REGISTERS :: TRAINING_CTRL :: TRAINING_START [00:00] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_CTRL_TRAINING_START_MASK 0x00000001
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_CTRL_TRAINING_START_SHIFT 0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_CTRL_TRAINING_START_DEFAULT 0x00000000

/***************************************************************************
 *TRAINING_PATTERN - TSIO Training Pattern
 ***************************************************************************/
/* XPT_TSIO_CALIB_REGISTERS :: TRAINING_PATTERN :: reserved0 [31:27] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_PATTERN_reserved0_MASK 0xf8000000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_PATTERN_reserved0_SHIFT 27

/* XPT_TSIO_CALIB_REGISTERS :: TRAINING_PATTERN :: SEARCH_WINDOW_CNT [26:24] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_PATTERN_SEARCH_WINDOW_CNT_MASK 0x07000000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_PATTERN_SEARCH_WINDOW_CNT_SHIFT 24
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_PATTERN_SEARCH_WINDOW_CNT_DEFAULT 0x00000003

/* XPT_TSIO_CALIB_REGISTERS :: TRAINING_PATTERN :: LATENCY_NULLIFIER_CNT [23:20] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_PATTERN_LATENCY_NULLIFIER_CNT_MASK 0x00f00000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_PATTERN_LATENCY_NULLIFIER_CNT_SHIFT 20
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_PATTERN_LATENCY_NULLIFIER_CNT_DEFAULT 0x00000005

/* XPT_TSIO_CALIB_REGISTERS :: TRAINING_PATTERN :: reserved1 [19:18] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_PATTERN_reserved1_MASK 0x000c0000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_PATTERN_reserved1_SHIFT 18

/* XPT_TSIO_CALIB_REGISTERS :: TRAINING_PATTERN :: PATTERN_LEN [17:16] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_PATTERN_PATTERN_LEN_MASK 0x00030000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_PATTERN_PATTERN_LEN_SHIFT 16
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_PATTERN_PATTERN_LEN_DEFAULT 0x00000001

/* XPT_TSIO_CALIB_REGISTERS :: TRAINING_PATTERN :: TRAINING_PATTERN_VAL [15:00] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_PATTERN_TRAINING_PATTERN_VAL_MASK 0x0000ffff
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_PATTERN_TRAINING_PATTERN_VAL_SHIFT 0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_PATTERN_TRAINING_PATTERN_VAL_DEFAULT 0x00000080

/***************************************************************************
 *TRAINING_MEMORY_START_ADDR - Start Address of the Training Memory
 ***************************************************************************/
/* XPT_TSIO_CALIB_REGISTERS :: TRAINING_MEMORY_START_ADDR :: reserved0 [31:09] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_MEMORY_START_ADDR_reserved0_MASK 0xfffffe00
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_MEMORY_START_ADDR_reserved0_SHIFT 9

/* XPT_TSIO_CALIB_REGISTERS :: TRAINING_MEMORY_START_ADDR :: MEMORY_START_ADDR [08:00] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_MEMORY_START_ADDR_MEMORY_START_ADDR_MASK 0x000001ff
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_MEMORY_START_ADDR_MEMORY_START_ADDR_SHIFT 0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_MEMORY_START_ADDR_MEMORY_START_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CURR_TRAINING_MEMORY_ADDR - Current Address of the Training Memory
 ***************************************************************************/
/* XPT_TSIO_CALIB_REGISTERS :: CURR_TRAINING_MEMORY_ADDR :: reserved0 [31:09] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_TRAINING_MEMORY_ADDR_reserved0_MASK 0xfffffe00
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_TRAINING_MEMORY_ADDR_reserved0_SHIFT 9

/* XPT_TSIO_CALIB_REGISTERS :: CURR_TRAINING_MEMORY_ADDR :: CURR_MEMORY_ADDR [08:00] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_TRAINING_MEMORY_ADDR_CURR_MEMORY_ADDR_MASK 0x000001ff
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_TRAINING_MEMORY_ADDR_CURR_MEMORY_ADDR_SHIFT 0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_TRAINING_MEMORY_ADDR_CURR_MEMORY_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *NUM_VDL_ITERATIONS - Number of VDL Iterations
 ***************************************************************************/
/* XPT_TSIO_CALIB_REGISTERS :: NUM_VDL_ITERATIONS :: reserved0 [31:21] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_NUM_VDL_ITERATIONS_reserved0_MASK 0xffe00000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_NUM_VDL_ITERATIONS_reserved0_SHIFT 21

/* XPT_TSIO_CALIB_REGISTERS :: NUM_VDL_ITERATIONS :: ITER_GAP_CNT [20:16] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_NUM_VDL_ITERATIONS_ITER_GAP_CNT_MASK 0x001f0000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_NUM_VDL_ITERATIONS_ITER_GAP_CNT_SHIFT 16
#define BCHP_XPT_TSIO_CALIB_REGISTERS_NUM_VDL_ITERATIONS_ITER_GAP_CNT_DEFAULT 0x00000010

/* XPT_TSIO_CALIB_REGISTERS :: NUM_VDL_ITERATIONS :: reserved1 [15:10] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_NUM_VDL_ITERATIONS_reserved1_MASK 0x0000fc00
#define BCHP_XPT_TSIO_CALIB_REGISTERS_NUM_VDL_ITERATIONS_reserved1_SHIFT 10

/* XPT_TSIO_CALIB_REGISTERS :: NUM_VDL_ITERATIONS :: NUM_VDL_ITERATIONS [09:00] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_NUM_VDL_ITERATIONS_NUM_VDL_ITERATIONS_MASK 0x000003ff
#define BCHP_XPT_TSIO_CALIB_REGISTERS_NUM_VDL_ITERATIONS_NUM_VDL_ITERATIONS_SHIFT 0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_NUM_VDL_ITERATIONS_NUM_VDL_ITERATIONS_DEFAULT 0x00000200

/***************************************************************************
 *VDL_INCREMENT - VDL Increment Value
 ***************************************************************************/
/* XPT_TSIO_CALIB_REGISTERS :: VDL_INCREMENT :: reserved0 [31:08] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_INCREMENT_reserved0_MASK 0xffffff00
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_INCREMENT_reserved0_SHIFT 8

/* XPT_TSIO_CALIB_REGISTERS :: VDL_INCREMENT :: VDL_STEP_INCR [07:00] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_INCREMENT_VDL_STEP_INCR_MASK 0x000000ff
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_INCREMENT_VDL_STEP_INCR_SHIFT 0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_INCREMENT_VDL_STEP_INCR_DEFAULT 0x00000001

/***************************************************************************
 *XVDL_A_VALUE - Value for XVDL_A
 ***************************************************************************/
/* XPT_TSIO_CALIB_REGISTERS :: XVDL_A_VALUE :: reserved0 [31:12] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_A_VALUE_reserved0_MASK  0xfffff000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_A_VALUE_reserved0_SHIFT 12

/* XPT_TSIO_CALIB_REGISTERS :: XVDL_A_VALUE :: XVDL_VALUE [11:00] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_A_VALUE_XVDL_VALUE_MASK 0x00000fff
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_A_VALUE_XVDL_VALUE_SHIFT 0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_A_VALUE_XVDL_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *XVDL_B_VALUE - Value for XVDL_B
 ***************************************************************************/
/* XPT_TSIO_CALIB_REGISTERS :: XVDL_B_VALUE :: reserved0 [31:12] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_B_VALUE_reserved0_MASK  0xfffff000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_B_VALUE_reserved0_SHIFT 12

/* XPT_TSIO_CALIB_REGISTERS :: XVDL_B_VALUE :: XVDL_VALUE [11:00] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_B_VALUE_XVDL_VALUE_MASK 0x00000fff
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_B_VALUE_XVDL_VALUE_SHIFT 0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_B_VALUE_XVDL_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *XVDL_C_VALUE - Value for XVDL_C
 ***************************************************************************/
/* XPT_TSIO_CALIB_REGISTERS :: XVDL_C_VALUE :: reserved0 [31:12] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_C_VALUE_reserved0_MASK  0xfffff000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_C_VALUE_reserved0_SHIFT 12

/* XPT_TSIO_CALIB_REGISTERS :: XVDL_C_VALUE :: XVDL_VALUE [11:00] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_C_VALUE_XVDL_VALUE_MASK 0x00000fff
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_C_VALUE_XVDL_VALUE_SHIFT 0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_C_VALUE_XVDL_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *XVDL_TX_CLK - Value for XVDL on Tx clk path
 ***************************************************************************/
/* XPT_TSIO_CALIB_REGISTERS :: XVDL_TX_CLK :: reserved0 [31:12] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_TX_CLK_reserved0_MASK   0xfffff000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_TX_CLK_reserved0_SHIFT  12

/* XPT_TSIO_CALIB_REGISTERS :: XVDL_TX_CLK :: XVDL_VALUE [11:00] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_TX_CLK_XVDL_VALUE_MASK  0x00000fff
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_TX_CLK_XVDL_VALUE_SHIFT 0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_TX_CLK_XVDL_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *XVDL_TX_DATA - Value for XVDL on Tx data path
 ***************************************************************************/
/* XPT_TSIO_CALIB_REGISTERS :: XVDL_TX_DATA :: reserved0 [31:12] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_TX_DATA_reserved0_MASK  0xfffff000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_TX_DATA_reserved0_SHIFT 12

/* XPT_TSIO_CALIB_REGISTERS :: XVDL_TX_DATA :: XVDL_VALUE [11:00] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_TX_DATA_XVDL_VALUE_MASK 0x00000fff
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_TX_DATA_XVDL_VALUE_SHIFT 0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_TX_DATA_XVDL_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *XVDL_CFG - Special XVDL config mode for robustness on Rx path
 ***************************************************************************/
/* XPT_TSIO_CALIB_REGISTERS :: XVDL_CFG :: reserved0 [31:04] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_CFG_reserved0_MASK      0xfffffff0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_CFG_reserved0_SHIFT     4

/* XPT_TSIO_CALIB_REGISTERS :: XVDL_CFG :: XVDL_CFG_DONE [03:03] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_CFG_XVDL_CFG_DONE_MASK  0x00000008
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_CFG_XVDL_CFG_DONE_SHIFT 3
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_CFG_XVDL_CFG_DONE_DEFAULT 0x00000000

/* XPT_TSIO_CALIB_REGISTERS :: XVDL_CFG :: APPLY_XVDL_CFGS_ON_STUFF_PKT [02:02] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_CFG_APPLY_XVDL_CFGS_ON_STUFF_PKT_MASK 0x00000004
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_CFG_APPLY_XVDL_CFGS_ON_STUFF_PKT_SHIFT 2
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_CFG_APPLY_XVDL_CFGS_ON_STUFF_PKT_DEFAULT 0x00000000

/* XPT_TSIO_CALIB_REGISTERS :: XVDL_CFG :: SKIP_ADD_BITS [01:01] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_CFG_SKIP_ADD_BITS_MASK  0x00000002
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_CFG_SKIP_ADD_BITS_SHIFT 1
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_CFG_SKIP_ADD_BITS_DEFAULT 0x00000000

/* XPT_TSIO_CALIB_REGISTERS :: XVDL_CFG :: SKIP_ADD_ENABLE [00:00] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_CFG_SKIP_ADD_ENABLE_MASK 0x00000001
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_CFG_SKIP_ADD_ENABLE_SHIFT 0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_XVDL_CFG_SKIP_ADD_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *VDL_STEP_CALIB_CTRL - TSIO VDL Auto Step Size Calibration Control Register
 ***************************************************************************/
/* XPT_TSIO_CALIB_REGISTERS :: VDL_STEP_CALIB_CTRL :: reserved0 [31:12] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_STEP_CALIB_CTRL_reserved0_MASK 0xfffff000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_STEP_CALIB_CTRL_reserved0_SHIFT 12

/* XPT_TSIO_CALIB_REGISTERS :: VDL_STEP_CALIB_CTRL :: WT_SAMPLE_CNT [11:08] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_STEP_CALIB_CTRL_WT_SAMPLE_CNT_MASK 0x00000f00
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_STEP_CALIB_CTRL_WT_SAMPLE_CNT_SHIFT 8
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_STEP_CALIB_CTRL_WT_SAMPLE_CNT_DEFAULT 0x00000001

/* XPT_TSIO_CALIB_REGISTERS :: VDL_STEP_CALIB_CTRL :: reserved1 [07:06] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_STEP_CALIB_CTRL_reserved1_MASK 0x000000c0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_STEP_CALIB_CTRL_reserved1_SHIFT 6

/* XPT_TSIO_CALIB_REGISTERS :: VDL_STEP_CALIB_CTRL :: REF_PULSE_WIDTH [05:04] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_STEP_CALIB_CTRL_REF_PULSE_WIDTH_MASK 0x00000030
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_STEP_CALIB_CTRL_REF_PULSE_WIDTH_SHIFT 4
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_STEP_CALIB_CTRL_REF_PULSE_WIDTH_DEFAULT 0x00000000

/* XPT_TSIO_CALIB_REGISTERS :: VDL_STEP_CALIB_CTRL :: reserved2 [03:01] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_STEP_CALIB_CTRL_reserved2_MASK 0x0000000e
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_STEP_CALIB_CTRL_reserved2_SHIFT 1

/* XPT_TSIO_CALIB_REGISTERS :: VDL_STEP_CALIB_CTRL :: VDL_CALIB_START [00:00] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_STEP_CALIB_CTRL_VDL_CALIB_START_MASK 0x00000001
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_STEP_CALIB_CTRL_VDL_CALIB_START_SHIFT 0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_STEP_CALIB_CTRL_VDL_CALIB_START_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CALIB_STATUS - VDL auto-calib status register
 ***************************************************************************/
/* XPT_TSIO_CALIB_REGISTERS :: VDL_CALIB_STATUS :: reserved0 [31:01] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_CALIB_STATUS_reserved0_MASK 0xfffffffe
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_CALIB_STATUS_reserved0_SHIFT 1

/* XPT_TSIO_CALIB_REGISTERS :: VDL_CALIB_STATUS :: VDL_STEP_CALIB_STATUS [00:00] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_CALIB_STATUS_VDL_STEP_CALIB_STATUS_MASK 0x00000001
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_CALIB_STATUS_VDL_STEP_CALIB_STATUS_SHIFT 0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_CALIB_STATUS_VDL_STEP_CALIB_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *VDL_SEGMENT - Number of VDL segments in each XVDL
 ***************************************************************************/
/* XPT_TSIO_CALIB_REGISTERS :: VDL_SEGMENT :: reserved0 [31:19] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_SEGMENT_reserved0_MASK   0xfff80000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_SEGMENT_reserved0_SHIFT  19

/* XPT_TSIO_CALIB_REGISTERS :: VDL_SEGMENT :: SEGMENT_SEL_TXDATA [18:16] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_SEGMENT_SEGMENT_SEL_TXDATA_MASK 0x00070000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_SEGMENT_SEGMENT_SEL_TXDATA_SHIFT 16
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_SEGMENT_SEGMENT_SEL_TXDATA_DEFAULT 0x00000001

/* XPT_TSIO_CALIB_REGISTERS :: VDL_SEGMENT :: reserved1 [15:15] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_SEGMENT_reserved1_MASK   0x00008000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_SEGMENT_reserved1_SHIFT  15

/* XPT_TSIO_CALIB_REGISTERS :: VDL_SEGMENT :: SEGMENT_SEL_TXCLK [14:12] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_SEGMENT_SEGMENT_SEL_TXCLK_MASK 0x00007000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_SEGMENT_SEGMENT_SEL_TXCLK_SHIFT 12
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_SEGMENT_SEGMENT_SEL_TXCLK_DEFAULT 0x00000001

/* XPT_TSIO_CALIB_REGISTERS :: VDL_SEGMENT :: reserved2 [11:11] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_SEGMENT_reserved2_MASK   0x00000800
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_SEGMENT_reserved2_SHIFT  11

/* XPT_TSIO_CALIB_REGISTERS :: VDL_SEGMENT :: SEGMENT_SEL_C [10:08] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_SEGMENT_SEGMENT_SEL_C_MASK 0x00000700
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_SEGMENT_SEGMENT_SEL_C_SHIFT 8
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_SEGMENT_SEGMENT_SEL_C_DEFAULT 0x00000002

/* XPT_TSIO_CALIB_REGISTERS :: VDL_SEGMENT :: reserved3 [07:07] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_SEGMENT_reserved3_MASK   0x00000080
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_SEGMENT_reserved3_SHIFT  7

/* XPT_TSIO_CALIB_REGISTERS :: VDL_SEGMENT :: SEGMENT_SEL_B [06:04] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_SEGMENT_SEGMENT_SEL_B_MASK 0x00000070
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_SEGMENT_SEGMENT_SEL_B_SHIFT 4
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_SEGMENT_SEGMENT_SEL_B_DEFAULT 0x00000001

/* XPT_TSIO_CALIB_REGISTERS :: VDL_SEGMENT :: reserved4 [03:03] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_SEGMENT_reserved4_MASK   0x00000008
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_SEGMENT_reserved4_SHIFT  3

/* XPT_TSIO_CALIB_REGISTERS :: VDL_SEGMENT :: SEGMENT_SEL_A [02:00] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_SEGMENT_SEGMENT_SEL_A_MASK 0x00000007
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_SEGMENT_SEGMENT_SEL_A_SHIFT 0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_SEGMENT_SEGMENT_SEL_A_DEFAULT 0x00000004

/***************************************************************************
 *CURR_XVDL_A_VALUE - Current Value for XVDL_A
 ***************************************************************************/
/* XPT_TSIO_CALIB_REGISTERS :: CURR_XVDL_A_VALUE :: reserved0 [31:12] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_XVDL_A_VALUE_reserved0_MASK 0xfffff000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_XVDL_A_VALUE_reserved0_SHIFT 12

/* XPT_TSIO_CALIB_REGISTERS :: CURR_XVDL_A_VALUE :: XVDL_VALUE [11:00] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_XVDL_A_VALUE_XVDL_VALUE_MASK 0x00000fff
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_XVDL_A_VALUE_XVDL_VALUE_SHIFT 0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_XVDL_A_VALUE_XVDL_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *CURR_XVDL_B_VALUE - Current Value for XVDL_B
 ***************************************************************************/
/* XPT_TSIO_CALIB_REGISTERS :: CURR_XVDL_B_VALUE :: reserved0 [31:12] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_XVDL_B_VALUE_reserved0_MASK 0xfffff000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_XVDL_B_VALUE_reserved0_SHIFT 12

/* XPT_TSIO_CALIB_REGISTERS :: CURR_XVDL_B_VALUE :: XVDL_VALUE [11:00] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_XVDL_B_VALUE_XVDL_VALUE_MASK 0x00000fff
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_XVDL_B_VALUE_XVDL_VALUE_SHIFT 0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_XVDL_B_VALUE_XVDL_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *CURR_XVDL_C_VALUE - Current Value for XVDL_C
 ***************************************************************************/
/* XPT_TSIO_CALIB_REGISTERS :: CURR_XVDL_C_VALUE :: reserved0 [31:12] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_XVDL_C_VALUE_reserved0_MASK 0xfffff000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_XVDL_C_VALUE_reserved0_SHIFT 12

/* XPT_TSIO_CALIB_REGISTERS :: CURR_XVDL_C_VALUE :: XVDL_VALUE [11:00] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_XVDL_C_VALUE_XVDL_VALUE_MASK 0x00000fff
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_XVDL_C_VALUE_XVDL_VALUE_SHIFT 0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_XVDL_C_VALUE_XVDL_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *SYNC_COUNT - TSIO Sync Count register
 ***************************************************************************/
/* XPT_TSIO_CALIB_REGISTERS :: SYNC_COUNT :: reserved0 [31:20] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_SYNC_COUNT_reserved0_MASK    0xfff00000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_SYNC_COUNT_reserved0_SHIFT   20

/* XPT_TSIO_CALIB_REGISTERS :: SYNC_COUNT :: OUT_SYNC_COUNT [19:16] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_SYNC_COUNT_OUT_SYNC_COUNT_MASK 0x000f0000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_SYNC_COUNT_OUT_SYNC_COUNT_SHIFT 16
#define BCHP_XPT_TSIO_CALIB_REGISTERS_SYNC_COUNT_OUT_SYNC_COUNT_DEFAULT 0x00000001

/* XPT_TSIO_CALIB_REGISTERS :: SYNC_COUNT :: reserved1 [15:04] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_SYNC_COUNT_reserved1_MASK    0x0000fff0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_SYNC_COUNT_reserved1_SHIFT   4

/* XPT_TSIO_CALIB_REGISTERS :: SYNC_COUNT :: IN_SYNC_COUNT [03:00] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_SYNC_COUNT_IN_SYNC_COUNT_MASK 0x0000000f
#define BCHP_XPT_TSIO_CALIB_REGISTERS_SYNC_COUNT_IN_SYNC_COUNT_SHIFT 0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_SYNC_COUNT_IN_SYNC_COUNT_DEFAULT 0x00000007

/***************************************************************************
 *SYNC_STATUS - TSIO Sync status
 ***************************************************************************/
/* XPT_TSIO_CALIB_REGISTERS :: SYNC_STATUS :: reserved0 [31:01] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_SYNC_STATUS_reserved0_MASK   0xfffffffe
#define BCHP_XPT_TSIO_CALIB_REGISTERS_SYNC_STATUS_reserved0_SHIFT  1

/* XPT_TSIO_CALIB_REGISTERS :: SYNC_STATUS :: SYNC_STATE [00:00] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_SYNC_STATUS_SYNC_STATE_MASK  0x00000001
#define BCHP_XPT_TSIO_CALIB_REGISTERS_SYNC_STATUS_SYNC_STATE_SHIFT 0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_SYNC_STATUS_SYNC_STATE_DEFAULT 0x00000000

/***************************************************************************
 *DEBUG_SYNC_COUNT - Received sync count statistics for debug purposes
 ***************************************************************************/
/* XPT_TSIO_CALIB_REGISTERS :: DEBUG_SYNC_COUNT :: reserved0 [31:16] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_SYNC_COUNT_reserved0_MASK 0xffff0000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_SYNC_COUNT_reserved0_SHIFT 16

/* XPT_TSIO_CALIB_REGISTERS :: DEBUG_SYNC_COUNT :: DEBUG_SYNC_COUNT [15:00] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_SYNC_COUNT_DEBUG_SYNC_COUNT_MASK 0x0000ffff
#define BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_SYNC_COUNT_DEBUG_SYNC_COUNT_SHIFT 0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_SYNC_COUNT_DEBUG_SYNC_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *CALIB_DEBUG_0 - TSIO Debug Register
 ***************************************************************************/
/* XPT_TSIO_CALIB_REGISTERS :: CALIB_DEBUG_0 :: reserved0 [31:04] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_DEBUG_0_reserved0_MASK 0xfffffff0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_DEBUG_0_reserved0_SHIFT 4

/* XPT_TSIO_CALIB_REGISTERS :: CALIB_DEBUG_0 :: DEBUG_INDEX [03:00] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_DEBUG_0_DEBUG_INDEX_MASK 0x0000000f
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_DEBUG_0_DEBUG_INDEX_SHIFT 0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_DEBUG_0_DEBUG_INDEX_DEFAULT 0x00000000

/***************************************************************************
 *CALIB_DEBUG_1 - TSIO Debug Register
 ***************************************************************************/
/* XPT_TSIO_CALIB_REGISTERS :: CALIB_DEBUG_1 :: DEBUG_STATES [31:00] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_DEBUG_1_DEBUG_STATES_MASK 0xffffffff
#define BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_DEBUG_1_DEBUG_STATES_SHIFT 0

/***************************************************************************
 *TRAINING_MEMORY%i - Memory into which the calibration controller logs the results from the training process.
 ***************************************************************************/
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_MEMORYi_ARRAY_BASE  0x00a0f200
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_MEMORYi_ARRAY_START 0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_MEMORYi_ARRAY_END   511
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_MEMORYi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *TRAINING_MEMORY%i - Memory into which the calibration controller logs the results from the training process.
 ***************************************************************************/
/* XPT_TSIO_CALIB_REGISTERS :: TRAINING_MEMORYi :: reserved0 [31:28] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_MEMORYi_reserved0_MASK 0xf0000000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_MEMORYi_reserved0_SHIFT 28

/* XPT_TSIO_CALIB_REGISTERS :: TRAINING_MEMORYi :: XVDL_TRAINING_VALUE [27:16] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_MEMORYi_XVDL_TRAINING_VALUE_MASK 0x0fff0000
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_MEMORYi_XVDL_TRAINING_VALUE_SHIFT 16

/* XPT_TSIO_CALIB_REGISTERS :: TRAINING_MEMORYi :: reserved1 [15:09] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_MEMORYi_reserved1_MASK 0x0000fe00
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_MEMORYi_reserved1_SHIFT 9

/* XPT_TSIO_CALIB_REGISTERS :: TRAINING_MEMORYi :: MATCHED_WINDOW_COUNT [08:04] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_MEMORYi_MATCHED_WINDOW_COUNT_MASK 0x000001f0
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_MEMORYi_MATCHED_WINDOW_COUNT_SHIFT 4

/* XPT_TSIO_CALIB_REGISTERS :: TRAINING_MEMORYi :: reserved2 [03:01] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_MEMORYi_reserved2_MASK 0x0000000e
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_MEMORYi_reserved2_SHIFT 1

/* XPT_TSIO_CALIB_REGISTERS :: TRAINING_MEMORYi :: MATCH_STATUS [00:00] */
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_MEMORYi_MATCH_STATUS_MASK 0x00000001
#define BCHP_XPT_TSIO_CALIB_REGISTERS_TRAINING_MEMORYi_MATCH_STATUS_SHIFT 0


#endif /* #ifndef BCHP_XPT_TSIO_CALIB_REGISTERS_H__ */

/* End of File */
