INFO: [VRFC 10-2263] Analyzing Verilog file "/home/huchao/Daily-Learning/Digital-Logic/lab/design/Chip_Decoder/Chip_Decoder.srcs/sources_1/new/Chip_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Chip_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/huchao/Daily-Learning/Digital-Logic/lab/design/Chip_Decoder/Chip_Decoder.srcs/sim_1/new/Chip_Decoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Chip_Decoder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/huchao/Daily-Learning/Digital-Logic/lab/design/Chip_Decoder/Chip_Decoder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
