-- generated by newgenasym Fri Nov 06 15:20:58 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity tvs_sm15t is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC);
end tvs_sm15t;
