#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Dec 10 13:43:29 2020
# Process ID: 78841
# Current directory: /data/fsetti/led_xcku035/led_test/led_test.runs/synth_1
# Command line: vivado -log LED_blinker.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source LED_blinker.tcl
# Log file: /data/fsetti/led_xcku035/led_test/led_test.runs/synth_1/LED_blinker.vds
# Journal file: /data/fsetti/led_xcku035/led_test/led_test.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source LED_blinker.tcl -notrace
Command: synth_design -top LED_blinker -part xcku035-ffva1156-1-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku035'
INFO: [Device 21-403] Loading part xcku035-ffva1156-1-c
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 78944 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2291.039 ; gain = 198.684 ; free physical = 114949 ; free virtual = 250191
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LED_blinker' [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/sources_1/imports/new/LED_blinker.vhd:59]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/sources_1/imports/new/LED_blinker.vhd:63]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFGDS_CMS' to cell 'IBUFGDS' [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/sources_1/imports/new/LED_blinker.vhd:121]
INFO: [Synth 8-113] binding component instance 'BUFG_CMS' to cell 'BUFG' [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/sources_1/imports/new/LED_blinker.vhd:132]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFGDS_GP6' to cell 'IBUFGDS' [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/sources_1/imports/new/LED_blinker.vhd:139]
INFO: [Synth 8-113] binding component instance 'BUFG_GP6' to cell 'BUFG' [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/sources_1/imports/new/LED_blinker.vhd:150]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFGDS_GP7' to cell 'IBUFGDS' [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/sources_1/imports/new/LED_blinker.vhd:157]
INFO: [Synth 8-113] binding component instance 'BUFG_GP7' to cell 'BUFG' [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/sources_1/imports/new/LED_blinker.vhd:168]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVCMOS18 - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFG_EMCCLK' to cell 'IBUFG' [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/sources_1/imports/new/LED_blinker.vhd:175]
INFO: [Synth 8-113] binding component instance 'BUFG_EMCCLK' to cell 'BUFG' [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/sources_1/imports/new/LED_blinker.vhd:184]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVCMOS18 - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFG_LFCLK' to cell 'IBUFG' [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/sources_1/imports/new/LED_blinker.vhd:190]
INFO: [Synth 8-113] binding component instance 'BUFG_LFCLK' to cell 'BUFG' [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/sources_1/imports/new/LED_blinker.vhd:199]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-113] binding component instance 'u_buf_gth_clk_1' to cell 'IBUFDS_GTE3' [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/sources_1/imports/new/LED_blinker.vhd:206]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'u_bufg_gt_clk_1' to cell 'BUFG_GT' [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/sources_1/imports/new/LED_blinker.vhd:215]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-113] binding component instance 'u_buf_gth_clk_2' to cell 'IBUFDS_GTE3' [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/sources_1/imports/new/LED_blinker.vhd:227]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'u_bufg_gt_clk_2' to cell 'BUFG_GT' [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/sources_1/imports/new/LED_blinker.vhd:236]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-113] binding component instance 'u_buf_gth_clk_3' to cell 'IBUFDS_GTE3' [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/sources_1/imports/new/LED_blinker.vhd:248]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'u_bufg_gt_clk_3' to cell 'BUFG_GT' [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/sources_1/imports/new/LED_blinker.vhd:257]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-113] binding component instance 'u_buf_gth_clk_4' to cell 'IBUFDS_GTE3' [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/sources_1/imports/new/LED_blinker.vhd:269]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'u_bufg_gt_clk_4' to cell 'BUFG_GT' [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/sources_1/imports/new/LED_blinker.vhd:278]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-113] binding component instance 'u_buf_gth_clk_5' to cell 'IBUFDS_GTE3' [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/sources_1/imports/new/LED_blinker.vhd:290]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'u_bufg_gt_clk_5' to cell 'BUFG_GT' [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/sources_1/imports/new/LED_blinker.vhd:299]
WARNING: [Synth 8-3848] Net mgtrefclk1_rst in module/entity LED_blinker does not have driver. [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/sources_1/imports/new/LED_blinker.vhd:80]
WARNING: [Synth 8-3848] Net DIV in module/entity LED_blinker does not have driver.
WARNING: [Synth 8-3848] Net mgtrefclk2_rst in module/entity LED_blinker does not have driver. [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/sources_1/imports/new/LED_blinker.vhd:86]
WARNING: [Synth 8-3848] Net DIV in module/entity LED_blinker does not have driver.
WARNING: [Synth 8-3848] Net mgtrefclk3_rst in module/entity LED_blinker does not have driver. [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/sources_1/imports/new/LED_blinker.vhd:92]
WARNING: [Synth 8-3848] Net DIV in module/entity LED_blinker does not have driver.
WARNING: [Synth 8-3848] Net mgtrefclk4_rst in module/entity LED_blinker does not have driver. [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/sources_1/imports/new/LED_blinker.vhd:98]
WARNING: [Synth 8-3848] Net DIV in module/entity LED_blinker does not have driver.
WARNING: [Synth 8-3848] Net mgtrefclk5_rst in module/entity LED_blinker does not have driver. [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/sources_1/imports/new/LED_blinker.vhd:104]
WARNING: [Synth 8-3848] Net DIV in module/entity LED_blinker does not have driver.
INFO: [Synth 8-256] done synthesizing module 'LED_blinker' (1#1) [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/sources_1/imports/new/LED_blinker.vhd:59]
WARNING: [Synth 8-3917] design LED_blinker has port KUS_DL_SEL driven by constant 1
WARNING: [Synth 8-3917] design LED_blinker has port FPGA_SEL_18 driven by constant 0
WARNING: [Synth 8-3917] design LED_blinker has port RST_CLKS_18_B driven by constant 1
WARNING: [Synth 8-3331] design LED_blinker has unconnected port DONE
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2353.793 ; gain = 261.438 ; free physical = 114983 ; free virtual = 250226
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2356.758 ; gain = 264.402 ; free physical = 114977 ; free virtual = 250220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2356.758 ; gain = 264.402 ; free physical = 114977 ; free virtual = 250220
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2365.664 ; gain = 0.000 ; free physical = 114973 ; free virtual = 250216
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'IBUFG_EMCCLK' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
WARNING: [Netlist 29-432] The IBUFG primitive 'IBUFG_LFCLK' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/constrs_1/imports/new/LED_constraints.xdc]
Finished Parsing XDC File [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/constrs_1/imports/new/LED_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/constrs_1/imports/new/LED_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LED_blinker_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LED_blinker_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2517.508 ; gain = 0.000 ; free physical = 114883 ; free virtual = 250126
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  BUFG => BUFGCE: 5 instances
  IBUFG => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2517.508 ; gain = 0.000 ; free physical = 114883 ; free virtual = 250126
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2517.508 ; gain = 425.152 ; free physical = 114961 ; free virtual = 250204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku035-ffva1156-1-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2517.508 ; gain = 425.152 ; free physical = 114961 ; free virtual = 250204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  /net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/constrs_1/imports/new/LED_constraints.xdc, line 80).
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  /net/cms25/cms25r5/fsetti/ODMB/LED_ODMB7/TEST/LED_test_v2/LED_test_v2.srcs/constrs_1/imports/new/LED_constraints.xdc, line 89).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2517.508 ; gain = 425.152 ; free physical = 114964 ; free virtual = 250207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2517.508 ; gain = 425.152 ; free physical = 114963 ; free virtual = 250206
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LED_blinker 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1700 (col length:120)
BRAMs: 1080 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design LED_blinker has port KUS_DL_SEL driven by constant 1
WARNING: [Synth 8-3917] design LED_blinker has port FPGA_SEL_18 driven by constant 0
WARNING: [Synth 8-3917] design LED_blinker has port RST_CLKS_18_B driven by constant 1
WARNING: [Synth 8-3331] design LED_blinker has unconnected port DONE
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2517.508 ; gain = 425.152 ; free physical = 114951 ; free virtual = 250198
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 2534.336 ; gain = 441.980 ; free physical = 114715 ; free virtual = 249961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 2535.332 ; gain = 442.977 ; free physical = 114715 ; free virtual = 249961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 2545.348 ; gain = 452.992 ; free physical = 114714 ; free virtual = 249961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 2561.195 ; gain = 468.840 ; free physical = 114713 ; free virtual = 249959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 2561.195 ; gain = 468.840 ; free physical = 114713 ; free virtual = 249959
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 2561.195 ; gain = 468.840 ; free physical = 114713 ; free virtual = 249959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 2561.195 ; gain = 468.840 ; free physical = 114713 ; free virtual = 249959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 2561.195 ; gain = 468.840 ; free physical = 114713 ; free virtual = 249959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 2561.195 ; gain = 468.840 ; free physical = 114713 ; free virtual = 249959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     5|
|2     |BUFG_GT     |     5|
|3     |CARRY8      |    88|
|4     |IBUFDS_GTE3 |     5|
|5     |LUT1        |    55|
|6     |LUT2        |   422|
|7     |FDRE        |   321|
|8     |FDSE        |     9|
|9     |IBUFG       |     2|
|10    |IBUFGDS     |     3|
|11    |OBUF        |    13|
+------+------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   928|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 2561.195 ; gain = 468.840 ; free physical = 114713 ; free virtual = 249959
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 2561.195 ; gain = 308.090 ; free physical = 114735 ; free virtual = 249981
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 2561.199 ; gain = 468.840 ; free physical = 114735 ; free virtual = 249981
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2561.199 ; gain = 0.000 ; free physical = 114730 ; free virtual = 249976
INFO: [Netlist 29-17] Analyzing 98 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'IBUFG_EMCCLK' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
WARNING: [Netlist 29-432] The IBUFG primitive 'IBUFG_LFCLK' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC BUFG_GT_SYNC for BUFG_GT u_bufg_gt_clk_1
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC BUFG_GT_SYNC_1 for BUFG_GT u_bufg_gt_clk_2
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC BUFG_GT_SYNC_2 for BUFG_GT u_bufg_gt_clk_3
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC BUFG_GT_SYNC_3 for BUFG_GT u_bufg_gt_clk_4
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC BUFG_GT_SYNC_4 for BUFG_GT u_bufg_gt_clk_5
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.945 ; gain = 0.000 ; free physical = 114760 ; free virtual = 250007
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  BUFG => BUFGCE: 5 instances
  IBUFG => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:53 . Memory (MB): peak = 2587.945 ; gain = 996.258 ; free physical = 114886 ; free virtual = 250132
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.945 ; gain = 0.000 ; free physical = 114886 ; free virtual = 250132
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/data/fsetti/led_xcku035/led_test/led_test.runs/synth_1/LED_blinker.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LED_blinker_utilization_synth.rpt -pb LED_blinker_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 10 13:44:33 2020...
