
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119965                       # Number of seconds simulated
sim_ticks                                119964834031                       # Number of ticks simulated
final_tick                               1177823655344                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  54893                       # Simulator instruction rate (inst/s)
host_op_rate                                    69395                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2992086                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890688                       # Number of bytes of host memory used
host_seconds                                 40094.04                       # Real time elapsed on the host
sim_insts                                  2200893500                       # Number of instructions simulated
sim_ops                                    2782332794                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2404992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1205120                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3613184                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1341824                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1341824                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18789                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9415                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28228                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10483                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10483                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10670                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20047475                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14938                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10045611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                30118693                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10670                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14938                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              25608                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11185144                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11185144                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11185144                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10670                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20047475                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14938                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10045611                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               41303837                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144015408                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23170703                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19079890                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1930397                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9454440                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8668549                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2436685                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87747                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104457865                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128011116                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23170703                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11105234                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27184323                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6256247                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5382909                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12100519                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1571421                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141318866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.103402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.545257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114134543     80.76%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783835      1.97%     82.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2362088      1.67%     84.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380883      1.68%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2267436      1.60%     87.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124336      0.80%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779352      0.55%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1977815      1.40%     90.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13508578      9.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141318866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160890                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.888871                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103282869                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6802310                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26836875                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109514                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4287289                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731636                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6482                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154404503                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51314                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4287289                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103798020                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4176958                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1460929                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26421405                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1174257                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152955045                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1546                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        400848                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623536                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        24117                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    213999507                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    712933759                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    712933759                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45740282                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33861                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17839                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3804770                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15182835                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7902065                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       312020                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1693606                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149107418                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33860                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139190335                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       107974                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25161842                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57044081                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1816                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141318866                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.984938                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.582854                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83936036     59.39%     59.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23728886     16.79%     76.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11958786      8.46%     84.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7807484      5.52%     90.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6904344      4.89%     95.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2706074      1.91%     96.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3063066      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118237      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95953      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141318866                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976330     74.79%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156766     12.01%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172367     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114955996     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012695      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14360573     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7845049      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139190335                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.966496                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305463                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009379                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421112973                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174303805                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135080998                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140495798                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       203042                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2970706                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1136                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          696                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160395                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          589                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4287289                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3484951                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       253257                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149141278                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1157928                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15182835                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7902065                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17838                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        201752                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13155                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          696                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1147644                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084388                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2232032                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136819636                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14111052                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2370699                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21954527                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19294074                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7843475                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.950035                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135087006                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135080998                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81522743                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221149315                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.937962                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368632                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26727597                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1955467                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137031577                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.893385                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.710276                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87935827     64.17%     64.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22499906     16.42%     80.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10811015      7.89%     88.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4818432      3.52%     92.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3766761      2.75%     94.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1535310      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1559216      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095086      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3010024      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137031577                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3010024                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283171066                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302586553                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56637                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2696542                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.440154                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.440154                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.694370                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.694370                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618280431                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186393185                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145785926                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144015408                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22219769                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18315828                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1984424                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9142757                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8524601                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2332640                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87832                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    108311304                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122054407                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22219769                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10857241                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25514279                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5867021                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3451021                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12564745                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1642706                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141126185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.062066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.482266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       115611906     81.92%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1325122      0.94%     82.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1880807      1.33%     84.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2466931      1.75%     85.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2762548      1.96%     87.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2056381      1.46%     89.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1185147      0.84%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1743894      1.24%     91.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12093449      8.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141126185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.154287                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.847509                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107118041                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5042189                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25058432                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        58175                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3849347                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3550268                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     147300982                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1318                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3849347                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       107855631                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1068407                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2646965                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24381933                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1323896                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     146325161                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          896                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        266779                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       547540                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          734                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    204058087                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    683604090                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    683604090                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166785119                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37272965                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38646                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22365                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3998947                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13906750                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7226724                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       119434                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1575527                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         142219309                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38595                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        133116148                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26746                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20420664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48185457                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6035                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141126185                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.943242                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.504412                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84792925     60.08%     60.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22689590     16.08%     76.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12571674      8.91%     85.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8106020      5.74%     90.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7438548      5.27%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2965232      2.10%     98.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1799216      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       514338      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       248642      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141126185                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63975     22.75%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         93777     33.35%     56.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       123453     43.90%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111758355     83.96%     83.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2030462      1.53%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16281      0.01%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12140579      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7170471      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     133116148                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.924319                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             281205                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002112                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    407666432                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    162678892                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    130575361                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     133397353                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       324874                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2900664                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          135                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          324                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       172191                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          115                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3849347                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         809328                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       109315                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    142257904                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1322020                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13906750                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7226724                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22315                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         83524                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          324                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1167910                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1118706                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2286616                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    131316973                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11975256                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1799175                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19144167                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18402809                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7168911                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.911826                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             130575599                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            130575361                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         76482483                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        207755356                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.906676                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368137                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97677694                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120050100                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22217404                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32560                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2016836                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137276838                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.874511                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.682089                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88613940     64.55%     64.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23395258     17.04%     81.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9192606      6.70%     88.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4728092      3.44%     91.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4125331      3.01%     94.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1981926      1.44%     96.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1716920      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       809240      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2713525      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137276838                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97677694                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120050100                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18060617                       # Number of memory references committed
system.switch_cpus1.commit.loads             11006084                       # Number of loads committed
system.switch_cpus1.commit.membars              16280                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17217929                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108208939                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2449531                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2713525                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           276830817                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          288384402                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45837                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2889223                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97677694                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120050100                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97677694                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.474394                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.474394                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.678245                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.678245                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       591715528                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181169737                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      137970295                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32560                       # number of misc regfile writes
system.l20.replacements                         18799                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          686600                       # Total number of references to valid blocks.
system.l20.sampled_refs                         26991                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.438109                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.436304                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.063583                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5459.994587                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2719.505525                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001030                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000496                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.666503                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.331971                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        79021                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  79021                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18775                       # number of Writeback hits
system.l20.Writeback_hits::total                18775                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        79021                       # number of demand (read+write) hits
system.l20.demand_hits::total                   79021                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        79021                       # number of overall hits
system.l20.overall_hits::total                  79021                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18789                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18799                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18789                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18799                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18789                       # number of overall misses
system.l20.overall_misses::total                18799                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2077283                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4390048378                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4392125661                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2077283                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4390048378                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4392125661                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2077283                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4390048378                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4392125661                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97810                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97820                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18775                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18775                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97810                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97820                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97810                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97820                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.192097                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.192180                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.192097                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.192180                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.192097                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.192180                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 207728.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 233649.921656                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 233636.132826                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 207728.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 233649.921656                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 233636.132826                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 207728.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 233649.921656                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 233636.132826                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4303                       # number of writebacks
system.l20.writebacks::total                     4303                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18789                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18799                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18789                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18799                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18789                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18799                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1479250                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3263311401                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3264790651                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1479250                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3263311401                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3264790651                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1479250                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3263311401                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3264790651                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.192097                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.192180                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.192097                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.192180                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.192097                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.192180                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       147925                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 173682.016126                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 173668.314857                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       147925                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 173682.016126                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 173668.314857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       147925                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 173682.016126                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 173668.314857                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          9429                       # number of replacements
system.l21.tagsinuse                      8191.973965                       # Cycle average of tags in use
system.l21.total_refs                          557673                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17621                       # Sample count of references to valid blocks.
system.l21.avg_refs                         31.648204                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          364.738799                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.572411                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3944.451121                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3874.211634                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.044524                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001046                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.481500                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.472926                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        41681                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  41681                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           24671                       # number of Writeback hits
system.l21.Writeback_hits::total                24671                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        41681                       # number of demand (read+write) hits
system.l21.demand_hits::total                   41681                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        41681                       # number of overall hits
system.l21.overall_hits::total                  41681                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         9409                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 9423                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            6                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         9415                       # number of demand (read+write) misses
system.l21.demand_misses::total                  9429                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         9415                       # number of overall misses
system.l21.overall_misses::total                 9429                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3595544                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2571843630                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2575439174                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1771603                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1771603                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3595544                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2573615233                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2577210777                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3595544                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2573615233                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2577210777                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        51090                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              51104                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        24671                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            24671                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            6                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        51096                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               51110                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        51096                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              51110                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.184165                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.184389                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.184261                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.184484                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.184261                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.184484                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 256824.571429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 273338.678924                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 273314.143479                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 295267.166667                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 295267.166667                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 256824.571429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 273352.653532                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 273328.112949                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 256824.571429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 273352.653532                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 273328.112949                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                6180                       # number of writebacks
system.l21.writebacks::total                     6180                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         9409                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            9423                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            6                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         9415                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             9429                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         9415                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            9429                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2756595                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2006394366                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2009150961                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1411997                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1411997                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2756595                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2007806363                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2010562958                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2756595                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2007806363                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2010562958                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.184165                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.184389                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.184261                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.184484                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.184261                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.184484                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 196899.642857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 213242.041237                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 213217.760904                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 235332.833333                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 235332.833333                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 196899.642857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 213256.119278                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 213231.833492                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 196899.642857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 213256.119278                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 213231.833492                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.649341                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012108170                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840196.672727                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.649341                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015464                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.880848                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12100509                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12100509                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12100509                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12100509                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12100509                       # number of overall hits
system.cpu0.icache.overall_hits::total       12100509                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2265283                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2265283                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2265283                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2265283                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2265283                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2265283                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12100519                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12100519                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12100519                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12100519                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12100519                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12100519                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 226528.300000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 226528.300000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 226528.300000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 226528.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 226528.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 226528.300000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2160283                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2160283                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2160283                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2160283                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2160283                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2160283                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 216028.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 216028.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 216028.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 216028.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 216028.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 216028.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97810                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191220776                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98066                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1949.919197                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.496500                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.503500                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916002                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083998                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10956130                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10956130                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17382                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17382                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18665550                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18665550                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18665550                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18665550                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       407230                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       407230                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       407335                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        407335                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       407335                       # number of overall misses
system.cpu0.dcache.overall_misses::total       407335                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  42991546176                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  42991546176                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     11695364                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11695364                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  43003241540                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  43003241540                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  43003241540                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  43003241540                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11363360                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11363360                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17382                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17382                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19072885                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19072885                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19072885                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19072885                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035837                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035837                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021357                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021357                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021357                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021357                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 105570.675481                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 105570.675481                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 111384.419048                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 111384.419048                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 105572.174107                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 105572.174107                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 105572.174107                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 105572.174107                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18775                       # number of writebacks
system.cpu0.dcache.writebacks::total            18775                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       309420                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       309420                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       309525                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       309525                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       309525                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       309525                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97810                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97810                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97810                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97810                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97810                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97810                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9783687453                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9783687453                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9783687453                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9783687453                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9783687453                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9783687453                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005128                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005128                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005128                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005128                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 100027.476260                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 100027.476260                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 100027.476260                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 100027.476260                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 100027.476260                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 100027.476260                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.995902                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015788150                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2043839.336016                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995902                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12564729                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12564729                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12564729                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12564729                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12564729                       # number of overall hits
system.cpu1.icache.overall_hits::total       12564729                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4304620                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4304620                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4304620                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4304620                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4304620                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4304620                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12564745                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12564745                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12564745                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12564745                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12564745                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12564745                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 269038.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 269038.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 269038.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 269038.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 269038.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 269038.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3711744                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3711744                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3711744                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3711744                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3711744                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3711744                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 265124.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 265124.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 265124.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 265124.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 265124.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 265124.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51096                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172437769                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 51352                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3357.956243                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.216021                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.783979                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911000                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089000                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8917226                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8917226                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7017936                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7017936                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17166                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17166                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16280                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16280                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15935162                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15935162                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15935162                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15935162                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       148088                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       148088                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3050                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3050                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       151138                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        151138                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       151138                       # number of overall misses
system.cpu1.dcache.overall_misses::total       151138                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18894903961                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18894903961                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    670123343                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    670123343                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19565027304                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19565027304                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19565027304                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19565027304                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9065314                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9065314                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7020986                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7020986                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16280                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16280                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16086300                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16086300                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16086300                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16086300                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016336                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016336                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000434                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000434                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009395                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009395                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009395                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009395                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 127592.404253                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 127592.404253                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 219712.571475                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 219712.571475                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 129451.410658                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 129451.410658                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 129451.410658                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 129451.410658                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1638157                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 148923.363636                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24671                       # number of writebacks
system.cpu1.dcache.writebacks::total            24671                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        96998                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        96998                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3044                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3044                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       100042                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       100042                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       100042                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       100042                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51090                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51090                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51096                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51096                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51096                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51096                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5379237692                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5379237692                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1821403                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1821403                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5381059095                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5381059095                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5381059095                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5381059095                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005636                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005636                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003176                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003176                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003176                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003176                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105289.443962                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105289.443962                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 303567.166667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 303567.166667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 105312.726926                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 105312.726926                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 105312.726926                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 105312.726926                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
