{
    "MlibObjs": {},
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 88813
    },
    "CompileProcesses": [
        "cgproc.4829.json"
    ],
    "PrevCompiledModules": {},
    "CompileStatus": "Successful",
    "stat": {
        "ru_self_cgstart": {
            "ru_nivcsw": 3,
            "ru_utime_sec": 0.052727000000000003,
            "ru_stime_sec": 0.015063999999999999,
            "ru_maxrss_kb": 81732,
            "ru_minflt": 5056,
            "ru_majflt": 0,
            "ru_nvcsw": 24
        },
        "ru_childs_cgstart": {
            "ru_nivcsw": 2,
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.016791,
            "ru_maxrss_kb": 14404,
            "ru_minflt": 745,
            "ru_majflt": 0,
            "ru_nvcsw": 4
        },
        "nMops": 593,
        "ru_self_end": {
            "ru_nivcsw": 5,
            "ru_utime_sec": 0.073794999999999999,
            "ru_stime_sec": 0.019418999999999999,
            "ru_maxrss_kb": 89380,
            "ru_minflt": 6534,
            "ru_majflt": 0,
            "ru_nvcsw": 24
        },
        "Frontend(%)": 71.45064028728234,
        "nQuads": 272,
        "totalObjSize": 113150,
        "mopSpeed": 28146.952724511113,
        "ru_childs_end": {
            "ru_nivcsw": 2,
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.016791,
            "ru_maxrss_kb": 14404,
            "ru_minflt": 745,
            "ru_majflt": 0,
            "ru_nvcsw": 4
        },
        "quadSpeed": 12910.575280045568,
        "mop/quad": 2.1801470588235294,
        "CodeGen(%)": 28.54935971271766,
        "outputSizePerQuad": 415.0
    },
    "LVLData": [
        "SIM"
    ],
    "NameTable": {
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "sh_reg_test": [
            "sh_reg_test",
            "hVvst",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "sh_reg_test",
        "sh_reg_test"
    ],
    "PEModules": [],
    "Misc": {
        "archive_dir": "archive.0",
        "default_output_dir": "csrc",
        "csrc_abs": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim/csrc",
        "cwd": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim",
        "csrc": "csrc",
        "daidir": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim/simv_com.daidir",
        "daidir_abs": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim/simv_com.daidir"
    }
}