//
// Generated by Bluespec Compiler, version 2025.07 (build 282e82e9)
//
// On Fri Nov 14 08:21:41 IST 2025
//
//
// Ports:
// Name                         I/O  size props
// RDY_feed_input                 O     1
// is_busy                        O     1
// RDY_is_busy                    O     1 const
// is_done                        O     1
// RDY_is_done                    O     1 const
// get_current_index              O     6 reg
// RDY_get_current_index          O     1 const
// can_accept_input               O     1
// RDY_can_accept_input           O     1 const
// get_spikes                     O    48 reg
// RDY_get_spikes                 O     1
// get_voltages                   O   768 reg
// RDY_get_voltages               O     1
// RDY_reset_for_next_token       O     1
// CLK                            I     1 clock
// RST_N                          I     1 reset
// feed_input_x_t_val             I    16
// EN_feed_input                  I     1
// EN_reset_for_next_token        I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkNeuronUnit(CLK,
		    RST_N,

		    feed_input_x_t_val,
		    EN_feed_input,
		    RDY_feed_input,

		    is_busy,
		    RDY_is_busy,

		    is_done,
		    RDY_is_done,

		    get_current_index,
		    RDY_get_current_index,

		    can_accept_input,
		    RDY_can_accept_input,

		    get_spikes,
		    RDY_get_spikes,

		    get_voltages,
		    RDY_get_voltages,

		    EN_reset_for_next_token,
		    RDY_reset_for_next_token);
  input  CLK;
  input  RST_N;

  // action method feed_input
  input  [15 : 0] feed_input_x_t_val;
  input  EN_feed_input;
  output RDY_feed_input;

  // value method is_busy
  output is_busy;
  output RDY_is_busy;

  // value method is_done
  output is_done;
  output RDY_is_done;

  // value method get_current_index
  output [5 : 0] get_current_index;
  output RDY_get_current_index;

  // value method can_accept_input
  output can_accept_input;
  output RDY_can_accept_input;

  // value method get_spikes
  output [47 : 0] get_spikes;
  output RDY_get_spikes;

  // value method get_voltages
  output [767 : 0] get_voltages;
  output RDY_get_voltages;

  // action method reset_for_next_token
  input  EN_reset_for_next_token;
  output RDY_reset_for_next_token;

  // signals for module outputs
  wire [767 : 0] get_voltages;
  wire [47 : 0] get_spikes;
  wire [5 : 0] get_current_index;
  wire RDY_can_accept_input,
       RDY_feed_input,
       RDY_get_current_index,
       RDY_get_spikes,
       RDY_get_voltages,
       RDY_is_busy,
       RDY_is_done,
       RDY_reset_for_next_token,
       can_accept_input,
       is_busy,
       is_done;

  // register input_index
  reg [5 : 0] input_index;
  wire [5 : 0] input_index$D_IN;
  wire input_index$EN;

  // register inputs_fed
  reg [5 : 0] inputs_fed;
  wire [5 : 0] inputs_fed$D_IN;
  wire inputs_fed$EN;

  // register output_index
  reg [5 : 0] output_index;
  wire [5 : 0] output_index$D_IN;
  wire output_index$EN;

  // register outputs_received
  reg [5 : 0] outputs_received;
  wire [5 : 0] outputs_received$D_IN;
  wire outputs_received$EN;

  // register refr_0
  reg [3 : 0] refr_0;
  wire [3 : 0] refr_0$D_IN;
  wire refr_0$EN;

  // register refr_1
  reg [3 : 0] refr_1;
  wire [3 : 0] refr_1$D_IN;
  wire refr_1$EN;

  // register refr_10
  reg [3 : 0] refr_10;
  wire [3 : 0] refr_10$D_IN;
  wire refr_10$EN;

  // register refr_11
  reg [3 : 0] refr_11;
  wire [3 : 0] refr_11$D_IN;
  wire refr_11$EN;

  // register refr_12
  reg [3 : 0] refr_12;
  wire [3 : 0] refr_12$D_IN;
  wire refr_12$EN;

  // register refr_13
  reg [3 : 0] refr_13;
  wire [3 : 0] refr_13$D_IN;
  wire refr_13$EN;

  // register refr_14
  reg [3 : 0] refr_14;
  wire [3 : 0] refr_14$D_IN;
  wire refr_14$EN;

  // register refr_15
  reg [3 : 0] refr_15;
  wire [3 : 0] refr_15$D_IN;
  wire refr_15$EN;

  // register refr_16
  reg [3 : 0] refr_16;
  wire [3 : 0] refr_16$D_IN;
  wire refr_16$EN;

  // register refr_17
  reg [3 : 0] refr_17;
  wire [3 : 0] refr_17$D_IN;
  wire refr_17$EN;

  // register refr_18
  reg [3 : 0] refr_18;
  wire [3 : 0] refr_18$D_IN;
  wire refr_18$EN;

  // register refr_19
  reg [3 : 0] refr_19;
  wire [3 : 0] refr_19$D_IN;
  wire refr_19$EN;

  // register refr_2
  reg [3 : 0] refr_2;
  wire [3 : 0] refr_2$D_IN;
  wire refr_2$EN;

  // register refr_20
  reg [3 : 0] refr_20;
  wire [3 : 0] refr_20$D_IN;
  wire refr_20$EN;

  // register refr_21
  reg [3 : 0] refr_21;
  wire [3 : 0] refr_21$D_IN;
  wire refr_21$EN;

  // register refr_22
  reg [3 : 0] refr_22;
  wire [3 : 0] refr_22$D_IN;
  wire refr_22$EN;

  // register refr_23
  reg [3 : 0] refr_23;
  wire [3 : 0] refr_23$D_IN;
  wire refr_23$EN;

  // register refr_24
  reg [3 : 0] refr_24;
  wire [3 : 0] refr_24$D_IN;
  wire refr_24$EN;

  // register refr_25
  reg [3 : 0] refr_25;
  wire [3 : 0] refr_25$D_IN;
  wire refr_25$EN;

  // register refr_26
  reg [3 : 0] refr_26;
  wire [3 : 0] refr_26$D_IN;
  wire refr_26$EN;

  // register refr_27
  reg [3 : 0] refr_27;
  wire [3 : 0] refr_27$D_IN;
  wire refr_27$EN;

  // register refr_28
  reg [3 : 0] refr_28;
  wire [3 : 0] refr_28$D_IN;
  wire refr_28$EN;

  // register refr_29
  reg [3 : 0] refr_29;
  wire [3 : 0] refr_29$D_IN;
  wire refr_29$EN;

  // register refr_3
  reg [3 : 0] refr_3;
  wire [3 : 0] refr_3$D_IN;
  wire refr_3$EN;

  // register refr_30
  reg [3 : 0] refr_30;
  wire [3 : 0] refr_30$D_IN;
  wire refr_30$EN;

  // register refr_31
  reg [3 : 0] refr_31;
  wire [3 : 0] refr_31$D_IN;
  wire refr_31$EN;

  // register refr_32
  reg [3 : 0] refr_32;
  wire [3 : 0] refr_32$D_IN;
  wire refr_32$EN;

  // register refr_33
  reg [3 : 0] refr_33;
  wire [3 : 0] refr_33$D_IN;
  wire refr_33$EN;

  // register refr_34
  reg [3 : 0] refr_34;
  wire [3 : 0] refr_34$D_IN;
  wire refr_34$EN;

  // register refr_35
  reg [3 : 0] refr_35;
  wire [3 : 0] refr_35$D_IN;
  wire refr_35$EN;

  // register refr_36
  reg [3 : 0] refr_36;
  wire [3 : 0] refr_36$D_IN;
  wire refr_36$EN;

  // register refr_37
  reg [3 : 0] refr_37;
  wire [3 : 0] refr_37$D_IN;
  wire refr_37$EN;

  // register refr_38
  reg [3 : 0] refr_38;
  wire [3 : 0] refr_38$D_IN;
  wire refr_38$EN;

  // register refr_39
  reg [3 : 0] refr_39;
  wire [3 : 0] refr_39$D_IN;
  wire refr_39$EN;

  // register refr_4
  reg [3 : 0] refr_4;
  wire [3 : 0] refr_4$D_IN;
  wire refr_4$EN;

  // register refr_40
  reg [3 : 0] refr_40;
  wire [3 : 0] refr_40$D_IN;
  wire refr_40$EN;

  // register refr_41
  reg [3 : 0] refr_41;
  wire [3 : 0] refr_41$D_IN;
  wire refr_41$EN;

  // register refr_42
  reg [3 : 0] refr_42;
  wire [3 : 0] refr_42$D_IN;
  wire refr_42$EN;

  // register refr_43
  reg [3 : 0] refr_43;
  wire [3 : 0] refr_43$D_IN;
  wire refr_43$EN;

  // register refr_44
  reg [3 : 0] refr_44;
  wire [3 : 0] refr_44$D_IN;
  wire refr_44$EN;

  // register refr_45
  reg [3 : 0] refr_45;
  wire [3 : 0] refr_45$D_IN;
  wire refr_45$EN;

  // register refr_46
  reg [3 : 0] refr_46;
  wire [3 : 0] refr_46$D_IN;
  wire refr_46$EN;

  // register refr_47
  reg [3 : 0] refr_47;
  wire [3 : 0] refr_47$D_IN;
  wire refr_47$EN;

  // register refr_5
  reg [3 : 0] refr_5;
  wire [3 : 0] refr_5$D_IN;
  wire refr_5$EN;

  // register refr_6
  reg [3 : 0] refr_6;
  wire [3 : 0] refr_6$D_IN;
  wire refr_6$EN;

  // register refr_7
  reg [3 : 0] refr_7;
  wire [3 : 0] refr_7$D_IN;
  wire refr_7$EN;

  // register refr_8
  reg [3 : 0] refr_8;
  wire [3 : 0] refr_8$D_IN;
  wire refr_8$EN;

  // register refr_9
  reg [3 : 0] refr_9;
  wire [3 : 0] refr_9$D_IN;
  wire refr_9$EN;

  // register spike_out_0
  reg spike_out_0;
  wire spike_out_0$D_IN, spike_out_0$EN;

  // register spike_out_1
  reg spike_out_1;
  wire spike_out_1$D_IN, spike_out_1$EN;

  // register spike_out_10
  reg spike_out_10;
  wire spike_out_10$D_IN, spike_out_10$EN;

  // register spike_out_11
  reg spike_out_11;
  wire spike_out_11$D_IN, spike_out_11$EN;

  // register spike_out_12
  reg spike_out_12;
  wire spike_out_12$D_IN, spike_out_12$EN;

  // register spike_out_13
  reg spike_out_13;
  wire spike_out_13$D_IN, spike_out_13$EN;

  // register spike_out_14
  reg spike_out_14;
  wire spike_out_14$D_IN, spike_out_14$EN;

  // register spike_out_15
  reg spike_out_15;
  wire spike_out_15$D_IN, spike_out_15$EN;

  // register spike_out_16
  reg spike_out_16;
  wire spike_out_16$D_IN, spike_out_16$EN;

  // register spike_out_17
  reg spike_out_17;
  wire spike_out_17$D_IN, spike_out_17$EN;

  // register spike_out_18
  reg spike_out_18;
  wire spike_out_18$D_IN, spike_out_18$EN;

  // register spike_out_19
  reg spike_out_19;
  wire spike_out_19$D_IN, spike_out_19$EN;

  // register spike_out_2
  reg spike_out_2;
  wire spike_out_2$D_IN, spike_out_2$EN;

  // register spike_out_20
  reg spike_out_20;
  wire spike_out_20$D_IN, spike_out_20$EN;

  // register spike_out_21
  reg spike_out_21;
  wire spike_out_21$D_IN, spike_out_21$EN;

  // register spike_out_22
  reg spike_out_22;
  wire spike_out_22$D_IN, spike_out_22$EN;

  // register spike_out_23
  reg spike_out_23;
  wire spike_out_23$D_IN, spike_out_23$EN;

  // register spike_out_24
  reg spike_out_24;
  wire spike_out_24$D_IN, spike_out_24$EN;

  // register spike_out_25
  reg spike_out_25;
  wire spike_out_25$D_IN, spike_out_25$EN;

  // register spike_out_26
  reg spike_out_26;
  wire spike_out_26$D_IN, spike_out_26$EN;

  // register spike_out_27
  reg spike_out_27;
  wire spike_out_27$D_IN, spike_out_27$EN;

  // register spike_out_28
  reg spike_out_28;
  wire spike_out_28$D_IN, spike_out_28$EN;

  // register spike_out_29
  reg spike_out_29;
  wire spike_out_29$D_IN, spike_out_29$EN;

  // register spike_out_3
  reg spike_out_3;
  wire spike_out_3$D_IN, spike_out_3$EN;

  // register spike_out_30
  reg spike_out_30;
  wire spike_out_30$D_IN, spike_out_30$EN;

  // register spike_out_31
  reg spike_out_31;
  wire spike_out_31$D_IN, spike_out_31$EN;

  // register spike_out_32
  reg spike_out_32;
  wire spike_out_32$D_IN, spike_out_32$EN;

  // register spike_out_33
  reg spike_out_33;
  wire spike_out_33$D_IN, spike_out_33$EN;

  // register spike_out_34
  reg spike_out_34;
  wire spike_out_34$D_IN, spike_out_34$EN;

  // register spike_out_35
  reg spike_out_35;
  wire spike_out_35$D_IN, spike_out_35$EN;

  // register spike_out_36
  reg spike_out_36;
  wire spike_out_36$D_IN, spike_out_36$EN;

  // register spike_out_37
  reg spike_out_37;
  wire spike_out_37$D_IN, spike_out_37$EN;

  // register spike_out_38
  reg spike_out_38;
  wire spike_out_38$D_IN, spike_out_38$EN;

  // register spike_out_39
  reg spike_out_39;
  wire spike_out_39$D_IN, spike_out_39$EN;

  // register spike_out_4
  reg spike_out_4;
  wire spike_out_4$D_IN, spike_out_4$EN;

  // register spike_out_40
  reg spike_out_40;
  wire spike_out_40$D_IN, spike_out_40$EN;

  // register spike_out_41
  reg spike_out_41;
  wire spike_out_41$D_IN, spike_out_41$EN;

  // register spike_out_42
  reg spike_out_42;
  wire spike_out_42$D_IN, spike_out_42$EN;

  // register spike_out_43
  reg spike_out_43;
  wire spike_out_43$D_IN, spike_out_43$EN;

  // register spike_out_44
  reg spike_out_44;
  wire spike_out_44$D_IN, spike_out_44$EN;

  // register spike_out_45
  reg spike_out_45;
  wire spike_out_45$D_IN, spike_out_45$EN;

  // register spike_out_46
  reg spike_out_46;
  wire spike_out_46$D_IN, spike_out_46$EN;

  // register spike_out_47
  reg spike_out_47;
  wire spike_out_47$D_IN, spike_out_47$EN;

  // register spike_out_5
  reg spike_out_5;
  wire spike_out_5$D_IN, spike_out_5$EN;

  // register spike_out_6
  reg spike_out_6;
  wire spike_out_6$D_IN, spike_out_6$EN;

  // register spike_out_7
  reg spike_out_7;
  wire spike_out_7$D_IN, spike_out_7$EN;

  // register spike_out_8
  reg spike_out_8;
  wire spike_out_8$D_IN, spike_out_8$EN;

  // register spike_out_9
  reg spike_out_9;
  wire spike_out_9$D_IN, spike_out_9$EN;

  // register state
  reg [1 : 0] state;
  reg [1 : 0] state$D_IN;
  wire state$EN;

  // register v_t_0
  reg [15 : 0] v_t_0;
  wire [15 : 0] v_t_0$D_IN;
  wire v_t_0$EN;

  // register v_t_1
  reg [15 : 0] v_t_1;
  wire [15 : 0] v_t_1$D_IN;
  wire v_t_1$EN;

  // register v_t_10
  reg [15 : 0] v_t_10;
  wire [15 : 0] v_t_10$D_IN;
  wire v_t_10$EN;

  // register v_t_11
  reg [15 : 0] v_t_11;
  wire [15 : 0] v_t_11$D_IN;
  wire v_t_11$EN;

  // register v_t_12
  reg [15 : 0] v_t_12;
  wire [15 : 0] v_t_12$D_IN;
  wire v_t_12$EN;

  // register v_t_13
  reg [15 : 0] v_t_13;
  wire [15 : 0] v_t_13$D_IN;
  wire v_t_13$EN;

  // register v_t_14
  reg [15 : 0] v_t_14;
  wire [15 : 0] v_t_14$D_IN;
  wire v_t_14$EN;

  // register v_t_15
  reg [15 : 0] v_t_15;
  wire [15 : 0] v_t_15$D_IN;
  wire v_t_15$EN;

  // register v_t_16
  reg [15 : 0] v_t_16;
  wire [15 : 0] v_t_16$D_IN;
  wire v_t_16$EN;

  // register v_t_17
  reg [15 : 0] v_t_17;
  wire [15 : 0] v_t_17$D_IN;
  wire v_t_17$EN;

  // register v_t_18
  reg [15 : 0] v_t_18;
  wire [15 : 0] v_t_18$D_IN;
  wire v_t_18$EN;

  // register v_t_19
  reg [15 : 0] v_t_19;
  wire [15 : 0] v_t_19$D_IN;
  wire v_t_19$EN;

  // register v_t_2
  reg [15 : 0] v_t_2;
  wire [15 : 0] v_t_2$D_IN;
  wire v_t_2$EN;

  // register v_t_20
  reg [15 : 0] v_t_20;
  wire [15 : 0] v_t_20$D_IN;
  wire v_t_20$EN;

  // register v_t_21
  reg [15 : 0] v_t_21;
  wire [15 : 0] v_t_21$D_IN;
  wire v_t_21$EN;

  // register v_t_22
  reg [15 : 0] v_t_22;
  wire [15 : 0] v_t_22$D_IN;
  wire v_t_22$EN;

  // register v_t_23
  reg [15 : 0] v_t_23;
  wire [15 : 0] v_t_23$D_IN;
  wire v_t_23$EN;

  // register v_t_24
  reg [15 : 0] v_t_24;
  wire [15 : 0] v_t_24$D_IN;
  wire v_t_24$EN;

  // register v_t_25
  reg [15 : 0] v_t_25;
  wire [15 : 0] v_t_25$D_IN;
  wire v_t_25$EN;

  // register v_t_26
  reg [15 : 0] v_t_26;
  wire [15 : 0] v_t_26$D_IN;
  wire v_t_26$EN;

  // register v_t_27
  reg [15 : 0] v_t_27;
  wire [15 : 0] v_t_27$D_IN;
  wire v_t_27$EN;

  // register v_t_28
  reg [15 : 0] v_t_28;
  wire [15 : 0] v_t_28$D_IN;
  wire v_t_28$EN;

  // register v_t_29
  reg [15 : 0] v_t_29;
  wire [15 : 0] v_t_29$D_IN;
  wire v_t_29$EN;

  // register v_t_3
  reg [15 : 0] v_t_3;
  wire [15 : 0] v_t_3$D_IN;
  wire v_t_3$EN;

  // register v_t_30
  reg [15 : 0] v_t_30;
  wire [15 : 0] v_t_30$D_IN;
  wire v_t_30$EN;

  // register v_t_31
  reg [15 : 0] v_t_31;
  wire [15 : 0] v_t_31$D_IN;
  wire v_t_31$EN;

  // register v_t_32
  reg [15 : 0] v_t_32;
  wire [15 : 0] v_t_32$D_IN;
  wire v_t_32$EN;

  // register v_t_33
  reg [15 : 0] v_t_33;
  wire [15 : 0] v_t_33$D_IN;
  wire v_t_33$EN;

  // register v_t_34
  reg [15 : 0] v_t_34;
  wire [15 : 0] v_t_34$D_IN;
  wire v_t_34$EN;

  // register v_t_35
  reg [15 : 0] v_t_35;
  wire [15 : 0] v_t_35$D_IN;
  wire v_t_35$EN;

  // register v_t_36
  reg [15 : 0] v_t_36;
  wire [15 : 0] v_t_36$D_IN;
  wire v_t_36$EN;

  // register v_t_37
  reg [15 : 0] v_t_37;
  wire [15 : 0] v_t_37$D_IN;
  wire v_t_37$EN;

  // register v_t_38
  reg [15 : 0] v_t_38;
  wire [15 : 0] v_t_38$D_IN;
  wire v_t_38$EN;

  // register v_t_39
  reg [15 : 0] v_t_39;
  wire [15 : 0] v_t_39$D_IN;
  wire v_t_39$EN;

  // register v_t_4
  reg [15 : 0] v_t_4;
  wire [15 : 0] v_t_4$D_IN;
  wire v_t_4$EN;

  // register v_t_40
  reg [15 : 0] v_t_40;
  wire [15 : 0] v_t_40$D_IN;
  wire v_t_40$EN;

  // register v_t_41
  reg [15 : 0] v_t_41;
  wire [15 : 0] v_t_41$D_IN;
  wire v_t_41$EN;

  // register v_t_42
  reg [15 : 0] v_t_42;
  wire [15 : 0] v_t_42$D_IN;
  wire v_t_42$EN;

  // register v_t_43
  reg [15 : 0] v_t_43;
  wire [15 : 0] v_t_43$D_IN;
  wire v_t_43$EN;

  // register v_t_44
  reg [15 : 0] v_t_44;
  wire [15 : 0] v_t_44$D_IN;
  wire v_t_44$EN;

  // register v_t_45
  reg [15 : 0] v_t_45;
  wire [15 : 0] v_t_45$D_IN;
  wire v_t_45$EN;

  // register v_t_46
  reg [15 : 0] v_t_46;
  wire [15 : 0] v_t_46$D_IN;
  wire v_t_46$EN;

  // register v_t_47
  reg [15 : 0] v_t_47;
  wire [15 : 0] v_t_47$D_IN;
  wire v_t_47$EN;

  // register v_t_5
  reg [15 : 0] v_t_5;
  wire [15 : 0] v_t_5$D_IN;
  wire v_t_5$EN;

  // register v_t_6
  reg [15 : 0] v_t_6;
  wire [15 : 0] v_t_6$D_IN;
  wire v_t_6$EN;

  // register v_t_7
  reg [15 : 0] v_t_7;
  wire [15 : 0] v_t_7$D_IN;
  wire v_t_7$EN;

  // register v_t_8
  reg [15 : 0] v_t_8;
  wire [15 : 0] v_t_8$D_IN;
  wire v_t_8$EN;

  // register v_t_9
  reg [15 : 0] v_t_9;
  wire [15 : 0] v_t_9$D_IN;
  wire v_t_9$EN;

  // ports of submodule lif
  reg [3 : 0] lif$load_and_step_refr;
  wire [51 : 0] lif$configure_cfg;
  wire [20 : 0] lif$get_output;
  wire [15 : 0] lif$load_and_step_v_t, lif$load_and_step_x_t;
  wire lif$EN_configure,
       lif$EN_get_output,
       lif$EN_load_and_step,
       lif$RDY_get_output,
       lif$RDY_load_and_step,
       lif$output_valid,
       lif$ready_for_input;

  // rule scheduling signals
  wire WILL_FIRE_RL_collect_output;

  // inputs to muxes for submodule ports
  wire [5 : 0] MUX_input_index$write_1__VAL_1,
	       MUX_inputs_fed$write_1__VAL_1,
	       MUX_output_index$write_1__VAL_1,
	       MUX_outputs_received$write_1__VAL_1;
  wire [1 : 0] MUX_state$write_1__VAL_2;
  wire MUX_spike_out_0$write_1__SEL_1,
       MUX_spike_out_1$write_1__SEL_1,
       MUX_spike_out_10$write_1__SEL_1,
       MUX_spike_out_11$write_1__SEL_1,
       MUX_spike_out_12$write_1__SEL_1,
       MUX_spike_out_13$write_1__SEL_1,
       MUX_spike_out_14$write_1__SEL_1,
       MUX_spike_out_15$write_1__SEL_1,
       MUX_spike_out_16$write_1__SEL_1,
       MUX_spike_out_17$write_1__SEL_1,
       MUX_spike_out_18$write_1__SEL_1,
       MUX_spike_out_19$write_1__SEL_1,
       MUX_spike_out_2$write_1__SEL_1,
       MUX_spike_out_20$write_1__SEL_1,
       MUX_spike_out_21$write_1__SEL_1,
       MUX_spike_out_22$write_1__SEL_1,
       MUX_spike_out_23$write_1__SEL_1,
       MUX_spike_out_24$write_1__SEL_1,
       MUX_spike_out_25$write_1__SEL_1,
       MUX_spike_out_26$write_1__SEL_1,
       MUX_spike_out_27$write_1__SEL_1,
       MUX_spike_out_28$write_1__SEL_1,
       MUX_spike_out_29$write_1__SEL_1,
       MUX_spike_out_3$write_1__SEL_1,
       MUX_spike_out_30$write_1__SEL_1,
       MUX_spike_out_31$write_1__SEL_1,
       MUX_spike_out_32$write_1__SEL_1,
       MUX_spike_out_33$write_1__SEL_1,
       MUX_spike_out_34$write_1__SEL_1,
       MUX_spike_out_35$write_1__SEL_1,
       MUX_spike_out_36$write_1__SEL_1,
       MUX_spike_out_37$write_1__SEL_1,
       MUX_spike_out_38$write_1__SEL_1,
       MUX_spike_out_39$write_1__SEL_1,
       MUX_spike_out_4$write_1__SEL_1,
       MUX_spike_out_40$write_1__SEL_1,
       MUX_spike_out_41$write_1__SEL_1,
       MUX_spike_out_42$write_1__SEL_1,
       MUX_spike_out_43$write_1__SEL_1,
       MUX_spike_out_44$write_1__SEL_1,
       MUX_spike_out_45$write_1__SEL_1,
       MUX_spike_out_46$write_1__SEL_1,
       MUX_spike_out_47$write_1__SEL_1,
       MUX_spike_out_5$write_1__SEL_1,
       MUX_spike_out_6$write_1__SEL_1,
       MUX_spike_out_7$write_1__SEL_1,
       MUX_spike_out_8$write_1__SEL_1,
       MUX_spike_out_9$write_1__SEL_1,
       MUX_state$write_1__SEL_1,
       MUX_state$write_1__SEL_2;

  // remaining internal signals
  reg [7 : 0] SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214;
  reg [6 : 0] SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264;
  reg SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164;

  // action method feed_input
  assign RDY_feed_input =
	     (state == 2'd0 || state == 2'd1) && lif$ready_for_input &&
	     inputs_fed < 6'd48 &&
	     lif$RDY_load_and_step &&
	     !WILL_FIRE_RL_collect_output ;

  // value method is_busy
  assign is_busy = state != 2'd0 && state != 2'd3 ;
  assign RDY_is_busy = 1'd1 ;

  // value method is_done
  assign is_done = state == 2'd3 ;
  assign RDY_is_done = 1'd1 ;

  // value method get_current_index
  assign get_current_index = input_index ;
  assign RDY_get_current_index = 1'd1 ;

  // value method can_accept_input
  assign can_accept_input =
	     (state == 2'd0 || state == 2'd1) && lif$ready_for_input &&
	     inputs_fed < 6'd48 ;
  assign RDY_can_accept_input = 1'd1 ;

  // value method get_spikes
  assign get_spikes =
	     { spike_out_47,
	       spike_out_46,
	       spike_out_45,
	       spike_out_44,
	       spike_out_43,
	       spike_out_42,
	       spike_out_41,
	       spike_out_40,
	       spike_out_39,
	       spike_out_38,
	       spike_out_37,
	       spike_out_36,
	       spike_out_35,
	       spike_out_34,
	       spike_out_33,
	       spike_out_32,
	       spike_out_31,
	       spike_out_30,
	       spike_out_29,
	       spike_out_28,
	       spike_out_27,
	       spike_out_26,
	       spike_out_25,
	       spike_out_24,
	       spike_out_23,
	       spike_out_22,
	       spike_out_21,
	       spike_out_20,
	       spike_out_19,
	       spike_out_18,
	       spike_out_17,
	       spike_out_16,
	       spike_out_15,
	       spike_out_14,
	       spike_out_13,
	       spike_out_12,
	       spike_out_11,
	       spike_out_10,
	       spike_out_9,
	       spike_out_8,
	       spike_out_7,
	       spike_out_6,
	       spike_out_5,
	       spike_out_4,
	       spike_out_3,
	       spike_out_2,
	       spike_out_1,
	       spike_out_0 } ;
  assign RDY_get_spikes = state == 2'd3 ;

  // value method get_voltages
  assign get_voltages =
	     { v_t_47,
	       v_t_46,
	       v_t_45,
	       v_t_44,
	       v_t_43,
	       v_t_42,
	       v_t_41,
	       v_t_40,
	       v_t_39,
	       v_t_38,
	       v_t_37,
	       v_t_36,
	       v_t_35,
	       v_t_34,
	       v_t_33,
	       v_t_32,
	       v_t_31,
	       v_t_30,
	       v_t_29,
	       v_t_28,
	       v_t_27,
	       v_t_26,
	       v_t_25,
	       v_t_24,
	       v_t_23,
	       v_t_22,
	       v_t_21,
	       v_t_20,
	       v_t_19,
	       v_t_18,
	       v_t_17,
	       v_t_16,
	       v_t_15,
	       v_t_14,
	       v_t_13,
	       v_t_12,
	       v_t_11,
	       v_t_10,
	       v_t_9,
	       v_t_8,
	       v_t_7,
	       v_t_6,
	       v_t_5,
	       v_t_4,
	       v_t_3,
	       v_t_2,
	       v_t_1,
	       v_t_0 } ;
  assign RDY_get_voltages = state == 2'd3 ;

  // action method reset_for_next_token
  assign RDY_reset_for_next_token = state == 2'd3 ;

  // submodule lif
  mkBF16_LIF_LoadStep lif(.CLK(CLK),
			  .RST_N(RST_N),
			  .configure_cfg(lif$configure_cfg),
			  .load_and_step_refr(lif$load_and_step_refr),
			  .load_and_step_v_t(lif$load_and_step_v_t),
			  .load_and_step_x_t(lif$load_and_step_x_t),
			  .EN_configure(lif$EN_configure),
			  .EN_load_and_step(lif$EN_load_and_step),
			  .EN_get_output(lif$EN_get_output),
			  .RDY_configure(),
			  .RDY_load_and_step(lif$RDY_load_and_step),
			  .ready_for_input(lif$ready_for_input),
			  .RDY_ready_for_input(),
			  .output_valid(lif$output_valid),
			  .RDY_output_valid(),
			  .get_output(lif$get_output),
			  .RDY_get_output(lif$RDY_get_output));

  // rule RL_collect_output
  assign WILL_FIRE_RL_collect_output =
	     lif$RDY_get_output && (state == 2'd1 || state == 2'd2) &&
	     lif$output_valid ;

  // inputs to muxes for submodule ports
  assign MUX_spike_out_0$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd0 ;
  assign MUX_spike_out_1$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd1 ;
  assign MUX_spike_out_10$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd10 ;
  assign MUX_spike_out_11$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd11 ;
  assign MUX_spike_out_12$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd12 ;
  assign MUX_spike_out_13$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd13 ;
  assign MUX_spike_out_14$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd14 ;
  assign MUX_spike_out_15$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd15 ;
  assign MUX_spike_out_16$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd16 ;
  assign MUX_spike_out_17$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd17 ;
  assign MUX_spike_out_18$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd18 ;
  assign MUX_spike_out_19$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd19 ;
  assign MUX_spike_out_2$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd2 ;
  assign MUX_spike_out_20$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd20 ;
  assign MUX_spike_out_21$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd21 ;
  assign MUX_spike_out_22$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd22 ;
  assign MUX_spike_out_23$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd23 ;
  assign MUX_spike_out_24$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd24 ;
  assign MUX_spike_out_25$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd25 ;
  assign MUX_spike_out_26$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd26 ;
  assign MUX_spike_out_27$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd27 ;
  assign MUX_spike_out_28$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd28 ;
  assign MUX_spike_out_29$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd29 ;
  assign MUX_spike_out_3$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd3 ;
  assign MUX_spike_out_30$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd30 ;
  assign MUX_spike_out_31$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd31 ;
  assign MUX_spike_out_32$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd32 ;
  assign MUX_spike_out_33$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd33 ;
  assign MUX_spike_out_34$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd34 ;
  assign MUX_spike_out_35$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd35 ;
  assign MUX_spike_out_36$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd36 ;
  assign MUX_spike_out_37$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd37 ;
  assign MUX_spike_out_38$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd38 ;
  assign MUX_spike_out_39$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd39 ;
  assign MUX_spike_out_4$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd4 ;
  assign MUX_spike_out_40$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd40 ;
  assign MUX_spike_out_41$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd41 ;
  assign MUX_spike_out_42$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd42 ;
  assign MUX_spike_out_43$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd43 ;
  assign MUX_spike_out_44$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd44 ;
  assign MUX_spike_out_45$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd45 ;
  assign MUX_spike_out_46$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd46 ;
  assign MUX_spike_out_47$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd47 ;
  assign MUX_spike_out_5$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd5 ;
  assign MUX_spike_out_6$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd6 ;
  assign MUX_spike_out_7$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd7 ;
  assign MUX_spike_out_8$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd8 ;
  assign MUX_spike_out_9$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && output_index == 6'd9 ;
  assign MUX_state$write_1__SEL_1 =
	     WILL_FIRE_RL_collect_output && outputs_received == 6'd47 ;
  assign MUX_state$write_1__SEL_2 =
	     EN_feed_input && (state == 2'd0 || inputs_fed == 6'd47) ;
  assign MUX_input_index$write_1__VAL_1 = input_index + 6'd1 ;
  assign MUX_inputs_fed$write_1__VAL_1 = inputs_fed + 6'd1 ;
  assign MUX_output_index$write_1__VAL_1 = output_index + 6'd1 ;
  assign MUX_outputs_received$write_1__VAL_1 = outputs_received + 6'd1 ;
  assign MUX_state$write_1__VAL_2 = (state == 2'd0) ? 2'd1 : 2'd2 ;

  // register input_index
  assign input_index$D_IN =
	     EN_feed_input ? MUX_input_index$write_1__VAL_1 : 6'd0 ;
  assign input_index$EN = EN_feed_input || EN_reset_for_next_token ;

  // register inputs_fed
  assign inputs_fed$D_IN =
	     EN_feed_input ? MUX_inputs_fed$write_1__VAL_1 : 6'd0 ;
  assign inputs_fed$EN = EN_feed_input || EN_reset_for_next_token ;

  // register output_index
  assign output_index$D_IN =
	     WILL_FIRE_RL_collect_output ?
	       MUX_output_index$write_1__VAL_1 :
	       6'd0 ;
  assign output_index$EN =
	     WILL_FIRE_RL_collect_output || EN_reset_for_next_token ;

  // register outputs_received
  assign outputs_received$D_IN =
	     WILL_FIRE_RL_collect_output ?
	       MUX_outputs_received$write_1__VAL_1 :
	       6'd0 ;
  assign outputs_received$EN =
	     WILL_FIRE_RL_collect_output || EN_reset_for_next_token ;

  // register refr_0
  assign refr_0$D_IN = lif$get_output[3:0] ;
  assign refr_0$EN = MUX_spike_out_0$write_1__SEL_1 ;

  // register refr_1
  assign refr_1$D_IN = lif$get_output[3:0] ;
  assign refr_1$EN = MUX_spike_out_1$write_1__SEL_1 ;

  // register refr_10
  assign refr_10$D_IN = lif$get_output[3:0] ;
  assign refr_10$EN = MUX_spike_out_10$write_1__SEL_1 ;

  // register refr_11
  assign refr_11$D_IN = lif$get_output[3:0] ;
  assign refr_11$EN = MUX_spike_out_11$write_1__SEL_1 ;

  // register refr_12
  assign refr_12$D_IN = lif$get_output[3:0] ;
  assign refr_12$EN = MUX_spike_out_12$write_1__SEL_1 ;

  // register refr_13
  assign refr_13$D_IN = lif$get_output[3:0] ;
  assign refr_13$EN = MUX_spike_out_13$write_1__SEL_1 ;

  // register refr_14
  assign refr_14$D_IN = lif$get_output[3:0] ;
  assign refr_14$EN = MUX_spike_out_14$write_1__SEL_1 ;

  // register refr_15
  assign refr_15$D_IN = lif$get_output[3:0] ;
  assign refr_15$EN = MUX_spike_out_15$write_1__SEL_1 ;

  // register refr_16
  assign refr_16$D_IN = lif$get_output[3:0] ;
  assign refr_16$EN = MUX_spike_out_16$write_1__SEL_1 ;

  // register refr_17
  assign refr_17$D_IN = lif$get_output[3:0] ;
  assign refr_17$EN = MUX_spike_out_17$write_1__SEL_1 ;

  // register refr_18
  assign refr_18$D_IN = lif$get_output[3:0] ;
  assign refr_18$EN = MUX_spike_out_18$write_1__SEL_1 ;

  // register refr_19
  assign refr_19$D_IN = lif$get_output[3:0] ;
  assign refr_19$EN = MUX_spike_out_19$write_1__SEL_1 ;

  // register refr_2
  assign refr_2$D_IN = lif$get_output[3:0] ;
  assign refr_2$EN = MUX_spike_out_2$write_1__SEL_1 ;

  // register refr_20
  assign refr_20$D_IN = lif$get_output[3:0] ;
  assign refr_20$EN = MUX_spike_out_20$write_1__SEL_1 ;

  // register refr_21
  assign refr_21$D_IN = lif$get_output[3:0] ;
  assign refr_21$EN = MUX_spike_out_21$write_1__SEL_1 ;

  // register refr_22
  assign refr_22$D_IN = lif$get_output[3:0] ;
  assign refr_22$EN = MUX_spike_out_22$write_1__SEL_1 ;

  // register refr_23
  assign refr_23$D_IN = lif$get_output[3:0] ;
  assign refr_23$EN = MUX_spike_out_23$write_1__SEL_1 ;

  // register refr_24
  assign refr_24$D_IN = lif$get_output[3:0] ;
  assign refr_24$EN = MUX_spike_out_24$write_1__SEL_1 ;

  // register refr_25
  assign refr_25$D_IN = lif$get_output[3:0] ;
  assign refr_25$EN = MUX_spike_out_25$write_1__SEL_1 ;

  // register refr_26
  assign refr_26$D_IN = lif$get_output[3:0] ;
  assign refr_26$EN = MUX_spike_out_26$write_1__SEL_1 ;

  // register refr_27
  assign refr_27$D_IN = lif$get_output[3:0] ;
  assign refr_27$EN = MUX_spike_out_27$write_1__SEL_1 ;

  // register refr_28
  assign refr_28$D_IN = lif$get_output[3:0] ;
  assign refr_28$EN = MUX_spike_out_28$write_1__SEL_1 ;

  // register refr_29
  assign refr_29$D_IN = lif$get_output[3:0] ;
  assign refr_29$EN = MUX_spike_out_29$write_1__SEL_1 ;

  // register refr_3
  assign refr_3$D_IN = lif$get_output[3:0] ;
  assign refr_3$EN = MUX_spike_out_3$write_1__SEL_1 ;

  // register refr_30
  assign refr_30$D_IN = lif$get_output[3:0] ;
  assign refr_30$EN = MUX_spike_out_30$write_1__SEL_1 ;

  // register refr_31
  assign refr_31$D_IN = lif$get_output[3:0] ;
  assign refr_31$EN = MUX_spike_out_31$write_1__SEL_1 ;

  // register refr_32
  assign refr_32$D_IN = lif$get_output[3:0] ;
  assign refr_32$EN = MUX_spike_out_32$write_1__SEL_1 ;

  // register refr_33
  assign refr_33$D_IN = lif$get_output[3:0] ;
  assign refr_33$EN = MUX_spike_out_33$write_1__SEL_1 ;

  // register refr_34
  assign refr_34$D_IN = lif$get_output[3:0] ;
  assign refr_34$EN = MUX_spike_out_34$write_1__SEL_1 ;

  // register refr_35
  assign refr_35$D_IN = lif$get_output[3:0] ;
  assign refr_35$EN = MUX_spike_out_35$write_1__SEL_1 ;

  // register refr_36
  assign refr_36$D_IN = lif$get_output[3:0] ;
  assign refr_36$EN = MUX_spike_out_36$write_1__SEL_1 ;

  // register refr_37
  assign refr_37$D_IN = lif$get_output[3:0] ;
  assign refr_37$EN = MUX_spike_out_37$write_1__SEL_1 ;

  // register refr_38
  assign refr_38$D_IN = lif$get_output[3:0] ;
  assign refr_38$EN = MUX_spike_out_38$write_1__SEL_1 ;

  // register refr_39
  assign refr_39$D_IN = lif$get_output[3:0] ;
  assign refr_39$EN = MUX_spike_out_39$write_1__SEL_1 ;

  // register refr_4
  assign refr_4$D_IN = lif$get_output[3:0] ;
  assign refr_4$EN = MUX_spike_out_4$write_1__SEL_1 ;

  // register refr_40
  assign refr_40$D_IN = lif$get_output[3:0] ;
  assign refr_40$EN = MUX_spike_out_40$write_1__SEL_1 ;

  // register refr_41
  assign refr_41$D_IN = lif$get_output[3:0] ;
  assign refr_41$EN = MUX_spike_out_41$write_1__SEL_1 ;

  // register refr_42
  assign refr_42$D_IN = lif$get_output[3:0] ;
  assign refr_42$EN = MUX_spike_out_42$write_1__SEL_1 ;

  // register refr_43
  assign refr_43$D_IN = lif$get_output[3:0] ;
  assign refr_43$EN = MUX_spike_out_43$write_1__SEL_1 ;

  // register refr_44
  assign refr_44$D_IN = lif$get_output[3:0] ;
  assign refr_44$EN = MUX_spike_out_44$write_1__SEL_1 ;

  // register refr_45
  assign refr_45$D_IN = lif$get_output[3:0] ;
  assign refr_45$EN = MUX_spike_out_45$write_1__SEL_1 ;

  // register refr_46
  assign refr_46$D_IN = lif$get_output[3:0] ;
  assign refr_46$EN = MUX_spike_out_46$write_1__SEL_1 ;

  // register refr_47
  assign refr_47$D_IN = lif$get_output[3:0] ;
  assign refr_47$EN = MUX_spike_out_47$write_1__SEL_1 ;

  // register refr_5
  assign refr_5$D_IN = lif$get_output[3:0] ;
  assign refr_5$EN = MUX_spike_out_5$write_1__SEL_1 ;

  // register refr_6
  assign refr_6$D_IN = lif$get_output[3:0] ;
  assign refr_6$EN = MUX_spike_out_6$write_1__SEL_1 ;

  // register refr_7
  assign refr_7$D_IN = lif$get_output[3:0] ;
  assign refr_7$EN = MUX_spike_out_7$write_1__SEL_1 ;

  // register refr_8
  assign refr_8$D_IN = lif$get_output[3:0] ;
  assign refr_8$EN = MUX_spike_out_8$write_1__SEL_1 ;

  // register refr_9
  assign refr_9$D_IN = lif$get_output[3:0] ;
  assign refr_9$EN = MUX_spike_out_9$write_1__SEL_1 ;

  // register spike_out_0
  assign spike_out_0$D_IN =
	     MUX_spike_out_0$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_0$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd0 ||
	     EN_reset_for_next_token ;

  // register spike_out_1
  assign spike_out_1$D_IN =
	     MUX_spike_out_1$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_1$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd1 ||
	     EN_reset_for_next_token ;

  // register spike_out_10
  assign spike_out_10$D_IN =
	     MUX_spike_out_10$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_10$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd10 ||
	     EN_reset_for_next_token ;

  // register spike_out_11
  assign spike_out_11$D_IN =
	     MUX_spike_out_11$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_11$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd11 ||
	     EN_reset_for_next_token ;

  // register spike_out_12
  assign spike_out_12$D_IN =
	     MUX_spike_out_12$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_12$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd12 ||
	     EN_reset_for_next_token ;

  // register spike_out_13
  assign spike_out_13$D_IN =
	     MUX_spike_out_13$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_13$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd13 ||
	     EN_reset_for_next_token ;

  // register spike_out_14
  assign spike_out_14$D_IN =
	     MUX_spike_out_14$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_14$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd14 ||
	     EN_reset_for_next_token ;

  // register spike_out_15
  assign spike_out_15$D_IN =
	     MUX_spike_out_15$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_15$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd15 ||
	     EN_reset_for_next_token ;

  // register spike_out_16
  assign spike_out_16$D_IN =
	     MUX_spike_out_16$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_16$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd16 ||
	     EN_reset_for_next_token ;

  // register spike_out_17
  assign spike_out_17$D_IN =
	     MUX_spike_out_17$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_17$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd17 ||
	     EN_reset_for_next_token ;

  // register spike_out_18
  assign spike_out_18$D_IN =
	     MUX_spike_out_18$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_18$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd18 ||
	     EN_reset_for_next_token ;

  // register spike_out_19
  assign spike_out_19$D_IN =
	     MUX_spike_out_19$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_19$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd19 ||
	     EN_reset_for_next_token ;

  // register spike_out_2
  assign spike_out_2$D_IN =
	     MUX_spike_out_2$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_2$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd2 ||
	     EN_reset_for_next_token ;

  // register spike_out_20
  assign spike_out_20$D_IN =
	     MUX_spike_out_20$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_20$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd20 ||
	     EN_reset_for_next_token ;

  // register spike_out_21
  assign spike_out_21$D_IN =
	     MUX_spike_out_21$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_21$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd21 ||
	     EN_reset_for_next_token ;

  // register spike_out_22
  assign spike_out_22$D_IN =
	     MUX_spike_out_22$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_22$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd22 ||
	     EN_reset_for_next_token ;

  // register spike_out_23
  assign spike_out_23$D_IN =
	     MUX_spike_out_23$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_23$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd23 ||
	     EN_reset_for_next_token ;

  // register spike_out_24
  assign spike_out_24$D_IN =
	     MUX_spike_out_24$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_24$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd24 ||
	     EN_reset_for_next_token ;

  // register spike_out_25
  assign spike_out_25$D_IN =
	     MUX_spike_out_25$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_25$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd25 ||
	     EN_reset_for_next_token ;

  // register spike_out_26
  assign spike_out_26$D_IN =
	     MUX_spike_out_26$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_26$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd26 ||
	     EN_reset_for_next_token ;

  // register spike_out_27
  assign spike_out_27$D_IN =
	     MUX_spike_out_27$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_27$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd27 ||
	     EN_reset_for_next_token ;

  // register spike_out_28
  assign spike_out_28$D_IN =
	     MUX_spike_out_28$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_28$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd28 ||
	     EN_reset_for_next_token ;

  // register spike_out_29
  assign spike_out_29$D_IN =
	     MUX_spike_out_29$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_29$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd29 ||
	     EN_reset_for_next_token ;

  // register spike_out_3
  assign spike_out_3$D_IN =
	     MUX_spike_out_3$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_3$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd3 ||
	     EN_reset_for_next_token ;

  // register spike_out_30
  assign spike_out_30$D_IN =
	     MUX_spike_out_30$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_30$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd30 ||
	     EN_reset_for_next_token ;

  // register spike_out_31
  assign spike_out_31$D_IN =
	     MUX_spike_out_31$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_31$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd31 ||
	     EN_reset_for_next_token ;

  // register spike_out_32
  assign spike_out_32$D_IN =
	     MUX_spike_out_32$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_32$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd32 ||
	     EN_reset_for_next_token ;

  // register spike_out_33
  assign spike_out_33$D_IN =
	     MUX_spike_out_33$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_33$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd33 ||
	     EN_reset_for_next_token ;

  // register spike_out_34
  assign spike_out_34$D_IN =
	     MUX_spike_out_34$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_34$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd34 ||
	     EN_reset_for_next_token ;

  // register spike_out_35
  assign spike_out_35$D_IN =
	     MUX_spike_out_35$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_35$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd35 ||
	     EN_reset_for_next_token ;

  // register spike_out_36
  assign spike_out_36$D_IN =
	     MUX_spike_out_36$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_36$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd36 ||
	     EN_reset_for_next_token ;

  // register spike_out_37
  assign spike_out_37$D_IN =
	     MUX_spike_out_37$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_37$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd37 ||
	     EN_reset_for_next_token ;

  // register spike_out_38
  assign spike_out_38$D_IN =
	     MUX_spike_out_38$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_38$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd38 ||
	     EN_reset_for_next_token ;

  // register spike_out_39
  assign spike_out_39$D_IN =
	     MUX_spike_out_39$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_39$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd39 ||
	     EN_reset_for_next_token ;

  // register spike_out_4
  assign spike_out_4$D_IN =
	     MUX_spike_out_4$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_4$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd4 ||
	     EN_reset_for_next_token ;

  // register spike_out_40
  assign spike_out_40$D_IN =
	     MUX_spike_out_40$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_40$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd40 ||
	     EN_reset_for_next_token ;

  // register spike_out_41
  assign spike_out_41$D_IN =
	     MUX_spike_out_41$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_41$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd41 ||
	     EN_reset_for_next_token ;

  // register spike_out_42
  assign spike_out_42$D_IN =
	     MUX_spike_out_42$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_42$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd42 ||
	     EN_reset_for_next_token ;

  // register spike_out_43
  assign spike_out_43$D_IN =
	     MUX_spike_out_43$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_43$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd43 ||
	     EN_reset_for_next_token ;

  // register spike_out_44
  assign spike_out_44$D_IN =
	     MUX_spike_out_44$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_44$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd44 ||
	     EN_reset_for_next_token ;

  // register spike_out_45
  assign spike_out_45$D_IN =
	     MUX_spike_out_45$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_45$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd45 ||
	     EN_reset_for_next_token ;

  // register spike_out_46
  assign spike_out_46$D_IN =
	     MUX_spike_out_46$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_46$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd46 ||
	     EN_reset_for_next_token ;

  // register spike_out_47
  assign spike_out_47$D_IN =
	     MUX_spike_out_47$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_47$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd47 ||
	     EN_reset_for_next_token ;

  // register spike_out_5
  assign spike_out_5$D_IN =
	     MUX_spike_out_5$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_5$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd5 ||
	     EN_reset_for_next_token ;

  // register spike_out_6
  assign spike_out_6$D_IN =
	     MUX_spike_out_6$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_6$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd6 ||
	     EN_reset_for_next_token ;

  // register spike_out_7
  assign spike_out_7$D_IN =
	     MUX_spike_out_7$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_7$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd7 ||
	     EN_reset_for_next_token ;

  // register spike_out_8
  assign spike_out_8$D_IN =
	     MUX_spike_out_8$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_8$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd8 ||
	     EN_reset_for_next_token ;

  // register spike_out_9
  assign spike_out_9$D_IN =
	     MUX_spike_out_9$write_1__SEL_1 && lif$get_output[20] ;
  assign spike_out_9$EN =
	     WILL_FIRE_RL_collect_output && output_index == 6'd9 ||
	     EN_reset_for_next_token ;

  // register state
  always@(MUX_state$write_1__SEL_1 or
	  MUX_state$write_1__SEL_2 or
	  MUX_state$write_1__VAL_2 or EN_reset_for_next_token)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_state$write_1__SEL_1: state$D_IN = 2'd3;
      MUX_state$write_1__SEL_2: state$D_IN = MUX_state$write_1__VAL_2;
      EN_reset_for_next_token: state$D_IN = 2'd0;
      default: state$D_IN = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign state$EN =
	     WILL_FIRE_RL_collect_output && outputs_received == 6'd47 ||
	     EN_feed_input && (state == 2'd0 || inputs_fed == 6'd47) ||
	     EN_reset_for_next_token ;

  // register v_t_0
  assign v_t_0$D_IN = lif$get_output[19:4] ;
  assign v_t_0$EN = MUX_spike_out_0$write_1__SEL_1 ;

  // register v_t_1
  assign v_t_1$D_IN = lif$get_output[19:4] ;
  assign v_t_1$EN = MUX_spike_out_1$write_1__SEL_1 ;

  // register v_t_10
  assign v_t_10$D_IN = lif$get_output[19:4] ;
  assign v_t_10$EN = MUX_spike_out_10$write_1__SEL_1 ;

  // register v_t_11
  assign v_t_11$D_IN = lif$get_output[19:4] ;
  assign v_t_11$EN = MUX_spike_out_11$write_1__SEL_1 ;

  // register v_t_12
  assign v_t_12$D_IN = lif$get_output[19:4] ;
  assign v_t_12$EN = MUX_spike_out_12$write_1__SEL_1 ;

  // register v_t_13
  assign v_t_13$D_IN = lif$get_output[19:4] ;
  assign v_t_13$EN = MUX_spike_out_13$write_1__SEL_1 ;

  // register v_t_14
  assign v_t_14$D_IN = lif$get_output[19:4] ;
  assign v_t_14$EN = MUX_spike_out_14$write_1__SEL_1 ;

  // register v_t_15
  assign v_t_15$D_IN = lif$get_output[19:4] ;
  assign v_t_15$EN = MUX_spike_out_15$write_1__SEL_1 ;

  // register v_t_16
  assign v_t_16$D_IN = lif$get_output[19:4] ;
  assign v_t_16$EN = MUX_spike_out_16$write_1__SEL_1 ;

  // register v_t_17
  assign v_t_17$D_IN = lif$get_output[19:4] ;
  assign v_t_17$EN = MUX_spike_out_17$write_1__SEL_1 ;

  // register v_t_18
  assign v_t_18$D_IN = lif$get_output[19:4] ;
  assign v_t_18$EN = MUX_spike_out_18$write_1__SEL_1 ;

  // register v_t_19
  assign v_t_19$D_IN = lif$get_output[19:4] ;
  assign v_t_19$EN = MUX_spike_out_19$write_1__SEL_1 ;

  // register v_t_2
  assign v_t_2$D_IN = lif$get_output[19:4] ;
  assign v_t_2$EN = MUX_spike_out_2$write_1__SEL_1 ;

  // register v_t_20
  assign v_t_20$D_IN = lif$get_output[19:4] ;
  assign v_t_20$EN = MUX_spike_out_20$write_1__SEL_1 ;

  // register v_t_21
  assign v_t_21$D_IN = lif$get_output[19:4] ;
  assign v_t_21$EN = MUX_spike_out_21$write_1__SEL_1 ;

  // register v_t_22
  assign v_t_22$D_IN = lif$get_output[19:4] ;
  assign v_t_22$EN = MUX_spike_out_22$write_1__SEL_1 ;

  // register v_t_23
  assign v_t_23$D_IN = lif$get_output[19:4] ;
  assign v_t_23$EN = MUX_spike_out_23$write_1__SEL_1 ;

  // register v_t_24
  assign v_t_24$D_IN = lif$get_output[19:4] ;
  assign v_t_24$EN = MUX_spike_out_24$write_1__SEL_1 ;

  // register v_t_25
  assign v_t_25$D_IN = lif$get_output[19:4] ;
  assign v_t_25$EN = MUX_spike_out_25$write_1__SEL_1 ;

  // register v_t_26
  assign v_t_26$D_IN = lif$get_output[19:4] ;
  assign v_t_26$EN = MUX_spike_out_26$write_1__SEL_1 ;

  // register v_t_27
  assign v_t_27$D_IN = lif$get_output[19:4] ;
  assign v_t_27$EN = MUX_spike_out_27$write_1__SEL_1 ;

  // register v_t_28
  assign v_t_28$D_IN = lif$get_output[19:4] ;
  assign v_t_28$EN = MUX_spike_out_28$write_1__SEL_1 ;

  // register v_t_29
  assign v_t_29$D_IN = lif$get_output[19:4] ;
  assign v_t_29$EN = MUX_spike_out_29$write_1__SEL_1 ;

  // register v_t_3
  assign v_t_3$D_IN = lif$get_output[19:4] ;
  assign v_t_3$EN = MUX_spike_out_3$write_1__SEL_1 ;

  // register v_t_30
  assign v_t_30$D_IN = lif$get_output[19:4] ;
  assign v_t_30$EN = MUX_spike_out_30$write_1__SEL_1 ;

  // register v_t_31
  assign v_t_31$D_IN = lif$get_output[19:4] ;
  assign v_t_31$EN = MUX_spike_out_31$write_1__SEL_1 ;

  // register v_t_32
  assign v_t_32$D_IN = lif$get_output[19:4] ;
  assign v_t_32$EN = MUX_spike_out_32$write_1__SEL_1 ;

  // register v_t_33
  assign v_t_33$D_IN = lif$get_output[19:4] ;
  assign v_t_33$EN = MUX_spike_out_33$write_1__SEL_1 ;

  // register v_t_34
  assign v_t_34$D_IN = lif$get_output[19:4] ;
  assign v_t_34$EN = MUX_spike_out_34$write_1__SEL_1 ;

  // register v_t_35
  assign v_t_35$D_IN = lif$get_output[19:4] ;
  assign v_t_35$EN = MUX_spike_out_35$write_1__SEL_1 ;

  // register v_t_36
  assign v_t_36$D_IN = lif$get_output[19:4] ;
  assign v_t_36$EN = MUX_spike_out_36$write_1__SEL_1 ;

  // register v_t_37
  assign v_t_37$D_IN = lif$get_output[19:4] ;
  assign v_t_37$EN = MUX_spike_out_37$write_1__SEL_1 ;

  // register v_t_38
  assign v_t_38$D_IN = lif$get_output[19:4] ;
  assign v_t_38$EN = MUX_spike_out_38$write_1__SEL_1 ;

  // register v_t_39
  assign v_t_39$D_IN = lif$get_output[19:4] ;
  assign v_t_39$EN = MUX_spike_out_39$write_1__SEL_1 ;

  // register v_t_4
  assign v_t_4$D_IN = lif$get_output[19:4] ;
  assign v_t_4$EN = MUX_spike_out_4$write_1__SEL_1 ;

  // register v_t_40
  assign v_t_40$D_IN = lif$get_output[19:4] ;
  assign v_t_40$EN = MUX_spike_out_40$write_1__SEL_1 ;

  // register v_t_41
  assign v_t_41$D_IN = lif$get_output[19:4] ;
  assign v_t_41$EN = MUX_spike_out_41$write_1__SEL_1 ;

  // register v_t_42
  assign v_t_42$D_IN = lif$get_output[19:4] ;
  assign v_t_42$EN = MUX_spike_out_42$write_1__SEL_1 ;

  // register v_t_43
  assign v_t_43$D_IN = lif$get_output[19:4] ;
  assign v_t_43$EN = MUX_spike_out_43$write_1__SEL_1 ;

  // register v_t_44
  assign v_t_44$D_IN = lif$get_output[19:4] ;
  assign v_t_44$EN = MUX_spike_out_44$write_1__SEL_1 ;

  // register v_t_45
  assign v_t_45$D_IN = lif$get_output[19:4] ;
  assign v_t_45$EN = MUX_spike_out_45$write_1__SEL_1 ;

  // register v_t_46
  assign v_t_46$D_IN = lif$get_output[19:4] ;
  assign v_t_46$EN = MUX_spike_out_46$write_1__SEL_1 ;

  // register v_t_47
  assign v_t_47$D_IN = lif$get_output[19:4] ;
  assign v_t_47$EN = MUX_spike_out_47$write_1__SEL_1 ;

  // register v_t_5
  assign v_t_5$D_IN = lif$get_output[19:4] ;
  assign v_t_5$EN = MUX_spike_out_5$write_1__SEL_1 ;

  // register v_t_6
  assign v_t_6$D_IN = lif$get_output[19:4] ;
  assign v_t_6$EN = MUX_spike_out_6$write_1__SEL_1 ;

  // register v_t_7
  assign v_t_7$D_IN = lif$get_output[19:4] ;
  assign v_t_7$EN = MUX_spike_out_7$write_1__SEL_1 ;

  // register v_t_8
  assign v_t_8$D_IN = lif$get_output[19:4] ;
  assign v_t_8$EN = MUX_spike_out_8$write_1__SEL_1 ;

  // register v_t_9
  assign v_t_9$D_IN = lif$get_output[19:4] ;
  assign v_t_9$EN = MUX_spike_out_9$write_1__SEL_1 ;

  // submodule lif
  assign lif$configure_cfg = 52'h0 ;
  always@(input_index or
	  refr_0 or
	  refr_1 or
	  refr_2 or
	  refr_3 or
	  refr_4 or
	  refr_5 or
	  refr_6 or
	  refr_7 or
	  refr_8 or
	  refr_9 or
	  refr_10 or
	  refr_11 or
	  refr_12 or
	  refr_13 or
	  refr_14 or
	  refr_15 or
	  refr_16 or
	  refr_17 or
	  refr_18 or
	  refr_19 or
	  refr_20 or
	  refr_21 or
	  refr_22 or
	  refr_23 or
	  refr_24 or
	  refr_25 or
	  refr_26 or
	  refr_27 or
	  refr_28 or
	  refr_29 or
	  refr_30 or
	  refr_31 or
	  refr_32 or
	  refr_33 or
	  refr_34 or
	  refr_35 or
	  refr_36 or
	  refr_37 or
	  refr_38 or
	  refr_39 or
	  refr_40 or
	  refr_41 or
	  refr_42 or refr_43 or refr_44 or refr_45 or refr_46 or refr_47)
  begin
    case (input_index)
      6'd0: lif$load_and_step_refr = refr_0;
      6'd1: lif$load_and_step_refr = refr_1;
      6'd2: lif$load_and_step_refr = refr_2;
      6'd3: lif$load_and_step_refr = refr_3;
      6'd4: lif$load_and_step_refr = refr_4;
      6'd5: lif$load_and_step_refr = refr_5;
      6'd6: lif$load_and_step_refr = refr_6;
      6'd7: lif$load_and_step_refr = refr_7;
      6'd8: lif$load_and_step_refr = refr_8;
      6'd9: lif$load_and_step_refr = refr_9;
      6'd10: lif$load_and_step_refr = refr_10;
      6'd11: lif$load_and_step_refr = refr_11;
      6'd12: lif$load_and_step_refr = refr_12;
      6'd13: lif$load_and_step_refr = refr_13;
      6'd14: lif$load_and_step_refr = refr_14;
      6'd15: lif$load_and_step_refr = refr_15;
      6'd16: lif$load_and_step_refr = refr_16;
      6'd17: lif$load_and_step_refr = refr_17;
      6'd18: lif$load_and_step_refr = refr_18;
      6'd19: lif$load_and_step_refr = refr_19;
      6'd20: lif$load_and_step_refr = refr_20;
      6'd21: lif$load_and_step_refr = refr_21;
      6'd22: lif$load_and_step_refr = refr_22;
      6'd23: lif$load_and_step_refr = refr_23;
      6'd24: lif$load_and_step_refr = refr_24;
      6'd25: lif$load_and_step_refr = refr_25;
      6'd26: lif$load_and_step_refr = refr_26;
      6'd27: lif$load_and_step_refr = refr_27;
      6'd28: lif$load_and_step_refr = refr_28;
      6'd29: lif$load_and_step_refr = refr_29;
      6'd30: lif$load_and_step_refr = refr_30;
      6'd31: lif$load_and_step_refr = refr_31;
      6'd32: lif$load_and_step_refr = refr_32;
      6'd33: lif$load_and_step_refr = refr_33;
      6'd34: lif$load_and_step_refr = refr_34;
      6'd35: lif$load_and_step_refr = refr_35;
      6'd36: lif$load_and_step_refr = refr_36;
      6'd37: lif$load_and_step_refr = refr_37;
      6'd38: lif$load_and_step_refr = refr_38;
      6'd39: lif$load_and_step_refr = refr_39;
      6'd40: lif$load_and_step_refr = refr_40;
      6'd41: lif$load_and_step_refr = refr_41;
      6'd42: lif$load_and_step_refr = refr_42;
      6'd43: lif$load_and_step_refr = refr_43;
      6'd44: lif$load_and_step_refr = refr_44;
      6'd45: lif$load_and_step_refr = refr_45;
      6'd46: lif$load_and_step_refr = refr_46;
      6'd47: lif$load_and_step_refr = refr_47;
      default: lif$load_and_step_refr = 4'b1010 /* unspecified value */ ;
    endcase
  end
  assign lif$load_and_step_v_t =
	     { SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164,
	       SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214,
	       SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 } ;
  assign lif$load_and_step_x_t = feed_input_x_t_val ;
  assign lif$EN_configure = 1'b0 ;
  assign lif$EN_load_and_step = EN_feed_input ;
  assign lif$EN_get_output = WILL_FIRE_RL_collect_output ;

  // remaining internal signals
  always@(input_index or
	  v_t_0 or
	  v_t_1 or
	  v_t_2 or
	  v_t_3 or
	  v_t_4 or
	  v_t_5 or
	  v_t_6 or
	  v_t_7 or
	  v_t_8 or
	  v_t_9 or
	  v_t_10 or
	  v_t_11 or
	  v_t_12 or
	  v_t_13 or
	  v_t_14 or
	  v_t_15 or
	  v_t_16 or
	  v_t_17 or
	  v_t_18 or
	  v_t_19 or
	  v_t_20 or
	  v_t_21 or
	  v_t_22 or
	  v_t_23 or
	  v_t_24 or
	  v_t_25 or
	  v_t_26 or
	  v_t_27 or
	  v_t_28 or
	  v_t_29 or
	  v_t_30 or
	  v_t_31 or
	  v_t_32 or
	  v_t_33 or
	  v_t_34 or
	  v_t_35 or
	  v_t_36 or
	  v_t_37 or
	  v_t_38 or
	  v_t_39 or
	  v_t_40 or
	  v_t_41 or v_t_42 or v_t_43 or v_t_44 or v_t_45 or v_t_46 or v_t_47)
  begin
    case (input_index)
      6'd0:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_0[15];
      6'd1:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_1[15];
      6'd2:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_2[15];
      6'd3:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_3[15];
      6'd4:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_4[15];
      6'd5:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_5[15];
      6'd6:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_6[15];
      6'd7:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_7[15];
      6'd8:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_8[15];
      6'd9:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_9[15];
      6'd10:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_10[15];
      6'd11:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_11[15];
      6'd12:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_12[15];
      6'd13:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_13[15];
      6'd14:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_14[15];
      6'd15:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_15[15];
      6'd16:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_16[15];
      6'd17:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_17[15];
      6'd18:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_18[15];
      6'd19:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_19[15];
      6'd20:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_20[15];
      6'd21:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_21[15];
      6'd22:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_22[15];
      6'd23:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_23[15];
      6'd24:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_24[15];
      6'd25:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_25[15];
      6'd26:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_26[15];
      6'd27:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_27[15];
      6'd28:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_28[15];
      6'd29:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_29[15];
      6'd30:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_30[15];
      6'd31:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_31[15];
      6'd32:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_32[15];
      6'd33:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_33[15];
      6'd34:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_34[15];
      6'd35:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_35[15];
      6'd36:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_36[15];
      6'd37:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_37[15];
      6'd38:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_38[15];
      6'd39:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_39[15];
      6'd40:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_40[15];
      6'd41:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_41[15];
      6'd42:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_42[15];
      6'd43:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_43[15];
      6'd44:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_44[15];
      6'd45:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_45[15];
      6'd46:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_46[15];
      6'd47:
	  SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
	      v_t_47[15];
      default: SEL_ARR_v_t_0_6_BIT_15_7_v_t_1_8_BIT_15_9_v_t__ETC___d164 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(input_index or
	  v_t_0 or
	  v_t_1 or
	  v_t_2 or
	  v_t_3 or
	  v_t_4 or
	  v_t_5 or
	  v_t_6 or
	  v_t_7 or
	  v_t_8 or
	  v_t_9 or
	  v_t_10 or
	  v_t_11 or
	  v_t_12 or
	  v_t_13 or
	  v_t_14 or
	  v_t_15 or
	  v_t_16 or
	  v_t_17 or
	  v_t_18 or
	  v_t_19 or
	  v_t_20 or
	  v_t_21 or
	  v_t_22 or
	  v_t_23 or
	  v_t_24 or
	  v_t_25 or
	  v_t_26 or
	  v_t_27 or
	  v_t_28 or
	  v_t_29 or
	  v_t_30 or
	  v_t_31 or
	  v_t_32 or
	  v_t_33 or
	  v_t_34 or
	  v_t_35 or
	  v_t_36 or
	  v_t_37 or
	  v_t_38 or
	  v_t_39 or
	  v_t_40 or
	  v_t_41 or v_t_42 or v_t_43 or v_t_44 or v_t_45 or v_t_46 or v_t_47)
  begin
    case (input_index)
      6'd0:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_0[14:7];
      6'd1:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_1[14:7];
      6'd2:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_2[14:7];
      6'd3:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_3[14:7];
      6'd4:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_4[14:7];
      6'd5:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_5[14:7];
      6'd6:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_6[14:7];
      6'd7:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_7[14:7];
      6'd8:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_8[14:7];
      6'd9:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_9[14:7];
      6'd10:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_10[14:7];
      6'd11:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_11[14:7];
      6'd12:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_12[14:7];
      6'd13:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_13[14:7];
      6'd14:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_14[14:7];
      6'd15:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_15[14:7];
      6'd16:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_16[14:7];
      6'd17:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_17[14:7];
      6'd18:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_18[14:7];
      6'd19:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_19[14:7];
      6'd20:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_20[14:7];
      6'd21:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_21[14:7];
      6'd22:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_22[14:7];
      6'd23:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_23[14:7];
      6'd24:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_24[14:7];
      6'd25:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_25[14:7];
      6'd26:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_26[14:7];
      6'd27:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_27[14:7];
      6'd28:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_28[14:7];
      6'd29:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_29[14:7];
      6'd30:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_30[14:7];
      6'd31:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_31[14:7];
      6'd32:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_32[14:7];
      6'd33:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_33[14:7];
      6'd34:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_34[14:7];
      6'd35:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_35[14:7];
      6'd36:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_36[14:7];
      6'd37:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_37[14:7];
      6'd38:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_38[14:7];
      6'd39:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_39[14:7];
      6'd40:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_40[14:7];
      6'd41:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_41[14:7];
      6'd42:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_42[14:7];
      6'd43:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_43[14:7];
      6'd44:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_44[14:7];
      6'd45:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_45[14:7];
      6'd46:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_46[14:7];
      6'd47:
	  SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
	      v_t_47[14:7];
      default: SEL_ARR_v_t_0_6_BITS_14_TO_7_65_v_t_1_8_BITS_1_ETC___d214 =
		   8'b10101010 /* unspecified value */ ;
    endcase
  end
  always@(input_index or
	  v_t_0 or
	  v_t_1 or
	  v_t_2 or
	  v_t_3 or
	  v_t_4 or
	  v_t_5 or
	  v_t_6 or
	  v_t_7 or
	  v_t_8 or
	  v_t_9 or
	  v_t_10 or
	  v_t_11 or
	  v_t_12 or
	  v_t_13 or
	  v_t_14 or
	  v_t_15 or
	  v_t_16 or
	  v_t_17 or
	  v_t_18 or
	  v_t_19 or
	  v_t_20 or
	  v_t_21 or
	  v_t_22 or
	  v_t_23 or
	  v_t_24 or
	  v_t_25 or
	  v_t_26 or
	  v_t_27 or
	  v_t_28 or
	  v_t_29 or
	  v_t_30 or
	  v_t_31 or
	  v_t_32 or
	  v_t_33 or
	  v_t_34 or
	  v_t_35 or
	  v_t_36 or
	  v_t_37 or
	  v_t_38 or
	  v_t_39 or
	  v_t_40 or
	  v_t_41 or v_t_42 or v_t_43 or v_t_44 or v_t_45 or v_t_46 or v_t_47)
  begin
    case (input_index)
      6'd0:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_0[6:0];
      6'd1:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_1[6:0];
      6'd2:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_2[6:0];
      6'd3:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_3[6:0];
      6'd4:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_4[6:0];
      6'd5:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_5[6:0];
      6'd6:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_6[6:0];
      6'd7:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_7[6:0];
      6'd8:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_8[6:0];
      6'd9:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_9[6:0];
      6'd10:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_10[6:0];
      6'd11:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_11[6:0];
      6'd12:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_12[6:0];
      6'd13:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_13[6:0];
      6'd14:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_14[6:0];
      6'd15:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_15[6:0];
      6'd16:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_16[6:0];
      6'd17:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_17[6:0];
      6'd18:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_18[6:0];
      6'd19:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_19[6:0];
      6'd20:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_20[6:0];
      6'd21:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_21[6:0];
      6'd22:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_22[6:0];
      6'd23:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_23[6:0];
      6'd24:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_24[6:0];
      6'd25:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_25[6:0];
      6'd26:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_26[6:0];
      6'd27:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_27[6:0];
      6'd28:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_28[6:0];
      6'd29:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_29[6:0];
      6'd30:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_30[6:0];
      6'd31:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_31[6:0];
      6'd32:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_32[6:0];
      6'd33:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_33[6:0];
      6'd34:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_34[6:0];
      6'd35:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_35[6:0];
      6'd36:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_36[6:0];
      6'd37:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_37[6:0];
      6'd38:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_38[6:0];
      6'd39:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_39[6:0];
      6'd40:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_40[6:0];
      6'd41:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_41[6:0];
      6'd42:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_42[6:0];
      6'd43:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_43[6:0];
      6'd44:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_44[6:0];
      6'd45:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_45[6:0];
      6'd46:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_46[6:0];
      6'd47:
	  SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
	      v_t_47[6:0];
      default: SEL_ARR_v_t_0_6_BITS_6_TO_0_15_v_t_1_8_BITS_6__ETC___d264 =
		   7'b0101010 /* unspecified value */ ;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        input_index <= `BSV_ASSIGNMENT_DELAY 6'd0;
	inputs_fed <= `BSV_ASSIGNMENT_DELAY 6'd0;
	output_index <= `BSV_ASSIGNMENT_DELAY 6'd0;
	outputs_received <= `BSV_ASSIGNMENT_DELAY 6'd0;
	refr_0 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_1 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_10 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_11 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_12 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_13 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_14 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_15 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_16 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_17 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_18 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_19 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_2 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_20 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_21 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_22 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_23 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_24 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_25 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_26 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_27 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_28 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_29 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_3 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_30 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_31 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_32 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_33 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_34 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_35 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_36 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_37 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_38 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_39 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_4 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_40 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_41 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_42 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_43 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_44 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_45 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_46 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_47 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_5 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_6 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_7 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_8 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	refr_9 <= `BSV_ASSIGNMENT_DELAY 4'd0;
	spike_out_0 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_10 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_11 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_12 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_13 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_14 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_15 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_16 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_17 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_18 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_19 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_20 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_21 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_22 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_23 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_24 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_25 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_26 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_27 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_28 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_29 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_3 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_30 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_31 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_32 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_33 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_34 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_35 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_36 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_37 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_38 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_39 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_4 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_40 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_41 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_42 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_43 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_44 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_45 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_46 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_47 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_5 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_6 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_7 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_8 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	spike_out_9 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	state <= `BSV_ASSIGNMENT_DELAY 2'd0;
	v_t_0 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_1 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_10 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_11 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_12 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_13 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_14 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_15 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_16 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_17 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_18 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_19 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_2 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_20 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_21 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_22 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_23 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_24 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_25 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_26 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_27 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_28 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_29 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_3 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_30 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_31 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_32 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_33 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_34 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_35 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_36 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_37 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_38 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_39 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_4 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_40 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_41 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_42 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_43 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_44 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_45 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_46 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_47 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_5 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_6 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_7 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_8 <= `BSV_ASSIGNMENT_DELAY 16'd0;
	v_t_9 <= `BSV_ASSIGNMENT_DELAY 16'd0;
      end
    else
      begin
        if (input_index$EN)
	  input_index <= `BSV_ASSIGNMENT_DELAY input_index$D_IN;
	if (inputs_fed$EN)
	  inputs_fed <= `BSV_ASSIGNMENT_DELAY inputs_fed$D_IN;
	if (output_index$EN)
	  output_index <= `BSV_ASSIGNMENT_DELAY output_index$D_IN;
	if (outputs_received$EN)
	  outputs_received <= `BSV_ASSIGNMENT_DELAY outputs_received$D_IN;
	if (refr_0$EN) refr_0 <= `BSV_ASSIGNMENT_DELAY refr_0$D_IN;
	if (refr_1$EN) refr_1 <= `BSV_ASSIGNMENT_DELAY refr_1$D_IN;
	if (refr_10$EN) refr_10 <= `BSV_ASSIGNMENT_DELAY refr_10$D_IN;
	if (refr_11$EN) refr_11 <= `BSV_ASSIGNMENT_DELAY refr_11$D_IN;
	if (refr_12$EN) refr_12 <= `BSV_ASSIGNMENT_DELAY refr_12$D_IN;
	if (refr_13$EN) refr_13 <= `BSV_ASSIGNMENT_DELAY refr_13$D_IN;
	if (refr_14$EN) refr_14 <= `BSV_ASSIGNMENT_DELAY refr_14$D_IN;
	if (refr_15$EN) refr_15 <= `BSV_ASSIGNMENT_DELAY refr_15$D_IN;
	if (refr_16$EN) refr_16 <= `BSV_ASSIGNMENT_DELAY refr_16$D_IN;
	if (refr_17$EN) refr_17 <= `BSV_ASSIGNMENT_DELAY refr_17$D_IN;
	if (refr_18$EN) refr_18 <= `BSV_ASSIGNMENT_DELAY refr_18$D_IN;
	if (refr_19$EN) refr_19 <= `BSV_ASSIGNMENT_DELAY refr_19$D_IN;
	if (refr_2$EN) refr_2 <= `BSV_ASSIGNMENT_DELAY refr_2$D_IN;
	if (refr_20$EN) refr_20 <= `BSV_ASSIGNMENT_DELAY refr_20$D_IN;
	if (refr_21$EN) refr_21 <= `BSV_ASSIGNMENT_DELAY refr_21$D_IN;
	if (refr_22$EN) refr_22 <= `BSV_ASSIGNMENT_DELAY refr_22$D_IN;
	if (refr_23$EN) refr_23 <= `BSV_ASSIGNMENT_DELAY refr_23$D_IN;
	if (refr_24$EN) refr_24 <= `BSV_ASSIGNMENT_DELAY refr_24$D_IN;
	if (refr_25$EN) refr_25 <= `BSV_ASSIGNMENT_DELAY refr_25$D_IN;
	if (refr_26$EN) refr_26 <= `BSV_ASSIGNMENT_DELAY refr_26$D_IN;
	if (refr_27$EN) refr_27 <= `BSV_ASSIGNMENT_DELAY refr_27$D_IN;
	if (refr_28$EN) refr_28 <= `BSV_ASSIGNMENT_DELAY refr_28$D_IN;
	if (refr_29$EN) refr_29 <= `BSV_ASSIGNMENT_DELAY refr_29$D_IN;
	if (refr_3$EN) refr_3 <= `BSV_ASSIGNMENT_DELAY refr_3$D_IN;
	if (refr_30$EN) refr_30 <= `BSV_ASSIGNMENT_DELAY refr_30$D_IN;
	if (refr_31$EN) refr_31 <= `BSV_ASSIGNMENT_DELAY refr_31$D_IN;
	if (refr_32$EN) refr_32 <= `BSV_ASSIGNMENT_DELAY refr_32$D_IN;
	if (refr_33$EN) refr_33 <= `BSV_ASSIGNMENT_DELAY refr_33$D_IN;
	if (refr_34$EN) refr_34 <= `BSV_ASSIGNMENT_DELAY refr_34$D_IN;
	if (refr_35$EN) refr_35 <= `BSV_ASSIGNMENT_DELAY refr_35$D_IN;
	if (refr_36$EN) refr_36 <= `BSV_ASSIGNMENT_DELAY refr_36$D_IN;
	if (refr_37$EN) refr_37 <= `BSV_ASSIGNMENT_DELAY refr_37$D_IN;
	if (refr_38$EN) refr_38 <= `BSV_ASSIGNMENT_DELAY refr_38$D_IN;
	if (refr_39$EN) refr_39 <= `BSV_ASSIGNMENT_DELAY refr_39$D_IN;
	if (refr_4$EN) refr_4 <= `BSV_ASSIGNMENT_DELAY refr_4$D_IN;
	if (refr_40$EN) refr_40 <= `BSV_ASSIGNMENT_DELAY refr_40$D_IN;
	if (refr_41$EN) refr_41 <= `BSV_ASSIGNMENT_DELAY refr_41$D_IN;
	if (refr_42$EN) refr_42 <= `BSV_ASSIGNMENT_DELAY refr_42$D_IN;
	if (refr_43$EN) refr_43 <= `BSV_ASSIGNMENT_DELAY refr_43$D_IN;
	if (refr_44$EN) refr_44 <= `BSV_ASSIGNMENT_DELAY refr_44$D_IN;
	if (refr_45$EN) refr_45 <= `BSV_ASSIGNMENT_DELAY refr_45$D_IN;
	if (refr_46$EN) refr_46 <= `BSV_ASSIGNMENT_DELAY refr_46$D_IN;
	if (refr_47$EN) refr_47 <= `BSV_ASSIGNMENT_DELAY refr_47$D_IN;
	if (refr_5$EN) refr_5 <= `BSV_ASSIGNMENT_DELAY refr_5$D_IN;
	if (refr_6$EN) refr_6 <= `BSV_ASSIGNMENT_DELAY refr_6$D_IN;
	if (refr_7$EN) refr_7 <= `BSV_ASSIGNMENT_DELAY refr_7$D_IN;
	if (refr_8$EN) refr_8 <= `BSV_ASSIGNMENT_DELAY refr_8$D_IN;
	if (refr_9$EN) refr_9 <= `BSV_ASSIGNMENT_DELAY refr_9$D_IN;
	if (spike_out_0$EN)
	  spike_out_0 <= `BSV_ASSIGNMENT_DELAY spike_out_0$D_IN;
	if (spike_out_1$EN)
	  spike_out_1 <= `BSV_ASSIGNMENT_DELAY spike_out_1$D_IN;
	if (spike_out_10$EN)
	  spike_out_10 <= `BSV_ASSIGNMENT_DELAY spike_out_10$D_IN;
	if (spike_out_11$EN)
	  spike_out_11 <= `BSV_ASSIGNMENT_DELAY spike_out_11$D_IN;
	if (spike_out_12$EN)
	  spike_out_12 <= `BSV_ASSIGNMENT_DELAY spike_out_12$D_IN;
	if (spike_out_13$EN)
	  spike_out_13 <= `BSV_ASSIGNMENT_DELAY spike_out_13$D_IN;
	if (spike_out_14$EN)
	  spike_out_14 <= `BSV_ASSIGNMENT_DELAY spike_out_14$D_IN;
	if (spike_out_15$EN)
	  spike_out_15 <= `BSV_ASSIGNMENT_DELAY spike_out_15$D_IN;
	if (spike_out_16$EN)
	  spike_out_16 <= `BSV_ASSIGNMENT_DELAY spike_out_16$D_IN;
	if (spike_out_17$EN)
	  spike_out_17 <= `BSV_ASSIGNMENT_DELAY spike_out_17$D_IN;
	if (spike_out_18$EN)
	  spike_out_18 <= `BSV_ASSIGNMENT_DELAY spike_out_18$D_IN;
	if (spike_out_19$EN)
	  spike_out_19 <= `BSV_ASSIGNMENT_DELAY spike_out_19$D_IN;
	if (spike_out_2$EN)
	  spike_out_2 <= `BSV_ASSIGNMENT_DELAY spike_out_2$D_IN;
	if (spike_out_20$EN)
	  spike_out_20 <= `BSV_ASSIGNMENT_DELAY spike_out_20$D_IN;
	if (spike_out_21$EN)
	  spike_out_21 <= `BSV_ASSIGNMENT_DELAY spike_out_21$D_IN;
	if (spike_out_22$EN)
	  spike_out_22 <= `BSV_ASSIGNMENT_DELAY spike_out_22$D_IN;
	if (spike_out_23$EN)
	  spike_out_23 <= `BSV_ASSIGNMENT_DELAY spike_out_23$D_IN;
	if (spike_out_24$EN)
	  spike_out_24 <= `BSV_ASSIGNMENT_DELAY spike_out_24$D_IN;
	if (spike_out_25$EN)
	  spike_out_25 <= `BSV_ASSIGNMENT_DELAY spike_out_25$D_IN;
	if (spike_out_26$EN)
	  spike_out_26 <= `BSV_ASSIGNMENT_DELAY spike_out_26$D_IN;
	if (spike_out_27$EN)
	  spike_out_27 <= `BSV_ASSIGNMENT_DELAY spike_out_27$D_IN;
	if (spike_out_28$EN)
	  spike_out_28 <= `BSV_ASSIGNMENT_DELAY spike_out_28$D_IN;
	if (spike_out_29$EN)
	  spike_out_29 <= `BSV_ASSIGNMENT_DELAY spike_out_29$D_IN;
	if (spike_out_3$EN)
	  spike_out_3 <= `BSV_ASSIGNMENT_DELAY spike_out_3$D_IN;
	if (spike_out_30$EN)
	  spike_out_30 <= `BSV_ASSIGNMENT_DELAY spike_out_30$D_IN;
	if (spike_out_31$EN)
	  spike_out_31 <= `BSV_ASSIGNMENT_DELAY spike_out_31$D_IN;
	if (spike_out_32$EN)
	  spike_out_32 <= `BSV_ASSIGNMENT_DELAY spike_out_32$D_IN;
	if (spike_out_33$EN)
	  spike_out_33 <= `BSV_ASSIGNMENT_DELAY spike_out_33$D_IN;
	if (spike_out_34$EN)
	  spike_out_34 <= `BSV_ASSIGNMENT_DELAY spike_out_34$D_IN;
	if (spike_out_35$EN)
	  spike_out_35 <= `BSV_ASSIGNMENT_DELAY spike_out_35$D_IN;
	if (spike_out_36$EN)
	  spike_out_36 <= `BSV_ASSIGNMENT_DELAY spike_out_36$D_IN;
	if (spike_out_37$EN)
	  spike_out_37 <= `BSV_ASSIGNMENT_DELAY spike_out_37$D_IN;
	if (spike_out_38$EN)
	  spike_out_38 <= `BSV_ASSIGNMENT_DELAY spike_out_38$D_IN;
	if (spike_out_39$EN)
	  spike_out_39 <= `BSV_ASSIGNMENT_DELAY spike_out_39$D_IN;
	if (spike_out_4$EN)
	  spike_out_4 <= `BSV_ASSIGNMENT_DELAY spike_out_4$D_IN;
	if (spike_out_40$EN)
	  spike_out_40 <= `BSV_ASSIGNMENT_DELAY spike_out_40$D_IN;
	if (spike_out_41$EN)
	  spike_out_41 <= `BSV_ASSIGNMENT_DELAY spike_out_41$D_IN;
	if (spike_out_42$EN)
	  spike_out_42 <= `BSV_ASSIGNMENT_DELAY spike_out_42$D_IN;
	if (spike_out_43$EN)
	  spike_out_43 <= `BSV_ASSIGNMENT_DELAY spike_out_43$D_IN;
	if (spike_out_44$EN)
	  spike_out_44 <= `BSV_ASSIGNMENT_DELAY spike_out_44$D_IN;
	if (spike_out_45$EN)
	  spike_out_45 <= `BSV_ASSIGNMENT_DELAY spike_out_45$D_IN;
	if (spike_out_46$EN)
	  spike_out_46 <= `BSV_ASSIGNMENT_DELAY spike_out_46$D_IN;
	if (spike_out_47$EN)
	  spike_out_47 <= `BSV_ASSIGNMENT_DELAY spike_out_47$D_IN;
	if (spike_out_5$EN)
	  spike_out_5 <= `BSV_ASSIGNMENT_DELAY spike_out_5$D_IN;
	if (spike_out_6$EN)
	  spike_out_6 <= `BSV_ASSIGNMENT_DELAY spike_out_6$D_IN;
	if (spike_out_7$EN)
	  spike_out_7 <= `BSV_ASSIGNMENT_DELAY spike_out_7$D_IN;
	if (spike_out_8$EN)
	  spike_out_8 <= `BSV_ASSIGNMENT_DELAY spike_out_8$D_IN;
	if (spike_out_9$EN)
	  spike_out_9 <= `BSV_ASSIGNMENT_DELAY spike_out_9$D_IN;
	if (state$EN) state <= `BSV_ASSIGNMENT_DELAY state$D_IN;
	if (v_t_0$EN) v_t_0 <= `BSV_ASSIGNMENT_DELAY v_t_0$D_IN;
	if (v_t_1$EN) v_t_1 <= `BSV_ASSIGNMENT_DELAY v_t_1$D_IN;
	if (v_t_10$EN) v_t_10 <= `BSV_ASSIGNMENT_DELAY v_t_10$D_IN;
	if (v_t_11$EN) v_t_11 <= `BSV_ASSIGNMENT_DELAY v_t_11$D_IN;
	if (v_t_12$EN) v_t_12 <= `BSV_ASSIGNMENT_DELAY v_t_12$D_IN;
	if (v_t_13$EN) v_t_13 <= `BSV_ASSIGNMENT_DELAY v_t_13$D_IN;
	if (v_t_14$EN) v_t_14 <= `BSV_ASSIGNMENT_DELAY v_t_14$D_IN;
	if (v_t_15$EN) v_t_15 <= `BSV_ASSIGNMENT_DELAY v_t_15$D_IN;
	if (v_t_16$EN) v_t_16 <= `BSV_ASSIGNMENT_DELAY v_t_16$D_IN;
	if (v_t_17$EN) v_t_17 <= `BSV_ASSIGNMENT_DELAY v_t_17$D_IN;
	if (v_t_18$EN) v_t_18 <= `BSV_ASSIGNMENT_DELAY v_t_18$D_IN;
	if (v_t_19$EN) v_t_19 <= `BSV_ASSIGNMENT_DELAY v_t_19$D_IN;
	if (v_t_2$EN) v_t_2 <= `BSV_ASSIGNMENT_DELAY v_t_2$D_IN;
	if (v_t_20$EN) v_t_20 <= `BSV_ASSIGNMENT_DELAY v_t_20$D_IN;
	if (v_t_21$EN) v_t_21 <= `BSV_ASSIGNMENT_DELAY v_t_21$D_IN;
	if (v_t_22$EN) v_t_22 <= `BSV_ASSIGNMENT_DELAY v_t_22$D_IN;
	if (v_t_23$EN) v_t_23 <= `BSV_ASSIGNMENT_DELAY v_t_23$D_IN;
	if (v_t_24$EN) v_t_24 <= `BSV_ASSIGNMENT_DELAY v_t_24$D_IN;
	if (v_t_25$EN) v_t_25 <= `BSV_ASSIGNMENT_DELAY v_t_25$D_IN;
	if (v_t_26$EN) v_t_26 <= `BSV_ASSIGNMENT_DELAY v_t_26$D_IN;
	if (v_t_27$EN) v_t_27 <= `BSV_ASSIGNMENT_DELAY v_t_27$D_IN;
	if (v_t_28$EN) v_t_28 <= `BSV_ASSIGNMENT_DELAY v_t_28$D_IN;
	if (v_t_29$EN) v_t_29 <= `BSV_ASSIGNMENT_DELAY v_t_29$D_IN;
	if (v_t_3$EN) v_t_3 <= `BSV_ASSIGNMENT_DELAY v_t_3$D_IN;
	if (v_t_30$EN) v_t_30 <= `BSV_ASSIGNMENT_DELAY v_t_30$D_IN;
	if (v_t_31$EN) v_t_31 <= `BSV_ASSIGNMENT_DELAY v_t_31$D_IN;
	if (v_t_32$EN) v_t_32 <= `BSV_ASSIGNMENT_DELAY v_t_32$D_IN;
	if (v_t_33$EN) v_t_33 <= `BSV_ASSIGNMENT_DELAY v_t_33$D_IN;
	if (v_t_34$EN) v_t_34 <= `BSV_ASSIGNMENT_DELAY v_t_34$D_IN;
	if (v_t_35$EN) v_t_35 <= `BSV_ASSIGNMENT_DELAY v_t_35$D_IN;
	if (v_t_36$EN) v_t_36 <= `BSV_ASSIGNMENT_DELAY v_t_36$D_IN;
	if (v_t_37$EN) v_t_37 <= `BSV_ASSIGNMENT_DELAY v_t_37$D_IN;
	if (v_t_38$EN) v_t_38 <= `BSV_ASSIGNMENT_DELAY v_t_38$D_IN;
	if (v_t_39$EN) v_t_39 <= `BSV_ASSIGNMENT_DELAY v_t_39$D_IN;
	if (v_t_4$EN) v_t_4 <= `BSV_ASSIGNMENT_DELAY v_t_4$D_IN;
	if (v_t_40$EN) v_t_40 <= `BSV_ASSIGNMENT_DELAY v_t_40$D_IN;
	if (v_t_41$EN) v_t_41 <= `BSV_ASSIGNMENT_DELAY v_t_41$D_IN;
	if (v_t_42$EN) v_t_42 <= `BSV_ASSIGNMENT_DELAY v_t_42$D_IN;
	if (v_t_43$EN) v_t_43 <= `BSV_ASSIGNMENT_DELAY v_t_43$D_IN;
	if (v_t_44$EN) v_t_44 <= `BSV_ASSIGNMENT_DELAY v_t_44$D_IN;
	if (v_t_45$EN) v_t_45 <= `BSV_ASSIGNMENT_DELAY v_t_45$D_IN;
	if (v_t_46$EN) v_t_46 <= `BSV_ASSIGNMENT_DELAY v_t_46$D_IN;
	if (v_t_47$EN) v_t_47 <= `BSV_ASSIGNMENT_DELAY v_t_47$D_IN;
	if (v_t_5$EN) v_t_5 <= `BSV_ASSIGNMENT_DELAY v_t_5$D_IN;
	if (v_t_6$EN) v_t_6 <= `BSV_ASSIGNMENT_DELAY v_t_6$D_IN;
	if (v_t_7$EN) v_t_7 <= `BSV_ASSIGNMENT_DELAY v_t_7$D_IN;
	if (v_t_8$EN) v_t_8 <= `BSV_ASSIGNMENT_DELAY v_t_8$D_IN;
	if (v_t_9$EN) v_t_9 <= `BSV_ASSIGNMENT_DELAY v_t_9$D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    input_index = 6'h2A;
    inputs_fed = 6'h2A;
    output_index = 6'h2A;
    outputs_received = 6'h2A;
    refr_0 = 4'hA;
    refr_1 = 4'hA;
    refr_10 = 4'hA;
    refr_11 = 4'hA;
    refr_12 = 4'hA;
    refr_13 = 4'hA;
    refr_14 = 4'hA;
    refr_15 = 4'hA;
    refr_16 = 4'hA;
    refr_17 = 4'hA;
    refr_18 = 4'hA;
    refr_19 = 4'hA;
    refr_2 = 4'hA;
    refr_20 = 4'hA;
    refr_21 = 4'hA;
    refr_22 = 4'hA;
    refr_23 = 4'hA;
    refr_24 = 4'hA;
    refr_25 = 4'hA;
    refr_26 = 4'hA;
    refr_27 = 4'hA;
    refr_28 = 4'hA;
    refr_29 = 4'hA;
    refr_3 = 4'hA;
    refr_30 = 4'hA;
    refr_31 = 4'hA;
    refr_32 = 4'hA;
    refr_33 = 4'hA;
    refr_34 = 4'hA;
    refr_35 = 4'hA;
    refr_36 = 4'hA;
    refr_37 = 4'hA;
    refr_38 = 4'hA;
    refr_39 = 4'hA;
    refr_4 = 4'hA;
    refr_40 = 4'hA;
    refr_41 = 4'hA;
    refr_42 = 4'hA;
    refr_43 = 4'hA;
    refr_44 = 4'hA;
    refr_45 = 4'hA;
    refr_46 = 4'hA;
    refr_47 = 4'hA;
    refr_5 = 4'hA;
    refr_6 = 4'hA;
    refr_7 = 4'hA;
    refr_8 = 4'hA;
    refr_9 = 4'hA;
    spike_out_0 = 1'h0;
    spike_out_1 = 1'h0;
    spike_out_10 = 1'h0;
    spike_out_11 = 1'h0;
    spike_out_12 = 1'h0;
    spike_out_13 = 1'h0;
    spike_out_14 = 1'h0;
    spike_out_15 = 1'h0;
    spike_out_16 = 1'h0;
    spike_out_17 = 1'h0;
    spike_out_18 = 1'h0;
    spike_out_19 = 1'h0;
    spike_out_2 = 1'h0;
    spike_out_20 = 1'h0;
    spike_out_21 = 1'h0;
    spike_out_22 = 1'h0;
    spike_out_23 = 1'h0;
    spike_out_24 = 1'h0;
    spike_out_25 = 1'h0;
    spike_out_26 = 1'h0;
    spike_out_27 = 1'h0;
    spike_out_28 = 1'h0;
    spike_out_29 = 1'h0;
    spike_out_3 = 1'h0;
    spike_out_30 = 1'h0;
    spike_out_31 = 1'h0;
    spike_out_32 = 1'h0;
    spike_out_33 = 1'h0;
    spike_out_34 = 1'h0;
    spike_out_35 = 1'h0;
    spike_out_36 = 1'h0;
    spike_out_37 = 1'h0;
    spike_out_38 = 1'h0;
    spike_out_39 = 1'h0;
    spike_out_4 = 1'h0;
    spike_out_40 = 1'h0;
    spike_out_41 = 1'h0;
    spike_out_42 = 1'h0;
    spike_out_43 = 1'h0;
    spike_out_44 = 1'h0;
    spike_out_45 = 1'h0;
    spike_out_46 = 1'h0;
    spike_out_47 = 1'h0;
    spike_out_5 = 1'h0;
    spike_out_6 = 1'h0;
    spike_out_7 = 1'h0;
    spike_out_8 = 1'h0;
    spike_out_9 = 1'h0;
    state = 2'h2;
    v_t_0 = 16'hAAAA;
    v_t_1 = 16'hAAAA;
    v_t_10 = 16'hAAAA;
    v_t_11 = 16'hAAAA;
    v_t_12 = 16'hAAAA;
    v_t_13 = 16'hAAAA;
    v_t_14 = 16'hAAAA;
    v_t_15 = 16'hAAAA;
    v_t_16 = 16'hAAAA;
    v_t_17 = 16'hAAAA;
    v_t_18 = 16'hAAAA;
    v_t_19 = 16'hAAAA;
    v_t_2 = 16'hAAAA;
    v_t_20 = 16'hAAAA;
    v_t_21 = 16'hAAAA;
    v_t_22 = 16'hAAAA;
    v_t_23 = 16'hAAAA;
    v_t_24 = 16'hAAAA;
    v_t_25 = 16'hAAAA;
    v_t_26 = 16'hAAAA;
    v_t_27 = 16'hAAAA;
    v_t_28 = 16'hAAAA;
    v_t_29 = 16'hAAAA;
    v_t_3 = 16'hAAAA;
    v_t_30 = 16'hAAAA;
    v_t_31 = 16'hAAAA;
    v_t_32 = 16'hAAAA;
    v_t_33 = 16'hAAAA;
    v_t_34 = 16'hAAAA;
    v_t_35 = 16'hAAAA;
    v_t_36 = 16'hAAAA;
    v_t_37 = 16'hAAAA;
    v_t_38 = 16'hAAAA;
    v_t_39 = 16'hAAAA;
    v_t_4 = 16'hAAAA;
    v_t_40 = 16'hAAAA;
    v_t_41 = 16'hAAAA;
    v_t_42 = 16'hAAAA;
    v_t_43 = 16'hAAAA;
    v_t_44 = 16'hAAAA;
    v_t_45 = 16'hAAAA;
    v_t_46 = 16'hAAAA;
    v_t_47 = 16'hAAAA;
    v_t_5 = 16'hAAAA;
    v_t_6 = 16'hAAAA;
    v_t_7 = 16'hAAAA;
    v_t_8 = 16'hAAAA;
    v_t_9 = 16'hAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_reset_for_next_token)
	$display("[NeuronUnit] Reset for next token - v_t and refr preserved");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_feed_input && state != 2'd0 && inputs_fed == 6'd47)
	$display("[NeuronUnit] All 48 inputs fed, entering DRAINING state");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_collect_output && outputs_received == 6'd47)
	$display("[NeuronUnit] All 48 outputs collected - DONE");
  end
  // synopsys translate_on
endmodule  // mkNeuronUnit

