// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "06/28/2019 15:28:12"

// 
// Device: Altera EP4CGX150DF31C7 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module teste (
	clk_vga,
	PIXEL_CLK,
	LINE_VALID,
	FRAME_VALID,
	reset,
	clk,
	PIXEL_DATA,
	hs,
	vs,
	blank,
	sync,
	LEDR1,
	LEDR2,
	LEDR3,
	LEDR4,
	LEDR5,
	LEDR0,
	config_SDAT,
	config_SCLK,
	LED_R17,
	LED_R16,
	LED_R15,
	LEDR6,
	LEDR7,
	LEDR8,
	LEDR9,
	LEDR10,
	B,
	G,
	R);
output 	clk_vga;
input 	PIXEL_CLK;
input 	LINE_VALID;
input 	FRAME_VALID;
input 	reset;
input 	clk;
input 	[11:0] PIXEL_DATA;
output 	hs;
output 	vs;
output 	blank;
output 	sync;
output 	LEDR1;
output 	LEDR2;
output 	LEDR3;
output 	LEDR4;
output 	LEDR5;
output 	LEDR0;
output 	config_SDAT;
output 	config_SCLK;
output 	LED_R17;
output 	LED_R16;
output 	LED_R15;
output 	LEDR6;
output 	LEDR7;
output 	LEDR8;
output 	LEDR9;
output 	LEDR10;
output 	[7:0] B;
output 	[7:0] G;
output 	[7:0] R;

// Design Ports Information
// clk_vga	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PIXEL_CLK	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PIXEL_DATA[11]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PIXEL_DATA[10]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PIXEL_DATA[9]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PIXEL_DATA[8]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PIXEL_DATA[7]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PIXEL_DATA[6]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PIXEL_DATA[5]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hs	=>  Location: PIN_B24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vs	=>  Location: PIN_A24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blank	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR1	=>  Location: PIN_T24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR2	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR3	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR4	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR5	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR0	=>  Location: PIN_T23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// config_SDAT	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// config_SCLK	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_R17	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_R16	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_R15	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR6	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR7	=>  Location: PIN_T27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR8	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR9	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR10	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[7]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[6]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[5]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[4]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[3]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[7]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[6]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[5]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[4]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[3]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[2]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[1]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[0]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[7]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[6]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[5]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[4]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[3]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[2]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[1]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[0]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LINE_VALID	=>  Location: PIN_F23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FRAME_VALID	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PIXEL_DATA[0]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PIXEL_DATA[1]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PIXEL_DATA[2]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PIXEL_DATA[3]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PIXEL_DATA[4]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("teste_v.sdo");
// synopsys translate_on

wire \PIXEL_CLK~input_o ;
wire \PIXEL_DATA[11]~input_o ;
wire \PIXEL_DATA[10]~input_o ;
wire \PIXEL_DATA[9]~input_o ;
wire \PIXEL_DATA[8]~input_o ;
wire \PIXEL_DATA[7]~input_o ;
wire \PIXEL_DATA[6]~input_o ;
wire \PIXEL_DATA[5]~input_o ;
wire \~ALTERA_NCEO~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_NCSO~~ibuf_o ;
wire \~ALTERA_NCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_NCEO~~obuf_o ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \clk~input_o ;
wire \inst5|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[1]~11_combout ;
wire \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \reset~input_o ;
wire \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[1]~12 ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[2]~13_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[2]~14 ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[3]~15_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[3]~16 ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[4]~17_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[4]~18 ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[5]~19_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[5]~20 ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[6]~21_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[6]~22 ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[7]~23_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[7]~24 ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[8]~25_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[8]~26 ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[9]~27_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[9]~28 ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[10]~29_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~0_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~1_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~2_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[10]~30 ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[11]~31_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~3_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q ;
wire \inst|camera_config|Serial_Bus_Controller|Add0~0_combout ;
wire \inst|camera_config|Serial_Bus_Controller|counter~0_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~0_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~q ;
wire \inst|camera_config|Serial_Bus_Controller|always4~0_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Add0~1 ;
wire \inst|camera_config|Serial_Bus_Controller|Add0~2_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Add0~4_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Add0~3 ;
wire \inst|camera_config|Serial_Bus_Controller|Add0~5_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Add0~7_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Add0~6 ;
wire \inst|camera_config|Serial_Bus_Controller|Add0~8_combout ;
wire \inst|camera_config|Serial_Bus_Controller|counter~1_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Add0~9 ;
wire \inst|camera_config|Serial_Bus_Controller|Add0~10_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Add0~15_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Add0~11 ;
wire \inst|camera_config|Serial_Bus_Controller|Add0~12_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Add0~14_combout ;
wire \inst|camera_config|Serial_Bus_Controller|always1~1_combout ;
wire \inst|camera_config|Serial_Bus_Controller|always1~0_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Selector4~0_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Selector4~1_combout ;
wire \inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT~q ;
wire \inst|camera_config|AV_Config_Auto_Init|always1~0_combout ;
wire \inst|camera_config|AV_Config_Auto_Init|transfer_data~q ;
wire \inst|camera_config|Serial_Bus_Controller|transfer_complete~0_combout ;
wire \inst|camera_config|Serial_Bus_Controller|transfer_complete~q ;
wire \inst|camera_config|AV_Config_Auto_Init|rom_address[0]~5_combout ;
wire \inst|camera_config|AV_Config_Auto_Init|rom_address[1]~15_combout ;
wire \inst|camera_config|AV_Config_Auto_Init|rom_address[0]~6 ;
wire \inst|camera_config|AV_Config_Auto_Init|rom_address[1]~7_combout ;
wire \inst|camera_config|AV_Config_Auto_Init|rom_address[1]~8 ;
wire \inst|camera_config|AV_Config_Auto_Init|rom_address[2]~9_combout ;
wire \inst|camera_config|AV_Config_Auto_Init|rom_address[2]~10 ;
wire \inst|camera_config|AV_Config_Auto_Init|rom_address[3]~11_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|Decoder0~0_combout ;
wire \inst|camera_config|AV_Config_Auto_Init|rom_address[3]~12 ;
wire \inst|camera_config|AV_Config_Auto_Init|rom_address[4]~13_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|Decoder0~1_combout ;
wire \inst|camera_config|AV_Config_Auto_Init|auto_init_complete~0_combout ;
wire \inst|camera_config|AV_Config_Auto_Init|auto_init_complete~q ;
wire \inst|camera_config|Serial_Bus_Controller|s_serial_protocol~12_combout ;
wire \inst|camera_config|Serial_Bus_Controller|s_serial_protocol~11_combout ;
wire \inst|camera_config|Serial_Bus_Controller|s_serial_protocol~13_combout ;
wire \inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE~q ;
wire \inst|camera_config|Serial_Bus_Controller|s_serial_protocol~14_combout ;
wire \inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~40_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~39_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~38_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~37_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~36_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~35_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~34_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~33_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~32_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~31_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~30_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~29_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~28_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~27_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~26_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~25_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~24_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~23_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~22_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~21_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~20_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~19_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~18_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~17_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~16_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~15_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~14_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~13_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~12_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~11_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~10_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~9_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~8_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~7_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~6_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~5_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Selector1~1_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Selector2~0_combout ;
wire \inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT~q ;
wire \inst|camera_config|Serial_Bus_Controller|Selector3~0_combout ;
wire \inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~q ;
wire \inst|camera_config|Serial_Bus_Controller|Selector1~0_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Selector1~2_combout ;
wire \inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT~q ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|WideOr0~0_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|WideOr0~1_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~1_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|rom_data[26]~0_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|WideOr1~0_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|WideOr1~1_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|WideOr2~0_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|WideOr2~1_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|WideOr3~0_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|WideOr3~1_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|Mux1~4_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|WideOr4~0_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|WideOr4~1_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|WideOr5~0_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|WideOr5~1_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|WideOr6~0_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|WideOr6~1_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|WideOr6~2_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|Mux0~0_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|Mux3~0_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|Mux3~1_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|Mux6~0_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|Mux6~1_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|Mux9~0_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|Mux9~1_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|Mux11~0_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|Mux11~1_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|Mux13~0_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|Mux13~1_combout ;
wire \inst|camera_config|Serial_Bus_Controller|new_data~0_combout ;
wire \inst|camera_config|Serial_Bus_Controller|serial_data~3_combout ;
wire \inst|camera_config|Serial_Bus_Controller|new_data~1_combout ;
wire \inst|camera_config|Serial_Bus_Controller|new_data~q ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~38_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|Mux14~0_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|Mux14~1_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~37_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~36_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|Mux12~0_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|Mux12~1_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~35_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~34_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|Mux10~0_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|Mux10~1_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~33_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~32_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|Mux8~0_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|Mux8~1_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~31_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~30_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~29_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~28_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|Mux5~0_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|Mux5~1_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~27_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|Mux4~0_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|Mux4~1_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~26_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~25_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|Mux1~5_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|Mux2~0_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~24_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~23_combout ;
wire \inst|camera_config|Auto_Init_D5M_ROM|Mux1~6_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~22_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~21_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~20_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~19_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~18_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~17_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~16_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~15_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~14_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~13_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~12_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~10_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~9_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~8_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~7_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~6_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~5_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~4_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~3_combout ;
wire \inst|camera_config|Serial_Bus_Controller|shiftreg_data~2_combout ;
wire \inst|camera_config|Serial_Bus_Controller|serial_data~2_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|pixel_counter[1]~10_combout ;
wire \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|Equal4~0_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|pixel_counter[9]~29 ;
wire \inst|video_vga_controller_0|VGA_Timing|pixel_counter[10]~30_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|Equal2~0_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~20_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~21_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|pixel_counter[1]~11 ;
wire \inst|video_vga_controller_0|VGA_Timing|pixel_counter[2]~12_combout ;
wire \~GND~combout ;
wire \inst|video_vga_controller_0|VGA_Timing|pixel_counter[2]~13 ;
wire \inst|video_vga_controller_0|VGA_Timing|pixel_counter[3]~14_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|pixel_counter[3]~15 ;
wire \inst|video_vga_controller_0|VGA_Timing|pixel_counter[4]~16_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|pixel_counter[4]~17 ;
wire \inst|video_vga_controller_0|VGA_Timing|pixel_counter[5]~18_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|pixel_counter[5]~19 ;
wire \inst|video_vga_controller_0|VGA_Timing|pixel_counter[6]~22_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|pixel_counter[6]~23 ;
wire \inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~24_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~25 ;
wire \inst|video_vga_controller_0|VGA_Timing|pixel_counter[8]~26_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|pixel_counter[8]~27 ;
wire \inst|video_vga_controller_0|VGA_Timing|pixel_counter[9]~28_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|Equal2~1_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|Equal2~2_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~0_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~1_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~2_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~q ;
wire \inst|video_vga_controller_0|VGA_Timing|hsync_pulse~0_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|hsync_pulse~q ;
wire \inst|video_vga_controller_0|VGA_Timing|vga_h_sync~0_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|vga_h_sync~q ;
wire \inst|video_vga_controller_0|VGA_HS~feeder_combout ;
wire \inst|video_vga_controller_0|VGA_HS~q ;
wire \inst|video_vga_controller_0|VGA_Timing|line_counter[1]~10_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|line_counter[5]~21 ;
wire \inst|video_vga_controller_0|VGA_Timing|line_counter[6]~22_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|Equal3~0_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|line_counter[6]~23 ;
wire \inst|video_vga_controller_0|VGA_Timing|line_counter[7]~24_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|line_counter[7]~25 ;
wire \inst|video_vga_controller_0|VGA_Timing|line_counter[8]~26_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|line_counter[8]~27 ;
wire \inst|video_vga_controller_0|VGA_Timing|line_counter[9]~28_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|line_counter[9]~29 ;
wire \inst|video_vga_controller_0|VGA_Timing|line_counter[10]~30_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|line_counter[10]~12_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|Equal3~1_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|line_counter[10]~13_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|line_counter[1]~11 ;
wire \inst|video_vga_controller_0|VGA_Timing|line_counter[2]~14_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|line_counter[2]~15 ;
wire \inst|video_vga_controller_0|VGA_Timing|line_counter[3]~16_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|line_counter[3]~17 ;
wire \inst|video_vga_controller_0|VGA_Timing|line_counter[4]~18_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|line_counter[4]~19 ;
wire \inst|video_vga_controller_0|VGA_Timing|line_counter[5]~20_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|early_vsync_pulse~0_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|Equal4~1_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|always4~0_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|always4~1_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|early_vsync_pulse~1_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|early_vsync_pulse~q ;
wire \inst|video_vga_controller_0|VGA_Timing|vsync_pulse~0_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|vsync_pulse~q ;
wire \inst|video_vga_controller_0|VGA_Timing|vga_v_sync~0_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|vga_v_sync~q ;
wire \inst|video_vga_controller_0|VGA_VS~feeder_combout ;
wire \inst|video_vga_controller_0|VGA_VS~q ;
wire \inst|video_vga_controller_0|VGA_Timing|Equal3~2_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~0_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~1_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~2_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~q ;
wire \inst|video_vga_controller_0|VGA_Timing|Equal2~3_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|hblanking_pulse~0_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|hblanking_pulse~q ;
wire \inst|video_vga_controller_0|VGA_Timing|blanking_pulse~0_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|blanking_pulse~q ;
wire \inst|video_vga_controller_0|VGA_Timing|vga_blank~0_combout ;
wire \inst|video_vga_controller_0|VGA_Timing|vga_blank~q ;
wire \inst|video_vga_controller_0|VGA_BLANK~feeder_combout ;
wire \inst|video_vga_controller_0|VGA_BLANK~q ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|new_clk~0_combout ;
wire \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|new_clk~q ;
wire \inst|camera_config|Serial_Bus_Controller|serial_clk~0_combout ;
wire \LINE_VALID~input_o ;
wire \FRAME_VALID~input_o ;
wire \PIXEL_DATA[0]~input_o ;
wire \PIXEL_DATA[1]~input_o ;
wire \PIXEL_DATA[2]~input_o ;
wire \PIXEL_DATA[3]~input_o ;
wire \PIXEL_DATA[4]~input_o ;
wire [4:0] \inst5|altpll_component|auto_generated|wire_pll1_clk ;
wire [10:1] \inst|video_vga_controller_0|VGA_Timing|line_counter ;
wire [11:1] \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter ;
wire [35:0] \inst|camera_config|Serial_Bus_Controller|shiftreg_data ;
wire [35:0] \inst|camera_config|AV_Config_Auto_Init|data_out ;
wire [4:0] \inst|camera_config|AV_Config_Auto_Init|rom_address ;
wire [35:0] \inst|camera_config|Serial_Bus_Controller|shiftreg_mask ;
wire [10:1] \inst|video_vga_controller_0|VGA_Timing|pixel_counter ;
wire [5:0] \inst|camera_config|Serial_Bus_Controller|counter ;
wire [1:0] \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;

wire [4:0] \inst5|altpll_component|auto_generated|pll1_CLK_bus ;

assign \inst5|altpll_component|auto_generated|wire_pll1_clk [0] = \inst5|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst5|altpll_component|auto_generated|wire_pll1_clk [1] = \inst5|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst5|altpll_component|auto_generated|wire_pll1_clk [2] = \inst5|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst5|altpll_component|auto_generated|wire_pll1_clk [3] = \inst5|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst5|altpll_component|auto_generated|wire_pll1_clk [4] = \inst5|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X106_Y91_N9
cycloneiv_io_obuf \config_SDAT~output (
	.i(\inst|camera_config|Serial_Bus_Controller|serial_data~2_combout ),
	.oe(\inst|camera_config|Serial_Bus_Controller|serial_data~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(config_SDAT),
	.obar());
// synopsys translate_off
defparam \config_SDAT~output .bus_hold = "false";
defparam \config_SDAT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y67_N9
cycloneiv_io_obuf \LED_R17~output (
	.i(\inst|camera_config|Serial_Bus_Controller|serial_data~2_combout ),
	.oe(\inst|camera_config|Serial_Bus_Controller|serial_data~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_R17),
	.obar());
// synopsys translate_off
defparam \LED_R17~output .bus_hold = "false";
defparam \LED_R17~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y91_N23
cycloneiv_io_obuf \clk_vga~output (
	.i(!\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_vga),
	.obar());
// synopsys translate_off
defparam \clk_vga~output .bus_hold = "false";
defparam \clk_vga~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N16
cycloneiv_io_obuf \hs~output (
	.i(\inst|video_vga_controller_0|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hs),
	.obar());
// synopsys translate_off
defparam \hs~output .bus_hold = "false";
defparam \hs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N2
cycloneiv_io_obuf \vs~output (
	.i(\inst|video_vga_controller_0|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vs),
	.obar());
// synopsys translate_off
defparam \vs~output .bus_hold = "false";
defparam \vs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y91_N9
cycloneiv_io_obuf \blank~output (
	.i(\inst|video_vga_controller_0|VGA_BLANK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blank),
	.obar());
// synopsys translate_off
defparam \blank~output .bus_hold = "false";
defparam \blank~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N23
cycloneiv_io_obuf \sync~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sync),
	.obar());
// synopsys translate_off
defparam \sync~output .bus_hold = "false";
defparam \sync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y43_N9
cycloneiv_io_obuf \LEDR1~output (
	.i(!\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR1),
	.obar());
// synopsys translate_off
defparam \LEDR1~output .bus_hold = "false";
defparam \LEDR1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y41_N9
cycloneiv_io_obuf \LEDR2~output (
	.i(\inst|video_vga_controller_0|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR2),
	.obar());
// synopsys translate_off
defparam \LEDR2~output .bus_hold = "false";
defparam \LEDR2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y36_N9
cycloneiv_io_obuf \LEDR3~output (
	.i(\inst|video_vga_controller_0|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR3),
	.obar());
// synopsys translate_off
defparam \LEDR3~output .bus_hold = "false";
defparam \LEDR3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y32_N2
cycloneiv_io_obuf \LEDR4~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR4),
	.obar());
// synopsys translate_off
defparam \LEDR4~output .bus_hold = "false";
defparam \LEDR4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y44_N2
cycloneiv_io_obuf \LEDR5~output (
	.i(\inst|video_vga_controller_0|VGA_BLANK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR5),
	.obar());
// synopsys translate_off
defparam \LEDR5~output .bus_hold = "false";
defparam \LEDR5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y43_N2
cycloneiv_io_obuf \LEDR0~output (
	.i(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR0),
	.obar());
// synopsys translate_off
defparam \LEDR0~output .bus_hold = "false";
defparam \LEDR0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X106_Y91_N16
cycloneiv_io_obuf \config_SCLK~output (
	.i(\inst|camera_config|Serial_Bus_Controller|serial_clk~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(config_SCLK),
	.obar());
// synopsys translate_off
defparam \config_SCLK~output .bus_hold = "false";
defparam \config_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y67_N2
cycloneiv_io_obuf \LED_R16~output (
	.i(\LINE_VALID~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_R16),
	.obar());
// synopsys translate_off
defparam \LED_R16~output .bus_hold = "false";
defparam \LED_R16~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y68_N2
cycloneiv_io_obuf \LED_R15~output (
	.i(\FRAME_VALID~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_R15),
	.obar());
// synopsys translate_off
defparam \LED_R15~output .bus_hold = "false";
defparam \LED_R15~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y49_N2
cycloneiv_io_obuf \LEDR6~output (
	.i(\PIXEL_DATA[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR6),
	.obar());
// synopsys translate_off
defparam \LEDR6~output .bus_hold = "false";
defparam \LEDR6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y44_N9
cycloneiv_io_obuf \LEDR7~output (
	.i(\PIXEL_DATA[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR7),
	.obar());
// synopsys translate_off
defparam \LEDR7~output .bus_hold = "false";
defparam \LEDR7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y54_N2
cycloneiv_io_obuf \LEDR8~output (
	.i(\PIXEL_DATA[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR8),
	.obar());
// synopsys translate_off
defparam \LEDR8~output .bus_hold = "false";
defparam \LEDR8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y55_N9
cycloneiv_io_obuf \LEDR9~output (
	.i(\PIXEL_DATA[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR9),
	.obar());
// synopsys translate_off
defparam \LEDR9~output .bus_hold = "false";
defparam \LEDR9~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y65_N2
cycloneiv_io_obuf \LEDR10~output (
	.i(\PIXEL_DATA[4]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR10),
	.obar());
// synopsys translate_off
defparam \LEDR10~output .bus_hold = "false";
defparam \LEDR10~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y91_N9
cycloneiv_io_obuf \B[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[7]),
	.obar());
// synopsys translate_off
defparam \B[7]~output .bus_hold = "false";
defparam \B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y91_N2
cycloneiv_io_obuf \B[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[6]),
	.obar());
// synopsys translate_off
defparam \B[6]~output .bus_hold = "false";
defparam \B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y91_N9
cycloneiv_io_obuf \B[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[5]),
	.obar());
// synopsys translate_off
defparam \B[5]~output .bus_hold = "false";
defparam \B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y91_N2
cycloneiv_io_obuf \B[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[4]),
	.obar());
// synopsys translate_off
defparam \B[4]~output .bus_hold = "false";
defparam \B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y91_N2
cycloneiv_io_obuf \B[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[3]),
	.obar());
// synopsys translate_off
defparam \B[3]~output .bus_hold = "false";
defparam \B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N9
cycloneiv_io_obuf \B[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[2]),
	.obar());
// synopsys translate_off
defparam \B[2]~output .bus_hold = "false";
defparam \B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N23
cycloneiv_io_obuf \B[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[1]),
	.obar());
// synopsys translate_off
defparam \B[1]~output .bus_hold = "false";
defparam \B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y91_N9
cycloneiv_io_obuf \B[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[0]),
	.obar());
// synopsys translate_off
defparam \B[0]~output .bus_hold = "false";
defparam \B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y91_N2
cycloneiv_io_obuf \G[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[7]),
	.obar());
// synopsys translate_off
defparam \G[7]~output .bus_hold = "false";
defparam \G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y91_N2
cycloneiv_io_obuf \G[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[6]),
	.obar());
// synopsys translate_off
defparam \G[6]~output .bus_hold = "false";
defparam \G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y91_N9
cycloneiv_io_obuf \G[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[5]),
	.obar());
// synopsys translate_off
defparam \G[5]~output .bus_hold = "false";
defparam \G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y91_N2
cycloneiv_io_obuf \G[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[4]),
	.obar());
// synopsys translate_off
defparam \G[4]~output .bus_hold = "false";
defparam \G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y91_N23
cycloneiv_io_obuf \G[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[3]),
	.obar());
// synopsys translate_off
defparam \G[3]~output .bus_hold = "false";
defparam \G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y91_N2
cycloneiv_io_obuf \G[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[2]),
	.obar());
// synopsys translate_off
defparam \G[2]~output .bus_hold = "false";
defparam \G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N2
cycloneiv_io_obuf \G[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[1]),
	.obar());
// synopsys translate_off
defparam \G[1]~output .bus_hold = "false";
defparam \G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N9
cycloneiv_io_obuf \G[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[0]),
	.obar());
// synopsys translate_off
defparam \G[0]~output .bus_hold = "false";
defparam \G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y91_N2
cycloneiv_io_obuf \R[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[7]),
	.obar());
// synopsys translate_off
defparam \R[7]~output .bus_hold = "false";
defparam \R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y91_N9
cycloneiv_io_obuf \R[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[6]),
	.obar());
// synopsys translate_off
defparam \R[6]~output .bus_hold = "false";
defparam \R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N23
cycloneiv_io_obuf \R[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[5]),
	.obar());
// synopsys translate_off
defparam \R[5]~output .bus_hold = "false";
defparam \R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N16
cycloneiv_io_obuf \R[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[4]),
	.obar());
// synopsys translate_off
defparam \R[4]~output .bus_hold = "false";
defparam \R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y91_N23
cycloneiv_io_obuf \R[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[3]),
	.obar());
// synopsys translate_off
defparam \R[3]~output .bus_hold = "false";
defparam \R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y91_N9
cycloneiv_io_obuf \R[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[2]),
	.obar());
// synopsys translate_off
defparam \R[2]~output .bus_hold = "false";
defparam \R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y91_N2
cycloneiv_io_obuf \R[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[1]),
	.obar());
// synopsys translate_off
defparam \R[1]~output .bus_hold = "false";
defparam \R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y91_N16
cycloneiv_io_obuf \R[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[0]),
	.obar());
// synopsys translate_off
defparam \R[0]~output .bus_hold = "false";
defparam \R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N8
cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneiv_pll \inst5|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\inst5|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst5|altpll_component|auto_generated|wire_pll1_fbout ),
	.icdrclk(),
	.fref(),
	.clk(\inst5|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst5|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst5|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst5|altpll_component|auto_generated|pll1 .c0_high = 16;
defparam \inst5|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst5|altpll_component|auto_generated|pll1 .c0_low = 16;
defparam \inst5|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \inst5|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \inst5|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst5|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \inst5|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst5|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst5|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst5|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst5|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst5|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst5|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst5|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \inst5|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst5|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \inst5|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst5|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \inst5|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst5|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst5|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst5|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst5|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst5|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst5|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst5|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst5|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst5|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst5|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst5|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst5|altpll_component|auto_generated|pll1 .dpa_divide_by = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .dpa_divider = 1;
defparam \inst5|altpll_component|auto_generated|pll1 .dpa_multiply_by = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .feedback_external_loop_divider = "false";
defparam \inst5|altpll_component|auto_generated|pll1 .feedback_source = -1;
defparam \inst5|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst5|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \inst5|altpll_component|auto_generated|pll1 .m = 16;
defparam \inst5|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst5|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst5|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst5|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst5|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst5|altpll_component|auto_generated|pll1 .pll_type = "mpll";
defparam \inst5|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst5|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \inst5|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst5|altpll_component|auto_generated|pll1 .vco_center = 1250;
defparam \inst5|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst5|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst5|altpll_component|auto_generated|pll1 .vco_min = 1250;
defparam \inst5|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst5|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 156;
defparam \inst5|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G29
cycloneiv_clkctrl \inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst5|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X98_Y58_N8
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[1]~11 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[1]~11_combout  = \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [1] $ (VCC)
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[1]~12  = CARRY(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [1])

	.dataa(gnd),
	.datab(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[1]~11_combout ),
	.cout(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[1]~12 ));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[1]~11 .lut_mask = 16'h33CC;
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y57_N6
cycloneiv_lcell_comb \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFFFF;
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y14_N1
cycloneiv_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X100_Y57_N7
dffeas \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y57_N12
cycloneiv_lcell_comb \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y57_N13
dffeas \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y57_N18
cycloneiv_lcell_comb \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 16'hFF00;
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y57_N19
dffeas \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y58_N9
dffeas \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[1] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[1] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y58_N10
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[2]~13 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[2]~13_combout  = (\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [2] & 
// (!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[1]~12 )) # (!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [2] & 
// ((\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[1]~12 ) # (GND)))
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[2]~14  = CARRY((!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[1]~12 ) # 
// (!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [2]))

	.dataa(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[1]~12 ),
	.combout(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[2]~13_combout ),
	.cout(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[2]~14 ));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[2]~13 .lut_mask = 16'h5A5F;
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X98_Y58_N11
dffeas \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[2] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[2] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y58_N12
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[3]~15 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[3]~15_combout  = (\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [3] & 
// (\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[2]~14  $ (GND))) # (!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [3] & 
// (!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[2]~14  & VCC))
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[3]~16  = CARRY((\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [3] & 
// !\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[2]~14 ))

	.dataa(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[2]~14 ),
	.combout(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[3]~15_combout ),
	.cout(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[3]~16 ));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[3]~15 .lut_mask = 16'hA50A;
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X98_Y58_N13
dffeas \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[3] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[3] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y58_N14
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[4]~17 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[4]~17_combout  = (\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [4] & 
// (!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[3]~16 )) # (!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [4] & 
// ((\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[3]~16 ) # (GND)))
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[4]~18  = CARRY((!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[3]~16 ) # 
// (!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [4]))

	.dataa(gnd),
	.datab(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[3]~16 ),
	.combout(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[4]~17_combout ),
	.cout(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[4]~18 ));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[4]~17 .lut_mask = 16'h3C3F;
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X98_Y58_N15
dffeas \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[4] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[4] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y58_N16
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[5]~19 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[5]~19_combout  = (\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [5] & 
// (\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[4]~18  $ (GND))) # (!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [5] & 
// (!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[4]~18  & VCC))
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[5]~20  = CARRY((\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [5] & 
// !\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[4]~18 ))

	.dataa(gnd),
	.datab(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[4]~18 ),
	.combout(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[5]~19_combout ),
	.cout(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[5]~20 ));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[5]~19 .lut_mask = 16'hC30C;
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X98_Y58_N17
dffeas \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[5] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[5]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[5] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y58_N18
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[6]~21 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[6]~21_combout  = (\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [6] & 
// (!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[5]~20 )) # (!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [6] & 
// ((\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[5]~20 ) # (GND)))
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[6]~22  = CARRY((!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[5]~20 ) # 
// (!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [6]))

	.dataa(gnd),
	.datab(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[5]~20 ),
	.combout(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[6]~21_combout ),
	.cout(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[6]~22 ));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[6]~21 .lut_mask = 16'h3C3F;
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X98_Y58_N19
dffeas \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[6] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[6]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[6] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y58_N20
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[7]~23 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[7]~23_combout  = (\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [7] & 
// (\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[6]~22  $ (GND))) # (!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [7] & 
// (!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[6]~22  & VCC))
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[7]~24  = CARRY((\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [7] & 
// !\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[6]~22 ))

	.dataa(gnd),
	.datab(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[6]~22 ),
	.combout(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[7]~23_combout ),
	.cout(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[7]~24 ));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[7]~23 .lut_mask = 16'hC30C;
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X98_Y58_N21
dffeas \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[7] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[7]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[7] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y58_N22
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[8]~25 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[8]~25_combout  = (\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [8] & 
// (!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[7]~24 )) # (!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [8] & 
// ((\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[7]~24 ) # (GND)))
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[8]~26  = CARRY((!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[7]~24 ) # 
// (!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [8]))

	.dataa(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[7]~24 ),
	.combout(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[8]~25_combout ),
	.cout(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[8]~26 ));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[8]~25 .lut_mask = 16'h5A5F;
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X98_Y58_N23
dffeas \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[8] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[8]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[8] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y58_N24
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[9]~27 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[9]~27_combout  = (\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [9] & 
// (\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[8]~26  $ (GND))) # (!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [9] & 
// (!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[8]~26  & VCC))
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[9]~28  = CARRY((\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [9] & 
// !\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[8]~26 ))

	.dataa(gnd),
	.datab(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[8]~26 ),
	.combout(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[9]~27_combout ),
	.cout(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[9]~28 ));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[9]~27 .lut_mask = 16'hC30C;
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[9]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X98_Y58_N25
dffeas \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[9] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[9]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[9] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y58_N26
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[10]~29 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[10]~29_combout  = (\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [10] & 
// (!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[9]~28 )) # (!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [10] & 
// ((\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[9]~28 ) # (GND)))
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[10]~30  = CARRY((!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[9]~28 ) # 
// (!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [10]))

	.dataa(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[9]~28 ),
	.combout(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[10]~29_combout ),
	.cout(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[10]~30 ));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[10]~29 .lut_mask = 16'h5A5F;
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[10]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X98_Y58_N27
dffeas \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[10] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[10]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[10] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y58_N4
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~0 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~0_combout  = (\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [2] & 
// (\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [1] & (!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [10] & 
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [3])))

	.dataa(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [2]),
	.datab(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [1]),
	.datac(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [10]),
	.datad(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [3]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~0 .lut_mask = 16'h0800;
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y58_N6
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~1 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~1_combout  = (\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [6] & 
// (\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [7] & (\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [4] & 
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [5])))

	.dataa(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [6]),
	.datab(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [7]),
	.datac(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [4]),
	.datad(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [5]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~1 .lut_mask = 16'h8000;
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y58_N30
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~2 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~2_combout  = (\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [8] & 
// (\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [9] & (\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~0_combout  & 
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~1_combout )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [8]),
	.datab(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [9]),
	.datac(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~0_combout ),
	.datad(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~1_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~2 .lut_mask = 16'h8000;
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y58_N28
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[11]~31 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[11]~31_combout  = \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[10]~30  $ 
// (!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [11]),
	.cin(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[10]~30 ),
	.combout(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[11]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[11]~31 .lut_mask = 16'hF00F;
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[11]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X98_Y58_N29
dffeas \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[11] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[11]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[11] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y58_N0
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~3 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~3_combout  = (\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~2_combout  & 
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~2_combout ),
	.datad(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [11]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~3 .lut_mask = 16'hF000;
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y58_N1
dffeas \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y56_N18
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Add0~0 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Add0~0_combout  = \inst|camera_config|Serial_Bus_Controller|counter [0] $ (VCC)
// \inst|camera_config|Serial_Bus_Controller|Add0~1  = CARRY(\inst|camera_config|Serial_Bus_Controller|counter [0])

	.dataa(gnd),
	.datab(\inst|camera_config|Serial_Bus_Controller|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|Add0~0_combout ),
	.cout(\inst|camera_config|Serial_Bus_Controller|Add0~1 ));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Add0~0 .lut_mask = 16'h33CC;
defparam \inst|camera_config|Serial_Bus_Controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y56_N8
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|counter~0 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|counter~0_combout  = (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & 
// ((\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ) # (\inst|camera_config|Serial_Bus_Controller|Add0~0_combout ))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datab(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datac(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|counter~0 .lut_mask = 16'h5040;
defparam \inst|camera_config|Serial_Bus_Controller|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y58_N2
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~0 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~0_combout  = (\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~2_combout  & 
// !\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~2_combout ),
	.datad(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [11]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~0 .lut_mask = 16'h00F0;
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y58_N3
dffeas \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y56_N30
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|always4~0 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|always4~0_combout  = (\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~q  & \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~q )

	.dataa(gnd),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~q ),
	.datac(gnd),
	.datad(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|always4~0 .lut_mask = 16'hCC00;
defparam \inst|camera_config|Serial_Bus_Controller|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y55_N24
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout  = (\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ) # ((\inst|camera_config|Serial_Bus_Controller|always4~0_combout ) # 
// ((\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ) # (!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datab(\inst|camera_config|Serial_Bus_Controller|always4~0_combout ),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4 .lut_mask = 16'hFEFF;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y56_N9
dffeas \inst|camera_config|Serial_Bus_Controller|counter[0] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|counter[0] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y56_N20
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Add0~2 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Add0~2_combout  = (\inst|camera_config|Serial_Bus_Controller|counter [1] & (!\inst|camera_config|Serial_Bus_Controller|Add0~1 )) # (!\inst|camera_config|Serial_Bus_Controller|counter [1] & 
// ((\inst|camera_config|Serial_Bus_Controller|Add0~1 ) # (GND)))
// \inst|camera_config|Serial_Bus_Controller|Add0~3  = CARRY((!\inst|camera_config|Serial_Bus_Controller|Add0~1 ) # (!\inst|camera_config|Serial_Bus_Controller|counter [1]))

	.dataa(\inst|camera_config|Serial_Bus_Controller|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|camera_config|Serial_Bus_Controller|Add0~1 ),
	.combout(\inst|camera_config|Serial_Bus_Controller|Add0~2_combout ),
	.cout(\inst|camera_config|Serial_Bus_Controller|Add0~3 ));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Add0~2 .lut_mask = 16'h5A5F;
defparam \inst|camera_config|Serial_Bus_Controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y56_N10
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Add0~4 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Add0~4_combout  = (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & (\inst|camera_config|Serial_Bus_Controller|Add0~2_combout  & 
// (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & !\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datab(\inst|camera_config|Serial_Bus_Controller|Add0~2_combout ),
	.datac(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Add0~4 .lut_mask = 16'h0040;
defparam \inst|camera_config|Serial_Bus_Controller|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y56_N11
dffeas \inst|camera_config|Serial_Bus_Controller|counter[1] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|counter[1] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y56_N22
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Add0~5 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Add0~5_combout  = (\inst|camera_config|Serial_Bus_Controller|counter [2] & (\inst|camera_config|Serial_Bus_Controller|Add0~3  $ (GND))) # (!\inst|camera_config|Serial_Bus_Controller|counter [2] & 
// (!\inst|camera_config|Serial_Bus_Controller|Add0~3  & VCC))
// \inst|camera_config|Serial_Bus_Controller|Add0~6  = CARRY((\inst|camera_config|Serial_Bus_Controller|counter [2] & !\inst|camera_config|Serial_Bus_Controller|Add0~3 ))

	.dataa(gnd),
	.datab(\inst|camera_config|Serial_Bus_Controller|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|camera_config|Serial_Bus_Controller|Add0~3 ),
	.combout(\inst|camera_config|Serial_Bus_Controller|Add0~5_combout ),
	.cout(\inst|camera_config|Serial_Bus_Controller|Add0~6 ));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Add0~5 .lut_mask = 16'hC30C;
defparam \inst|camera_config|Serial_Bus_Controller|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y56_N4
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Add0~7 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Add0~7_combout  = (\inst|camera_config|Serial_Bus_Controller|Add0~5_combout  & (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & 
// (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & !\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|Add0~5_combout ),
	.datab(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Add0~7 .lut_mask = 16'h0008;
defparam \inst|camera_config|Serial_Bus_Controller|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y56_N5
dffeas \inst|camera_config|Serial_Bus_Controller|counter[2] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|Add0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|counter[2] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y56_N24
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Add0~8 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Add0~8_combout  = (\inst|camera_config|Serial_Bus_Controller|counter [3] & (!\inst|camera_config|Serial_Bus_Controller|Add0~6 )) # (!\inst|camera_config|Serial_Bus_Controller|counter [3] & 
// ((\inst|camera_config|Serial_Bus_Controller|Add0~6 ) # (GND)))
// \inst|camera_config|Serial_Bus_Controller|Add0~9  = CARRY((!\inst|camera_config|Serial_Bus_Controller|Add0~6 ) # (!\inst|camera_config|Serial_Bus_Controller|counter [3]))

	.dataa(\inst|camera_config|Serial_Bus_Controller|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|camera_config|Serial_Bus_Controller|Add0~6 ),
	.combout(\inst|camera_config|Serial_Bus_Controller|Add0~8_combout ),
	.cout(\inst|camera_config|Serial_Bus_Controller|Add0~9 ));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Add0~8 .lut_mask = 16'h5A5F;
defparam \inst|camera_config|Serial_Bus_Controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y56_N6
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|counter~1 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|counter~1_combout  = (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & 
// ((\inst|camera_config|Serial_Bus_Controller|Add0~8_combout ) # (\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datab(\inst|camera_config|Serial_Bus_Controller|Add0~8_combout ),
	.datac(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|counter~1 .lut_mask = 16'h5040;
defparam \inst|camera_config|Serial_Bus_Controller|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y56_N7
dffeas \inst|camera_config|Serial_Bus_Controller|counter[3] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|counter[3] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y56_N26
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Add0~10 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Add0~10_combout  = (\inst|camera_config|Serial_Bus_Controller|counter [4] & (\inst|camera_config|Serial_Bus_Controller|Add0~9  $ (GND))) # (!\inst|camera_config|Serial_Bus_Controller|counter [4] & 
// (!\inst|camera_config|Serial_Bus_Controller|Add0~9  & VCC))
// \inst|camera_config|Serial_Bus_Controller|Add0~11  = CARRY((\inst|camera_config|Serial_Bus_Controller|counter [4] & !\inst|camera_config|Serial_Bus_Controller|Add0~9 ))

	.dataa(\inst|camera_config|Serial_Bus_Controller|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|camera_config|Serial_Bus_Controller|Add0~9 ),
	.combout(\inst|camera_config|Serial_Bus_Controller|Add0~10_combout ),
	.cout(\inst|camera_config|Serial_Bus_Controller|Add0~11 ));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Add0~10 .lut_mask = 16'hA50A;
defparam \inst|camera_config|Serial_Bus_Controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y56_N12
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Add0~15 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Add0~15_combout  = (\inst|camera_config|Serial_Bus_Controller|Add0~10_combout  & (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & 
// (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & !\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|Add0~10_combout ),
	.datab(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Add0~15 .lut_mask = 16'h0008;
defparam \inst|camera_config|Serial_Bus_Controller|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y56_N13
dffeas \inst|camera_config|Serial_Bus_Controller|counter[4] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|Add0~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|counter[4] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y56_N28
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Add0~12 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Add0~12_combout  = \inst|camera_config|Serial_Bus_Controller|Add0~11  $ (\inst|camera_config|Serial_Bus_Controller|counter [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|camera_config|Serial_Bus_Controller|counter [5]),
	.cin(\inst|camera_config|Serial_Bus_Controller|Add0~11 ),
	.combout(\inst|camera_config|Serial_Bus_Controller|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Add0~12 .lut_mask = 16'h0FF0;
defparam \inst|camera_config|Serial_Bus_Controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y56_N2
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Add0~14 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Add0~14_combout  = (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & (\inst|camera_config|Serial_Bus_Controller|Add0~12_combout  & 
// (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & !\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datab(\inst|camera_config|Serial_Bus_Controller|Add0~12_combout ),
	.datac(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Add0~14 .lut_mask = 16'h0040;
defparam \inst|camera_config|Serial_Bus_Controller|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y56_N3
dffeas \inst|camera_config|Serial_Bus_Controller|counter[5] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|counter[5] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y56_N6
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|always1~1 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|always1~1_combout  = (!\inst|camera_config|Serial_Bus_Controller|counter [4] & (\inst|camera_config|Serial_Bus_Controller|counter [5] & 
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~q ))

	.dataa(\inst|camera_config|Serial_Bus_Controller|counter [4]),
	.datab(gnd),
	.datac(\inst|camera_config|Serial_Bus_Controller|counter [5]),
	.datad(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|always1~1 .lut_mask = 16'h5000;
defparam \inst|camera_config|Serial_Bus_Controller|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y56_N0
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|always1~0 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|always1~0_combout  = (!\inst|camera_config|Serial_Bus_Controller|counter [3] & (!\inst|camera_config|Serial_Bus_Controller|counter [2] & (\inst|camera_config|Serial_Bus_Controller|counter [0] & 
// \inst|camera_config|Serial_Bus_Controller|counter [1])))

	.dataa(\inst|camera_config|Serial_Bus_Controller|counter [3]),
	.datab(\inst|camera_config|Serial_Bus_Controller|counter [2]),
	.datac(\inst|camera_config|Serial_Bus_Controller|counter [0]),
	.datad(\inst|camera_config|Serial_Bus_Controller|counter [1]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|always1~0 .lut_mask = 16'h1000;
defparam \inst|camera_config|Serial_Bus_Controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y56_N24
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Selector4~0 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Selector4~0_combout  = (\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT~q  & !\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q )

	.dataa(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT~q ),
	.datab(gnd),
	.datac(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Selector4~0 .lut_mask = 16'h0A0A;
defparam \inst|camera_config|Serial_Bus_Controller|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y56_N12
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Selector4~1 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Selector4~1_combout  = (\inst|camera_config|Serial_Bus_Controller|Selector4~0_combout ) # ((\inst|camera_config|Serial_Bus_Controller|always1~1_combout  & 
// (\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~q  & \inst|camera_config|Serial_Bus_Controller|always1~0_combout )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|always1~1_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|always1~0_combout ),
	.datad(\inst|camera_config|Serial_Bus_Controller|Selector4~0_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Selector4~1 .lut_mask = 16'hFF80;
defparam \inst|camera_config|Serial_Bus_Controller|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y56_N13
dffeas \inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y56_N24
cycloneiv_lcell_comb \inst|camera_config|AV_Config_Auto_Init|always1~0 (
// Equation(s):
// \inst|camera_config|AV_Config_Auto_Init|always1~0_combout  = (!\inst|camera_config|Serial_Bus_Controller|transfer_complete~q  & !\inst|camera_config|AV_Config_Auto_Init|auto_init_complete~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|camera_config|Serial_Bus_Controller|transfer_complete~q ),
	.datad(\inst|camera_config|AV_Config_Auto_Init|auto_init_complete~q ),
	.cin(gnd),
	.combout(\inst|camera_config|AV_Config_Auto_Init|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|always1~0 .lut_mask = 16'h000F;
defparam \inst|camera_config|AV_Config_Auto_Init|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y56_N25
dffeas \inst|camera_config|AV_Config_Auto_Init|transfer_data (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|AV_Config_Auto_Init|always1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|transfer_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|transfer_data .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|transfer_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y56_N26
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|transfer_complete~0 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|transfer_complete~0_combout  = (\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT~q ) # ((\inst|camera_config|AV_Config_Auto_Init|transfer_data~q  & 
// (\inst|camera_config|Serial_Bus_Controller|transfer_complete~q  & !\inst|camera_config|AV_Config_Auto_Init|auto_init_complete~q )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT~q ),
	.datab(\inst|camera_config|AV_Config_Auto_Init|transfer_data~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|transfer_complete~q ),
	.datad(\inst|camera_config|AV_Config_Auto_Init|auto_init_complete~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|transfer_complete~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|transfer_complete~0 .lut_mask = 16'hAAEA;
defparam \inst|camera_config|Serial_Bus_Controller|transfer_complete~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y56_N27
dffeas \inst|camera_config|Serial_Bus_Controller|transfer_complete (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|transfer_complete~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|transfer_complete~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|transfer_complete .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|transfer_complete .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y56_N10
cycloneiv_lcell_comb \inst|camera_config|AV_Config_Auto_Init|rom_address[0]~5 (
// Equation(s):
// \inst|camera_config|AV_Config_Auto_Init|rom_address[0]~5_combout  = \inst|camera_config|AV_Config_Auto_Init|rom_address [0] $ (VCC)
// \inst|camera_config|AV_Config_Auto_Init|rom_address[0]~6  = CARRY(\inst|camera_config|AV_Config_Auto_Init|rom_address [0])

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|camera_config|AV_Config_Auto_Init|rom_address[0]~5_combout ),
	.cout(\inst|camera_config|AV_Config_Auto_Init|rom_address[0]~6 ));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|rom_address[0]~5 .lut_mask = 16'h55AA;
defparam \inst|camera_config|AV_Config_Auto_Init|rom_address[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y56_N8
cycloneiv_lcell_comb \inst|camera_config|AV_Config_Auto_Init|rom_address[1]~15 (
// Equation(s):
// \inst|camera_config|AV_Config_Auto_Init|rom_address[1]~15_combout  = ((\inst|camera_config|Serial_Bus_Controller|transfer_complete~q  & \inst|camera_config|AV_Config_Auto_Init|transfer_data~q )) # 
// (!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(\inst|camera_config|Serial_Bus_Controller|transfer_complete~q ),
	.datab(\inst|camera_config|AV_Config_Auto_Init|transfer_data~q ),
	.datac(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|camera_config|AV_Config_Auto_Init|rom_address[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|rom_address[1]~15 .lut_mask = 16'h8F8F;
defparam \inst|camera_config|AV_Config_Auto_Init|rom_address[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y56_N11
dffeas \inst|camera_config|AV_Config_Auto_Init|rom_address[0] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|AV_Config_Auto_Init|rom_address[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(\inst|camera_config|AV_Config_Auto_Init|rom_address[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|rom_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|rom_address[0] .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|rom_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y56_N12
cycloneiv_lcell_comb \inst|camera_config|AV_Config_Auto_Init|rom_address[1]~7 (
// Equation(s):
// \inst|camera_config|AV_Config_Auto_Init|rom_address[1]~7_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & (!\inst|camera_config|AV_Config_Auto_Init|rom_address[0]~6 )) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & 
// ((\inst|camera_config|AV_Config_Auto_Init|rom_address[0]~6 ) # (GND)))
// \inst|camera_config|AV_Config_Auto_Init|rom_address[1]~8  = CARRY((!\inst|camera_config|AV_Config_Auto_Init|rom_address[0]~6 ) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [1]))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|camera_config|AV_Config_Auto_Init|rom_address[0]~6 ),
	.combout(\inst|camera_config|AV_Config_Auto_Init|rom_address[1]~7_combout ),
	.cout(\inst|camera_config|AV_Config_Auto_Init|rom_address[1]~8 ));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|rom_address[1]~7 .lut_mask = 16'h5A5F;
defparam \inst|camera_config|AV_Config_Auto_Init|rom_address[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X98_Y56_N13
dffeas \inst|camera_config|AV_Config_Auto_Init|rom_address[1] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|AV_Config_Auto_Init|rom_address[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(\inst|camera_config|AV_Config_Auto_Init|rom_address[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|rom_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|rom_address[1] .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|rom_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y56_N14
cycloneiv_lcell_comb \inst|camera_config|AV_Config_Auto_Init|rom_address[2]~9 (
// Equation(s):
// \inst|camera_config|AV_Config_Auto_Init|rom_address[2]~9_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [2] & (\inst|camera_config|AV_Config_Auto_Init|rom_address[1]~8  $ (GND))) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [2] 
// & (!\inst|camera_config|AV_Config_Auto_Init|rom_address[1]~8  & VCC))
// \inst|camera_config|AV_Config_Auto_Init|rom_address[2]~10  = CARRY((\inst|camera_config|AV_Config_Auto_Init|rom_address [2] & !\inst|camera_config|AV_Config_Auto_Init|rom_address[1]~8 ))

	.dataa(gnd),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|camera_config|AV_Config_Auto_Init|rom_address[1]~8 ),
	.combout(\inst|camera_config|AV_Config_Auto_Init|rom_address[2]~9_combout ),
	.cout(\inst|camera_config|AV_Config_Auto_Init|rom_address[2]~10 ));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|rom_address[2]~9 .lut_mask = 16'hC30C;
defparam \inst|camera_config|AV_Config_Auto_Init|rom_address[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X98_Y56_N15
dffeas \inst|camera_config|AV_Config_Auto_Init|rom_address[2] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|AV_Config_Auto_Init|rom_address[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(\inst|camera_config|AV_Config_Auto_Init|rom_address[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|rom_address[2] .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|rom_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y56_N16
cycloneiv_lcell_comb \inst|camera_config|AV_Config_Auto_Init|rom_address[3]~11 (
// Equation(s):
// \inst|camera_config|AV_Config_Auto_Init|rom_address[3]~11_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & (!\inst|camera_config|AV_Config_Auto_Init|rom_address[2]~10 )) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & 
// ((\inst|camera_config|AV_Config_Auto_Init|rom_address[2]~10 ) # (GND)))
// \inst|camera_config|AV_Config_Auto_Init|rom_address[3]~12  = CARRY((!\inst|camera_config|AV_Config_Auto_Init|rom_address[2]~10 ) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [3]))

	.dataa(gnd),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|camera_config|AV_Config_Auto_Init|rom_address[2]~10 ),
	.combout(\inst|camera_config|AV_Config_Auto_Init|rom_address[3]~11_combout ),
	.cout(\inst|camera_config|AV_Config_Auto_Init|rom_address[3]~12 ));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|rom_address[3]~11 .lut_mask = 16'h3C3F;
defparam \inst|camera_config|AV_Config_Auto_Init|rom_address[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X98_Y56_N17
dffeas \inst|camera_config|AV_Config_Auto_Init|rom_address[3] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|AV_Config_Auto_Init|rom_address[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(\inst|camera_config|AV_Config_Auto_Init|rom_address[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|rom_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|rom_address[3] .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|rom_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y57_N2
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|Decoder0~0 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|Decoder0~0_combout  = (!\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & (!\inst|camera_config|AV_Config_Auto_Init|rom_address [2] & 
// !\inst|camera_config|AV_Config_Auto_Init|rom_address [0])))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [1]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [3]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [0]),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|Decoder0~0 .lut_mask = 16'h0004;
defparam \inst|camera_config|Auto_Init_D5M_ROM|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y56_N18
cycloneiv_lcell_comb \inst|camera_config|AV_Config_Auto_Init|rom_address[4]~13 (
// Equation(s):
// \inst|camera_config|AV_Config_Auto_Init|rom_address[4]~13_combout  = \inst|camera_config|AV_Config_Auto_Init|rom_address[3]~12  $ (!\inst|camera_config|AV_Config_Auto_Init|rom_address [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [4]),
	.cin(\inst|camera_config|AV_Config_Auto_Init|rom_address[3]~12 ),
	.combout(\inst|camera_config|AV_Config_Auto_Init|rom_address[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|rom_address[4]~13 .lut_mask = 16'hF00F;
defparam \inst|camera_config|AV_Config_Auto_Init|rom_address[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X98_Y56_N19
dffeas \inst|camera_config|AV_Config_Auto_Init|rom_address[4] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|AV_Config_Auto_Init|rom_address[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(\inst|camera_config|AV_Config_Auto_Init|rom_address[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|rom_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|rom_address[4] .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|rom_address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y57_N26
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|Decoder0~1 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|Decoder0~1_combout  = (\inst|camera_config|Auto_Init_D5M_ROM|Decoder0~0_combout  & \inst|camera_config|AV_Config_Auto_Init|rom_address [4])

	.dataa(gnd),
	.datab(\inst|camera_config|Auto_Init_D5M_ROM|Decoder0~0_combout ),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|Decoder0~1 .lut_mask = 16'hC0C0;
defparam \inst|camera_config|Auto_Init_D5M_ROM|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y56_N4
cycloneiv_lcell_comb \inst|camera_config|AV_Config_Auto_Init|auto_init_complete~0 (
// Equation(s):
// \inst|camera_config|AV_Config_Auto_Init|auto_init_complete~0_combout  = (\inst|camera_config|AV_Config_Auto_Init|auto_init_complete~q ) # ((\inst|camera_config|Serial_Bus_Controller|transfer_complete~q  & 
// (\inst|camera_config|AV_Config_Auto_Init|transfer_data~q  & \inst|camera_config|Auto_Init_D5M_ROM|Decoder0~1_combout )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|transfer_complete~q ),
	.datab(\inst|camera_config|AV_Config_Auto_Init|transfer_data~q ),
	.datac(\inst|camera_config|AV_Config_Auto_Init|auto_init_complete~q ),
	.datad(\inst|camera_config|Auto_Init_D5M_ROM|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|AV_Config_Auto_Init|auto_init_complete~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|auto_init_complete~0 .lut_mask = 16'hF8F0;
defparam \inst|camera_config|AV_Config_Auto_Init|auto_init_complete~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y56_N5
dffeas \inst|camera_config|AV_Config_Auto_Init|auto_init_complete (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|AV_Config_Auto_Init|auto_init_complete~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|auto_init_complete~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|auto_init_complete .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|auto_init_complete .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y56_N6
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|s_serial_protocol~12 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|s_serial_protocol~12_combout  = (!\inst|camera_config|AV_Config_Auto_Init|auto_init_complete~q  & (\inst|camera_config|AV_Config_Auto_Init|transfer_data~q  & 
// (!\inst|camera_config|Serial_Bus_Controller|transfer_complete~q  & \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q )))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|auto_init_complete~q ),
	.datab(\inst|camera_config|AV_Config_Auto_Init|transfer_data~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|transfer_complete~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|s_serial_protocol~12 .lut_mask = 16'h0400;
defparam \inst|camera_config|Serial_Bus_Controller|s_serial_protocol~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y56_N20
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|s_serial_protocol~11 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|s_serial_protocol~11_combout  = ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT~q  & \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q )) 
// # (!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT~q ),
	.datab(gnd),
	.datac(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|s_serial_protocol~11 .lut_mask = 16'hAF0F;
defparam \inst|camera_config|Serial_Bus_Controller|s_serial_protocol~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y56_N0
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|s_serial_protocol~13 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|s_serial_protocol~13_combout  = (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol~11_combout  & ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE~q ) # 
// (\inst|camera_config|Serial_Bus_Controller|s_serial_protocol~12_combout )))

	.dataa(gnd),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol~11_combout ),
	.datac(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol~12_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|s_serial_protocol~13 .lut_mask = 16'h3330;
defparam \inst|camera_config|Serial_Bus_Controller|s_serial_protocol~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y56_N1
dffeas \inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y56_N20
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|s_serial_protocol~14 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|s_serial_protocol~14_combout  = (\inst|camera_config|Serial_Bus_Controller|s_serial_protocol~12_combout  & (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE~q  & 
// \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ))

	.dataa(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol~12_combout ),
	.datab(gnd),
	.datac(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE~q ),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|s_serial_protocol~14 .lut_mask = 16'h0A00;
defparam \inst|camera_config|Serial_Bus_Controller|s_serial_protocol~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y56_N21
dffeas \inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y55_N0
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~40 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~40_combout  = (\inst|camera_config|Serial_Bus_Controller|always4~0_combout  & (\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q  & 
// ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT~q )))) # (!\inst|camera_config|Serial_Bus_Controller|always4~0_combout  & ((\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [0]) # 
// ((\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q  & \inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT~q ))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|always4~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [0]),
	.datad(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~40 .lut_mask = 16'hDC50;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y55_N1
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[0] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[0] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y55_N6
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~39 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~39_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  & (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \inst|camera_config|Serial_Bus_Controller|shiftreg_mask [0])))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [0]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~39 .lut_mask = 16'h1000;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y55_N7
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[1] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[1] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y55_N4
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~38 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~38_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  & (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [1] & \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [1]),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~38 .lut_mask = 16'h1000;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y55_N5
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[2] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[2] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y55_N26
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~37 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~37_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  & (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [2] & \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [2]),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~37 .lut_mask = 16'h1000;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y55_N27
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[3] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[3] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y55_N8
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~36 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~36_combout  = (\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [3] & (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  & \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [3]),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~36 .lut_mask = 16'h0200;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y55_N9
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[4] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[4] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y55_N22
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~35 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~35_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  & (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [4] & \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [4]),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~35 .lut_mask = 16'h1000;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y55_N23
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[5] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[5] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y55_N28
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~34 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~34_combout  = (\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [5] & (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  & \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [5]),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~34 .lut_mask = 16'h0200;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y55_N29
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[6] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[6] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y55_N18
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~33 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~33_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  & (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [6] & \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [6]),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~33 .lut_mask = 16'h1000;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y55_N19
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[7] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[7] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y55_N16
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~32 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~32_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  & (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [7] & \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [7]),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~32 .lut_mask = 16'h1000;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y55_N17
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[8] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[8] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y55_N30
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~31 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~31_combout  = (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ) # 
// ((!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  & \inst|camera_config|Serial_Bus_Controller|shiftreg_mask [8]))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [8]),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~31 .lut_mask = 16'hDC00;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y55_N31
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[9] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[9] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y55_N20
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~30 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~30_combout  = (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & 
// ((\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [9]) # (\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [9]),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~30 .lut_mask = 16'h3200;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y55_N21
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[10] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[10] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y55_N2
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~29 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~29_combout  = (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & 
// ((\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ) # (\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [10]))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [10]),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~29 .lut_mask = 16'h3200;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y55_N3
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[11] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[11] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y55_N22
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~28 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~28_combout  = (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & 
// ((\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ) # (\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [11]))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [11]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~28 .lut_mask = 16'h3020;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y55_N23
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y55_N28
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~27 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~27_combout  = (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & 
// ((\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [12]) # (\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [12]),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~27 .lut_mask = 16'h3020;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y55_N29
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[13] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[13] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y55_N26
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~26 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~26_combout  = (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & 
// ((\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ) # (\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [13]))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [13]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~26 .lut_mask = 16'h3020;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y55_N27
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[14] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[14] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y55_N16
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~25 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~25_combout  = (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & 
// ((\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [14]) # (\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [14]),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~25 .lut_mask = 16'h3020;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y55_N17
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[15] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[15] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y55_N14
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~24 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~24_combout  = (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & 
// ((\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ) # (\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [15]))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [15]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~24 .lut_mask = 16'h3020;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y55_N15
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[16] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[16] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y55_N12
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~23 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~23_combout  = (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// ((\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ) # (\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [16]))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [16]),
	.datac(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~23 .lut_mask = 16'h00E0;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y55_N13
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[17] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[17] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y55_N10
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~22 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~22_combout  = (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & ((\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ) # 
// ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ) # (\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [17]))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [17]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~22 .lut_mask = 16'hF0E0;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y55_N11
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[18] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[18] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y55_N8
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~21 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~21_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  & (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \inst|camera_config|Serial_Bus_Controller|shiftreg_mask [18])))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [18]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~21 .lut_mask = 16'h1000;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y55_N9
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[19] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[19] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y55_N30
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~20 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~20_combout  = (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & (\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [19] & 
// (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & !\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout )))

	.dataa(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datab(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [19]),
	.datac(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~20 .lut_mask = 16'h0008;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y55_N31
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[20] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[20] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y55_N4
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~19 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~19_combout  = (\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [20] & (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & !\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [20]),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~19 .lut_mask = 16'h0020;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y55_N5
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[21] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[21] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y55_N18
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~18 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~18_combout  = (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & (\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [21] & 
// (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & !\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout )))

	.dataa(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datab(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [21]),
	.datac(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~18 .lut_mask = 16'h0008;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y55_N19
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[22] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[22] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y55_N0
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~17 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~17_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  & (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \inst|camera_config|Serial_Bus_Controller|shiftreg_mask [22])))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [22]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~17 .lut_mask = 16'h1000;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y55_N1
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[23] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[23] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y55_N6
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~16 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~16_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  & (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \inst|camera_config|Serial_Bus_Controller|shiftreg_mask [23])))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [23]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~16 .lut_mask = 16'h1000;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y55_N7
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[24] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[24] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y55_N20
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~15 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~15_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  & (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \inst|camera_config|Serial_Bus_Controller|shiftreg_mask [24])))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [24]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~15 .lut_mask = 16'h1000;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y55_N21
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[25] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[25] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y55_N2
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~14 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~14_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  & (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \inst|camera_config|Serial_Bus_Controller|shiftreg_mask [25])))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [25]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~14 .lut_mask = 16'h1000;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y55_N3
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[26] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[26] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y57_N20
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~13 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~13_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  & (\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [26] & 
// (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [26]),
	.datac(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~13 .lut_mask = 16'h0400;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y57_N21
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[27] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[27] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y57_N16
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~12 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~12_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  & (\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [27] & 
// (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [27]),
	.datac(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~12 .lut_mask = 16'h0400;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y57_N17
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[28] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[28] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y57_N4
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~11 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~11_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  & (\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [28] & 
// (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [28]),
	.datac(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~11 .lut_mask = 16'h0400;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y57_N5
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[29] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[29] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y57_N2
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~10 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~10_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  & (\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [29] & 
// (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [29]),
	.datac(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~10 .lut_mask = 16'h0400;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y57_N3
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[30] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[30] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y57_N22
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~9 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~9_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  & (\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [30] & 
// (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [30]),
	.datac(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~9 .lut_mask = 16'h0400;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y57_N23
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[31] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[31] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y55_N24
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~8 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~8_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  & (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \inst|camera_config|Serial_Bus_Controller|shiftreg_mask [31])))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [31]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~8 .lut_mask = 16'h1000;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y55_N25
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[32] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [32]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[32] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y55_N24
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~7 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~7_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  & (\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [32] & 
// (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & !\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [32]),
	.datac(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~7 .lut_mask = 16'h0040;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y55_N25
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[33] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [33]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[33] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y55_N14
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~6 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~6_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  & (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [33] & \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [33]),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~6 .lut_mask = 16'h1000;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y55_N15
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[34] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [34]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[34] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y55_N10
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~5 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~5_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  & (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [34] & \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [34]),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~5 .lut_mask = 16'h1000;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y55_N11
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[35] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [35]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[35] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_mask[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y56_N26
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Selector1~1 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Selector1~1_combout  = (\inst|camera_config|Serial_Bus_Controller|shiftreg_data [35] & (\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [35] & 
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~q ))

	.dataa(gnd),
	.datab(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [35]),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [35]),
	.datad(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Selector1~1 .lut_mask = 16'hC000;
defparam \inst|camera_config|Serial_Bus_Controller|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y56_N14
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Selector2~0 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Selector2~0_combout  = (\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ) # ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ) # 
// ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT~q  & !\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~q )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Selector2~0 .lut_mask = 16'hEEFE;
defparam \inst|camera_config|Serial_Bus_Controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y56_N15
dffeas \inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y56_N18
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Selector3~0 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Selector3~0_combout  = (\inst|camera_config|Serial_Bus_Controller|Selector1~1_combout  & (((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT~q  & 
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~q )))) # (!\inst|camera_config|Serial_Bus_Controller|Selector1~1_combout  & ((\inst|camera_config|Serial_Bus_Controller|Selector1~0_combout ) # 
// ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT~q  & \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~q ))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|Selector1~1_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|Selector1~0_combout ),
	.datac(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_low_level~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Selector3~0 .lut_mask = 16'hF444;
defparam \inst|camera_config|Serial_Bus_Controller|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y56_N19
dffeas \inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y56_N0
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Selector1~0 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Selector1~0_combout  = (\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~q  & ((!\inst|camera_config|Serial_Bus_Controller|always1~1_combout ) # 
// (!\inst|camera_config|Serial_Bus_Controller|always1~0_combout )))

	.dataa(gnd),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|always1~0_combout ),
	.datad(\inst|camera_config|Serial_Bus_Controller|always1~1_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Selector1~0 .lut_mask = 16'h0CCC;
defparam \inst|camera_config|Serial_Bus_Controller|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y56_N16
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Selector1~2 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Selector1~2_combout  = (\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q  & (\inst|camera_config|Serial_Bus_Controller|Selector1~0_combout  & 
// ((\inst|camera_config|Serial_Bus_Controller|Selector1~1_combout )))) # (!\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q  & ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT~q 
// ) # ((\inst|camera_config|Serial_Bus_Controller|Selector1~0_combout  & \inst|camera_config|Serial_Bus_Controller|Selector1~1_combout ))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q ),
	.datab(\inst|camera_config|Serial_Bus_Controller|Selector1~0_combout ),
	.datac(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|Selector1~1_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Selector1~2 .lut_mask = 16'hDC50;
defparam \inst|camera_config|Serial_Bus_Controller|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y56_N17
dffeas \inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y55_N12
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~0 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  = (\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT~q  & \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q )

	.dataa(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT~q ),
	.datab(gnd),
	.datac(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~0 .lut_mask = 16'hA0A0;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y57_N12
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|WideOr0~0 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|WideOr0~0_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & ((\inst|camera_config|AV_Config_Auto_Init|rom_address [1]) # ((\inst|camera_config|AV_Config_Auto_Init|rom_address [2]) # 
// (\inst|camera_config|AV_Config_Auto_Init|rom_address [0]))))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [1]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [3]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [0]),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr0~0 .lut_mask = 16'hCCC8;
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y57_N8
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|WideOr0~1 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|WideOr0~1_combout  = (!\inst|camera_config|AV_Config_Auto_Init|rom_address [4]) # (!\inst|camera_config|Auto_Init_D5M_ROM|WideOr0~0_combout )

	.dataa(\inst|camera_config|Auto_Init_D5M_ROM|WideOr0~0_combout ),
	.datab(gnd),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr0~1 .lut_mask = 16'h5F5F;
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y57_N9
dffeas \inst|camera_config|AV_Config_Auto_Init|data_out[29] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Auto_Init_D5M_ROM|WideOr0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|data_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[29] .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y57_N28
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~1 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~1_combout  = (\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & (((!\inst|camera_config|AV_Config_Auto_Init|data_out [29] & 
// !\inst|camera_config|AV_Config_Auto_Init|auto_init_complete~q )))) # (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|AV_Config_Auto_Init|data_out [29]),
	.datac(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datad(\inst|camera_config|AV_Config_Auto_Init|auto_init_complete~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~1 .lut_mask = 16'h0535;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y57_N24
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|rom_data[26]~0 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|rom_data[26]~0_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & (!\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & (!\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & 
// !\inst|camera_config|AV_Config_Auto_Init|rom_address [2]))) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & 
// \inst|camera_config|AV_Config_Auto_Init|rom_address [2])))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [4]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [3]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [1]),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|rom_data[26]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|rom_data[26]~0 .lut_mask = 16'h4002;
defparam \inst|camera_config|Auto_Init_D5M_ROM|rom_data[26]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y57_N25
dffeas \inst|camera_config|AV_Config_Auto_Init|data_out[26] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Auto_Init_D5M_ROM|rom_data[26]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|data_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[26] .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y57_N14
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout  = ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & ((\inst|camera_config|AV_Config_Auto_Init|auto_init_complete~q ))) # 
// (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & (\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ))) # (!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datad(\inst|camera_config|AV_Config_Auto_Init|auto_init_complete~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11 .lut_mask = 16'hFB3B;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y57_N27
dffeas \inst|camera_config|AV_Config_Auto_Init|data_out[25] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Auto_Init_D5M_ROM|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|data_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[25] .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y57_N22
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|WideOr1~0 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|WideOr1~0_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [3] $ ((!\inst|camera_config|AV_Config_Auto_Init|rom_address [2])))) # 
// (!\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & ((\inst|camera_config|AV_Config_Auto_Init|rom_address [0] & ((!\inst|camera_config|AV_Config_Auto_Init|rom_address [2]))) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [0] & 
// (\inst|camera_config|AV_Config_Auto_Init|rom_address [3]))))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [4]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [3]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [0]),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr1~0 .lut_mask = 16'h87C6;
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y57_N4
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|WideOr1~1 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|WideOr1~1_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [2] & !\inst|camera_config|Auto_Init_D5M_ROM|WideOr1~0_combout )) # 
// (!\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & (!\inst|camera_config|AV_Config_Auto_Init|rom_address [2] & \inst|camera_config|Auto_Init_D5M_ROM|WideOr1~0_combout ))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [1]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.datac(\inst|camera_config|Auto_Init_D5M_ROM|WideOr1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr1~1 .lut_mask = 16'h1818;
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y57_N5
dffeas \inst|camera_config|AV_Config_Auto_Init|data_out[24] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Auto_Init_D5M_ROM|WideOr1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|data_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[24] .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y57_N10
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|WideOr2~0 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|WideOr2~0_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & ((\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & ((!\inst|camera_config|AV_Config_Auto_Init|rom_address [0]) # 
// (!\inst|camera_config|AV_Config_Auto_Init|rom_address [2]))) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [2]))))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [1]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [3]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [0]),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr2~0 .lut_mask = 16'h48C8;
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y57_N30
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|WideOr2~1 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|WideOr2~1_combout  = (\inst|camera_config|Auto_Init_D5M_ROM|WideOr2~0_combout  & !\inst|camera_config|AV_Config_Auto_Init|rom_address [4])

	.dataa(\inst|camera_config|Auto_Init_D5M_ROM|WideOr2~0_combout ),
	.datab(gnd),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr2~1 .lut_mask = 16'h0A0A;
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y57_N31
dffeas \inst|camera_config|AV_Config_Auto_Init|data_out[23] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Auto_Init_D5M_ROM|WideOr2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|data_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[23] .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y57_N16
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|WideOr3~0 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|WideOr3~0_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & ((\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & (!\inst|camera_config|AV_Config_Auto_Init|rom_address [0] & 
// \inst|camera_config|AV_Config_Auto_Init|rom_address [2])) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & ((!\inst|camera_config|AV_Config_Auto_Init|rom_address [2]))))) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & 
// ((\inst|camera_config|AV_Config_Auto_Init|rom_address [0] & ((\inst|camera_config|AV_Config_Auto_Init|rom_address [2]))) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [0] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [1]))))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [1]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [3]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [0]),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr3~0 .lut_mask = 16'h3A46;
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y57_N16
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|WideOr3~1 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|WideOr3~1_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & ((\inst|camera_config|Auto_Init_D5M_ROM|Decoder0~0_combout ))) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & 
// (\inst|camera_config|Auto_Init_D5M_ROM|WideOr3~0_combout ))

	.dataa(\inst|camera_config|Auto_Init_D5M_ROM|WideOr3~0_combout ),
	.datab(\inst|camera_config|Auto_Init_D5M_ROM|Decoder0~0_combout ),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr3~1 .lut_mask = 16'hCACA;
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y57_N17
dffeas \inst|camera_config|AV_Config_Auto_Init|data_out[22] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Auto_Init_D5M_ROM|WideOr3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|data_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[22] .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y57_N26
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|Mux1~4 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|Mux1~4_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [0] & (!\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & !\inst|camera_config|AV_Config_Auto_Init|rom_address [1]))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [0]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [3]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux1~4 .lut_mask = 16'h0202;
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y57_N4
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|WideOr4~0 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|WideOr4~0_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & (!\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [0]))) # 
// (!\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & ((\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & ((!\inst|camera_config|AV_Config_Auto_Init|rom_address [2]))) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & 
// (!\inst|camera_config|AV_Config_Auto_Init|rom_address [0] & \inst|camera_config|AV_Config_Auto_Init|rom_address [2]))))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [1]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [3]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [0]),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr4~0 .lut_mask = 16'h2164;
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y57_N2
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|WideOr4~1 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|WideOr4~1_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & (\inst|camera_config|Auto_Init_D5M_ROM|Mux1~4_combout  & ((\inst|camera_config|AV_Config_Auto_Init|rom_address [2])))) # 
// (!\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & (((\inst|camera_config|Auto_Init_D5M_ROM|WideOr4~0_combout ))))

	.dataa(\inst|camera_config|Auto_Init_D5M_ROM|Mux1~4_combout ),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [4]),
	.datac(\inst|camera_config|Auto_Init_D5M_ROM|WideOr4~0_combout ),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr4~1 .lut_mask = 16'hB830;
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y57_N3
dffeas \inst|camera_config|AV_Config_Auto_Init|data_out[21] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Auto_Init_D5M_ROM|WideOr4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|data_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[21] .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y57_N28
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|WideOr5~0 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|WideOr5~0_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & (!\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & (!\inst|camera_config|AV_Config_Auto_Init|rom_address [1]))) # 
// (!\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [4] $ (((!\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & \inst|camera_config|AV_Config_Auto_Init|rom_address [2])))))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [4]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [3]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [1]),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr5~0 .lut_mask = 16'h2526;
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y57_N12
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|WideOr5~1 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|WideOr5~1_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & (\inst|camera_config|Auto_Init_D5M_ROM|WideOr5~0_combout  & (\inst|camera_config|AV_Config_Auto_Init|rom_address [2] $ 
// (\inst|camera_config|AV_Config_Auto_Init|rom_address [0])))) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & ((\inst|camera_config|AV_Config_Auto_Init|rom_address [0] & ((\inst|camera_config|Auto_Init_D5M_ROM|WideOr5~0_combout ))) # 
// (!\inst|camera_config|AV_Config_Auto_Init|rom_address [0] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [2]))))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [3]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [0]),
	.datad(\inst|camera_config|Auto_Init_D5M_ROM|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr5~1 .lut_mask = 16'h7A02;
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y57_N13
dffeas \inst|camera_config|AV_Config_Auto_Init|data_out[20] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Auto_Init_D5M_ROM|WideOr5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|data_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[20] .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y56_N2
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|WideOr6~0 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|WideOr6~0_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [0] $ (((!\inst|camera_config|AV_Config_Auto_Init|rom_address [2]) # 
// (!\inst|camera_config|AV_Config_Auto_Init|rom_address [1]))))) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & ((!\inst|camera_config|AV_Config_Auto_Init|rom_address [0]) # 
// (!\inst|camera_config|AV_Config_Auto_Init|rom_address [2]))))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [1]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [4]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [0]),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr6~0 .lut_mask = 16'h826E;
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y56_N28
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|WideOr6~1 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|WideOr6~1_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [2]) # ((\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & ((\inst|camera_config|AV_Config_Auto_Init|rom_address [4]) # 
// (!\inst|camera_config|AV_Config_Auto_Init|rom_address [0]))) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & ((\inst|camera_config|AV_Config_Auto_Init|rom_address [0]))))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [1]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [4]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [0]),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr6~1 .lut_mask = 16'hFDFA;
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y56_N30
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|WideOr6~2 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|WideOr6~2_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & ((!\inst|camera_config|Auto_Init_D5M_ROM|WideOr6~1_combout ))) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & 
// (\inst|camera_config|Auto_Init_D5M_ROM|WideOr6~0_combout ))

	.dataa(gnd),
	.datab(\inst|camera_config|Auto_Init_D5M_ROM|WideOr6~0_combout ),
	.datac(\inst|camera_config|Auto_Init_D5M_ROM|WideOr6~1_combout ),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [3]),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|WideOr6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr6~2 .lut_mask = 16'h0FCC;
defparam \inst|camera_config|Auto_Init_D5M_ROM|WideOr6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y56_N31
dffeas \inst|camera_config|AV_Config_Auto_Init|data_out[19] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Auto_Init_D5M_ROM|WideOr6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|data_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[19] .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y57_N6
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|Mux0~0 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|Mux0~0_combout  = (!\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & (!\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [0] & 
// !\inst|camera_config|AV_Config_Auto_Init|rom_address [4])))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [1]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [3]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [0]),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [4]),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux0~0 .lut_mask = 16'h0010;
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y57_N7
dffeas \inst|camera_config|AV_Config_Auto_Init|data_out[17] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Auto_Init_D5M_ROM|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|data_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[17] .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y58_N16
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|Mux3~0 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|Mux3~0_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & (((!\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & !\inst|camera_config|AV_Config_Auto_Init|rom_address [3])))) # 
// (!\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & (!\inst|camera_config|AV_Config_Auto_Init|rom_address [2] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & \inst|camera_config|AV_Config_Auto_Init|rom_address [3])))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [4]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [1]),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [3]),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux3~0 .lut_mask = 16'h100A;
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y58_N24
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|Mux3~1 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|Mux3~1_combout  = (\inst|camera_config|Auto_Init_D5M_ROM|Mux3~0_combout  & \inst|camera_config|AV_Config_Auto_Init|rom_address [0])

	.dataa(gnd),
	.datab(\inst|camera_config|Auto_Init_D5M_ROM|Mux3~0_combout ),
	.datac(gnd),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [0]),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux3~1 .lut_mask = 16'hCC00;
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y58_N25
dffeas \inst|camera_config|AV_Config_Auto_Init|data_out[13] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Auto_Init_D5M_ROM|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[13] .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y57_N0
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|Mux6~0 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|Mux6~0_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & (((!\inst|camera_config|AV_Config_Auto_Init|rom_address [0] & !\inst|camera_config|AV_Config_Auto_Init|rom_address [2])) # 
// (!\inst|camera_config|AV_Config_Auto_Init|rom_address [4]))) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & ((\inst|camera_config|AV_Config_Auto_Init|rom_address [0] & ((!\inst|camera_config|AV_Config_Auto_Init|rom_address [2]) # 
// (!\inst|camera_config|AV_Config_Auto_Init|rom_address [4]))) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [0] & ((\inst|camera_config|AV_Config_Auto_Init|rom_address [2])))))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [4]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [3]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [0]),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux6~0 .lut_mask = 16'h577C;
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y57_N20
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|Mux6~1 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|Mux6~1_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & (!\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & \inst|camera_config|Auto_Init_D5M_ROM|Mux6~0_combout )) # 
// (!\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & !\inst|camera_config|Auto_Init_D5M_ROM|Mux6~0_combout ))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [4]),
	.datab(gnd),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [1]),
	.datad(\inst|camera_config|Auto_Init_D5M_ROM|Mux6~0_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux6~1 .lut_mask = 16'h0A50;
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y57_N21
dffeas \inst|camera_config|AV_Config_Auto_Init|data_out[10] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Auto_Init_D5M_ROM|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[10] .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y58_N6
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|Mux9~0 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|Mux9~0_combout  = (!\inst|camera_config|AV_Config_Auto_Init|rom_address [2] & ((\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & (!\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & 
// !\inst|camera_config|AV_Config_Auto_Init|rom_address [0])) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [1] $ (\inst|camera_config|AV_Config_Auto_Init|rom_address [0])))))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [3]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [1]),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [0]),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux9~0 .lut_mask = 16'h0112;
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y58_N14
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|Mux9~1 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|Mux9~1_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & \inst|camera_config|Auto_Init_D5M_ROM|Mux9~0_combout )

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|camera_config|Auto_Init_D5M_ROM|Mux9~0_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux9~1 .lut_mask = 16'hAA00;
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y58_N15
dffeas \inst|camera_config|AV_Config_Auto_Init|data_out[6] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Auto_Init_D5M_ROM|Mux9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[6] .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y58_N4
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|Mux11~0 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|Mux11~0_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & (!\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & ((!\inst|camera_config|AV_Config_Auto_Init|rom_address [0]) # 
// (!\inst|camera_config|AV_Config_Auto_Init|rom_address [4])))) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [4] $ (((\inst|camera_config|AV_Config_Auto_Init|rom_address [1]) # 
// (!\inst|camera_config|AV_Config_Auto_Init|rom_address [0])))))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [4]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [3]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [0]),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [1]),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux11~0 .lut_mask = 16'h116D;
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y58_N10
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|Mux11~1 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|Mux11~1_combout  = (\inst|camera_config|Auto_Init_D5M_ROM|Mux11~0_combout  & ((\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & ((!\inst|camera_config|AV_Config_Auto_Init|rom_address [2]))) # 
// (!\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & ((\inst|camera_config|AV_Config_Auto_Init|rom_address [4]) # (\inst|camera_config|AV_Config_Auto_Init|rom_address [2])))))

	.dataa(\inst|camera_config|Auto_Init_D5M_ROM|Mux11~0_combout ),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [4]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [3]),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux11~1 .lut_mask = 16'h0AA8;
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y58_N11
dffeas \inst|camera_config|AV_Config_Auto_Init|data_out[4] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Auto_Init_D5M_ROM|Mux11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[4] .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y58_N16
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|Mux13~0 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|Mux13~0_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [3] $ (((\inst|camera_config|AV_Config_Auto_Init|rom_address [2]) # 
// (!\inst|camera_config|AV_Config_Auto_Init|rom_address [0]))))) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & ((\inst|camera_config|AV_Config_Auto_Init|rom_address [3]) # ((\inst|camera_config|AV_Config_Auto_Init|rom_address [0] & 
// !\inst|camera_config|AV_Config_Auto_Init|rom_address [2]))))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [1]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [3]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [0]),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux13~0 .lut_mask = 16'h66D6;
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y58_N6
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|Mux13~1 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|Mux13~1_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & (!\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [2] $ 
// (\inst|camera_config|Auto_Init_D5M_ROM|Mux13~0_combout )))) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & (\inst|camera_config|Auto_Init_D5M_ROM|Mux13~0_combout  & ((\inst|camera_config|AV_Config_Auto_Init|rom_address [2]) # 
// (\inst|camera_config|AV_Config_Auto_Init|rom_address [3]))))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [4]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [3]),
	.datad(\inst|camera_config|Auto_Init_D5M_ROM|Mux13~0_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux13~1 .lut_mask = 16'h3608;
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y58_N7
dffeas \inst|camera_config|AV_Config_Auto_Init|data_out[2] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Auto_Init_D5M_ROM|Mux13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[2] .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y56_N22
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|new_data~0 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|new_data~0_combout  = (\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~q  & \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q )

	.dataa(gnd),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|middle_of_high_level~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|new_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|new_data~0 .lut_mask = 16'hC0C0;
defparam \inst|camera_config|Serial_Bus_Controller|new_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y56_N28
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|serial_data~3 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|serial_data~3_combout  = (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~q ) # (!\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [35])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask [35]),
	.datad(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|serial_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|serial_data~3 .lut_mask = 16'h0FFF;
defparam \inst|camera_config|Serial_Bus_Controller|serial_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y56_N8
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|new_data~1 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|new_data~1_combout  = (\inst|camera_config|Serial_Bus_Controller|new_data~0_combout  & (((\inst|camera_config|Serial_Bus_Controller|serial_data~2_combout )) # 
// (!\inst|camera_config|Serial_Bus_Controller|serial_data~3_combout ))) # (!\inst|camera_config|Serial_Bus_Controller|new_data~0_combout  & (((\inst|camera_config|Serial_Bus_Controller|new_data~q ))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|new_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|serial_data~3_combout ),
	.datac(\inst|camera_config|Serial_Bus_Controller|new_data~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|serial_data~2_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|new_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|new_data~1 .lut_mask = 16'hFA72;
defparam \inst|camera_config|Serial_Bus_Controller|new_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y56_N9
dffeas \inst|camera_config|Serial_Bus_Controller|new_data (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|new_data~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|new_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|new_data .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|new_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y56_N4
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~38 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~38_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  & (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|camera_config|Serial_Bus_Controller|new_data~q  & \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|new_data~q ),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~38 .lut_mask = 16'h1000;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y56_N5
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[0] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[0] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y58_N22
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|Mux14~0 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|Mux14~0_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & (!\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & ((\inst|camera_config|AV_Config_Auto_Init|rom_address [2])))) # 
// (!\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & ((\inst|camera_config|AV_Config_Auto_Init|rom_address [0] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [4])) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [0] & 
// ((\inst|camera_config|AV_Config_Auto_Init|rom_address [2])))))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [1]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [4]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [0]),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux14~0 .lut_mask = 16'h6740;
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y58_N8
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|Mux14~1 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|Mux14~1_combout  = (\inst|camera_config|Auto_Init_D5M_ROM|Mux14~0_combout  & ((!\inst|camera_config|AV_Config_Auto_Init|rom_address [3]))) # (!\inst|camera_config|Auto_Init_D5M_ROM|Mux14~0_combout  & 
// (!\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & \inst|camera_config|AV_Config_Auto_Init|rom_address [3]))

	.dataa(\inst|camera_config|Auto_Init_D5M_ROM|Mux14~0_combout ),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [4]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux14~1 .lut_mask = 16'h1A1A;
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y58_N9
dffeas \inst|camera_config|AV_Config_Auto_Init|data_out[1] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Auto_Init_D5M_ROM|Mux14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[1] .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y58_N28
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~37 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~37_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout  & ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// ((\inst|camera_config|AV_Config_Auto_Init|data_out [1]))) # (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & (\inst|camera_config|Serial_Bus_Controller|shiftreg_data [0]))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [0]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|data_out [1]),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout ),
	.datad(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~37 .lut_mask = 16'h0C0A;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y58_N29
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[1] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[1] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y58_N26
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~36 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~36_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout  & ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|camera_config|AV_Config_Auto_Init|data_out [2])) # (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & ((\inst|camera_config|Serial_Bus_Controller|shiftreg_data [1])))))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|data_out [2]),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [1]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~36 .lut_mask = 16'h0B08;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y58_N27
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[2] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[2] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y58_N2
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|Mux12~0 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|Mux12~0_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & ((\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & (!\inst|camera_config|AV_Config_Auto_Init|rom_address [0] & 
// !\inst|camera_config|AV_Config_Auto_Init|rom_address [2])) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [0])))) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & 
// (\inst|camera_config|AV_Config_Auto_Init|rom_address [4] $ (((!\inst|camera_config|AV_Config_Auto_Init|rom_address [0] & !\inst|camera_config|AV_Config_Auto_Init|rom_address [2])))))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [1]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [4]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [0]),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux12~0 .lut_mask = 16'h6469;
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y58_N12
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|Mux12~1 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|Mux12~1_combout  = (\inst|camera_config|Auto_Init_D5M_ROM|Mux12~0_combout  & (\inst|camera_config|AV_Config_Auto_Init|rom_address [3] $ (((\inst|camera_config|AV_Config_Auto_Init|rom_address [2]) # 
// (\inst|camera_config|AV_Config_Auto_Init|rom_address [4])))))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [4]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [3]),
	.datad(\inst|camera_config|Auto_Init_D5M_ROM|Mux12~0_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux12~1 .lut_mask = 16'h1E00;
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y58_N13
dffeas \inst|camera_config|AV_Config_Auto_Init|data_out[3] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Auto_Init_D5M_ROM|Mux12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[3] .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y58_N0
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~35 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~35_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout  & ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// ((\inst|camera_config|AV_Config_Auto_Init|data_out [3]))) # (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & (\inst|camera_config|Serial_Bus_Controller|shiftreg_data [2]))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [2]),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout ),
	.datad(\inst|camera_config|AV_Config_Auto_Init|data_out [3]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~35 .lut_mask = 16'h0E02;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y58_N1
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[3] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[3] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y58_N30
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~34 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~34_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout  & ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|camera_config|AV_Config_Auto_Init|data_out [4])) # (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & ((\inst|camera_config|Serial_Bus_Controller|shiftreg_data [3])))))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|data_out [4]),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [3]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~34 .lut_mask = 16'h0B08;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y58_N31
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[4] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[4] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y58_N14
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|Mux10~0 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|Mux10~0_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & (!\inst|camera_config|AV_Config_Auto_Init|rom_address [3])) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & 
// ((\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [0] $ (!\inst|camera_config|AV_Config_Auto_Init|rom_address [2]))) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & 
// (!\inst|camera_config|AV_Config_Auto_Init|rom_address [0] & \inst|camera_config|AV_Config_Auto_Init|rom_address [2]))))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [4]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [3]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [0]),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux10~0 .lut_mask = 16'h6326;
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y58_N24
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|Mux10~1 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|Mux10~1_combout  = (\inst|camera_config|Auto_Init_D5M_ROM|Mux10~0_combout  & ((\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & ((!\inst|camera_config|AV_Config_Auto_Init|rom_address [2]))) # 
// (!\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & ((\inst|camera_config|AV_Config_Auto_Init|rom_address [0]) # (\inst|camera_config|AV_Config_Auto_Init|rom_address [2])))))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [1]),
	.datab(\inst|camera_config|Auto_Init_D5M_ROM|Mux10~0_combout ),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [0]),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux10~1 .lut_mask = 16'h44C8;
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y58_N25
dffeas \inst|camera_config|AV_Config_Auto_Init|data_out[5] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Auto_Init_D5M_ROM|Mux10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[5] .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y58_N20
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~33 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~33_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout  & ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// ((\inst|camera_config|AV_Config_Auto_Init|data_out [5]))) # (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & (\inst|camera_config|Serial_Bus_Controller|shiftreg_data [4]))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [4]),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout ),
	.datad(\inst|camera_config|AV_Config_Auto_Init|data_out [5]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~33 .lut_mask = 16'h0E02;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y58_N21
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[5] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[5] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y58_N18
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~32 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~32_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout  & ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|camera_config|AV_Config_Auto_Init|data_out [6])) # (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & ((\inst|camera_config|Serial_Bus_Controller|shiftreg_data [5])))))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|data_out [6]),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [5]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~32 .lut_mask = 16'h0B08;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y58_N19
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[6] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[6] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y57_N10
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|Mux8~0 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|Mux8~0_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & (((!\inst|camera_config|AV_Config_Auto_Init|rom_address [0] & !\inst|camera_config|AV_Config_Auto_Init|rom_address [2])))) # 
// (!\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [0] & \inst|camera_config|AV_Config_Auto_Init|rom_address [2])))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [1]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [3]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [0]),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux8~0 .lut_mask = 16'h400A;
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y57_N22
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|Mux8~1 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|Mux8~1_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & (((\inst|camera_config|Auto_Init_D5M_ROM|Mux1~4_combout  & !\inst|camera_config|AV_Config_Auto_Init|rom_address [2])))) # 
// (!\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & (\inst|camera_config|Auto_Init_D5M_ROM|Mux8~0_combout ))

	.dataa(\inst|camera_config|Auto_Init_D5M_ROM|Mux8~0_combout ),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [4]),
	.datac(\inst|camera_config|Auto_Init_D5M_ROM|Mux1~4_combout ),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux8~1 .lut_mask = 16'h22E2;
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y57_N23
dffeas \inst|camera_config|AV_Config_Auto_Init|data_out[7] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Auto_Init_D5M_ROM|Mux8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[7] .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y55_N8
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~31 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~31_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout  & ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// ((\inst|camera_config|AV_Config_Auto_Init|data_out [7]))) # (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & (\inst|camera_config|Serial_Bus_Controller|shiftreg_data [6]))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datab(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [6]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|data_out [7]),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~31 .lut_mask = 16'h00E4;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y55_N9
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[7] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[7] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y55_N22
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~30 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~30_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout  & ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|camera_config|AV_Config_Auto_Init|data_out [10])) # (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & ((\inst|camera_config|Serial_Bus_Controller|shiftreg_data [7])))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datab(\inst|camera_config|AV_Config_Auto_Init|data_out [10]),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [7]),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~30 .lut_mask = 16'h00D8;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y55_N23
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[8] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[8] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y55_N4
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~29 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~29_combout  = (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  & 
// (\inst|camera_config|Serial_Bus_Controller|shiftreg_data [8] & \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datab(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [8]),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~29 .lut_mask = 16'h1000;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y55_N5
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[9] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[9] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y55_N10
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~28 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~28_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout  & ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|camera_config|AV_Config_Auto_Init|data_out [10])) # (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & ((\inst|camera_config|Serial_Bus_Controller|shiftreg_data [9])))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datab(\inst|camera_config|AV_Config_Auto_Init|data_out [10]),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [9]),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~28 .lut_mask = 16'h00D8;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y55_N11
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[10] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[10] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y58_N12
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|Mux5~0 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|Mux5~0_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & (!\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & ((\inst|camera_config|AV_Config_Auto_Init|rom_address [2]) # 
// (\inst|camera_config|AV_Config_Auto_Init|rom_address [0])))) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & (!\inst|camera_config|AV_Config_Auto_Init|rom_address [2] & 
// !\inst|camera_config|AV_Config_Auto_Init|rom_address [0])))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [4]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [1]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [0]),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux5~0 .lut_mask = 16'h2224;
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y58_N20
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|Mux5~1 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|Mux5~1_combout  = (!\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & \inst|camera_config|Auto_Init_D5M_ROM|Mux5~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [3]),
	.datad(\inst|camera_config|Auto_Init_D5M_ROM|Mux5~0_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux5~1 .lut_mask = 16'h0F00;
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y58_N21
dffeas \inst|camera_config|AV_Config_Auto_Init|data_out[11] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Auto_Init_D5M_ROM|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[11] .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y55_N0
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~27 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~27_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout  & ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// ((\inst|camera_config|AV_Config_Auto_Init|data_out [11]))) # (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & (\inst|camera_config|Serial_Bus_Controller|shiftreg_data [10]))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [10]),
	.datab(\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout ),
	.datac(\inst|camera_config|AV_Config_Auto_Init|data_out [11]),
	.datad(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~27 .lut_mask = 16'h3022;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y55_N1
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[11] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[11] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y58_N10
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|Mux4~0 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|Mux4~0_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & (!\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [2] $ 
// (\inst|camera_config|AV_Config_Auto_Init|rom_address [0])))) # (!\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & (!\inst|camera_config|AV_Config_Auto_Init|rom_address [2] & 
// !\inst|camera_config|AV_Config_Auto_Init|rom_address [0])))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [4]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [1]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [0]),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux4~0 .lut_mask = 16'h0224;
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y58_N18
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|Mux4~1 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|Mux4~1_combout  = (!\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & \inst|camera_config|Auto_Init_D5M_ROM|Mux4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [3]),
	.datad(\inst|camera_config|Auto_Init_D5M_ROM|Mux4~0_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux4~1 .lut_mask = 16'h0F00;
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y58_N19
dffeas \inst|camera_config|AV_Config_Auto_Init|data_out[12] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Auto_Init_D5M_ROM|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[12] .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y55_N14
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~26 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~26_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout  & ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// ((\inst|camera_config|AV_Config_Auto_Init|data_out [12]))) # (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & (\inst|camera_config|Serial_Bus_Controller|shiftreg_data [11]))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datab(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [11]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|data_out [12]),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~26 .lut_mask = 16'h00E4;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y55_N15
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[12] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[12] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y55_N20
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~25 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~25_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout  & ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|camera_config|AV_Config_Auto_Init|data_out [13])) # (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & ((\inst|camera_config|Serial_Bus_Controller|shiftreg_data [12])))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datab(\inst|camera_config|AV_Config_Auto_Init|data_out [13]),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [12]),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~25 .lut_mask = 16'h00D8;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y55_N21
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[13] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[13] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y57_N30
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|Mux1~5 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|Mux1~5_combout  = (!\inst|camera_config|AV_Config_Auto_Init|rom_address [4] & !\inst|camera_config|AV_Config_Auto_Init|rom_address [2])

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|camera_config|AV_Config_Auto_Init|rom_address [2]),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux1~5 .lut_mask = 16'h0055;
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y57_N18
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|Mux2~0 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|Mux2~0_combout  = (\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [0] & 
// \inst|camera_config|Auto_Init_D5M_ROM|Mux1~5_combout )))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [1]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [3]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [0]),
	.datad(\inst|camera_config|Auto_Init_D5M_ROM|Mux1~5_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux2~0 .lut_mask = 16'h8000;
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y57_N19
dffeas \inst|camera_config|AV_Config_Auto_Init|data_out[14] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Auto_Init_D5M_ROM|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[14] .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y55_N18
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~24 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~24_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout  & ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// ((\inst|camera_config|AV_Config_Auto_Init|data_out [14]))) # (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & (\inst|camera_config|Serial_Bus_Controller|shiftreg_data [13]))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datab(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [13]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|data_out [14]),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~24 .lut_mask = 16'h00E4;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y55_N19
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[14] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[14] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y55_N16
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~23 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~23_combout  = (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & (\inst|camera_config|Serial_Bus_Controller|shiftreg_data [14] & 
// (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  & \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datab(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [14]),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~23 .lut_mask = 16'h0400;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y55_N17
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[15] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[15] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y57_N8
cycloneiv_lcell_comb \inst|camera_config|Auto_Init_D5M_ROM|Mux1~6 (
// Equation(s):
// \inst|camera_config|Auto_Init_D5M_ROM|Mux1~6_combout  = (!\inst|camera_config|AV_Config_Auto_Init|rom_address [1] & (!\inst|camera_config|AV_Config_Auto_Init|rom_address [3] & (\inst|camera_config|AV_Config_Auto_Init|rom_address [0] & 
// \inst|camera_config|Auto_Init_D5M_ROM|Mux1~5_combout )))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|rom_address [1]),
	.datab(\inst|camera_config|AV_Config_Auto_Init|rom_address [3]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|rom_address [0]),
	.datad(\inst|camera_config|Auto_Init_D5M_ROM|Mux1~5_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Auto_Init_D5M_ROM|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux1~6 .lut_mask = 16'h1000;
defparam \inst|camera_config|Auto_Init_D5M_ROM|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y57_N9
dffeas \inst|camera_config|AV_Config_Auto_Init|data_out[16] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Auto_Init_D5M_ROM|Mux1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|AV_Config_Auto_Init|data_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[16] .is_wysiwyg = "true";
defparam \inst|camera_config|AV_Config_Auto_Init|data_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y55_N30
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~22 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~22_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout  & ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// ((\inst|camera_config|AV_Config_Auto_Init|data_out [16]))) # (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & (\inst|camera_config|Serial_Bus_Controller|shiftreg_data [15]))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datab(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [15]),
	.datac(\inst|camera_config|AV_Config_Auto_Init|data_out [16]),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~22 .lut_mask = 16'h00E4;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y55_N31
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[16] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[16] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y55_N12
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~21 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~21_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout  & ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|camera_config|AV_Config_Auto_Init|data_out [17])) # (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & ((\inst|camera_config|Serial_Bus_Controller|shiftreg_data [16])))))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|data_out [17]),
	.datab(\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout ),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [16]),
	.datad(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~21 .lut_mask = 16'h2230;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y55_N13
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[17] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[17] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y55_N26
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~20 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~20_combout  = (\inst|camera_config|Serial_Bus_Controller|shiftreg_data [17] & (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & 
// (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  & !\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [17]),
	.datab(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datad(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~20 .lut_mask = 16'h0008;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y55_N27
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[18] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[18] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y56_N2
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~19 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~19_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout  & ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|camera_config|AV_Config_Auto_Init|data_out [19])) # (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & ((\inst|camera_config|Serial_Bus_Controller|shiftreg_data [18])))))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|data_out [19]),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [18]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~19 .lut_mask = 16'h0B08;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y56_N3
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[19] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[19] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y57_N6
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~18 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~18_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout  & ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|camera_config|AV_Config_Auto_Init|data_out [20])) # (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & ((\inst|camera_config|Serial_Bus_Controller|shiftreg_data [19])))))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|data_out [20]),
	.datab(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [19]),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout ),
	.datad(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~18 .lut_mask = 16'h0A0C;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y57_N7
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[20] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[20] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y57_N28
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~17 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~17_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout  & ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|camera_config|AV_Config_Auto_Init|data_out [21])) # (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & ((\inst|camera_config|Serial_Bus_Controller|shiftreg_data [20])))))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|data_out [21]),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [20]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~17 .lut_mask = 16'h0B08;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y57_N29
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[21] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[21] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y57_N0
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~16 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~16_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout  & ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|camera_config|AV_Config_Auto_Init|data_out [22])) # (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & ((\inst|camera_config|Serial_Bus_Controller|shiftreg_data [21])))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datab(\inst|camera_config|AV_Config_Auto_Init|data_out [22]),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [21]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~16 .lut_mask = 16'h0D08;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y57_N1
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[22] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[22] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y57_N20
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~15 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~15_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout  & ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|camera_config|AV_Config_Auto_Init|data_out [23])) # (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & ((\inst|camera_config|Serial_Bus_Controller|shiftreg_data [22])))))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|data_out [23]),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [22]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~15 .lut_mask = 16'h0B08;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y57_N21
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[23] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[23] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y57_N18
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~14 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~14_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout  & ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|camera_config|AV_Config_Auto_Init|data_out [24])) # (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & ((\inst|camera_config|Serial_Bus_Controller|shiftreg_data [23])))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datab(\inst|camera_config|AV_Config_Auto_Init|data_out [24]),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [23]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~14 .lut_mask = 16'h0D08;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y57_N19
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[24] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[24] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y57_N24
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~13 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~13_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout  & ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|camera_config|AV_Config_Auto_Init|data_out [25])) # (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & ((\inst|camera_config|Serial_Bus_Controller|shiftreg_data [24])))))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|data_out [25]),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [24]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~13 .lut_mask = 16'h0B08;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y57_N25
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[25] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[25] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y57_N14
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~12 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~12_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout  & ((\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & 
// (\inst|camera_config|AV_Config_Auto_Init|data_out [26])) # (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & ((\inst|camera_config|Serial_Bus_Controller|shiftreg_data [25])))))

	.dataa(\inst|camera_config|AV_Config_Auto_Init|data_out [26]),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_data[24]~11_combout ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [25]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~12 .lut_mask = 16'h0B08;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y57_N15
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[26] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[26] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y57_N18
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~10 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~10_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  & (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & 
// (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & \inst|camera_config|Serial_Bus_Controller|shiftreg_data [26])))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [26]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~10 .lut_mask = 16'h0400;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y57_N19
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[27] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[27] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y57_N30
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~9 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~9_combout  = (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & 
// ((\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ) # (\inst|camera_config|Serial_Bus_Controller|shiftreg_data [27]))))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [27]),
	.datac(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~9 .lut_mask = 16'h0E00;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y57_N31
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[28] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[28] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y57_N0
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~8 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~8_combout  = ((\inst|camera_config|Serial_Bus_Controller|shiftreg_data [28] & !\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q )) # 
// (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~1_combout )

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [28]),
	.datab(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~1_combout ),
	.datac(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~8 .lut_mask = 16'h3B3B;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y57_N1
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[29] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[29] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y57_N24
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~7 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~7_combout  = (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout  & (\inst|camera_config|Serial_Bus_Controller|shiftreg_data [29] & 
// (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.datab(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [29]),
	.datac(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~7 .lut_mask = 16'h0400;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y57_N25
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[30] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[30] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y57_N6
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~6 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~6_combout  = ((!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & \inst|camera_config|Serial_Bus_Controller|shiftreg_data [30])) # 
// (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~1_combout )

	.dataa(gnd),
	.datab(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~1_combout ),
	.datac(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [30]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~6 .lut_mask = 16'h3F33;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y57_N7
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[31] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[31] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y57_N12
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~5 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~5_combout  = ((!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & \inst|camera_config|Serial_Bus_Controller|shiftreg_data [31])) # 
// (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~1_combout )

	.dataa(gnd),
	.datab(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~1_combout ),
	.datac(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [31]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~5 .lut_mask = 16'h3F33;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y57_N13
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[32] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [32]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[32] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y57_N26
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~4 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~4_combout  = ((!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & \inst|camera_config|Serial_Bus_Controller|shiftreg_data [32])) # 
// (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~1_combout )

	.dataa(gnd),
	.datab(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~1_combout ),
	.datac(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [32]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~4 .lut_mask = 16'h3F33;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y57_N27
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[33] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [33]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[33] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y57_N10
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~3 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~3_combout  = (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & (\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & 
// (\inst|camera_config|Serial_Bus_Controller|shiftreg_data [33] & !\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout )))

	.dataa(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datab(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [33]),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~0_combout ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~3 .lut_mask = 16'h0040;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y57_N11
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[34] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [34]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[34] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y57_N8
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|shiftreg_data~2 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|shiftreg_data~2_combout  = ((!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q  & \inst|camera_config|Serial_Bus_Controller|shiftreg_data [34])) # 
// (!\inst|camera_config|Serial_Bus_Controller|shiftreg_data~1_combout )

	.dataa(gnd),
	.datab(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~1_combout ),
	.datac(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [34]),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~2 .lut_mask = 16'h3F33;
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y57_N9
dffeas \inst|camera_config|Serial_Bus_Controller|shiftreg_data[35] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|shiftreg_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(\inst|camera_config|Serial_Bus_Controller|shiftreg_mask[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [35]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[35] .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|shiftreg_data[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y56_N10
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|serial_data~2 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|serial_data~2_combout  = (\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT~q ) # (((\inst|camera_config|Serial_Bus_Controller|shiftreg_data [35] & 
// \inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~q )) # (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE~q ))

	.dataa(\inst|camera_config|Serial_Bus_Controller|shiftreg_data [35]),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT~q ),
	.datac(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE~q ),
	.datad(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|serial_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|serial_data~2 .lut_mask = 16'hEFCF;
defparam \inst|camera_config|Serial_Bus_Controller|serial_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y55_N10
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|pixel_counter[1]~10 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|pixel_counter[1]~10_combout  = \inst|video_vga_controller_0|VGA_Timing|pixel_counter [1] $ (VCC)
// \inst|video_vga_controller_0|VGA_Timing|pixel_counter[1]~11  = CARRY(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [1])

	.dataa(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[1]~10_combout ),
	.cout(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[1]~11 ));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[1]~10 .lut_mask = 16'h55AA;
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y56_N16
cycloneiv_lcell_comb \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell (
// Equation(s):
// \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell_combout  = !\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell .lut_mask = 16'h00FF;
defparam \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y55_N2
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|Equal4~0 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|Equal4~0_combout  = (\inst|video_vga_controller_0|VGA_Timing|pixel_counter [5] & (!\inst|video_vga_controller_0|VGA_Timing|pixel_counter [7] & (!\inst|video_vga_controller_0|VGA_Timing|pixel_counter [6] & 
// !\inst|video_vga_controller_0|VGA_Timing|pixel_counter [8])))

	.dataa(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [5]),
	.datab(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [7]),
	.datac(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [6]),
	.datad(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [8]),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|Equal4~0 .lut_mask = 16'h0002;
defparam \inst|video_vga_controller_0|VGA_Timing|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y55_N26
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|pixel_counter[9]~28 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|pixel_counter[9]~28_combout  = (\inst|video_vga_controller_0|VGA_Timing|pixel_counter [9] & (\inst|video_vga_controller_0|VGA_Timing|pixel_counter[8]~27  $ (GND))) # 
// (!\inst|video_vga_controller_0|VGA_Timing|pixel_counter [9] & (!\inst|video_vga_controller_0|VGA_Timing|pixel_counter[8]~27  & VCC))
// \inst|video_vga_controller_0|VGA_Timing|pixel_counter[9]~29  = CARRY((\inst|video_vga_controller_0|VGA_Timing|pixel_counter [9] & !\inst|video_vga_controller_0|VGA_Timing|pixel_counter[8]~27 ))

	.dataa(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[8]~27 ),
	.combout(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[9]~28_combout ),
	.cout(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[9]~29 ));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[9]~28 .lut_mask = 16'hA50A;
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X101_Y55_N28
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|pixel_counter[10]~30 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|pixel_counter[10]~30_combout  = \inst|video_vga_controller_0|VGA_Timing|pixel_counter[9]~29  $ (\inst|video_vga_controller_0|VGA_Timing|pixel_counter [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [10]),
	.cin(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[9]~29 ),
	.combout(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[10]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[10]~30 .lut_mask = 16'h0FF0;
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[10]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y55_N29
dffeas \inst|video_vga_controller_0|VGA_Timing|pixel_counter[10] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[10]~30_combout ),
	.asdata(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[10] .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y55_N0
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|Equal2~0 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|Equal2~0_combout  = (\inst|video_vga_controller_0|VGA_Timing|pixel_counter [10] & (\inst|video_vga_controller_0|VGA_Timing|pixel_counter [3] & (\inst|video_vga_controller_0|VGA_Timing|pixel_counter [2] & 
// \inst|video_vga_controller_0|VGA_Timing|pixel_counter [4])))

	.dataa(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [10]),
	.datab(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [3]),
	.datac(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [2]),
	.datad(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [4]),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|Equal2~0 .lut_mask = 16'h8000;
defparam \inst|video_vga_controller_0|VGA_Timing|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y55_N0
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~20 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~20_combout  = (!\inst|video_vga_controller_0|VGA_Timing|pixel_counter [1]) # (!\inst|video_vga_controller_0|VGA_Timing|pixel_counter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [9]),
	.datad(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [1]),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~20 .lut_mask = 16'h0FFF;
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y55_N30
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~21 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~21_combout  = ((\inst|video_vga_controller_0|VGA_Timing|Equal4~0_combout  & (\inst|video_vga_controller_0|VGA_Timing|Equal2~0_combout  & 
// !\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~20_combout ))) # (!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(\inst|video_vga_controller_0|VGA_Timing|Equal4~0_combout ),
	.datab(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(\inst|video_vga_controller_0|VGA_Timing|Equal2~0_combout ),
	.datad(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~20_combout ),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~21 .lut_mask = 16'h33B3;
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y55_N11
dffeas \inst|video_vga_controller_0|VGA_Timing|pixel_counter[1] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[1]~10_combout ),
	.asdata(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[1] .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y55_N12
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|pixel_counter[2]~12 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|pixel_counter[2]~12_combout  = (\inst|video_vga_controller_0|VGA_Timing|pixel_counter [2] & (!\inst|video_vga_controller_0|VGA_Timing|pixel_counter[1]~11 )) # (!\inst|video_vga_controller_0|VGA_Timing|pixel_counter 
// [2] & ((\inst|video_vga_controller_0|VGA_Timing|pixel_counter[1]~11 ) # (GND)))
// \inst|video_vga_controller_0|VGA_Timing|pixel_counter[2]~13  = CARRY((!\inst|video_vga_controller_0|VGA_Timing|pixel_counter[1]~11 ) # (!\inst|video_vga_controller_0|VGA_Timing|pixel_counter [2]))

	.dataa(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[1]~11 ),
	.combout(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[2]~12_combout ),
	.cout(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[2]~13 ));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[2]~12 .lut_mask = 16'h5A5F;
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X101_Y54_N0
cycloneiv_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y55_N13
dffeas \inst|video_vga_controller_0|VGA_Timing|pixel_counter[2] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[2]~12_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[2] .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y55_N14
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|pixel_counter[3]~14 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|pixel_counter[3]~14_combout  = (\inst|video_vga_controller_0|VGA_Timing|pixel_counter [3] & (\inst|video_vga_controller_0|VGA_Timing|pixel_counter[2]~13  $ (GND))) # 
// (!\inst|video_vga_controller_0|VGA_Timing|pixel_counter [3] & (!\inst|video_vga_controller_0|VGA_Timing|pixel_counter[2]~13  & VCC))
// \inst|video_vga_controller_0|VGA_Timing|pixel_counter[3]~15  = CARRY((\inst|video_vga_controller_0|VGA_Timing|pixel_counter [3] & !\inst|video_vga_controller_0|VGA_Timing|pixel_counter[2]~13 ))

	.dataa(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[2]~13 ),
	.combout(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[3]~14_combout ),
	.cout(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[3]~15 ));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[3]~14 .lut_mask = 16'hA50A;
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y55_N15
dffeas \inst|video_vga_controller_0|VGA_Timing|pixel_counter[3] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[3]~14_combout ),
	.asdata(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[3] .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y55_N16
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|pixel_counter[4]~16 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|pixel_counter[4]~16_combout  = (\inst|video_vga_controller_0|VGA_Timing|pixel_counter [4] & (!\inst|video_vga_controller_0|VGA_Timing|pixel_counter[3]~15 )) # (!\inst|video_vga_controller_0|VGA_Timing|pixel_counter 
// [4] & ((\inst|video_vga_controller_0|VGA_Timing|pixel_counter[3]~15 ) # (GND)))
// \inst|video_vga_controller_0|VGA_Timing|pixel_counter[4]~17  = CARRY((!\inst|video_vga_controller_0|VGA_Timing|pixel_counter[3]~15 ) # (!\inst|video_vga_controller_0|VGA_Timing|pixel_counter [4]))

	.dataa(gnd),
	.datab(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[3]~15 ),
	.combout(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[4]~16_combout ),
	.cout(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[4]~17 ));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[4]~16 .lut_mask = 16'h3C3F;
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y55_N17
dffeas \inst|video_vga_controller_0|VGA_Timing|pixel_counter[4] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[4]~16_combout ),
	.asdata(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[4] .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y55_N18
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|pixel_counter[5]~18 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|pixel_counter[5]~18_combout  = (\inst|video_vga_controller_0|VGA_Timing|pixel_counter [5] & (\inst|video_vga_controller_0|VGA_Timing|pixel_counter[4]~17  $ (GND))) # 
// (!\inst|video_vga_controller_0|VGA_Timing|pixel_counter [5] & (!\inst|video_vga_controller_0|VGA_Timing|pixel_counter[4]~17  & VCC))
// \inst|video_vga_controller_0|VGA_Timing|pixel_counter[5]~19  = CARRY((\inst|video_vga_controller_0|VGA_Timing|pixel_counter [5] & !\inst|video_vga_controller_0|VGA_Timing|pixel_counter[4]~17 ))

	.dataa(gnd),
	.datab(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[4]~17 ),
	.combout(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[5]~18_combout ),
	.cout(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[5]~19 ));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[5]~18 .lut_mask = 16'hC30C;
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y55_N19
dffeas \inst|video_vga_controller_0|VGA_Timing|pixel_counter[5] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[5]~18_combout ),
	.asdata(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[5] .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y55_N20
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|pixel_counter[6]~22 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|pixel_counter[6]~22_combout  = (\inst|video_vga_controller_0|VGA_Timing|pixel_counter [6] & (!\inst|video_vga_controller_0|VGA_Timing|pixel_counter[5]~19 )) # (!\inst|video_vga_controller_0|VGA_Timing|pixel_counter 
// [6] & ((\inst|video_vga_controller_0|VGA_Timing|pixel_counter[5]~19 ) # (GND)))
// \inst|video_vga_controller_0|VGA_Timing|pixel_counter[6]~23  = CARRY((!\inst|video_vga_controller_0|VGA_Timing|pixel_counter[5]~19 ) # (!\inst|video_vga_controller_0|VGA_Timing|pixel_counter [6]))

	.dataa(gnd),
	.datab(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[5]~19 ),
	.combout(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[6]~22_combout ),
	.cout(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[6]~23 ));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[6]~22 .lut_mask = 16'h3C3F;
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y55_N21
dffeas \inst|video_vga_controller_0|VGA_Timing|pixel_counter[6] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[6]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[6] .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y55_N22
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~24 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~24_combout  = (\inst|video_vga_controller_0|VGA_Timing|pixel_counter [7] & (\inst|video_vga_controller_0|VGA_Timing|pixel_counter[6]~23  $ (GND))) # 
// (!\inst|video_vga_controller_0|VGA_Timing|pixel_counter [7] & (!\inst|video_vga_controller_0|VGA_Timing|pixel_counter[6]~23  & VCC))
// \inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~25  = CARRY((\inst|video_vga_controller_0|VGA_Timing|pixel_counter [7] & !\inst|video_vga_controller_0|VGA_Timing|pixel_counter[6]~23 ))

	.dataa(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[6]~23 ),
	.combout(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~24_combout ),
	.cout(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~25 ));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~24 .lut_mask = 16'hA50A;
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y55_N23
dffeas \inst|video_vga_controller_0|VGA_Timing|pixel_counter[7] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[7] .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y55_N24
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|pixel_counter[8]~26 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|pixel_counter[8]~26_combout  = (\inst|video_vga_controller_0|VGA_Timing|pixel_counter [8] & (!\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~25 )) # (!\inst|video_vga_controller_0|VGA_Timing|pixel_counter 
// [8] & ((\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~25 ) # (GND)))
// \inst|video_vga_controller_0|VGA_Timing|pixel_counter[8]~27  = CARRY((!\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~25 ) # (!\inst|video_vga_controller_0|VGA_Timing|pixel_counter [8]))

	.dataa(gnd),
	.datab(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~25 ),
	.combout(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[8]~26_combout ),
	.cout(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[8]~27 ));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[8]~26 .lut_mask = 16'h3C3F;
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y55_N25
dffeas \inst|video_vga_controller_0|VGA_Timing|pixel_counter[8] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[8]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[8] .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y55_N27
dffeas \inst|video_vga_controller_0|VGA_Timing|pixel_counter[9] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[9]~28_combout ),
	.asdata(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~21_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[9] .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|pixel_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y55_N18
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|Equal2~1 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|Equal2~1_combout  = (\inst|video_vga_controller_0|VGA_Timing|pixel_counter [6] & \inst|video_vga_controller_0|VGA_Timing|pixel_counter [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [6]),
	.datad(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [7]),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|Equal2~1 .lut_mask = 16'hF000;
defparam \inst|video_vga_controller_0|VGA_Timing|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y55_N20
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|Equal2~2 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|Equal2~2_combout  = (!\inst|video_vga_controller_0|VGA_Timing|pixel_counter [9] & (\inst|video_vga_controller_0|VGA_Timing|Equal2~1_combout  & (!\inst|video_vga_controller_0|VGA_Timing|pixel_counter [1] & 
// \inst|video_vga_controller_0|VGA_Timing|Equal2~0_combout )))

	.dataa(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [9]),
	.datab(\inst|video_vga_controller_0|VGA_Timing|Equal2~1_combout ),
	.datac(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [1]),
	.datad(\inst|video_vga_controller_0|VGA_Timing|Equal2~0_combout ),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|Equal2~2 .lut_mask = 16'h0400;
defparam \inst|video_vga_controller_0|VGA_Timing|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y55_N14
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~0 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~0_combout  = (\inst|video_vga_controller_0|VGA_Timing|pixel_counter [9]) # ((\inst|video_vga_controller_0|VGA_Timing|pixel_counter [1]) # ((\inst|video_vga_controller_0|VGA_Timing|pixel_counter 
// [6]) # (\inst|video_vga_controller_0|VGA_Timing|pixel_counter [7])))

	.dataa(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [9]),
	.datab(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [1]),
	.datac(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [6]),
	.datad(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [7]),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~0 .lut_mask = 16'hFFFE;
defparam \inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y55_N16
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~1 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~1_combout  = (\inst|video_vga_controller_0|VGA_Timing|pixel_counter [8] & (\inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~q  $ 
// (((!\inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~0_combout  & \inst|video_vga_controller_0|VGA_Timing|Equal2~0_combout )))))

	.dataa(\inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~0_combout ),
	.datab(\inst|video_vga_controller_0|VGA_Timing|Equal2~0_combout ),
	.datac(\inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~q ),
	.datad(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [8]),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~1 .lut_mask = 16'hB400;
defparam \inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y55_N8
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~2 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~2_combout  = (\inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~1_combout  & ((\inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~q  & 
// ((\inst|video_vga_controller_0|VGA_Timing|pixel_counter [5]) # (!\inst|video_vga_controller_0|VGA_Timing|Equal2~2_combout ))) # (!\inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~q  & ((!\inst|video_vga_controller_0|VGA_Timing|pixel_counter 
// [5]))))) # (!\inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~1_combout  & (((\inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~q ))))

	.dataa(\inst|video_vga_controller_0|VGA_Timing|Equal2~2_combout ),
	.datab(\inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~1_combout ),
	.datac(\inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~q ),
	.datad(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [5]),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~2 .lut_mask = 16'hF07C;
defparam \inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y55_N9
dffeas \inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y55_N4
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|hsync_pulse~0 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|hsync_pulse~0_combout  = (\inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~q  & \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|video_vga_controller_0|VGA_Timing|early_hsync_pulse~q ),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|hsync_pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|hsync_pulse~0 .lut_mask = 16'hF000;
defparam \inst|video_vga_controller_0|VGA_Timing|hsync_pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y55_N5
dffeas \inst|video_vga_controller_0|VGA_Timing|hsync_pulse (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|hsync_pulse~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|hsync_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|hsync_pulse .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|hsync_pulse .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y55_N24
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|vga_h_sync~0 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|vga_h_sync~0_combout  = (!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ) # (!\inst|video_vga_controller_0|VGA_Timing|hsync_pulse~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|video_vga_controller_0|VGA_Timing|hsync_pulse~q ),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|vga_h_sync~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|vga_h_sync~0 .lut_mask = 16'h0FFF;
defparam \inst|video_vga_controller_0|VGA_Timing|vga_h_sync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y55_N25
dffeas \inst|video_vga_controller_0|VGA_Timing|vga_h_sync (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|vga_h_sync~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|vga_h_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|vga_h_sync .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|vga_h_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y55_N28
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_HS~feeder (
// Equation(s):
// \inst|video_vga_controller_0|VGA_HS~feeder_combout  = \inst|video_vga_controller_0|VGA_Timing|vga_h_sync~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|video_vga_controller_0|VGA_Timing|vga_h_sync~q ),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_HS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_HS~feeder .lut_mask = 16'hFF00;
defparam \inst|video_vga_controller_0|VGA_HS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y55_N29
dffeas \inst|video_vga_controller_0|VGA_HS (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_HS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_HS .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y55_N6
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|line_counter[1]~10 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|line_counter[1]~10_combout  = \inst|video_vga_controller_0|VGA_Timing|line_counter [1] $ (VCC)
// \inst|video_vga_controller_0|VGA_Timing|line_counter[1]~11  = CARRY(\inst|video_vga_controller_0|VGA_Timing|line_counter [1])

	.dataa(\inst|video_vga_controller_0|VGA_Timing|line_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|line_counter[1]~10_combout ),
	.cout(\inst|video_vga_controller_0|VGA_Timing|line_counter[1]~11 ));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[1]~10 .lut_mask = 16'h55AA;
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y55_N14
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|line_counter[5]~20 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|line_counter[5]~20_combout  = (\inst|video_vga_controller_0|VGA_Timing|line_counter [5] & (\inst|video_vga_controller_0|VGA_Timing|line_counter[4]~19  $ (GND))) # 
// (!\inst|video_vga_controller_0|VGA_Timing|line_counter [5] & (!\inst|video_vga_controller_0|VGA_Timing|line_counter[4]~19  & VCC))
// \inst|video_vga_controller_0|VGA_Timing|line_counter[5]~21  = CARRY((\inst|video_vga_controller_0|VGA_Timing|line_counter [5] & !\inst|video_vga_controller_0|VGA_Timing|line_counter[4]~19 ))

	.dataa(\inst|video_vga_controller_0|VGA_Timing|line_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|video_vga_controller_0|VGA_Timing|line_counter[4]~19 ),
	.combout(\inst|video_vga_controller_0|VGA_Timing|line_counter[5]~20_combout ),
	.cout(\inst|video_vga_controller_0|VGA_Timing|line_counter[5]~21 ));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[5]~20 .lut_mask = 16'hA50A;
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y55_N16
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|line_counter[6]~22 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|line_counter[6]~22_combout  = (\inst|video_vga_controller_0|VGA_Timing|line_counter [6] & (!\inst|video_vga_controller_0|VGA_Timing|line_counter[5]~21 )) # (!\inst|video_vga_controller_0|VGA_Timing|line_counter [6] 
// & ((\inst|video_vga_controller_0|VGA_Timing|line_counter[5]~21 ) # (GND)))
// \inst|video_vga_controller_0|VGA_Timing|line_counter[6]~23  = CARRY((!\inst|video_vga_controller_0|VGA_Timing|line_counter[5]~21 ) # (!\inst|video_vga_controller_0|VGA_Timing|line_counter [6]))

	.dataa(gnd),
	.datab(\inst|video_vga_controller_0|VGA_Timing|line_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|video_vga_controller_0|VGA_Timing|line_counter[5]~21 ),
	.combout(\inst|video_vga_controller_0|VGA_Timing|line_counter[6]~22_combout ),
	.cout(\inst|video_vga_controller_0|VGA_Timing|line_counter[6]~23 ));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[6]~22 .lut_mask = 16'h3C3F;
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X102_Y55_N17
dffeas \inst|video_vga_controller_0|VGA_Timing|line_counter[6] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|line_counter[6]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|video_vga_controller_0|VGA_Timing|line_counter[10]~13_combout ),
	.ena(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|line_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[6] .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y55_N26
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|Equal3~0 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|Equal3~0_combout  = (\inst|video_vga_controller_0|VGA_Timing|line_counter [1]) # ((\inst|video_vga_controller_0|VGA_Timing|line_counter [6]) # ((\inst|video_vga_controller_0|VGA_Timing|line_counter [2]) # 
// (!\inst|video_vga_controller_0|VGA_Timing|line_counter [3])))

	.dataa(\inst|video_vga_controller_0|VGA_Timing|line_counter [1]),
	.datab(\inst|video_vga_controller_0|VGA_Timing|line_counter [6]),
	.datac(\inst|video_vga_controller_0|VGA_Timing|line_counter [2]),
	.datad(\inst|video_vga_controller_0|VGA_Timing|line_counter [3]),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|Equal3~0 .lut_mask = 16'hFEFF;
defparam \inst|video_vga_controller_0|VGA_Timing|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y55_N18
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|line_counter[7]~24 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|line_counter[7]~24_combout  = (\inst|video_vga_controller_0|VGA_Timing|line_counter [7] & (\inst|video_vga_controller_0|VGA_Timing|line_counter[6]~23  $ (GND))) # 
// (!\inst|video_vga_controller_0|VGA_Timing|line_counter [7] & (!\inst|video_vga_controller_0|VGA_Timing|line_counter[6]~23  & VCC))
// \inst|video_vga_controller_0|VGA_Timing|line_counter[7]~25  = CARRY((\inst|video_vga_controller_0|VGA_Timing|line_counter [7] & !\inst|video_vga_controller_0|VGA_Timing|line_counter[6]~23 ))

	.dataa(\inst|video_vga_controller_0|VGA_Timing|line_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|video_vga_controller_0|VGA_Timing|line_counter[6]~23 ),
	.combout(\inst|video_vga_controller_0|VGA_Timing|line_counter[7]~24_combout ),
	.cout(\inst|video_vga_controller_0|VGA_Timing|line_counter[7]~25 ));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[7]~24 .lut_mask = 16'hA50A;
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X102_Y55_N19
dffeas \inst|video_vga_controller_0|VGA_Timing|line_counter[7] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|line_counter[7]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|video_vga_controller_0|VGA_Timing|line_counter[10]~13_combout ),
	.ena(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|line_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[7] .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y55_N20
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|line_counter[8]~26 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|line_counter[8]~26_combout  = (\inst|video_vga_controller_0|VGA_Timing|line_counter [8] & (!\inst|video_vga_controller_0|VGA_Timing|line_counter[7]~25 )) # (!\inst|video_vga_controller_0|VGA_Timing|line_counter [8] 
// & ((\inst|video_vga_controller_0|VGA_Timing|line_counter[7]~25 ) # (GND)))
// \inst|video_vga_controller_0|VGA_Timing|line_counter[8]~27  = CARRY((!\inst|video_vga_controller_0|VGA_Timing|line_counter[7]~25 ) # (!\inst|video_vga_controller_0|VGA_Timing|line_counter [8]))

	.dataa(gnd),
	.datab(\inst|video_vga_controller_0|VGA_Timing|line_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|video_vga_controller_0|VGA_Timing|line_counter[7]~25 ),
	.combout(\inst|video_vga_controller_0|VGA_Timing|line_counter[8]~26_combout ),
	.cout(\inst|video_vga_controller_0|VGA_Timing|line_counter[8]~27 ));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[8]~26 .lut_mask = 16'h3C3F;
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X102_Y55_N21
dffeas \inst|video_vga_controller_0|VGA_Timing|line_counter[8] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|line_counter[8]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|video_vga_controller_0|VGA_Timing|line_counter[10]~13_combout ),
	.ena(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|line_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[8] .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y55_N22
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|line_counter[9]~28 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|line_counter[9]~28_combout  = (\inst|video_vga_controller_0|VGA_Timing|line_counter [9] & (\inst|video_vga_controller_0|VGA_Timing|line_counter[8]~27  $ (GND))) # 
// (!\inst|video_vga_controller_0|VGA_Timing|line_counter [9] & (!\inst|video_vga_controller_0|VGA_Timing|line_counter[8]~27  & VCC))
// \inst|video_vga_controller_0|VGA_Timing|line_counter[9]~29  = CARRY((\inst|video_vga_controller_0|VGA_Timing|line_counter [9] & !\inst|video_vga_controller_0|VGA_Timing|line_counter[8]~27 ))

	.dataa(\inst|video_vga_controller_0|VGA_Timing|line_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|video_vga_controller_0|VGA_Timing|line_counter[8]~27 ),
	.combout(\inst|video_vga_controller_0|VGA_Timing|line_counter[9]~28_combout ),
	.cout(\inst|video_vga_controller_0|VGA_Timing|line_counter[9]~29 ));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[9]~28 .lut_mask = 16'hA50A;
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X102_Y55_N23
dffeas \inst|video_vga_controller_0|VGA_Timing|line_counter[9] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|line_counter[9]~28_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|video_vga_controller_0|VGA_Timing|line_counter[10]~13_combout ),
	.ena(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|line_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[9] .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y55_N24
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|line_counter[10]~30 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|line_counter[10]~30_combout  = \inst|video_vga_controller_0|VGA_Timing|line_counter[9]~29  $ (\inst|video_vga_controller_0|VGA_Timing|line_counter [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|video_vga_controller_0|VGA_Timing|line_counter [10]),
	.cin(\inst|video_vga_controller_0|VGA_Timing|line_counter[9]~29 ),
	.combout(\inst|video_vga_controller_0|VGA_Timing|line_counter[10]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[10]~30 .lut_mask = 16'h0FF0;
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[10]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X102_Y55_N25
dffeas \inst|video_vga_controller_0|VGA_Timing|line_counter[10] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|line_counter[10]~30_combout ),
	.asdata(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|video_vga_controller_0|VGA_Timing|line_counter[10]~13_combout ),
	.ena(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|line_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[10] .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y55_N28
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|line_counter[10]~12 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|line_counter[10]~12_combout  = (\inst|video_vga_controller_0|VGA_Timing|line_counter [9]) # (!\inst|video_vga_controller_0|VGA_Timing|line_counter [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|video_vga_controller_0|VGA_Timing|line_counter [9]),
	.datad(\inst|video_vga_controller_0|VGA_Timing|line_counter [10]),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|line_counter[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[10]~12 .lut_mask = 16'hF0FF;
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y55_N4
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|Equal3~1 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|Equal3~1_combout  = ((\inst|video_vga_controller_0|VGA_Timing|line_counter [8]) # ((\inst|video_vga_controller_0|VGA_Timing|line_counter [7]) # (\inst|video_vga_controller_0|VGA_Timing|line_counter [5]))) # 
// (!\inst|video_vga_controller_0|VGA_Timing|line_counter [4])

	.dataa(\inst|video_vga_controller_0|VGA_Timing|line_counter [4]),
	.datab(\inst|video_vga_controller_0|VGA_Timing|line_counter [8]),
	.datac(\inst|video_vga_controller_0|VGA_Timing|line_counter [7]),
	.datad(\inst|video_vga_controller_0|VGA_Timing|line_counter [5]),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|Equal3~1 .lut_mask = 16'hFFFD;
defparam \inst|video_vga_controller_0|VGA_Timing|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y55_N30
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|line_counter[10]~13 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|line_counter[10]~13_combout  = ((!\inst|video_vga_controller_0|VGA_Timing|Equal3~0_combout  & (!\inst|video_vga_controller_0|VGA_Timing|line_counter[10]~12_combout  & 
// !\inst|video_vga_controller_0|VGA_Timing|Equal3~1_combout ))) # (!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(\inst|video_vga_controller_0|VGA_Timing|Equal3~0_combout ),
	.datab(\inst|video_vga_controller_0|VGA_Timing|line_counter[10]~12_combout ),
	.datac(\inst|video_vga_controller_0|VGA_Timing|Equal3~1_combout ),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|line_counter[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[10]~13 .lut_mask = 16'h01FF;
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y55_N7
dffeas \inst|video_vga_controller_0|VGA_Timing|line_counter[1] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|line_counter[1]~10_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|video_vga_controller_0|VGA_Timing|line_counter[10]~13_combout ),
	.ena(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|line_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[1] .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y55_N8
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|line_counter[2]~14 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|line_counter[2]~14_combout  = (\inst|video_vga_controller_0|VGA_Timing|line_counter [2] & (!\inst|video_vga_controller_0|VGA_Timing|line_counter[1]~11 )) # (!\inst|video_vga_controller_0|VGA_Timing|line_counter [2] 
// & ((\inst|video_vga_controller_0|VGA_Timing|line_counter[1]~11 ) # (GND)))
// \inst|video_vga_controller_0|VGA_Timing|line_counter[2]~15  = CARRY((!\inst|video_vga_controller_0|VGA_Timing|line_counter[1]~11 ) # (!\inst|video_vga_controller_0|VGA_Timing|line_counter [2]))

	.dataa(gnd),
	.datab(\inst|video_vga_controller_0|VGA_Timing|line_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|video_vga_controller_0|VGA_Timing|line_counter[1]~11 ),
	.combout(\inst|video_vga_controller_0|VGA_Timing|line_counter[2]~14_combout ),
	.cout(\inst|video_vga_controller_0|VGA_Timing|line_counter[2]~15 ));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[2]~14 .lut_mask = 16'h3C3F;
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X102_Y55_N9
dffeas \inst|video_vga_controller_0|VGA_Timing|line_counter[2] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|line_counter[2]~14_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|video_vga_controller_0|VGA_Timing|line_counter[10]~13_combout ),
	.ena(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|line_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[2] .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y55_N10
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|line_counter[3]~16 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|line_counter[3]~16_combout  = (\inst|video_vga_controller_0|VGA_Timing|line_counter [3] & (\inst|video_vga_controller_0|VGA_Timing|line_counter[2]~15  $ (GND))) # 
// (!\inst|video_vga_controller_0|VGA_Timing|line_counter [3] & (!\inst|video_vga_controller_0|VGA_Timing|line_counter[2]~15  & VCC))
// \inst|video_vga_controller_0|VGA_Timing|line_counter[3]~17  = CARRY((\inst|video_vga_controller_0|VGA_Timing|line_counter [3] & !\inst|video_vga_controller_0|VGA_Timing|line_counter[2]~15 ))

	.dataa(\inst|video_vga_controller_0|VGA_Timing|line_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|video_vga_controller_0|VGA_Timing|line_counter[2]~15 ),
	.combout(\inst|video_vga_controller_0|VGA_Timing|line_counter[3]~16_combout ),
	.cout(\inst|video_vga_controller_0|VGA_Timing|line_counter[3]~17 ));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[3]~16 .lut_mask = 16'hA50A;
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X102_Y55_N11
dffeas \inst|video_vga_controller_0|VGA_Timing|line_counter[3] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|line_counter[3]~16_combout ),
	.asdata(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|video_vga_controller_0|VGA_Timing|line_counter[10]~13_combout ),
	.ena(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|line_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[3] .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y55_N12
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|line_counter[4]~18 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|line_counter[4]~18_combout  = (\inst|video_vga_controller_0|VGA_Timing|line_counter [4] & (!\inst|video_vga_controller_0|VGA_Timing|line_counter[3]~17 )) # (!\inst|video_vga_controller_0|VGA_Timing|line_counter [4] 
// & ((\inst|video_vga_controller_0|VGA_Timing|line_counter[3]~17 ) # (GND)))
// \inst|video_vga_controller_0|VGA_Timing|line_counter[4]~19  = CARRY((!\inst|video_vga_controller_0|VGA_Timing|line_counter[3]~17 ) # (!\inst|video_vga_controller_0|VGA_Timing|line_counter [4]))

	.dataa(\inst|video_vga_controller_0|VGA_Timing|line_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|video_vga_controller_0|VGA_Timing|line_counter[3]~17 ),
	.combout(\inst|video_vga_controller_0|VGA_Timing|line_counter[4]~18_combout ),
	.cout(\inst|video_vga_controller_0|VGA_Timing|line_counter[4]~19 ));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[4]~18 .lut_mask = 16'h5A5F;
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X102_Y55_N13
dffeas \inst|video_vga_controller_0|VGA_Timing|line_counter[4] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|line_counter[4]~18_combout ),
	.asdata(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|video_vga_controller_0|VGA_Timing|line_counter[10]~13_combout ),
	.ena(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|line_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[4] .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y55_N15
dffeas \inst|video_vga_controller_0|VGA_Timing|line_counter[5] (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|line_counter[5]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|video_vga_controller_0|VGA_Timing|line_counter[10]~13_combout ),
	.ena(\inst|video_vga_controller_0|VGA_Timing|pixel_counter[7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|line_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[5] .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|line_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y55_N2
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|early_vsync_pulse~0 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|early_vsync_pulse~0_combout  = (!\inst|video_vga_controller_0|VGA_Timing|line_counter [5] & (!\inst|video_vga_controller_0|VGA_Timing|line_counter [3] & \inst|video_vga_controller_0|VGA_Timing|line_counter [6]))

	.dataa(gnd),
	.datab(\inst|video_vga_controller_0|VGA_Timing|line_counter [5]),
	.datac(\inst|video_vga_controller_0|VGA_Timing|line_counter [3]),
	.datad(\inst|video_vga_controller_0|VGA_Timing|line_counter [6]),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|early_vsync_pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|early_vsync_pulse~0 .lut_mask = 16'h0300;
defparam \inst|video_vga_controller_0|VGA_Timing|early_vsync_pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y55_N12
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|Equal4~1 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|Equal4~1_combout  = (\inst|video_vga_controller_0|VGA_Timing|pixel_counter [9] & (\inst|video_vga_controller_0|VGA_Timing|Equal4~0_combout  & (!\inst|video_vga_controller_0|VGA_Timing|pixel_counter [1] & 
// \inst|video_vga_controller_0|VGA_Timing|Equal2~0_combout )))

	.dataa(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [9]),
	.datab(\inst|video_vga_controller_0|VGA_Timing|Equal4~0_combout ),
	.datac(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [1]),
	.datad(\inst|video_vga_controller_0|VGA_Timing|Equal2~0_combout ),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|Equal4~1 .lut_mask = 16'h0800;
defparam \inst|video_vga_controller_0|VGA_Timing|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y55_N0
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|always4~0 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|always4~0_combout  = (\inst|video_vga_controller_0|VGA_Timing|line_counter [4] & (\inst|video_vga_controller_0|VGA_Timing|line_counter [8] & (\inst|video_vga_controller_0|VGA_Timing|line_counter [7] & 
// \inst|video_vga_controller_0|VGA_Timing|line_counter [1])))

	.dataa(\inst|video_vga_controller_0|VGA_Timing|line_counter [4]),
	.datab(\inst|video_vga_controller_0|VGA_Timing|line_counter [8]),
	.datac(\inst|video_vga_controller_0|VGA_Timing|line_counter [7]),
	.datad(\inst|video_vga_controller_0|VGA_Timing|line_counter [1]),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|always4~0 .lut_mask = 16'h8000;
defparam \inst|video_vga_controller_0|VGA_Timing|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y55_N8
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|always4~1 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|always4~1_combout  = (\inst|video_vga_controller_0|VGA_Timing|Equal4~1_combout  & (!\inst|video_vga_controller_0|VGA_Timing|line_counter [10] & (\inst|video_vga_controller_0|VGA_Timing|always4~0_combout  & 
// \inst|video_vga_controller_0|VGA_Timing|line_counter [9])))

	.dataa(\inst|video_vga_controller_0|VGA_Timing|Equal4~1_combout ),
	.datab(\inst|video_vga_controller_0|VGA_Timing|line_counter [10]),
	.datac(\inst|video_vga_controller_0|VGA_Timing|always4~0_combout ),
	.datad(\inst|video_vga_controller_0|VGA_Timing|line_counter [9]),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|always4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|always4~1 .lut_mask = 16'h2000;
defparam \inst|video_vga_controller_0|VGA_Timing|always4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y55_N26
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|early_vsync_pulse~1 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|early_vsync_pulse~1_combout  = (\inst|video_vga_controller_0|VGA_Timing|early_vsync_pulse~0_combout  & ((\inst|video_vga_controller_0|VGA_Timing|always4~1_combout  & 
// ((!\inst|video_vga_controller_0|VGA_Timing|line_counter [2]))) # (!\inst|video_vga_controller_0|VGA_Timing|always4~1_combout  & (\inst|video_vga_controller_0|VGA_Timing|early_vsync_pulse~q )))) # 
// (!\inst|video_vga_controller_0|VGA_Timing|early_vsync_pulse~0_combout  & (((\inst|video_vga_controller_0|VGA_Timing|early_vsync_pulse~q ))))

	.dataa(\inst|video_vga_controller_0|VGA_Timing|early_vsync_pulse~0_combout ),
	.datab(\inst|video_vga_controller_0|VGA_Timing|always4~1_combout ),
	.datac(\inst|video_vga_controller_0|VGA_Timing|early_vsync_pulse~q ),
	.datad(\inst|video_vga_controller_0|VGA_Timing|line_counter [2]),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|early_vsync_pulse~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|early_vsync_pulse~1 .lut_mask = 16'h70F8;
defparam \inst|video_vga_controller_0|VGA_Timing|early_vsync_pulse~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y55_N27
dffeas \inst|video_vga_controller_0|VGA_Timing|early_vsync_pulse (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|early_vsync_pulse~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|early_vsync_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|early_vsync_pulse .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|early_vsync_pulse .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y55_N22
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|vsync_pulse~0 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|vsync_pulse~0_combout  = (\inst|video_vga_controller_0|VGA_Timing|early_vsync_pulse~q  & \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|video_vga_controller_0|VGA_Timing|early_vsync_pulse~q ),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|vsync_pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|vsync_pulse~0 .lut_mask = 16'hF000;
defparam \inst|video_vga_controller_0|VGA_Timing|vsync_pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y55_N23
dffeas \inst|video_vga_controller_0|VGA_Timing|vsync_pulse (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|vsync_pulse~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|vsync_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|vsync_pulse .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|vsync_pulse .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y55_N10
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|vga_v_sync~0 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|vga_v_sync~0_combout  = (!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ) # (!\inst|video_vga_controller_0|VGA_Timing|vsync_pulse~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|video_vga_controller_0|VGA_Timing|vsync_pulse~q ),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|vga_v_sync~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|vga_v_sync~0 .lut_mask = 16'h0FFF;
defparam \inst|video_vga_controller_0|VGA_Timing|vga_v_sync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y55_N11
dffeas \inst|video_vga_controller_0|VGA_Timing|vga_v_sync (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|vga_v_sync~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|vga_v_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|vga_v_sync .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|vga_v_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y55_N6
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_VS~feeder (
// Equation(s):
// \inst|video_vga_controller_0|VGA_VS~feeder_combout  = \inst|video_vga_controller_0|VGA_Timing|vga_v_sync~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|video_vga_controller_0|VGA_Timing|vga_v_sync~q ),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_VS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_VS~feeder .lut_mask = 16'hFF00;
defparam \inst|video_vga_controller_0|VGA_VS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y55_N7
dffeas \inst|video_vga_controller_0|VGA_VS (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_VS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_VS .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y55_N4
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|Equal3~2 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|Equal3~2_combout  = (\inst|video_vga_controller_0|VGA_Timing|Equal3~1_combout ) # (((\inst|video_vga_controller_0|VGA_Timing|Equal3~0_combout ) # (\inst|video_vga_controller_0|VGA_Timing|line_counter [9])) # 
// (!\inst|video_vga_controller_0|VGA_Timing|line_counter [10]))

	.dataa(\inst|video_vga_controller_0|VGA_Timing|Equal3~1_combout ),
	.datab(\inst|video_vga_controller_0|VGA_Timing|line_counter [10]),
	.datac(\inst|video_vga_controller_0|VGA_Timing|Equal3~0_combout ),
	.datad(\inst|video_vga_controller_0|VGA_Timing|line_counter [9]),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|Equal3~2 .lut_mask = 16'hFFFB;
defparam \inst|video_vga_controller_0|VGA_Timing|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y55_N2
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~0 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~0_combout  = (\inst|video_vga_controller_0|VGA_Timing|line_counter [5] & (\inst|video_vga_controller_0|VGA_Timing|line_counter [2] & (\inst|video_vga_controller_0|VGA_Timing|line_counter [9] & 
// \inst|video_vga_controller_0|VGA_Timing|line_counter [3])))

	.dataa(\inst|video_vga_controller_0|VGA_Timing|line_counter [5]),
	.datab(\inst|video_vga_controller_0|VGA_Timing|line_counter [2]),
	.datac(\inst|video_vga_controller_0|VGA_Timing|line_counter [9]),
	.datad(\inst|video_vga_controller_0|VGA_Timing|line_counter [3]),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~0 .lut_mask = 16'h8000;
defparam \inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y55_N6
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~1 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~1_combout  = (\inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~0_combout  & (!\inst|video_vga_controller_0|VGA_Timing|line_counter [10] & 
// (\inst|video_vga_controller_0|VGA_Timing|always4~0_combout  & !\inst|video_vga_controller_0|VGA_Timing|line_counter [6])))

	.dataa(\inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~0_combout ),
	.datab(\inst|video_vga_controller_0|VGA_Timing|line_counter [10]),
	.datac(\inst|video_vga_controller_0|VGA_Timing|always4~0_combout ),
	.datad(\inst|video_vga_controller_0|VGA_Timing|line_counter [6]),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~1 .lut_mask = 16'h0020;
defparam \inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y56_N12
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~2 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~2_combout  = (\inst|video_vga_controller_0|VGA_Timing|Equal4~1_combout  & ((\inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~1_combout ) # 
// ((\inst|video_vga_controller_0|VGA_Timing|Equal3~2_combout  & \inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~q )))) # (!\inst|video_vga_controller_0|VGA_Timing|Equal4~1_combout  & (((\inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~q ))))

	.dataa(\inst|video_vga_controller_0|VGA_Timing|Equal3~2_combout ),
	.datab(\inst|video_vga_controller_0|VGA_Timing|Equal4~1_combout ),
	.datac(\inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~q ),
	.datad(\inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~1_combout ),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~2 .lut_mask = 16'hFCB0;
defparam \inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y56_N13
dffeas \inst|video_vga_controller_0|VGA_Timing|vblanking_pulse (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|vblanking_pulse .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|vblanking_pulse .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y55_N30
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|Equal2~3 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|Equal2~3_combout  = (\inst|video_vga_controller_0|VGA_Timing|pixel_counter [5] & !\inst|video_vga_controller_0|VGA_Timing|pixel_counter [8])

	.dataa(gnd),
	.datab(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [5]),
	.datac(gnd),
	.datad(\inst|video_vga_controller_0|VGA_Timing|pixel_counter [8]),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|Equal2~3 .lut_mask = 16'h00CC;
defparam \inst|video_vga_controller_0|VGA_Timing|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y56_N10
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|hblanking_pulse~0 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|hblanking_pulse~0_combout  = (\inst|video_vga_controller_0|VGA_Timing|Equal2~3_combout  & ((\inst|video_vga_controller_0|VGA_Timing|Equal2~2_combout ) # ((!\inst|video_vga_controller_0|VGA_Timing|Equal4~1_combout  & 
// \inst|video_vga_controller_0|VGA_Timing|hblanking_pulse~q )))) # (!\inst|video_vga_controller_0|VGA_Timing|Equal2~3_combout  & (!\inst|video_vga_controller_0|VGA_Timing|Equal4~1_combout  & (\inst|video_vga_controller_0|VGA_Timing|hblanking_pulse~q )))

	.dataa(\inst|video_vga_controller_0|VGA_Timing|Equal2~3_combout ),
	.datab(\inst|video_vga_controller_0|VGA_Timing|Equal4~1_combout ),
	.datac(\inst|video_vga_controller_0|VGA_Timing|hblanking_pulse~q ),
	.datad(\inst|video_vga_controller_0|VGA_Timing|Equal2~2_combout ),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|hblanking_pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|hblanking_pulse~0 .lut_mask = 16'hBA30;
defparam \inst|video_vga_controller_0|VGA_Timing|hblanking_pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y56_N11
dffeas \inst|video_vga_controller_0|VGA_Timing|hblanking_pulse (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|hblanking_pulse~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|hblanking_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|hblanking_pulse .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|hblanking_pulse .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y56_N24
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|blanking_pulse~0 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|blanking_pulse~0_combout  = (\inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~q ) # (\inst|video_vga_controller_0|VGA_Timing|hblanking_pulse~q )

	.dataa(\inst|video_vga_controller_0|VGA_Timing|vblanking_pulse~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|video_vga_controller_0|VGA_Timing|hblanking_pulse~q ),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|blanking_pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|blanking_pulse~0 .lut_mask = 16'hFFAA;
defparam \inst|video_vga_controller_0|VGA_Timing|blanking_pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y56_N25
dffeas \inst|video_vga_controller_0|VGA_Timing|blanking_pulse (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|blanking_pulse~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|blanking_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|blanking_pulse .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|blanking_pulse .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y56_N30
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_Timing|vga_blank~0 (
// Equation(s):
// \inst|video_vga_controller_0|VGA_Timing|vga_blank~0_combout  = (!\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ) # (!\inst|video_vga_controller_0|VGA_Timing|blanking_pulse~q )

	.dataa(gnd),
	.datab(\inst|video_vga_controller_0|VGA_Timing|blanking_pulse~q ),
	.datac(gnd),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_Timing|vga_blank~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|vga_blank~0 .lut_mask = 16'h33FF;
defparam \inst|video_vga_controller_0|VGA_Timing|vga_blank~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y56_N31
dffeas \inst|video_vga_controller_0|VGA_Timing|vga_blank (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_Timing|vga_blank~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_Timing|vga_blank~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_Timing|vga_blank .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_Timing|vga_blank .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X104_Y56_N0
cycloneiv_lcell_comb \inst|video_vga_controller_0|VGA_BLANK~feeder (
// Equation(s):
// \inst|video_vga_controller_0|VGA_BLANK~feeder_combout  = \inst|video_vga_controller_0|VGA_Timing|vga_blank~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|video_vga_controller_0|VGA_Timing|vga_blank~q ),
	.cin(gnd),
	.combout(\inst|video_vga_controller_0|VGA_BLANK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_BLANK~feeder .lut_mask = 16'hFF00;
defparam \inst|video_vga_controller_0|VGA_BLANK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X104_Y56_N1
dffeas \inst|video_vga_controller_0|VGA_BLANK (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|video_vga_controller_0|VGA_BLANK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|video_vga_controller_0|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|video_vga_controller_0|VGA_BLANK .is_wysiwyg = "true";
defparam \inst|video_vga_controller_0|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y57_N8
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|new_clk~0 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|new_clk~0_combout  = (\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [11] & 
// \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|clk_counter [11]),
	.datad(\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|new_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|new_clk~0 .lut_mask = 16'hF000;
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|new_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y57_N9
dffeas \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|new_clk (
	.clk(\inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|new_clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|new_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|new_clk .is_wysiwyg = "true";
defparam \inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|new_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y57_N8
cycloneiv_lcell_comb \inst|camera_config|Serial_Bus_Controller|serial_clk~0 (
// Equation(s):
// \inst|camera_config|Serial_Bus_Controller|serial_clk~0_combout  = (\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|new_clk~q ) # (!\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE~q )

	.dataa(gnd),
	.datab(\inst|camera_config|Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE~q ),
	.datac(gnd),
	.datad(\inst|camera_config|Serial_Bus_Controller|Serial_Config_Clock_Generator|new_clk~q ),
	.cin(gnd),
	.combout(\inst|camera_config|Serial_Bus_Controller|serial_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|camera_config|Serial_Bus_Controller|serial_clk~0 .lut_mask = 16'hFF33;
defparam \inst|camera_config|Serial_Bus_Controller|serial_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X108_Y91_N1
cycloneiv_io_ibuf \LINE_VALID~input (
	.i(LINE_VALID),
	.ibar(gnd),
	.o(\LINE_VALID~input_o ));
// synopsys translate_off
defparam \LINE_VALID~input .bus_hold = "false";
defparam \LINE_VALID~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X92_Y91_N22
cycloneiv_io_ibuf \FRAME_VALID~input (
	.i(FRAME_VALID),
	.ibar(gnd),
	.o(\FRAME_VALID~input_o ));
// synopsys translate_off
defparam \FRAME_VALID~input .bus_hold = "false";
defparam \FRAME_VALID~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X99_Y91_N1
cycloneiv_io_ibuf \PIXEL_DATA[0]~input (
	.i(PIXEL_DATA[0]),
	.ibar(gnd),
	.o(\PIXEL_DATA[0]~input_o ));
// synopsys translate_off
defparam \PIXEL_DATA[0]~input .bus_hold = "false";
defparam \PIXEL_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y91_N8
cycloneiv_io_ibuf \PIXEL_DATA[1]~input (
	.i(PIXEL_DATA[1]),
	.ibar(gnd),
	.o(\PIXEL_DATA[1]~input_o ));
// synopsys translate_off
defparam \PIXEL_DATA[1]~input .bus_hold = "false";
defparam \PIXEL_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X92_Y91_N1
cycloneiv_io_ibuf \PIXEL_DATA[2]~input (
	.i(PIXEL_DATA[2]),
	.ibar(gnd),
	.o(\PIXEL_DATA[2]~input_o ));
// synopsys translate_off
defparam \PIXEL_DATA[2]~input .bus_hold = "false";
defparam \PIXEL_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X95_Y91_N15
cycloneiv_io_ibuf \PIXEL_DATA[3]~input (
	.i(PIXEL_DATA[3]),
	.ibar(gnd),
	.o(\PIXEL_DATA[3]~input_o ));
// synopsys translate_off
defparam \PIXEL_DATA[3]~input .bus_hold = "false";
defparam \PIXEL_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y91_N15
cycloneiv_io_ibuf \PIXEL_DATA[4]~input (
	.i(PIXEL_DATA[4]),
	.ibar(gnd),
	.o(\PIXEL_DATA[4]~input_o ));
// synopsys translate_off
defparam \PIXEL_DATA[4]~input .bus_hold = "false";
defparam \PIXEL_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y91_N15
cycloneiv_io_ibuf \PIXEL_CLK~input (
	.i(PIXEL_CLK),
	.ibar(gnd),
	.o(\PIXEL_CLK~input_o ));
// synopsys translate_off
defparam \PIXEL_CLK~input .bus_hold = "false";
defparam \PIXEL_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y91_N15
cycloneiv_io_ibuf \PIXEL_DATA[11]~input (
	.i(PIXEL_DATA[11]),
	.ibar(gnd),
	.o(\PIXEL_DATA[11]~input_o ));
// synopsys translate_off
defparam \PIXEL_DATA[11]~input .bus_hold = "false";
defparam \PIXEL_DATA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y91_N1
cycloneiv_io_ibuf \PIXEL_DATA[10]~input (
	.i(PIXEL_DATA[10]),
	.ibar(gnd),
	.o(\PIXEL_DATA[10]~input_o ));
// synopsys translate_off
defparam \PIXEL_DATA[10]~input .bus_hold = "false";
defparam \PIXEL_DATA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y91_N8
cycloneiv_io_ibuf \PIXEL_DATA[9]~input (
	.i(PIXEL_DATA[9]),
	.ibar(gnd),
	.o(\PIXEL_DATA[9]~input_o ));
// synopsys translate_off
defparam \PIXEL_DATA[9]~input .bus_hold = "false";
defparam \PIXEL_DATA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y91_N22
cycloneiv_io_ibuf \PIXEL_DATA[8]~input (
	.i(PIXEL_DATA[8]),
	.ibar(gnd),
	.o(\PIXEL_DATA[8]~input_o ));
// synopsys translate_off
defparam \PIXEL_DATA[8]~input .bus_hold = "false";
defparam \PIXEL_DATA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X92_Y91_N15
cycloneiv_io_ibuf \PIXEL_DATA[7]~input (
	.i(PIXEL_DATA[7]),
	.ibar(gnd),
	.o(\PIXEL_DATA[7]~input_o ));
// synopsys translate_off
defparam \PIXEL_DATA[7]~input .bus_hold = "false";
defparam \PIXEL_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y91_N15
cycloneiv_io_ibuf \PIXEL_DATA[6]~input (
	.i(PIXEL_DATA[6]),
	.ibar(gnd),
	.o(\PIXEL_DATA[6]~input_o ));
// synopsys translate_off
defparam \PIXEL_DATA[6]~input .bus_hold = "false";
defparam \PIXEL_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y91_N8
cycloneiv_io_ibuf \PIXEL_DATA[5]~input (
	.i(PIXEL_DATA[5]),
	.ibar(gnd),
	.o(\PIXEL_DATA[5]~input_o ));
// synopsys translate_off
defparam \PIXEL_DATA[5]~input .bus_hold = "false";
defparam \PIXEL_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
