  always @(posedge clk) begin
    case (y)
      3'b000: begin
        Y0 <= 3'b000;
        z <= 0;
      end
      3'b001: begin
        Y0 <= 3'b001;
        z <= 0;
      end
      3'b010: begin
        Y0 <= 3'b010;
        z <= 0;
      end
      3'b011: begin
        Y0 <= 3'b001;
        z <= 1;
      end
      3'b100: begin
        Y0 <= 3'b011;
        z <= 1;
      end
      default: begin
        Y0 <= 3'b000;
        z <= 0;
      end
    endcase
  end

endmodule