{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694463386968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694463386968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 11 22:16:26 2023 " "Processing started: Mon Sep 11 22:16:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694463386968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694463386968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fast_dac -c fast_dac " "Command: quartus_map --read_settings_files=on --write_settings_files=off fast_dac -c fast_dac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694463386969 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694463387277 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694463387277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fast_dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fast_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fast_dac-logic " "Found design unit 1: fast_dac-logic" {  } { { "fast_dac.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/fast_dac.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694463393816 ""} { "Info" "ISGN_ENTITY_NAME" "1 fast_dac " "Found entity 1: fast_dac" {  } { { "fast_dac.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/fast_dac.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694463393816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694463393816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip_core_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ip_core_pll-SYN " "Found design unit 1: ip_core_pll-SYN" {  } { { "IP_CORE_PLL.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_PLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694463393818 ""} { "Info" "ISGN_ENTITY_NAME" "1 IP_CORE_PLL " "Found entity 1: IP_CORE_PLL" {  } { { "IP_CORE_PLL.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694463393818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694463393818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_structure.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main_structure.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Main_structure " "Found entity 1: Main_structure" {  } { { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694463393819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694463393819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip_core_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ip_core_rom-SYN " "Found design unit 1: ip_core_rom-SYN" {  } { { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694463393820 ""} { "Info" "ISGN_ENTITY_NAME" "1 IP_CORE_ROM " "Found entity 1: IP_CORE_ROM" {  } { { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694463393820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694463393820 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main_structure " "Elaborating entity \"Main_structure\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694463394475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_CORE_PLL IP_CORE_PLL:inst " "Elaborating entity \"IP_CORE_PLL\" for hierarchy \"IP_CORE_PLL:inst\"" {  } { { "Main_structure.bdf" "inst" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 304 240 520 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694463394482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll IP_CORE_PLL:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"IP_CORE_PLL:inst\|altpll:altpll_component\"" {  } { { "IP_CORE_PLL.vhd" "altpll_component" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_PLL.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694463394506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_CORE_PLL:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"IP_CORE_PLL:inst\|altpll:altpll_component\"" {  } { { "IP_CORE_PLL.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_PLL.vhd" 143 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694463394507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_CORE_PLL:inst\|altpll:altpll_component " "Instantiated megafunction \"IP_CORE_PLL:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "charge_pump_current_bits 1 " "Parameter \"charge_pump_current_bits\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loop_filter_c_bits 0 " "Parameter \"loop_filter_c_bits\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loop_filter_r_bits 27 " "Parameter \"loop_filter_r_bits\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=IP_CORE_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=IP_CORE_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m 12 " "Parameter \"m\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_initial 1 " "Parameter \"m_initial\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_ph 0 " "Parameter \"m_ph\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n 1 " "Parameter \"n\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_post_scale 2 " "Parameter \"vco_post_scale\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_high 2 " "Parameter \"c0_high\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_initial 1 " "Parameter \"c0_initial\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_low 1 " "Parameter \"c0_low\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_mode odd " "Parameter \"c0_mode\" = \"odd\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_ph 0 " "Parameter \"c0_ph\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_counter c0 " "Parameter \"clk0_counter\" = \"c0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394507 ""}  } { { "IP_CORE_PLL.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_PLL.vhd" 143 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694463394507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip_core_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip_core_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_CORE_PLL_altpll " "Found entity 1: IP_CORE_PLL_altpll" {  } { { "db/ip_core_pll_altpll.v" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/ip_core_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694463394549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694463394549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_CORE_PLL_altpll IP_CORE_PLL:inst\|altpll:altpll_component\|IP_CORE_PLL_altpll:auto_generated " "Elaborating entity \"IP_CORE_PLL_altpll\" for hierarchy \"IP_CORE_PLL:inst\|altpll:altpll_component\|IP_CORE_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694463394550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fast_dac fast_dac:inst2 " "Elaborating entity \"fast_dac\" for hierarchy \"fast_dac:inst2\"" {  } { { "Main_structure.bdf" "inst2" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 632 840 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694463394552 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset fast_dac.vhd(20) " "VHDL Signal Declaration warning at fast_dac.vhd(20): used implicit default value for signal \"reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fast_dac.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/fast_dac.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1694463394553 "|Main_structure|fast_dac:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count fast_dac.vhd(22) " "Verilog HDL or VHDL warning at fast_dac.vhd(22): object \"count\" assigned a value but never read" {  } { { "fast_dac.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/fast_dac.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1694463394553 "|Main_structure|fast_dac:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "addres_sig fast_dac.vhd(27) " "VHDL Signal Declaration warning at fast_dac.vhd(27): used explicit default value for signal \"addres_sig\" because signal was never assigned a value" {  } { { "fast_dac.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/fast_dac.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1694463394553 "|Main_structure|fast_dac:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "max_count_sig fast_dac.vhd(28) " "VHDL Signal Declaration warning at fast_dac.vhd(28): used explicit default value for signal \"max_count_sig\" because signal was never assigned a value" {  } { { "fast_dac.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/fast_dac.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1694463394553 "|Main_structure|fast_dac:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "basic_step_sig fast_dac.vhd(29) " "VHDL Signal Declaration warning at fast_dac.vhd(29): used explicit default value for signal \"basic_step_sig\" because signal was never assigned a value" {  } { { "fast_dac.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/fast_dac.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1694463394553 "|Main_structure|fast_dac:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_CORE_ROM IP_CORE_ROM:inst1 " "Elaborating entity \"IP_CORE_ROM\" for hierarchy \"IP_CORE_ROM:inst1\"" {  } { { "Main_structure.bdf" "inst1" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694463394585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IP_CORE_ROM:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\"" {  } { { "IP_CORE_ROM.vhd" "altsyncram_component" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694463394611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\"" {  } { { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694463394624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sinwave_correct.hex " "Parameter \"init_file\" = \"sinwave_correct.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694463394624 ""}  } { { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694463394624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_amr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_amr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_amr3 " "Found entity 1: altsyncram_amr3" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694463394679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694463394679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_amr3 IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated " "Elaborating entity \"altsyncram_amr3\" for hierarchy \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694463394679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aj9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aj9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aj9 " "Found entity 1: decode_aj9" {  } { { "db/decode_aj9.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/decode_aj9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694463394720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694463394720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aj9 IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|decode_aj9:rden_decode " "Elaborating entity \"decode_aj9\" for hierarchy \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|decode_aj9:rden_decode\"" {  } { { "db/altsyncram_amr3.tdf" "rden_decode" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694463394720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_g3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_g3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_g3b " "Found entity 1: mux_g3b" {  } { { "db/mux_g3b.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/mux_g3b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694463394759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694463394759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_g3b IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|mux_g3b:mux2 " "Elaborating entity \"mux_g3b\" for hierarchy \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|mux_g3b:mux2\"" {  } { { "db/altsyncram_amr3.tdf" "mux2" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694463394759 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a16 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a17 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a18 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a19 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 480 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a20 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a21 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a22 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a23 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 572 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a24 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a25 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 618 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a26 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 641 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a27 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 664 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a28 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a29 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a30 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 733 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a31 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a32 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 779 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a33 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 802 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a34 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a35 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a36 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 871 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a37 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 894 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a38 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 917 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a39 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a40 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a41 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 986 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a42 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1009 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a43 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a44 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a45 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1078 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a46 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a47 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a48 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a49 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1170 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a50 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a51 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1216 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a52 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a53 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a54 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1285 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a55 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a56 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1331 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a57 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1354 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a58 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a59 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1400 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a60 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a61 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1446 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a62 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1469 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a63 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1492 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a64 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1515 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a65 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1538 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a66 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1561 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a67 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1584 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a68 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a69 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a70 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1653 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a71 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1676 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a72 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1699 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a73 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a74 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1745 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a75 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1768 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a76 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a77 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a78 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1837 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a79 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1860 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a80 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1883 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a81 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1906 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a82 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1929 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a83 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1952 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a84 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a85 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 1998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a86 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a87 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2044 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a88 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2067 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a89 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2090 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a90 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2113 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a91 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2136 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a92 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a93 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a94 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a95 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a96 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a97 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2274 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a98 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a99 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a100 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a101 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2366 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a102 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2389 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a103 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a104 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a105 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a106 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2481 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a107 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a108 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a109 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2550 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a110 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a111 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2596 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a112 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2619 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a113 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2642 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a114 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2665 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a115 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2688 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a116 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2711 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a117 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a118 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2757 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a119 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2780 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a120 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2803 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a121 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2826 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a122 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2849 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a123 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2872 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a124 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2895 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a125 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2918 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a126 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2941 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a127 " "Synthesized away node \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 2964 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1694463394829 "|Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1694463394829 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1694463394829 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "adres\[3\] GND " "Pin \"adres\[3\]\" is stuck at GND" {  } { { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 224 984 1160 240 "adres\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694463395164 "|Main_structure|adres[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adres\[2\] GND " "Pin \"adres\[2\]\" is stuck at GND" {  } { { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 224 984 1160 240 "adres\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694463395164 "|Main_structure|adres[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adres\[1\] GND " "Pin \"adres\[1\]\" is stuck at GND" {  } { { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 224 984 1160 240 "adres\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694463395164 "|Main_structure|adres[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adres\[0\] GND " "Pin \"adres\[0\]\" is stuck at GND" {  } { { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 224 984 1160 240 "adres\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694463395164 "|Main_structure|adres[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1694463395164 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1694463395210 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ALTSYNCRAM 12 " "Removed 12 MSB VCC or GND address nodes from RAM block \"IP_CORE_ROM:inst1\|altsyncram:altsyncram_component\|altsyncram_amr3:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_amr3.tdf" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "IP_CORE_ROM.vhd" "" { Text "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd" 60 0 0 } } { "Main_structure.bdf" "" { Schematic "C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf" { { 328 1072 1288 456 "inst1" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694463395469 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694463395620 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694463395620 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694463395652 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694463395652 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694463395652 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1694463395652 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1694463395652 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694463395652 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 125 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694463395676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 11 22:16:35 2023 " "Processing ended: Mon Sep 11 22:16:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694463395676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694463395676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694463395676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694463395676 ""}
