{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702240211847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702240211847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 23:30:11 2023 " "Processing started: Sun Dec 10 23:30:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702240211847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702240211847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 200104004005_AbdullahEnes_Patir -c 200104004005_AbdullahEnes_Patir " "Command: quartus_map --read_settings_files=on --write_settings_files=off 200104004005_AbdullahEnes_Patir -c 200104004005_AbdullahEnes_Patir" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702240211847 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702240212546 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702240212546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/adder_32.v 4 4 " "Found 4 design units, including 4 entities, in source file files/adder_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32 " "Found entity 1: adder_32" {  } { { "files/adder_32.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702240222637 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_4 " "Found entity 2: adder_4" {  } { { "files/adder_32.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702240222637 ""} { "Info" "ISGN_ENTITY_NAME" "3 or_4input " "Found entity 3: or_4input" {  } { { "files/adder_32.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702240222637 ""} { "Info" "ISGN_ENTITY_NAME" "4 and_4input " "Found entity 4: and_4input" {  } { { "files/adder_32.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702240222637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702240222637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/sub_32.v 2 2 " "Found 2 design units, including 2 entities, in source file files/sub_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_32 " "Found entity 1: sub_32" {  } { { "files/sub_32.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/sub_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702240222639 ""} { "Info" "ISGN_ENTITY_NAME" "2 not_32 " "Found entity 2: not_32" {  } { { "files/sub_32.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/sub_32.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702240222639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702240222639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/and_32.v 1 1 " "Found 1 design units, including 1 entities, in source file files/and_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32 " "Found entity 1: and_32" {  } { { "files/and_32.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/and_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702240222643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702240222643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/or_32.v 1 1 " "Found 1 design units, including 1 entities, in source file files/or_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32 " "Found entity 1: or_32" {  } { { "files/or_32.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/or_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702240222646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702240222646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/xor_32.v 1 1 " "Found 1 design units, including 1 entities, in source file files/xor_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32 " "Found entity 1: xor_32" {  } { { "files/xor_32.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/xor_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702240222649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702240222649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux_8x1.v 3 3 " "Found 3 design units, including 3 entities, in source file files/mux_8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1 " "Found entity 1: mux_8x1" {  } { { "files/mux_8x1.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/mux_8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702240222653 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2x1 " "Found entity 2: mux_2x1" {  } { { "files/mux_8x1.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/mux_8x1.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702240222653 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_2x1_1bit " "Found entity 3: mux_2x1_1bit" {  } { { "files/mux_8x1.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/mux_8x1.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702240222653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702240222653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/nor_32.v 1 1 " "Found 1 design units, including 1 entities, in source file files/nor_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_32 " "Found entity 1: nor_32" {  } { { "files/nor_32.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/nor_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702240222656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702240222656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mod_32.v 1 1 " "Found 1 design units, including 1 entities, in source file files/mod_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_32 " "Found entity 1: mod_32" {  } { { "files/mod_32.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/mod_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702240222659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702240222659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/slt_32.v 1 1 " "Found 1 design units, including 1 entities, in source file files/slt_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 slt_32 " "Found entity 1: slt_32" {  } { { "files/slt_32.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/slt_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702240222662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702240222662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file files/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "files/testbench.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702240222665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702240222665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/alu_32.v 1 1 " "Found 1 design units, including 1 entities, in source file files/alu_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_32 " "Found entity 1: alu_32" {  } { { "files/alu_32.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/alu_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702240222667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702240222667 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1 adder_32.v(46) " "Verilog HDL Implicit Net warning at adder_32.v(46): created implicit net for \"a1\"" {  } { { "files/adder_32.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702240222668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a2 adder_32.v(49) " "Verilog HDL Implicit Net warning at adder_32.v(49): created implicit net for \"a2\"" {  } { { "files/adder_32.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702240222668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a3 adder_32.v(50) " "Verilog HDL Implicit Net warning at adder_32.v(50): created implicit net for \"a3\"" {  } { { "files/adder_32.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702240222668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a4 adder_32.v(54) " "Verilog HDL Implicit Net warning at adder_32.v(54): created implicit net for \"a4\"" {  } { { "files/adder_32.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702240222668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a5 adder_32.v(55) " "Verilog HDL Implicit Net warning at adder_32.v(55): created implicit net for \"a5\"" {  } { { "files/adder_32.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702240222668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a6 adder_32.v(56) " "Verilog HDL Implicit Net warning at adder_32.v(56): created implicit net for \"a6\"" {  } { { "files/adder_32.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702240222668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a7 adder_32.v(60) " "Verilog HDL Implicit Net warning at adder_32.v(60): created implicit net for \"a7\"" {  } { { "files/adder_32.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702240222668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a8 adder_32.v(61) " "Verilog HDL Implicit Net warning at adder_32.v(61): created implicit net for \"a8\"" {  } { { "files/adder_32.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702240222668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a9 adder_32.v(62) " "Verilog HDL Implicit Net warning at adder_32.v(62): created implicit net for \"a9\"" {  } { { "files/adder_32.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702240222668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a10 adder_32.v(63) " "Verilog HDL Implicit Net warning at adder_32.v(63): created implicit net for \"a10\"" {  } { { "files/adder_32.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702240222668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a11 adder_32.v(64) " "Verilog HDL Implicit Net warning at adder_32.v(64): created implicit net for \"a11\"" {  } { { "files/adder_32.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702240222668 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a12 adder_32.v(65) " "Verilog HDL Implicit Net warning at adder_32.v(65): created implicit net for \"a12\"" {  } { { "files/adder_32.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702240222668 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_32 " "Elaborating entity \"alu_32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702240222721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_32 sub_32:subx " "Elaborating entity \"sub_32\" for hierarchy \"sub_32:subx\"" {  } { { "files/alu_32.v" "subx" { Text "C:/Users/abdul/OneDrive/HW2/files/alu_32.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702240222725 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CnMinus1 sub_32.v(6) " "Output port \"CnMinus1\" at sub_32.v(6) has no driver" {  } { { "files/sub_32.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/sub_32.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702240222726 "|alu_32|sub_32:subx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_32 sub_32:subx\|not_32:notx " "Elaborating entity \"not_32\" for hierarchy \"sub_32:subx\|not_32:notx\"" {  } { { "files/sub_32.v" "notx" { Text "C:/Users/abdul/OneDrive/HW2/files/sub_32.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702240222727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32 sub_32:subx\|adder_32:adderx " "Elaborating entity \"adder_32\" for hierarchy \"sub_32:subx\|adder_32:adderx\"" {  } { { "files/sub_32.v" "adderx" { Text "C:/Users/abdul/OneDrive/HW2/files/sub_32.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702240222728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4 sub_32:subx\|adder_32:adderx\|adder_4:cla1 " "Elaborating entity \"adder_4\" for hierarchy \"sub_32:subx\|adder_32:adderx\|adder_4:cla1\"" {  } { { "files/adder_32.v" "cla1" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702240222730 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 adder_32.v(44) " "Verilog HDL warning at adder_32.v(44): actual bit length 32 differs from formal bit length 1" {  } { { "files/adder_32.v" "" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702240222731 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_4input sub_32:subx\|adder_32:adderx\|adder_4:cla1\|and_4input:and_3 " "Elaborating entity \"and_4input\" for hierarchy \"sub_32:subx\|adder_32:adderx\|adder_4:cla1\|and_4input:and_3\"" {  } { { "files/adder_32.v" "and_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702240222732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_4input sub_32:subx\|adder_32:adderx\|adder_4:cla1\|or_4input:or_3 " "Elaborating entity \"or_4input\" for hierarchy \"sub_32:subx\|adder_32:adderx\|adder_4:cla1\|or_4input:or_3\"" {  } { { "files/adder_32.v" "or_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702240222733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32 and_32:andx " "Elaborating entity \"and_32\" for hierarchy \"and_32:andx\"" {  } { { "files/alu_32.v" "andx" { Text "C:/Users/abdul/OneDrive/HW2/files/alu_32.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702240222765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_32 nor_32:norx " "Elaborating entity \"nor_32\" for hierarchy \"nor_32:norx\"" {  } { { "files/alu_32.v" "norx" { Text "C:/Users/abdul/OneDrive/HW2/files/alu_32.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702240222795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_32 mod_32:modx " "Elaborating entity \"mod_32\" for hierarchy \"mod_32:modx\"" {  } { { "files/alu_32.v" "modx" { Text "C:/Users/abdul/OneDrive/HW2/files/alu_32.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702240222797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32 or_32:orx " "Elaborating entity \"or_32\" for hierarchy \"or_32:orx\"" {  } { { "files/alu_32.v" "orx" { Text "C:/Users/abdul/OneDrive/HW2/files/alu_32.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702240222800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32 xor_32:xorx " "Elaborating entity \"xor_32\" for hierarchy \"xor_32:xorx\"" {  } { { "files/alu_32.v" "xorx" { Text "C:/Users/abdul/OneDrive/HW2/files/alu_32.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702240222802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt_32 slt_32:sltx " "Elaborating entity \"slt_32\" for hierarchy \"slt_32:sltx\"" {  } { { "files/alu_32.v" "sltx" { Text "C:/Users/abdul/OneDrive/HW2/files/alu_32.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702240222804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8x1 mux_8x1:mux " "Elaborating entity \"mux_8x1\" for hierarchy \"mux_8x1:mux\"" {  } { { "files/alu_32.v" "mux" { Text "C:/Users/abdul/OneDrive/HW2/files/alu_32.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702240222838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 mux_8x1:mux\|mux_2x1:mux1 " "Elaborating entity \"mux_2x1\" for hierarchy \"mux_8x1:mux\|mux_2x1:mux1\"" {  } { { "files/mux_8x1.v" "mux1" { Text "C:/Users/abdul/OneDrive/HW2/files/mux_8x1.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702240222861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_1bit mux_8x1:mux\|mux_2x1:mux1\|mux_2x1_1bit:mux1 " "Elaborating entity \"mux_2x1_1bit\" for hierarchy \"mux_8x1:mux\|mux_2x1:mux1\|mux_2x1_1bit:mux1\"" {  } { { "files/mux_8x1.v" "mux1" { Text "C:/Users/abdul/OneDrive/HW2/files/mux_8x1.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702240222870 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_9" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 61 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223034 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_5" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223034 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 or_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"or_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "or_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 51 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223034 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|or_4input:or_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223035 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_9" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 61 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223035 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_5" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223035 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 or_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"or_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "or_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 51 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223035 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|or_4input:or_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223036 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_9" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 61 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223036 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_5" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223036 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 or_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"or_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "or_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 51 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223036 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|or_4input:or_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223036 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_9" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 61 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223037 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_5" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223037 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 or_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"or_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "or_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 51 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223037 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|or_4input:or_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223037 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_9" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 61 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223038 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_5" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223038 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 or_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"or_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "or_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 51 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223038 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|or_4input:or_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223038 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_9" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 61 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223039 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_5" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223039 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 or_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"or_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "or_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 51 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223039 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|or_4input:or_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223039 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_9" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 61 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223040 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_5" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223040 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 or_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"or_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "or_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 51 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223040 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|or_4input:or_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223040 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_9" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 61 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223040 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_5" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223040 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 or_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"or_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "or_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 51 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223042 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|or_4input:or_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223042 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_9" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 61 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223045 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_5" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223046 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 or_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"or_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "or_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 51 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223046 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|or_4input:or_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223046 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_9" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 61 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223046 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_5" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223047 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 or_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"or_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "or_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 51 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223047 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|or_4input:or_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223047 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_9" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 61 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223047 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_5" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223048 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 or_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"or_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "or_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 51 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223048 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|or_4input:or_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223048 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_9" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 61 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223048 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_5" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223048 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 or_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"or_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "or_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 51 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223049 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|or_4input:or_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223049 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_9" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 61 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223049 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_5" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223049 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 or_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"or_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "or_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 51 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223049 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|or_4input:or_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223050 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_9" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 61 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223050 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_5" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223050 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 or_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"or_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "or_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 51 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223050 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|or_4input:or_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223050 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_9" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 61 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223050 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_5" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223051 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 or_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"or_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "or_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 51 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223051 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|or_4input:or_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223051 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_9" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 61 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223051 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_5" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223051 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 or_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"or_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "or_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 51 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223052 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|or_4input:or_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223052 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_9" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 61 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223053 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_5" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223054 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 or_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"or_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "or_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 51 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223054 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|or_4input:or_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223054 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_9" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 61 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223054 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_5" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223055 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 or_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"or_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "or_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 51 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223055 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|or_4input:or_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223055 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_9" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 61 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223056 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_5" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223056 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 or_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"or_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "or_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 51 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223056 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|or_4input:or_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223056 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_9" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 61 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223057 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_5" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223057 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 or_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"or_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "or_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 51 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223057 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|or_4input:or_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223057 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_9" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 61 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223058 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_5" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223058 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 or_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"or_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "or_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 51 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223058 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|or_4input:or_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223058 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_9" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 61 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223059 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_5" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223059 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 or_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"or_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "or_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 51 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223059 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|or_4input:or_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223059 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_9 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_9" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 61 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223060 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_5 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_5" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223060 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 or_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"or_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "or_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 51 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223060 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|or_4input:or_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 and_3 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"and_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "files/adder_32.v" "and_3" { Text "C:/Users/abdul/OneDrive/HW2/files/adder_32.v" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702240223060 "|alu_32|sub_32:subx|adder_32:adderx|adder_4:cla1|and_4input:and_3"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702240224022 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702240224609 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702240225449 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702240225449 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "419 " "Implemented 419 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702240225530 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702240225530 ""} { "Info" "ICUT_CUT_TM_LCELLS" "318 " "Implemented 318 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702240225530 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702240225530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702240225560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 23:30:25 2023 " "Processing ended: Sun Dec 10 23:30:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702240225560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702240225560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702240225560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702240225560 ""}
