{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 02 13:21:48 2014 " "Info: Processing started: Mon Jun 02 13:21:48 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab4_de1 -c lab4_de1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab4_de1 -c lab4_de1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[7\] " "Info: Assuming node \"SW\[7\]\" is an undefined clock" {  } { { "lab4_de1.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/lab4_de1.v" 93 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[3\] " "Info: Assuming node \"SW\[3\]\" is an undefined clock" {  } { { "lab4_de1.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/lab4_de1.v" 93 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "lab4_de1.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/lab4_de1.v" 88 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock_divider:clk1Hzfrom50MHz\|clk_o " "Info: Detected ripple clock \"clock_divider:clk1Hzfrom50MHz\|clk_o\" as buffer" {  } { { "clock_divider.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/clock_divider.v" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_divider:clk1Hzfrom50MHz\|clk_o" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~0 " "Info: Detected gated clock \"comb~0\" as buffer" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[7\] memory tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg register tc140l:tiny_cpu\|register_A\[14\] 102.99 MHz 9.71 ns Internal " "Info: Clock \"SW\[7\]\" has Internal fmax of 102.99 MHz between source memory \"tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg\" and destination register \"tc140l:tiny_cpu\|register_A\[14\]\" (period= 9.71 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.435 ns + Longest memory register " "Info: + Longest memory to register delay is 9.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X17_Y15 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y15; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[0\] 2 MEM M4K_X17_Y15 6 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y15; Fanout = 6; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/db/altsyncram_kus.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.178 ns) 4.682 ns tc140l:tiny_cpu\|Add0~1 3 COMB LCCOMB_X21_Y15_N8 2 " "Info: 3: + IC(1.127 ns) + CELL(0.178 ns) = 4.682 ns; Loc. = LCCOMB_X21_Y15_N8; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~1 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.495 ns) 5.478 ns tc140l:tiny_cpu\|Add0~6 4 COMB LCCOMB_X21_Y15_N18 2 " "Info: 4: + IC(0.301 ns) + CELL(0.495 ns) = 5.478 ns; Loc. = LCCOMB_X21_Y15_N18; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.796 ns" { tc140l:tiny_cpu|Add0~1 tc140l:tiny_cpu|Add0~6 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.558 ns tc140l:tiny_cpu\|Add0~17 5 COMB LCCOMB_X21_Y15_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.558 ns; Loc. = LCCOMB_X21_Y15_N20; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~6 tc140l:tiny_cpu|Add0~17 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.638 ns tc140l:tiny_cpu\|Add0~21 6 COMB LCCOMB_X21_Y15_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.638 ns; Loc. = LCCOMB_X21_Y15_N22; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Add0~21 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.718 ns tc140l:tiny_cpu\|Add0~25 7 COMB LCCOMB_X21_Y15_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 5.718 ns; Loc. = LCCOMB_X21_Y15_N24; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~21 tc140l:tiny_cpu|Add0~25 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.798 ns tc140l:tiny_cpu\|Add0~29 8 COMB LCCOMB_X21_Y15_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.798 ns; Loc. = LCCOMB_X21_Y15_N26; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~25 tc140l:tiny_cpu|Add0~29 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.878 ns tc140l:tiny_cpu\|Add0~33 9 COMB LCCOMB_X21_Y15_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.878 ns; Loc. = LCCOMB_X21_Y15_N28; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~29 tc140l:tiny_cpu|Add0~33 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 6.039 ns tc140l:tiny_cpu\|Add0~37 10 COMB LCCOMB_X21_Y15_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.161 ns) = 6.039 ns; Loc. = LCCOMB_X21_Y15_N30; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { tc140l:tiny_cpu|Add0~33 tc140l:tiny_cpu|Add0~37 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.119 ns tc140l:tiny_cpu\|Add0~41 11 COMB LCCOMB_X21_Y14_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 6.119 ns; Loc. = LCCOMB_X21_Y14_N0; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~37 tc140l:tiny_cpu|Add0~41 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.199 ns tc140l:tiny_cpu\|Add0~44 12 COMB LCCOMB_X21_Y14_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 6.199 ns; Loc. = LCCOMB_X21_Y14_N2; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~44'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~41 tc140l:tiny_cpu|Add0~44 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.279 ns tc140l:tiny_cpu\|Add0~47 13 COMB LCCOMB_X21_Y14_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 6.279 ns; Loc. = LCCOMB_X21_Y14_N4; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~44 tc140l:tiny_cpu|Add0~47 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.359 ns tc140l:tiny_cpu\|Add0~50 14 COMB LCCOMB_X21_Y14_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 6.359 ns; Loc. = LCCOMB_X21_Y14_N6; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~47 tc140l:tiny_cpu|Add0~50 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.439 ns tc140l:tiny_cpu\|Add0~53 15 COMB LCCOMB_X21_Y14_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 6.439 ns; Loc. = LCCOMB_X21_Y14_N8; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~50 tc140l:tiny_cpu|Add0~53 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.519 ns tc140l:tiny_cpu\|Add0~56 16 COMB LCCOMB_X21_Y14_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 6.519 ns; Loc. = LCCOMB_X21_Y14_N10; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~56'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~53 tc140l:tiny_cpu|Add0~56 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.599 ns tc140l:tiny_cpu\|Add0~59 17 COMB LCCOMB_X21_Y14_N12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 6.599 ns; Loc. = LCCOMB_X21_Y14_N12; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~59'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~56 tc140l:tiny_cpu|Add0~59 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.057 ns tc140l:tiny_cpu\|Add0~61 18 COMB LCCOMB_X21_Y14_N14 1 " "Info: 18: + IC(0.000 ns) + CELL(0.458 ns) = 7.057 ns; Loc. = LCCOMB_X21_Y14_N14; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Add0~61'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { tc140l:tiny_cpu|Add0~59 tc140l:tiny_cpu|Add0~61 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.322 ns) 7.673 ns tc140l:tiny_cpu\|Mux1~3 19 COMB LCCOMB_X21_Y14_N24 1 " "Info: 19: + IC(0.294 ns) + CELL(0.322 ns) = 7.673 ns; Loc. = LCCOMB_X21_Y14_N24; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { tc140l:tiny_cpu|Add0~61 tc140l:tiny_cpu|Mux1~3 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.319 ns) 8.868 ns tc140l:tiny_cpu\|Mux1~4 20 COMB LCCOMB_X20_Y16_N0 1 " "Info: 20: + IC(0.876 ns) + CELL(0.319 ns) = 8.868 ns; Loc. = LCCOMB_X20_Y16_N0; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux1~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { tc140l:tiny_cpu|Mux1~3 tc140l:tiny_cpu|Mux1~4 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 9.339 ns tc140l:tiny_cpu\|Mux1~6 21 COMB LCCOMB_X20_Y16_N16 1 " "Info: 21: + IC(0.293 ns) + CELL(0.178 ns) = 9.339 ns; Loc. = LCCOMB_X20_Y16_N16; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux1~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { tc140l:tiny_cpu|Mux1~4 tc140l:tiny_cpu|Mux1~6 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.435 ns tc140l:tiny_cpu\|register_A\[14\] 22 REG LCFF_X20_Y16_N17 11 " "Info: 22: + IC(0.000 ns) + CELL(0.096 ns) = 9.435 ns; Loc. = LCFF_X20_Y16_N17; Fanout = 11; REG Node = 'tc140l:tiny_cpu\|register_A\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { tc140l:tiny_cpu|Mux1~6 tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.544 ns ( 69.36 % ) " "Info: Total cell delay = 6.544 ns ( 69.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.891 ns ( 30.64 % ) " "Info: Total interconnect delay = 2.891 ns ( 30.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.435 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~1 tc140l:tiny_cpu|Add0~6 tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Add0~21 tc140l:tiny_cpu|Add0~25 tc140l:tiny_cpu|Add0~29 tc140l:tiny_cpu|Add0~33 tc140l:tiny_cpu|Add0~37 tc140l:tiny_cpu|Add0~41 tc140l:tiny_cpu|Add0~44 tc140l:tiny_cpu|Add0~47 tc140l:tiny_cpu|Add0~50 tc140l:tiny_cpu|Add0~53 tc140l:tiny_cpu|Add0~56 tc140l:tiny_cpu|Add0~59 tc140l:tiny_cpu|Add0~61 tc140l:tiny_cpu|Mux1~3 tc140l:tiny_cpu|Mux1~4 tc140l:tiny_cpu|Mux1~6 tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.435 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] {} tc140l:tiny_cpu|Add0~1 {} tc140l:tiny_cpu|Add0~6 {} tc140l:tiny_cpu|Add0~17 {} tc140l:tiny_cpu|Add0~21 {} tc140l:tiny_cpu|Add0~25 {} tc140l:tiny_cpu|Add0~29 {} tc140l:tiny_cpu|Add0~33 {} tc140l:tiny_cpu|Add0~37 {} tc140l:tiny_cpu|Add0~41 {} tc140l:tiny_cpu|Add0~44 {} tc140l:tiny_cpu|Add0~47 {} tc140l:tiny_cpu|Add0~50 {} tc140l:tiny_cpu|Add0~53 {} tc140l:tiny_cpu|Add0~56 {} tc140l:tiny_cpu|Add0~59 {} tc140l:tiny_cpu|Add0~61 {} tc140l:tiny_cpu|Mux1~3 {} tc140l:tiny_cpu|Mux1~4 {} tc140l:tiny_cpu|Mux1~6 {} tc140l:tiny_cpu|register_A[14] {} } { 0.000ns 0.000ns 1.127ns 0.301ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.294ns 0.876ns 0.293ns 0.000ns } { 0.000ns 3.377ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.319ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.079 ns - Smallest " "Info: - Smallest clock skew is -0.079 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[7\] destination 5.349 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[7\]\" to destination register is 5.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[7\] 1 CLK PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'SW\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.734 ns) + CELL(0.178 ns) 2.938 ns comb~0 2 COMB LCCOMB_X26_Y2_N8 1 " "Info: 2: + IC(1.734 ns) + CELL(0.178 ns) = 2.938 ns; Loc. = LCCOMB_X26_Y2_N8; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { SW[7] comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.000 ns) 3.773 ns comb~0clkctrl 3 COMB CLKCTRL_G14 108 " "Info: 3: + IC(0.835 ns) + CELL(0.000 ns) = 3.773 ns; Loc. = CLKCTRL_G14; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.602 ns) 5.349 ns tc140l:tiny_cpu\|register_A\[14\] 4 REG LCFF_X20_Y16_N17 11 " "Info: 4: + IC(0.974 ns) + CELL(0.602 ns) = 5.349 ns; Loc. = LCFF_X20_Y16_N17; Fanout = 11; REG Node = 'tc140l:tiny_cpu\|register_A\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { comb~0clkctrl tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 33.76 % ) " "Info: Total cell delay = 1.806 ns ( 33.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.543 ns ( 66.24 % ) " "Info: Total interconnect delay = 3.543 ns ( 66.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.349 ns" { SW[7] comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.349 ns" { SW[7] {} SW[7]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[14] {} } { 0.000ns 0.000ns 1.734ns 0.835ns 0.974ns } { 0.000ns 1.026ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[7\] source 5.428 ns - Longest memory " "Info: - Longest clock path from clock \"SW\[7\]\" to source memory is 5.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[7\] 1 CLK PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'SW\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.734 ns) + CELL(0.178 ns) 2.938 ns comb~0 2 COMB LCCOMB_X26_Y2_N8 1 " "Info: 2: + IC(1.734 ns) + CELL(0.178 ns) = 2.938 ns; Loc. = LCCOMB_X26_Y2_N8; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { SW[7] comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.000 ns) 3.773 ns comb~0clkctrl 3 COMB CLKCTRL_G14 108 " "Info: 3: + IC(0.835 ns) + CELL(0.000 ns) = 3.773 ns; Loc. = CLKCTRL_G14; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.747 ns) 5.428 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 4 MEM M4K_X17_Y15 16 " "Info: 4: + IC(0.908 ns) + CELL(0.747 ns) = 5.428 ns; Loc. = M4K_X17_Y15; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.951 ns ( 35.94 % ) " "Info: Total cell delay = 1.951 ns ( 35.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.477 ns ( 64.06 % ) " "Info: Total interconnect delay = 3.477 ns ( 64.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.428 ns" { SW[7] comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.428 ns" { SW[7] {} SW[7]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.734ns 0.835ns 0.908ns } { 0.000ns 1.026ns 0.178ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.349 ns" { SW[7] comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.349 ns" { SW[7] {} SW[7]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[14] {} } { 0.000ns 0.000ns 1.734ns 0.835ns 0.974ns } { 0.000ns 1.026ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.428 ns" { SW[7] comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.428 ns" { SW[7] {} SW[7]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.734ns 0.835ns 0.908ns } { 0.000ns 1.026ns 0.178ns 0.000ns 0.747ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 99 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.435 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~1 tc140l:tiny_cpu|Add0~6 tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Add0~21 tc140l:tiny_cpu|Add0~25 tc140l:tiny_cpu|Add0~29 tc140l:tiny_cpu|Add0~33 tc140l:tiny_cpu|Add0~37 tc140l:tiny_cpu|Add0~41 tc140l:tiny_cpu|Add0~44 tc140l:tiny_cpu|Add0~47 tc140l:tiny_cpu|Add0~50 tc140l:tiny_cpu|Add0~53 tc140l:tiny_cpu|Add0~56 tc140l:tiny_cpu|Add0~59 tc140l:tiny_cpu|Add0~61 tc140l:tiny_cpu|Mux1~3 tc140l:tiny_cpu|Mux1~4 tc140l:tiny_cpu|Mux1~6 tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.435 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] {} tc140l:tiny_cpu|Add0~1 {} tc140l:tiny_cpu|Add0~6 {} tc140l:tiny_cpu|Add0~17 {} tc140l:tiny_cpu|Add0~21 {} tc140l:tiny_cpu|Add0~25 {} tc140l:tiny_cpu|Add0~29 {} tc140l:tiny_cpu|Add0~33 {} tc140l:tiny_cpu|Add0~37 {} tc140l:tiny_cpu|Add0~41 {} tc140l:tiny_cpu|Add0~44 {} tc140l:tiny_cpu|Add0~47 {} tc140l:tiny_cpu|Add0~50 {} tc140l:tiny_cpu|Add0~53 {} tc140l:tiny_cpu|Add0~56 {} tc140l:tiny_cpu|Add0~59 {} tc140l:tiny_cpu|Add0~61 {} tc140l:tiny_cpu|Mux1~3 {} tc140l:tiny_cpu|Mux1~4 {} tc140l:tiny_cpu|Mux1~6 {} tc140l:tiny_cpu|register_A[14] {} } { 0.000ns 0.000ns 1.127ns 0.301ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.294ns 0.876ns 0.293ns 0.000ns } { 0.000ns 3.377ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.319ns 0.178ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.349 ns" { SW[7] comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.349 ns" { SW[7] {} SW[7]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[14] {} } { 0.000ns 0.000ns 1.734ns 0.835ns 0.974ns } { 0.000ns 1.026ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.428 ns" { SW[7] comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.428 ns" { SW[7] {} SW[7]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.734ns 0.835ns 0.908ns } { 0.000ns 1.026ns 0.178ns 0.000ns 0.747ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[3\] memory tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg register tc140l:tiny_cpu\|register_A\[14\] 102.99 MHz 9.71 ns Internal " "Info: Clock \"SW\[3\]\" has Internal fmax of 102.99 MHz between source memory \"tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg\" and destination register \"tc140l:tiny_cpu\|register_A\[14\]\" (period= 9.71 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.435 ns + Longest memory register " "Info: + Longest memory to register delay is 9.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X17_Y15 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y15; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[0\] 2 MEM M4K_X17_Y15 6 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y15; Fanout = 6; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/db/altsyncram_kus.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.178 ns) 4.682 ns tc140l:tiny_cpu\|Add0~1 3 COMB LCCOMB_X21_Y15_N8 2 " "Info: 3: + IC(1.127 ns) + CELL(0.178 ns) = 4.682 ns; Loc. = LCCOMB_X21_Y15_N8; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~1 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.495 ns) 5.478 ns tc140l:tiny_cpu\|Add0~6 4 COMB LCCOMB_X21_Y15_N18 2 " "Info: 4: + IC(0.301 ns) + CELL(0.495 ns) = 5.478 ns; Loc. = LCCOMB_X21_Y15_N18; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.796 ns" { tc140l:tiny_cpu|Add0~1 tc140l:tiny_cpu|Add0~6 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.558 ns tc140l:tiny_cpu\|Add0~17 5 COMB LCCOMB_X21_Y15_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.558 ns; Loc. = LCCOMB_X21_Y15_N20; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~6 tc140l:tiny_cpu|Add0~17 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.638 ns tc140l:tiny_cpu\|Add0~21 6 COMB LCCOMB_X21_Y15_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.638 ns; Loc. = LCCOMB_X21_Y15_N22; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Add0~21 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.718 ns tc140l:tiny_cpu\|Add0~25 7 COMB LCCOMB_X21_Y15_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 5.718 ns; Loc. = LCCOMB_X21_Y15_N24; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~21 tc140l:tiny_cpu|Add0~25 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.798 ns tc140l:tiny_cpu\|Add0~29 8 COMB LCCOMB_X21_Y15_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.798 ns; Loc. = LCCOMB_X21_Y15_N26; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~25 tc140l:tiny_cpu|Add0~29 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.878 ns tc140l:tiny_cpu\|Add0~33 9 COMB LCCOMB_X21_Y15_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.878 ns; Loc. = LCCOMB_X21_Y15_N28; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~29 tc140l:tiny_cpu|Add0~33 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 6.039 ns tc140l:tiny_cpu\|Add0~37 10 COMB LCCOMB_X21_Y15_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.161 ns) = 6.039 ns; Loc. = LCCOMB_X21_Y15_N30; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { tc140l:tiny_cpu|Add0~33 tc140l:tiny_cpu|Add0~37 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.119 ns tc140l:tiny_cpu\|Add0~41 11 COMB LCCOMB_X21_Y14_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 6.119 ns; Loc. = LCCOMB_X21_Y14_N0; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~37 tc140l:tiny_cpu|Add0~41 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.199 ns tc140l:tiny_cpu\|Add0~44 12 COMB LCCOMB_X21_Y14_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 6.199 ns; Loc. = LCCOMB_X21_Y14_N2; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~44'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~41 tc140l:tiny_cpu|Add0~44 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.279 ns tc140l:tiny_cpu\|Add0~47 13 COMB LCCOMB_X21_Y14_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 6.279 ns; Loc. = LCCOMB_X21_Y14_N4; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~44 tc140l:tiny_cpu|Add0~47 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.359 ns tc140l:tiny_cpu\|Add0~50 14 COMB LCCOMB_X21_Y14_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 6.359 ns; Loc. = LCCOMB_X21_Y14_N6; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~47 tc140l:tiny_cpu|Add0~50 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.439 ns tc140l:tiny_cpu\|Add0~53 15 COMB LCCOMB_X21_Y14_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 6.439 ns; Loc. = LCCOMB_X21_Y14_N8; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~50 tc140l:tiny_cpu|Add0~53 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.519 ns tc140l:tiny_cpu\|Add0~56 16 COMB LCCOMB_X21_Y14_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 6.519 ns; Loc. = LCCOMB_X21_Y14_N10; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~56'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~53 tc140l:tiny_cpu|Add0~56 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.599 ns tc140l:tiny_cpu\|Add0~59 17 COMB LCCOMB_X21_Y14_N12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 6.599 ns; Loc. = LCCOMB_X21_Y14_N12; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~59'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~56 tc140l:tiny_cpu|Add0~59 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.057 ns tc140l:tiny_cpu\|Add0~61 18 COMB LCCOMB_X21_Y14_N14 1 " "Info: 18: + IC(0.000 ns) + CELL(0.458 ns) = 7.057 ns; Loc. = LCCOMB_X21_Y14_N14; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Add0~61'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { tc140l:tiny_cpu|Add0~59 tc140l:tiny_cpu|Add0~61 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.322 ns) 7.673 ns tc140l:tiny_cpu\|Mux1~3 19 COMB LCCOMB_X21_Y14_N24 1 " "Info: 19: + IC(0.294 ns) + CELL(0.322 ns) = 7.673 ns; Loc. = LCCOMB_X21_Y14_N24; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { tc140l:tiny_cpu|Add0~61 tc140l:tiny_cpu|Mux1~3 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.319 ns) 8.868 ns tc140l:tiny_cpu\|Mux1~4 20 COMB LCCOMB_X20_Y16_N0 1 " "Info: 20: + IC(0.876 ns) + CELL(0.319 ns) = 8.868 ns; Loc. = LCCOMB_X20_Y16_N0; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux1~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { tc140l:tiny_cpu|Mux1~3 tc140l:tiny_cpu|Mux1~4 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 9.339 ns tc140l:tiny_cpu\|Mux1~6 21 COMB LCCOMB_X20_Y16_N16 1 " "Info: 21: + IC(0.293 ns) + CELL(0.178 ns) = 9.339 ns; Loc. = LCCOMB_X20_Y16_N16; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux1~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { tc140l:tiny_cpu|Mux1~4 tc140l:tiny_cpu|Mux1~6 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.435 ns tc140l:tiny_cpu\|register_A\[14\] 22 REG LCFF_X20_Y16_N17 11 " "Info: 22: + IC(0.000 ns) + CELL(0.096 ns) = 9.435 ns; Loc. = LCFF_X20_Y16_N17; Fanout = 11; REG Node = 'tc140l:tiny_cpu\|register_A\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { tc140l:tiny_cpu|Mux1~6 tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.544 ns ( 69.36 % ) " "Info: Total cell delay = 6.544 ns ( 69.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.891 ns ( 30.64 % ) " "Info: Total interconnect delay = 2.891 ns ( 30.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.435 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~1 tc140l:tiny_cpu|Add0~6 tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Add0~21 tc140l:tiny_cpu|Add0~25 tc140l:tiny_cpu|Add0~29 tc140l:tiny_cpu|Add0~33 tc140l:tiny_cpu|Add0~37 tc140l:tiny_cpu|Add0~41 tc140l:tiny_cpu|Add0~44 tc140l:tiny_cpu|Add0~47 tc140l:tiny_cpu|Add0~50 tc140l:tiny_cpu|Add0~53 tc140l:tiny_cpu|Add0~56 tc140l:tiny_cpu|Add0~59 tc140l:tiny_cpu|Add0~61 tc140l:tiny_cpu|Mux1~3 tc140l:tiny_cpu|Mux1~4 tc140l:tiny_cpu|Mux1~6 tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.435 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] {} tc140l:tiny_cpu|Add0~1 {} tc140l:tiny_cpu|Add0~6 {} tc140l:tiny_cpu|Add0~17 {} tc140l:tiny_cpu|Add0~21 {} tc140l:tiny_cpu|Add0~25 {} tc140l:tiny_cpu|Add0~29 {} tc140l:tiny_cpu|Add0~33 {} tc140l:tiny_cpu|Add0~37 {} tc140l:tiny_cpu|Add0~41 {} tc140l:tiny_cpu|Add0~44 {} tc140l:tiny_cpu|Add0~47 {} tc140l:tiny_cpu|Add0~50 {} tc140l:tiny_cpu|Add0~53 {} tc140l:tiny_cpu|Add0~56 {} tc140l:tiny_cpu|Add0~59 {} tc140l:tiny_cpu|Add0~61 {} tc140l:tiny_cpu|Mux1~3 {} tc140l:tiny_cpu|Mux1~4 {} tc140l:tiny_cpu|Mux1~6 {} tc140l:tiny_cpu|register_A[14] {} } { 0.000ns 0.000ns 1.127ns 0.301ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.294ns 0.876ns 0.293ns 0.000ns } { 0.000ns 3.377ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.319ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.079 ns - Smallest " "Info: - Smallest clock skew is -0.079 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[3\] destination 4.484 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[3\]\" to destination register is 4.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns SW\[3\] 1 CLK PIN_V12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_V12; Fanout = 1; CLK Node = 'SW\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.319 ns) 2.073 ns comb~0 2 COMB LCCOMB_X26_Y2_N8 1 " "Info: 2: + IC(0.748 ns) + CELL(0.319 ns) = 2.073 ns; Loc. = LCCOMB_X26_Y2_N8; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { SW[3] comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.000 ns) 2.908 ns comb~0clkctrl 3 COMB CLKCTRL_G14 108 " "Info: 3: + IC(0.835 ns) + CELL(0.000 ns) = 2.908 ns; Loc. = CLKCTRL_G14; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.602 ns) 4.484 ns tc140l:tiny_cpu\|register_A\[14\] 4 REG LCFF_X20_Y16_N17 11 " "Info: 4: + IC(0.974 ns) + CELL(0.602 ns) = 4.484 ns; Loc. = LCFF_X20_Y16_N17; Fanout = 11; REG Node = 'tc140l:tiny_cpu\|register_A\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { comb~0clkctrl tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.927 ns ( 42.98 % ) " "Info: Total cell delay = 1.927 ns ( 42.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.557 ns ( 57.02 % ) " "Info: Total interconnect delay = 2.557 ns ( 57.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.484 ns" { SW[3] comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.484 ns" { SW[3] {} SW[3]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[14] {} } { 0.000ns 0.000ns 0.748ns 0.835ns 0.974ns } { 0.000ns 1.006ns 0.319ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[3\] source 4.563 ns - Longest memory " "Info: - Longest clock path from clock \"SW\[3\]\" to source memory is 4.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns SW\[3\] 1 CLK PIN_V12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_V12; Fanout = 1; CLK Node = 'SW\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.319 ns) 2.073 ns comb~0 2 COMB LCCOMB_X26_Y2_N8 1 " "Info: 2: + IC(0.748 ns) + CELL(0.319 ns) = 2.073 ns; Loc. = LCCOMB_X26_Y2_N8; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { SW[3] comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.000 ns) 2.908 ns comb~0clkctrl 3 COMB CLKCTRL_G14 108 " "Info: 3: + IC(0.835 ns) + CELL(0.000 ns) = 2.908 ns; Loc. = CLKCTRL_G14; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.747 ns) 4.563 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 4 MEM M4K_X17_Y15 16 " "Info: 4: + IC(0.908 ns) + CELL(0.747 ns) = 4.563 ns; Loc. = M4K_X17_Y15; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.072 ns ( 45.41 % ) " "Info: Total cell delay = 2.072 ns ( 45.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.491 ns ( 54.59 % ) " "Info: Total interconnect delay = 2.491 ns ( 54.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.563 ns" { SW[3] comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.563 ns" { SW[3] {} SW[3]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.748ns 0.835ns 0.908ns } { 0.000ns 1.006ns 0.319ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.484 ns" { SW[3] comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.484 ns" { SW[3] {} SW[3]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[14] {} } { 0.000ns 0.000ns 0.748ns 0.835ns 0.974ns } { 0.000ns 1.006ns 0.319ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.563 ns" { SW[3] comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.563 ns" { SW[3] {} SW[3]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.748ns 0.835ns 0.908ns } { 0.000ns 1.006ns 0.319ns 0.000ns 0.747ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 99 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.435 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~1 tc140l:tiny_cpu|Add0~6 tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Add0~21 tc140l:tiny_cpu|Add0~25 tc140l:tiny_cpu|Add0~29 tc140l:tiny_cpu|Add0~33 tc140l:tiny_cpu|Add0~37 tc140l:tiny_cpu|Add0~41 tc140l:tiny_cpu|Add0~44 tc140l:tiny_cpu|Add0~47 tc140l:tiny_cpu|Add0~50 tc140l:tiny_cpu|Add0~53 tc140l:tiny_cpu|Add0~56 tc140l:tiny_cpu|Add0~59 tc140l:tiny_cpu|Add0~61 tc140l:tiny_cpu|Mux1~3 tc140l:tiny_cpu|Mux1~4 tc140l:tiny_cpu|Mux1~6 tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.435 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] {} tc140l:tiny_cpu|Add0~1 {} tc140l:tiny_cpu|Add0~6 {} tc140l:tiny_cpu|Add0~17 {} tc140l:tiny_cpu|Add0~21 {} tc140l:tiny_cpu|Add0~25 {} tc140l:tiny_cpu|Add0~29 {} tc140l:tiny_cpu|Add0~33 {} tc140l:tiny_cpu|Add0~37 {} tc140l:tiny_cpu|Add0~41 {} tc140l:tiny_cpu|Add0~44 {} tc140l:tiny_cpu|Add0~47 {} tc140l:tiny_cpu|Add0~50 {} tc140l:tiny_cpu|Add0~53 {} tc140l:tiny_cpu|Add0~56 {} tc140l:tiny_cpu|Add0~59 {} tc140l:tiny_cpu|Add0~61 {} tc140l:tiny_cpu|Mux1~3 {} tc140l:tiny_cpu|Mux1~4 {} tc140l:tiny_cpu|Mux1~6 {} tc140l:tiny_cpu|register_A[14] {} } { 0.000ns 0.000ns 1.127ns 0.301ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.294ns 0.876ns 0.293ns 0.000ns } { 0.000ns 3.377ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.319ns 0.178ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.484 ns" { SW[3] comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.484 ns" { SW[3] {} SW[3]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[14] {} } { 0.000ns 0.000ns 0.748ns 0.835ns 0.974ns } { 0.000ns 1.006ns 0.319ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.563 ns" { SW[3] comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.563 ns" { SW[3] {} SW[3]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.748ns 0.835ns 0.908ns } { 0.000ns 1.006ns 0.319ns 0.000ns 0.747ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 memory tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg register tc140l:tiny_cpu\|register_A\[14\] 102.99 MHz 9.71 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 102.99 MHz between source memory \"tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg\" and destination register \"tc140l:tiny_cpu\|register_A\[14\]\" (period= 9.71 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.435 ns + Longest memory register " "Info: + Longest memory to register delay is 9.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X17_Y15 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y15; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[0\] 2 MEM M4K_X17_Y15 6 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y15; Fanout = 6; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/db/altsyncram_kus.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.178 ns) 4.682 ns tc140l:tiny_cpu\|Add0~1 3 COMB LCCOMB_X21_Y15_N8 2 " "Info: 3: + IC(1.127 ns) + CELL(0.178 ns) = 4.682 ns; Loc. = LCCOMB_X21_Y15_N8; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~1 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.495 ns) 5.478 ns tc140l:tiny_cpu\|Add0~6 4 COMB LCCOMB_X21_Y15_N18 2 " "Info: 4: + IC(0.301 ns) + CELL(0.495 ns) = 5.478 ns; Loc. = LCCOMB_X21_Y15_N18; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.796 ns" { tc140l:tiny_cpu|Add0~1 tc140l:tiny_cpu|Add0~6 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.558 ns tc140l:tiny_cpu\|Add0~17 5 COMB LCCOMB_X21_Y15_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.558 ns; Loc. = LCCOMB_X21_Y15_N20; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~6 tc140l:tiny_cpu|Add0~17 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.638 ns tc140l:tiny_cpu\|Add0~21 6 COMB LCCOMB_X21_Y15_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.638 ns; Loc. = LCCOMB_X21_Y15_N22; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Add0~21 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.718 ns tc140l:tiny_cpu\|Add0~25 7 COMB LCCOMB_X21_Y15_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 5.718 ns; Loc. = LCCOMB_X21_Y15_N24; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~21 tc140l:tiny_cpu|Add0~25 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.798 ns tc140l:tiny_cpu\|Add0~29 8 COMB LCCOMB_X21_Y15_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.798 ns; Loc. = LCCOMB_X21_Y15_N26; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~25 tc140l:tiny_cpu|Add0~29 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.878 ns tc140l:tiny_cpu\|Add0~33 9 COMB LCCOMB_X21_Y15_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.878 ns; Loc. = LCCOMB_X21_Y15_N28; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~29 tc140l:tiny_cpu|Add0~33 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 6.039 ns tc140l:tiny_cpu\|Add0~37 10 COMB LCCOMB_X21_Y15_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.161 ns) = 6.039 ns; Loc. = LCCOMB_X21_Y15_N30; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { tc140l:tiny_cpu|Add0~33 tc140l:tiny_cpu|Add0~37 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.119 ns tc140l:tiny_cpu\|Add0~41 11 COMB LCCOMB_X21_Y14_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 6.119 ns; Loc. = LCCOMB_X21_Y14_N0; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~37 tc140l:tiny_cpu|Add0~41 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.199 ns tc140l:tiny_cpu\|Add0~44 12 COMB LCCOMB_X21_Y14_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 6.199 ns; Loc. = LCCOMB_X21_Y14_N2; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~44'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~41 tc140l:tiny_cpu|Add0~44 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.279 ns tc140l:tiny_cpu\|Add0~47 13 COMB LCCOMB_X21_Y14_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 6.279 ns; Loc. = LCCOMB_X21_Y14_N4; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~44 tc140l:tiny_cpu|Add0~47 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.359 ns tc140l:tiny_cpu\|Add0~50 14 COMB LCCOMB_X21_Y14_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 6.359 ns; Loc. = LCCOMB_X21_Y14_N6; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~47 tc140l:tiny_cpu|Add0~50 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.439 ns tc140l:tiny_cpu\|Add0~53 15 COMB LCCOMB_X21_Y14_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 6.439 ns; Loc. = LCCOMB_X21_Y14_N8; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~50 tc140l:tiny_cpu|Add0~53 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.519 ns tc140l:tiny_cpu\|Add0~56 16 COMB LCCOMB_X21_Y14_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 6.519 ns; Loc. = LCCOMB_X21_Y14_N10; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~56'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~53 tc140l:tiny_cpu|Add0~56 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.599 ns tc140l:tiny_cpu\|Add0~59 17 COMB LCCOMB_X21_Y14_N12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 6.599 ns; Loc. = LCCOMB_X21_Y14_N12; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~59'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~56 tc140l:tiny_cpu|Add0~59 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.057 ns tc140l:tiny_cpu\|Add0~61 18 COMB LCCOMB_X21_Y14_N14 1 " "Info: 18: + IC(0.000 ns) + CELL(0.458 ns) = 7.057 ns; Loc. = LCCOMB_X21_Y14_N14; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Add0~61'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { tc140l:tiny_cpu|Add0~59 tc140l:tiny_cpu|Add0~61 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.322 ns) 7.673 ns tc140l:tiny_cpu\|Mux1~3 19 COMB LCCOMB_X21_Y14_N24 1 " "Info: 19: + IC(0.294 ns) + CELL(0.322 ns) = 7.673 ns; Loc. = LCCOMB_X21_Y14_N24; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { tc140l:tiny_cpu|Add0~61 tc140l:tiny_cpu|Mux1~3 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.319 ns) 8.868 ns tc140l:tiny_cpu\|Mux1~4 20 COMB LCCOMB_X20_Y16_N0 1 " "Info: 20: + IC(0.876 ns) + CELL(0.319 ns) = 8.868 ns; Loc. = LCCOMB_X20_Y16_N0; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux1~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { tc140l:tiny_cpu|Mux1~3 tc140l:tiny_cpu|Mux1~4 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 9.339 ns tc140l:tiny_cpu\|Mux1~6 21 COMB LCCOMB_X20_Y16_N16 1 " "Info: 21: + IC(0.293 ns) + CELL(0.178 ns) = 9.339 ns; Loc. = LCCOMB_X20_Y16_N16; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux1~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { tc140l:tiny_cpu|Mux1~4 tc140l:tiny_cpu|Mux1~6 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.435 ns tc140l:tiny_cpu\|register_A\[14\] 22 REG LCFF_X20_Y16_N17 11 " "Info: 22: + IC(0.000 ns) + CELL(0.096 ns) = 9.435 ns; Loc. = LCFF_X20_Y16_N17; Fanout = 11; REG Node = 'tc140l:tiny_cpu\|register_A\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { tc140l:tiny_cpu|Mux1~6 tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.544 ns ( 69.36 % ) " "Info: Total cell delay = 6.544 ns ( 69.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.891 ns ( 30.64 % ) " "Info: Total interconnect delay = 2.891 ns ( 30.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.435 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~1 tc140l:tiny_cpu|Add0~6 tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Add0~21 tc140l:tiny_cpu|Add0~25 tc140l:tiny_cpu|Add0~29 tc140l:tiny_cpu|Add0~33 tc140l:tiny_cpu|Add0~37 tc140l:tiny_cpu|Add0~41 tc140l:tiny_cpu|Add0~44 tc140l:tiny_cpu|Add0~47 tc140l:tiny_cpu|Add0~50 tc140l:tiny_cpu|Add0~53 tc140l:tiny_cpu|Add0~56 tc140l:tiny_cpu|Add0~59 tc140l:tiny_cpu|Add0~61 tc140l:tiny_cpu|Mux1~3 tc140l:tiny_cpu|Mux1~4 tc140l:tiny_cpu|Mux1~6 tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.435 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] {} tc140l:tiny_cpu|Add0~1 {} tc140l:tiny_cpu|Add0~6 {} tc140l:tiny_cpu|Add0~17 {} tc140l:tiny_cpu|Add0~21 {} tc140l:tiny_cpu|Add0~25 {} tc140l:tiny_cpu|Add0~29 {} tc140l:tiny_cpu|Add0~33 {} tc140l:tiny_cpu|Add0~37 {} tc140l:tiny_cpu|Add0~41 {} tc140l:tiny_cpu|Add0~44 {} tc140l:tiny_cpu|Add0~47 {} tc140l:tiny_cpu|Add0~50 {} tc140l:tiny_cpu|Add0~53 {} tc140l:tiny_cpu|Add0~56 {} tc140l:tiny_cpu|Add0~59 {} tc140l:tiny_cpu|Add0~61 {} tc140l:tiny_cpu|Mux1~3 {} tc140l:tiny_cpu|Mux1~4 {} tc140l:tiny_cpu|Mux1~6 {} tc140l:tiny_cpu|register_A[14] {} } { 0.000ns 0.000ns 1.127ns 0.301ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.294ns 0.876ns 0.293ns 0.000ns } { 0.000ns 3.377ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.319ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.079 ns - Smallest " "Info: - Smallest clock skew is -0.079 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 8.083 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 8.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/lab4_de1.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.879 ns) 3.068 ns clock_divider:clk1Hzfrom50MHz\|clk_o 2 REG LCFF_X11_Y10_N19 2 " "Info: 2: + IC(1.163 ns) + CELL(0.879 ns) = 3.068 ns; Loc. = LCFF_X11_Y10_N19; Fanout = 2; REG Node = 'clock_divider:clk1Hzfrom50MHz\|clk_o'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o } "NODE_NAME" } } { "clock_divider.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/clock_divider.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.059 ns) + CELL(0.545 ns) 5.672 ns comb~0 3 COMB LCCOMB_X26_Y2_N8 1 " "Info: 3: + IC(2.059 ns) + CELL(0.545 ns) = 5.672 ns; Loc. = LCCOMB_X26_Y2_N8; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { clock_divider:clk1Hzfrom50MHz|clk_o comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.000 ns) 6.507 ns comb~0clkctrl 4 COMB CLKCTRL_G14 108 " "Info: 4: + IC(0.835 ns) + CELL(0.000 ns) = 6.507 ns; Loc. = CLKCTRL_G14; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.602 ns) 8.083 ns tc140l:tiny_cpu\|register_A\[14\] 5 REG LCFF_X20_Y16_N17 11 " "Info: 5: + IC(0.974 ns) + CELL(0.602 ns) = 8.083 ns; Loc. = LCFF_X20_Y16_N17; Fanout = 11; REG Node = 'tc140l:tiny_cpu\|register_A\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { comb~0clkctrl tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.052 ns ( 37.76 % ) " "Info: Total cell delay = 3.052 ns ( 37.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.031 ns ( 62.24 % ) " "Info: Total interconnect delay = 5.031 ns ( 62.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.083 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.083 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[14] {} } { 0.000ns 0.000ns 1.163ns 2.059ns 0.835ns 0.974ns } { 0.000ns 1.026ns 0.879ns 0.545ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 8.162 ns - Longest memory " "Info: - Longest clock path from clock \"CLOCK_50\" to source memory is 8.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/lab4_de1.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.879 ns) 3.068 ns clock_divider:clk1Hzfrom50MHz\|clk_o 2 REG LCFF_X11_Y10_N19 2 " "Info: 2: + IC(1.163 ns) + CELL(0.879 ns) = 3.068 ns; Loc. = LCFF_X11_Y10_N19; Fanout = 2; REG Node = 'clock_divider:clk1Hzfrom50MHz\|clk_o'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o } "NODE_NAME" } } { "clock_divider.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/clock_divider.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.059 ns) + CELL(0.545 ns) 5.672 ns comb~0 3 COMB LCCOMB_X26_Y2_N8 1 " "Info: 3: + IC(2.059 ns) + CELL(0.545 ns) = 5.672 ns; Loc. = LCCOMB_X26_Y2_N8; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { clock_divider:clk1Hzfrom50MHz|clk_o comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.000 ns) 6.507 ns comb~0clkctrl 4 COMB CLKCTRL_G14 108 " "Info: 4: + IC(0.835 ns) + CELL(0.000 ns) = 6.507 ns; Loc. = CLKCTRL_G14; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.747 ns) 8.162 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 5 MEM M4K_X17_Y15 16 " "Info: 5: + IC(0.908 ns) + CELL(0.747 ns) = 8.162 ns; Loc. = M4K_X17_Y15; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.197 ns ( 39.17 % ) " "Info: Total cell delay = 3.197 ns ( 39.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.965 ns ( 60.83 % ) " "Info: Total interconnect delay = 4.965 ns ( 60.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.162 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.162 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.163ns 2.059ns 0.835ns 0.908ns } { 0.000ns 1.026ns 0.879ns 0.545ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.083 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.083 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[14] {} } { 0.000ns 0.000ns 1.163ns 2.059ns 0.835ns 0.974ns } { 0.000ns 1.026ns 0.879ns 0.545ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.162 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.162 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.163ns 2.059ns 0.835ns 0.908ns } { 0.000ns 1.026ns 0.879ns 0.545ns 0.000ns 0.747ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 99 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.435 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~1 tc140l:tiny_cpu|Add0~6 tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Add0~21 tc140l:tiny_cpu|Add0~25 tc140l:tiny_cpu|Add0~29 tc140l:tiny_cpu|Add0~33 tc140l:tiny_cpu|Add0~37 tc140l:tiny_cpu|Add0~41 tc140l:tiny_cpu|Add0~44 tc140l:tiny_cpu|Add0~47 tc140l:tiny_cpu|Add0~50 tc140l:tiny_cpu|Add0~53 tc140l:tiny_cpu|Add0~56 tc140l:tiny_cpu|Add0~59 tc140l:tiny_cpu|Add0~61 tc140l:tiny_cpu|Mux1~3 tc140l:tiny_cpu|Mux1~4 tc140l:tiny_cpu|Mux1~6 tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.435 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] {} tc140l:tiny_cpu|Add0~1 {} tc140l:tiny_cpu|Add0~6 {} tc140l:tiny_cpu|Add0~17 {} tc140l:tiny_cpu|Add0~21 {} tc140l:tiny_cpu|Add0~25 {} tc140l:tiny_cpu|Add0~29 {} tc140l:tiny_cpu|Add0~33 {} tc140l:tiny_cpu|Add0~37 {} tc140l:tiny_cpu|Add0~41 {} tc140l:tiny_cpu|Add0~44 {} tc140l:tiny_cpu|Add0~47 {} tc140l:tiny_cpu|Add0~50 {} tc140l:tiny_cpu|Add0~53 {} tc140l:tiny_cpu|Add0~56 {} tc140l:tiny_cpu|Add0~59 {} tc140l:tiny_cpu|Add0~61 {} tc140l:tiny_cpu|Mux1~3 {} tc140l:tiny_cpu|Mux1~4 {} tc140l:tiny_cpu|Mux1~6 {} tc140l:tiny_cpu|register_A[14] {} } { 0.000ns 0.000ns 1.127ns 0.301ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.294ns 0.876ns 0.293ns 0.000ns } { 0.000ns 3.377ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.319ns 0.178ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.083 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.083 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[14] {} } { 0.000ns 0.000ns 1.163ns 2.059ns 0.835ns 0.974ns } { 0.000ns 1.026ns 0.879ns 0.545ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.162 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.162 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.163ns 2.059ns 0.835ns 0.908ns } { 0.000ns 1.026ns 0.879ns 0.545ns 0.000ns 0.747ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "tc140l:tiny_cpu\|instruction_register\[6\] KEY\[3\] SW\[3\] 5.571 ns register " "Info: tsu for register \"tc140l:tiny_cpu\|instruction_register\[6\]\" (data pin = \"KEY\[3\]\", clock pin = \"SW\[3\]\") is 5.571 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.094 ns + Longest pin register " "Info: + Longest pin to register delay is 10.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns KEY\[3\] 1 PIN PIN_T21 83 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 83; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/lab4_de1.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.920 ns) + CELL(0.322 ns) 8.116 ns tc140l:tiny_cpu\|instruction_register\[0\]~49 2 COMB LCCOMB_X19_Y14_N22 16 " "Info: 2: + IC(6.920 ns) + CELL(0.322 ns) = 8.116 ns; Loc. = LCCOMB_X19_Y14_N22; Fanout = 16; COMB Node = 'tc140l:tiny_cpu\|instruction_register\[0\]~49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.242 ns" { KEY[3] tc140l:tiny_cpu|instruction_register[0]~49 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.758 ns) 10.094 ns tc140l:tiny_cpu\|instruction_register\[6\] 3 REG LCFF_X19_Y15_N17 7 " "Info: 3: + IC(1.220 ns) + CELL(0.758 ns) = 10.094 ns; Loc. = LCFF_X19_Y15_N17; Fanout = 7; REG Node = 'tc140l:tiny_cpu\|instruction_register\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.978 ns" { tc140l:tiny_cpu|instruction_register[0]~49 tc140l:tiny_cpu|instruction_register[6] } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.954 ns ( 19.36 % ) " "Info: Total cell delay = 1.954 ns ( 19.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.140 ns ( 80.64 % ) " "Info: Total interconnect delay = 8.140 ns ( 80.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.094 ns" { KEY[3] tc140l:tiny_cpu|instruction_register[0]~49 tc140l:tiny_cpu|instruction_register[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.094 ns" { KEY[3] {} KEY[3]~combout {} tc140l:tiny_cpu|instruction_register[0]~49 {} tc140l:tiny_cpu|instruction_register[6] {} } { 0.000ns 0.000ns 6.920ns 1.220ns } { 0.000ns 0.874ns 0.322ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 99 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[3\] destination 4.485 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[3\]\" to destination register is 4.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns SW\[3\] 1 CLK PIN_V12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_V12; Fanout = 1; CLK Node = 'SW\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.319 ns) 2.073 ns comb~0 2 COMB LCCOMB_X26_Y2_N8 1 " "Info: 2: + IC(0.748 ns) + CELL(0.319 ns) = 2.073 ns; Loc. = LCCOMB_X26_Y2_N8; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { SW[3] comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.000 ns) 2.908 ns comb~0clkctrl 3 COMB CLKCTRL_G14 108 " "Info: 3: + IC(0.835 ns) + CELL(0.000 ns) = 2.908 ns; Loc. = CLKCTRL_G14; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.602 ns) 4.485 ns tc140l:tiny_cpu\|instruction_register\[6\] 4 REG LCFF_X19_Y15_N17 7 " "Info: 4: + IC(0.975 ns) + CELL(0.602 ns) = 4.485 ns; Loc. = LCFF_X19_Y15_N17; Fanout = 7; REG Node = 'tc140l:tiny_cpu\|instruction_register\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { comb~0clkctrl tc140l:tiny_cpu|instruction_register[6] } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/tc140l.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.927 ns ( 42.97 % ) " "Info: Total cell delay = 1.927 ns ( 42.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.558 ns ( 57.03 % ) " "Info: Total interconnect delay = 2.558 ns ( 57.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.485 ns" { SW[3] comb~0 comb~0clkctrl tc140l:tiny_cpu|instruction_register[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.485 ns" { SW[3] {} SW[3]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|instruction_register[6] {} } { 0.000ns 0.000ns 0.748ns 0.835ns 0.975ns } { 0.000ns 1.006ns 0.319ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.094 ns" { KEY[3] tc140l:tiny_cpu|instruction_register[0]~49 tc140l:tiny_cpu|instruction_register[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.094 ns" { KEY[3] {} KEY[3]~combout {} tc140l:tiny_cpu|instruction_register[0]~49 {} tc140l:tiny_cpu|instruction_register[6] {} } { 0.000ns 0.000ns 6.920ns 1.220ns } { 0.000ns 0.874ns 0.322ns 0.758ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.485 ns" { SW[3] comb~0 comb~0clkctrl tc140l:tiny_cpu|instruction_register[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.485 ns" { SW[3] {} SW[3]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|instruction_register[6] {} } { 0.000ns 0.000ns 0.748ns 0.835ns 0.975ns } { 0.000ns 1.006ns 0.319ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX0\[4\] tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 26.334 ns memory " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX0\[4\]\" through memory \"tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg\" is 26.334 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 8.162 ns + Longest memory " "Info: + Longest clock path from clock \"CLOCK_50\" to source memory is 8.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/lab4_de1.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.879 ns) 3.068 ns clock_divider:clk1Hzfrom50MHz\|clk_o 2 REG LCFF_X11_Y10_N19 2 " "Info: 2: + IC(1.163 ns) + CELL(0.879 ns) = 3.068 ns; Loc. = LCFF_X11_Y10_N19; Fanout = 2; REG Node = 'clock_divider:clk1Hzfrom50MHz\|clk_o'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o } "NODE_NAME" } } { "clock_divider.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/clock_divider.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.059 ns) + CELL(0.545 ns) 5.672 ns comb~0 3 COMB LCCOMB_X26_Y2_N8 1 " "Info: 3: + IC(2.059 ns) + CELL(0.545 ns) = 5.672 ns; Loc. = LCCOMB_X26_Y2_N8; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { clock_divider:clk1Hzfrom50MHz|clk_o comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.000 ns) 6.507 ns comb~0clkctrl 4 COMB CLKCTRL_G14 108 " "Info: 4: + IC(0.835 ns) + CELL(0.000 ns) = 6.507 ns; Loc. = CLKCTRL_G14; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.747 ns) 8.162 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 5 MEM M4K_X17_Y15 16 " "Info: 5: + IC(0.908 ns) + CELL(0.747 ns) = 8.162 ns; Loc. = M4K_X17_Y15; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.197 ns ( 39.17 % ) " "Info: Total cell delay = 3.197 ns ( 39.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.965 ns ( 60.83 % ) " "Info: Total interconnect delay = 4.965 ns ( 60.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.162 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.162 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.163ns 2.059ns 0.835ns 0.908ns } { 0.000ns 1.026ns 0.879ns 0.545ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.938 ns + Longest memory pin " "Info: + Longest memory to pin delay is 17.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X17_Y15 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y15; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[3\] 2 MEM M4K_X17_Y15 6 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y15; Fanout = 6; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/db/altsyncram_kus.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.060 ns) + CELL(0.521 ns) 5.958 ns Mux12~0 3 COMB LCCOMB_X19_Y12_N0 1 " "Info: 3: + IC(2.060 ns) + CELL(0.521 ns) = 5.958 ns; Loc. = LCCOMB_X19_Y12_N0; Fanout = 1; COMB Node = 'Mux12~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[3] Mux12~0 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.545 ns) 8.168 ns Mux12~1 4 COMB LCCOMB_X19_Y12_N26 1 " "Info: 4: + IC(1.665 ns) + CELL(0.545 ns) = 8.168 ns; Loc. = LCCOMB_X19_Y12_N26; Fanout = 1; COMB Node = 'Mux12~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.210 ns" { Mux12~0 Mux12~1 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.545 ns) 9.597 ns Mux12~2 5 COMB LCCOMB_X18_Y12_N14 1 " "Info: 5: + IC(0.884 ns) + CELL(0.545 ns) = 9.597 ns; Loc. = LCCOMB_X18_Y12_N14; Fanout = 1; COMB Node = 'Mux12~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { Mux12~1 Mux12~2 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.545 ns) 11.677 ns Mux12~3 6 COMB LCCOMB_X21_Y16_N14 7 " "Info: 6: + IC(1.535 ns) + CELL(0.545 ns) = 11.677 ns; Loc. = LCCOMB_X21_Y16_N14; Fanout = 7; COMB Node = 'Mux12~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { Mux12~2 Mux12~3 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.322 ns) 12.339 ns HexDigit:d0\|WideOr2~0 7 COMB LCCOMB_X21_Y16_N8 1 " "Info: 7: + IC(0.340 ns) + CELL(0.322 ns) = 12.339 ns; Loc. = LCCOMB_X21_Y16_N8; Fanout = 1; COMB Node = 'HexDigit:d0\|WideOr2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.662 ns" { Mux12~3 HexDigit:d0|WideOr2~0 } "NODE_NAME" } } { "HexDigit.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/HexDigit.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.749 ns) + CELL(2.850 ns) 17.938 ns HEX0\[4\] 8 PIN PIN_F2 0 " "Info: 8: + IC(2.749 ns) + CELL(2.850 ns) = 17.938 ns; Loc. = PIN_F2; Fanout = 0; PIN Node = 'HEX0\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.599 ns" { HexDigit:d0|WideOr2~0 HEX0[4] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/lab4_de1.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.705 ns ( 48.53 % ) " "Info: Total cell delay = 8.705 ns ( 48.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.233 ns ( 51.47 % ) " "Info: Total interconnect delay = 9.233 ns ( 51.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.938 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[3] Mux12~0 Mux12~1 Mux12~2 Mux12~3 HexDigit:d0|WideOr2~0 HEX0[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.938 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[3] {} Mux12~0 {} Mux12~1 {} Mux12~2 {} Mux12~3 {} HexDigit:d0|WideOr2~0 {} HEX0[4] {} } { 0.000ns 0.000ns 2.060ns 1.665ns 0.884ns 1.535ns 0.340ns 2.749ns } { 0.000ns 3.377ns 0.521ns 0.545ns 0.545ns 0.545ns 0.322ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.162 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.162 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.163ns 2.059ns 0.835ns 0.908ns } { 0.000ns 1.026ns 0.879ns 0.545ns 0.000ns 0.747ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.938 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[3] Mux12~0 Mux12~1 Mux12~2 Mux12~3 HexDigit:d0|WideOr2~0 HEX0[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.938 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[3] {} Mux12~0 {} Mux12~1 {} Mux12~2 {} Mux12~3 {} HexDigit:d0|WideOr2~0 {} HEX0[4] {} } { 0.000ns 0.000ns 2.060ns 1.665ns 0.884ns 1.535ns 0.340ns 2.749ns } { 0.000ns 3.377ns 0.521ns 0.545ns 0.545ns 0.545ns 0.322ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[1\] HEX0\[4\] 15.985 ns Longest " "Info: Longest tpd from source pin \"SW\[1\]\" to destination pin \"HEX0\[4\]\" is 15.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[1\] 1 PIN PIN_L21 29 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 29; PIN Node = 'SW\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.801 ns) + CELL(0.178 ns) 4.005 ns Mux12~0 2 COMB LCCOMB_X19_Y12_N0 1 " "Info: 2: + IC(2.801 ns) + CELL(0.178 ns) = 4.005 ns; Loc. = LCCOMB_X19_Y12_N0; Fanout = 1; COMB Node = 'Mux12~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.979 ns" { SW[1] Mux12~0 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.545 ns) 6.215 ns Mux12~1 3 COMB LCCOMB_X19_Y12_N26 1 " "Info: 3: + IC(1.665 ns) + CELL(0.545 ns) = 6.215 ns; Loc. = LCCOMB_X19_Y12_N26; Fanout = 1; COMB Node = 'Mux12~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.210 ns" { Mux12~0 Mux12~1 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.545 ns) 7.644 ns Mux12~2 4 COMB LCCOMB_X18_Y12_N14 1 " "Info: 4: + IC(0.884 ns) + CELL(0.545 ns) = 7.644 ns; Loc. = LCCOMB_X18_Y12_N14; Fanout = 1; COMB Node = 'Mux12~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { Mux12~1 Mux12~2 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.545 ns) 9.724 ns Mux12~3 5 COMB LCCOMB_X21_Y16_N14 7 " "Info: 5: + IC(1.535 ns) + CELL(0.545 ns) = 9.724 ns; Loc. = LCCOMB_X21_Y16_N14; Fanout = 7; COMB Node = 'Mux12~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { Mux12~2 Mux12~3 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.322 ns) 10.386 ns HexDigit:d0\|WideOr2~0 6 COMB LCCOMB_X21_Y16_N8 1 " "Info: 6: + IC(0.340 ns) + CELL(0.322 ns) = 10.386 ns; Loc. = LCCOMB_X21_Y16_N8; Fanout = 1; COMB Node = 'HexDigit:d0\|WideOr2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.662 ns" { Mux12~3 HexDigit:d0|WideOr2~0 } "NODE_NAME" } } { "HexDigit.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/HexDigit.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.749 ns) + CELL(2.850 ns) 15.985 ns HEX0\[4\] 7 PIN PIN_F2 0 " "Info: 7: + IC(2.749 ns) + CELL(2.850 ns) = 15.985 ns; Loc. = PIN_F2; Fanout = 0; PIN Node = 'HEX0\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.599 ns" { HexDigit:d0|WideOr2~0 HEX0[4] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/lab4_de1.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.011 ns ( 37.60 % ) " "Info: Total cell delay = 6.011 ns ( 37.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.974 ns ( 62.40 % ) " "Info: Total interconnect delay = 9.974 ns ( 62.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.985 ns" { SW[1] Mux12~0 Mux12~1 Mux12~2 Mux12~3 HexDigit:d0|WideOr2~0 HEX0[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.985 ns" { SW[1] {} SW[1]~combout {} Mux12~0 {} Mux12~1 {} Mux12~2 {} Mux12~3 {} HexDigit:d0|WideOr2~0 {} HEX0[4] {} } { 0.000ns 0.000ns 2.801ns 1.665ns 0.884ns 1.535ns 0.340ns 2.749ns } { 0.000ns 1.026ns 0.178ns 0.545ns 0.545ns 0.545ns 0.322ns 2.850ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "clock_divider:clk1Hzfrom50MHz\|en SW\[8\] CLOCK_50 -0.439 ns register " "Info: th for register \"clock_divider:clk1Hzfrom50MHz\|en\" (data pin = \"SW\[8\]\", clock pin = \"CLOCK_50\") is -0.439 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.863 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/lab4_de1.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 33 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/lab4_de1.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.602 ns) 2.863 ns clock_divider:clk1Hzfrom50MHz\|en 3 REG LCFF_X11_Y10_N1 1 " "Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.863 ns; Loc. = LCFF_X11_Y10_N1; Fanout = 1; REG Node = 'clock_divider:clk1Hzfrom50MHz\|en'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { CLOCK_50~clkctrl clock_divider:clk1Hzfrom50MHz|en } "NODE_NAME" } } { "clock_divider.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/clock_divider.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.86 % ) " "Info: Total cell delay = 1.628 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.235 ns ( 43.14 % ) " "Info: Total interconnect delay = 1.235 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CLOCK_50 CLOCK_50~clkctrl clock_divider:clk1Hzfrom50MHz|en } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} clock_divider:clk1Hzfrom50MHz|en {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "clock_divider.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/clock_divider.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.588 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[8\] 1 PIN PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; PIN Node = 'SW\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.525 ns) + CELL(0.322 ns) 2.873 ns clock_divider:clk1Hzfrom50MHz\|en~11 2 COMB LCCOMB_X11_Y10_N8 1 " "Info: 2: + IC(1.525 ns) + CELL(0.322 ns) = 2.873 ns; Loc. = LCCOMB_X11_Y10_N8; Fanout = 1; COMB Node = 'clock_divider:clk1Hzfrom50MHz\|en~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.847 ns" { SW[8] clock_divider:clk1Hzfrom50MHz|en~11 } "NODE_NAME" } } { "clock_divider.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/clock_divider.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.322 ns) 3.492 ns clock_divider:clk1Hzfrom50MHz\|en~12 3 COMB LCCOMB_X11_Y10_N0 33 " "Info: 3: + IC(0.297 ns) + CELL(0.322 ns) = 3.492 ns; Loc. = LCCOMB_X11_Y10_N0; Fanout = 33; COMB Node = 'clock_divider:clk1Hzfrom50MHz\|en~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.619 ns" { clock_divider:clk1Hzfrom50MHz|en~11 clock_divider:clk1Hzfrom50MHz|en~12 } "NODE_NAME" } } { "clock_divider.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/clock_divider.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.588 ns clock_divider:clk1Hzfrom50MHz\|en 4 REG LCFF_X11_Y10_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.588 ns; Loc. = LCFF_X11_Y10_N1; Fanout = 1; REG Node = 'clock_divider:clk1Hzfrom50MHz\|en'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { clock_divider:clk1Hzfrom50MHz|en~12 clock_divider:clk1Hzfrom50MHz|en } "NODE_NAME" } } { "clock_divider.v" "" { Text "C:/Users/Tempest/Dropbox/CSE 140L/LAB4_Base_SP14/clock_divider.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 49.22 % ) " "Info: Total cell delay = 1.766 ns ( 49.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.822 ns ( 50.78 % ) " "Info: Total interconnect delay = 1.822 ns ( 50.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.588 ns" { SW[8] clock_divider:clk1Hzfrom50MHz|en~11 clock_divider:clk1Hzfrom50MHz|en~12 clock_divider:clk1Hzfrom50MHz|en } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.588 ns" { SW[8] {} SW[8]~combout {} clock_divider:clk1Hzfrom50MHz|en~11 {} clock_divider:clk1Hzfrom50MHz|en~12 {} clock_divider:clk1Hzfrom50MHz|en {} } { 0.000ns 0.000ns 1.525ns 0.297ns 0.000ns } { 0.000ns 1.026ns 0.322ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CLOCK_50 CLOCK_50~clkctrl clock_divider:clk1Hzfrom50MHz|en } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} clock_divider:clk1Hzfrom50MHz|en {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.588 ns" { SW[8] clock_divider:clk1Hzfrom50MHz|en~11 clock_divider:clk1Hzfrom50MHz|en~12 clock_divider:clk1Hzfrom50MHz|en } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.588 ns" { SW[8] {} SW[8]~combout {} clock_divider:clk1Hzfrom50MHz|en~11 {} clock_divider:clk1Hzfrom50MHz|en~12 {} clock_divider:clk1Hzfrom50MHz|en {} } { 0.000ns 0.000ns 1.525ns 0.297ns 0.000ns } { 0.000ns 1.026ns 0.322ns 0.322ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 02 13:21:49 2014 " "Info: Processing ended: Mon Jun 02 13:21:49 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
