
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20588
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1110.766 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Tetris/Tetris/Tetris/Tetris.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Tetris/Tetris/vga_controller.v:21]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 48 - type: integer 
	Parameter HB bound to: 16 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter HMAX bound to: 799 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VR bound to: 2 - type: integer 
	Parameter VMAX bound to: 524 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (1#1) [C:/Tetris/Tetris/vga_controller.v:21]
INFO: [Synth 8-6157] synthesizing module 'tetris' [C:/Tetris/Tetris/Tetris/Tetris.srcs/sources_1/new/tetris.v:23]
	Parameter t_piece_top bound to: 8'b00010000 
	Parameter t_piece_bottom bound to: 8'b00111000 
	Parameter l_piece_top bound to: 8'b00111000 
	Parameter l_piece_bottom bound to: 8'b00100000 
	Parameter l_piece_mirrored_bottom bound to: 8'b00001000 
	Parameter line_piece bound to: 8'b00111100 
	Parameter z_piece_left bound to: 8'b00110000 
	Parameter z_piece_right bound to: 8'b00011000 
	Parameter BLOCK_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-251] reset [C:/Tetris/Tetris/Tetris/Tetris.srcs/sources_1/new/tetris.v:73]
INFO: [Synth 8-251] refresh_tick = 1'bx, N_refreshes = 1'bx [C:/Tetris/Tetris/Tetris/Tetris.srcs/sources_1/new/tetris.v:99]
INFO: [Synth 8-251] generated t piece [C:/Tetris/Tetris/Tetris/Tetris.srcs/sources_1/new/tetris.v:121]
INFO: [Synth 8-251] block moved down [C:/Tetris/Tetris/Tetris/Tetris.srcs/sources_1/new/tetris.v:216]
INFO: [Synth 8-6155] done synthesizing module 'tetris' (2#1) [C:/Tetris/Tetris/Tetris/Tetris.srcs/sources_1/new/tetris.v:23]
INFO: [Synth 8-6085] Hierarchical reference on 'display_board' stops possible memory inference [C:/Tetris/Tetris/Tetris/Tetris.srcs/sources_1/new/tetris.v:36]
INFO: [Synth 8-6085] Hierarchical reference on 'player_board' stops possible memory inference [C:/Tetris/Tetris/Tetris/Tetris.srcs/sources_1/new/tetris.v:34]
INFO: [Synth 8-6085] Hierarchical reference on 'current_board' stops possible memory inference [C:/Tetris/Tetris/Tetris/Tetris.srcs/sources_1/new/tetris.v:32]
INFO: [Synth 8-251] display_board[15]: xx    |    player_board[15]: xx    |    current_board[15]: xx [C:/Tetris/Tetris/Tetris/Tetris.srcs/sources_1/new/main.v:49]
INFO: [Synth 8-251] display_board[14]: xx    |    player_board[14]: xx    |    current_board[14]: xx [C:/Tetris/Tetris/Tetris/Tetris.srcs/sources_1/new/main.v:49]
INFO: [Synth 8-251] display_board[13]: xx    |    player_board[13]: xx    |    current_board[13]: xx [C:/Tetris/Tetris/Tetris/Tetris.srcs/sources_1/new/main.v:49]
INFO: [Synth 8-251] display_board[12]: xx    |    player_board[12]: xx    |    current_board[12]: xx [C:/Tetris/Tetris/Tetris/Tetris.srcs/sources_1/new/main.v:49]
INFO: [Synth 8-251] display_board[11]: xx    |    player_board[11]: xx    |    current_board[11]: xx [C:/Tetris/Tetris/Tetris/Tetris.srcs/sources_1/new/main.v:49]
INFO: [Synth 8-251] display_board[10]: xx    |    player_board[10]: xx    |    current_board[10]: xx [C:/Tetris/Tetris/Tetris/Tetris.srcs/sources_1/new/main.v:49]
INFO: [Synth 8-251] display_board[9]: xx    |    player_board[9]: xx    |    current_board[9]: xx [C:/Tetris/Tetris/Tetris/Tetris.srcs/sources_1/new/main.v:49]
INFO: [Synth 8-251] display_board[8]: xx    |    player_board[8]: xx    |    current_board[8]: xx [C:/Tetris/Tetris/Tetris/Tetris.srcs/sources_1/new/main.v:49]
INFO: [Synth 8-251] display_board[7]: xx    |    player_board[7]: xx    |    current_board[7]: xx [C:/Tetris/Tetris/Tetris/Tetris.srcs/sources_1/new/main.v:49]
INFO: [Synth 8-251] display_board[6]: xx    |    player_board[6]: xx    |    current_board[6]: xx [C:/Tetris/Tetris/Tetris/Tetris.srcs/sources_1/new/main.v:49]
INFO: [Synth 8-251] display_board[5]: xx    |    player_board[5]: xx    |    current_board[5]: xx [C:/Tetris/Tetris/Tetris/Tetris.srcs/sources_1/new/main.v:49]
INFO: [Synth 8-251] display_board[4]: xx    |    player_board[4]: xx    |    current_board[4]: xx [C:/Tetris/Tetris/Tetris/Tetris.srcs/sources_1/new/main.v:49]
INFO: [Synth 8-251] display_board[3]: xx    |    player_board[3]: xx    |    current_board[3]: xx [C:/Tetris/Tetris/Tetris/Tetris.srcs/sources_1/new/main.v:49]
INFO: [Synth 8-251] display_board[2]: xx    |    player_board[2]: xx    |    current_board[2]: xx [C:/Tetris/Tetris/Tetris/Tetris.srcs/sources_1/new/main.v:49]
INFO: [Synth 8-251] display_board[1]: xx    |    player_board[1]: xx    |    current_board[1]: xx [C:/Tetris/Tetris/Tetris/Tetris.srcs/sources_1/new/main.v:49]
INFO: [Synth 8-251] display_board[0]: xx    |    player_board[0]: xx    |    current_board[0]: xx [C:/Tetris/Tetris/Tetris/Tetris.srcs/sources_1/new/main.v:49]
INFO: [Synth 8-6155] done synthesizing module 'main' (3#1) [C:/Tetris/Tetris/Tetris/Tetris.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.766 ; gain = 58.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.766 ; gain = 58.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.766 ; gain = 58.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1168.766 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Tetris/Tetris/Tetris/Tetris.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Tetris/Tetris/Tetris/Tetris.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Tetris/Tetris/Tetris/Tetris.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1274.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1274.695 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1274.695 ; gain = 163.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1274.695 ; gain = 163.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1274.695 ; gain = 163.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1274.695 ; gain = 163.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   4 Input      8 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 82    
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 51    
	   3 Input    8 Bit        Muxes := 15    
	   8 Input    8 Bit        Muxes := 4     
	   8 Input    6 Bit        Muxes := 5     
	  16 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1274.695 ; gain = 163.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1274.695 ; gain = 163.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1368.988 ; gain = 258.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1370.047 ; gain = 259.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1374.707 ; gain = 263.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1374.707 ; gain = 263.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1374.707 ; gain = 263.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1374.707 ; gain = 263.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1374.707 ; gain = 263.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1374.707 ; gain = 263.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    74|
|3     |LUT1   |    36|
|4     |LUT2   |   283|
|5     |LUT3   |    41|
|6     |LUT4   |   103|
|7     |LUT5   |   153|
|8     |LUT6   |   155|
|9     |FDCE   |   572|
|10    |FDPE   |     5|
|11    |IBUF   |     2|
|12    |OBUF   |    14|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1374.707 ; gain = 263.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1374.707 ; gain = 158.012
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1374.707 ; gain = 263.941
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1386.738 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1386.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1386.738 ; gain = 275.973
INFO: [Common 17-1381] The checkpoint 'C:/Tetris/Tetris/Tetris/Tetris.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 14:56:04 2024...
