## BatteryAlgorithms

> `/System/Library/PrivateFrameworks/BatteryAlgorithms.framework/BatteryAlgorithms`

```diff

 46.0.0.0.0
-  __TEXT.__text: 0x16e08
+  __TEXT.__text: 0x18064
   __TEXT.__auth_stubs: 0x510
   __TEXT.__objc_methlist: 0x23c
   __TEXT.__const: 0x340
-  __TEXT.__gcc_except_tab: 0x1ed4
-  __TEXT.__cstring: 0x1abc
+  __TEXT.__gcc_except_tab: 0x1f44
+  __TEXT.__cstring: 0x1afd
   __TEXT.__oslogstring: 0x6e
   __TEXT.__unwind_info: 0x550
   __TEXT.__objc_classname: 0x38

   __DATA_CONST.__objc_superrefs: 0x10
   __DATA_CONST.__objc_arraydata: 0x210
   __AUTH_CONST.__auth_got: 0x298
-  __AUTH_CONST.__auth_ptr: 0x8
-  __AUTH_CONST.__cfstring: 0x1d40
+  __AUTH_CONST.__auth_ptr: 0x10
+  __AUTH_CONST.__cfstring: 0x1ea0
   __AUTH_CONST.__objc_const: 0xaa8
-  __AUTH_CONST.__objc_intobj: 0xed0
+  __AUTH_CONST.__objc_intobj: 0x1998
   __AUTH_CONST.__objc_dictobj: 0xa0
   __AUTH_CONST.__objc_doubleobj: 0x90
   __AUTH_CONST.__objc_arrayobj: 0x138
   __AUTH.__objc_data: 0x50
   __DATA.__objc_ivar: 0x54
-  __DATA.__data: 0x1d2e78
+  __DATA.__data: 0x33e040
   __DATA_DIRTY.__objc_data: 0x50
   __DATA_DIRTY.__bss: 0x10
   - /System/Library/Frameworks/CoreFoundation.framework/CoreFoundation

   - /usr/lib/libc++.1.dylib
   - /usr/lib/libobjc.A.dylib
   Functions: 242
-  Symbols:   543
-  CStrings:  429
+  Symbols:   669
+  CStrings:  440
 
Symbols:
+ _gACAMAgingModelParameterD94ATL
+ _gResistanceNegChgRawDataD47COS
+ _gResistancePosChgRawDataD47ATL
+ _gACAMConfigurationD94ATL
+ _gResistancePosChgRawDataD94LGC
+ _gACAMCommonParameterD94ATL
+ _gResistanceNegDcgRawDataD48ATL
+ _gCRateDcgRawDataD47ATL
+ _gResistancePosDcgRawDataD93ATL
+ _gCRateDcgRawDataD94LGC
+ _gOcpNegRawDataD47COS
+ _gWRcFreshRawDataD94ATL
+ _gOcpNegRawDataD48LGC
+ _gSocGridRawDataD48ATL
+ _gACAMAgingModelParameterD48ATL
+ _gACAMAgingTableD94LGC
+ _gACAMAgingUpdatorParameterD93ATL
+ _gResistanceNegDcgRawDataD93ATL
+ _gACAMAgingUpdatorParameterD94ATL
+ _gACAMCommonParameterD94LGC
+ _gCRateChgGridRawDataD48ATL
+ _gResistancePosChgRawDataD48ATL
+ _gWRcFreshRawDataD48ATL
+ _gOcpPosRawDataD48ATL
+ _gResistancePosDcgRawDataD48ATL
+ _gACAMCommonParameterD93ATL
+ _gACAMConfigurationD93ATL
+ _gResistancePosDcgRawDataD94ATL
+ _gWRaFreshRawDataD47ATL
+ _gOcpPosRawDataD48LGC
+ _gCRateDcgRawDataD48LGC
+ _gOcpNegRawDataD47ATL
+ _gACAMConfigurationD47ATL
+ _gResistanceNegChgRawDataD94LGC
+ _gTempGridRawDataD48LGC
+ _gSocGridRawDataD48LGC
+ _gACAMAgingTableD94ATL
+ _gResistanceNegChgRawDataD48ATL
+ _gACAMCommonParameterD47ATL
+ _gACAMAgingTableD93ATL
+ _gResistanceNegDcgRawDataD94ATL
+ _gACAMAgingUpdatorParameterD48ATL
+ _gACAMAgingTableD48ATL
+ _gACAMCommonParameterD48LGC
+ _gResistancePosChgRawDataD93ATL
+ _gSocGridRawDataD94ATL
+ _gACAMCommonParameterD48ATL
+ _gResistanceNegChgRawDataD47ATL
+ _gResistancePosChgRawDataD47COS
+ _gACAMAgingModelParameterD93ATL
+ _gACAMAgingUpdatorParameterD94LGC
+ _gOcpNegRawDataD94ATL
+ _gACAMAgingTableD47COS
+ _gResistancePosChgRawDataD48LGC
+ _gCRateDcgGridRawDataD48ATL
+ _gWRcFreshRawDataD47COS
+ _gOcpNegRawDataD48ATL
+ _gCRateChgGridRawDataD47COS
+ _gSocGridRawDataD47ATL
+ _gOcpPosRawDataD47COS
+ _gCRateDcgRawDataD48ATL
+ _gResistanceNegDcgRawDataD47COS
+ _gResistancePosDcgRawDataD47COS
+ _gTempGridRawDataD47COS
+ _gACAMCommonParameterD47COS
+ _gCRateChgGridRawDataD93ATL
+ _gCRateChgGridRawDataD94LGC
+ _gWRcFreshRawDataD47ATL
+ _gResistanceNegDcgRawDataD48LGC
+ _gACAMAgingUpdatorParameterD47ATL
+ _gWRaFreshRawDataD47COS
+ _gCRateDcgRawDataD47COS
+ _gCRateDcgGridRawDataD47ATL
+ _gOcpNegRawDataD94LGC
+ _gResistancePosDcgRawDataD94LGC
+ _gSocGridRawDataD93ATL
+ _gACAMConfigurationD48LGC
+ _gTempGridRawDataD94LGC
+ _gACAMAgingModelParameterD47ATL
+ _gCRateChgGridRawDataD94ATL
+ _gACAMAgingModelParameterD47COS
+ _gACAMConfigurationD94LGC
+ _gACAMAgingUpdatorParameterD48LGC
+ _gResistanceNegDcgRawDataD94LGC
+ _gTempGridRawDataD94ATL
+ _gResistancePosChgRawDataD94ATL
+ _gResistancePosDcgRawDataD48LGC
+ _gCRateDcgGridRawDataD48LGC
+ _gACAMAgingTableD48LGC
+ _gCRateDcgGridRawDataD47COS
+ _gWRcFreshRawDataD93ATL
+ _gOcpPosRawDataD93ATL
+ _gResistanceNegChgRawDataD94ATL
+ _gTempGridRawDataD48ATL
+ _gWRcFreshRawDataD48LGC
+ _gOcpPosRawDataD94ATL
+ _gSocGridRawDataD94LGC
+ _gWRaFreshRawDataD94LGC
+ _gCRateDcgGridRawDataD93ATL
+ _gCRateDcgGridRawDataD94LGC
+ _gWRaFreshRawDataD48ATL
+ _gACAMConfigurationD47COS
+ _gACAMConfigurationD48ATL
+ _gCRateDcgRawDataD94ATL
+ _gCRateChgGridRawDataD47ATL
+ _gOcpPosRawDataD94LGC
+ _gResistanceNegDcgRawDataD47ATL
+ _gCRateDcgGridRawDataD94ATL
+ _gOcpPosRawDataD47ATL
+ _gWRaFreshRawDataD94ATL
+ _gResistancePosDcgRawDataD47ATL
+ _gOcpNegRawDataD93ATL
+ _gTempGridRawDataD47ATL
+ _gCRateChgGridRawDataD48LGC
+ _gACAMAgingModelParameterD48LGC
+ _gACAMAgingTableD47ATL
+ _gResistanceNegChgRawDataD93ATL
+ _gWRcFreshRawDataD94LGC
+ _gTempGridRawDataD93ATL
+ _gWRaFreshRawDataD48LGC
+ _gACAMAgingUpdatorParameterD47COS
+ _gSocGridRawDataD47COS
+ _gResistanceNegChgRawDataD48LGC
+ _gWRaFreshRawDataD93ATL
+ _gACAMAgingModelParameterD94LGC
+ _gCRateDcgRawDataD93ATL
CStrings:
+ "D94"
+ "D94ATL"
+ "D48LGC"
+ "D93"
+ "D93ATL"
+ "D48"
+ "D94LGC"
+ "D48ATL"
+ "D47"
+ "D47ATL"
+ "D47COS"

```
