{
  "Top": "top_kernel",
  "RtlTop": "top_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<24, 8, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "A_address0",
          "name": "A_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_ce0",
          "name": "A_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_q0",
          "name": "A_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "C": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<24, 8, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "C_address0",
          "name": "C_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_ce0",
          "name": "C_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_we0",
          "name": "C_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_d0",
          "name": "C_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_address1",
          "name": "C_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_ce1",
          "name": "C_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_we1",
          "name": "C_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_d1",
          "name": "C_d1",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "38986",
    "Latency": "38985"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top_kernel",
    "Version": "1.0",
    "DisplayName": "Top_kernel",
    "Revision": "2114453617",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/top.cpp"],
    "TestBench": ["..\/..\/host.cpp"],
    "Vhdl": [
      "impl\/vhdl\/top_kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/top_kernel_mul_24s_24s_48_1_1.vhd",
      "impl\/vhdl\/top_kernel_mul_40s_42ns_81_1_1.vhd",
      "impl\/vhdl\/top_kernel_sdiv_40ns_24s_40_44_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_9_2_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_9_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_15_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_17_3_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_17_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_27_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_27_6_24_1_1_x.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_31_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_33_4_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_33_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_51_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_51_6_24_1_1_x.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_51_6_24_1_1_x0.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_51_6_24_1_1_x1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_59_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_59_6_24_1_1_x.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_65_5_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x0.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x2.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x3.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x4.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x5.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_115_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_115_6_24_1_1_x.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_115_6_24_1_1_x0.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_115_6_24_1_1_x1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_129_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_513_8_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_tmp_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_tmp_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Outline_phase1_row.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Outline_VITIS_LOOP_54_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_init_col_sums.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_phase1_norm.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_phase1_sum.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_phase2_accum_row.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_phase2_write_row.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_11_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_31_2.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_31_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_39_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_39_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_41_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_49_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_56_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_6_VITIS_LOOP_56_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_2.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_63_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_64_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_67_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_58.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_59.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_510.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_511.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_512.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_513.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_514.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_515.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_71_8_VITIS_LOOP_72_9.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_83_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_98.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_99.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_910.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_911.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_912.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_913.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_914.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_916.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_917.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_918.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_919.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_920.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_921.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_922.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_924.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_925.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_926.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_928.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_929.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_930.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_96_9.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_99_10.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1315.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1317.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1319.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1320.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1321.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1332.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1333.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1335.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1336.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1337.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1339.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1340.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1341.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1343.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1344.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1345.vhd",
      "impl\/vhdl\/top_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/top_kernel_mul_24s_24s_48_1_1.v",
      "impl\/verilog\/top_kernel_mul_40s_42ns_81_1_1.v",
      "impl\/verilog\/top_kernel_sdiv_40ns_24s_40_44_1.v",
      "impl\/verilog\/top_kernel_sparsemux_9_2_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_9_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_15_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_17_3_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_17_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_27_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_27_6_24_1_1_x.v",
      "impl\/verilog\/top_kernel_sparsemux_31_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_33_4_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_33_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_51_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_51_6_24_1_1_x.v",
      "impl\/verilog\/top_kernel_sparsemux_51_6_24_1_1_x0.v",
      "impl\/verilog\/top_kernel_sparsemux_51_6_24_1_1_x1.v",
      "impl\/verilog\/top_kernel_sparsemux_59_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_59_6_24_1_1_x.v",
      "impl\/verilog\/top_kernel_sparsemux_65_5_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x0.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x1.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x2.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x3.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x4.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x5.v",
      "impl\/verilog\/top_kernel_sparsemux_115_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_115_6_24_1_1_x.v",
      "impl\/verilog\/top_kernel_sparsemux_115_6_24_1_1_x0.v",
      "impl\/verilog\/top_kernel_sparsemux_115_6_24_1_1_x1.v",
      "impl\/verilog\/top_kernel_sparsemux_129_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_513_8_24_1_1.v",
      "impl\/verilog\/top_kernel_tmp_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_tmp_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_tmp_RAM_T2P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_tmp_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_T2P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_T2P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_Outline_phase1_row.v",
      "impl\/verilog\/top_kernel_top_kernel_Outline_VITIS_LOOP_54_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_init_col_sums.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_phase1_norm.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_phase1_sum.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_phase2_accum_row.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_phase2_write_row.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_11_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_31_2.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_31_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_39_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_39_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_41_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_49_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_56_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_6_VITIS_LOOP_56_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_2.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_63_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_64_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_67_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_58.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_59.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_510.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_511.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_512.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_513.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_514.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_515.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_71_8_VITIS_LOOP_72_9.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_83_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_98.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_99.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_910.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_911.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_912.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_913.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_914.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_916.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_917.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_918.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_919.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_920.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_921.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_922.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_924.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_925.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_926.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_928.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_929.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_930.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_96_9.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_99_10.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1315.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1317.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1319.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1320.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1321.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1332.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1333.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1335.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1336.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1337.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1339.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1340.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1341.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1343.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1344.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1345.v",
      "impl\/verilog\/top_kernel.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/top_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "A_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"A_address0": "DATA"},
      "ports": ["A_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_q0": "DATA"},
      "ports": ["A_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "C_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"C_address0": "DATA"},
      "ports": ["C_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_d0": "DATA"},
      "ports": ["C_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"C_address1": "DATA"},
      "ports": ["C_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_d1": "DATA"},
      "ports": ["C_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "A_address0": {
      "dir": "out",
      "width": "14"
    },
    "A_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_q0": {
      "dir": "in",
      "width": "24"
    },
    "C_address0": {
      "dir": "out",
      "width": "14"
    },
    "C_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_address1": {
      "dir": "out",
      "width": "14"
    },
    "C_ce1": {
      "dir": "out",
      "width": "1"
    },
    "C_we1": {
      "dir": "out",
      "width": "1"
    },
    "C_d1": {
      "dir": "out",
      "width": "24"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top_kernel",
      "BindInstances": "icmp_ln36_fu_1674_p2 add_ln36_fu_1680_p2 add_ln51_fu_2223_p2 xor_ln51_fu_2249_p2 and_ln51_fu_2255_p2 xor_ln51_1_fu_2261_p2 select_ln51_fu_2267_p3 denom_1_fu_2275_p3 top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_U top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_U top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_U top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_U top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_U top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_U",
      "Instances": [
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_43_3",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_874",
          "BindInstances": "icmp_ln43_fu_1061_p2 add_ln43_fu_1067_p2 add_ln45_fu_1077_p2 add_ln47_fu_1558_p2 add_ln47_1_fu_1564_p2 xor_ln47_fu_1586_p2 and_ln47_fu_1592_p2 xor_ln47_1_fu_1598_p2 select_ln47_fu_1604_p3 select_ln47_1_fu_1612_p3"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_67_5",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_946",
          "BindInstances": "icmp_ln67_fu_1557_p2 add_ln67_fu_1563_p2 sparsemux_129_6_24_1_1_U265 mul_40s_42ns_81_1_1_U264 sub_ln69_fu_2003_p2 select_ln69_1_fu_2027_p3 sub_ln69_1_fu_2038_p2 select_ln69_2_fu_2044_p3 or_ln69_fu_2082_p2 xor_ln69_fu_2088_p2 and_ln69_fu_2094_p2 and_ln69_2_fu_2100_p2 xor_ln69_1_fu_2106_p2 and_ln69_1_fu_2112_p2 select_ln69_fu_2118_p3 or_ln69_1_fu_2126_p2 scale_64_fu_2132_p3"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_54_4",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1078",
          "BindInstances": "sparsemux_9_6_24_1_1_U68 sdiv_40ns_24s_40_44_1_U69 icmp_ln60_fu_2861_p2 icmp_ln60_1_fu_2867_p2 or_ln60_fu_2873_p2 xor_ln60_fu_2879_p2 and_ln60_fu_2885_p2 xor_ln60_1_fu_2891_p2 or_ln60_1_fu_2897_p2 and_ln60_1_fu_2903_p2 select_ln60_fu_2909_p3 or_ln60_2_fu_2917_p2 t_1_fu_2923_p3 sparsemux_9_6_24_1_1_U100 col_sum_64_fu_2963_p2 add_ln62_1_fu_2969_p2 icmp_ln62_fu_2975_p2 xor_ln62_fu_3006_p2 and_ln62_fu_3012_p2 xor_ln62_1_fu_3018_p2 and_ln62_1_fu_3024_p2 xor_ln62_2_fu_3030_p2 sparsemux_9_6_24_1_1_U70 sdiv_40ns_24s_40_44_1_U71 icmp_ln60_2_fu_3075_p2 icmp_ln60_3_fu_3081_p2 or_ln60_3_fu_3087_p2 xor_ln60_2_fu_3093_p2 and_ln60_2_fu_3099_p2 xor_ln60_3_fu_3105_p2 or_ln60_4_fu_3111_p2 and_ln60_3_fu_3117_p2 select_ln60_2_fu_3123_p3 or_ln60_5_fu_3131_p2 t_3_fu_3137_p3 sparsemux_9_6_24_1_1_U101 col_sum_65_fu_3177_p2 add_ln62_2_fu_3183_p2 icmp_ln62_2_fu_3189_p2 xor_ln62_3_fu_3220_p2 and_ln62_2_fu_3226_p2 xor_ln62_4_fu_3232_p2 and_ln62_3_fu_3238_p2 xor_ln62_5_fu_3244_p2 sparsemux_9_6_24_1_1_U72 sdiv_40ns_24s_40_44_1_U73 icmp_ln60_4_fu_3289_p2 icmp_ln60_5_fu_3295_p2 or_ln60_6_fu_3301_p2 xor_ln60_4_fu_3307_p2 and_ln60_4_fu_3313_p2 xor_ln60_5_fu_3319_p2 or_ln60_7_fu_3325_p2 and_ln60_5_fu_3331_p2 select_ln60_4_fu_3337_p3 or_ln60_8_fu_3345_p2 t_5_fu_3351_p3 sparsemux_9_6_24_1_1_U102 col_sum_66_fu_3391_p2 add_ln62_3_fu_3397_p2 icmp_ln62_3_fu_3403_p2 xor_ln62_6_fu_3434_p2 and_ln62_4_fu_3440_p2 xor_ln62_7_fu_3446_p2 and_ln62_5_fu_3452_p2 xor_ln62_8_fu_3458_p2 sparsemux_9_6_24_1_1_U74 sdiv_40ns_24s_40_44_1_U75 icmp_ln60_6_fu_3503_p2 icmp_ln60_7_fu_3509_p2 or_ln60_9_fu_3515_p2 xor_ln60_6_fu_3521_p2 and_ln60_6_fu_3527_p2 xor_ln60_7_fu_3533_p2 or_ln60_10_fu_3539_p2 and_ln60_7_fu_3545_p2 select_ln60_6_fu_3551_p3 or_ln60_11_fu_3559_p2 t_7_fu_3565_p3 sparsemux_9_6_24_1_1_U103 col_sum_67_fu_3605_p2 add_ln62_4_fu_3611_p2 icmp_ln62_4_fu_3617_p2 xor_ln62_9_fu_3648_p2 and_ln62_6_fu_3654_p2 xor_ln62_10_fu_3660_p2 and_ln62_7_fu_3666_p2 xor_ln62_11_fu_3672_p2 sparsemux_9_6_24_1_1_U76 sdiv_40ns_24s_40_44_1_U77 icmp_ln60_8_fu_3717_p2 icmp_ln60_9_fu_3723_p2 or_ln60_12_fu_3729_p2 xor_ln60_8_fu_3735_p2 and_ln60_8_fu_3741_p2 xor_ln60_9_fu_3747_p2 or_ln60_13_fu_3753_p2 and_ln60_9_fu_3759_p2 select_ln60_8_fu_3765_p3 or_ln60_14_fu_3773_p2 t_9_fu_3779_p3 sparsemux_9_6_24_1_1_U104 col_sum_68_fu_3819_p2 add_ln62_5_fu_3825_p2 icmp_ln62_5_fu_3831_p2 xor_ln62_12_fu_3862_p2 and_ln62_8_fu_3868_p2 xor_ln62_13_fu_3874_p2 and_ln62_9_fu_3880_p2 xor_ln62_14_fu_3886_p2 sparsemux_9_6_24_1_1_U78 sdiv_40ns_24s_40_44_1_U79 icmp_ln60_10_fu_3931_p2 icmp_ln60_11_fu_3937_p2 or_ln60_15_fu_3943_p2 xor_ln60_10_fu_3949_p2 and_ln60_10_fu_3955_p2 xor_ln60_11_fu_3961_p2 or_ln60_16_fu_3967_p2 and_ln60_11_fu_3973_p2 select_ln60_10_fu_3979_p3 or_ln60_17_fu_3987_p2 t_11_fu_3993_p3 sparsemux_9_6_24_1_1_U105 col_sum_69_fu_4033_p2 add_ln62_6_fu_4039_p2 icmp_ln62_6_fu_4045_p2 xor_ln62_15_fu_4076_p2 and_ln62_10_fu_4082_p2 xor_ln62_16_fu_4088_p2 and_ln62_11_fu_4094_p2 xor_ln62_17_fu_4100_p2 sparsemux_9_6_24_1_1_U80 sdiv_40ns_24s_40_44_1_U81 icmp_ln60_12_fu_4145_p2 icmp_ln60_13_fu_4151_p2 or_ln60_18_fu_4157_p2 xor_ln60_12_fu_4163_p2 and_ln60_12_fu_4169_p2 xor_ln60_13_fu_4175_p2 or_ln60_19_fu_4181_p2 and_ln60_13_fu_4187_p2 select_ln60_12_fu_4193_p3 or_ln60_20_fu_4201_p2 t_13_fu_4207_p3 sparsemux_9_6_24_1_1_U106 col_sum_70_fu_4247_p2 add_ln62_7_fu_4253_p2 icmp_ln62_7_fu_4259_p2 xor_ln62_18_fu_4290_p2 and_ln62_12_fu_4296_p2 xor_ln62_19_fu_4302_p2 and_ln62_13_fu_4308_p2 xor_ln62_20_fu_4314_p2 sparsemux_9_6_24_1_1_U82 sdiv_40ns_24s_40_44_1_U83 icmp_ln60_14_fu_4359_p2 icmp_ln60_15_fu_4365_p2 or_ln60_21_fu_4371_p2 xor_ln60_14_fu_4377_p2 and_ln60_14_fu_4383_p2 xor_ln60_15_fu_4389_p2 or_ln60_22_fu_4395_p2 and_ln60_15_fu_4401_p2 select_ln60_14_fu_4407_p3 or_ln60_23_fu_4415_p2 t_15_fu_4421_p3 sparsemux_9_6_24_1_1_U107 col_sum_71_fu_4461_p2 add_ln62_8_fu_4467_p2 icmp_ln62_8_fu_4473_p2 xor_ln62_21_fu_4504_p2 and_ln62_14_fu_4510_p2 xor_ln62_22_fu_4516_p2 and_ln62_15_fu_4522_p2 xor_ln62_23_fu_4528_p2 sparsemux_9_6_24_1_1_U84 sdiv_40ns_24s_40_44_1_U85 icmp_ln60_16_fu_4573_p2 icmp_ln60_17_fu_4579_p2 or_ln60_24_fu_4585_p2 xor_ln60_16_fu_4591_p2 and_ln60_16_fu_4597_p2 xor_ln60_17_fu_4603_p2 or_ln60_25_fu_4609_p2 and_ln60_17_fu_4615_p2 select_ln60_16_fu_4621_p3 or_ln60_26_fu_4629_p2 t_17_fu_4635_p3 sparsemux_9_6_24_1_1_U108 col_sum_72_fu_4675_p2 add_ln62_9_fu_4681_p2 icmp_ln62_9_fu_4687_p2 xor_ln62_24_fu_4718_p2 and_ln62_16_fu_4724_p2 xor_ln62_25_fu_4730_p2 and_ln62_17_fu_4736_p2 xor_ln62_26_fu_4742_p2 sparsemux_9_6_24_1_1_U86 sdiv_40ns_24s_40_44_1_U87 icmp_ln60_18_fu_4787_p2 icmp_ln60_19_fu_4793_p2 or_ln60_27_fu_4799_p2 xor_ln60_18_fu_4805_p2 and_ln60_18_fu_4811_p2 xor_ln60_19_fu_4817_p2 or_ln60_28_fu_4823_p2 and_ln60_19_fu_4829_p2 select_ln60_18_fu_4835_p3 or_ln60_29_fu_4843_p2 t_19_fu_4849_p3 sparsemux_9_6_24_1_1_U109 col_sum_73_fu_4889_p2 add_ln62_10_fu_4895_p2 icmp_ln62_10_fu_4901_p2 xor_ln62_27_fu_4932_p2 and_ln62_18_fu_4938_p2 xor_ln62_28_fu_4944_p2 and_ln62_19_fu_4950_p2 xor_ln62_29_fu_4956_p2 sparsemux_9_6_24_1_1_U88 sdiv_40ns_24s_40_44_1_U89 icmp_ln60_20_fu_5001_p2 icmp_ln60_21_fu_5007_p2 or_ln60_30_fu_5013_p2 xor_ln60_20_fu_5019_p2 and_ln60_20_fu_5025_p2 xor_ln60_21_fu_5031_p2 or_ln60_31_fu_5037_p2 and_ln60_21_fu_5043_p2 select_ln60_20_fu_5049_p3 or_ln60_32_fu_5057_p2 t_21_fu_5063_p3 sparsemux_9_6_24_1_1_U110 col_sum_74_fu_5103_p2 add_ln62_11_fu_5109_p2 icmp_ln62_11_fu_5115_p2 xor_ln62_30_fu_5146_p2 and_ln62_20_fu_5152_p2 xor_ln62_31_fu_5158_p2 and_ln62_21_fu_5164_p2 xor_ln62_32_fu_5170_p2 sparsemux_9_6_24_1_1_U90 sdiv_40ns_24s_40_44_1_U91 icmp_ln60_22_fu_5215_p2 icmp_ln60_23_fu_5221_p2 or_ln60_33_fu_5227_p2 xor_ln60_22_fu_5233_p2 and_ln60_22_fu_5239_p2 xor_ln60_23_fu_5245_p2 or_ln60_34_fu_5251_p2 and_ln60_23_fu_5257_p2 select_ln60_22_fu_5263_p3 or_ln60_35_fu_5271_p2 t_23_fu_5277_p3 sparsemux_9_6_24_1_1_U111 col_sum_75_fu_5317_p2 add_ln62_12_fu_5323_p2 icmp_ln62_12_fu_5329_p2 xor_ln62_33_fu_5360_p2 and_ln62_22_fu_5366_p2 xor_ln62_34_fu_5372_p2 and_ln62_23_fu_5378_p2 xor_ln62_35_fu_5384_p2 sparsemux_9_6_24_1_1_U92 sdiv_40ns_24s_40_44_1_U93 icmp_ln60_24_fu_5429_p2 icmp_ln60_25_fu_5435_p2 or_ln60_36_fu_5441_p2 xor_ln60_24_fu_5447_p2 and_ln60_24_fu_5453_p2 xor_ln60_25_fu_5459_p2 or_ln60_37_fu_5465_p2 and_ln60_25_fu_5471_p2 select_ln60_24_fu_5477_p3 or_ln60_38_fu_5485_p2 t_25_fu_5491_p3 sparsemux_9_6_24_1_1_U112 col_sum_76_fu_5531_p2 add_ln62_13_fu_5537_p2 icmp_ln62_13_fu_5543_p2 xor_ln62_36_fu_5574_p2 and_ln62_24_fu_5580_p2 xor_ln62_37_fu_5586_p2 and_ln62_25_fu_5592_p2 xor_ln62_38_fu_5598_p2 sparsemux_9_6_24_1_1_U94 sdiv_40ns_24s_40_44_1_U95 icmp_ln60_26_fu_5643_p2 icmp_ln60_27_fu_5649_p2 or_ln60_39_fu_5655_p2 xor_ln60_26_fu_5661_p2 and_ln60_26_fu_5667_p2 xor_ln60_27_fu_5673_p2 or_ln60_40_fu_5679_p2 and_ln60_27_fu_5685_p2 select_ln60_26_fu_5691_p3 or_ln60_41_fu_5699_p2 t_27_fu_5705_p3 sparsemux_9_6_24_1_1_U113 col_sum_77_fu_5745_p2 add_ln62_14_fu_5751_p2 icmp_ln62_14_fu_5757_p2 xor_ln62_39_fu_5788_p2 and_ln62_26_fu_5794_p2 xor_ln62_40_fu_5800_p2 and_ln62_27_fu_5806_p2 xor_ln62_41_fu_5812_p2 sparsemux_9_6_24_1_1_U96 sdiv_40ns_24s_40_44_1_U97 icmp_ln60_28_fu_5857_p2 icmp_ln60_29_fu_5863_p2 or_ln60_42_fu_5869_p2 xor_ln60_28_fu_5875_p2 and_ln60_28_fu_5881_p2 xor_ln60_29_fu_5887_p2 or_ln60_43_fu_5893_p2 and_ln60_29_fu_5899_p2 select_ln60_28_fu_5905_p3 or_ln60_44_fu_5913_p2 t_29_fu_5919_p3 sparsemux_9_6_24_1_1_U114 col_sum_78_fu_5959_p2 add_ln62_15_fu_5965_p2 icmp_ln62_15_fu_5971_p2 xor_ln62_42_fu_6002_p2 and_ln62_28_fu_6008_p2 xor_ln62_43_fu_6014_p2 and_ln62_29_fu_6020_p2 xor_ln62_44_fu_6026_p2 sparsemux_9_6_24_1_1_U98 sdiv_40ns_24s_40_44_1_U99 icmp_ln60_30_fu_6071_p2 icmp_ln60_31_fu_6077_p2 or_ln60_45_fu_6083_p2 xor_ln60_30_fu_6089_p2 and_ln60_30_fu_6095_p2 xor_ln60_31_fu_6101_p2 or_ln60_46_fu_6107_p2 and_ln60_31_fu_6113_p2 select_ln60_30_fu_6119_p3 or_ln60_47_fu_6127_p2 t_31_fu_6133_p3 sparsemux_9_6_24_1_1_U115 col_sum_79_fu_6173_p2 add_ln62_16_fu_6179_p2 icmp_ln62_16_fu_6185_p2 xor_ln62_45_fu_6216_p2 and_ln62_30_fu_6222_p2 xor_ln62_46_fu_6228_p2 and_ln62_31_fu_6234_p2 xor_ln62_47_fu_6240_p2 add_ln54_fu_2794_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1244",
          "BindInstances": "icmp_ln73_fu_1197_p2 add_ln73_1_fu_1203_p2 add_ln73_fu_1219_p2 select_ln74_fu_1233_p3 select_ln73_fu_1241_p3 sparsemux_9_6_24_1_1_U398 mul_24s_24s_48_1_1_U396 add_ln77_fu_1758_p2 xor_ln77_fu_1772_p2 and_ln77_fu_1778_p2 grp_fu_1093_p2 grp_fu_1107_p2 grp_fu_1113_p2 select_ln77_fu_1792_p3 xor_ln77_1_fu_1800_p2 and_ln77_1_fu_1806_p2 select_ln77_1_fu_1812_p3 and_ln77_2_fu_1820_p2 xor_ln77_2_fu_1826_p2 or_ln77_fu_1832_p2 xor_ln77_3_fu_1838_p2 and_ln77_3_fu_1844_p2 and_ln77_4_fu_1850_p2 or_ln77_32_fu_1856_p2 xor_ln77_4_fu_1862_p2 and_ln77_5_fu_1868_p2 select_ln77_2_fu_1874_p3 or_ln77_1_fu_1882_p2 select_ln77_3_fu_1888_p3 sparsemux_9_6_24_1_1_U399 mul_24s_24s_48_1_1_U397 add_ln77_1_fu_1917_p2 xor_ln77_5_fu_1931_p2 and_ln77_6_fu_1937_p2 grp_fu_1153_p2 grp_fu_1167_p2 grp_fu_1173_p2 select_ln77_4_fu_1951_p3 xor_ln77_6_fu_1959_p2 and_ln77_7_fu_1965_p2 select_ln77_5_fu_1971_p3 and_ln77_8_fu_1979_p2 xor_ln77_7_fu_1985_p2 or_ln77_2_fu_1991_p2 xor_ln77_8_fu_1997_p2 and_ln77_9_fu_2003_p2 and_ln77_10_fu_2009_p2 or_ln77_33_fu_2015_p2 xor_ln77_9_fu_2021_p2 and_ln77_11_fu_2027_p2 select_ln77_6_fu_2033_p3 or_ln77_3_fu_2041_p2 select_ln77_7_fu_2047_p3 sparsemux_9_6_24_1_1_U400 mul_24s_24s_48_1_1_U396 add_ln77_2_fu_2102_p2 xor_ln77_10_fu_2116_p2 and_ln77_12_fu_2122_p2 grp_fu_1093_p2 grp_fu_1107_p2 grp_fu_1113_p2 select_ln77_8_fu_2136_p3 xor_ln77_11_fu_2144_p2 and_ln77_13_fu_2150_p2 select_ln77_9_fu_2156_p3 and_ln77_14_fu_2164_p2 xor_ln77_12_fu_2170_p2 or_ln77_4_fu_2176_p2 xor_ln77_13_fu_2182_p2 and_ln77_15_fu_2188_p2 and_ln77_16_fu_2194_p2 or_ln77_34_fu_2200_p2 xor_ln77_14_fu_2206_p2 and_ln77_17_fu_2212_p2 select_ln77_10_fu_2218_p3 or_ln77_5_fu_2226_p2 select_ln77_11_fu_2232_p3 sparsemux_9_6_24_1_1_U401 mul_24s_24s_48_1_1_U397 add_ln77_3_fu_2260_p2 xor_ln77_15_fu_2274_p2 and_ln77_18_fu_2280_p2 grp_fu_1153_p2 grp_fu_1167_p2 grp_fu_1173_p2 select_ln77_12_fu_2294_p3 xor_ln77_16_fu_2302_p2 and_ln77_19_fu_2308_p2 select_ln77_13_fu_2314_p3 and_ln77_20_fu_2322_p2 xor_ln77_17_fu_2328_p2 or_ln77_6_fu_2334_p2 xor_ln77_18_fu_2340_p2 and_ln77_21_fu_2346_p2 and_ln77_22_fu_2352_p2 or_ln77_35_fu_2358_p2 xor_ln77_19_fu_2364_p2 and_ln77_23_fu_2370_p2 select_ln77_14_fu_2376_p3 or_ln77_7_fu_2384_p2 select_ln77_15_fu_2390_p3 sparsemux_9_6_24_1_1_U402 mul_24s_24s_48_1_1_U396 add_ln77_4_fu_2472_p2 xor_ln77_20_fu_2486_p2 and_ln77_24_fu_2492_p2 grp_fu_1093_p2 grp_fu_1107_p2 grp_fu_1113_p2 select_ln77_16_fu_2506_p3 xor_ln77_21_fu_2514_p2 and_ln77_25_fu_2520_p2 select_ln77_17_fu_2526_p3 and_ln77_26_fu_2534_p2 xor_ln77_22_fu_2540_p2 or_ln77_8_fu_2546_p2 xor_ln77_23_fu_2552_p2 and_ln77_27_fu_2558_p2 and_ln77_28_fu_2564_p2 or_ln77_36_fu_2570_p2 xor_ln77_24_fu_2576_p2 and_ln77_29_fu_2582_p2 select_ln77_18_fu_2588_p3 or_ln77_9_fu_2596_p2 select_ln77_19_fu_2602_p3 sparsemux_9_6_24_1_1_U403 mul_24s_24s_48_1_1_U397 add_ln77_5_fu_2630_p2 xor_ln77_25_fu_2644_p2 and_ln77_30_fu_2650_p2 grp_fu_1153_p2 grp_fu_1167_p2 grp_fu_1173_p2 select_ln77_20_fu_2664_p3 xor_ln77_26_fu_2672_p2 and_ln77_31_fu_2678_p2 select_ln77_21_fu_2684_p3 and_ln77_32_fu_2692_p2 xor_ln77_27_fu_2698_p2 or_ln77_10_fu_2704_p2 xor_ln77_28_fu_2710_p2 and_ln77_33_fu_2716_p2 and_ln77_34_fu_2722_p2 or_ln77_37_fu_2728_p2 xor_ln77_29_fu_2734_p2 and_ln77_35_fu_2740_p2 select_ln77_22_fu_2746_p3 or_ln77_11_fu_2754_p2 select_ln77_23_fu_2760_p3 sparsemux_9_6_24_1_1_U404 mul_24s_24s_48_1_1_U396 add_ln77_6_fu_2818_p2 xor_ln77_30_fu_2832_p2 and_ln77_36_fu_2838_p2 grp_fu_1093_p2 grp_fu_1107_p2 grp_fu_1113_p2 select_ln77_24_fu_2852_p3 xor_ln77_31_fu_2860_p2 and_ln77_37_fu_2866_p2 select_ln77_25_fu_2872_p3 and_ln77_38_fu_2880_p2 xor_ln77_32_fu_2886_p2 or_ln77_12_fu_2892_p2 xor_ln77_33_fu_2898_p2 and_ln77_39_fu_2904_p2 and_ln77_40_fu_2910_p2 or_ln77_38_fu_2916_p2 xor_ln77_34_fu_2922_p2 and_ln77_41_fu_2928_p2 select_ln77_26_fu_2934_p3 or_ln77_13_fu_2942_p2 select_ln77_27_fu_2948_p3 sparsemux_9_6_24_1_1_U405 mul_24s_24s_48_1_1_U397 add_ln77_7_fu_2976_p2 xor_ln77_35_fu_2990_p2 and_ln77_42_fu_2996_p2 grp_fu_1153_p2 grp_fu_1167_p2 grp_fu_1173_p2 select_ln77_28_fu_3010_p3 xor_ln77_36_fu_3018_p2 and_ln77_43_fu_3024_p2 select_ln77_29_fu_3030_p3 and_ln77_44_fu_3038_p2 xor_ln77_37_fu_3044_p2 or_ln77_14_fu_3050_p2 xor_ln77_38_fu_3056_p2 and_ln77_45_fu_3062_p2 and_ln77_46_fu_3068_p2 or_ln77_39_fu_3074_p2 xor_ln77_39_fu_3080_p2 and_ln77_47_fu_3086_p2 select_ln77_30_fu_3092_p3 or_ln77_15_fu_3100_p2 select_ln77_31_fu_3106_p3 sparsemux_9_6_24_1_1_U406 mul_24s_24s_48_1_1_U396 add_ln77_8_fu_3161_p2 xor_ln77_40_fu_3175_p2 and_ln77_48_fu_3181_p2 grp_fu_1093_p2 grp_fu_1107_p2 grp_fu_1113_p2 select_ln77_32_fu_3195_p3 xor_ln77_41_fu_3203_p2 and_ln77_49_fu_3209_p2 select_ln77_33_fu_3215_p3 and_ln77_50_fu_3223_p2 xor_ln77_42_fu_3229_p2 or_ln77_16_fu_3235_p2 xor_ln77_43_fu_3241_p2 and_ln77_51_fu_3247_p2 and_ln77_52_fu_3253_p2 or_ln77_40_fu_3259_p2 xor_ln77_44_fu_3265_p2 and_ln77_53_fu_3271_p2 select_ln77_34_fu_3277_p3 or_ln77_17_fu_3285_p2 select_ln77_35_fu_3291_p3 sparsemux_9_6_24_1_1_U407 mul_24s_24s_48_1_1_U397 add_ln77_9_fu_3319_p2 xor_ln77_45_fu_3333_p2 and_ln77_54_fu_3339_p2 grp_fu_1153_p2 grp_fu_1167_p2 grp_fu_1173_p2 select_ln77_36_fu_3353_p3 xor_ln77_46_fu_3361_p2 and_ln77_55_fu_3367_p2 select_ln77_37_fu_3373_p3 and_ln77_56_fu_3381_p2 xor_ln77_47_fu_3387_p2 or_ln77_18_fu_3393_p2 xor_ln77_48_fu_3399_p2 and_ln77_57_fu_3405_p2 and_ln77_58_fu_3411_p2 or_ln77_41_fu_3417_p2 xor_ln77_49_fu_3423_p2 and_ln77_59_fu_3429_p2 select_ln77_38_fu_3435_p3 or_ln77_19_fu_3443_p2 select_ln77_39_fu_3449_p3 sparsemux_9_6_24_1_1_U408 mul_24s_24s_48_1_1_U396 add_ln77_10_fu_3507_p2 xor_ln77_50_fu_3521_p2 and_ln77_60_fu_3527_p2 grp_fu_1093_p2 grp_fu_1107_p2 grp_fu_1113_p2 select_ln77_40_fu_3541_p3 xor_ln77_51_fu_3549_p2 and_ln77_61_fu_3555_p2 select_ln77_41_fu_3561_p3 and_ln77_62_fu_3569_p2 xor_ln77_52_fu_3575_p2 or_ln77_20_fu_3581_p2 xor_ln77_53_fu_3587_p2 and_ln77_63_fu_3593_p2 and_ln77_64_fu_3599_p2 or_ln77_42_fu_3605_p2 xor_ln77_54_fu_3611_p2 and_ln77_65_fu_3617_p2 select_ln77_42_fu_3623_p3 or_ln77_21_fu_3631_p2 select_ln77_43_fu_3637_p3 sparsemux_9_6_24_1_1_U409 mul_24s_24s_48_1_1_U397 add_ln77_11_fu_3665_p2 xor_ln77_55_fu_3679_p2 and_ln77_66_fu_3685_p2 grp_fu_1153_p2 grp_fu_1167_p2 grp_fu_1173_p2 select_ln77_44_fu_3699_p3 xor_ln77_56_fu_3707_p2 and_ln77_67_fu_3713_p2 select_ln77_45_fu_3719_p3 and_ln77_68_fu_3727_p2 xor_ln77_57_fu_3733_p2 or_ln77_22_fu_3739_p2 xor_ln77_58_fu_3745_p2 and_ln77_69_fu_3751_p2 and_ln77_70_fu_3757_p2 or_ln77_43_fu_3763_p2 xor_ln77_59_fu_3769_p2 and_ln77_71_fu_3775_p2 select_ln77_46_fu_3781_p3 or_ln77_23_fu_3789_p2 select_ln77_47_fu_3795_p3 sparsemux_9_6_24_1_1_U410 mul_24s_24s_48_1_1_U396 add_ln77_12_fu_3856_p2 xor_ln77_60_fu_3870_p2 and_ln77_72_fu_3876_p2 grp_fu_1093_p2 grp_fu_1107_p2 grp_fu_1113_p2 select_ln77_48_fu_3890_p3 xor_ln77_61_fu_3898_p2 and_ln77_73_fu_3904_p2 select_ln77_49_fu_3910_p3 and_ln77_74_fu_3918_p2 xor_ln77_62_fu_3924_p2 or_ln77_24_fu_3930_p2 xor_ln77_63_fu_3936_p2 and_ln77_75_fu_3942_p2 and_ln77_76_fu_3948_p2 or_ln77_44_fu_3954_p2 xor_ln77_64_fu_3960_p2 and_ln77_77_fu_3966_p2 select_ln77_50_fu_3972_p3 or_ln77_25_fu_3980_p2 select_ln77_51_fu_3986_p3 sparsemux_9_6_24_1_1_U411 mul_24s_24s_48_1_1_U397 add_ln77_13_fu_4014_p2 xor_ln77_65_fu_4028_p2 and_ln77_78_fu_4034_p2 grp_fu_1153_p2 grp_fu_1167_p2 grp_fu_1173_p2 select_ln77_52_fu_4048_p3 xor_ln77_66_fu_4056_p2 and_ln77_79_fu_4062_p2 select_ln77_53_fu_4068_p3 and_ln77_80_fu_4076_p2 xor_ln77_67_fu_4082_p2 or_ln77_26_fu_4088_p2 xor_ln77_68_fu_4094_p2 and_ln77_81_fu_4100_p2 and_ln77_82_fu_4106_p2 or_ln77_45_fu_4112_p2 xor_ln77_69_fu_4118_p2 and_ln77_83_fu_4124_p2 select_ln77_54_fu_4130_p3 or_ln77_27_fu_4138_p2 select_ln77_55_fu_4144_p3 sparsemux_9_6_24_1_1_U412 mul_24s_24s_48_1_1_U396 add_ln77_14_fu_4202_p2 xor_ln77_70_fu_4216_p2 and_ln77_84_fu_4222_p2 grp_fu_1093_p2 grp_fu_1107_p2 grp_fu_1113_p2 select_ln77_56_fu_4236_p3 xor_ln77_71_fu_4244_p2 and_ln77_85_fu_4250_p2 select_ln77_57_fu_4256_p3 and_ln77_86_fu_4264_p2 xor_ln77_72_fu_4270_p2 or_ln77_28_fu_4276_p2 xor_ln77_73_fu_4282_p2 and_ln77_87_fu_4288_p2 and_ln77_88_fu_4294_p2 or_ln77_46_fu_4300_p2 xor_ln77_74_fu_4306_p2 and_ln77_89_fu_4312_p2 select_ln77_58_fu_4318_p3 or_ln77_29_fu_4326_p2 select_ln77_59_fu_4332_p3 sparsemux_9_6_24_1_1_U413 mul_24s_24s_48_1_1_U397 add_ln77_15_fu_4360_p2 xor_ln77_75_fu_4374_p2 and_ln77_90_fu_4380_p2 grp_fu_1153_p2 grp_fu_1167_p2 grp_fu_1173_p2 select_ln77_60_fu_4394_p3 xor_ln77_76_fu_4402_p2 and_ln77_91_fu_4408_p2 select_ln77_61_fu_4414_p3 and_ln77_92_fu_4422_p2 xor_ln77_77_fu_4428_p2 or_ln77_30_fu_4434_p2 xor_ln77_78_fu_4440_p2 and_ln77_93_fu_4446_p2 and_ln77_94_fu_4452_p2 or_ln77_47_fu_4458_p2 xor_ln77_79_fu_4464_p2 and_ln77_95_fu_4470_p2 select_ln77_62_fu_4476_p3 or_ln77_31_fu_4484_p2 select_ln77_63_fu_4490_p3 add_ln74_fu_2414_p2"
        }
      ]
    },
    "Info": {
      "top_kernel_Pipeline_VITIS_LOOP_43_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_54_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_67_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "top_kernel_Pipeline_VITIS_LOOP_43_3": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.385"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_43_3",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "1576",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "214",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_54_4": {
        "Latency": {
          "LatencyBest": "50",
          "LatencyAvg": "50",
          "LatencyWorst": "50",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.737"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_54_4",
            "TripCount": "4",
            "Latency": "48",
            "PipelineII": "1",
            "PipelineDepth": "46"
          }],
        "Area": {
          "FF": "56654",
          "AVAIL_FF": "141120",
          "UTIL_FF": "40",
          "LUT": "48870",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "69",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_67_5": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.731"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_67_5",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "1652",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "572",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7": {
        "Latency": {
          "LatencyBest": "8195",
          "LatencyAvg": "8195",
          "LatencyWorst": "8195",
          "PipelineII": "8194",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_73_6_VITIS_LOOP_74_7",
            "TripCount": "1024",
            "Latency": "8193",
            "PipelineII": "8",
            "PipelineDepth": "10"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "1192",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "2876",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel": {
        "Latency": {
          "LatencyBest": "38985",
          "LatencyAvg": "38985",
          "LatencyWorst": "38985",
          "PipelineII": "38986",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_36_2",
            "TripCount": "256",
            "Latency": "30720",
            "PipelineII": "",
            "PipelineDepth": "120"
          }],
        "Area": {
          "BRAM_18K": "32",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "7",
          "DSP": "9",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "2",
          "FF": "62671",
          "AVAIL_FF": "141120",
          "UTIL_FF": "44",
          "LUT": "53877",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "76",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-01-26 23:37:09 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1.1"
  }
}
