#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec 20 16:26:46 2020
# Process ID: 16024
# Current directory: C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10048 C:\Users\aiai\Desktop\study\FPGA\Xlinx\2020_12_5\oled_test\oled\oled.xpr
# Log file: C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/vivado.log
# Journal file: C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/OLED/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/install/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:user:LED:1.0 - LED_0
Successfully read diagram <design_1> from BD file <C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.srcs/sources_1/bd/design_1/design_1.bd>
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1} CONFIG.PCW_GPIO_EMIO_GPIO_IO {2}] [get_bd_cells processing_system7_0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/GPIO_0]
endgroup
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\aiai\Desktop\study\FPGA\Xlinx\2020_12_5\oled_test\oled\oled.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1196.195 ; gain = 156.566
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 8c69099af28ebbe5; cache size = 2.225 MB.
export_ip_user_files -of_objects [get_files C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 6 design_1_processing_system7_0_0_synth_1
[Sun Dec 20 16:29:58 2020] Launched design_1_processing_system7_0_0_synth_1...
Run output will be captured here: C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.runs/design_1_processing_system7_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.ip_user_files -ipstatic_source_dir C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.cache/compile_simlib/modelsim} {questa=C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.cache/compile_simlib/questa} {riviera=C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.cache/compile_simlib/riviera} {activehdl=C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
reset_run synth_1
launch_runs impl_1 -jobs 6
[Sun Dec 20 17:19:46 2020] Launched synth_1...
Run output will be captured here: C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.runs/synth_1/runme.log
[Sun Dec 20 17:19:46 2020] Launched impl_1...
Run output will be captured here: C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Dec 20 17:32:14 2020] Launched synth_1...
Run output will be captured here: C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.runs/synth_1/runme.log
[Sun Dec 20 17:32:14 2020] Launched impl_1...
Run output will be captured here: C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.runs/impl_1/runme.log
file mkdir C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.sdk
file copy -force C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.runs/impl_1/design_1_wrapper.sysdef C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.sdk -hwspec C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.sdk -hwspec C:/Users/aiai/Desktop/study/FPGA/Xlinx/2020_12_5/oled_test/oled/oled.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
