// Seed: 1045778810
module module_0 (
    input tri0 id_0,
    input wand id_1
);
  wire id_3;
  wire id_4;
  wire id_5;
endmodule
program module_1 (
    output wire id_0,
    output logic id_1,
    input wand id_2,
    input wand id_3,
    input wand id_4,
    input wire id_5,
    input supply0 id_6
);
  initial
    @(-1) begin : LABEL_0
      if (-1) id_1 <= id_3;
    end
  logic id_8;
  ;
  logic id_9;
  ;
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  wire  id_11;
  logic id_12;
endprogram
