Drill report for /home/eric/git/dqr/circuit-design/Circuito de potencia genérico.kicad_pcb
Created on jue 10 ago 2017 19:53:09 -03

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'Circuito de potencia genérico.drl' contains
    plated through holes:
    =============================================================
    T1  0,65mm  0,026"  (6 holes)
    T2  0,76mm  0,030"  (26 holes)
    T3  1,52mm  0,060"  (4 holes)

    Total plated holes count 36


Drill file 'Circuito de potencia genérico-NPTH.drl' contains
    unplated through holes:
    =============================================================

    Total unplated holes count 0
