

================================================================
== Vitis HLS Report for 'sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2'
================================================================
* Date:           Fri Nov  8 22:16:19 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.248 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2510|     2510|  25.100 us|  25.100 us|  2510|  2510|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_1_VITIS_LOOP_33_2  |     2508|     2508|        10|          1|          1|  2500|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     131|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|     256|     216|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|     188|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     444|     492|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+-----+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+---------------------+---------+----+-----+----+-----+
    |mul_6ns_8ns_13_1_1_U2   |mul_6ns_8ns_13_1_1   |        0|   0|    0|  40|    0|
    |mul_6ns_8ns_13_1_1_U4   |mul_6ns_8ns_13_1_1   |        0|   0|    0|  40|    0|
    |urem_6ns_3ns_2_10_1_U3  |urem_6ns_3ns_2_10_1  |        0|   0|  128|  68|    0|
    |urem_6ns_3ns_2_10_1_U5  |urem_6ns_3ns_2_10_1  |        0|   0|  128|  68|    0|
    +------------------------+---------------------+---------+----+-----+----+-----+
    |Total                   |                     |        0|   0|  256| 216|    0|
    +------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln32_1_fu_255_p2              |         +|   0|  0|  19|          12|           1|
    |add_ln32_fu_267_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln33_fu_383_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln35_1_fu_363_p2              |         +|   0|  0|  18|           9|           9|
    |add_ln35_fu_327_p2                |         +|   0|  0|  18|           9|           9|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_249_p2               |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln33_fu_273_p2               |      icmp|   0|  0|  13|           6|           5|
    |select_ln32_1_fu_287_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln32_fu_279_p3             |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 131|          65|          49|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |S_AXIS_TDATA_blk_n                    |   9|          2|    1|          2|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_j_load               |   9|          2|    6|         12|
    |i_fu_94                               |   9|          2|    6|         12|
    |indvar_flatten_fu_98                  |   9|          2|   12|         24|
    |j_fu_90                               |   9|          2|    6|         12|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   51|        102|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln35_1_reg_459                |   9|   0|    9|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |i_fu_94                           |   6|   0|    6|          0|
    |indvar_flatten_fu_98              |  12|   0|   12|          0|
    |j_fu_90                           |   6|   0|    6|          0|
    |trunc_ln35_reg_464                |   8|   0|    8|          0|
    |add_ln35_1_reg_459                |  64|  32|    9|          0|
    |trunc_ln35_reg_464                |  64|  32|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 188|  64|   77|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2|  return value|
|S_AXIS_TVALID     |   in|    1|        axis|                                     S_AXIS_V_data_V|       pointer|
|S_AXIS_TDATA      |   in|   32|        axis|                                     S_AXIS_V_data_V|       pointer|
|frame_address0    |  out|    9|   ap_memory|                                               frame|         array|
|frame_ce0         |  out|    1|   ap_memory|                                               frame|         array|
|frame_we0         |  out|    1|   ap_memory|                                               frame|         array|
|frame_d0          |  out|    8|   ap_memory|                                               frame|         array|
|frame_1_address0  |  out|    9|   ap_memory|                                             frame_1|         array|
|frame_1_ce0       |  out|    1|   ap_memory|                                             frame_1|         array|
|frame_1_we0       |  out|    1|   ap_memory|                                             frame_1|         array|
|frame_1_d0        |  out|    8|   ap_memory|                                             frame_1|         array|
|frame_2_address0  |  out|    9|   ap_memory|                                             frame_2|         array|
|frame_2_ce0       |  out|    1|   ap_memory|                                             frame_2|         array|
|frame_2_we0       |  out|    1|   ap_memory|                                             frame_2|         array|
|frame_2_d0        |  out|    8|   ap_memory|                                             frame_2|         array|
|frame_3_address0  |  out|    9|   ap_memory|                                             frame_3|         array|
|frame_3_ce0       |  out|    1|   ap_memory|                                             frame_3|         array|
|frame_3_we0       |  out|    1|   ap_memory|                                             frame_3|         array|
|frame_3_d0        |  out|    8|   ap_memory|                                             frame_3|         array|
|frame_4_address0  |  out|    9|   ap_memory|                                             frame_4|         array|
|frame_4_ce0       |  out|    1|   ap_memory|                                             frame_4|         array|
|frame_4_we0       |  out|    1|   ap_memory|                                             frame_4|         array|
|frame_4_d0        |  out|    8|   ap_memory|                                             frame_4|         array|
|frame_5_address0  |  out|    9|   ap_memory|                                             frame_5|         array|
|frame_5_ce0       |  out|    1|   ap_memory|                                             frame_5|         array|
|frame_5_we0       |  out|    1|   ap_memory|                                             frame_5|         array|
|frame_5_d0        |  out|    8|   ap_memory|                                             frame_5|         array|
|frame_6_address0  |  out|    9|   ap_memory|                                             frame_6|         array|
|frame_6_ce0       |  out|    1|   ap_memory|                                             frame_6|         array|
|frame_6_we0       |  out|    1|   ap_memory|                                             frame_6|         array|
|frame_6_d0        |  out|    8|   ap_memory|                                             frame_6|         array|
|frame_7_address0  |  out|    9|   ap_memory|                                             frame_7|         array|
|frame_7_ce0       |  out|    1|   ap_memory|                                             frame_7|         array|
|frame_7_we0       |  out|    1|   ap_memory|                                             frame_7|         array|
|frame_7_d0        |  out|    8|   ap_memory|                                             frame_7|         array|
|frame_8_address0  |  out|    9|   ap_memory|                                             frame_8|         array|
|frame_8_ce0       |  out|    1|   ap_memory|                                             frame_8|         array|
|frame_8_we0       |  out|    1|   ap_memory|                                             frame_8|         array|
|frame_8_d0        |  out|    8|   ap_memory|                                             frame_8|         array|
|S_AXIS_TREADY     |  out|    1|        axis|                                     S_AXIS_V_last_V|       pointer|
|S_AXIS_TLAST      |   in|    1|        axis|                                     S_AXIS_V_last_V|       pointer|
|S_AXIS_TKEEP      |   in|    4|        axis|                                     S_AXIS_V_keep_V|       pointer|
|S_AXIS_TSTRB      |   in|    4|        axis|                                     S_AXIS_V_strb_V|       pointer|
+------------------+-----+-----+------------+----------------------------------------------------+--------------+

