// Seed: 3113612553
module module_0;
  logic id_1 = 1;
  assign id_1 = id_1;
  wire id_2;
  parameter id_3 = 1;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    id_1
);
  inout reg id_1;
  reg id_2 = +id_2;
  integer id_3;
  ;
  module_0 modCall_1 ();
  assign id_2 = 1'b0;
  always
    if (1) id_3[-1] <= 1;
    else begin : LABEL_0
      id_2 = id_2;
      id_1 <= id_1 && id_2;
      $unsigned(88);
      ;
    end
  logic id_4;
  logic id_5;
  localparam id_6 = 1;
  assign id_1 = 1'h0;
endmodule
