{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687403304628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687403304628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 22 06:08:24 2023 " "Processing started: Thu Jun 22 06:08:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687403304628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687403304628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_rgb -c vga_rgb " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_rgb -c vga_rgb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687403304628 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1687403304881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687403304900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687403304900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_and_vertical_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file horizontal_and_vertical_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_and_vertical_counter " "Found entity 1: horizontal_and_vertical_counter" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/horizontal_and_vertical_counter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687403304916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687403304916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_vga_module.v 1 1 " "Found 1 design units, including 1 entities, in source file main_vga_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_vga_module " "Found entity 1: main_vga_module" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687403304916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687403304916 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_vga_module " "Elaborating entity \"main_vga_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1687403304978 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deadzone_r main_vga_module.v(20) " "Verilog HDL or VHDL warning at main_vga_module.v(20): object \"deadzone_r\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403304983 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deadzone_g main_vga_module.v(21) " "Verilog HDL or VHDL warning at main_vga_module.v(21): object \"deadzone_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403304986 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deadzone_b main_vga_module.v(22) " "Verilog HDL or VHDL warning at main_vga_module.v(22): object \"deadzone_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403304987 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_diagonal_triangle_r main_vga_module.v(28) " "Verilog HDL or VHDL warning at main_vga_module.v(28): object \"right_diagonal_triangle_r\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403304991 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_diagonal_triangle_g main_vga_module.v(29) " "Verilog HDL or VHDL warning at main_vga_module.v(29): object \"right_diagonal_triangle_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403304993 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_diagonal_triangle_b main_vga_module.v(30) " "Verilog HDL or VHDL warning at main_vga_module.v(30): object \"right_diagonal_triangle_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403304996 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_diagonal_triangle_r main_vga_module.v(32) " "Verilog HDL or VHDL warning at main_vga_module.v(32): object \"left_diagonal_triangle_r\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403304998 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_diagonal_triangle_g main_vga_module.v(33) " "Verilog HDL or VHDL warning at main_vga_module.v(33): object \"left_diagonal_triangle_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403304999 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_diagonal_triangle_b main_vga_module.v(34) " "Verilog HDL or VHDL warning at main_vga_module.v(34): object \"left_diagonal_triangle_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403304999 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vertical_triangle_r main_vga_module.v(36) " "Verilog HDL or VHDL warning at main_vga_module.v(36): object \"vertical_triangle_r\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403304999 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vertical_triangle_g main_vga_module.v(37) " "Verilog HDL or VHDL warning at main_vga_module.v(37): object \"vertical_triangle_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403304999 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vertical_triangle_b main_vga_module.v(38) " "Verilog HDL or VHDL warning at main_vga_module.v(38): object \"vertical_triangle_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403304999 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "horizontal_triangle_r main_vga_module.v(40) " "Verilog HDL or VHDL warning at main_vga_module.v(40): object \"horizontal_triangle_r\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403304999 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "horizontal_triangle_g main_vga_module.v(41) " "Verilog HDL or VHDL warning at main_vga_module.v(41): object \"horizontal_triangle_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403304999 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "horizontal_triangle_b main_vga_module.v(42) " "Verilog HDL or VHDL warning at main_vga_module.v(42): object \"horizontal_triangle_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403304999 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "circle_r main_vga_module.v(44) " "Verilog HDL or VHDL warning at main_vga_module.v(44): object \"circle_r\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403305015 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "circle_g main_vga_module.v(45) " "Verilog HDL or VHDL warning at main_vga_module.v(45): object \"circle_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403305015 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "circle_b main_vga_module.v(46) " "Verilog HDL or VHDL warning at main_vga_module.v(46): object \"circle_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403305015 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_diagonal_circle_r main_vga_module.v(48) " "Verilog HDL or VHDL warning at main_vga_module.v(48): object \"right_diagonal_circle_r\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403305015 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_diagonal_circle_g main_vga_module.v(49) " "Verilog HDL or VHDL warning at main_vga_module.v(49): object \"right_diagonal_circle_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403305015 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_diagonal_circle_b main_vga_module.v(50) " "Verilog HDL or VHDL warning at main_vga_module.v(50): object \"right_diagonal_circle_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403305015 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_diagonal_circle_r main_vga_module.v(52) " "Verilog HDL or VHDL warning at main_vga_module.v(52): object \"left_diagonal_circle_r\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403305015 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_diagonal_circle_g main_vga_module.v(53) " "Verilog HDL or VHDL warning at main_vga_module.v(53): object \"left_diagonal_circle_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403305015 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_diagonal_circle_b main_vga_module.v(54) " "Verilog HDL or VHDL warning at main_vga_module.v(54): object \"left_diagonal_circle_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403305030 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vertical_circle_r main_vga_module.v(56) " "Verilog HDL or VHDL warning at main_vga_module.v(56): object \"vertical_circle_r\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403305030 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vertical_circle_g main_vga_module.v(57) " "Verilog HDL or VHDL warning at main_vga_module.v(57): object \"vertical_circle_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403305030 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vertical_circle_b main_vga_module.v(58) " "Verilog HDL or VHDL warning at main_vga_module.v(58): object \"vertical_circle_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403305030 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "horizontal_circle_r main_vga_module.v(60) " "Verilog HDL or VHDL warning at main_vga_module.v(60): object \"horizontal_circle_r\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403305030 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "horizontal_circle_g main_vga_module.v(61) " "Verilog HDL or VHDL warning at main_vga_module.v(61): object \"horizontal_circle_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403305030 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "horizontal_circle_b main_vga_module.v(62) " "Verilog HDL or VHDL warning at main_vga_module.v(62): object \"horizontal_circle_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403305030 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "letter_digits_generic_g main_vga_module.v(102) " "Verilog HDL or VHDL warning at main_vga_module.v(102): object \"letter_digits_generic_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403305164 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "letter_digits_generic_b main_vga_module.v(103) " "Verilog HDL or VHDL warning at main_vga_module.v(103): object \"letter_digits_generic_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687403305179 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(355) " "Verilog HDL assignment warning at main_vga_module.v(355): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309014 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(356) " "Verilog HDL assignment warning at main_vga_module.v(356): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309014 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(357) " "Verilog HDL assignment warning at main_vga_module.v(357): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309014 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(377) " "Verilog HDL assignment warning at main_vga_module.v(377): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309020 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(378) " "Verilog HDL assignment warning at main_vga_module.v(378): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309024 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(379) " "Verilog HDL assignment warning at main_vga_module.v(379): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309028 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(383) " "Verilog HDL assignment warning at main_vga_module.v(383): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309029 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(384) " "Verilog HDL assignment warning at main_vga_module.v(384): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309029 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(385) " "Verilog HDL assignment warning at main_vga_module.v(385): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309029 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(398) " "Verilog HDL assignment warning at main_vga_module.v(398): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309041 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(399) " "Verilog HDL assignment warning at main_vga_module.v(399): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309041 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(400) " "Verilog HDL assignment warning at main_vga_module.v(400): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309041 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(404) " "Verilog HDL assignment warning at main_vga_module.v(404): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309041 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(405) " "Verilog HDL assignment warning at main_vga_module.v(405): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309042 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(406) " "Verilog HDL assignment warning at main_vga_module.v(406): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309042 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(419) " "Verilog HDL assignment warning at main_vga_module.v(419): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309042 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(420) " "Verilog HDL assignment warning at main_vga_module.v(420): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309042 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(421) " "Verilog HDL assignment warning at main_vga_module.v(421): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309043 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(425) " "Verilog HDL assignment warning at main_vga_module.v(425): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309043 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(426) " "Verilog HDL assignment warning at main_vga_module.v(426): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309043 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(427) " "Verilog HDL assignment warning at main_vga_module.v(427): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309043 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(441) " "Verilog HDL assignment warning at main_vga_module.v(441): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309048 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(442) " "Verilog HDL assignment warning at main_vga_module.v(442): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309052 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(443) " "Verilog HDL assignment warning at main_vga_module.v(443): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309056 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(447) " "Verilog HDL assignment warning at main_vga_module.v(447): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309056 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(448) " "Verilog HDL assignment warning at main_vga_module.v(448): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309056 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(449) " "Verilog HDL assignment warning at main_vga_module.v(449): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309056 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(462) " "Verilog HDL assignment warning at main_vga_module.v(462): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309063 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(463) " "Verilog HDL assignment warning at main_vga_module.v(463): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309063 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(464) " "Verilog HDL assignment warning at main_vga_module.v(464): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309063 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(468) " "Verilog HDL assignment warning at main_vga_module.v(468): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309063 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(469) " "Verilog HDL assignment warning at main_vga_module.v(469): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309063 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(470) " "Verilog HDL assignment warning at main_vga_module.v(470): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309063 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(483) " "Verilog HDL assignment warning at main_vga_module.v(483): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309063 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(484) " "Verilog HDL assignment warning at main_vga_module.v(484): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309063 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(485) " "Verilog HDL assignment warning at main_vga_module.v(485): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309063 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(489) " "Verilog HDL assignment warning at main_vga_module.v(489): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309063 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(490) " "Verilog HDL assignment warning at main_vga_module.v(490): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309063 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(491) " "Verilog HDL assignment warning at main_vga_module.v(491): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309071 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(502) " "Verilog HDL assignment warning at main_vga_module.v(502): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309071 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(503) " "Verilog HDL assignment warning at main_vga_module.v(503): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309071 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(504) " "Verilog HDL assignment warning at main_vga_module.v(504): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309071 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(511) " "Verilog HDL assignment warning at main_vga_module.v(511): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309071 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(512) " "Verilog HDL assignment warning at main_vga_module.v(512): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309071 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(513) " "Verilog HDL assignment warning at main_vga_module.v(513): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309071 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(523) " "Verilog HDL assignment warning at main_vga_module.v(523): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309071 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(524) " "Verilog HDL assignment warning at main_vga_module.v(524): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309071 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(525) " "Verilog HDL assignment warning at main_vga_module.v(525): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309071 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(548) " "Verilog HDL assignment warning at main_vga_module.v(548): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309073 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(549) " "Verilog HDL assignment warning at main_vga_module.v(549): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309073 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(550) " "Verilog HDL assignment warning at main_vga_module.v(550): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309073 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(559) " "Verilog HDL assignment warning at main_vga_module.v(559): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309073 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(560) " "Verilog HDL assignment warning at main_vga_module.v(560): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309073 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(561) " "Verilog HDL assignment warning at main_vga_module.v(561): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309073 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(568) " "Verilog HDL assignment warning at main_vga_module.v(568): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309073 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(569) " "Verilog HDL assignment warning at main_vga_module.v(569): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309073 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(570) " "Verilog HDL assignment warning at main_vga_module.v(570): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309073 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(578) " "Verilog HDL assignment warning at main_vga_module.v(578): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309073 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(579) " "Verilog HDL assignment warning at main_vga_module.v(579): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309073 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(580) " "Verilog HDL assignment warning at main_vga_module.v(580): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309073 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_r.data_a 0 main_vga_module.v(24) " "Net \"triangle_r.data_a\" at main_vga_module.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309533 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_r.waddr_a 0 main_vga_module.v(24) " "Net \"triangle_r.waddr_a\" at main_vga_module.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309533 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_g.data_a 0 main_vga_module.v(25) " "Net \"triangle_g.data_a\" at main_vga_module.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309533 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_g.waddr_a 0 main_vga_module.v(25) " "Net \"triangle_g.waddr_a\" at main_vga_module.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309533 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_b.data_a 0 main_vga_module.v(26) " "Net \"triangle_b.data_a\" at main_vga_module.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309533 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_b.waddr_a 0 main_vga_module.v(26) " "Net \"triangle_b.waddr_a\" at main_vga_module.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309533 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_r.data_a 0 main_vga_module.v(64) " "Net \"grid_letters_r.data_a\" at main_vga_module.v(64) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309535 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_r.waddr_a 0 main_vga_module.v(64) " "Net \"grid_letters_r.waddr_a\" at main_vga_module.v(64) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309535 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_g.data_a 0 main_vga_module.v(65) " "Net \"grid_letters_g.data_a\" at main_vga_module.v(65) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309535 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_g.waddr_a 0 main_vga_module.v(65) " "Net \"grid_letters_g.waddr_a\" at main_vga_module.v(65) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309535 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_b.data_a 0 main_vga_module.v(66) " "Net \"grid_letters_b.data_a\" at main_vga_module.v(66) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309535 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_b.waddr_a 0 main_vga_module.v(66) " "Net \"grid_letters_b.waddr_a\" at main_vga_module.v(66) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309535 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_r.data_a 0 main_vga_module.v(68) " "Net \"grid_numbers_r.data_a\" at main_vga_module.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309535 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_r.waddr_a 0 main_vga_module.v(68) " "Net \"grid_numbers_r.waddr_a\" at main_vga_module.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309535 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_g.data_a 0 main_vga_module.v(69) " "Net \"grid_numbers_g.data_a\" at main_vga_module.v(69) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309535 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_g.waddr_a 0 main_vga_module.v(69) " "Net \"grid_numbers_g.waddr_a\" at main_vga_module.v(69) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309535 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_b.data_a 0 main_vga_module.v(70) " "Net \"grid_numbers_b.data_a\" at main_vga_module.v(70) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 70 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309536 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_b.waddr_a 0 main_vga_module.v(70) " "Net \"grid_numbers_b.waddr_a\" at main_vga_module.v(70) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 70 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309536 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_r.data_a 0 main_vga_module.v(73) " "Net \"triangle_turn_active_r.data_a\" at main_vga_module.v(73) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 73 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309536 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_r.waddr_a 0 main_vga_module.v(73) " "Net \"triangle_turn_active_r.waddr_a\" at main_vga_module.v(73) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 73 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309536 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_g.data_a 0 main_vga_module.v(74) " "Net \"triangle_turn_active_g.data_a\" at main_vga_module.v(74) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309536 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_g.waddr_a 0 main_vga_module.v(74) " "Net \"triangle_turn_active_g.waddr_a\" at main_vga_module.v(74) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309536 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_b.data_a 0 main_vga_module.v(75) " "Net \"triangle_turn_active_b.data_a\" at main_vga_module.v(75) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309536 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_b.waddr_a 0 main_vga_module.v(75) " "Net \"triangle_turn_active_b.waddr_a\" at main_vga_module.v(75) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309536 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_r.data_a 0 main_vga_module.v(86) " "Net \"circle_turn_pasive_r.data_a\" at main_vga_module.v(86) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 86 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309536 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_r.waddr_a 0 main_vga_module.v(86) " "Net \"circle_turn_pasive_r.waddr_a\" at main_vga_module.v(86) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 86 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309536 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_g.data_a 0 main_vga_module.v(87) " "Net \"circle_turn_pasive_g.data_a\" at main_vga_module.v(87) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309536 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_g.waddr_a 0 main_vga_module.v(87) " "Net \"circle_turn_pasive_g.waddr_a\" at main_vga_module.v(87) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309536 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_b.data_a 0 main_vga_module.v(88) " "Net \"circle_turn_pasive_b.data_a\" at main_vga_module.v(88) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309536 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_b.waddr_a 0 main_vga_module.v(88) " "Net \"circle_turn_pasive_b.waddr_a\" at main_vga_module.v(88) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309536 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_r.data_a 0 main_vga_module.v(91) " "Net \"informative_symbols_r.data_a\" at main_vga_module.v(91) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 91 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309536 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_r.waddr_a 0 main_vga_module.v(91) " "Net \"informative_symbols_r.waddr_a\" at main_vga_module.v(91) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 91 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309536 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_g.data_a 0 main_vga_module.v(92) " "Net \"informative_symbols_g.data_a\" at main_vga_module.v(92) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 92 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309536 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_g.waddr_a 0 main_vga_module.v(92) " "Net \"informative_symbols_g.waddr_a\" at main_vga_module.v(92) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 92 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309536 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_b.data_a 0 main_vga_module.v(93) " "Net \"informative_symbols_b.data_a\" at main_vga_module.v(93) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309536 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_b.waddr_a 0 main_vga_module.v(93) " "Net \"informative_symbols_b.waddr_a\" at main_vga_module.v(93) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309536 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_r.data_a 0 main_vga_module.v(96) " "Net \"number_digits_generic_r.data_a\" at main_vga_module.v(96) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309536 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_r.waddr_a 0 main_vga_module.v(96) " "Net \"number_digits_generic_r.waddr_a\" at main_vga_module.v(96) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309536 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_g.data_a 0 main_vga_module.v(97) " "Net \"number_digits_generic_g.data_a\" at main_vga_module.v(97) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309537 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_g.waddr_a 0 main_vga_module.v(97) " "Net \"number_digits_generic_g.waddr_a\" at main_vga_module.v(97) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309537 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_b.data_a 0 main_vga_module.v(98) " "Net \"number_digits_generic_b.data_a\" at main_vga_module.v(98) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 98 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309537 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_b.waddr_a 0 main_vga_module.v(98) " "Net \"number_digits_generic_b.waddr_a\" at main_vga_module.v(98) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 98 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309537 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_r.data_a 0 main_vga_module.v(106) " "Net \"triangle_winner_r.data_a\" at main_vga_module.v(106) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 106 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309584 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_r.waddr_a 0 main_vga_module.v(106) " "Net \"triangle_winner_r.waddr_a\" at main_vga_module.v(106) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 106 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309584 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_g.data_a 0 main_vga_module.v(107) " "Net \"triangle_winner_g.data_a\" at main_vga_module.v(107) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 107 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309584 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_g.waddr_a 0 main_vga_module.v(107) " "Net \"triangle_winner_g.waddr_a\" at main_vga_module.v(107) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 107 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309584 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_b.data_a 0 main_vga_module.v(108) " "Net \"triangle_winner_b.data_a\" at main_vga_module.v(108) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 108 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309584 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_b.waddr_a 0 main_vga_module.v(108) " "Net \"triangle_winner_b.waddr_a\" at main_vga_module.v(108) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 108 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309584 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_r.we_a 0 main_vga_module.v(24) " "Net \"triangle_r.we_a\" at main_vga_module.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309584 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_g.we_a 0 main_vga_module.v(25) " "Net \"triangle_g.we_a\" at main_vga_module.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309584 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_b.we_a 0 main_vga_module.v(26) " "Net \"triangle_b.we_a\" at main_vga_module.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309584 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_r.we_a 0 main_vga_module.v(64) " "Net \"grid_letters_r.we_a\" at main_vga_module.v(64) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309593 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_g.we_a 0 main_vga_module.v(65) " "Net \"grid_letters_g.we_a\" at main_vga_module.v(65) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309593 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_b.we_a 0 main_vga_module.v(66) " "Net \"grid_letters_b.we_a\" at main_vga_module.v(66) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309593 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_r.we_a 0 main_vga_module.v(68) " "Net \"grid_numbers_r.we_a\" at main_vga_module.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309593 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_g.we_a 0 main_vga_module.v(69) " "Net \"grid_numbers_g.we_a\" at main_vga_module.v(69) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309593 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_b.we_a 0 main_vga_module.v(70) " "Net \"grid_numbers_b.we_a\" at main_vga_module.v(70) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 70 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309593 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_r.we_a 0 main_vga_module.v(73) " "Net \"triangle_turn_active_r.we_a\" at main_vga_module.v(73) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 73 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309593 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_g.we_a 0 main_vga_module.v(74) " "Net \"triangle_turn_active_g.we_a\" at main_vga_module.v(74) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309593 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_b.we_a 0 main_vga_module.v(75) " "Net \"triangle_turn_active_b.we_a\" at main_vga_module.v(75) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309593 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_r.we_a 0 main_vga_module.v(86) " "Net \"circle_turn_pasive_r.we_a\" at main_vga_module.v(86) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 86 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309593 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_g.we_a 0 main_vga_module.v(87) " "Net \"circle_turn_pasive_g.we_a\" at main_vga_module.v(87) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309593 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_b.we_a 0 main_vga_module.v(88) " "Net \"circle_turn_pasive_b.we_a\" at main_vga_module.v(88) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309593 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_r.we_a 0 main_vga_module.v(91) " "Net \"informative_symbols_r.we_a\" at main_vga_module.v(91) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 91 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309593 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_g.we_a 0 main_vga_module.v(92) " "Net \"informative_symbols_g.we_a\" at main_vga_module.v(92) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 92 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309593 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_b.we_a 0 main_vga_module.v(93) " "Net \"informative_symbols_b.we_a\" at main_vga_module.v(93) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309593 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_r.we_a 0 main_vga_module.v(96) " "Net \"number_digits_generic_r.we_a\" at main_vga_module.v(96) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309593 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_g.we_a 0 main_vga_module.v(97) " "Net \"number_digits_generic_g.we_a\" at main_vga_module.v(97) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309593 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_b.we_a 0 main_vga_module.v(98) " "Net \"number_digits_generic_b.we_a\" at main_vga_module.v(98) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 98 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309593 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_r.we_a 0 main_vga_module.v(106) " "Net \"triangle_winner_r.we_a\" at main_vga_module.v(106) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 106 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309603 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_g.we_a 0 main_vga_module.v(107) " "Net \"triangle_winner_g.we_a\" at main_vga_module.v(107) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 107 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309603 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_b.we_a 0 main_vga_module.v(108) " "Net \"triangle_winner_b.we_a\" at main_vga_module.v(108) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 108 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687403309604 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "v_sync_led main_vga_module.v(17) " "Output port \"v_sync_led\" at main_vga_module.v(17) has no driver" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1687403309604 "|main_vga_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:instance_1 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:instance_1\"" {  } { { "main_vga_module.v" "instance_1" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687403309832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "horizontal_and_vertical_counter horizontal_and_vertical_counter:instance_2 " "Elaborating entity \"horizontal_and_vertical_counter\" for hierarchy \"horizontal_and_vertical_counter:instance_2\"" {  } { { "main_vga_module.v" "instance_2" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687403309832 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 horizontal_and_vertical_counter.v(67) " "Verilog HDL assignment warning at horizontal_and_vertical_counter.v(67): truncated value with size 32 to match size of target (11)" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/horizontal_and_vertical_counter.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309832 "|main_vga_module|horizontal_and_vertical_counter:instance_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 horizontal_and_vertical_counter.v(74) " "Verilog HDL assignment warning at horizontal_and_vertical_counter.v(74): truncated value with size 32 to match size of target (11)" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/horizontal_and_vertical_counter.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687403309832 "|main_vga_module|horizontal_and_vertical_counter:instance_2"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "24 " "Found 24 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_r " "RAM logic \"triangle_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 24 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687403310650 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_g " "RAM logic \"triangle_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 25 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687403310650 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_b " "RAM logic \"triangle_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 26 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687403310650 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "grid_letters_r " "RAM logic \"grid_letters_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "grid_letters_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 64 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687403310650 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "grid_letters_g " "RAM logic \"grid_letters_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "grid_letters_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 65 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687403310650 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "grid_letters_b " "RAM logic \"grid_letters_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "grid_letters_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 66 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687403310650 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "grid_numbers_r " "RAM logic \"grid_numbers_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "grid_numbers_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 68 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687403310650 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "grid_numbers_g " "RAM logic \"grid_numbers_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "grid_numbers_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 69 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687403310650 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "grid_numbers_b " "RAM logic \"grid_numbers_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "grid_numbers_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 70 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687403310650 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_turn_active_r " "RAM logic \"triangle_turn_active_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_turn_active_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 73 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687403310650 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_turn_active_g " "RAM logic \"triangle_turn_active_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_turn_active_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 74 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687403310650 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_turn_active_b " "RAM logic \"triangle_turn_active_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_turn_active_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 75 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687403310650 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_turn_pasive_r " "RAM logic \"circle_turn_pasive_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_turn_pasive_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 86 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687403310650 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_turn_pasive_g " "RAM logic \"circle_turn_pasive_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_turn_pasive_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 87 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687403310650 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_turn_pasive_b " "RAM logic \"circle_turn_pasive_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_turn_pasive_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 88 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687403310650 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "informative_symbols_r " "RAM logic \"informative_symbols_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "informative_symbols_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 91 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687403310650 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "informative_symbols_g " "RAM logic \"informative_symbols_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "informative_symbols_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 92 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687403310650 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "informative_symbols_b " "RAM logic \"informative_symbols_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "informative_symbols_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 93 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687403310650 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "number_digits_generic_r " "RAM logic \"number_digits_generic_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "number_digits_generic_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 96 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687403310650 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "number_digits_generic_g " "RAM logic \"number_digits_generic_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "number_digits_generic_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 97 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687403310650 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "number_digits_generic_b " "RAM logic \"number_digits_generic_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "number_digits_generic_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 98 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687403310650 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_winner_r " "RAM logic \"triangle_winner_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_winner_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 106 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687403310650 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_winner_g " "RAM logic \"triangle_winner_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_winner_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 107 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687403310650 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_winner_b " "RAM logic \"triangle_winner_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_winner_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 108 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687403310650 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1687403310650 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 8000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram15_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (8000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram15_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687403310700 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 8000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram16_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (8000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram16_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687403310731 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 8000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram17_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (8000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram17_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687403310776 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 8000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram18_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (8000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram18_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687403310813 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 8000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram19_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (8000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram19_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687403310852 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 8000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram20_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (8000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram20_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687403310892 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram3_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram3_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687403310948 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram4_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram4_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687403311006 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram5_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram5_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687403311066 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram12_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram12_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687403311123 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram13_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram13_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687403311179 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram14_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram14_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687403311240 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 7000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram21_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (7000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram21_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687403311271 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 7000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram22_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (7000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram22_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687403311302 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 7000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram23_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (7000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram23_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687403311333 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 8250 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram24_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (8250) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram24_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687403311373 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 8250 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram25_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (8250) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram25_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687403311414 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 8250 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram26_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (8250) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram26_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687403311452 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram30_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram30_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687403311475 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram31_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram31_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687403311512 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram32_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram32_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687403311541 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "v_sync_led GND " "Pin \"v_sync_led\" is stuck at GND" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687403405627 "|main_vga_module|v_sync_led"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1687403405627 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1687403409370 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1687403413090 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687403413090 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12545 " "Implemented 12545 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1687403413919 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1687403413919 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12465 " "Implemented 12465 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1687403413919 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "51 " "Implemented 51 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1687403413919 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1687403413919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 191 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 191 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4950 " "Peak virtual memory: 4950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687403413947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 22 06:10:13 2023 " "Processing ended: Thu Jun 22 06:10:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687403413947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:49 " "Elapsed time: 00:01:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687403413947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:49 " "Total CPU time (on all processors): 00:01:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687403413947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687403413947 ""}
