// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FFT_C_Loop_VITIS_LOOP_131_1_proc3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        ctrl1_reg,
        in_stream_V_dout,
        in_stream_V_empty_n,
        in_stream_V_read,
        out_stream_V_din,
        out_stream_V_full_n,
        out_stream_V_write
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_state9 = 17'd256;
parameter    ap_ST_fsm_state10 = 17'd512;
parameter    ap_ST_fsm_state11 = 17'd1024;
parameter    ap_ST_fsm_state12 = 17'd2048;
parameter    ap_ST_fsm_state13 = 17'd4096;
parameter    ap_ST_fsm_state14 = 17'd8192;
parameter    ap_ST_fsm_state15 = 17'd16384;
parameter    ap_ST_fsm_state16 = 17'd32768;
parameter    ap_ST_fsm_state17 = 17'd65536;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] ctrl1_reg;
input  [31:0] in_stream_V_dout;
input   in_stream_V_empty_n;
output   in_stream_V_read;
output  [31:0] out_stream_V_din;
input   out_stream_V_full_n;
output   out_stream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_stream_V_read;
reg out_stream_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [7:0] trunc_ln1057_fu_167_p1;
reg   [7:0] trunc_ln1057_reg_200;
wire    ap_CS_fsm_state2;
wire   [15:0] trunc_ln1057_2_fu_184_p1;
reg   [15:0] trunc_ln1057_2_reg_209;
wire   [0:0] icmp_ln1057_fu_172_p2;
reg   [5:0] input_data1_address0;
reg    input_data1_ce0;
reg    input_data1_we0;
wire   [31:0] input_data1_q0;
reg    input_data1_ce1;
wire   [31:0] input_data1_q1;
reg   [5:0] out_data_12_address0;
reg    out_data_12_ce0;
reg    out_data_12_we0;
wire   [31:0] out_data_12_q0;
reg   [5:0] out_data_12_address1;
reg    out_data_12_ce1;
reg    out_data_12_we1;
wire   [31:0] out_data_12_q1;
reg   [5:0] out_data_63_address0;
reg    out_data_63_ce0;
reg    out_data_63_we0;
wire   [31:0] out_data_63_q0;
reg    out_data_63_ce1;
reg    out_data_63_we1;
reg   [5:0] out_data_24_address0;
reg    out_data_24_ce0;
reg    out_data_24_we0;
wire   [31:0] out_data_24_q0;
reg   [5:0] out_data_24_address1;
reg    out_data_24_ce1;
reg    out_data_24_we1;
wire   [31:0] out_data_24_q1;
reg   [5:0] out_data_35_address0;
reg    out_data_35_ce0;
reg    out_data_35_we0;
wire   [31:0] out_data_35_q0;
reg   [5:0] out_data_35_address1;
reg    out_data_35_ce1;
reg    out_data_35_we1;
wire   [31:0] out_data_35_q1;
reg   [5:0] out_data_46_address0;
reg    out_data_46_ce0;
reg    out_data_46_we0;
wire   [31:0] out_data_46_q0;
reg   [5:0] out_data_46_address1;
reg    out_data_46_ce1;
reg    out_data_46_we1;
wire   [31:0] out_data_46_q1;
reg   [5:0] out_data_57_address0;
reg    out_data_57_ce0;
reg    out_data_57_we0;
wire   [31:0] out_data_57_q0;
reg   [5:0] out_data_57_address1;
reg    out_data_57_ce1;
reg    out_data_57_we1;
wire   [31:0] out_data_57_q1;
wire    grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_ap_start;
wire    grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_ap_done;
wire    grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_ap_idle;
wire    grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_ap_ready;
wire    grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_in_stream_V_read;
wire   [5:0] grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_input_data1_address0;
wire    grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_input_data1_ce0;
wire    grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_input_data1_we0;
wire   [31:0] grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_input_data1_d0;
wire    grp_fft_stage_fu_126_ap_start;
wire    grp_fft_stage_fu_126_ap_done;
wire    grp_fft_stage_fu_126_ap_idle;
wire    grp_fft_stage_fu_126_ap_ready;
wire   [5:0] grp_fft_stage_fu_126_IN_r_address0;
wire    grp_fft_stage_fu_126_IN_r_ce0;
reg   [31:0] grp_fft_stage_fu_126_IN_r_q0;
wire   [5:0] grp_fft_stage_fu_126_IN_r_address1;
wire    grp_fft_stage_fu_126_IN_r_ce1;
reg   [31:0] grp_fft_stage_fu_126_IN_r_q1;
wire   [5:0] grp_fft_stage_fu_126_OUT_r_address0;
wire    grp_fft_stage_fu_126_OUT_r_ce0;
wire    grp_fft_stage_fu_126_OUT_r_we0;
wire   [31:0] grp_fft_stage_fu_126_OUT_r_d0;
wire   [5:0] grp_fft_stage_fu_126_OUT_r_address1;
wire    grp_fft_stage_fu_126_OUT_r_ce1;
wire    grp_fft_stage_fu_126_OUT_r_we1;
wire   [31:0] grp_fft_stage_fu_126_OUT_r_d1;
reg   [2:0] grp_fft_stage_fu_126_curr_stage_offset;
reg   [6:0] grp_fft_stage_fu_126_y_offset;
wire    grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_ap_start;
wire    grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_ap_done;
wire    grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_ap_idle;
wire    grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_ap_ready;
wire   [31:0] grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_out_stream_V_din;
wire    grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_out_stream_V_write;
wire   [5:0] grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_out_data_63_address0;
wire    grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_out_data_63_ce0;
reg    grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_fft_stage_fu_126_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state15;
reg    grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_ap_start_reg;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
reg   [7:0] i_1_fu_80;
wire   [7:0] i_3_fu_178_p2;
reg    ap_block_state1;
reg   [16:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 17'd1;
#0 grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_ap_start_reg = 1'b0;
#0 grp_fft_stage_fu_126_ap_start_reg = 1'b0;
#0 grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_ap_start_reg = 1'b0;
end

FFT_C_Loop_VITIS_LOOP_131_1_proc3_input_data1 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
input_data1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_data1_address0),
    .ce0(input_data1_ce0),
    .we0(input_data1_we0),
    .d0(grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_input_data1_d0),
    .q0(input_data1_q0),
    .address1(grp_fft_stage_fu_126_IN_r_address1),
    .ce1(input_data1_ce1),
    .q1(input_data1_q1)
);

FFT_C_Loop_VITIS_LOOP_131_1_proc3_out_data_12 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_data_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_data_12_address0),
    .ce0(out_data_12_ce0),
    .we0(out_data_12_we0),
    .d0(grp_fft_stage_fu_126_OUT_r_d0),
    .q0(out_data_12_q0),
    .address1(out_data_12_address1),
    .ce1(out_data_12_ce1),
    .we1(out_data_12_we1),
    .d1(grp_fft_stage_fu_126_OUT_r_d1),
    .q1(out_data_12_q1)
);

FFT_C_Loop_VITIS_LOOP_131_1_proc3_out_data_63 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_data_63_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_data_63_address0),
    .ce0(out_data_63_ce0),
    .we0(out_data_63_we0),
    .d0(grp_fft_stage_fu_126_OUT_r_d0),
    .q0(out_data_63_q0),
    .address1(grp_fft_stage_fu_126_OUT_r_address1),
    .ce1(out_data_63_ce1),
    .we1(out_data_63_we1),
    .d1(grp_fft_stage_fu_126_OUT_r_d1)
);

FFT_C_Loop_VITIS_LOOP_131_1_proc3_out_data_12 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_data_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_data_24_address0),
    .ce0(out_data_24_ce0),
    .we0(out_data_24_we0),
    .d0(grp_fft_stage_fu_126_OUT_r_d0),
    .q0(out_data_24_q0),
    .address1(out_data_24_address1),
    .ce1(out_data_24_ce1),
    .we1(out_data_24_we1),
    .d1(grp_fft_stage_fu_126_OUT_r_d1),
    .q1(out_data_24_q1)
);

FFT_C_Loop_VITIS_LOOP_131_1_proc3_out_data_12 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_data_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_data_35_address0),
    .ce0(out_data_35_ce0),
    .we0(out_data_35_we0),
    .d0(grp_fft_stage_fu_126_OUT_r_d0),
    .q0(out_data_35_q0),
    .address1(out_data_35_address1),
    .ce1(out_data_35_ce1),
    .we1(out_data_35_we1),
    .d1(grp_fft_stage_fu_126_OUT_r_d1),
    .q1(out_data_35_q1)
);

FFT_C_Loop_VITIS_LOOP_131_1_proc3_out_data_12 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_data_46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_data_46_address0),
    .ce0(out_data_46_ce0),
    .we0(out_data_46_we0),
    .d0(grp_fft_stage_fu_126_OUT_r_d0),
    .q0(out_data_46_q0),
    .address1(out_data_46_address1),
    .ce1(out_data_46_ce1),
    .we1(out_data_46_we1),
    .d1(grp_fft_stage_fu_126_OUT_r_d1),
    .q1(out_data_46_q1)
);

FFT_C_Loop_VITIS_LOOP_131_1_proc3_out_data_12 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_data_57_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_data_57_address0),
    .ce0(out_data_57_ce0),
    .we0(out_data_57_we0),
    .d0(grp_fft_stage_fu_126_OUT_r_d0),
    .q0(out_data_57_q0),
    .address1(out_data_57_address1),
    .ce1(out_data_57_ce1),
    .we1(out_data_57_we1),
    .d1(grp_fft_stage_fu_126_OUT_r_d1),
    .q1(out_data_57_q1)
);

FFT_C_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1 grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_ap_start),
    .ap_done(grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_ap_done),
    .ap_idle(grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_ap_idle),
    .ap_ready(grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_ap_ready),
    .in_stream_V_dout(in_stream_V_dout),
    .in_stream_V_empty_n(in_stream_V_empty_n),
    .in_stream_V_read(grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_in_stream_V_read),
    .trunc_ln(trunc_ln1057_reg_200),
    .input_data1_address0(grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_input_data1_address0),
    .input_data1_ce0(grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_input_data1_ce0),
    .input_data1_we0(grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_input_data1_we0),
    .input_data1_d0(grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_input_data1_d0)
);

FFT_C_fft_stage grp_fft_stage_fu_126(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft_stage_fu_126_ap_start),
    .ap_done(grp_fft_stage_fu_126_ap_done),
    .ap_idle(grp_fft_stage_fu_126_ap_idle),
    .ap_ready(grp_fft_stage_fu_126_ap_ready),
    .IN_r_address0(grp_fft_stage_fu_126_IN_r_address0),
    .IN_r_ce0(grp_fft_stage_fu_126_IN_r_ce0),
    .IN_r_q0(grp_fft_stage_fu_126_IN_r_q0),
    .IN_r_address1(grp_fft_stage_fu_126_IN_r_address1),
    .IN_r_ce1(grp_fft_stage_fu_126_IN_r_ce1),
    .IN_r_q1(grp_fft_stage_fu_126_IN_r_q1),
    .OUT_r_address0(grp_fft_stage_fu_126_OUT_r_address0),
    .OUT_r_ce0(grp_fft_stage_fu_126_OUT_r_ce0),
    .OUT_r_we0(grp_fft_stage_fu_126_OUT_r_we0),
    .OUT_r_d0(grp_fft_stage_fu_126_OUT_r_d0),
    .OUT_r_address1(grp_fft_stage_fu_126_OUT_r_address1),
    .OUT_r_ce1(grp_fft_stage_fu_126_OUT_r_ce1),
    .OUT_r_we1(grp_fft_stage_fu_126_OUT_r_we1),
    .OUT_r_d1(grp_fft_stage_fu_126_OUT_r_d1),
    .curr_stage_offset(grp_fft_stage_fu_126_curr_stage_offset),
    .y_offset(grp_fft_stage_fu_126_y_offset),
    .p_read(trunc_ln1057_2_reg_209)
);

FFT_C_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1 grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_ap_start),
    .ap_done(grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_ap_done),
    .ap_idle(grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_ap_idle),
    .ap_ready(grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_ap_ready),
    .out_stream_V_din(grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_out_stream_V_din),
    .out_stream_V_full_n(out_stream_V_full_n),
    .out_stream_V_write(grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_out_stream_V_write),
    .trunc_ln(trunc_ln1057_reg_200),
    .out_data_63_address0(grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_out_data_63_address0),
    .out_data_63_ce0(grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_out_data_63_ce0),
    .out_data_63_q0(out_data_63_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln1057_fu_172_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1057_fu_172_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_ap_start_reg <= 1'b1;
        end else if ((grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_ap_ready == 1'b1)) begin
            grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_ap_start_reg <= 1'b1;
        end else if ((grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_ap_ready == 1'b1)) begin
            grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft_stage_fu_126_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4))) begin
            grp_fft_stage_fu_126_ap_start_reg <= 1'b1;
        end else if ((grp_fft_stage_fu_126_ap_ready == 1'b1)) begin
            grp_fft_stage_fu_126_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_1_fu_80 <= 8'd0;
    end else if (((icmp_ln1057_fu_172_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_1_fu_80 <= i_3_fu_178_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_fu_172_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        trunc_ln1057_2_reg_209 <= trunc_ln1057_2_fu_184_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        trunc_ln1057_reg_200 <= trunc_ln1057_fu_167_p1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_fft_stage_fu_126_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_fft_stage_fu_126_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_fft_stage_fu_126_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_fft_stage_fu_126_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_fft_stage_fu_126_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_fft_stage_fu_126_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1057_fu_172_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1057_fu_172_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fft_stage_fu_126_IN_r_q0 = out_data_57_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fft_stage_fu_126_IN_r_q0 = out_data_46_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fft_stage_fu_126_IN_r_q0 = out_data_35_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fft_stage_fu_126_IN_r_q0 = out_data_24_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fft_stage_fu_126_IN_r_q0 = out_data_12_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fft_stage_fu_126_IN_r_q0 = input_data1_q0;
    end else begin
        grp_fft_stage_fu_126_IN_r_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fft_stage_fu_126_IN_r_q1 = out_data_57_q1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fft_stage_fu_126_IN_r_q1 = out_data_46_q1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fft_stage_fu_126_IN_r_q1 = out_data_35_q1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fft_stage_fu_126_IN_r_q1 = out_data_24_q1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fft_stage_fu_126_IN_r_q1 = out_data_12_q1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fft_stage_fu_126_IN_r_q1 = input_data1_q1;
    end else begin
        grp_fft_stage_fu_126_IN_r_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fft_stage_fu_126_curr_stage_offset = 3'd6;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fft_stage_fu_126_curr_stage_offset = 3'd5;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fft_stage_fu_126_curr_stage_offset = 3'd4;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fft_stage_fu_126_curr_stage_offset = 3'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fft_stage_fu_126_curr_stage_offset = 3'd2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fft_stage_fu_126_curr_stage_offset = 3'd1;
    end else begin
        grp_fft_stage_fu_126_curr_stage_offset = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fft_stage_fu_126_y_offset = 7'd64;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fft_stage_fu_126_y_offset = 7'd32;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fft_stage_fu_126_y_offset = 7'd16;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fft_stage_fu_126_y_offset = 7'd8;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fft_stage_fu_126_y_offset = 7'd4;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fft_stage_fu_126_y_offset = 7'd2;
    end else begin
        grp_fft_stage_fu_126_y_offset = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_stream_V_read = grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_in_stream_V_read;
    end else begin
        in_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_data1_address0 = grp_fft_stage_fu_126_IN_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_data1_address0 = grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_input_data1_address0;
    end else begin
        input_data1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_data1_ce0 = grp_fft_stage_fu_126_IN_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_data1_ce0 = grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_input_data1_ce0;
    end else begin
        input_data1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_data1_ce1 = grp_fft_stage_fu_126_IN_r_ce1;
    end else begin
        input_data1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_data1_we0 = grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_input_data1_we0;
    end else begin
        input_data1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        out_data_12_address0 = grp_fft_stage_fu_126_OUT_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        out_data_12_address0 = grp_fft_stage_fu_126_IN_r_address0;
    end else begin
        out_data_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        out_data_12_address1 = grp_fft_stage_fu_126_OUT_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        out_data_12_address1 = grp_fft_stage_fu_126_IN_r_address1;
    end else begin
        out_data_12_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        out_data_12_ce0 = grp_fft_stage_fu_126_OUT_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        out_data_12_ce0 = grp_fft_stage_fu_126_IN_r_ce0;
    end else begin
        out_data_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        out_data_12_ce1 = grp_fft_stage_fu_126_OUT_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        out_data_12_ce1 = grp_fft_stage_fu_126_IN_r_ce1;
    end else begin
        out_data_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        out_data_12_we0 = grp_fft_stage_fu_126_OUT_r_we0;
    end else begin
        out_data_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        out_data_12_we1 = grp_fft_stage_fu_126_OUT_r_we1;
    end else begin
        out_data_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        out_data_24_address0 = grp_fft_stage_fu_126_OUT_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        out_data_24_address0 = grp_fft_stage_fu_126_IN_r_address0;
    end else begin
        out_data_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        out_data_24_address1 = grp_fft_stage_fu_126_OUT_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        out_data_24_address1 = grp_fft_stage_fu_126_IN_r_address1;
    end else begin
        out_data_24_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        out_data_24_ce0 = grp_fft_stage_fu_126_OUT_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        out_data_24_ce0 = grp_fft_stage_fu_126_IN_r_ce0;
    end else begin
        out_data_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        out_data_24_ce1 = grp_fft_stage_fu_126_OUT_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        out_data_24_ce1 = grp_fft_stage_fu_126_IN_r_ce1;
    end else begin
        out_data_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        out_data_24_we0 = grp_fft_stage_fu_126_OUT_r_we0;
    end else begin
        out_data_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        out_data_24_we1 = grp_fft_stage_fu_126_OUT_r_we1;
    end else begin
        out_data_24_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        out_data_35_address0 = grp_fft_stage_fu_126_OUT_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        out_data_35_address0 = grp_fft_stage_fu_126_IN_r_address0;
    end else begin
        out_data_35_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        out_data_35_address1 = grp_fft_stage_fu_126_OUT_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        out_data_35_address1 = grp_fft_stage_fu_126_IN_r_address1;
    end else begin
        out_data_35_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        out_data_35_ce0 = grp_fft_stage_fu_126_OUT_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        out_data_35_ce0 = grp_fft_stage_fu_126_IN_r_ce0;
    end else begin
        out_data_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        out_data_35_ce1 = grp_fft_stage_fu_126_OUT_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        out_data_35_ce1 = grp_fft_stage_fu_126_IN_r_ce1;
    end else begin
        out_data_35_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        out_data_35_we0 = grp_fft_stage_fu_126_OUT_r_we0;
    end else begin
        out_data_35_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        out_data_35_we1 = grp_fft_stage_fu_126_OUT_r_we1;
    end else begin
        out_data_35_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        out_data_46_address0 = grp_fft_stage_fu_126_OUT_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_46_address0 = grp_fft_stage_fu_126_IN_r_address0;
    end else begin
        out_data_46_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        out_data_46_address1 = grp_fft_stage_fu_126_OUT_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_46_address1 = grp_fft_stage_fu_126_IN_r_address1;
    end else begin
        out_data_46_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        out_data_46_ce0 = grp_fft_stage_fu_126_OUT_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_46_ce0 = grp_fft_stage_fu_126_IN_r_ce0;
    end else begin
        out_data_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        out_data_46_ce1 = grp_fft_stage_fu_126_OUT_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_46_ce1 = grp_fft_stage_fu_126_IN_r_ce1;
    end else begin
        out_data_46_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        out_data_46_we0 = grp_fft_stage_fu_126_OUT_r_we0;
    end else begin
        out_data_46_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        out_data_46_we1 = grp_fft_stage_fu_126_OUT_r_we1;
    end else begin
        out_data_46_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_57_address0 = grp_fft_stage_fu_126_OUT_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_57_address0 = grp_fft_stage_fu_126_IN_r_address0;
    end else begin
        out_data_57_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_57_address1 = grp_fft_stage_fu_126_OUT_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_57_address1 = grp_fft_stage_fu_126_IN_r_address1;
    end else begin
        out_data_57_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_57_ce0 = grp_fft_stage_fu_126_OUT_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_57_ce0 = grp_fft_stage_fu_126_IN_r_ce0;
    end else begin
        out_data_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_57_ce1 = grp_fft_stage_fu_126_OUT_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_57_ce1 = grp_fft_stage_fu_126_IN_r_ce1;
    end else begin
        out_data_57_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_57_we0 = grp_fft_stage_fu_126_OUT_r_we0;
    end else begin
        out_data_57_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_57_we1 = grp_fft_stage_fu_126_OUT_r_we1;
    end else begin
        out_data_57_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        out_data_63_address0 = grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_out_data_63_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_63_address0 = grp_fft_stage_fu_126_OUT_r_address0;
    end else begin
        out_data_63_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        out_data_63_ce0 = grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_out_data_63_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_63_ce0 = grp_fft_stage_fu_126_OUT_r_ce0;
    end else begin
        out_data_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_63_ce1 = grp_fft_stage_fu_126_OUT_r_ce1;
    end else begin
        out_data_63_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_63_we0 = grp_fft_stage_fu_126_OUT_r_we0;
    end else begin
        out_data_63_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_63_we1 = grp_fft_stage_fu_126_OUT_r_we1;
    end else begin
        out_data_63_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        out_stream_V_write = grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_out_stream_V_write;
    end else begin
        out_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln1057_fu_172_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_fft_stage_fu_126_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_fft_stage_fu_126_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_fft_stage_fu_126_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (grp_fft_stage_fu_126_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (grp_fft_stage_fu_126_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (grp_fft_stage_fu_126_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_ap_start = grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_52_1_fu_118_ap_start_reg;

assign grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_ap_start = grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_ap_start_reg;

assign grp_fft_stage_fu_126_ap_start = grp_fft_stage_fu_126_ap_start_reg;

assign i_3_fu_178_p2 = (i_1_fu_80 + 8'd1);

assign icmp_ln1057_fu_172_p2 = ((i_1_fu_80 < trunc_ln1057_fu_167_p1) ? 1'b1 : 1'b0);

assign out_stream_V_din = grp_Loop_VITIS_LOOP_131_1_proc3_Pipeline_VITIS_LOOP_60_1_fu_151_out_stream_V_din;

assign trunc_ln1057_2_fu_184_p1 = ctrl1_reg[15:0];

assign trunc_ln1057_fu_167_p1 = ctrl1_reg[7:0];

endmodule //FFT_C_Loop_VITIS_LOOP_131_1_proc3
