

Implementation tool: Xilinx Vivado v.2016.1
Project:             dct_prj
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Tue May 31 15:50:29 +0530 2016

#=== Resource usage ===
SLICE:           67
LUT:            165
FF:             169
DSP:              1
BRAM:             5
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved:    5.022
Timing met
