<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="be177176557e59feace2fe04795a2b22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/datasrc_0_tdata[31]"/>
        <net name="design_1_i/datasrc_0_tdata[30]"/>
        <net name="design_1_i/datasrc_0_tdata[29]"/>
        <net name="design_1_i/datasrc_0_tdata[28]"/>
        <net name="design_1_i/datasrc_0_tdata[27]"/>
        <net name="design_1_i/datasrc_0_tdata[26]"/>
        <net name="design_1_i/datasrc_0_tdata[25]"/>
        <net name="design_1_i/datasrc_0_tdata[24]"/>
        <net name="design_1_i/datasrc_0_tdata[23]"/>
        <net name="design_1_i/datasrc_0_tdata[22]"/>
        <net name="design_1_i/datasrc_0_tdata[21]"/>
        <net name="design_1_i/datasrc_0_tdata[20]"/>
        <net name="design_1_i/datasrc_0_tdata[19]"/>
        <net name="design_1_i/datasrc_0_tdata[18]"/>
        <net name="design_1_i/datasrc_0_tdata[17]"/>
        <net name="design_1_i/datasrc_0_tdata[16]"/>
        <net name="design_1_i/datasrc_0_tdata[15]"/>
        <net name="design_1_i/datasrc_0_tdata[14]"/>
        <net name="design_1_i/datasrc_0_tdata[13]"/>
        <net name="design_1_i/datasrc_0_tdata[12]"/>
        <net name="design_1_i/datasrc_0_tdata[11]"/>
        <net name="design_1_i/datasrc_0_tdata[10]"/>
        <net name="design_1_i/datasrc_0_tdata[9]"/>
        <net name="design_1_i/datasrc_0_tdata[8]"/>
        <net name="design_1_i/datasrc_0_tdata[7]"/>
        <net name="design_1_i/datasrc_0_tdata[6]"/>
        <net name="design_1_i/datasrc_0_tdata[5]"/>
        <net name="design_1_i/datasrc_0_tdata[4]"/>
        <net name="design_1_i/datasrc_0_tdata[3]"/>
        <net name="design_1_i/datasrc_0_tdata[2]"/>
        <net name="design_1_i/datasrc_0_tdata[1]"/>
        <net name="design_1_i/datasrc_0_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="be177176557e59feace2fe04795a2b22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/datasrc_0_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="be177176557e59feace2fe04795a2b22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[31]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[30]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[29]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[28]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[27]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[26]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[25]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[24]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[23]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[22]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[21]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[20]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[19]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[18]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[17]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[16]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[15]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[14]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[13]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[12]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[11]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[10]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[9]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[8]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[7]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[6]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[5]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[4]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[3]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[2]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[1]"/>
        <net name="design_1_i/FFT_0_data_OUT_TDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="be177176557e59feace2fe04795a2b22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/FFT_0_data_OUT_TVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="be177176557e59feace2fe04795a2b22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/datasrc_1_tdata[31]"/>
        <net name="design_1_i/datasrc_1_tdata[30]"/>
        <net name="design_1_i/datasrc_1_tdata[29]"/>
        <net name="design_1_i/datasrc_1_tdata[28]"/>
        <net name="design_1_i/datasrc_1_tdata[27]"/>
        <net name="design_1_i/datasrc_1_tdata[26]"/>
        <net name="design_1_i/datasrc_1_tdata[25]"/>
        <net name="design_1_i/datasrc_1_tdata[24]"/>
        <net name="design_1_i/datasrc_1_tdata[23]"/>
        <net name="design_1_i/datasrc_1_tdata[22]"/>
        <net name="design_1_i/datasrc_1_tdata[21]"/>
        <net name="design_1_i/datasrc_1_tdata[20]"/>
        <net name="design_1_i/datasrc_1_tdata[19]"/>
        <net name="design_1_i/datasrc_1_tdata[18]"/>
        <net name="design_1_i/datasrc_1_tdata[17]"/>
        <net name="design_1_i/datasrc_1_tdata[16]"/>
        <net name="design_1_i/datasrc_1_tdata[15]"/>
        <net name="design_1_i/datasrc_1_tdata[14]"/>
        <net name="design_1_i/datasrc_1_tdata[13]"/>
        <net name="design_1_i/datasrc_1_tdata[12]"/>
        <net name="design_1_i/datasrc_1_tdata[11]"/>
        <net name="design_1_i/datasrc_1_tdata[10]"/>
        <net name="design_1_i/datasrc_1_tdata[9]"/>
        <net name="design_1_i/datasrc_1_tdata[8]"/>
        <net name="design_1_i/datasrc_1_tdata[7]"/>
        <net name="design_1_i/datasrc_1_tdata[6]"/>
        <net name="design_1_i/datasrc_1_tdata[5]"/>
        <net name="design_1_i/datasrc_1_tdata[4]"/>
        <net name="design_1_i/datasrc_1_tdata[3]"/>
        <net name="design_1_i/datasrc_1_tdata[2]"/>
        <net name="design_1_i/datasrc_1_tdata[1]"/>
        <net name="design_1_i/datasrc_1_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="be177176557e59feace2fe04795a2b22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/FFT_0_ap_done"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="be177176557e59feace2fe04795a2b22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/FFT_0_ap_idle"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="be177176557e59feace2fe04795a2b22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/FFT_0_ap_ready"/>
      </nets>
    </probe>
  </probeset>
</probeData>
