
                         Lattice Mapping Report File

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.1.0.34.2
Mapped on: Mon Dec  9 14:22:25 2024

Design Information
------------------

Command line:   map -pdc C:/Users/jonekath/my_designs/VGA_Controller/pins.pdc -i
     VGA_Controller_impl_1_syn.udb -o VGA_Controller_impl_1_map.udb -mp
     VGA_Controller_impl_1.mrp -hierrpt -gui -msgset
     C:/Users/jonekath/my_designs/VGA_Controller/promote.xml

Design Summary
--------------

   Number of slice registers: 343 out of  5280 (6%)
   Number of I/O registers:      4 out of   117 (3%)
   Number of LUT4s:           4336 out of  5280 (82%)
      Number of logic LUT4s:             3894
      Number of inserted feedthru LUT4s: 129
      Number of replicated LUT4s:          9
      Number of ripple logic:            152 (304 LUT4s)
   Number of IO sites used:   14 out of 39 (36%)
      Number of IO sites used for general PIO: 14
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 14 out of 36 (39%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 14 out of 39 (36%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  3
      Net outglobal_o: 284 loads, 284 rising, 0 falling (Driver: Pin
     pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net nesClk_c: 14 loads, 14 rising, 0 falling (Driver: Pin
     NESControllers.i1_2_lut/Z)
      Net ref_clk_i_c: 1 loads, 1 rising, 0 falling (Driver: Port ref_clk_i)
   Number of Clock Enables:  5
      Net pattern_inst.myscore.n109421: 5 loads, 5 SLICEs
      Net vga_inst.n71918: 6 loads, 6 SLICEs
      Net arrows_inst.n109420: 20 loads, 20 SLICEs
      Net scoring_inst.n25: 20 loads, 20 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net scoring_inst.n146: 20 loads, 20 SLICEs
   Number of LSRs:  20
      Net pixel_x[9]: 4 loads, 4 SLICEs
      Net n112277: 6 loads, 6 SLICEs
      Net pattern_inst.n147055: 1 loads, 1 SLICEs
      Net pattern_inst.n693: 1 loads, 1 SLICEs
      Net pattern_inst.myrom.n150634: 1 loads, 1 SLICEs
      Net pattern_inst.myend.n126687: 3 loads, 3 SLICEs
      Net pattern_inst.myend.n120935: 2 loads, 2 SLICEs
      Net pattern_inst.n574: 1 loads, 1 SLICEs
      Net pattern_inst.n559: 1 loads, 1 SLICEs
      Net pattern_inst.n544: 1 loads, 1 SLICEs
      Net pattern_inst.n529: 1 loads, 1 SLICEs
      Net vga_inst.n71938: 6 loads, 6 SLICEs
      Net vga_inst.n15: 6 loads, 6 SLICEs
      Net vga_inst.n4_adj_678: 1 loads, 1 SLICEs
      Net NESControllers.n112283: 11 loads, 11 SLICEs
      Net arrows_inst.n37: 1 loads, 1 SLICEs
      Net fsm_inst.s[1]: 2 loads, 2 SLICEs
      Net fsm_inst.n112293: 1 loads, 1 SLICEs
      Net scoring_inst.n112285: 4 loads, 4 SLICEs
      Net scoring_inst.n112288: 4 loads, 4 SLICEs
   Top 10 highest fanout non-clock nets:
      Net pixel_y[3]: 443 loads
      Net pixel_y[4]: 425 loads
      Net pixel_y[5]: 421 loads
      Net pixel_y[2]: 403 loads
      Net pixel_y[6]: 310 loads
      Net pixel_y[7]: 278 loads
      Net pixel_y[8]: 176 loads
      Net pattern_inst.myend.n22_c: 168 loads
      Net pixel_x[2]: 157 loads
      Net pattern_inst.myend.n22_adj_695: 153 loads





   Number of warnings:  4
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

WARNING <1026001> - map: C:/Users/jonekath/my_designs/VGA_Controller/pins.pdc
     (12) : No port matched 'start_pressed'.
WARNING <1027013> - map: No port matched 'start_pressed'.
WARNING <1026001> - map: C:/Users/jonekath/my_designs/VGA_Controller/pins.pdc
     (12) : Can't resolve object 'start_pressed' in constraint 'ldc_set_location
     -site {18} [get_ports start_pressed]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {18}
     [get_ports start_pressed]'.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| data2               | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data1               | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ref_clk_i           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| latch               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| nesClk              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pll                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| VSYNC               | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| HSYNC               | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[3]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[4]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[5]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block data2_pad.vlo_inst was optimized away.

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            pll_inst/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               PIN      ref_clk_i_c
  Output Clock(CoreA):                 PIN      pll_c
  Output Clock(GlobalA):               NODE     outglobal_o
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE
       pll_inst.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE
       pll_inst.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             66

                                    Page 3





PLL/DLL Summary (cont)
----------------------
  VCO Divider:                                  5
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

ASIC Components
---------------

Instance Name: vga_inst/HSYNC
         Type: IOLOGIC
Instance Name: vga_inst/VSYNC
         Type: IOLOGIC
Instance Name: NESControllers/reg2_i1
         Type: IOLOGIC
Instance Name: NESControllers/reg1_i1
         Type: IOLOGIC
Instance Name: pll_inst/lscc_pll_inst/u_PLL_B
         Type: PLL

Constraint Summary
------------------

   Total number of constraints: 18
   Total number of constraints dropped: 1
   Dropped constraint is:
     ldc_set_location -site {18} [get_ports start_pressed]

Run Time and Memory Usage
-------------------------

   Total CPU Time: 3 secs
   Total REAL Time: 4 secs
   Peak Memory Usage: 120 MB
Checksum -- map: 6e2ff6e67ca6458fb1a85d5c693ecf896f8db6ef














                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
