\hypertarget{group__INT__COMMON}{}\section{Interrupt Controller Common Definitions}
\label{group__INT__COMMON}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__INT__COMMON_ga0b64308d6e2a4f21f7915b6baf6eded9}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+C\+C\+I\+A\+R\+\_\+\+C\+P\+U\+I\+D\+\_\+\+G\+ET}}(icciar)~((icciar $>$$>$ 10) \& 0x7)
\item 
\#define \mbox{\hyperlink{group__INT__COMMON_ga90923330529a22d1e076b22ef53d84f1}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+C\+C\+I\+A\+R\+\_\+\+A\+C\+K\+I\+N\+T\+I\+D\+\_\+\+G\+ET}}(icciar)~(icciar \& 0x3\+F\+F)
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \mbox{\hyperlink{group__INT__COMMON_gaf87a5a7f416fc6f679b59dadacbeb592}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+e}} \mbox{\hyperlink{group__INT__COMMON_ga394d3efae4a3ee1015ed47f9698deea6}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+t}}
\item 
typedef uint32\+\_\+t \mbox{\hyperlink{group__INT__COMMON_ga0986f657275460bf46c91f02b77c8667}{alt\+\_\+int\+\_\+cpu\+\_\+target\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__INT__COMMON_ga30a2ad1b5e644feb2f502ab3fb39756e}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+e}} \mbox{\hyperlink{group__INT__COMMON_ga69d4792f881cdf473ca64f8b4e23ba52}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__INT__COMMON_ga746ce27835235f2cd0199b089482b770}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+S\+G\+I\+\_\+\+T\+A\+R\+G\+E\+T\+\_\+e}} \mbox{\hyperlink{group__INT__COMMON_ga7e81bbf0aa421b2c5ec85a6bfe42c051}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+S\+G\+I\+\_\+\+T\+A\+R\+G\+E\+T\+\_\+t}}
\item 
typedef void($\ast$ \mbox{\hyperlink{group__INT__COMMON_gace129e79f7e2eee4b0cfc7a0cc297053}{alt\+\_\+int\+\_\+callback\+\_\+t}}) (uint32\+\_\+t icciar, void $\ast$\mbox{\hyperlink{sun4u_2tte_8h_a9b4a99475e2709333b8e5d70483173f1}{context}})
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__INT__COMMON_gaf87a5a7f416fc6f679b59dadacbeb592}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+e}} \{ \newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a8057a3e1fb67a8ba98a4e589a391d611}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I0}} = 0, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a6510f96768afb3ff8919014dec8cdb43}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I1}} = 1, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a79cabbde17bd4c9b31382017fee13c3b}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I2}} = 2, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a3b6a05de3d410cf7933ff84787988f10}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I3}} = 3, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a5b6330b835194f6dbe471e0c0fd2b78d}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I4}} = 4, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a24ff64a726d8fafe30854aed13401336}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I5}} = 5, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa0d7c3fd803cc0a63a6bee40906065b9}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I6}} = 6, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa2067ad9a8ea40a432b165df9ca264f2}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I7}} = 7, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aeb33100d35388e2a771fae4c167a646d}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I8}} = 8, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a0f01b77907cb597686ebf678aacd4817}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I9}} = 9, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa3319308232589dcb4855bdcd962e941}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I10}} = 10, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592af25672595da9bcefb0afa754e950a8fc}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I11}} = 11, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a59e86d5b8a8b4ee27942f095490133e7}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I12}} = 12, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9c8bb83662174179703946f29e3c34ea}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I13}} = 13, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa356ac325037d9ddfd04b1c37a2c0a81}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I14}} = 14, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a6e7ed2e9bb881ebbb47d640d3e1e9afb}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I15}} = 15, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a31f54c1af1b44521d5df486115f52ba5}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+P\+I\+\_\+\+T\+I\+M\+E\+R\+\_\+\+G\+L\+O\+B\+AL}} = 27, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a76d5c84e829e9324ae149b9b69218998}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+P\+I\+\_\+\+T\+I\+M\+E\+R\+\_\+\+P\+R\+I\+V\+A\+TE}} = 29, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a28663d1dd69dc2be485761b264a92d3d}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+P\+I\+\_\+\+T\+I\+M\+E\+R\+\_\+\+W\+A\+T\+C\+H\+D\+OG}} = 30, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a41a5b8cdb79c2c332353a40db1c2c134}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+IL}} = 32, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592adc232e776e368eece90105b8726dbd6d}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+B\+T\+AC}} = 33, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ae90e3702be8ff8fb755464dfd6047d2c}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+G\+HB}} = 34, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a0a1dcad5a99b2d564ce16e1171bea71e}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+I\+\_\+\+T\+AG}} = 35, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a7fd55727de6e38c4fc9ed82e6cef4bf7}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+I\+\_\+\+D\+A\+TA}} = 36, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ae57f74c7d48f48e5ac1339b1c87a1e98}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+T\+LB}} = 37, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a58dde12f7cf7cc622238d87f22f07565}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+D\+\_\+\+O\+U\+T\+ER}} = 38, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a2e1d02bbba37947592c2bbf38aeae094}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+D\+\_\+\+T\+AG}} = 39, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a4427741ee0ec485a9f99b7e83fbfe47e}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+D\+\_\+\+D\+A\+TA}} = 40, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a964c0ce813ff234524105c264812c00e}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+D\+E\+F\+L\+A\+G\+S0}} = 41, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a030da154530b67c1bad02a70eb126741}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+D\+E\+F\+L\+A\+G\+S1}} = 42, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592abf1b96ed982c62762a43ddace6bd6ad7}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+D\+E\+F\+L\+A\+G\+S2}} = 43, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a763865592c534704653b25cc82a98770}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+D\+E\+F\+L\+A\+G\+S3}} = 44, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a36eec25b4ae0b98e471b4af10a1056cb}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+D\+E\+F\+L\+A\+G\+S4}} = 45, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a1ad96d24530a01470dd2f3c867d44c7e}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+D\+E\+F\+L\+A\+G\+S5}} = 46, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a70a415e0beab0c56d9582590ff99a43f}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+D\+E\+F\+L\+A\+G\+S6}} = 47, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592af1a1f198c5f1b666ee44f514ce5c1f4e}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+IL}} = 48, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a5e6f01b8eb23d91df01d1cf02b37e6f7}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+B\+T\+AC}} = 49, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a3f4cebb33c1700f325033f9ef2a56f98}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+G\+HB}} = 50, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a09bb6140070ad080226833a52d71fff2}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+I\+\_\+\+T\+AG}} = 51, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9a8276406bd8539803ef21e7f0abc1c2}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+I\+\_\+\+D\+A\+TA}} = 52, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a174b12c5fabc934d55c56ee7beacb2f6}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+T\+LB}} = 53, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a986d914e13e38286bc390bca027c6ea2}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+D\+\_\+\+O\+U\+T\+ER}} = 54, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a83a81c97026a974d3b52d6ca6a7fb61c}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+D\+\_\+\+T\+AG}} = 55, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a678d31e7714c4b1849bb04d3aee5efc4}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+D\+\_\+\+D\+A\+TA}} = 56, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a78e44b141d4586f8c949b0b8f12cc32e}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+D\+E\+F\+L\+A\+G\+S0}} = 57, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a618975f20d0148a282299a21ba508b02}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+D\+E\+F\+L\+A\+G\+S1}} = 58, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ad11c208bcfdb492bd7702ba3ae0179f7}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+D\+E\+F\+L\+A\+G\+S2}} = 59, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592af32aa313e56251ffd8b15ce7bc95cb63}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+D\+E\+F\+L\+A\+G\+S3}} = 60, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a5979a8f75fe0287ef06461786fe82d15}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+D\+E\+F\+L\+A\+G\+S4}} = 61, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa962a8d0f43ae34614196be5076894fc}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+D\+E\+F\+L\+A\+G\+S5}} = 62, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a443ad73478988e78caf3f7708948dee9}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+D\+E\+F\+L\+A\+G\+S6}} = 63, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a36bb8599ddb8ad0b3ed64a74d50a7d8e}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+C\+U\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L0}} = 64, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ab1fd15c2fdbe84f113746bdd2b43ad40}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+C\+U\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L1}} = 65, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a6fd6facd0ed04d164fbf784cb4ca8968}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+C\+U\+\_\+\+E\+V\+\_\+\+A\+B\+O\+RT}} = 66, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a02e2e6df886a2578ccb157e39e7ad0a6}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+L2\+\_\+\+E\+C\+C\+\_\+\+B\+Y\+T\+E\+\_\+\+W\+R\+\_\+\+I\+RQ}} = 67, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ab8ee31cb36032d2fd545f5c80c6bb5ba}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+L2\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ}} = 68, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a3c4a999d3a42eeb250046c6cc0647171}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+L2\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ}} = 69, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a32d31e732ee28502191b70204963466e}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+L2\+\_\+\+C\+O\+M\+B\+I\+N\+E\+D\+\_\+\+I\+RQ}} = 70, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592add25c27750b669635e0478aa416da5b5}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+D\+R\+\_\+\+E\+C\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+I\+RQ}} = 71, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a3e39f0cdba7146c375215bf387cbc6ef}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q0}} = 72, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ace70b330a7ed7da905f36944133325ef}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q1}} = 73, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aeb9f58090aaf2b8c2d2e6b0cdd6670c2}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q2}} = 74, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a52d9e5185e1cbea28140507ed4935315}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q3}} = 75, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a2a780eb8644fa2ff4ee8e27e1f4a1588}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q4}} = 76, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592adcd0030c21ce2b0c1542c74715bffc3a}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q5}} = 77, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a186502c4be086846663b3254a7939d7a}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q6}} = 78, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9dbc5791d89cad373b35ca24a57fd08f}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q7}} = 79, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a5210dc6fda773a4366a1ee0396718442}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q8}} = 80, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9ee0313918ec15263a85f5f4ec171e60}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q9}} = 81, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592afce15283ec0cabe6587dd070985c7da2}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q10}} = 82, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a6959887fda78b6455bb27c9690f0dd92}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q11}} = 83, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9137e7c7f8671a5a2dbf56a4b0536f82}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q12}} = 84, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a2aa42d4b36c274d89e90ebc13d3a9f3e}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q13}} = 85, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ae828a11037bac7cb3bf50780807c7101}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q14}} = 86, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592afb8bddbcf2cfdf25b8941f25ba38acc7}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q15}} = 87, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a75ec1e911c53ea2296fa5055b1b89355}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q16}} = 88, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a21fd9591b9bf99466e92dab46ad4e808}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q17}} = 89, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a587f726fbcc5311775dfcfc3f2689a8e}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q18}} = 90, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592af3aad03dd5ad04fcdc788fac8b628d0f}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q19}} = 91, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a0aa0ddf5ae391d0a7ed199c481ddadbb}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q20}} = 92, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a7b6936c4575f396e11936e10c50ce1aa}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q21}} = 93, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ab832b0e28188135518ae31a0d082e534}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q22}} = 94, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592af4a53b6d5c9e3d455d52376361dc9783}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q23}} = 95, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ae876a515b1646d2c1a8d4ee2cc1e8e3a}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q24}} = 96, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592acc6e7ec75f4c1087a900fa49b313be54}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q25}} = 97, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a01c11c26f39ac153162a6002b19f766a}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q26}} = 98, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592afac3fcc624e84b0fb5caf15cf711b452}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q27}} = 99, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592afc82098d50be6ac5f65c1f1a5b370c2f}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q28}} = 100, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ab393f5e328bf2d88ba7400ce6a1ffc33}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q29}} = 101, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592abfbfc5fdd76d0f156a689e6c3fa64f36}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q30}} = 102, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a0497c84567efe797c6dac8460aae6171}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q31}} = 103, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9202ea8116308310d5e5970a283ea114}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q32}} = 104, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ae72ca029da39ebbd9642edde72fafaf7}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q33}} = 105, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a24ce0c6d7b85216ce0bcf2685fe2c973}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q34}} = 106, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a943e558377734e574ba6d2cc3bfaaa61}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q35}} = 107, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a07e88a01f2cbeb777a8a1b93802b7a31}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q36}} = 108, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9d75b342047cac4b9096459f70fcbdf5}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q37}} = 109, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa93abec539e65f0faaaa2c411ca12824}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q38}} = 110, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592af744bfae7cf40992db47fb1e5d7b8205}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q39}} = 111, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ae3557e33c214091aa731bf18fa60be3d}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q40}} = 112, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a2f75d9817975e8f10b86b5555e9b13ec}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q41}} = 113, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a3134be31dc1688f91de4d46cc3660a36}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q42}} = 114, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a890c7b5b5061f89a75de952187b7121f}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q43}} = 115, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ad130a6aace8ffdb8f41306b6ad82ceb6}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q44}} = 116, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592afb9ad9b3ede0804ea9485d136d2f59b1}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q45}} = 117, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592af1d3aad45de69acab9aa8b13da743a26}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q46}} = 118, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a4e6552aedb9203ca9493af894c812699}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q47}} = 119, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a4003895bfc6041466d56aabff114e000}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q48}} = 120, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa92392b6fa8b110d8b1623a50f904bdd}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q49}} = 121, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9e258f20fd8636e1f3af813c2f675b68}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q50}} = 122, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a6b4ef48d141c0ca265358c78103b0c9d}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q51}} = 123, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592acbcbecdd1b23144b98a0332ae66dd96e}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q52}} = 124, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a911fd8e774ceae956dd760ab8aeda398}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q53}} = 125, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aaaa54a09ecdd2e834337f9a852915df4}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q54}} = 126, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a30a9ff814def3d70a5beff2f0879a954}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q55}} = 127, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a20e18f19e828b7943e1a324684aff795}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q56}} = 128, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a67df5072ef8457290998fa0e5c90eec1}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q57}} = 129, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ac82fec813f2b7aa5b792ee702dcd187d}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q58}} = 130, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a69369253e68b826dd52c05a5862974ad}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q59}} = 131, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a5a724f7bf5a3487fd200c6a082536ba9}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q60}} = 132, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592af9ca82c2f2aa04694dad5a5fc078e591}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q61}} = 133, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ac16c6421fe29052a1e7089e1620213e0}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q62}} = 134, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a445f5472310805f244e91622c9c42964}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q63}} = 135, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a1388e07602c4541062d1d3b244269ce0}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+M\+A\+\_\+\+I\+R\+Q0}} = 136, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a8c8a8bcd27474e193ca7eebce49dbb1f}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+M\+A\+\_\+\+I\+R\+Q1}} = 137, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a0318f463527d9937dbb1c94b7b0815d3}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+M\+A\+\_\+\+I\+R\+Q2}} = 138, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ac50dfab982612dcd0940a4220a1ba7c1}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+M\+A\+\_\+\+I\+R\+Q3}} = 139, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ac8e78bada1f74a7fcb23d6236346ae37}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+M\+A\+\_\+\+I\+R\+Q4}} = 140, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a7e9cc6b41d78077471a68e2311b31b02}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+M\+A\+\_\+\+I\+R\+Q5}} = 141, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a3c7d74e14c9affdeff220cb8221a25fc}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+M\+A\+\_\+\+I\+R\+Q6}} = 142, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592acdc80310861c88310b5ccb47f52d0fe1}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+M\+A\+\_\+\+I\+R\+Q7}} = 143, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa6ef2ca82f7e5ebe0cfe730fa6327881}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+M\+A\+\_\+\+I\+R\+Q\+\_\+\+A\+B\+O\+RT}} = 144, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592add606389e22ac594b2d322c8d29e776d}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+M\+A\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ}} = 145, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a2917005926653acb5b61b5bdcb4e1bb1}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+M\+A\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ}} = 146, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a7c8fba26e4b30a11c060b84a2c416d5c}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+M\+A\+C0\+\_\+\+I\+RQ}} = 147, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ace535252900d7ad6096c6b9ee46f8bdf}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+M\+A\+C0\+\_\+\+T\+X\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ}} = 148, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a4390bd063caa7919be846ab76c50e7bb}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+M\+A\+C0\+\_\+\+T\+X\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ}} = 149, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a6c1b30b6de222cc3cc6ec3256fcc9aa1}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+M\+A\+C0\+\_\+\+R\+X\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ}} = 150, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ad69fa2798719b40db9855489cf3904b7}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+M\+A\+C0\+\_\+\+R\+X\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ}} = 151, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aee58d5b5758972d4803c6bb425fc250b}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+M\+A\+C1\+\_\+\+I\+RQ}} = 152, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a43f695522222ffe14524cba3d9313530}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+M\+A\+C1\+\_\+\+T\+X\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ}} = 153, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a01a12543fbd2bbb5de045582e34f6663}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+M\+A\+C1\+\_\+\+T\+X\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ}} = 154, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9de1b79b00bf863a5061b3ad5af10e97}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+M\+A\+C1\+\_\+\+R\+X\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ}} = 155, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592af99bada78eaf174230e18987a6ff3af8}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+M\+A\+C1\+\_\+\+R\+X\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ}} = 156, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a0afc9d81c945ca20202c52dd09680f66}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+U\+S\+B0\+\_\+\+I\+RQ}} = 157, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592abb39a53c625eddd2f1fc3db664ed6e36}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+U\+S\+B0\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+ED}} = 158, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ad566a055627ea22076b071eeab344671}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+U\+S\+B0\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+ED}} = 159, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ac292fb89b1e60a8e4d081ac9c2caf6a1}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+U\+S\+B1\+\_\+\+I\+RQ}} = 160, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ab1e1f74bd747e8c9d8cb9efb01bad633}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+U\+S\+B1\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+ED}} = 161, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ac32b7eebfb426475f7625e7789ef174e}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+U\+S\+B1\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+ED}} = 162, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a282e2fdc6fd48294bf0e222c6d63b9cd}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+A\+N0\+\_\+\+S\+T\+S\+\_\+\+I\+RQ}} = 163, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9f5eda0b32e244fe2638355b76f3d067}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+A\+N0\+\_\+\+M\+O\+\_\+\+I\+RQ}} = 164, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aaeb0582016dd7e4d2ce35e5028ac4d5f}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+A\+N0\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ}} = 165, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ac1d6965e8bcab909c9c6e5a424dedc85}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+A\+N0\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ}} = 166, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa7a0b220caf36d4fb868825d06a63eef}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+A\+N1\+\_\+\+S\+T\+S\+\_\+\+I\+RQ}} = 167, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ab7e4e86170db10ed045538403d248693}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+A\+N1\+\_\+\+M\+O\+\_\+\+I\+RQ}} = 168, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a2bb0ebb3e87add4a6e3d621f55403bad}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+A\+N1\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ}} = 169, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ab9ebd459033f43815adcfbb1f7eb382a}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+A\+N1\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ}} = 170, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592afb2051c3c56df97b41bffb0713b49039}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+D\+M\+M\+C\+\_\+\+I\+RQ}} = 171, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a7b18ff672dccd39922e655a5d13d3a50}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+D\+M\+M\+C\+\_\+\+P\+O\+R\+T\+A\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+ED}} = 172, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a67d903b84c4c3822a1c2971b6e4c0141}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+D\+M\+M\+C\+\_\+\+P\+O\+R\+T\+A\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+ED}} = 173, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9474aa36c515d9236753637c6f22b615}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+D\+M\+M\+C\+\_\+\+P\+O\+R\+T\+B\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+ED}} = 174, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a4367cd0df3d45730427f5f53fa1ad9d1}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+D\+M\+M\+C\+\_\+\+P\+O\+R\+T\+B\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+ED}} = 175, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592acc4223b1102b275657dc5592b2d4f18a}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+A\+N\+D\+\_\+\+I\+RQ}} = 176, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592afa0da04157974ae5e2752119da567a97}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+A\+N\+D\+R\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ}} = 177, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a3043c011a5bd7b2a6c5a733f09af9e87}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+A\+N\+D\+R\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ}} = 178, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a78d02f8a8eee9d6fa78486da58e97943}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+A\+N\+D\+W\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ}} = 179, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a0f0db4efdaeff5dc753f285b5d5d0ffd}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+A\+N\+D\+W\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ}} = 180, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a3cf7ba8e45a2adde8f7d000dfa6239c9}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+A\+N\+D\+E\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ}} = 181, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ab4d78bfb0a48cf7443c3d188bf961893}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+A\+N\+D\+E\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ}} = 182, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a50a842c85fcbbe40702a55ee1c897425}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+RQ}} = 183, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592acd36d8b53b7541003c337f7e682654ca}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ}} = 184, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a1d315fedeaca4f0ef950b7db89b7ffbc}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ}} = 185, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a48859ccf231a3eb4ca82b819835d8de5}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+P\+I0\+\_\+\+I\+RQ}} = 186, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a603cc6893e8f4e724e936cd7504ffa82}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+P\+I1\+\_\+\+I\+RQ}} = 187, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592abff76fd8f675550c64487005a22fdb78}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+P\+I2\+\_\+\+I\+RQ}} = 188, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aede5d46e1df77fc2ab1472604109ff34}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+P\+I3\+\_\+\+I\+RQ}} = 189, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ae322c350f1d8028de86d6bcaad20486e}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+I2\+C0\+\_\+\+I\+RQ}} = 190, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9d872823c21aac3a25ca7da6276550e3}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+I2\+C1\+\_\+\+I\+RQ}} = 191, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a6b7b1382580286cd6a5417ea7df3fc83}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+I2\+C2\+\_\+\+I\+RQ}} = 192, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a5dffd3a302c43f4b54f887b713e4a8a7}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+I2\+C3\+\_\+\+I\+RQ}} = 193, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9c7e391aa90e0db94e00a9f4786c7fd8}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+U\+A\+R\+T0}} = 194, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a48e2d9582b0027461e404f9a8edb2dc7}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+U\+A\+R\+T1}} = 195, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a8b7dc1d6aa8434074e46d1edc22cf80e}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+G\+P\+I\+O0}} = 196, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a8464db2c0fdb32a2a5cf59889bb1cdf2}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+G\+P\+I\+O1}} = 197, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9faf1790f20b1d230327d7be68d8a4f7}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+G\+P\+I\+O2}} = 198, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ae15dcc6c3cb59690cdbdcc37d5356f83}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+L4\+S\+P\+\_\+0\+\_\+\+I\+RQ}} = 199, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ad6ac2314a8ed5633b7c8b84d1db6266b}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+L4\+S\+P\+\_\+1\+\_\+\+I\+RQ}} = 200, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a8c1002b2691234841d388d44f476784c}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+O\+S\+C1\+\_\+0\+\_\+\+I\+RQ}} = 201, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a0a4c4a0be8ff13be04c065dbe203cc5e}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+O\+S\+C1\+\_\+1\+\_\+\+I\+RQ}} = 202, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a7c1e466b06d9124b546c29ce60d7fbbe}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+W\+D\+O\+G0\+\_\+\+I\+RQ}} = 203, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a756314d22acef3f7cca3a19506d076e0}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+W\+D\+O\+G1\+\_\+\+I\+RQ}} = 204, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a679ad143926f69f76000c45138368d5c}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+L\+K\+M\+G\+R\+\_\+\+I\+RQ}} = 205, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ae838348529c32001305d9eb3cdd3d3e7}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+M\+P\+U\+W\+A\+K\+E\+U\+P\+\_\+\+I\+RQ}} = 206, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aaadb69a1be07612a0a9cd28ee3b916a7}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F\+P\+G\+A\+\_\+\+M\+A\+N\+\_\+\+I\+RQ}} = 207, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa828e5bc6d08440bf41c3685e5ec0ef8}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+C\+T\+I\+I\+R\+Q0}} = 208, 
\newline
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a8b2546945a46adc1db68451006ffba58}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+C\+T\+I\+I\+R\+Q1}} = 209, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a3a51fc51e22c4f1955a96b319106a28f}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+R\+A\+M\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ}} = 210, 
\mbox{\hyperlink{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592afc1e4bc340fd07bd7085f144a672b291}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+R\+A\+M\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ}} = 211
 \}
\item 
enum \mbox{\hyperlink{group__INT__COMMON_ga30a2ad1b5e644feb2f502ab3fb39756e}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+e}} \{ \newline
\mbox{\hyperlink{group__INT__COMMON_gga30a2ad1b5e644feb2f502ab3fb39756eaaa7221887a9d7d6dfd8b4d7b33f94b12}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+E\+D\+GE}}, 
\mbox{\hyperlink{group__INT__COMMON_gga30a2ad1b5e644feb2f502ab3fb39756ea057922245b742f020a06f0232e652151}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+L\+E\+V\+EL}}, 
\mbox{\hyperlink{group__INT__COMMON_gga30a2ad1b5e644feb2f502ab3fb39756ea58341f6aaaefa1e8f622d3ef08198796}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+S\+O\+F\+T\+W\+A\+RE}}, 
\mbox{\hyperlink{group__INT__COMMON_gga30a2ad1b5e644feb2f502ab3fb39756eaae21d3cab5b0cbffa2bb03e8a9fbda7f}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+A\+U\+T\+O\+D\+E\+T\+E\+CT}}, 
\newline
\mbox{\hyperlink{group__INT__COMMON_gga30a2ad1b5e644feb2f502ab3fb39756eafa477c00d65f475cd33ef5656ad60495}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+NA}}
 \}
\item 
enum \mbox{\hyperlink{group__INT__COMMON_ga746ce27835235f2cd0199b089482b770}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+S\+G\+I\+\_\+\+T\+A\+R\+G\+E\+T\+\_\+e}} \{ \mbox{\hyperlink{group__INT__COMMON_gga746ce27835235f2cd0199b089482b770ad01f237d8365bae75ca9092102f4d8bf}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+S\+G\+I\+\_\+\+T\+A\+R\+G\+E\+T\+\_\+\+L\+I\+ST}}, 
\mbox{\hyperlink{group__INT__COMMON_gga746ce27835235f2cd0199b089482b770a87923c26bb6bbc15b6e0ef84a9e694fb}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+S\+G\+I\+\_\+\+T\+A\+R\+G\+E\+T\+\_\+\+A\+L\+L\+\_\+\+E\+X\+C\+L\+\_\+\+S\+E\+N\+D\+ER}}, 
\mbox{\hyperlink{group__INT__COMMON_gga746ce27835235f2cd0199b089482b770a0d2f8a80c2ade1e76f843dd5525afc34}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+S\+G\+I\+\_\+\+T\+A\+R\+G\+E\+T\+\_\+\+S\+E\+N\+D\+E\+R\+\_\+\+O\+N\+LY}}
 \}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This module contains the definitions common to the Interrupt Controller Low-\/\+Level A\+PI and Interrupt Controller Manager Interface. 

\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__INT__COMMON_ga90923330529a22d1e076b22ef53d84f1}\label{group__INT__COMMON_ga90923330529a22d1e076b22ef53d84f1}} 
\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_ICCIAR\_ACKINTID\_GET@{ALT\_INT\_ICCIAR\_ACKINTID\_GET}}
\index{ALT\_INT\_ICCIAR\_ACKINTID\_GET@{ALT\_INT\_ICCIAR\_ACKINTID\_GET}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}
\subsubsection{\texorpdfstring{ALT\_INT\_ICCIAR\_ACKINTID\_GET}{ALT\_INT\_ICCIAR\_ACKINTID\_GET}}
{\footnotesize\ttfamily \#define A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+C\+C\+I\+A\+R\+\_\+\+A\+C\+K\+I\+N\+T\+I\+D\+\_\+\+G\+ET(\begin{DoxyParamCaption}\item[{}]{icciar }\end{DoxyParamCaption})~(icciar \& 0x3\+F\+F)}

Extracts the A\+C\+K\+I\+N\+T\+ID field from the I\+C\+C\+I\+AR register. \mbox{\Hypertarget{group__INT__COMMON_ga0b64308d6e2a4f21f7915b6baf6eded9}\label{group__INT__COMMON_ga0b64308d6e2a4f21f7915b6baf6eded9}} 
\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_ICCIAR\_CPUID\_GET@{ALT\_INT\_ICCIAR\_CPUID\_GET}}
\index{ALT\_INT\_ICCIAR\_CPUID\_GET@{ALT\_INT\_ICCIAR\_CPUID\_GET}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}
\subsubsection{\texorpdfstring{ALT\_INT\_ICCIAR\_CPUID\_GET}{ALT\_INT\_ICCIAR\_CPUID\_GET}}
{\footnotesize\ttfamily \#define A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+C\+C\+I\+A\+R\+\_\+\+C\+P\+U\+I\+D\+\_\+\+G\+ET(\begin{DoxyParamCaption}\item[{}]{icciar }\end{DoxyParamCaption})~((icciar $>$$>$ 10) \& 0x7)}

Extracts the C\+P\+U\+ID field from the I\+C\+C\+I\+AR register. 

\subsection{Typedef Documentation}
\mbox{\Hypertarget{group__INT__COMMON_gace129e79f7e2eee4b0cfc7a0cc297053}\label{group__INT__COMMON_gace129e79f7e2eee4b0cfc7a0cc297053}} 
\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!alt\_int\_callback\_t@{alt\_int\_callback\_t}}
\index{alt\_int\_callback\_t@{alt\_int\_callback\_t}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}
\subsubsection{\texorpdfstring{alt\_int\_callback\_t}{alt\_int\_callback\_t}}
{\footnotesize\ttfamily typedef void($\ast$ alt\+\_\+int\+\_\+callback\+\_\+t) (uint32\+\_\+t icciar, void $\ast$\mbox{\hyperlink{sun4u_2tte_8h_a9b4a99475e2709333b8e5d70483173f1}{context}})}

The callback to use when an interrupt needs to be serviced.


\begin{DoxyParams}{Parameters}
{\em icciar} & The Interrupt Controller C\+PU Interrupt Acknowledgement Register value (I\+C\+C\+I\+AR) value corresponding to the current interrupt.\\
\hline
{\em context} & The user provided context. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group__INT__COMMON_ga0986f657275460bf46c91f02b77c8667}\label{group__INT__COMMON_ga0986f657275460bf46c91f02b77c8667}} 
\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!alt\_int\_cpu\_target\_t@{alt\_int\_cpu\_target\_t}}
\index{alt\_int\_cpu\_target\_t@{alt\_int\_cpu\_target\_t}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}
\subsubsection{\texorpdfstring{alt\_int\_cpu\_target\_t}{alt\_int\_cpu\_target\_t}}
{\footnotesize\ttfamily typedef uint32\+\_\+t \mbox{\hyperlink{group__INT__COMMON_ga0986f657275460bf46c91f02b77c8667}{alt\+\_\+int\+\_\+cpu\+\_\+target\+\_\+t}}}

This is the C\+PU target type. It is used to specify a set of C\+P\+Us on the system. If only bit 0 is set then it specifies a set of C\+P\+Us containing only C\+PU 0. Multiple C\+P\+Us can be specified by setting the appropriate bit up to the number of C\+P\+Us on the system. \mbox{\Hypertarget{group__INT__COMMON_ga394d3efae4a3ee1015ed47f9698deea6}\label{group__INT__COMMON_ga394d3efae4a3ee1015ed47f9698deea6}} 
\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_t@{ALT\_INT\_INTERRUPT\_t}}
\index{ALT\_INT\_INTERRUPT\_t@{ALT\_INT\_INTERRUPT\_t}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}
\subsubsection{\texorpdfstring{ALT\_INT\_INTERRUPT\_t}{ALT\_INT\_INTERRUPT\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__INT__COMMON_gaf87a5a7f416fc6f679b59dadacbeb592}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+e}}  \mbox{\hyperlink{group__INT__COMMON_ga394d3efae4a3ee1015ed47f9698deea6}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+t}}}

This type definition enumerates all the interrupt identification types. \mbox{\Hypertarget{group__INT__COMMON_ga7e81bbf0aa421b2c5ec85a6bfe42c051}\label{group__INT__COMMON_ga7e81bbf0aa421b2c5ec85a6bfe42c051}} 
\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_SGI\_TARGET\_t@{ALT\_INT\_SGI\_TARGET\_t}}
\index{ALT\_INT\_SGI\_TARGET\_t@{ALT\_INT\_SGI\_TARGET\_t}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}
\subsubsection{\texorpdfstring{ALT\_INT\_SGI\_TARGET\_t}{ALT\_INT\_SGI\_TARGET\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__INT__COMMON_ga746ce27835235f2cd0199b089482b770}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+S\+G\+I\+\_\+\+T\+A\+R\+G\+E\+T\+\_\+e}}
 \mbox{\hyperlink{group__INT__COMMON_ga7e81bbf0aa421b2c5ec85a6bfe42c051}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+S\+G\+I\+\_\+\+T\+A\+R\+G\+E\+T\+\_\+t}}}

This type definition enumerates all the target list filter options. This is used by the trigger Software Generated Interrupt (S\+GI) feature to issue a S\+GI to the specified processor(s) in the system. Depending on the target list filter and the target list, interrupts can be routed to any combinations of C\+P\+Us. \mbox{\Hypertarget{group__INT__COMMON_ga69d4792f881cdf473ca64f8b4e23ba52}\label{group__INT__COMMON_ga69d4792f881cdf473ca64f8b4e23ba52}} 
\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_TRIGGER\_t@{ALT\_INT\_TRIGGER\_t}}
\index{ALT\_INT\_TRIGGER\_t@{ALT\_INT\_TRIGGER\_t}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}
\subsubsection{\texorpdfstring{ALT\_INT\_TRIGGER\_t}{ALT\_INT\_TRIGGER\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__INT__COMMON_ga30a2ad1b5e644feb2f502ab3fb39756e}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+e}}
 \mbox{\hyperlink{group__INT__COMMON_ga69d4792f881cdf473ca64f8b4e23ba52}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+t}}}

This type definition enumerates all the interrupt trigger types. 

\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group__INT__COMMON_gaf87a5a7f416fc6f679b59dadacbeb592}\label{group__INT__COMMON_gaf87a5a7f416fc6f679b59dadacbeb592}} 
\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_e@{ALT\_INT\_INTERRUPT\_e}}
\index{ALT\_INT\_INTERRUPT\_e@{ALT\_INT\_INTERRUPT\_e}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}
\subsubsection{\texorpdfstring{ALT\_INT\_INTERRUPT\_e}{ALT\_INT\_INTERRUPT\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__INT__COMMON_gaf87a5a7f416fc6f679b59dadacbeb592}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+e}}}

This type definition enumerates all the interrupt identification types. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_SGI0@{ALT\_INT\_INTERRUPT\_SGI0}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_SGI0@{ALT\_INT\_INTERRUPT\_SGI0}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a8057a3e1fb67a8ba98a4e589a391d611}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a8057a3e1fb67a8ba98a4e589a391d611}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I0&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_SGI1@{ALT\_INT\_INTERRUPT\_SGI1}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_SGI1@{ALT\_INT\_INTERRUPT\_SGI1}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a6510f96768afb3ff8919014dec8cdb43}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a6510f96768afb3ff8919014dec8cdb43}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I1&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_SGI2@{ALT\_INT\_INTERRUPT\_SGI2}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_SGI2@{ALT\_INT\_INTERRUPT\_SGI2}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a79cabbde17bd4c9b31382017fee13c3b}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a79cabbde17bd4c9b31382017fee13c3b}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I2&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_SGI3@{ALT\_INT\_INTERRUPT\_SGI3}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_SGI3@{ALT\_INT\_INTERRUPT\_SGI3}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a3b6a05de3d410cf7933ff84787988f10}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a3b6a05de3d410cf7933ff84787988f10}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I3&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_SGI4@{ALT\_INT\_INTERRUPT\_SGI4}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_SGI4@{ALT\_INT\_INTERRUPT\_SGI4}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a5b6330b835194f6dbe471e0c0fd2b78d}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a5b6330b835194f6dbe471e0c0fd2b78d}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I4&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_SGI5@{ALT\_INT\_INTERRUPT\_SGI5}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_SGI5@{ALT\_INT\_INTERRUPT\_SGI5}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a24ff64a726d8fafe30854aed13401336}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a24ff64a726d8fafe30854aed13401336}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I5&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_SGI6@{ALT\_INT\_INTERRUPT\_SGI6}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_SGI6@{ALT\_INT\_INTERRUPT\_SGI6}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa0d7c3fd803cc0a63a6bee40906065b9}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa0d7c3fd803cc0a63a6bee40906065b9}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I6&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_SGI7@{ALT\_INT\_INTERRUPT\_SGI7}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_SGI7@{ALT\_INT\_INTERRUPT\_SGI7}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa2067ad9a8ea40a432b165df9ca264f2}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa2067ad9a8ea40a432b165df9ca264f2}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I7&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_SGI8@{ALT\_INT\_INTERRUPT\_SGI8}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_SGI8@{ALT\_INT\_INTERRUPT\_SGI8}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aeb33100d35388e2a771fae4c167a646d}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aeb33100d35388e2a771fae4c167a646d}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I8&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_SGI9@{ALT\_INT\_INTERRUPT\_SGI9}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_SGI9@{ALT\_INT\_INTERRUPT\_SGI9}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a0f01b77907cb597686ebf678aacd4817}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a0f01b77907cb597686ebf678aacd4817}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I9&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_SGI10@{ALT\_INT\_INTERRUPT\_SGI10}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_SGI10@{ALT\_INT\_INTERRUPT\_SGI10}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa3319308232589dcb4855bdcd962e941}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa3319308232589dcb4855bdcd962e941}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I10&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_SGI11@{ALT\_INT\_INTERRUPT\_SGI11}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_SGI11@{ALT\_INT\_INTERRUPT\_SGI11}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592af25672595da9bcefb0afa754e950a8fc}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592af25672595da9bcefb0afa754e950a8fc}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I11&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_SGI12@{ALT\_INT\_INTERRUPT\_SGI12}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_SGI12@{ALT\_INT\_INTERRUPT\_SGI12}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a59e86d5b8a8b4ee27942f095490133e7}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a59e86d5b8a8b4ee27942f095490133e7}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I12&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_SGI13@{ALT\_INT\_INTERRUPT\_SGI13}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_SGI13@{ALT\_INT\_INTERRUPT\_SGI13}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9c8bb83662174179703946f29e3c34ea}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9c8bb83662174179703946f29e3c34ea}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I13&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_SGI14@{ALT\_INT\_INTERRUPT\_SGI14}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_SGI14@{ALT\_INT\_INTERRUPT\_SGI14}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa356ac325037d9ddfd04b1c37a2c0a81}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa356ac325037d9ddfd04b1c37a2c0a81}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I14&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_SGI15@{ALT\_INT\_INTERRUPT\_SGI15}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_SGI15@{ALT\_INT\_INTERRUPT\_SGI15}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a6e7ed2e9bb881ebbb47d640d3e1e9afb}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a6e7ed2e9bb881ebbb47d640d3e1e9afb}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+G\+I15&Software Generated Interrupts (S\+GI), 0 -\/ 15.
\begin{DoxyItemize}
\item All interrupts in this group are software triggered. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_PPI\_TIMER\_GLOBAL@{ALT\_INT\_INTERRUPT\_PPI\_TIMER\_GLOBAL}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_PPI\_TIMER\_GLOBAL@{ALT\_INT\_INTERRUPT\_PPI\_TIMER\_GLOBAL}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a31f54c1af1b44521d5df486115f52ba5}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a31f54c1af1b44521d5df486115f52ba5}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+P\+I\+\_\+\+T\+I\+M\+E\+R\+\_\+\+G\+L\+O\+B\+AL&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_PPI\_TIMER\_PRIVATE@{ALT\_INT\_INTERRUPT\_PPI\_TIMER\_PRIVATE}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_PPI\_TIMER\_PRIVATE@{ALT\_INT\_INTERRUPT\_PPI\_TIMER\_PRIVATE}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a76d5c84e829e9324ae149b9b69218998}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a76d5c84e829e9324ae149b9b69218998}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+P\+I\+\_\+\+T\+I\+M\+E\+R\+\_\+\+P\+R\+I\+V\+A\+TE&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_PPI\_TIMER\_WATCHDOG@{ALT\_INT\_INTERRUPT\_PPI\_TIMER\_WATCHDOG}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_PPI\_TIMER\_WATCHDOG@{ALT\_INT\_INTERRUPT\_PPI\_TIMER\_WATCHDOG}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a28663d1dd69dc2be485761b264a92d3d}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a28663d1dd69dc2be485761b264a92d3d}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+P\+I\+\_\+\+T\+I\+M\+E\+R\+\_\+\+W\+A\+T\+C\+H\+D\+OG&\subsection*{}

Private Peripheral Interrupts (P\+PI) for the Global Timer, per C\+PU private timer, and watchdog timer.
\begin{DoxyItemize}
\item All interrupts in this group are edge triggered. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL@{ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL@{ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a41a5b8cdb79c2c332353a40db1c2c134}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a41a5b8cdb79c2c332353a40db1c2c134}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+IL&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_BTAC@{ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_BTAC}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_BTAC@{ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_BTAC}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592adc232e776e368eece90105b8726dbd6d}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592adc232e776e368eece90105b8726dbd6d}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+B\+T\+AC&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_GHB@{ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_GHB}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_GHB@{ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_GHB}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ae90e3702be8ff8fb755464dfd6047d2c}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ae90e3702be8ff8fb755464dfd6047d2c}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+G\+HB&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_I\_TAG@{ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_I\_TAG}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_I\_TAG@{ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_I\_TAG}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a0a1dcad5a99b2d564ce16e1171bea71e}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a0a1dcad5a99b2d564ce16e1171bea71e}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+I\+\_\+\+T\+AG&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_I\_DATA@{ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_I\_DATA}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_I\_DATA@{ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_I\_DATA}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a7fd55727de6e38c4fc9ed82e6cef4bf7}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a7fd55727de6e38c4fc9ed82e6cef4bf7}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+I\+\_\+\+D\+A\+TA&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_TLB@{ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_TLB}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_TLB@{ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_TLB}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ae57f74c7d48f48e5ac1339b1c87a1e98}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ae57f74c7d48f48e5ac1339b1c87a1e98}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+T\+LB&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_D\_OUTER@{ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_D\_OUTER}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_D\_OUTER@{ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_D\_OUTER}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a58dde12f7cf7cc622238d87f22f07565}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a58dde12f7cf7cc622238d87f22f07565}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+D\+\_\+\+O\+U\+T\+ER&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_D\_TAG@{ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_D\_TAG}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_D\_TAG@{ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_D\_TAG}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a2e1d02bbba37947592c2bbf38aeae094}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a2e1d02bbba37947592c2bbf38aeae094}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+D\+\_\+\+T\+AG&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_D\_DATA@{ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_D\_DATA}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_D\_DATA@{ALT\_INT\_INTERRUPT\_CPU0\_PARITYFAIL\_D\_DATA}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a4427741ee0ec485a9f99b7e83fbfe47e}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a4427741ee0ec485a9f99b7e83fbfe47e}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+D\+\_\+\+D\+A\+TA&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU0\_DEFLAGS0@{ALT\_INT\_INTERRUPT\_CPU0\_DEFLAGS0}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU0\_DEFLAGS0@{ALT\_INT\_INTERRUPT\_CPU0\_DEFLAGS0}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a964c0ce813ff234524105c264812c00e}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a964c0ce813ff234524105c264812c00e}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+D\+E\+F\+L\+A\+G\+S0&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU0\_DEFLAGS1@{ALT\_INT\_INTERRUPT\_CPU0\_DEFLAGS1}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU0\_DEFLAGS1@{ALT\_INT\_INTERRUPT\_CPU0\_DEFLAGS1}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a030da154530b67c1bad02a70eb126741}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a030da154530b67c1bad02a70eb126741}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+D\+E\+F\+L\+A\+G\+S1&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU0\_DEFLAGS2@{ALT\_INT\_INTERRUPT\_CPU0\_DEFLAGS2}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU0\_DEFLAGS2@{ALT\_INT\_INTERRUPT\_CPU0\_DEFLAGS2}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592abf1b96ed982c62762a43ddace6bd6ad7}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592abf1b96ed982c62762a43ddace6bd6ad7}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+D\+E\+F\+L\+A\+G\+S2&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU0\_DEFLAGS3@{ALT\_INT\_INTERRUPT\_CPU0\_DEFLAGS3}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU0\_DEFLAGS3@{ALT\_INT\_INTERRUPT\_CPU0\_DEFLAGS3}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a763865592c534704653b25cc82a98770}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a763865592c534704653b25cc82a98770}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+D\+E\+F\+L\+A\+G\+S3&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU0\_DEFLAGS4@{ALT\_INT\_INTERRUPT\_CPU0\_DEFLAGS4}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU0\_DEFLAGS4@{ALT\_INT\_INTERRUPT\_CPU0\_DEFLAGS4}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a36eec25b4ae0b98e471b4af10a1056cb}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a36eec25b4ae0b98e471b4af10a1056cb}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+D\+E\+F\+L\+A\+G\+S4&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU0\_DEFLAGS5@{ALT\_INT\_INTERRUPT\_CPU0\_DEFLAGS5}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU0\_DEFLAGS5@{ALT\_INT\_INTERRUPT\_CPU0\_DEFLAGS5}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a1ad96d24530a01470dd2f3c867d44c7e}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a1ad96d24530a01470dd2f3c867d44c7e}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+D\+E\+F\+L\+A\+G\+S5&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU0\_DEFLAGS6@{ALT\_INT\_INTERRUPT\_CPU0\_DEFLAGS6}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU0\_DEFLAGS6@{ALT\_INT\_INTERRUPT\_CPU0\_DEFLAGS6}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a70a415e0beab0c56d9582590ff99a43f}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a70a415e0beab0c56d9582590ff99a43f}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+D\+E\+F\+L\+A\+G\+S6&Interrupts sourced from C\+P\+U0.

The A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+IL interrupt combines the B\+T\+AC, G\+HB, I\+\_\+\+T\+AG, I\+\_\+\+D\+A\+TA, T\+LB, D\+\_\+\+O\+U\+T\+ER, D\+\_\+\+T\+AG, and D\+\_\+\+D\+A\+TA interrupts for C\+P\+U0.


\begin{DoxyItemize}
\item P\+A\+R\+I\+T\+Y\+F\+A\+IL interrupts in this group are edge triggered.
\item D\+E\+F\+F\+L\+A\+GS interrupts in this group are level triggered. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL@{ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL@{ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592af1a1f198c5f1b666ee44f514ce5c1f4e}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592af1a1f198c5f1b666ee44f514ce5c1f4e}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+IL&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_BTAC@{ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_BTAC}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_BTAC@{ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_BTAC}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a5e6f01b8eb23d91df01d1cf02b37e6f7}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a5e6f01b8eb23d91df01d1cf02b37e6f7}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+B\+T\+AC&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_GHB@{ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_GHB}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_GHB@{ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_GHB}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a3f4cebb33c1700f325033f9ef2a56f98}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a3f4cebb33c1700f325033f9ef2a56f98}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+G\+HB&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_I\_TAG@{ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_I\_TAG}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_I\_TAG@{ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_I\_TAG}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a09bb6140070ad080226833a52d71fff2}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a09bb6140070ad080226833a52d71fff2}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+I\+\_\+\+T\+AG&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_I\_DATA@{ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_I\_DATA}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_I\_DATA@{ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_I\_DATA}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9a8276406bd8539803ef21e7f0abc1c2}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9a8276406bd8539803ef21e7f0abc1c2}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+I\+\_\+\+D\+A\+TA&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_TLB@{ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_TLB}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_TLB@{ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_TLB}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a174b12c5fabc934d55c56ee7beacb2f6}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a174b12c5fabc934d55c56ee7beacb2f6}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+T\+LB&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_D\_OUTER@{ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_D\_OUTER}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_D\_OUTER@{ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_D\_OUTER}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a986d914e13e38286bc390bca027c6ea2}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a986d914e13e38286bc390bca027c6ea2}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+D\+\_\+\+O\+U\+T\+ER&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_D\_TAG@{ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_D\_TAG}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_D\_TAG@{ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_D\_TAG}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a83a81c97026a974d3b52d6ca6a7fb61c}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a83a81c97026a974d3b52d6ca6a7fb61c}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+D\+\_\+\+T\+AG&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_D\_DATA@{ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_D\_DATA}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_D\_DATA@{ALT\_INT\_INTERRUPT\_CPU1\_PARITYFAIL\_D\_DATA}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a678d31e7714c4b1849bb04d3aee5efc4}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a678d31e7714c4b1849bb04d3aee5efc4}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L\+\_\+\+D\+\_\+\+D\+A\+TA&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU1\_DEFLAGS0@{ALT\_INT\_INTERRUPT\_CPU1\_DEFLAGS0}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU1\_DEFLAGS0@{ALT\_INT\_INTERRUPT\_CPU1\_DEFLAGS0}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a78e44b141d4586f8c949b0b8f12cc32e}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a78e44b141d4586f8c949b0b8f12cc32e}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+D\+E\+F\+L\+A\+G\+S0&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU1\_DEFLAGS1@{ALT\_INT\_INTERRUPT\_CPU1\_DEFLAGS1}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU1\_DEFLAGS1@{ALT\_INT\_INTERRUPT\_CPU1\_DEFLAGS1}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a618975f20d0148a282299a21ba508b02}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a618975f20d0148a282299a21ba508b02}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+D\+E\+F\+L\+A\+G\+S1&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU1\_DEFLAGS2@{ALT\_INT\_INTERRUPT\_CPU1\_DEFLAGS2}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU1\_DEFLAGS2@{ALT\_INT\_INTERRUPT\_CPU1\_DEFLAGS2}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ad11c208bcfdb492bd7702ba3ae0179f7}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ad11c208bcfdb492bd7702ba3ae0179f7}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+D\+E\+F\+L\+A\+G\+S2&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU1\_DEFLAGS3@{ALT\_INT\_INTERRUPT\_CPU1\_DEFLAGS3}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU1\_DEFLAGS3@{ALT\_INT\_INTERRUPT\_CPU1\_DEFLAGS3}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592af32aa313e56251ffd8b15ce7bc95cb63}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592af32aa313e56251ffd8b15ce7bc95cb63}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+D\+E\+F\+L\+A\+G\+S3&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU1\_DEFLAGS4@{ALT\_INT\_INTERRUPT\_CPU1\_DEFLAGS4}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU1\_DEFLAGS4@{ALT\_INT\_INTERRUPT\_CPU1\_DEFLAGS4}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a5979a8f75fe0287ef06461786fe82d15}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a5979a8f75fe0287ef06461786fe82d15}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+D\+E\+F\+L\+A\+G\+S4&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU1\_DEFLAGS5@{ALT\_INT\_INTERRUPT\_CPU1\_DEFLAGS5}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU1\_DEFLAGS5@{ALT\_INT\_INTERRUPT\_CPU1\_DEFLAGS5}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa962a8d0f43ae34614196be5076894fc}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa962a8d0f43ae34614196be5076894fc}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+D\+E\+F\+L\+A\+G\+S5&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CPU1\_DEFLAGS6@{ALT\_INT\_INTERRUPT\_CPU1\_DEFLAGS6}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CPU1\_DEFLAGS6@{ALT\_INT\_INTERRUPT\_CPU1\_DEFLAGS6}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a443ad73478988e78caf3f7708948dee9}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a443ad73478988e78caf3f7708948dee9}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+D\+E\+F\+L\+A\+G\+S6&Interrupts sourced from C\+P\+U1.

The A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U1\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+IL interrupt combines the B\+T\+AC, G\+HB, I\+\_\+\+T\+AG, I\+\_\+\+D\+A\+TA, T\+LB, D\+\_\+\+O\+U\+T\+ER, D\+\_\+\+T\+AG, and D\+\_\+\+D\+A\+TA interrupts for C\+P\+U1.


\begin{DoxyItemize}
\item P\+A\+R\+I\+T\+Y\+F\+A\+IL interrupts in this group are edge triggered.
\item D\+E\+F\+F\+L\+A\+GS interrupts in this group are level triggered. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_SCU\_PARITYFAIL0@{ALT\_INT\_INTERRUPT\_SCU\_PARITYFAIL0}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_SCU\_PARITYFAIL0@{ALT\_INT\_INTERRUPT\_SCU\_PARITYFAIL0}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a36bb8599ddb8ad0b3ed64a74d50a7d8e}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a36bb8599ddb8ad0b3ed64a74d50a7d8e}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+C\+U\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L0&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_SCU\_PARITYFAIL1@{ALT\_INT\_INTERRUPT\_SCU\_PARITYFAIL1}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_SCU\_PARITYFAIL1@{ALT\_INT\_INTERRUPT\_SCU\_PARITYFAIL1}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ab1fd15c2fdbe84f113746bdd2b43ad40}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ab1fd15c2fdbe84f113746bdd2b43ad40}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+C\+U\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+I\+L1&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_SCU\_EV\_ABORT@{ALT\_INT\_INTERRUPT\_SCU\_EV\_ABORT}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_SCU\_EV\_ABORT@{ALT\_INT\_INTERRUPT\_SCU\_EV\_ABORT}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a6fd6facd0ed04d164fbf784cb4ca8968}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a6fd6facd0ed04d164fbf784cb4ca8968}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+C\+U\+\_\+\+E\+V\+\_\+\+A\+B\+O\+RT&Interrupts sourced from the Snoop Control Unit (S\+CU).
\begin{DoxyItemize}
\item All interrupts in this group are edge triggered. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_L2\_ECC\_BYTE\_WR\_IRQ@{ALT\_INT\_INTERRUPT\_L2\_ECC\_BYTE\_WR\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_L2\_ECC\_BYTE\_WR\_IRQ@{ALT\_INT\_INTERRUPT\_L2\_ECC\_BYTE\_WR\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a02e2e6df886a2578ccb157e39e7ad0a6}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a02e2e6df886a2578ccb157e39e7ad0a6}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+L2\+\_\+\+E\+C\+C\+\_\+\+B\+Y\+T\+E\+\_\+\+W\+R\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_L2\_ECC\_CORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_L2\_ECC\_CORRECTED\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_L2\_ECC\_CORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_L2\_ECC\_CORRECTED\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ab8ee31cb36032d2fd545f5c80c6bb5ba}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ab8ee31cb36032d2fd545f5c80c6bb5ba}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+L2\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_L2\_ECC\_UNCORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_L2\_ECC\_UNCORRECTED\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_L2\_ECC\_UNCORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_L2\_ECC\_UNCORRECTED\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a3c4a999d3a42eeb250046c6cc0647171}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a3c4a999d3a42eeb250046c6cc0647171}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+L2\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_L2\_COMBINED\_IRQ@{ALT\_INT\_INTERRUPT\_L2\_COMBINED\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_L2\_COMBINED\_IRQ@{ALT\_INT\_INTERRUPT\_L2\_COMBINED\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a32d31e732ee28502191b70204963466e}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a32d31e732ee28502191b70204963466e}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+L2\+\_\+\+C\+O\+M\+B\+I\+N\+E\+D\+\_\+\+I\+RQ&Interrupts sourced from the L2 Cache Controller.

The A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+L2\+\_\+\+C\+O\+M\+B\+I\+N\+E\+D\+\_\+\+I\+RQ interrupt combines the cache controller internal D\+E\+C\+E\+R\+R\+I\+N\+TR, E\+C\+N\+T\+R\+I\+N\+TR, E\+R\+R\+R\+D\+I\+N\+TR, E\+R\+R\+R\+T\+I\+N\+TR, E\+R\+R\+W\+D\+I\+N\+TR, E\+R\+R\+W\+T\+I\+N\+TR, P\+A\+R\+R\+D\+I\+N\+TR, P\+A\+R\+R\+T\+I\+N\+TR, and S\+L\+V\+E\+R\+R\+I\+N\+TR interrupts. Consult the L2C documentation for information on these interrupts.


\begin{DoxyItemize}
\item E\+CC interrupts in this group are edge triggered.
\item Other interrupts in this group are level triggered. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_DDR\_ECC\_ERROR\_IRQ@{ALT\_INT\_INTERRUPT\_DDR\_ECC\_ERROR\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_DDR\_ECC\_ERROR\_IRQ@{ALT\_INT\_INTERRUPT\_DDR\_ECC\_ERROR\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592add25c27750b669635e0478aa416da5b5}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592add25c27750b669635e0478aa416da5b5}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+D\+R\+\_\+\+E\+C\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+I\+RQ&Interrupts sourced from the S\+D\+R\+AM Controller.
\begin{DoxyItemize}
\item All interrupts in this group are level triggered. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ0@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ0}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ0@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ0}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a3e39f0cdba7146c375215bf387cbc6ef}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a3e39f0cdba7146c375215bf387cbc6ef}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q0&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ1@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ1}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ1@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ1}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ace70b330a7ed7da905f36944133325ef}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ace70b330a7ed7da905f36944133325ef}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q1&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ2@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ2}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ2@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ2}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aeb9f58090aaf2b8c2d2e6b0cdd6670c2}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aeb9f58090aaf2b8c2d2e6b0cdd6670c2}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q2&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ3@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ3}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ3@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ3}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a52d9e5185e1cbea28140507ed4935315}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a52d9e5185e1cbea28140507ed4935315}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q3&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ4@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ4}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ4@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ4}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a2a780eb8644fa2ff4ee8e27e1f4a1588}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a2a780eb8644fa2ff4ee8e27e1f4a1588}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q4&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ5@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ5}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ5@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ5}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592adcd0030c21ce2b0c1542c74715bffc3a}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592adcd0030c21ce2b0c1542c74715bffc3a}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q5&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ6@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ6}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ6@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ6}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a186502c4be086846663b3254a7939d7a}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a186502c4be086846663b3254a7939d7a}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q6&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ7@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ7}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ7@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ7}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9dbc5791d89cad373b35ca24a57fd08f}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9dbc5791d89cad373b35ca24a57fd08f}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q7&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ8@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ8}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ8@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ8}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a5210dc6fda773a4366a1ee0396718442}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a5210dc6fda773a4366a1ee0396718442}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q8&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ9@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ9}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ9@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ9}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9ee0313918ec15263a85f5f4ec171e60}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9ee0313918ec15263a85f5f4ec171e60}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q9&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ10@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ10}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ10@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ10}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592afce15283ec0cabe6587dd070985c7da2}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592afce15283ec0cabe6587dd070985c7da2}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q10&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ11@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ11}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ11@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ11}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a6959887fda78b6455bb27c9690f0dd92}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a6959887fda78b6455bb27c9690f0dd92}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q11&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ12@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ12}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ12@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ12}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9137e7c7f8671a5a2dbf56a4b0536f82}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9137e7c7f8671a5a2dbf56a4b0536f82}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q12&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ13@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ13}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ13@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ13}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a2aa42d4b36c274d89e90ebc13d3a9f3e}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a2aa42d4b36c274d89e90ebc13d3a9f3e}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q13&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ14@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ14}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ14@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ14}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ae828a11037bac7cb3bf50780807c7101}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ae828a11037bac7cb3bf50780807c7101}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q14&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ15@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ15}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ15@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ15}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592afb8bddbcf2cfdf25b8941f25ba38acc7}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592afb8bddbcf2cfdf25b8941f25ba38acc7}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q15&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ16@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ16}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ16@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ16}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a75ec1e911c53ea2296fa5055b1b89355}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a75ec1e911c53ea2296fa5055b1b89355}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q16&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ17@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ17}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ17@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ17}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a21fd9591b9bf99466e92dab46ad4e808}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a21fd9591b9bf99466e92dab46ad4e808}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q17&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ18@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ18}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ18@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ18}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a587f726fbcc5311775dfcfc3f2689a8e}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a587f726fbcc5311775dfcfc3f2689a8e}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q18&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ19@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ19}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ19@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ19}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592af3aad03dd5ad04fcdc788fac8b628d0f}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592af3aad03dd5ad04fcdc788fac8b628d0f}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q19&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ20@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ20}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ20@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ20}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a0aa0ddf5ae391d0a7ed199c481ddadbb}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a0aa0ddf5ae391d0a7ed199c481ddadbb}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q20&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ21@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ21}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ21@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ21}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a7b6936c4575f396e11936e10c50ce1aa}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a7b6936c4575f396e11936e10c50ce1aa}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q21&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ22@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ22}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ22@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ22}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ab832b0e28188135518ae31a0d082e534}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ab832b0e28188135518ae31a0d082e534}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q22&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ23@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ23}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ23@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ23}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592af4a53b6d5c9e3d455d52376361dc9783}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592af4a53b6d5c9e3d455d52376361dc9783}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q23&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ24@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ24}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ24@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ24}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ae876a515b1646d2c1a8d4ee2cc1e8e3a}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ae876a515b1646d2c1a8d4ee2cc1e8e3a}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q24&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ25@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ25}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ25@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ25}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592acc6e7ec75f4c1087a900fa49b313be54}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592acc6e7ec75f4c1087a900fa49b313be54}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q25&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ26@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ26}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ26@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ26}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a01c11c26f39ac153162a6002b19f766a}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a01c11c26f39ac153162a6002b19f766a}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q26&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ27@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ27}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ27@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ27}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592afac3fcc624e84b0fb5caf15cf711b452}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592afac3fcc624e84b0fb5caf15cf711b452}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q27&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ28@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ28}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ28@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ28}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592afc82098d50be6ac5f65c1f1a5b370c2f}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592afc82098d50be6ac5f65c1f1a5b370c2f}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q28&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ29@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ29}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ29@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ29}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ab393f5e328bf2d88ba7400ce6a1ffc33}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ab393f5e328bf2d88ba7400ce6a1ffc33}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q29&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ30@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ30}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ30@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ30}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592abfbfc5fdd76d0f156a689e6c3fa64f36}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592abfbfc5fdd76d0f156a689e6c3fa64f36}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q30&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ31@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ31}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ31@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ31}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a0497c84567efe797c6dac8460aae6171}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a0497c84567efe797c6dac8460aae6171}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q31&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ32@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ32}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ32@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ32}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9202ea8116308310d5e5970a283ea114}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9202ea8116308310d5e5970a283ea114}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q32&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ33@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ33}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ33@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ33}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ae72ca029da39ebbd9642edde72fafaf7}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ae72ca029da39ebbd9642edde72fafaf7}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q33&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ34@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ34}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ34@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ34}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a24ce0c6d7b85216ce0bcf2685fe2c973}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a24ce0c6d7b85216ce0bcf2685fe2c973}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q34&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ35@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ35}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ35@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ35}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a943e558377734e574ba6d2cc3bfaaa61}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a943e558377734e574ba6d2cc3bfaaa61}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q35&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ36@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ36}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ36@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ36}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a07e88a01f2cbeb777a8a1b93802b7a31}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a07e88a01f2cbeb777a8a1b93802b7a31}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q36&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ37@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ37}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ37@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ37}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9d75b342047cac4b9096459f70fcbdf5}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9d75b342047cac4b9096459f70fcbdf5}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q37&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ38@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ38}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ38@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ38}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa93abec539e65f0faaaa2c411ca12824}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa93abec539e65f0faaaa2c411ca12824}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q38&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ39@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ39}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ39@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ39}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592af744bfae7cf40992db47fb1e5d7b8205}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592af744bfae7cf40992db47fb1e5d7b8205}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q39&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ40@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ40}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ40@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ40}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ae3557e33c214091aa731bf18fa60be3d}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ae3557e33c214091aa731bf18fa60be3d}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q40&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ41@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ41}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ41@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ41}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a2f75d9817975e8f10b86b5555e9b13ec}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a2f75d9817975e8f10b86b5555e9b13ec}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q41&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ42@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ42}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ42@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ42}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a3134be31dc1688f91de4d46cc3660a36}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a3134be31dc1688f91de4d46cc3660a36}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q42&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ43@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ43}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ43@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ43}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a890c7b5b5061f89a75de952187b7121f}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a890c7b5b5061f89a75de952187b7121f}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q43&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ44@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ44}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ44@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ44}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ad130a6aace8ffdb8f41306b6ad82ceb6}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ad130a6aace8ffdb8f41306b6ad82ceb6}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q44&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ45@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ45}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ45@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ45}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592afb9ad9b3ede0804ea9485d136d2f59b1}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592afb9ad9b3ede0804ea9485d136d2f59b1}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q45&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ46@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ46}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ46@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ46}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592af1d3aad45de69acab9aa8b13da743a26}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592af1d3aad45de69acab9aa8b13da743a26}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q46&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ47@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ47}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ47@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ47}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a4e6552aedb9203ca9493af894c812699}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a4e6552aedb9203ca9493af894c812699}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q47&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ48@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ48}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ48@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ48}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a4003895bfc6041466d56aabff114e000}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a4003895bfc6041466d56aabff114e000}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q48&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ49@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ49}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ49@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ49}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa92392b6fa8b110d8b1623a50f904bdd}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa92392b6fa8b110d8b1623a50f904bdd}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q49&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ50@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ50}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ50@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ50}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9e258f20fd8636e1f3af813c2f675b68}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9e258f20fd8636e1f3af813c2f675b68}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q50&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ51@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ51}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ51@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ51}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a6b4ef48d141c0ca265358c78103b0c9d}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a6b4ef48d141c0ca265358c78103b0c9d}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q51&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ52@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ52}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ52@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ52}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592acbcbecdd1b23144b98a0332ae66dd96e}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592acbcbecdd1b23144b98a0332ae66dd96e}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q52&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ53@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ53}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ53@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ53}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a911fd8e774ceae956dd760ab8aeda398}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a911fd8e774ceae956dd760ab8aeda398}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q53&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ54@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ54}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ54@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ54}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aaaa54a09ecdd2e834337f9a852915df4}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aaaa54a09ecdd2e834337f9a852915df4}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q54&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ55@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ55}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ55@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ55}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a30a9ff814def3d70a5beff2f0879a954}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a30a9ff814def3d70a5beff2f0879a954}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q55&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ56@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ56}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ56@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ56}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a20e18f19e828b7943e1a324684aff795}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a20e18f19e828b7943e1a324684aff795}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q56&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ57@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ57}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ57@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ57}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a67df5072ef8457290998fa0e5c90eec1}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a67df5072ef8457290998fa0e5c90eec1}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q57&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ58@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ58}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ58@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ58}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ac82fec813f2b7aa5b792ee702dcd187d}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ac82fec813f2b7aa5b792ee702dcd187d}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q58&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ59@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ59}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ59@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ59}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a69369253e68b826dd52c05a5862974ad}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a69369253e68b826dd52c05a5862974ad}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q59&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ60@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ60}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ60@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ60}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a5a724f7bf5a3487fd200c6a082536ba9}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a5a724f7bf5a3487fd200c6a082536ba9}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q60&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ61@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ61}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ61@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ61}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592af9ca82c2f2aa04694dad5a5fc078e591}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592af9ca82c2f2aa04694dad5a5fc078e591}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q61&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ62@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ62}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ62@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ62}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ac16c6421fe29052a1e7089e1620213e0}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ac16c6421fe29052a1e7089e1620213e0}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q62&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ63@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ63}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ63@{ALT\_INT\_INTERRUPT\_F2S\_FPGA\_IRQ63}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a445f5472310805f244e91622c9c42964}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a445f5472310805f244e91622c9c42964}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F2\+S\+\_\+\+F\+P\+G\+A\+\_\+\+I\+R\+Q63&Interrupt request from the F\+P\+GA logic, 0 -\/ 63.
\begin{DoxyItemize}
\item Trigger type depends on the implementation in the F\+P\+GA. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_DMA\_IRQ0@{ALT\_INT\_INTERRUPT\_DMA\_IRQ0}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_DMA\_IRQ0@{ALT\_INT\_INTERRUPT\_DMA\_IRQ0}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a1388e07602c4541062d1d3b244269ce0}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a1388e07602c4541062d1d3b244269ce0}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+M\+A\+\_\+\+I\+R\+Q0&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_DMA\_IRQ1@{ALT\_INT\_INTERRUPT\_DMA\_IRQ1}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_DMA\_IRQ1@{ALT\_INT\_INTERRUPT\_DMA\_IRQ1}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a8c8a8bcd27474e193ca7eebce49dbb1f}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a8c8a8bcd27474e193ca7eebce49dbb1f}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+M\+A\+\_\+\+I\+R\+Q1&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_DMA\_IRQ2@{ALT\_INT\_INTERRUPT\_DMA\_IRQ2}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_DMA\_IRQ2@{ALT\_INT\_INTERRUPT\_DMA\_IRQ2}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a0318f463527d9937dbb1c94b7b0815d3}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a0318f463527d9937dbb1c94b7b0815d3}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+M\+A\+\_\+\+I\+R\+Q2&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_DMA\_IRQ3@{ALT\_INT\_INTERRUPT\_DMA\_IRQ3}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_DMA\_IRQ3@{ALT\_INT\_INTERRUPT\_DMA\_IRQ3}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ac50dfab982612dcd0940a4220a1ba7c1}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ac50dfab982612dcd0940a4220a1ba7c1}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+M\+A\+\_\+\+I\+R\+Q3&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_DMA\_IRQ4@{ALT\_INT\_INTERRUPT\_DMA\_IRQ4}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_DMA\_IRQ4@{ALT\_INT\_INTERRUPT\_DMA\_IRQ4}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ac8e78bada1f74a7fcb23d6236346ae37}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ac8e78bada1f74a7fcb23d6236346ae37}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+M\+A\+\_\+\+I\+R\+Q4&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_DMA\_IRQ5@{ALT\_INT\_INTERRUPT\_DMA\_IRQ5}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_DMA\_IRQ5@{ALT\_INT\_INTERRUPT\_DMA\_IRQ5}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a7e9cc6b41d78077471a68e2311b31b02}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a7e9cc6b41d78077471a68e2311b31b02}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+M\+A\+\_\+\+I\+R\+Q5&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_DMA\_IRQ6@{ALT\_INT\_INTERRUPT\_DMA\_IRQ6}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_DMA\_IRQ6@{ALT\_INT\_INTERRUPT\_DMA\_IRQ6}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a3c7d74e14c9affdeff220cb8221a25fc}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a3c7d74e14c9affdeff220cb8221a25fc}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+M\+A\+\_\+\+I\+R\+Q6&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_DMA\_IRQ7@{ALT\_INT\_INTERRUPT\_DMA\_IRQ7}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_DMA\_IRQ7@{ALT\_INT\_INTERRUPT\_DMA\_IRQ7}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592acdc80310861c88310b5ccb47f52d0fe1}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592acdc80310861c88310b5ccb47f52d0fe1}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+M\+A\+\_\+\+I\+R\+Q7&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_DMA\_IRQ\_ABORT@{ALT\_INT\_INTERRUPT\_DMA\_IRQ\_ABORT}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_DMA\_IRQ\_ABORT@{ALT\_INT\_INTERRUPT\_DMA\_IRQ\_ABORT}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa6ef2ca82f7e5ebe0cfe730fa6327881}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa6ef2ca82f7e5ebe0cfe730fa6327881}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+M\+A\+\_\+\+I\+R\+Q\+\_\+\+A\+B\+O\+RT&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_DMA\_ECC\_CORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_DMA\_ECC\_CORRECTED\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_DMA\_ECC\_CORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_DMA\_ECC\_CORRECTED\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592add606389e22ac594b2d322c8d29e776d}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592add606389e22ac594b2d322c8d29e776d}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+M\+A\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_DMA\_ECC\_UNCORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_DMA\_ECC\_UNCORRECTED\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_DMA\_ECC\_UNCORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_DMA\_ECC\_UNCORRECTED\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a2917005926653acb5b61b5bdcb4e1bb1}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a2917005926653acb5b61b5bdcb4e1bb1}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+M\+A\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ&Interrupts sourced from the D\+MA Controller.
\begin{DoxyItemize}
\item All interrupts in this group are level triggered. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_EMAC0\_IRQ@{ALT\_INT\_INTERRUPT\_EMAC0\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_EMAC0\_IRQ@{ALT\_INT\_INTERRUPT\_EMAC0\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a7c8fba26e4b30a11c060b84a2c416d5c}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a7c8fba26e4b30a11c060b84a2c416d5c}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+M\+A\+C0\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_EMAC0\_TX\_ECC\_CORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_EMAC0\_TX\_ECC\_CORRECTED\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_EMAC0\_TX\_ECC\_CORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_EMAC0\_TX\_ECC\_CORRECTED\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ace535252900d7ad6096c6b9ee46f8bdf}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ace535252900d7ad6096c6b9ee46f8bdf}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+M\+A\+C0\+\_\+\+T\+X\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_EMAC0\_TX\_ECC\_UNCORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_EMAC0\_TX\_ECC\_UNCORRECTED\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_EMAC0\_TX\_ECC\_UNCORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_EMAC0\_TX\_ECC\_UNCORRECTED\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a4390bd063caa7919be846ab76c50e7bb}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a4390bd063caa7919be846ab76c50e7bb}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+M\+A\+C0\+\_\+\+T\+X\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_EMAC0\_RX\_ECC\_CORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_EMAC0\_RX\_ECC\_CORRECTED\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_EMAC0\_RX\_ECC\_CORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_EMAC0\_RX\_ECC\_CORRECTED\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a6c1b30b6de222cc3cc6ec3256fcc9aa1}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a6c1b30b6de222cc3cc6ec3256fcc9aa1}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+M\+A\+C0\+\_\+\+R\+X\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_EMAC0\_RX\_ECC\_UNCORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_EMAC0\_RX\_ECC\_UNCORRECTED\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_EMAC0\_RX\_ECC\_UNCORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_EMAC0\_RX\_ECC\_UNCORRECTED\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ad69fa2798719b40db9855489cf3904b7}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ad69fa2798719b40db9855489cf3904b7}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+M\+A\+C0\+\_\+\+R\+X\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ&Interrupts sourced from the Ethernet M\+AC 0 (E\+M\+A\+C0).
\begin{DoxyItemize}
\item All interrupts in this group are level triggered. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_EMAC1\_IRQ@{ALT\_INT\_INTERRUPT\_EMAC1\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_EMAC1\_IRQ@{ALT\_INT\_INTERRUPT\_EMAC1\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aee58d5b5758972d4803c6bb425fc250b}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aee58d5b5758972d4803c6bb425fc250b}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+M\+A\+C1\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_EMAC1\_TX\_ECC\_CORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_EMAC1\_TX\_ECC\_CORRECTED\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_EMAC1\_TX\_ECC\_CORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_EMAC1\_TX\_ECC\_CORRECTED\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a43f695522222ffe14524cba3d9313530}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a43f695522222ffe14524cba3d9313530}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+M\+A\+C1\+\_\+\+T\+X\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_EMAC1\_TX\_ECC\_UNCORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_EMAC1\_TX\_ECC\_UNCORRECTED\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_EMAC1\_TX\_ECC\_UNCORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_EMAC1\_TX\_ECC\_UNCORRECTED\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a01a12543fbd2bbb5de045582e34f6663}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a01a12543fbd2bbb5de045582e34f6663}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+M\+A\+C1\+\_\+\+T\+X\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_EMAC1\_RX\_ECC\_CORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_EMAC1\_RX\_ECC\_CORRECTED\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_EMAC1\_RX\_ECC\_CORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_EMAC1\_RX\_ECC\_CORRECTED\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9de1b79b00bf863a5061b3ad5af10e97}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9de1b79b00bf863a5061b3ad5af10e97}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+M\+A\+C1\+\_\+\+R\+X\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_EMAC1\_RX\_ECC\_UNCORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_EMAC1\_RX\_ECC\_UNCORRECTED\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_EMAC1\_RX\_ECC\_UNCORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_EMAC1\_RX\_ECC\_UNCORRECTED\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592af99bada78eaf174230e18987a6ff3af8}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592af99bada78eaf174230e18987a6ff3af8}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+M\+A\+C1\+\_\+\+R\+X\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ&Interrupts sourced from the Ethernet M\+AC 1 (E\+M\+A\+C1).
\begin{DoxyItemize}
\item All interrupts in this group are level triggered. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_USB0\_IRQ@{ALT\_INT\_INTERRUPT\_USB0\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_USB0\_IRQ@{ALT\_INT\_INTERRUPT\_USB0\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a0afc9d81c945ca20202c52dd09680f66}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a0afc9d81c945ca20202c52dd09680f66}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+U\+S\+B0\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_USB0\_ECC\_CORRECTED@{ALT\_INT\_INTERRUPT\_USB0\_ECC\_CORRECTED}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_USB0\_ECC\_CORRECTED@{ALT\_INT\_INTERRUPT\_USB0\_ECC\_CORRECTED}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592abb39a53c625eddd2f1fc3db664ed6e36}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592abb39a53c625eddd2f1fc3db664ed6e36}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+U\+S\+B0\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+ED&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_USB0\_ECC\_UNCORRECTED@{ALT\_INT\_INTERRUPT\_USB0\_ECC\_UNCORRECTED}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_USB0\_ECC\_UNCORRECTED@{ALT\_INT\_INTERRUPT\_USB0\_ECC\_UNCORRECTED}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ad566a055627ea22076b071eeab344671}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ad566a055627ea22076b071eeab344671}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+U\+S\+B0\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+ED&Interrupts sourced from the U\+SB O\+TG 0.
\begin{DoxyItemize}
\item All interrupts in this group are level triggered. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_USB1\_IRQ@{ALT\_INT\_INTERRUPT\_USB1\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_USB1\_IRQ@{ALT\_INT\_INTERRUPT\_USB1\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ac292fb89b1e60a8e4d081ac9c2caf6a1}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ac292fb89b1e60a8e4d081ac9c2caf6a1}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+U\+S\+B1\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_USB1\_ECC\_CORRECTED@{ALT\_INT\_INTERRUPT\_USB1\_ECC\_CORRECTED}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_USB1\_ECC\_CORRECTED@{ALT\_INT\_INTERRUPT\_USB1\_ECC\_CORRECTED}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ab1e1f74bd747e8c9d8cb9efb01bad633}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ab1e1f74bd747e8c9d8cb9efb01bad633}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+U\+S\+B1\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+ED&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_USB1\_ECC\_UNCORRECTED@{ALT\_INT\_INTERRUPT\_USB1\_ECC\_UNCORRECTED}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_USB1\_ECC\_UNCORRECTED@{ALT\_INT\_INTERRUPT\_USB1\_ECC\_UNCORRECTED}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ac32b7eebfb426475f7625e7789ef174e}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ac32b7eebfb426475f7625e7789ef174e}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+U\+S\+B1\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+ED&Interrupts sourced from the U\+SB O\+TG 1.
\begin{DoxyItemize}
\item All interrupts in this group are level triggered. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CAN0\_STS\_IRQ@{ALT\_INT\_INTERRUPT\_CAN0\_STS\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CAN0\_STS\_IRQ@{ALT\_INT\_INTERRUPT\_CAN0\_STS\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a282e2fdc6fd48294bf0e222c6d63b9cd}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a282e2fdc6fd48294bf0e222c6d63b9cd}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+A\+N0\+\_\+\+S\+T\+S\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CAN0\_MO\_IRQ@{ALT\_INT\_INTERRUPT\_CAN0\_MO\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CAN0\_MO\_IRQ@{ALT\_INT\_INTERRUPT\_CAN0\_MO\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9f5eda0b32e244fe2638355b76f3d067}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9f5eda0b32e244fe2638355b76f3d067}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+A\+N0\+\_\+\+M\+O\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CAN0\_ECC\_CORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_CAN0\_ECC\_CORRECTED\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CAN0\_ECC\_CORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_CAN0\_ECC\_CORRECTED\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aaeb0582016dd7e4d2ce35e5028ac4d5f}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aaeb0582016dd7e4d2ce35e5028ac4d5f}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+A\+N0\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CAN0\_ECC\_UNCORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_CAN0\_ECC\_UNCORRECTED\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CAN0\_ECC\_UNCORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_CAN0\_ECC\_UNCORRECTED\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ac1d6965e8bcab909c9c6e5a424dedc85}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ac1d6965e8bcab909c9c6e5a424dedc85}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+A\+N0\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ&Interrupts sourced from the C\+AN Controller 0.
\begin{DoxyItemize}
\item All interrupts in this group are level triggered. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CAN1\_STS\_IRQ@{ALT\_INT\_INTERRUPT\_CAN1\_STS\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CAN1\_STS\_IRQ@{ALT\_INT\_INTERRUPT\_CAN1\_STS\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa7a0b220caf36d4fb868825d06a63eef}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa7a0b220caf36d4fb868825d06a63eef}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+A\+N1\+\_\+\+S\+T\+S\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CAN1\_MO\_IRQ@{ALT\_INT\_INTERRUPT\_CAN1\_MO\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CAN1\_MO\_IRQ@{ALT\_INT\_INTERRUPT\_CAN1\_MO\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ab7e4e86170db10ed045538403d248693}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ab7e4e86170db10ed045538403d248693}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+A\+N1\+\_\+\+M\+O\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CAN1\_ECC\_CORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_CAN1\_ECC\_CORRECTED\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CAN1\_ECC\_CORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_CAN1\_ECC\_CORRECTED\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a2bb0ebb3e87add4a6e3d621f55403bad}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a2bb0ebb3e87add4a6e3d621f55403bad}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+A\+N1\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CAN1\_ECC\_UNCORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_CAN1\_ECC\_UNCORRECTED\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CAN1\_ECC\_UNCORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_CAN1\_ECC\_UNCORRECTED\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ab9ebd459033f43815adcfbb1f7eb382a}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ab9ebd459033f43815adcfbb1f7eb382a}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+A\+N1\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ&Interrupts sourced from the C\+AN Controller 1.
\begin{DoxyItemize}
\item All interrupts in this group are level triggered. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_SDMMC\_IRQ@{ALT\_INT\_INTERRUPT\_SDMMC\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_SDMMC\_IRQ@{ALT\_INT\_INTERRUPT\_SDMMC\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592afb2051c3c56df97b41bffb0713b49039}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592afb2051c3c56df97b41bffb0713b49039}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+D\+M\+M\+C\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_SDMMC\_PORTA\_ECC\_CORRECTED@{ALT\_INT\_INTERRUPT\_SDMMC\_PORTA\_ECC\_CORRECTED}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_SDMMC\_PORTA\_ECC\_CORRECTED@{ALT\_INT\_INTERRUPT\_SDMMC\_PORTA\_ECC\_CORRECTED}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a7b18ff672dccd39922e655a5d13d3a50}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a7b18ff672dccd39922e655a5d13d3a50}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+D\+M\+M\+C\+\_\+\+P\+O\+R\+T\+A\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+ED&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_SDMMC\_PORTA\_ECC\_UNCORRECTED@{ALT\_INT\_INTERRUPT\_SDMMC\_PORTA\_ECC\_UNCORRECTED}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_SDMMC\_PORTA\_ECC\_UNCORRECTED@{ALT\_INT\_INTERRUPT\_SDMMC\_PORTA\_ECC\_UNCORRECTED}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a67d903b84c4c3822a1c2971b6e4c0141}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a67d903b84c4c3822a1c2971b6e4c0141}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+D\+M\+M\+C\+\_\+\+P\+O\+R\+T\+A\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+ED&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_SDMMC\_PORTB\_ECC\_CORRECTED@{ALT\_INT\_INTERRUPT\_SDMMC\_PORTB\_ECC\_CORRECTED}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_SDMMC\_PORTB\_ECC\_CORRECTED@{ALT\_INT\_INTERRUPT\_SDMMC\_PORTB\_ECC\_CORRECTED}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9474aa36c515d9236753637c6f22b615}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9474aa36c515d9236753637c6f22b615}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+D\+M\+M\+C\+\_\+\+P\+O\+R\+T\+B\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+ED&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_SDMMC\_PORTB\_ECC\_UNCORRECTED@{ALT\_INT\_INTERRUPT\_SDMMC\_PORTB\_ECC\_UNCORRECTED}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_SDMMC\_PORTB\_ECC\_UNCORRECTED@{ALT\_INT\_INTERRUPT\_SDMMC\_PORTB\_ECC\_UNCORRECTED}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a4367cd0df3d45730427f5f53fa1ad9d1}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a4367cd0df3d45730427f5f53fa1ad9d1}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+D\+M\+M\+C\+\_\+\+P\+O\+R\+T\+B\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+ED&Interrupts sourced from the S\+D\+M\+MC Controller.
\begin{DoxyItemize}
\item All interrupts in this group are level triggered. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_NAND\_IRQ@{ALT\_INT\_INTERRUPT\_NAND\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_NAND\_IRQ@{ALT\_INT\_INTERRUPT\_NAND\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592acc4223b1102b275657dc5592b2d4f18a}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592acc4223b1102b275657dc5592b2d4f18a}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+A\+N\+D\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_NANDR\_ECC\_CORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_NANDR\_ECC\_CORRECTED\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_NANDR\_ECC\_CORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_NANDR\_ECC\_CORRECTED\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592afa0da04157974ae5e2752119da567a97}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592afa0da04157974ae5e2752119da567a97}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+A\+N\+D\+R\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_NANDR\_ECC\_UNCORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_NANDR\_ECC\_UNCORRECTED\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_NANDR\_ECC\_UNCORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_NANDR\_ECC\_UNCORRECTED\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a3043c011a5bd7b2a6c5a733f09af9e87}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a3043c011a5bd7b2a6c5a733f09af9e87}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+A\+N\+D\+R\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_NANDW\_ECC\_CORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_NANDW\_ECC\_CORRECTED\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_NANDW\_ECC\_CORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_NANDW\_ECC\_CORRECTED\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a78d02f8a8eee9d6fa78486da58e97943}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a78d02f8a8eee9d6fa78486da58e97943}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+A\+N\+D\+W\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_NANDW\_ECC\_UNCORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_NANDW\_ECC\_UNCORRECTED\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_NANDW\_ECC\_UNCORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_NANDW\_ECC\_UNCORRECTED\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a0f0db4efdaeff5dc753f285b5d5d0ffd}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a0f0db4efdaeff5dc753f285b5d5d0ffd}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+A\+N\+D\+W\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_NANDE\_ECC\_CORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_NANDE\_ECC\_CORRECTED\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_NANDE\_ECC\_CORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_NANDE\_ECC\_CORRECTED\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a3cf7ba8e45a2adde8f7d000dfa6239c9}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a3cf7ba8e45a2adde8f7d000dfa6239c9}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+A\+N\+D\+E\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_NANDE\_ECC\_UNCORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_NANDE\_ECC\_UNCORRECTED\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_NANDE\_ECC\_UNCORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_NANDE\_ECC\_UNCORRECTED\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ab4d78bfb0a48cf7443c3d188bf961893}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ab4d78bfb0a48cf7443c3d188bf961893}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+A\+N\+D\+E\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ&Interrupts sourced from the N\+A\+ND Controller.
\begin{DoxyItemize}
\item All interrupts in this group are level triggered. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_QSPI\_IRQ@{ALT\_INT\_INTERRUPT\_QSPI\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_QSPI\_IRQ@{ALT\_INT\_INTERRUPT\_QSPI\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a50a842c85fcbbe40702a55ee1c897425}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a50a842c85fcbbe40702a55ee1c897425}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_QSPI\_ECC\_CORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_QSPI\_ECC\_CORRECTED\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_QSPI\_ECC\_CORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_QSPI\_ECC\_CORRECTED\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592acd36d8b53b7541003c337f7e682654ca}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592acd36d8b53b7541003c337f7e682654ca}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_QSPI\_ECC\_UNCORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_QSPI\_ECC\_UNCORRECTED\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_QSPI\_ECC\_UNCORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_QSPI\_ECC\_UNCORRECTED\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a1d315fedeaca4f0ef950b7db89b7ffbc}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a1d315fedeaca4f0ef950b7db89b7ffbc}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ&Interrupts sourced from the Q\+S\+PI Controller.
\begin{DoxyItemize}
\item All interrupts in this group are level triggered. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_SPI0\_IRQ@{ALT\_INT\_INTERRUPT\_SPI0\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_SPI0\_IRQ@{ALT\_INT\_INTERRUPT\_SPI0\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a48859ccf231a3eb4ca82b819835d8de5}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a48859ccf231a3eb4ca82b819835d8de5}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+P\+I0\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_SPI1\_IRQ@{ALT\_INT\_INTERRUPT\_SPI1\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_SPI1\_IRQ@{ALT\_INT\_INTERRUPT\_SPI1\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a603cc6893e8f4e724e936cd7504ffa82}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a603cc6893e8f4e724e936cd7504ffa82}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+P\+I1\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_SPI2\_IRQ@{ALT\_INT\_INTERRUPT\_SPI2\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_SPI2\_IRQ@{ALT\_INT\_INTERRUPT\_SPI2\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592abff76fd8f675550c64487005a22fdb78}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592abff76fd8f675550c64487005a22fdb78}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+P\+I2\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_SPI3\_IRQ@{ALT\_INT\_INTERRUPT\_SPI3\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_SPI3\_IRQ@{ALT\_INT\_INTERRUPT\_SPI3\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aede5d46e1df77fc2ab1472604109ff34}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aede5d46e1df77fc2ab1472604109ff34}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+P\+I3\+\_\+\+I\+RQ&Interrupts sourced from the S\+PI Controllers 0 -\/ 3. S\+P\+I0\+\_\+\+I\+RQ corresponds to S\+P\+I\+M0. S\+P\+I1\+\_\+\+I\+RQ corresponds to S\+P\+I\+M1. S\+P\+I2\+\_\+\+I\+RQ corresponds to S\+P\+I\+S0. S\+P\+I3\+\_\+\+I\+RQ corresponds to S\+P\+I\+S1.
\begin{DoxyItemize}
\item All interrupts in this group are level triggered. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_I2C0\_IRQ@{ALT\_INT\_INTERRUPT\_I2C0\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_I2C0\_IRQ@{ALT\_INT\_INTERRUPT\_I2C0\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ae322c350f1d8028de86d6bcaad20486e}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ae322c350f1d8028de86d6bcaad20486e}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+I2\+C0\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_I2C1\_IRQ@{ALT\_INT\_INTERRUPT\_I2C1\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_I2C1\_IRQ@{ALT\_INT\_INTERRUPT\_I2C1\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9d872823c21aac3a25ca7da6276550e3}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9d872823c21aac3a25ca7da6276550e3}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+I2\+C1\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_I2C2\_IRQ@{ALT\_INT\_INTERRUPT\_I2C2\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_I2C2\_IRQ@{ALT\_INT\_INTERRUPT\_I2C2\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a6b7b1382580286cd6a5417ea7df3fc83}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a6b7b1382580286cd6a5417ea7df3fc83}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+I2\+C2\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_I2C3\_IRQ@{ALT\_INT\_INTERRUPT\_I2C3\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_I2C3\_IRQ@{ALT\_INT\_INTERRUPT\_I2C3\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a5dffd3a302c43f4b54f887b713e4a8a7}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a5dffd3a302c43f4b54f887b713e4a8a7}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+I2\+C3\+\_\+\+I\+RQ&Interrupts sourced from the I2C Controllers 0 -\/ 3.
\begin{DoxyItemize}
\item All interrupts in this group are level triggered. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_UART0@{ALT\_INT\_INTERRUPT\_UART0}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_UART0@{ALT\_INT\_INTERRUPT\_UART0}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9c7e391aa90e0db94e00a9f4786c7fd8}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9c7e391aa90e0db94e00a9f4786c7fd8}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+U\+A\+R\+T0&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_UART1@{ALT\_INT\_INTERRUPT\_UART1}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_UART1@{ALT\_INT\_INTERRUPT\_UART1}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a48e2d9582b0027461e404f9a8edb2dc7}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a48e2d9582b0027461e404f9a8edb2dc7}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+U\+A\+R\+T1&Interrupts sourced from the U\+A\+R\+Ts 0 -\/ 1.
\begin{DoxyItemize}
\item All interrupts in this group are level triggered. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_GPIO0@{ALT\_INT\_INTERRUPT\_GPIO0}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_GPIO0@{ALT\_INT\_INTERRUPT\_GPIO0}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a8b7dc1d6aa8434074e46d1edc22cf80e}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a8b7dc1d6aa8434074e46d1edc22cf80e}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+G\+P\+I\+O0&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_GPIO1@{ALT\_INT\_INTERRUPT\_GPIO1}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_GPIO1@{ALT\_INT\_INTERRUPT\_GPIO1}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a8464db2c0fdb32a2a5cf59889bb1cdf2}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a8464db2c0fdb32a2a5cf59889bb1cdf2}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+G\+P\+I\+O1&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_GPIO2@{ALT\_INT\_INTERRUPT\_GPIO2}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_GPIO2@{ALT\_INT\_INTERRUPT\_GPIO2}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9faf1790f20b1d230327d7be68d8a4f7}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a9faf1790f20b1d230327d7be68d8a4f7}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+G\+P\+I\+O2&Interrupts sourced from the G\+P\+IO 0 -\/ 2.
\begin{DoxyItemize}
\item All interrupts in this group are level triggered. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_TIMER\_L4SP\_0\_IRQ@{ALT\_INT\_INTERRUPT\_TIMER\_L4SP\_0\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_TIMER\_L4SP\_0\_IRQ@{ALT\_INT\_INTERRUPT\_TIMER\_L4SP\_0\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ae15dcc6c3cb59690cdbdcc37d5356f83}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ae15dcc6c3cb59690cdbdcc37d5356f83}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+L4\+S\+P\+\_\+0\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_TIMER\_L4SP\_1\_IRQ@{ALT\_INT\_INTERRUPT\_TIMER\_L4SP\_1\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_TIMER\_L4SP\_1\_IRQ@{ALT\_INT\_INTERRUPT\_TIMER\_L4SP\_1\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ad6ac2314a8ed5633b7c8b84d1db6266b}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ad6ac2314a8ed5633b7c8b84d1db6266b}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+L4\+S\+P\+\_\+1\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_TIMER\_OSC1\_0\_IRQ@{ALT\_INT\_INTERRUPT\_TIMER\_OSC1\_0\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_TIMER\_OSC1\_0\_IRQ@{ALT\_INT\_INTERRUPT\_TIMER\_OSC1\_0\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a8c1002b2691234841d388d44f476784c}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a8c1002b2691234841d388d44f476784c}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+O\+S\+C1\+\_\+0\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_TIMER\_OSC1\_1\_IRQ@{ALT\_INT\_INTERRUPT\_TIMER\_OSC1\_1\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_TIMER\_OSC1\_1\_IRQ@{ALT\_INT\_INTERRUPT\_TIMER\_OSC1\_1\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a0a4c4a0be8ff13be04c065dbe203cc5e}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a0a4c4a0be8ff13be04c065dbe203cc5e}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+T\+I\+M\+E\+R\+\_\+\+O\+S\+C1\+\_\+1\+\_\+\+I\+RQ&Interrupts sourced from the Timer controllers.
\begin{DoxyItemize}
\item All interrupts in this group are level triggered. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_WDOG0\_IRQ@{ALT\_INT\_INTERRUPT\_WDOG0\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_WDOG0\_IRQ@{ALT\_INT\_INTERRUPT\_WDOG0\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a7c1e466b06d9124b546c29ce60d7fbbe}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a7c1e466b06d9124b546c29ce60d7fbbe}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+W\+D\+O\+G0\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_WDOG1\_IRQ@{ALT\_INT\_INTERRUPT\_WDOG1\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_WDOG1\_IRQ@{ALT\_INT\_INTERRUPT\_WDOG1\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a756314d22acef3f7cca3a19506d076e0}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a756314d22acef3f7cca3a19506d076e0}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+W\+D\+O\+G1\+\_\+\+I\+RQ&Interrupts sourced from the Watchdog Timers 0 -\/ 1.
\begin{DoxyItemize}
\item All interrupts in this group are level triggered. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_CLKMGR\_IRQ@{ALT\_INT\_INTERRUPT\_CLKMGR\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_CLKMGR\_IRQ@{ALT\_INT\_INTERRUPT\_CLKMGR\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a679ad143926f69f76000c45138368d5c}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a679ad143926f69f76000c45138368d5c}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+L\+K\+M\+G\+R\+\_\+\+I\+RQ&Interrupts sourced from the Clock Manager.
\begin{DoxyItemize}
\item All interrupts in this group are level triggered. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_MPUWAKEUP\_IRQ@{ALT\_INT\_INTERRUPT\_MPUWAKEUP\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_MPUWAKEUP\_IRQ@{ALT\_INT\_INTERRUPT\_MPUWAKEUP\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ae838348529c32001305d9eb3cdd3d3e7}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592ae838348529c32001305d9eb3cdd3d3e7}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+M\+P\+U\+W\+A\+K\+E\+U\+P\+\_\+\+I\+RQ&Interrupts sourced from the Clock Manager M\+PU Wakeup.
\begin{DoxyItemize}
\item All interrupts in this group are level triggered. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_FPGA\_MAN\_IRQ@{ALT\_INT\_INTERRUPT\_FPGA\_MAN\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_FPGA\_MAN\_IRQ@{ALT\_INT\_INTERRUPT\_FPGA\_MAN\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aaadb69a1be07612a0a9cd28ee3b916a7}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aaadb69a1be07612a0a9cd28ee3b916a7}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+F\+P\+G\+A\+\_\+\+M\+A\+N\+\_\+\+I\+RQ&Interrupts sourced from the F\+P\+GA Manager.
\begin{DoxyItemize}
\item All interrupts in this group are level triggered. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_NCTIIRQ0@{ALT\_INT\_INTERRUPT\_NCTIIRQ0}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_NCTIIRQ0@{ALT\_INT\_INTERRUPT\_NCTIIRQ0}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa828e5bc6d08440bf41c3685e5ec0ef8}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592aa828e5bc6d08440bf41c3685e5ec0ef8}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+C\+T\+I\+I\+R\+Q0&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_NCTIIRQ1@{ALT\_INT\_INTERRUPT\_NCTIIRQ1}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_NCTIIRQ1@{ALT\_INT\_INTERRUPT\_NCTIIRQ1}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a8b2546945a46adc1db68451006ffba58}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a8b2546945a46adc1db68451006ffba58}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+N\+C\+T\+I\+I\+R\+Q1&Interrupts sourced from the Core\+Sight for C\+P\+U0 and C\+P\+U1\textquotesingle{}s C\+TI.
\begin{DoxyItemize}
\item All interrupts in this group are level triggered. 
\end{DoxyItemize}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_RAM\_ECC\_CORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_RAM\_ECC\_CORRECTED\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_RAM\_ECC\_CORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_RAM\_ECC\_CORRECTED\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a3a51fc51e22c4f1955a96b319106a28f}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592a3a51fc51e22c4f1955a96b319106a28f}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+R\+A\+M\+\_\+\+E\+C\+C\+\_\+\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ&\subsection*{}\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_INTERRUPT\_RAM\_ECC\_UNCORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_RAM\_ECC\_UNCORRECTED\_IRQ}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_INTERRUPT\_RAM\_ECC\_UNCORRECTED\_IRQ@{ALT\_INT\_INTERRUPT\_RAM\_ECC\_UNCORRECTED\_IRQ}}}\mbox{\Hypertarget{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592afc1e4bc340fd07bd7085f144a672b291}\label{group__INT__COMMON_ggaf87a5a7f416fc6f679b59dadacbeb592afc1e4bc340fd07bd7085f144a672b291}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+R\+A\+M\+\_\+\+E\+C\+C\+\_\+\+U\+N\+C\+O\+R\+R\+E\+C\+T\+E\+D\+\_\+\+I\+RQ&Interrupts sourced from the On-\/chip R\+AM.
\begin{DoxyItemize}
\item All interrupts in this group are level triggered. 
\end{DoxyItemize}\\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__INT__COMMON_ga746ce27835235f2cd0199b089482b770}\label{group__INT__COMMON_ga746ce27835235f2cd0199b089482b770}} 
\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_SGI\_TARGET\_e@{ALT\_INT\_SGI\_TARGET\_e}}
\index{ALT\_INT\_SGI\_TARGET\_e@{ALT\_INT\_SGI\_TARGET\_e}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}
\subsubsection{\texorpdfstring{ALT\_INT\_SGI\_TARGET\_e}{ALT\_INT\_SGI\_TARGET\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__INT__COMMON_ga746ce27835235f2cd0199b089482b770}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+S\+G\+I\+\_\+\+T\+A\+R\+G\+E\+T\+\_\+e}}}

This type definition enumerates all the target list filter options. This is used by the trigger Software Generated Interrupt (S\+GI) feature to issue a S\+GI to the specified processor(s) in the system. Depending on the target list filter and the target list, interrupts can be routed to any combinations of C\+P\+Us. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_SGI\_TARGET\_LIST@{ALT\_INT\_SGI\_TARGET\_LIST}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_SGI\_TARGET\_LIST@{ALT\_INT\_SGI\_TARGET\_LIST}}}\mbox{\Hypertarget{group__INT__COMMON_gga746ce27835235f2cd0199b089482b770ad01f237d8365bae75ca9092102f4d8bf}\label{group__INT__COMMON_gga746ce27835235f2cd0199b089482b770ad01f237d8365bae75ca9092102f4d8bf}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+S\+G\+I\+\_\+\+T\+A\+R\+G\+E\+T\+\_\+\+L\+I\+ST&This filter list uses the target list parameter to specify which C\+P\+Us to send the interrupt to. If target list is 0, no interrupts are sent. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_SGI\_TARGET\_ALL\_EXCL\_SENDER@{ALT\_INT\_SGI\_TARGET\_ALL\_EXCL\_SENDER}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_SGI\_TARGET\_ALL\_EXCL\_SENDER@{ALT\_INT\_SGI\_TARGET\_ALL\_EXCL\_SENDER}}}\mbox{\Hypertarget{group__INT__COMMON_gga746ce27835235f2cd0199b089482b770a87923c26bb6bbc15b6e0ef84a9e694fb}\label{group__INT__COMMON_gga746ce27835235f2cd0199b089482b770a87923c26bb6bbc15b6e0ef84a9e694fb}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+S\+G\+I\+\_\+\+T\+A\+R\+G\+E\+T\+\_\+\+A\+L\+L\+\_\+\+E\+X\+C\+L\+\_\+\+S\+E\+N\+D\+ER&This filter list sends the interrupt all C\+P\+Us except the current C\+PU. The target list parameter is ignored. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_SGI\_TARGET\_SENDER\_ONLY@{ALT\_INT\_SGI\_TARGET\_SENDER\_ONLY}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_SGI\_TARGET\_SENDER\_ONLY@{ALT\_INT\_SGI\_TARGET\_SENDER\_ONLY}}}\mbox{\Hypertarget{group__INT__COMMON_gga746ce27835235f2cd0199b089482b770a0d2f8a80c2ade1e76f843dd5525afc34}\label{group__INT__COMMON_gga746ce27835235f2cd0199b089482b770a0d2f8a80c2ade1e76f843dd5525afc34}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+S\+G\+I\+\_\+\+T\+A\+R\+G\+E\+T\+\_\+\+S\+E\+N\+D\+E\+R\+\_\+\+O\+N\+LY&This filter list sends the interrupt to the current C\+PU only. The target list parameter is ignored. \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__INT__COMMON_ga30a2ad1b5e644feb2f502ab3fb39756e}\label{group__INT__COMMON_ga30a2ad1b5e644feb2f502ab3fb39756e}} 
\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_TRIGGER\_e@{ALT\_INT\_TRIGGER\_e}}
\index{ALT\_INT\_TRIGGER\_e@{ALT\_INT\_TRIGGER\_e}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}
\subsubsection{\texorpdfstring{ALT\_INT\_TRIGGER\_e}{ALT\_INT\_TRIGGER\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__INT__COMMON_ga30a2ad1b5e644feb2f502ab3fb39756e}{A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+e}}}

This type definition enumerates all the interrupt trigger types. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_TRIGGER\_EDGE@{ALT\_INT\_TRIGGER\_EDGE}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_TRIGGER\_EDGE@{ALT\_INT\_TRIGGER\_EDGE}}}\mbox{\Hypertarget{group__INT__COMMON_gga30a2ad1b5e644feb2f502ab3fb39756eaaa7221887a9d7d6dfd8b4d7b33f94b12}\label{group__INT__COMMON_gga30a2ad1b5e644feb2f502ab3fb39756eaaa7221887a9d7d6dfd8b4d7b33f94b12}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+E\+D\+GE&Edge triggered interrupt. This applies to Private Peripheral Interrupts (P\+PI) and Shared Peripheral Interrupts (S\+PI) only, with interrupt I\+Ds 16 -\/ 1019. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_TRIGGER\_LEVEL@{ALT\_INT\_TRIGGER\_LEVEL}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_TRIGGER\_LEVEL@{ALT\_INT\_TRIGGER\_LEVEL}}}\mbox{\Hypertarget{group__INT__COMMON_gga30a2ad1b5e644feb2f502ab3fb39756ea057922245b742f020a06f0232e652151}\label{group__INT__COMMON_gga30a2ad1b5e644feb2f502ab3fb39756ea057922245b742f020a06f0232e652151}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+L\+E\+V\+EL&Level triggered interrupt. This applies to Private Peripheral Interrupts (P\+PI) and Shared Peripheral Interrupts (S\+PI) only, with interrupt I\+Ds 16 -\/ 1019. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_TRIGGER\_SOFTWARE@{ALT\_INT\_TRIGGER\_SOFTWARE}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_TRIGGER\_SOFTWARE@{ALT\_INT\_TRIGGER\_SOFTWARE}}}\mbox{\Hypertarget{group__INT__COMMON_gga30a2ad1b5e644feb2f502ab3fb39756ea58341f6aaaefa1e8f622d3ef08198796}\label{group__INT__COMMON_gga30a2ad1b5e644feb2f502ab3fb39756ea58341f6aaaefa1e8f622d3ef08198796}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+S\+O\+F\+T\+W\+A\+RE&Software triggered interrupt. This applies to Software Generated Interrupts (S\+GI) only, with interrupt I\+Ds 0 -\/ 15. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_TRIGGER\_AUTODETECT@{ALT\_INT\_TRIGGER\_AUTODETECT}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_TRIGGER\_AUTODETECT@{ALT\_INT\_TRIGGER\_AUTODETECT}}}\mbox{\Hypertarget{group__INT__COMMON_gga30a2ad1b5e644feb2f502ab3fb39756eaae21d3cab5b0cbffa2bb03e8a9fbda7f}\label{group__INT__COMMON_gga30a2ad1b5e644feb2f502ab3fb39756eaae21d3cab5b0cbffa2bb03e8a9fbda7f}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+A\+U\+T\+O\+D\+E\+T\+E\+CT&All triggering types except for those in the Shared Peripheral Interrupts (S\+PI) F2S F\+P\+GA family interrupts can be determined by the system automatically. In all functions which ask for the triggering type, the A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+A\+U\+T\+O\+D\+E\+T\+E\+CT can be used to select the correct trigger type for all non F2S interrupt types. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_INT\_TRIGGER\_NA@{ALT\_INT\_TRIGGER\_NA}!Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}}\index{Interrupt Controller Common Definitions@{Interrupt Controller Common Definitions}!ALT\_INT\_TRIGGER\_NA@{ALT\_INT\_TRIGGER\_NA}}}\mbox{\Hypertarget{group__INT__COMMON_gga30a2ad1b5e644feb2f502ab3fb39756eafa477c00d65f475cd33ef5656ad60495}\label{group__INT__COMMON_gga30a2ad1b5e644feb2f502ab3fb39756eafa477c00d65f475cd33ef5656ad60495}} 
A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+NA&The interrupt triggering information is not applicable. This is possibly due to querying an invalid interrupt identifier. \\
\hline

\end{DoxyEnumFields}
