{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700005847858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700005847873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 16:50:47 2023 " "Processing started: Tue Nov 14 16:50:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700005847873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005847873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005847873 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700005849084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mem " "Found entity 1: basic_mem" {  } { { "basic_mem.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/basic_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700005865742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005865742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700005865750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005865750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700005865758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005865758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rf " "Found entity 1: alu_rf" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700005865767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005865767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rf_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_rf_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rf_tb " "Found entity 1: alu_rf_tb" {  } { { "alu_rf_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700005865775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005865775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700005865781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005865781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.v 5 5 " "Found 5 design units, including 5 entities, in source file muxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700005865798 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Found entity 2: mux4" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700005865798 ""} { "Info" "ISGN_ENTITY_NAME" "3 flopenr " "Found entity 3: flopenr" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700005865798 ""} { "Info" "ISGN_ENTITY_NAME" "4 flopr " "Found entity 4: flopr" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700005865798 ""} { "Info" "ISGN_ENTITY_NAME" "5 zerodetect " "Found entity 5: zerodetect" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700005865798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005865798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "instruction_reg.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/instruction_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700005865807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005865807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700005865814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005865814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_counter " "Found entity 1: pc_counter" {  } { { "pc_counter.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/pc_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700005865822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005865822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bananachine.v 1 1 " "Found 1 design units, including 1 entities, in source file bananachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bananachine " "Found entity 1: Bananachine" {  } { { "Bananachine.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Bananachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700005865843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005865843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bananachine_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bananachine_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bananachine_tb " "Found entity 1: Bananachine_tb" {  } { { "Bananachine_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Bananachine_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700005865854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005865854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite " "Found entity 1: sprite" {  } { { "Sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700005865862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005865862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_async " "Found entity 1: rom_async" {  } { { "Sprite_Rom.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700005865876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005865876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitgen.v 1 1 " "Found 1 design units, including 1 entities, in source file bitgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 BitGen " "Found entity 1: BitGen" {  } { { "BitGen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700005865887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005865887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700005865895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005865895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file vgacontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700005865903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005865903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Found entity 1: vga_tb" {  } { { "vga_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700005865911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005865911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitgen_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bitgen_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitgen_tb " "Found entity 1: bitgen_tb" {  } { { "bitgen_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bitgen_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700005865921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005865921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700005866042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitGen BitGen:bits " "Elaborating entity \"BitGen\" for hierarchy \"BitGen:bits\"" {  } { { "vga.v" "bits" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700005866065 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 BitGen.v(56) " "Verilog HDL assignment warning at BitGen.v(56): truncated value with size 32 to match size of target (16)" {  } { { "BitGen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700005866065 "|vga|BitGen:bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 BitGen.v(59) " "Verilog HDL assignment warning at BitGen.v(59): truncated value with size 32 to match size of target (16)" {  } { { "BitGen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700005866065 "|vga|BitGen:bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 BitGen.v(63) " "Verilog HDL assignment warning at BitGen.v(63): truncated value with size 32 to match size of target (16)" {  } { { "BitGen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700005866065 "|vga|BitGen:bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 BitGen.v(64) " "Verilog HDL assignment warning at BitGen.v(64): truncated value with size 32 to match size of target (16)" {  } { { "BitGen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700005866065 "|vga|BitGen:bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control BitGen:bits\|vga_control:control " "Elaborating entity \"vga_control\" for hierarchy \"BitGen:bits\|vga_control:control\"" {  } { { "BitGen.v" "control" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700005866071 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VgaControl.v(51) " "Verilog HDL assignment warning at VgaControl.v(51): truncated value with size 32 to match size of target (16)" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700005866071 "|vga|BitGen:bits|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VgaControl.v(53) " "Verilog HDL assignment warning at VgaControl.v(53): truncated value with size 32 to match size of target (16)" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700005866071 "|vga|BitGen:bits|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "line VgaControl.v(60) " "Verilog HDL Always Construct warning at VgaControl.v(60): inferring latch(es) for variable \"line\", which holds its previous value in one or more paths through the always construct" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700005866071 "|vga|BitGen:bits|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_sync VgaControl.v(60) " "Verilog HDL Always Construct warning at VgaControl.v(60): inferring latch(es) for variable \"h_sync\", which holds its previous value in one or more paths through the always construct" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700005866071 "|vga|BitGen:bits|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "frame VgaControl.v(76) " "Verilog HDL Always Construct warning at VgaControl.v(76): inferring latch(es) for variable \"frame\", which holds its previous value in one or more paths through the always construct" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700005866071 "|vga|BitGen:bits|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_sync VgaControl.v(76) " "Verilog HDL Always Construct warning at VgaControl.v(76): inferring latch(es) for variable \"v_sync\", which holds its previous value in one or more paths through the always construct" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700005866071 "|vga|BitGen:bits|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_sync VgaControl.v(83) " "Inferred latch for \"v_sync\" at VgaControl.v(83)" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005866071 "|vga|BitGen:bits|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frame VgaControl.v(83) " "Inferred latch for \"frame\" at VgaControl.v(83)" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005866071 "|vga|BitGen:bits|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_sync VgaControl.v(67) " "Inferred latch for \"h_sync\" at VgaControl.v(67)" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005866071 "|vga|BitGen:bits|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line VgaControl.v(67) " "Inferred latch for \"line\" at VgaControl.v(67)" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005866071 "|vga|BitGen:bits|vga_control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite BitGen:bits\|sprite:sprite_f " "Elaborating entity \"sprite\" for hierarchy \"BitGen:bits\|sprite:sprite_f\"" {  } { { "BitGen.v" "sprite_f" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700005866082 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Sprite.v(82) " "Verilog HDL assignment warning at Sprite.v(82): truncated value with size 32 to match size of target (6)" {  } { { "Sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700005866087 "|vga|BitGen:bits|sprite:sprite_f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Sprite.v(93) " "Verilog HDL assignment warning at Sprite.v(93): truncated value with size 32 to match size of target (6)" {  } { { "Sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700005866087 "|vga|BitGen:bits|sprite:sprite_f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Sprite.v(94) " "Verilog HDL assignment warning at Sprite.v(94): truncated value with size 32 to match size of target (3)" {  } { { "Sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700005866087 "|vga|BitGen:bits|sprite:sprite_f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Sprite.v(96) " "Verilog HDL assignment warning at Sprite.v(96): truncated value with size 32 to match size of target (4)" {  } { { "Sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700005866087 "|vga|BitGen:bits|sprite:sprite_f"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Sprite.v(72) " "Verilog HDL Case Statement information at Sprite.v(72): all case item expressions in this case statement are onehot" {  } { { "Sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1700005866087 "|vga|BitGen:bits|sprite:sprite_f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_async BitGen:bits\|sprite:sprite_f\|rom_async:spr_rom " "Elaborating entity \"rom_async\" for hierarchy \"BitGen:bits\|sprite:sprite_f\|rom_async:spr_rom\"" {  } { { "Sprite.v" "spr_rom" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700005866087 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Creating rom_async from init file 'letter_f.mem'. Sprite_Rom.v(15) " "Verilog HDL Display System Task info at Sprite_Rom.v(15): Creating rom_async from init file 'letter_f.mem'." {  } { { "Sprite_Rom.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v" 15 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005866087 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(1) " "Verilog HDL assignment warning at letter_f.mem(1): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700005866093 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(2) " "Verilog HDL assignment warning at letter_f.mem(2): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700005866093 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(3) " "Verilog HDL assignment warning at letter_f.mem(3): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700005866095 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(4) " "Verilog HDL assignment warning at letter_f.mem(4): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700005866095 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(5) " "Verilog HDL assignment warning at letter_f.mem(5): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700005866095 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(6) " "Verilog HDL assignment warning at letter_f.mem(6): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700005866095 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(7) " "Verilog HDL assignment warning at letter_f.mem(7): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700005866095 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(8) " "Verilog HDL assignment warning at letter_f.mem(8): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700005866095 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a\[0\] 0 Sprite_Rom.v(11) " "Net \"memory.data_a\[0\]\" at Sprite_Rom.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "Sprite_Rom.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700005866099 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 Sprite_Rom.v(11) " "Net \"memory.waddr_a\" at Sprite_Rom.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "Sprite_Rom.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700005866099 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 Sprite_Rom.v(11) " "Net \"memory.we_a\" at Sprite_Rom.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "Sprite_Rom.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700005866099 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "BitGen:bits\|sprite:sprite_f\|rom_async:spr_rom\|memory " "RAM logic \"BitGen:bits\|sprite:sprite_f\|rom_async:spr_rom\|memory\" is uninferred due to inappropriate RAM size" {  } { { "Sprite_Rom.v" "memory" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1700005866688 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1700005866688 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync_n GND " "Pin \"sync_n\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700005867197 "|vga|sync_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700005867197 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700005867349 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700005867718 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700005867998 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700005867998 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "257 " "Implemented 257 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700005868088 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700005868088 ""} { "Info" "ICUT_CUT_TM_LCELLS" "226 " "Implemented 226 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700005868088 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700005868088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700005868116 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 14 16:51:08 2023 " "Processing ended: Tue Nov 14 16:51:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700005868116 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700005868116 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700005868116 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005868116 ""}
