# Design-verification
UVM and Systemverilog based test benches for functional verification of a RAM module
