// Generated by CIRCT firtool-1.62.0
module PriorityGenerator(
  input        clock,
               reset,
  input  [3:0] io_req,
  output [3:0] io_grt
);

  wire prevNotGnted_1 = ~(io_req[1]) & ~(io_req[0]);
  assign io_grt =
    {io_req[3] & ~(io_req[2]) & prevNotGnted_1,
     io_req[2] & prevNotGnted_1,
     io_req[1] & ~(io_req[0]),
     io_req[0]};
endmodule

