add wave -position insertpoint  \
sim:/riscv_bist_testbench/clk
add wave -position insertpoint  \
sim:/riscv_bist_testbench/rst
add wave -position insertpoint  \
sim:/riscv_bist_testbench/dut/lfsr_out
add wave -position insertpoint  \
sim:/riscv_bist_testbench/dut/grid_out
add wave -position insertpoint  \
sim:/riscv_bist_testbench/dut/lfsr_seed
add wave -position insertpoint  \
sim:/riscv_bist_testbench/dut/misr_signature
add wave -position insertpoint  \
sim:/riscv_bist_testbench/dut/controlleri/cnt
add wave -position insertpoint  \
sim:/riscv_bist_testbench/dut/controlleri/cnt_reseed
add wave -position insertpoint  \
sim:/riscv_bist_testbench/dut/controlleri/cnt_chain
add wave -position insertpoint  \
sim:/riscv_bist_testbench/dut/controlleri/currState
add wave -position insertpoint  \
sim:/riscv_bist_testbench/dut/controlleri/nextState
add wave -position insertpoint  \
sim:/riscv_bist_testbench/dut/controlleri/TEST_SCAN_EN
add wave -position insertpoint  \
sim:/riscv_bist_testbench/dut/controlleri/LFSR_LD
