#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Nov 11 16:27:42 2023
# Process ID: 7588
# Current directory: D:/three_verilog/Uart_ddr3_Hdmi/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17000 D:\three_verilog\Uart_ddr3_Hdmi\project_1\project_1.xpr
# Log file: D:/three_verilog/Uart_ddr3_Hdmi/project_1/vivado.log
# Journal file: D:/three_verilog/Uart_ddr3_Hdmi/project_1\vivado.jou
# Running On: LAPTOP-H1858A6E, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16828 MB
#-----------------------------------------------------------
start_gui
open_project D:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/three_verilog/MIG_Learn/ch13/ch13/project_1/project_1.srcs/sources_1/fifo_ctrl.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_b.prj'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/three_verilog/Uart_ddr3_Hdmi/rtl/fifo/FIFO_Ctrl.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2227.363 ; gain = 274.078
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/three_verilog/Uart_ddr3_Hdmi/rtl/fifo/FIFO_Ctrl.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/three_verilog/MIG_Learn/ch13/ch13/project_1/project_1.srcs/sources_1/fifo_ctrl.v] -no_script -reset -force -quiet
remove_files  {D:/three_verilog/Uart_ddr3_Hdmi/rtl/fifo/FIFO_Ctrl.v D:/three_verilog/MIG_Learn/ch13/ch13/project_1/project_1.srcs/sources_1/fifo_ctrl.v}
export_ip_user_files -of_objects  [get_files D:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_b.prj] -no_script -reset -force -quiet
remove_files  D:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sat Nov 11 16:29:45 2023] Launched impl_1...
Run output will be captured here: D:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-07:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210299635414
set_property PROGRAM.FILE {D:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.runs/impl_1/Uart2DDR3_top.bit} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {D:/three_verilog/Uart_ddr3_Hdmi/project_1/project_1.runs/impl_1/Uart2DDR3_top.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
create_peripheral xilinx.com user myip 1.0 -dir D:/three_verilog/Uart_ddr3_Hdmi/project_1/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type full [ipx::find_open_core xilinx.com:user:myip:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:myip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:myip:1.0]
set_property  ip_repo_paths  D:/three_verilog/Uart_ddr3_Hdmi/project_1/../ip_repo/myip_1_0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/three_verilog/Uart_ddr3_Hdmi/ip_repo/myip_1_0'.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 11 22:53:43 2023...
