// Seed: 1210347898
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_16 = -1;
  wire [-1 : 1] id_17;
  assign module_1.id_3 = 0;
  logic id_18;
endmodule
module module_1 (
    output uwire id_0,
    output tri0  id_1,
    output logic id_2,
    input  wor   id_3
);
  always force id_0.id_3 = -1'b0;
  bit  id_5;
  wire id_6;
  final begin : LABEL_0
    id_2 = id_6;
  end
  reg id_7;
  ;
  wire id_8;
  wire id_9;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_6,
      id_8,
      id_9,
      id_9,
      id_6,
      id_10,
      id_10,
      id_10,
      id_9,
      id_8,
      id_9,
      id_6,
      id_9,
      id_9
  );
  always_latch @(posedge -1)
    if (-1)
      if (-1 == 1) begin : LABEL_1
        id_7 <= id_6;
        $signed(81);
        ;
      end else id_5 <= id_5;
endmodule
