// Seed: 2817766639
module module_0 ();
  assign id_1 = 1;
  wire id_2;
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    output supply0 id_2,
    input supply1 id_3,
    input wire id_4,
    output wire id_5,
    output tri1 id_6,
    input supply1 id_7,
    output uwire id_8,
    input uwire id_9,
    output uwire id_10,
    output wor id_11,
    input wor id_12,
    output uwire id_13
);
  logic [7:0][-1 : 1] id_15 = id_7, id_16, id_17;
  module_0 modCall_1 ();
endmodule
