library ieee;
use ieee.std_logic_1164.all;

entity tdm is port
(
	i_A  : in std_logic_vector (15 downto 0); 
	i_B  : in std_logic_vector (15 downto 0); 
	i_C  : in std_logic_vector (15 downto 0); 
	i_D  : in std_logic_vector (15 downto 0); 
	o_S  : out std_logic_vector (15 downto 0)

);
end tdm;

architecture arch_tdm of tdm is
begin

end arch_tdm;
