///Register `ASCR1` reader
pub type R = crate::R<ASCR1rs>;
///Register `ASCR1` writer
pub type W = crate::W<ASCR1rs>;
///Field `CH0GR1_1` reader - Analog switch control
pub type CH0GR1_1_R = crate::BitReader;
///Field `CH0GR1_1` writer - Analog switch control
pub type CH0GR1_1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CH1GR1_2` reader - Analog switch control
pub type CH1GR1_2_R = crate::BitReader;
///Field `CH1GR1_2` writer - Analog switch control
pub type CH1GR1_2_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CH2GR1_3` reader - Analog switch control
pub type CH2GR1_3_R = crate::BitReader;
///Field `CH2GR1_3` writer - Analog switch control
pub type CH2GR1_3_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CH3GR1_4` reader - Analog switch control
pub type CH3GR1_4_R = crate::BitReader;
///Field `CH3GR1_4` writer - Analog switch control
pub type CH3GR1_4_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CH31GR11_5` reader - Analog switch control
pub type CH31GR11_5_R = crate::BitReader;
///Field `CH31GR11_5` writer - Analog switch control
pub type CH31GR11_5_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `COMP1_SW1` reader - Comparator 1 analog switch
pub type COMP1_SW1_R = crate::BitReader;
///Field `COMP1_SW1` writer - Comparator 1 analog switch
pub type COMP1_SW1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CH6GR2_1` reader - Analog switch control
pub type CH6GR2_1_R = crate::BitReader;
///Field `CH6GR2_1` writer - Analog switch control
pub type CH6GR2_1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CH7GR2_2` reader - Analog switch control
pub type CH7GR2_2_R = crate::BitReader;
///Field `CH7GR2_2` writer - Analog switch control
pub type CH7GR2_2_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CH8GR3_1` reader - Analog switch control
pub type CH8GR3_1_R = crate::BitReader;
///Field `CH8GR3_1` writer - Analog switch control
pub type CH8GR3_1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CH9GR3_2` reader - Analog switch control
pub type CH9GR3_2_R = crate::BitReader;
///Field `CH9GR3_2` writer - Analog switch control
pub type CH9GR3_2_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CH10GR8_1` reader - Analog switch control
pub type CH10GR8_1_R = crate::BitReader;
///Field `CH10GR8_1` writer - Analog switch control
pub type CH10GR8_1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CH11GR8_2` reader - Analog switch control
pub type CH11GR8_2_R = crate::BitReader;
///Field `CH11GR8_2` writer - Analog switch control
pub type CH11GR8_2_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CH12GR8_3` reader - Analog switch control
pub type CH12GR8_3_R = crate::BitReader;
///Field `CH12GR8_3` writer - Analog switch control
pub type CH12GR8_3_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CH13GR8_4` reader - Analog switch control
pub type CH13GR8_4_R = crate::BitReader;
///Field `CH13GR8_4` writer - Analog switch control
pub type CH13GR8_4_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CH14GR9_1` reader - Analog switch control
pub type CH14GR9_1_R = crate::BitReader;
///Field `CH14GR9_1` writer - Analog switch control
pub type CH14GR9_1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CH15GR9_2` reader - Analog switch control
pub type CH15GR9_2_R = crate::BitReader;
///Field `CH15GR9_2` writer - Analog switch control
pub type CH15GR9_2_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CH31GR7_1` reader - Analog switch control
pub type CH31GR7_1_R = crate::BitReader;
///Field `CH31GR7_1` writer - Analog switch control
pub type CH31GR7_1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CH18GR7_1` reader - Analog switch control
pub type CH18GR7_1_R = crate::BitReader;
///Field `CH18GR7_1` writer - Analog switch control
pub type CH18GR7_1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CH19GR7_2` reader - Analog switch control
pub type CH19GR7_2_R = crate::BitReader;
///Field `CH19GR7_2` writer - Analog switch control
pub type CH19GR7_2_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CH20GR7_3` reader - Analog switch control
pub type CH20GR7_3_R = crate::BitReader;
///Field `CH20GR7_3` writer - Analog switch control
pub type CH20GR7_3_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CH21GR7_4` reader - Analog switch control
pub type CH21GR7_4_R = crate::BitReader;
///Field `CH21GR7_4` writer - Analog switch control
pub type CH21GR7_4_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CH22` reader - Analog I/O switch control of channel CH22
pub type CH22_R = crate::BitReader;
///Field `CH22` writer - Analog I/O switch control of channel CH22
pub type CH22_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CH23` reader - Analog I/O switch control of channel CH23
pub type CH23_R = crate::BitReader;
///Field `CH23` writer - Analog I/O switch control of channel CH23
pub type CH23_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CH24` reader - Analog I/O switch control of channel CH24
pub type CH24_R = crate::BitReader;
///Field `CH24` writer - Analog I/O switch control of channel CH24
pub type CH24_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CH25` reader - Analog I/O switch control of channel CH25
pub type CH25_R = crate::BitReader;
///Field `CH25` writer - Analog I/O switch control of channel CH25
pub type CH25_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `VCOMP` reader - ADC analog switch selection for internal node to comparator 1
pub type VCOMP_R = crate::BitReader;
///Field `VCOMP` writer - ADC analog switch selection for internal node to comparator 1
pub type VCOMP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CH27GR11_1` reader - Analog switch control
pub type CH27GR11_1_R = crate::BitReader;
///Field `CH27GR11_1` writer - Analog switch control
pub type CH27GR11_1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CH28GR11_2` reader - Analog switch control
pub type CH28GR11_2_R = crate::BitReader;
///Field `CH28GR11_2` writer - Analog switch control
pub type CH28GR11_2_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CH29GR11_3` reader - Analog switch control
pub type CH29GR11_3_R = crate::BitReader;
///Field `CH29GR11_3` writer - Analog switch control
pub type CH29GR11_3_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CH30GR11_4` reader - Analog switch control
pub type CH30GR11_4_R = crate::BitReader;
///Field `CH30GR11_4` writer - Analog switch control
pub type CH30GR11_4_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SCM` reader - Switch control mode
pub type SCM_R = crate::BitReader;
///Field `SCM` writer - Switch control mode
pub type SCM_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - Analog switch control
    #[inline(always)]
    pub fn ch0gr1_1(&self) -> CH0GR1_1_R {
        CH0GR1_1_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - Analog switch control
    #[inline(always)]
    pub fn ch1gr1_2(&self) -> CH1GR1_2_R {
        CH1GR1_2_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - Analog switch control
    #[inline(always)]
    pub fn ch2gr1_3(&self) -> CH2GR1_3_R {
        CH2GR1_3_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - Analog switch control
    #[inline(always)]
    pub fn ch3gr1_4(&self) -> CH3GR1_4_R {
        CH3GR1_4_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - Analog switch control
    #[inline(always)]
    pub fn ch31gr11_5(&self) -> CH31GR11_5_R {
        CH31GR11_5_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - Comparator 1 analog switch
    #[inline(always)]
    pub fn comp1_sw1(&self) -> COMP1_SW1_R {
        COMP1_SW1_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - Analog switch control
    #[inline(always)]
    pub fn ch6gr2_1(&self) -> CH6GR2_1_R {
        CH6GR2_1_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - Analog switch control
    #[inline(always)]
    pub fn ch7gr2_2(&self) -> CH7GR2_2_R {
        CH7GR2_2_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - Analog switch control
    #[inline(always)]
    pub fn ch8gr3_1(&self) -> CH8GR3_1_R {
        CH8GR3_1_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - Analog switch control
    #[inline(always)]
    pub fn ch9gr3_2(&self) -> CH9GR3_2_R {
        CH9GR3_2_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - Analog switch control
    #[inline(always)]
    pub fn ch10gr8_1(&self) -> CH10GR8_1_R {
        CH10GR8_1_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - Analog switch control
    #[inline(always)]
    pub fn ch11gr8_2(&self) -> CH11GR8_2_R {
        CH11GR8_2_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - Analog switch control
    #[inline(always)]
    pub fn ch12gr8_3(&self) -> CH12GR8_3_R {
        CH12GR8_3_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - Analog switch control
    #[inline(always)]
    pub fn ch13gr8_4(&self) -> CH13GR8_4_R {
        CH13GR8_4_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - Analog switch control
    #[inline(always)]
    pub fn ch14gr9_1(&self) -> CH14GR9_1_R {
        CH14GR9_1_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - Analog switch control
    #[inline(always)]
    pub fn ch15gr9_2(&self) -> CH15GR9_2_R {
        CH15GR9_2_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - Analog switch control
    #[inline(always)]
    pub fn ch31gr7_1(&self) -> CH31GR7_1_R {
        CH31GR7_1_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 18 - Analog switch control
    #[inline(always)]
    pub fn ch18gr7_1(&self) -> CH18GR7_1_R {
        CH18GR7_1_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - Analog switch control
    #[inline(always)]
    pub fn ch19gr7_2(&self) -> CH19GR7_2_R {
        CH19GR7_2_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - Analog switch control
    #[inline(always)]
    pub fn ch20gr7_3(&self) -> CH20GR7_3_R {
        CH20GR7_3_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - Analog switch control
    #[inline(always)]
    pub fn ch21gr7_4(&self) -> CH21GR7_4_R {
        CH21GR7_4_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - Analog I/O switch control of channel CH22
    #[inline(always)]
    pub fn ch22(&self) -> CH22_R {
        CH22_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - Analog I/O switch control of channel CH23
    #[inline(always)]
    pub fn ch23(&self) -> CH23_R {
        CH23_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - Analog I/O switch control of channel CH24
    #[inline(always)]
    pub fn ch24(&self) -> CH24_R {
        CH24_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - Analog I/O switch control of channel CH25
    #[inline(always)]
    pub fn ch25(&self) -> CH25_R {
        CH25_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - ADC analog switch selection for internal node to comparator 1
    #[inline(always)]
    pub fn vcomp(&self) -> VCOMP_R {
        VCOMP_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - Analog switch control
    #[inline(always)]
    pub fn ch27gr11_1(&self) -> CH27GR11_1_R {
        CH27GR11_1_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - Analog switch control
    #[inline(always)]
    pub fn ch28gr11_2(&self) -> CH28GR11_2_R {
        CH28GR11_2_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - Analog switch control
    #[inline(always)]
    pub fn ch29gr11_3(&self) -> CH29GR11_3_R {
        CH29GR11_3_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - Analog switch control
    #[inline(always)]
    pub fn ch30gr11_4(&self) -> CH30GR11_4_R {
        CH30GR11_4_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - Switch control mode
    #[inline(always)]
    pub fn scm(&self) -> SCM_R {
        SCM_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ASCR1")
            .field("scm", &self.scm())
            .field("ch30gr11_4", &self.ch30gr11_4())
            .field("ch29gr11_3", &self.ch29gr11_3())
            .field("ch28gr11_2", &self.ch28gr11_2())
            .field("ch27gr11_1", &self.ch27gr11_1())
            .field("vcomp", &self.vcomp())
            .field("ch25", &self.ch25())
            .field("ch24", &self.ch24())
            .field("ch23", &self.ch23())
            .field("ch22", &self.ch22())
            .field("ch21gr7_4", &self.ch21gr7_4())
            .field("ch20gr7_3", &self.ch20gr7_3())
            .field("ch19gr7_2", &self.ch19gr7_2())
            .field("ch18gr7_1", &self.ch18gr7_1())
            .field("ch31gr7_1", &self.ch31gr7_1())
            .field("ch15gr9_2", &self.ch15gr9_2())
            .field("ch14gr9_1", &self.ch14gr9_1())
            .field("ch13gr8_4", &self.ch13gr8_4())
            .field("ch12gr8_3", &self.ch12gr8_3())
            .field("ch11gr8_2", &self.ch11gr8_2())
            .field("ch10gr8_1", &self.ch10gr8_1())
            .field("ch9gr3_2", &self.ch9gr3_2())
            .field("ch8gr3_1", &self.ch8gr3_1())
            .field("ch7gr2_2", &self.ch7gr2_2())
            .field("ch6gr2_1", &self.ch6gr2_1())
            .field("comp1_sw1", &self.comp1_sw1())
            .field("ch31gr11_5", &self.ch31gr11_5())
            .field("ch3gr1_4", &self.ch3gr1_4())
            .field("ch2gr1_3", &self.ch2gr1_3())
            .field("ch1gr1_2", &self.ch1gr1_2())
            .field("ch0gr1_1", &self.ch0gr1_1())
            .finish()
    }
}
impl W {
    ///Bit 0 - Analog switch control
    #[inline(always)]
    pub fn ch0gr1_1(&mut self) -> CH0GR1_1_W<ASCR1rs> {
        CH0GR1_1_W::new(self, 0)
    }
    ///Bit 1 - Analog switch control
    #[inline(always)]
    pub fn ch1gr1_2(&mut self) -> CH1GR1_2_W<ASCR1rs> {
        CH1GR1_2_W::new(self, 1)
    }
    ///Bit 2 - Analog switch control
    #[inline(always)]
    pub fn ch2gr1_3(&mut self) -> CH2GR1_3_W<ASCR1rs> {
        CH2GR1_3_W::new(self, 2)
    }
    ///Bit 3 - Analog switch control
    #[inline(always)]
    pub fn ch3gr1_4(&mut self) -> CH3GR1_4_W<ASCR1rs> {
        CH3GR1_4_W::new(self, 3)
    }
    ///Bit 4 - Analog switch control
    #[inline(always)]
    pub fn ch31gr11_5(&mut self) -> CH31GR11_5_W<ASCR1rs> {
        CH31GR11_5_W::new(self, 4)
    }
    ///Bit 5 - Comparator 1 analog switch
    #[inline(always)]
    pub fn comp1_sw1(&mut self) -> COMP1_SW1_W<ASCR1rs> {
        COMP1_SW1_W::new(self, 5)
    }
    ///Bit 6 - Analog switch control
    #[inline(always)]
    pub fn ch6gr2_1(&mut self) -> CH6GR2_1_W<ASCR1rs> {
        CH6GR2_1_W::new(self, 6)
    }
    ///Bit 7 - Analog switch control
    #[inline(always)]
    pub fn ch7gr2_2(&mut self) -> CH7GR2_2_W<ASCR1rs> {
        CH7GR2_2_W::new(self, 7)
    }
    ///Bit 8 - Analog switch control
    #[inline(always)]
    pub fn ch8gr3_1(&mut self) -> CH8GR3_1_W<ASCR1rs> {
        CH8GR3_1_W::new(self, 8)
    }
    ///Bit 9 - Analog switch control
    #[inline(always)]
    pub fn ch9gr3_2(&mut self) -> CH9GR3_2_W<ASCR1rs> {
        CH9GR3_2_W::new(self, 9)
    }
    ///Bit 10 - Analog switch control
    #[inline(always)]
    pub fn ch10gr8_1(&mut self) -> CH10GR8_1_W<ASCR1rs> {
        CH10GR8_1_W::new(self, 10)
    }
    ///Bit 11 - Analog switch control
    #[inline(always)]
    pub fn ch11gr8_2(&mut self) -> CH11GR8_2_W<ASCR1rs> {
        CH11GR8_2_W::new(self, 11)
    }
    ///Bit 12 - Analog switch control
    #[inline(always)]
    pub fn ch12gr8_3(&mut self) -> CH12GR8_3_W<ASCR1rs> {
        CH12GR8_3_W::new(self, 12)
    }
    ///Bit 13 - Analog switch control
    #[inline(always)]
    pub fn ch13gr8_4(&mut self) -> CH13GR8_4_W<ASCR1rs> {
        CH13GR8_4_W::new(self, 13)
    }
    ///Bit 14 - Analog switch control
    #[inline(always)]
    pub fn ch14gr9_1(&mut self) -> CH14GR9_1_W<ASCR1rs> {
        CH14GR9_1_W::new(self, 14)
    }
    ///Bit 15 - Analog switch control
    #[inline(always)]
    pub fn ch15gr9_2(&mut self) -> CH15GR9_2_W<ASCR1rs> {
        CH15GR9_2_W::new(self, 15)
    }
    ///Bit 16 - Analog switch control
    #[inline(always)]
    pub fn ch31gr7_1(&mut self) -> CH31GR7_1_W<ASCR1rs> {
        CH31GR7_1_W::new(self, 16)
    }
    ///Bit 18 - Analog switch control
    #[inline(always)]
    pub fn ch18gr7_1(&mut self) -> CH18GR7_1_W<ASCR1rs> {
        CH18GR7_1_W::new(self, 18)
    }
    ///Bit 19 - Analog switch control
    #[inline(always)]
    pub fn ch19gr7_2(&mut self) -> CH19GR7_2_W<ASCR1rs> {
        CH19GR7_2_W::new(self, 19)
    }
    ///Bit 20 - Analog switch control
    #[inline(always)]
    pub fn ch20gr7_3(&mut self) -> CH20GR7_3_W<ASCR1rs> {
        CH20GR7_3_W::new(self, 20)
    }
    ///Bit 21 - Analog switch control
    #[inline(always)]
    pub fn ch21gr7_4(&mut self) -> CH21GR7_4_W<ASCR1rs> {
        CH21GR7_4_W::new(self, 21)
    }
    ///Bit 22 - Analog I/O switch control of channel CH22
    #[inline(always)]
    pub fn ch22(&mut self) -> CH22_W<ASCR1rs> {
        CH22_W::new(self, 22)
    }
    ///Bit 23 - Analog I/O switch control of channel CH23
    #[inline(always)]
    pub fn ch23(&mut self) -> CH23_W<ASCR1rs> {
        CH23_W::new(self, 23)
    }
    ///Bit 24 - Analog I/O switch control of channel CH24
    #[inline(always)]
    pub fn ch24(&mut self) -> CH24_W<ASCR1rs> {
        CH24_W::new(self, 24)
    }
    ///Bit 25 - Analog I/O switch control of channel CH25
    #[inline(always)]
    pub fn ch25(&mut self) -> CH25_W<ASCR1rs> {
        CH25_W::new(self, 25)
    }
    ///Bit 26 - ADC analog switch selection for internal node to comparator 1
    #[inline(always)]
    pub fn vcomp(&mut self) -> VCOMP_W<ASCR1rs> {
        VCOMP_W::new(self, 26)
    }
    ///Bit 27 - Analog switch control
    #[inline(always)]
    pub fn ch27gr11_1(&mut self) -> CH27GR11_1_W<ASCR1rs> {
        CH27GR11_1_W::new(self, 27)
    }
    ///Bit 28 - Analog switch control
    #[inline(always)]
    pub fn ch28gr11_2(&mut self) -> CH28GR11_2_W<ASCR1rs> {
        CH28GR11_2_W::new(self, 28)
    }
    ///Bit 29 - Analog switch control
    #[inline(always)]
    pub fn ch29gr11_3(&mut self) -> CH29GR11_3_W<ASCR1rs> {
        CH29GR11_3_W::new(self, 29)
    }
    ///Bit 30 - Analog switch control
    #[inline(always)]
    pub fn ch30gr11_4(&mut self) -> CH30GR11_4_W<ASCR1rs> {
        CH30GR11_4_W::new(self, 30)
    }
    ///Bit 31 - Switch control mode
    #[inline(always)]
    pub fn scm(&mut self) -> SCM_W<ASCR1rs> {
        SCM_W::new(self, 31)
    }
}
/**RI analog switches control register 1

You can [`read`](crate::Reg::read) this register and get [`ascr1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ascr1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L162.html#RI:ASCR1)*/
pub struct ASCR1rs;
impl crate::RegisterSpec for ASCR1rs {
    type Ux = u32;
}
///`read()` method returns [`ascr1::R`](R) reader structure
impl crate::Readable for ASCR1rs {}
///`write(|w| ..)` method takes [`ascr1::W`](W) writer structure
impl crate::Writable for ASCR1rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets ASCR1 to value 0
impl crate::Resettable for ASCR1rs {}
