{
  "module_name": "atom-names.h",
  "hash_id": "4a7c376802d5679491cac74eeb51c67f27a224c2a7c258cd849442329d34f279",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/atom-names.h",
  "human_readable_source": " \n\n#ifndef ATOM_NAMES_H\n#define ATOM_NAMES_H\n\n#include \"atom.h\"\n\n#ifdef ATOM_DEBUG\n\n#define ATOM_OP_NAMES_CNT 123\nstatic char *atom_op_names[ATOM_OP_NAMES_CNT] = {\n\"RESERVED\", \"MOVE_REG\", \"MOVE_PS\", \"MOVE_WS\", \"MOVE_FB\", \"MOVE_PLL\",\n\"MOVE_MC\", \"AND_REG\", \"AND_PS\", \"AND_WS\", \"AND_FB\", \"AND_PLL\", \"AND_MC\",\n\"OR_REG\", \"OR_PS\", \"OR_WS\", \"OR_FB\", \"OR_PLL\", \"OR_MC\", \"SHIFT_LEFT_REG\",\n\"SHIFT_LEFT_PS\", \"SHIFT_LEFT_WS\", \"SHIFT_LEFT_FB\", \"SHIFT_LEFT_PLL\",\n\"SHIFT_LEFT_MC\", \"SHIFT_RIGHT_REG\", \"SHIFT_RIGHT_PS\", \"SHIFT_RIGHT_WS\",\n\"SHIFT_RIGHT_FB\", \"SHIFT_RIGHT_PLL\", \"SHIFT_RIGHT_MC\", \"MUL_REG\",\n\"MUL_PS\", \"MUL_WS\", \"MUL_FB\", \"MUL_PLL\", \"MUL_MC\", \"DIV_REG\", \"DIV_PS\",\n\"DIV_WS\", \"DIV_FB\", \"DIV_PLL\", \"DIV_MC\", \"ADD_REG\", \"ADD_PS\", \"ADD_WS\",\n\"ADD_FB\", \"ADD_PLL\", \"ADD_MC\", \"SUB_REG\", \"SUB_PS\", \"SUB_WS\", \"SUB_FB\",\n\"SUB_PLL\", \"SUB_MC\", \"SET_ATI_PORT\", \"SET_PCI_PORT\", \"SET_SYS_IO_PORT\",\n\"SET_REG_BLOCK\", \"SET_FB_BASE\", \"COMPARE_REG\", \"COMPARE_PS\",\n\"COMPARE_WS\", \"COMPARE_FB\", \"COMPARE_PLL\", \"COMPARE_MC\", \"SWITCH\",\n\"JUMP\", \"JUMP_EQUAL\", \"JUMP_BELOW\", \"JUMP_ABOVE\", \"JUMP_BELOW_OR_EQUAL\",\n\"JUMP_ABOVE_OR_EQUAL\", \"JUMP_NOT_EQUAL\", \"TEST_REG\", \"TEST_PS\", \"TEST_WS\",\n\"TEST_FB\", \"TEST_PLL\", \"TEST_MC\", \"DELAY_MILLISEC\", \"DELAY_MICROSEC\",\n\"CALL_TABLE\", \"REPEAT\", \"CLEAR_REG\", \"CLEAR_PS\", \"CLEAR_WS\", \"CLEAR_FB\",\n\"CLEAR_PLL\", \"CLEAR_MC\", \"NOP\", \"EOT\", \"MASK_REG\", \"MASK_PS\", \"MASK_WS\",\n\"MASK_FB\", \"MASK_PLL\", \"MASK_MC\", \"POST_CARD\", \"BEEP\", \"SAVE_REG\",\n\"RESTORE_REG\", \"SET_DATA_BLOCK\", \"XOR_REG\", \"XOR_PS\", \"XOR_WS\", \"XOR_FB\",\n\"XOR_PLL\", \"XOR_MC\", \"SHL_REG\", \"SHL_PS\", \"SHL_WS\", \"SHL_FB\", \"SHL_PLL\",\n\"SHL_MC\", \"SHR_REG\", \"SHR_PS\", \"SHR_WS\", \"SHR_FB\", \"SHR_PLL\", \"SHR_MC\",\n\"DEBUG\", \"CTB_DS\",\n};\n\n#define ATOM_TABLE_NAMES_CNT 74\nstatic char *atom_table_names[ATOM_TABLE_NAMES_CNT] = {\n\"ASIC_Init\", \"GetDisplaySurfaceSize\", \"ASIC_RegistersInit\",\n\"VRAM_BlockVenderDetection\", \"SetClocksRatio\", \"MemoryControllerInit\",\n\"GPIO_PinInit\", \"MemoryParamAdjust\", \"DVOEncoderControl\",\n\"GPIOPinControl\", \"SetEngineClock\", \"SetMemoryClock\", \"SetPixelClock\",\n\"DynamicClockGating\", \"ResetMemoryDLL\", \"ResetMemoryDevice\",\n\"MemoryPLLInit\", \"EnableMemorySelfRefresh\", \"AdjustMemoryController\",\n\"EnableASIC_StaticPwrMgt\", \"ASIC_StaticPwrMgtStatusChange\",\n\"DAC_LoadDetection\", \"TMDS2EncoderControl\", \"LCD1OutputControl\",\n\"DAC1EncoderControl\", \"DAC2EncoderControl\", \"DVOOutputControl\",\n\"CV1OutputControl\", \"SetCRTC_DPM_State\", \"TVEncoderControl\",\n\"TMDS1EncoderControl\", \"LVDSEncoderControl\", \"TV1OutputControl\",\n\"EnableScaler\", \"BlankCRTC\", \"EnableCRTC\", \"GetPixelClock\",\n\"EnableVGA_Render\", \"EnableVGA_Access\", \"SetCRTC_Timing\",\n\"SetCRTC_OverScan\", \"SetCRTC_Replication\", \"SelectCRTC_Source\",\n\"EnableGraphSurfaces\", \"UpdateCRTC_DoubleBufferRegisters\",\n\"LUT_AutoFill\", \"EnableHW_IconCursor\", \"GetMemoryClock\",\n\"GetEngineClock\", \"SetCRTC_UsingDTDTiming\", \"TVBootUpStdPinDetection\",\n\"DFP2OutputControl\", \"VRAM_BlockDetectionByStrap\", \"MemoryCleanUp\",\n\"ReadEDIDFromHWAssistedI2C\", \"WriteOneByteToHWAssistedI2C\",\n\"ReadHWAssistedI2CStatus\", \"SpeedFanControl\", \"PowerConnectorDetection\",\n\"MC_Synchronization\", \"ComputeMemoryEnginePLL\", \"MemoryRefreshConversion\",\n\"VRAM_GetCurrentInfoBlock\", \"DynamicMemorySettings\", \"MemoryTraining\",\n\"EnableLVDS_SS\", \"DFP1OutputControl\", \"SetVoltage\", \"CRT1OutputControl\",\n\"CRT2OutputControl\", \"SetupHWAssistedI2CStatus\", \"ClockSource\",\n\"MemoryDeviceInit\", \"EnableYUV\",\n};\n\n#define ATOM_IO_NAMES_CNT 5\nstatic char *atom_io_names[ATOM_IO_NAMES_CNT] = {\n\"MM\", \"PLL\", \"MC\", \"PCIE\", \"PCIE PORT\",\n};\n\n#else\n\n#define ATOM_OP_NAMES_CNT 0\n#define ATOM_TABLE_NAMES_CNT 0\n#define ATOM_IO_NAMES_CNT 0\n\n#endif\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}