Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jul 16 17:02:41 2020
| Host         : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hdmi_loop_control_sets_placed.rpt
| Design       : hdmi_loop
| Device       : xazu5ev
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    32 |
|    Minimum number of control sets                        |    32 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    32 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             120 |           35 |
| No           | No                    | Yes                    |              44 |           20 |
| No           | Yes                   | No                     |              33 |            9 |
| Yes          | No                    | No                     |              71 |           28 |
| Yes          | No                    | Yes                    |              84 |           23 |
| Yes          | Yes                   | No                     |              55 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal       |                                           Enable Signal                                          |                                Set/Reset Signal                                | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+
|  sys_pll_i/inst/clk_out2 | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/fSDA                              |                                                                                |                1 |              2 |         2.00 |
|  sys_pll_i/inst/clk_out2 | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1_n_0                    |                                                                                |                1 |              2 |         2.00 |
|  sys_pll_i/inst/clk_out2 | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA                              |                                                                                |                2 |              2 |         1.00 |
|  sys_pll_i/inst/clk_out2 | i2c_config_m1/i2c_master_top_m0/byte_controller/dcnt                                             |                                                                                |                1 |              3 |         3.00 |
|  sys_pll_i/inst/clk_out2 | EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[2]_i_2__0_n_0                     | EEPROM_8b_m0/I2C_SlaveController/SyncSCL/SS[0]                                 |                1 |              3 |         3.00 |
|  sys_pll_i/inst/clk_out2 | EEPROM_8b_m0/I2C_SlaveController/GlitchF_SDA/p_1_in                                              | EEPROM_8b_m0/I2C_SlaveController/SyncSDA/SS[0]                                 |                1 |              3 |         3.00 |
|  sys_pll_i/inst/clk_out2 | EEPROM_8b_m0/I2C_SlaveController/FSM_gray_state[2]_i_1_n_0                                       |                                                                                |                2 |              3 |         1.50 |
|  sys_pll_i/inst/clk_out2 | EEPROM_8b_m0/I2C_SlaveController/bitCount[2]_i_2_n_0                                             | EEPROM_8b_m0/I2C_SlaveController/bitCount[2]_i_1_n_0                           |                1 |              3 |         3.00 |
|  sys_pll_i/inst/clk_out2 | i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt                                             |                                                                                |                1 |              3 |         3.00 |
|  sys_pll_i/inst/clk_out2 | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/fSDA                              | sys_pll_i/inst/locked                                                          |                1 |              4 |         4.00 |
|  sys_pll_i/inst/clk_out2 | EEPROM_8b_m0/I2C_SlaveController/END_O_reg_0                                                     |                                                                                |                1 |              4 |         4.00 |
|  sys_pll_i/inst/clk_out2 | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA                              | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL[1]_i_1_n_0 |                2 |              4 |         2.00 |
|  sys_pll_i/inst/clk_out2 | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1_n_0 |                                                                                |                2 |              5 |         2.50 |
|  sys_pll_i/inst/clk_out2 | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1_n_0 |                                                                                |                3 |              5 |         1.67 |
|  sys_pll_i/inst/clk_out2 | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1_n_0                   |                                                                                |                2 |              6 |         3.00 |
|  sys_pll_i/inst/clk_out2 |                                                                                                  | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA            |                2 |              7 |         3.50 |
|  sys_pll_i/inst/clk_out2 | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/E[0]                              |                                                                                |                5 |              7 |         1.40 |
|  sys_pll_i/inst/clk_out2 | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/E[0]                              |                                                                                |                3 |              7 |         2.33 |
|  sys_pll_i/inst/clk_out2 |                                                                                                  | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/fSDA            |                2 |              8 |         4.00 |
|  sys_pll_i/inst/clk_out2 | i2c_config_m1/i2c_master_top_m0/byte_controller/dcnt                                             | sys_pll_i/inst/locked                                                          |                1 |              8 |         8.00 |
|  sys_pll_i/inst/clk_out2 | EEPROM_8b_m0/I2C_SlaveController/dataByte[7]_i_1_n_0                                             |                                                                                |                6 |              8 |         1.33 |
|  sys_pll_i/inst/clk_out2 | i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt                                             | sys_pll_i/inst/locked                                                          |                2 |              8 |         4.00 |
|  sys_pll_i/inst/clk_out2 | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait                        | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt1            |                3 |              9 |         3.00 |
|  sys_pll_i/inst/clk_out2 | i2c_config_m1/i2c_master_top_m0/E[0]                                                             | sys_pll_i/inst/locked                                                          |                3 |             10 |         3.33 |
|  sys_pll_i/inst/clk_out2 | i2c_config_m0/i2c_master_top_m0/E[0]                                                             | sys_pll_i/inst/locked                                                          |                4 |             10 |         2.50 |
|  sys_pll_i/inst/clk_out2 | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1_n_0                    | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1_n_0 |                3 |             13 |         4.33 |
|  sys_pll_i/inst/clk_out2 | EEPROM_8b_m0/I2C_SlaveController/E[0]                                                            |                                                                                |                3 |             14 |         4.67 |
|  sys_pll_i/inst/clk_out2 | i2c_config_m1/wait_cnt[31]_i_1_n_0                                                               | sys_pll_i/inst/locked                                                          |                8 |             32 |         4.00 |
|  sys_pll_i/inst/clk_out2 | i2c_config_m0/wait_cnt[31]_i_1_n_0                                                               | sys_pll_i/inst/locked                                                          |                8 |             32 |         4.00 |
|  vout_clk_OBUF_BUFG      |                                                                                                  |                                                                                |                5 |             54 |        10.80 |
|  sys_pll_i/inst/clk_out2 |                                                                                                  | sys_pll_i/inst/locked                                                          |               25 |             62 |         2.48 |
|  sys_pll_i/inst/clk_out2 |                                                                                                  |                                                                                |               30 |             66 |         2.20 |
+--------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+


