#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Feb  2 17:34:41 2020
# Process ID: 4188
# Current directory: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7896 C:\Users\garzamor\EGR224\EGR_224_Lab5_\counter\counter.xpr
# Log file: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/vivado.log
# Journal file: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 825.691 ; gain = 169.719
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Decade_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Decade_counter_tb_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/Decade_counter/ip/Decade_counter_c_counter_binary_0_0/Decade_counter_c_counter_binary_0_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0_c_counter_binary_v12_0_12
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0_c_addsub_v12_0_12_fabric_legacy
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0_c_addsub_v12_0_12_legacy
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0_c_addsub_v12_0_12_lut6_legacy
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0_c_counter_binary_v12_0_12_legacy
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0_c_counter_binary_v12_0_12_viv
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0_c_reg_fd_v12_0_5_viv
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/Decade_counter/sim/Decade_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/hdl/Decade_counter_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter_tb
INFO: [VRFC 10-2458] undeclared symbol CLK, assumed default net type wire [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:5]
INFO: [VRFC 10-2458] undeclared symbol Q, assumed default net type wire [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:5]
ERROR: [VRFC 10-2938] 'CLK' is already implicitly declared on line 5 [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:7]
ERROR: [VRFC 10-2938] 'Q' is already implicitly declared on line 5 [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:8]
ERROR: [VRFC 10-2865] module 'Decade_counter_tb' ignored due to previous errors [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:3]
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Decade_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Decade_counter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/Decade_counter/ip/Decade_counter_c_counter_binary_0_0/Decade_counter_c_counter_binary_0_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0_c_counter_binary_v12_0_12
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0_c_addsub_v12_0_12_fabric_legacy
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0_c_addsub_v12_0_12_legacy
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0_c_addsub_v12_0_12_lut6_legacy
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0_c_counter_binary_v12_0_12_legacy
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0_c_counter_binary_v12_0_12_viv
INFO: [VRFC 10-311] analyzing module Decade_counter_c_counter_binary_0_0_c_reg_fd_v12_0_5_viv
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.ip_user_files/bd/Decade_counter/sim/Decade_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/Decade_counter/hdl/Decade_counter_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decade_counter_tb
INFO: [VRFC 10-2458] undeclared symbol CLK, assumed default net type wire [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:5]
INFO: [VRFC 10-2458] undeclared symbol Q, assumed default net type wire [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:5]
ERROR: [VRFC 10-2938] 'CLK' is already implicitly declared on line 5 [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:7]
ERROR: [VRFC 10-2938] 'Q' is already implicitly declared on line 5 [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:8]
ERROR: [VRFC 10-2865] module 'Decade_counter_tb' ignored due to previous errors [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sim_1/new/Decade_counter_tb.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb  2 17:35:56 2020...
