{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728972658854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728972658863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 13:10:57 2024 " "Processing started: Tue Oct 15 13:10:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728972658863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972658863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mario -c Mario " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mario -c Mario" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972658863 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728972659822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728972659822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/wall.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/wall.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wall " "Found entity 1: wall" {  } { { "HDL/wall.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/wall.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "HDL/VGA_controller.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/VGA_controller.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "HDL/uart_tx.v" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/uart_tx.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "HDL/uart_rx.v" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/uart_rx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "HDL/UART.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/UART.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678569 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "qblock.sv(41) " "Verilog HDL information at qblock.sv(41): always construct contains both blocking and non-blocking assignments" {  } { { "HDL/qblock.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/qblock.sv" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1728972678573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/qblock.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/qblock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qblock " "Found entity 1: qblock" {  } { { "HDL/qblock.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/qblock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "HDL/pll.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/pll.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678577 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mush.sv(72) " "Verilog HDL information at mush.sv(72): always construct contains both blocking and non-blocking assignments" {  } { { "HDL/mush.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/mush.sv" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1728972678580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mush.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/mush.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mush " "Found entity 1: mush" {  } { { "HDL/mush.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/mush.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678581 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Mario.sv(371) " "Verilog HDL Module Instantiation warning at Mario.sv(371): ignored dangling comma in List of Port Connections" {  } { { "HDL/Mario.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Mario.sv" 371 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1728972678595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mario.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/mario.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mario " "Found entity 1: Mario" {  } { { "HDL/Mario.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Mario.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/logo.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/logo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logo " "Found entity 1: logo" {  } { { "HDL/logo.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/logo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/lab8.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/lab8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8 " "Found entity 1: lab8" {  } { { "HDL/lab8.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/lab8.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/keycode_reader.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/keycode_reader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keycode_reader " "Found entity 1: keycode_reader" {  } { { "HDL/keycode_reader.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/keycode_reader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/impl_top.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/impl_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 impl_top " "Found entity 1: impl_top" {  } { { "HDL/impl_top.v" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/impl_top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678610 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HDL/HexDriver.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1728972678613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HDL/HexDriver.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/goomba_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/goomba_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 goomba_controller " "Found entity 1: goomba_controller" {  } { { "HDL/goomba_controller.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678619 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "goomba.sv(75) " "Verilog HDL information at goomba.sv(75): always construct contains both blocking and non-blocking assignments" {  } { { "HDL/goomba.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1728972678622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/goomba.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/goomba.sv" { { "Info" "ISGN_ENTITY_NAME" "1 goomba " "Found entity 1: goomba" {  } { { "HDL/goomba.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/goomba.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "HDL/font_rom.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678629 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fball.sv(43) " "Verilog HDL information at fball.sv(43): always construct contains both blocking and non-blocking assignments" {  } { { "HDL/fball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/fball.sv" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1728972678632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/fball.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/fball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fball " "Found entity 1: fball" {  } { { "HDL/fball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/fball.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Color_Mapper " "Found entity 1: Color_Mapper" {  } { { "HDL/Color_Mapper.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/Color_Mapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678636 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "coin.sv(43) " "Verilog HDL information at coin.sv(43): always construct contains both blocking and non-blocking assignments" {  } { { "HDL/coin.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/coin.sv" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1728972678639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/coin.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/coin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coin " "Found entity 1: coin" {  } { { "HDL/coin.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/coin.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678640 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ball.sv(126) " "Verilog HDL information at ball.sv(126): always construct contains both blocking and non-blocking assignments" {  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 126 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1728972678642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "HDL/ball.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/ball.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_tile_ground.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_tile_ground.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_tile_ground " "Found entity 1: ram_tile_ground" {  } { { "ram/ram_tile_ground.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_tile_ground.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_tile_brick.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_tile_brick.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_tile_brick " "Found entity 1: ram_tile_brick" {  } { { "ram/ram_tile_brick.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_tile_brick.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_qblock_empty.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_qblock_empty.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_qblock_empty " "Found entity 1: ram_qblock_empty" {  } { { "ram/ram_qblock_empty.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_qblock_empty.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_qblock_blink_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_qblock_blink_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_qblock_blink_2 " "Found entity 1: ram_qblock_blink_2" {  } { { "ram/ram_qblock_blink_2.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_qblock_blink_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_qblock_blink_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_qblock_blink_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_qblock_blink_1 " "Found entity 1: ram_qblock_blink_1" {  } { { "ram/ram_qblock_blink_1.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_qblock_blink_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_mush.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_mush.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_mush " "Found entity 1: ram_mush" {  } { { "ram/ram_mush.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mush.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_mario_walk_right_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_mario_walk_right_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_mario_walk_right_4 " "Found entity 1: ram_mario_walk_right_4" {  } { { "ram/ram_mario_walk_right_4.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_walk_right_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_mario_walk_right_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_mario_walk_right_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_mario_walk_right_3 " "Found entity 1: ram_mario_walk_right_3" {  } { { "ram/ram_mario_walk_right_3.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_walk_right_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_mario_walk_right_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_mario_walk_right_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_mario_walk_right_2 " "Found entity 1: ram_mario_walk_right_2" {  } { { "ram/ram_mario_walk_right_2.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_walk_right_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_mario_walk_right_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_mario_walk_right_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_mario_walk_right_1 " "Found entity 1: ram_mario_walk_right_1" {  } { { "ram/ram_mario_walk_right_1.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_walk_right_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_mario_still_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_mario_still_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_mario_still_right " "Found entity 1: ram_mario_still_right" {  } { { "ram/ram_mario_still_right.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_still_right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_mario_jump_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_mario_jump_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_mario_jump_right " "Found entity 1: ram_mario_jump_right" {  } { { "ram/ram_mario_jump_right.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_jump_right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_mario_dead.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_mario_dead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_mario_dead " "Found entity 1: ram_mario_dead" {  } { { "ram/ram_mario_dead.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_dead.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_mario_big_walk_right_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_mario_big_walk_right_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_mario_big_walk_right_3 " "Found entity 1: ram_mario_big_walk_right_3" {  } { { "ram/ram_mario_big_walk_right_3.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_walk_right_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_mario_big_walk_right_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_mario_big_walk_right_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_mario_big_walk_right_2 " "Found entity 1: ram_mario_big_walk_right_2" {  } { { "ram/ram_mario_big_walk_right_2.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_walk_right_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_mario_big_walk_right_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_mario_big_walk_right_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_mario_big_walk_right_1 " "Found entity 1: ram_mario_big_walk_right_1" {  } { { "ram/ram_mario_big_walk_right_1.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_walk_right_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_mario_big_still_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_mario_big_still_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_mario_big_still_right " "Found entity 1: ram_mario_big_still_right" {  } { { "ram/ram_mario_big_still_right.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_still_right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_mario_big_jump_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_mario_big_jump_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_mario_big_jump_right " "Found entity 1: ram_mario_big_jump_right" {  } { { "ram/ram_mario_big_jump_right.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_mario_big_jump_right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_logo.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_logo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_logo " "Found entity 1: ram_logo" {  } { { "ram/ram_logo.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_logo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_goomba_walk_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_goomba_walk_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_goomba_walk_2 " "Found entity 1: ram_goomba_walk_2" {  } { { "ram/ram_goomba_walk_2.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_goomba_walk_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_goomba_walk_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_goomba_walk_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_goomba_walk_1 " "Found entity 1: ram_goomba_walk_1" {  } { { "ram/ram_goomba_walk_1.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_goomba_walk_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_goomba_squished.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_goomba_squished.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_goomba_squished " "Found entity 1: ram_goomba_squished" {  } { { "ram/ram_goomba_squished.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_goomba_squished.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_fball_up.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_fball_up.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_fball_up " "Found entity 1: ram_fball_up" {  } { { "ram/ram_fball_up.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_fball_up.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_fball_down.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_fball_down.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_fball_down " "Found entity 1: ram_fball_down" {  } { { "ram/ram_fball_down.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_fball_down.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_coin_spin_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_coin_spin_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_coin_spin_4 " "Found entity 1: ram_coin_spin_4" {  } { { "ram/ram_coin_spin_4.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_coin_spin_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_coin_spin_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_coin_spin_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_coin_spin_3 " "Found entity 1: ram_coin_spin_3" {  } { { "ram/ram_coin_spin_3.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_coin_spin_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_coin_spin_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_coin_spin_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_coin_spin_2 " "Found entity 1: ram_coin_spin_2" {  } { { "ram/ram_coin_spin_2.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_coin_spin_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram_coin_spin_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram_coin_spin_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_coin_spin_1 " "Found entity 1: ram_coin_spin_1" {  } { { "ram/ram_coin_spin_1.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ram/ram_coin_spin_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728972678742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678742 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "pll pll.v(39) " "Verilog HDL error at pll.v(39): module \"pll\" cannot be declared more than once" {  } { { "ip/pll.v" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/ip/pll.v" 39 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1728972678745 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "pll pll.sv(4) " "HDL info at pll.sv(4): see declaration for object \"pll\"" {  } { { "HDL/pll.sv" "" { Text "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/HDL/pll.sv" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728972678745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll.v 0 0 " "Found 0 design units, including 0 entities, in source file ip/pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678746 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/output_files/Mario.map.smsg " "Generated suppressed messages file D:/ThietKeDienTu2024/FPGA-Mario-master/FPGA-Mario-master/output_files/Mario.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678785 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728972678854 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 15 13:11:18 2024 " "Processing ended: Tue Oct 15 13:11:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728972678854 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728972678854 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728972678854 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972678854 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728972679501 ""}
