{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701954871945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701954871956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 18:44:31 2023 " "Processing started: Thu Dec 07 18:44:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701954871956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701954871956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off encoder_8_3 -c encoder_8_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off encoder_8_3 -c encoder_8_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701954871956 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701954872647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701954872647 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"out\";  expecting \")\" encoder_8_3.v(5) " "Verilog HDL syntax error at encoder_8_3.v(5) near text: \"out\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "encoder_8_3.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab3/encoder_8_3/rtl/encoder_8_3.v" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1701954884367 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" encoder_8_3.v(6) " "Verilog HDL syntax error at encoder_8_3.v(6) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "encoder_8_3.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab3/encoder_8_3/rtl/encoder_8_3.v" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1701954884367 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"out\";  expecting \")\" encoder_8_3.v(7) " "Verilog HDL syntax error at encoder_8_3.v(7) near text: \"out\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "encoder_8_3.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab3/encoder_8_3/rtl/encoder_8_3.v" 7 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1701954884367 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" encoder_8_3.v(8) " "Verilog HDL syntax error at encoder_8_3.v(8) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "encoder_8_3.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab3/encoder_8_3/rtl/encoder_8_3.v" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1701954884368 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"out\";  expecting \")\" encoder_8_3.v(9) " "Verilog HDL syntax error at encoder_8_3.v(9) near text: \"out\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "encoder_8_3.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab3/encoder_8_3/rtl/encoder_8_3.v" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1701954884368 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" encoder_8_3.v(10) " "Verilog HDL syntax error at encoder_8_3.v(10) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "encoder_8_3.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab3/encoder_8_3/rtl/encoder_8_3.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1701954884368 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"out\";  expecting \")\" encoder_8_3.v(11) " "Verilog HDL syntax error at encoder_8_3.v(11) near text: \"out\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "encoder_8_3.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab3/encoder_8_3/rtl/encoder_8_3.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1701954884368 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" encoder_8_3.v(12) " "Verilog HDL syntax error at encoder_8_3.v(12) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "encoder_8_3.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab3/encoder_8_3/rtl/encoder_8_3.v" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1701954884368 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"out\";  expecting \")\" encoder_8_3.v(13) " "Verilog HDL syntax error at encoder_8_3.v(13) near text: \"out\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "encoder_8_3.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab3/encoder_8_3/rtl/encoder_8_3.v" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1701954884368 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" encoder_8_3.v(14) " "Verilog HDL syntax error at encoder_8_3.v(14) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "encoder_8_3.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab3/encoder_8_3/rtl/encoder_8_3.v" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1701954884368 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"out\";  expecting \")\" encoder_8_3.v(15) " "Verilog HDL syntax error at encoder_8_3.v(15) near text: \"out\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "encoder_8_3.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab3/encoder_8_3/rtl/encoder_8_3.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1701954884368 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" encoder_8_3.v(16) " "Verilog HDL syntax error at encoder_8_3.v(16) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "encoder_8_3.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab3/encoder_8_3/rtl/encoder_8_3.v" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1701954884368 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"out\";  expecting \")\" encoder_8_3.v(17) " "Verilog HDL syntax error at encoder_8_3.v(17) near text: \"out\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "encoder_8_3.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab3/encoder_8_3/rtl/encoder_8_3.v" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1701954884368 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" encoder_8_3.v(18) " "Verilog HDL syntax error at encoder_8_3.v(18) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "encoder_8_3.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab3/encoder_8_3/rtl/encoder_8_3.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1701954884369 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "encoder_8_3 encoder_8_3.v(1) " "Ignored design unit \"encoder_8_3\" at encoder_8_3.v(1) due to previous errors" {  } { { "encoder_8_3.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab3/encoder_8_3/rtl/encoder_8_3.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1701954884370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_8_3.v 0 0 " "Found 0 design units, including 0 entities, in source file encoder_8_3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701954884371 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 15 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701954884408 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 07 18:44:44 2023 " "Processing ended: Thu Dec 07 18:44:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701954884408 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701954884408 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701954884408 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701954884408 ""}
