Info: Generated by version: 22.4 build 94
Info: Starting: Create simulation model
Info: qsys-generate /nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/ip/my_sys/my_sys_hbm_fp_0.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/ip/my_sys/my_sys_hbm_fp_0 --family=Agilex --part=AGMF039R47A2E2VR0
Warning: my_sys_hbm_fp_0.hbm_fp_0: Timing is currently in a preliminary state. Designs will have to be recompiled in future releases.
Info: my_sys_hbm_fp_0.hbm_fp_0: Configuring this IP for device AGMF039R47A2E2VR0 (Agilex). This device has speedgrade 2.
Warning: my_sys_hbm_fp_0.hbm_fp_0.uib_pll: Able to implement PLL - Actual VCO frequency differs from requested setting
Warning: my_sys_hbm_fp_0.hbm_fp_0.arch.uibpll_refclk_buffered/uib_pll.refclk: uib_pll.refclk requires 100000000Hz, but source has frequency of 0Hz
Info: my_sys_hbm_fp_0: "Transforming system: my_sys_hbm_fp_0"
Warning: hbm_fp_0: Timing is currently in a preliminary state. Designs will have to be recompiled in future releases.
Info: hbm_fp_0: Configuring this IP for device AGMF039R47A2E2VR0 (Agilex). This device has speedgrade 2.
Warning: hbm_fp_0.uib_pll: Able to implement PLL - Actual VCO frequency differs from requested setting
Warning: hbm_fp_0.arch.uibpll_refclk_buffered/uib_pll.refclk: uib_pll.refclk requires 100000000Hz, but source has frequency of 0Hz
Info: my_sys_hbm_fp_0: "Naming system components in system: my_sys_hbm_fp_0"
Info: my_sys_hbm_fp_0: "Processing generation queue"
Info: my_sys_hbm_fp_0: "Generating: my_sys_hbm_fp_0"
Info: my_sys_hbm_fp_0: "Generating: my_sys_hbm_fp_0_hbm_fp_110_edhc4xy"
Info: my_sys_hbm_fp_0: "Generating: my_sys_hbm_fp_0_hbm_arch_fp_10_n6zfhsa"
Info: my_sys_hbm_fp_0: "Generating: my_sys_hbm_fp_0_altera_iopll_1931_svvuvey"
Info: my_sys_hbm_fp_0: "Generating: my_sys_hbm_fp_0_intel_noc_target_100_waoigja"
Info: my_sys_hbm_fp_0: "Generating: my_sys_hbm_fp_0_intel_noc_target_100_ysmzzri"
Info: my_sys_hbm_fp_0: "Generating: altera_reset_controller"
Info: my_sys_hbm_fp_0: Done "my_sys_hbm_fp_0" with 7 modules, 21 files
Info: Generating the following file(s) for VCSMX simulator in /nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/ip/my_sys/my_sys_hbm_fp_0/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/ip/my_sys/my_sys_hbm_fp_0/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in /nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/ip/my_sys/my_sys_hbm_fp_0/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/ip/my_sys/my_sys_hbm_fp_0/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/ip/my_sys/my_sys_hbm_fp_0/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/ip/my_sys/my_sys_hbm_fp_0/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/ip/my_sys/my_sys_hbm_fp_0.ip --output-directory=/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/ip/my_sys/my_sys_hbm_fp_0/sim/ --use-relative-paths=true
Info: Generating the following file(s) for VCSMX simulator in /nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/ip/my_sys/my_sys_hbm_fp_0/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for VCS simulator in /nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/ip/my_sys/my_sys_hbm_fp_0/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for MODELSIM simulator in /nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/ip/my_sys/my_sys_hbm_fp_0/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in /nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/ip/my_sys/my_sys_hbm_fp_0/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for XCELIUM simulator in /nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/ip/my_sys/my_sys_hbm_fp_0/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	6 .cds.lib files in xcelium/cds_libs/ directory
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/ip/my_sys/my_sys_hbm_fp_0/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/ip/my_sys/my_sys_hbm_fp_0.ip --block-symbol-file --output-directory=/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/ip/my_sys/my_sys_hbm_fp_0 --family=Agilex --part=AGMF039R47A2E2VR0
Warning: my_sys_hbm_fp_0.hbm_fp_0: Timing is currently in a preliminary state. Designs will have to be recompiled in future releases.
Info: my_sys_hbm_fp_0.hbm_fp_0: Configuring this IP for device AGMF039R47A2E2VR0 (Agilex). This device has speedgrade 2.
Warning: my_sys_hbm_fp_0.hbm_fp_0.uib_pll: Able to implement PLL - Actual VCO frequency differs from requested setting
Warning: my_sys_hbm_fp_0.hbm_fp_0.arch.uibpll_refclk_buffered/uib_pll.refclk: uib_pll.refclk requires 100000000Hz, but source has frequency of 0Hz
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/ip/my_sys/my_sys_hbm_fp_0.ip --synthesis=VERILOG --output-directory=/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/ip/my_sys/my_sys_hbm_fp_0 --family=Agilex --part=AGMF039R47A2E2VR0
Warning: my_sys_hbm_fp_0.hbm_fp_0: Timing is currently in a preliminary state. Designs will have to be recompiled in future releases.
Info: my_sys_hbm_fp_0.hbm_fp_0: Configuring this IP for device AGMF039R47A2E2VR0 (Agilex). This device has speedgrade 2.
Warning: my_sys_hbm_fp_0.hbm_fp_0.uib_pll: Able to implement PLL - Actual VCO frequency differs from requested setting
Warning: my_sys_hbm_fp_0.hbm_fp_0.arch.uibpll_refclk_buffered/uib_pll.refclk: uib_pll.refclk requires 100000000Hz, but source has frequency of 0Hz
Info: my_sys_hbm_fp_0: "Transforming system: my_sys_hbm_fp_0"
Warning: hbm_fp_0: Timing is currently in a preliminary state. Designs will have to be recompiled in future releases.
Info: hbm_fp_0: Configuring this IP for device AGMF039R47A2E2VR0 (Agilex). This device has speedgrade 2.
Warning: hbm_fp_0.uib_pll: Able to implement PLL - Actual VCO frequency differs from requested setting
Warning: hbm_fp_0.arch.uibpll_refclk_buffered/uib_pll.refclk: uib_pll.refclk requires 100000000Hz, but source has frequency of 0Hz
Info: my_sys_hbm_fp_0: "Naming system components in system: my_sys_hbm_fp_0"
Info: my_sys_hbm_fp_0: "Processing generation queue"
Info: my_sys_hbm_fp_0: "Generating: my_sys_hbm_fp_0"
Info: my_sys_hbm_fp_0: "Generating: my_sys_hbm_fp_0_hbm_fp_110_edhc4xy"
Info: my_sys_hbm_fp_0: "Generating: my_sys_hbm_fp_0_hbm_arch_fp_10_n6zfhsa"
Info: my_sys_hbm_fp_0: "Generating: my_sys_hbm_fp_0_altera_iopll_1931_svvuvey"
Info: my_sys_hbm_fp_0: "Generating: my_sys_hbm_fp_0_intel_noc_target_100_waoigja"
Info: my_sys_hbm_fp_0: "Generating: my_sys_hbm_fp_0_intel_noc_target_100_ysmzzri"
Info: my_sys_hbm_fp_0: "Generating: altera_reset_controller"
Info: my_sys_hbm_fp_0: Done "my_sys_hbm_fp_0" with 7 modules, 29 files
Info: Finished: Create HDL design files for synthesis
