.\" /*
.\"  * Revision Control Information
.\"  *
.\"  * $Source: /users/pchong/CVS/sis/sis/sis_lib/help/espresso.1,v $
.\"  * $Author: pchong $
.\"  * $Revision: 1.1.1.1 $
.\"  * $Date: 2004/02/07 10:14:36 $
.\"  *
.\"
.XX
espresso
.PP
Collapse the network into a PLA, minimize it using \fIespresso\fR,
and put the result back into the multiple-level \fInor-nor\fR form.
