git clone --depth 1 --no-tags https://github.com/VicidominiLab/SYLAP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416231581
git clone --depth 1 --no-tags https://github.com/siweinstock/aes-cryptoprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419063262
git clone --depth 1 --no-tags https://github.com/shubaspb/es8psk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409898699
git clone --depth 1 --no-tags https://github.com/APChehadi/ECEN-2350-Digital-Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408072127
git clone --depth 1 --no-tags https://github.com/K10SHI/SIMPLIFY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408454248
git clone --depth 1 --no-tags https://github.com/tomlingb/Miniscule-Instruction-Set-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408668758
git clone --depth 1 --no-tags https://github.com/hongzhengTian/Associative-Processor-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408322139
git clone --depth 1 --no-tags https://github.com/johnheo/numlock-ee354.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408264550
git clone --depth 1 --no-tags https://github.com/ProgMiner/Lab_FunctionalCircuitry.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409268245
git clone --depth 1 --no-tags https://github.com/yxx137/ece550-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409063734
git clone --depth 1 --no-tags https://github.com/youmna2023/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409254386
git clone --depth 1 --no-tags https://github.com/khushboo30shah/Synchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408387041
git clone --depth 1 --no-tags https://github.com/jaydenferrer/ECE241-Digital-Sytems-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412263240
git clone --depth 1 --no-tags https://github.com/rupal13g/AND-n-OR-GATE-basic-gates-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414231251
git clone --depth 1 --no-tags https://github.com/rahelmiz/ECE369A-labs-9-16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419114694
git clone --depth 1 --no-tags https://github.com/luke-griffiths/ECE2300.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408248409
git clone --depth 1 --no-tags https://github.com/FaustineHui/EC605_HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408267470
git clone --depth 1 --no-tags https://github.com/YehorKrapovnytskyi/FPGA_digital_filters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408254297
git clone --depth 1 --no-tags https://github.com/ClaudiaGolino06/ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416713698
git clone --depth 1 --no-tags https://github.com/alexeychurchill/rgb_led_pwm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417322123
git clone --depth 1 --no-tags https://github.com/Carissa-moodley/FOMU-logic-analyser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416752183
git clone --depth 1 --no-tags https://github.com/Jacksonacc877/Pipeline_CPU_with_cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409838016
git clone --depth 1 --no-tags https://github.com/youmna2023/SBqM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409197121
git clone --depth 1 --no-tags https://github.com/chzam1/HW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408790665
git clone --depth 1 --no-tags https://github.com/UNIMing/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409259817
git clone --depth 1 --no-tags https://github.com/9cats/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409552005
git clone --depth 1 --no-tags https://github.com/Khavari97/Digital-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411583158
git clone --depth 1 --no-tags https://github.com/eric900115/LogicDesignLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409652885
git clone --depth 1 --no-tags https://github.com/chzam1/EEGR735.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409808816
git clone --depth 1 --no-tags https://github.com/JohnForssander/CPEN311Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409702170
git clone --depth 1 --no-tags https://github.com/kremnev8/VerilogStudy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409707581
git clone --depth 1 --no-tags https://github.com/PutawanDE/Logic_Lab10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418031379
git clone --depth 1 --no-tags https://github.com/asp-image-dsp/lab-dsp-fpga-tp6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419896026
git clone --depth 1 --no-tags https://github.com/RyanHunter-DV/rhNetIP_pru.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419755709
git clone --depth 1 --no-tags https://github.com/jrmoulton/Vivado-MUX-array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419836802
git clone --depth 1 --no-tags https://github.com/SamirFarhat17/logic-structures.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411499548
git clone --depth 1 --no-tags https://github.com/K10SHI/AND_NOT_AND_OR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408398588
git clone --depth 1 --no-tags https://github.com/SaeedVajdi/DigitalDesignLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410451930
git clone --depth 1 --no-tags https://github.com/IoannisKaskampas/VGA-and-Keyboard-driver-for-a-simple-coloring-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413345709
git clone --depth 1 --no-tags https://github.com/zwmurray23/adler32checksum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412953975
git clone --depth 1 --no-tags https://github.com/MariaChiaraMC/IEEETC-experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414968825
git clone --depth 1 --no-tags https://github.com/mmitri/ECE128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414990563
git clone --depth 1 --no-tags https://github.com/jakobstoeckl/FPGA-VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414654067
git clone --depth 1 --no-tags https://github.com/Husseinm1/SIT329.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413119457
git clone --depth 1 --no-tags https://github.com/megloudOmar/FPGA-implementation-for-real-time-sobel-edge-detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413185923
git clone --depth 1 --no-tags https://github.com/ENGR599/P3_SPA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413485615
git clone --depth 1 --no-tags https://github.com/made-o/Arqui-2021-tp2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414613352
git clone --depth 1 --no-tags https://github.com/zchliu/Single-Cycle-Processor-Designed-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414533155
git clone --depth 1 --no-tags https://github.com/tom23785886/LogicDesignLab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415769701
git clone --depth 1 --no-tags https://github.com/vibgyor-s/dd_hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408199642
git clone --depth 1 --no-tags https://github.com/DianisCaro99/M04-BIBLIOTECA-SECUENCIAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412301633
git clone --depth 1 --no-tags https://github.com/xiao11lam/Passive-Buzzer-in-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413037739
git clone --depth 1 --no-tags https://github.com/desxxxi/Activity3---Gates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410917163
git clone --depth 1 --no-tags https://github.com/anjiapulu/DE0-NANO-Air-Monitor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410493157
git clone --depth 1 --no-tags https://github.com/Mostafa-Hassanien/Digital-Design-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413737579
git clone --depth 1 --no-tags https://github.com/Aadil-Eyasim/WorkPackage6_ASMABU002_EYSMUH002.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419905548
git clone --depth 1 --no-tags https://github.com/nk-vo/CPEN211-RISC-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420283104
git clone --depth 1 --no-tags https://github.com/Shroubovak/FPGA_LCD_Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420493350
git clone --depth 1 --no-tags https://github.com/why-does-ie-still-exist/IrohCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417979131
git clone --depth 1 --no-tags https://github.com/wasdfre/Four-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418553178
git clone --depth 1 --no-tags https://github.com/rawanalaa/digital-lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419828130
git clone --depth 1 --no-tags https://github.com/jrmoulton/DoubleSevenSegment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419785843
git clone --depth 1 --no-tags https://github.com/ycpss91255/verilog_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418089870
git clone --depth 1 --no-tags https://github.com/zionx07/gate-level-modeling2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408869396
git clone --depth 1 --no-tags https://github.com/zhuoerhahaha/ECE-550.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408951244
git clone --depth 1 --no-tags https://github.com/JDaniloC/Projeto-IF674-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409594175
git clone --depth 1 --no-tags https://github.com/Monko2k/Digital-Design-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411467446
git clone --depth 1 --no-tags https://github.com/Mohammad-Sharifi-Sadeghi/DigitalDesignLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410451309
git clone --depth 1 --no-tags https://github.com/MuLinjiu/Riscv-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410496154
git clone --depth 1 --no-tags https://github.com/tucanae47/turbo-pancake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410413587
git clone --depth 1 --no-tags https://github.com/rahelmiz/ECE369A_Labs_6-9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411064192
git clone --depth 1 --no-tags https://github.com/dusanbozilov/PRINCETI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411201486
git clone --depth 1 --no-tags https://github.com/yiyang0207/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411254901
git clone --depth 1 --no-tags https://github.com/ZoroGH/IC_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420117502
git clone --depth 1 --no-tags https://github.com/anthonyle-ql/raptor_validation_withEVK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416415788
git clone --depth 1 --no-tags https://github.com/unal-edigital2-labs/lab01-2021-2-Gr-01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416513622
git clone --depth 1 --no-tags https://github.com/efabless/caravel_pico.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416433663
git clone --depth 1 --no-tags https://github.com/97Albino/Vivado-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415336092
git clone --depth 1 --no-tags https://github.com/david-bradburn/ButtonCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416482867
git clone --depth 1 --no-tags https://github.com/Habib-Shahzad/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409068995
git clone --depth 1 --no-tags https://github.com/K10SHI/VERILOG_PROGRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408443065
git clone --depth 1 --no-tags https://github.com/sabbari/DPI_MODULES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415816170
git clone --depth 1 --no-tags https://github.com/jc123488/B_ICC2016_preliminary_grad_cell-based.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415870833
git clone --depth 1 --no-tags https://github.com/SM2A/Digital_Logic_Design_Course_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414360951
git clone --depth 1 --no-tags https://github.com/Zelyder/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416085442
git clone --depth 1 --no-tags https://github.com/MrTUC/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411627734
git clone --depth 1 --no-tags https://github.com/rodhuega/mpw3-memory-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420015593
git clone --depth 1 --no-tags https://github.com/JulianKemmerer/PipelineC-Graphics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426420528
git clone --depth 1 --no-tags https://github.com/FPGADude/Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423547971
git clone --depth 1 --no-tags https://github.com/mopfel-winrux/NockPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422702660
git clone --depth 1 --no-tags https://github.com/mikeroyal/CPLD-Guide.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426018727
git clone --depth 1 --no-tags https://github.com/terriblefire/tf1230.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422827975
git clone --depth 1 --no-tags https://github.com/NAOSI-DLUT/DLUT_IC_Courses.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420598598
git clone --depth 1 --no-tags https://github.com/ultraembedded/core_enet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423216890
git clone --depth 1 --no-tags https://github.com/kemalderya/pqc-param-ntt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424919673
git clone --depth 1 --no-tags https://github.com/tomverbeure/intel_jtag_primitive_blog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423070038
git clone --depth 1 --no-tags https://github.com/JackHCC/Digital-Integrated-Circuit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423054485
git clone --depth 1 --no-tags https://github.com/AngeloJacobo/ULX3S_FPGA_Sobel_Edge_Detection_OV7670.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423667690
git clone --depth 1 --no-tags https://github.com/AngeloJacobo/ULX3S_FPGA_Camera_Streaming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422139337
