<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'cordic' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[33] ('r.V', cordic.cpp:30) [33]  (6.38 ns)&#xD;&#xA;&#x9;'sub' operation ('r.V', cordic.cpp:30) [35]  (2.31 ns)&#xD;&#xA;&#x9;'select' operation ('cos_shift.V', cordic.cpp:29) [51]  (0 ns)&#xD;&#xA;&#x9;'add' operation ('current_sin.V', cordic.cpp:43) [54]  (1.55 ns)" projectName="cordic_hls" solutionName="Improved" date="2020-12-20T21:49:44.661+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (10.2415ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="cordic_hls" solutionName="Improved" date="2020-12-20T21:49:44.623+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set theta__s__c__return_group [add_wave_group theta__s__c__return(axi_slave) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/interrupt -into $theta__s__c__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_BRESP -into $theta__s__c__return_group -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_BREADY -into $theta__s__c__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_BVALID -into $theta__s__c__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_RRESP -into $theta__s__c__return_group -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_RDATA -into $theta__s__c__return_group -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_RREADY -into $theta__s__c__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_RVALID -into $theta__s__c__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_ARREADY -into $theta__s__c__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_ARVALID -into $theta__s__c__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_ARADDR -into $theta__s__c__return_group -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_WSTRB -into $theta__s__c__return_group -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_WDATA -into $theta__s__c__return_group -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_WREADY -into $theta__s__c__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_WVALID -into $theta__s__c__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_AWREADY -into $theta__s__c__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_AWVALID -into $theta__s__c__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_AWADDR -into $theta__s__c__return_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_ready -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_start -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_cordic_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/LENGTH_theta_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/LENGTH_s_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/LENGTH_c_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_theta__s__c__return_group [add_wave_group theta__s__c__return(axi_slave) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_cordic_top/AXILiteS_INTERRUPT -into $tb_theta__s__c__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AXILiteS_BRESP -into $tb_theta__s__c__return_group -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AXILiteS_BREADY -into $tb_theta__s__c__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AXILiteS_BVALID -into $tb_theta__s__c__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AXILiteS_RRESP -into $tb_theta__s__c__return_group -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AXILiteS_RDATA -into $tb_theta__s__c__return_group -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AXILiteS_RREADY -into $tb_theta__s__c__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AXILiteS_RVALID -into $tb_theta__s__c__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AXILiteS_ARREADY -into $tb_theta__s__c__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AXILiteS_ARVALID -into $tb_theta__s__c__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AXILiteS_ARADDR -into $tb_theta__s__c__return_group -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AXILiteS_WSTRB -into $tb_theta__s__c__return_group -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AXILiteS_WDATA -into $tb_theta__s__c__return_group -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AXILiteS_WREADY -into $tb_theta__s__c__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AXILiteS_WVALID -into $tb_theta__s__c__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AXILiteS_AWREADY -into $tb_theta__s__c__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AXILiteS_AWVALID -into $tb_theta__s__c__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AXILiteS_AWADDR -into $tb_theta__s__c__return_group -radix hex&#xD;&#xA;## save_wave_config cordic.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 89 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 89 [0.00%] @ &quot;995000&quot;&#xD;&#xA;// RTL Simulation : 2 / 89 [0.00%] @ &quot;1885000&quot;&#xD;&#xA;// RTL Simulation : 3 / 89 [0.00%] @ &quot;2775000&quot;&#xD;&#xA;// RTL Simulation : 4 / 89 [0.00%] @ &quot;3665000&quot;&#xD;&#xA;// RTL Simulation : 5 / 89 [0.00%] @ &quot;4555000&quot;&#xD;&#xA;// RTL Simulation : 6 / 89 [0.00%] @ &quot;5445000&quot;&#xD;&#xA;// RTL Simulation : 7 / 89 [0.00%] @ &quot;6335000&quot;&#xD;&#xA;// RTL Simulation : 8 / 89 [0.00%] @ &quot;7225000&quot;&#xD;&#xA;// RTL Simulation : 9 / 89 [0.00%] @ &quot;8115000&quot;&#xD;&#xA;// RTL Simulation : 10 / 89 [0.00%] @ &quot;9005000&quot;&#xD;&#xA;// RTL Simulation : 11 / 89 [0.00%] @ &quot;9895000&quot;&#xD;&#xA;// RTL Simulation : 12 / 89 [0.00%] @ &quot;10785000&quot;&#xD;&#xA;// RTL Simulation : 13 / 89 [0.00%] @ &quot;11675000&quot;&#xD;&#xA;// RTL Simulation : 14 / 89 [0.00%] @ &quot;12565000&quot;&#xD;&#xA;// RTL Simulation : 15 / 89 [0.00%] @ &quot;13455000&quot;&#xD;&#xA;// RTL Simulation : 16 / 89 [0.00%] @ &quot;14345000&quot;&#xD;&#xA;// RTL Simulation : 17 / 89 [0.00%] @ &quot;15235000&quot;&#xD;&#xA;// RTL Simulation : 18 / 89 [0.00%] @ &quot;16125000&quot;&#xD;&#xA;// RTL Simulation : 19 / 89 [0.00%] @ &quot;17015000&quot;&#xD;&#xA;// RTL Simulation : 20 / 89 [0.00%] @ &quot;17905000&quot;&#xD;&#xA;// RTL Simulation : 21 / 89 [0.00%] @ &quot;18795000&quot;&#xD;&#xA;// RTL Simulation : 22 / 89 [0.00%] @ &quot;19685000&quot;&#xD;&#xA;// RTL Simulation : 23 / 89 [0.00%] @ &quot;20575000&quot;&#xD;&#xA;// RTL Simulation : 24 / 89 [0.00%] @ &quot;21465000&quot;&#xD;&#xA;// RTL Simulation : 25 / 89 [0.00%] @ &quot;22355000&quot;&#xD;&#xA;// RTL Simulation : 26 / 89 [0.00%] @ &quot;23245000&quot;&#xD;&#xA;// RTL Simulation : 27 / 89 [0.00%] @ &quot;24135000&quot;&#xD;&#xA;// RTL Simulation : 28 / 89 [0.00%] @ &quot;25025000&quot;&#xD;&#xA;// RTL Simulation : 29 / 89 [0.00%] @ &quot;25915000&quot;&#xD;&#xA;// RTL Simulation : 30 / 89 [0.00%] @ &quot;26805000&quot;&#xD;&#xA;// RTL Simulation : 31 / 89 [0.00%] @ &quot;27695000&quot;&#xD;&#xA;// RTL Simulation : 32 / 89 [0.00%] @ &quot;28585000&quot;&#xD;&#xA;// RTL Simulation : 33 / 89 [0.00%] @ &quot;29475000&quot;&#xD;&#xA;// RTL Simulation : 34 / 89 [0.00%] @ &quot;30365000&quot;&#xD;&#xA;// RTL Simulation : 35 / 89 [0.00%] @ &quot;31255000&quot;&#xD;&#xA;// RTL Simulation : 36 / 89 [0.00%] @ &quot;32145000&quot;&#xD;&#xA;// RTL Simulation : 37 / 89 [0.00%] @ &quot;33035000&quot;&#xD;&#xA;// RTL Simulation : 38 / 89 [0.00%] @ &quot;33925000&quot;&#xD;&#xA;// RTL Simulation : 39 / 89 [0.00%] @ &quot;34815000&quot;&#xD;&#xA;// RTL Simulation : 40 / 89 [0.00%] @ &quot;35705000&quot;&#xD;&#xA;// RTL Simulation : 41 / 89 [0.00%] @ &quot;36595000&quot;&#xD;&#xA;// RTL Simulation : 42 / 89 [0.00%] @ &quot;37485000&quot;&#xD;&#xA;// RTL Simulation : 43 / 89 [0.00%] @ &quot;38375000&quot;&#xD;&#xA;// RTL Simulation : 44 / 89 [0.00%] @ &quot;39265000&quot;&#xD;&#xA;// RTL Simulation : 45 / 89 [0.00%] @ &quot;40155000&quot;&#xD;&#xA;// RTL Simulation : 46 / 89 [0.00%] @ &quot;41045000&quot;&#xD;&#xA;// RTL Simulation : 47 / 89 [0.00%] @ &quot;41935000&quot;&#xD;&#xA;// RTL Simulation : 48 / 89 [0.00%] @ &quot;42825000&quot;&#xD;&#xA;// RTL Simulation : 49 / 89 [0.00%] @ &quot;43715000&quot;&#xD;&#xA;// RTL Simulation : 50 / 89 [0.00%] @ &quot;44605000&quot;&#xD;&#xA;// RTL Simulation : 51 / 89 [0.00%] @ &quot;45495000&quot;&#xD;&#xA;// RTL Simulation : 52 / 89 [0.00%] @ &quot;46385000&quot;&#xD;&#xA;// RTL Simulation : 53 / 89 [0.00%] @ &quot;47275000&quot;&#xD;&#xA;// RTL Simulation : 54 / 89 [0.00%] @ &quot;48165000&quot;&#xD;&#xA;// RTL Simulation : 55 / 89 [0.00%] @ &quot;49055000&quot;&#xD;&#xA;// RTL Simulation : 56 / 89 [0.00%] @ &quot;49945000&quot;&#xD;&#xA;// RTL Simulation : 57 / 89 [0.00%] @ &quot;50835000&quot;&#xD;&#xA;// RTL Simulation : 58 / 89 [0.00%] @ &quot;51725000&quot;&#xD;&#xA;// RTL Simulation : 59 / 89 [0.00%] @ &quot;52615000&quot;&#xD;&#xA;// RTL Simulation : 60 / 89 [0.00%] @ &quot;53505000&quot;&#xD;&#xA;// RTL Simulation : 61 / 89 [0.00%] @ &quot;54395000&quot;&#xD;&#xA;// RTL Simulation : 62 / 89 [0.00%] @ &quot;55285000&quot;&#xD;&#xA;// RTL Simulation : 63 / 89 [0.00%] @ &quot;56175000&quot;&#xD;&#xA;// RTL Simulation : 64 / 89 [0.00%] @ &quot;57065000&quot;&#xD;&#xA;// RTL Simulation : 65 / 89 [0.00%] @ &quot;57955000&quot;&#xD;&#xA;// RTL Simulation : 66 / 89 [0.00%] @ &quot;58845000&quot;&#xD;&#xA;// RTL Simulation : 67 / 89 [0.00%] @ &quot;59735000&quot;&#xD;&#xA;// RTL Simulation : 68 / 89 [0.00%] @ &quot;60625000&quot;&#xD;&#xA;// RTL Simulation : 69 / 89 [0.00%] @ &quot;61515000&quot;&#xD;&#xA;// RTL Simulation : 70 / 89 [0.00%] @ &quot;62405000&quot;&#xD;&#xA;// RTL Simulation : 71 / 89 [0.00%] @ &quot;63295000&quot;&#xD;&#xA;// RTL Simulation : 72 / 89 [0.00%] @ &quot;64185000&quot;&#xD;&#xA;// RTL Simulation : 73 / 89 [0.00%] @ &quot;65075000&quot;&#xD;&#xA;// RTL Simulation : 74 / 89 [0.00%] @ &quot;65965000&quot;&#xD;&#xA;// RTL Simulation : 75 / 89 [0.00%] @ &quot;66855000&quot;&#xD;&#xA;// RTL Simulation : 76 / 89 [0.00%] @ &quot;67745000&quot;&#xD;&#xA;// RTL Simulation : 77 / 89 [0.00%] @ &quot;68635000&quot;&#xD;&#xA;// RTL Simulation : 78 / 89 [0.00%] @ &quot;69525000&quot;&#xD;&#xA;// RTL Simulation : 79 / 89 [0.00%] @ &quot;70415000&quot;&#xD;&#xA;// RTL Simulation : 80 / 89 [0.00%] @ &quot;71305000&quot;&#xD;&#xA;// RTL Simulation : 81 / 89 [0.00%] @ &quot;72195000&quot;&#xD;&#xA;// RTL Simulation : 82 / 89 [0.00%] @ &quot;73085000&quot;&#xD;&#xA;// RTL Simulation : 83 / 89 [0.00%] @ &quot;73975000&quot;&#xD;&#xA;// RTL Simulation : 84 / 89 [0.00%] @ &quot;74865000&quot;&#xD;&#xA;// RTL Simulation : 85 / 89 [0.00%] @ &quot;75755000&quot;&#xD;&#xA;// RTL Simulation : 86 / 89 [0.00%] @ &quot;76645000&quot;&#xD;&#xA;// RTL Simulation : 87 / 89 [0.00%] @ &quot;77535000&quot;&#xD;&#xA;// RTL Simulation : 88 / 89 [0.00%] @ &quot;78425000&quot;&#xD;&#xA;// RTL Simulation : 89 / 89 [100.00%] @ &quot;79315000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 79355 ns : File &quot;C:/Users/user-pc/Desktop/msoc/self_paced/cordic_pp4fpga/cordic_hls/Improved/sim/verilog/cordic.autotb.v&quot; Line 282&#xD;&#xA;## quit" projectName="cordic_hls" solutionName="Improved" date="2020-12-20T21:57:33.500+0800" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set c_group [add_wave_group c(wire) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/c_V_ap_vld -into $c_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/c_V -into $c_group -radix hex&#xD;&#xA;## set s_group [add_wave_group s(wire) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/s_V_ap_vld -into $s_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/s_V -into $s_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set theta_group [add_wave_group theta(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/theta_V -into $theta_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_cordic_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/LENGTH_theta_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/LENGTH_s_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/LENGTH_c_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_c_group [add_wave_group c(wire) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_cordic_top/c_V_ap_vld -into $tb_c_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/c_V -into $tb_c_group -radix hex&#xD;&#xA;## set tb_s_group [add_wave_group s(wire) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_cordic_top/s_V_ap_vld -into $tb_s_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_cordic_top/s_V -into $tb_s_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_theta_group [add_wave_group theta(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_cordic_top/theta_V -into $tb_theta_group -radix hex&#xD;&#xA;## save_wave_config cordic.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 89 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 89 [100.00%] @ &quot;795000&quot;&#xD;&#xA;// RTL Simulation : 2 / 89 [100.00%] @ &quot;1455000&quot;&#xD;&#xA;// RTL Simulation : 3 / 89 [100.00%] @ &quot;2115000&quot;&#xD;&#xA;// RTL Simulation : 4 / 89 [100.00%] @ &quot;2775000&quot;&#xD;&#xA;// RTL Simulation : 5 / 89 [100.00%] @ &quot;3435000&quot;&#xD;&#xA;// RTL Simulation : 6 / 89 [100.00%] @ &quot;4095000&quot;&#xD;&#xA;// RTL Simulation : 7 / 89 [100.00%] @ &quot;4755000&quot;&#xD;&#xA;// RTL Simulation : 8 / 89 [100.00%] @ &quot;5415000&quot;&#xD;&#xA;// RTL Simulation : 9 / 89 [100.00%] @ &quot;6075000&quot;&#xD;&#xA;// RTL Simulation : 10 / 89 [100.00%] @ &quot;6735000&quot;&#xD;&#xA;// RTL Simulation : 11 / 89 [100.00%] @ &quot;7395000&quot;&#xD;&#xA;// RTL Simulation : 12 / 89 [100.00%] @ &quot;8055000&quot;&#xD;&#xA;// RTL Simulation : 13 / 89 [100.00%] @ &quot;8715000&quot;&#xD;&#xA;// RTL Simulation : 14 / 89 [100.00%] @ &quot;9375000&quot;&#xD;&#xA;// RTL Simulation : 15 / 89 [100.00%] @ &quot;10035000&quot;&#xD;&#xA;// RTL Simulation : 16 / 89 [100.00%] @ &quot;10695000&quot;&#xD;&#xA;// RTL Simulation : 17 / 89 [100.00%] @ &quot;11355000&quot;&#xD;&#xA;// RTL Simulation : 18 / 89 [100.00%] @ &quot;12015000&quot;&#xD;&#xA;// RTL Simulation : 19 / 89 [100.00%] @ &quot;12675000&quot;&#xD;&#xA;// RTL Simulation : 20 / 89 [100.00%] @ &quot;13335000&quot;&#xD;&#xA;// RTL Simulation : 21 / 89 [100.00%] @ &quot;13995000&quot;&#xD;&#xA;// RTL Simulation : 22 / 89 [100.00%] @ &quot;14655000&quot;&#xD;&#xA;// RTL Simulation : 23 / 89 [100.00%] @ &quot;15315000&quot;&#xD;&#xA;// RTL Simulation : 24 / 89 [100.00%] @ &quot;15975000&quot;&#xD;&#xA;// RTL Simulation : 25 / 89 [100.00%] @ &quot;16635000&quot;&#xD;&#xA;// RTL Simulation : 26 / 89 [100.00%] @ &quot;17295000&quot;&#xD;&#xA;// RTL Simulation : 27 / 89 [100.00%] @ &quot;17955000&quot;&#xD;&#xA;// RTL Simulation : 28 / 89 [100.00%] @ &quot;18615000&quot;&#xD;&#xA;// RTL Simulation : 29 / 89 [100.00%] @ &quot;19275000&quot;&#xD;&#xA;// RTL Simulation : 30 / 89 [100.00%] @ &quot;19935000&quot;&#xD;&#xA;// RTL Simulation : 31 / 89 [100.00%] @ &quot;20595000&quot;&#xD;&#xA;// RTL Simulation : 32 / 89 [100.00%] @ &quot;21255000&quot;&#xD;&#xA;// RTL Simulation : 33 / 89 [100.00%] @ &quot;21915000&quot;&#xD;&#xA;// RTL Simulation : 34 / 89 [100.00%] @ &quot;22575000&quot;&#xD;&#xA;// RTL Simulation : 35 / 89 [100.00%] @ &quot;23235000&quot;&#xD;&#xA;// RTL Simulation : 36 / 89 [100.00%] @ &quot;23895000&quot;&#xD;&#xA;// RTL Simulation : 37 / 89 [100.00%] @ &quot;24555000&quot;&#xD;&#xA;// RTL Simulation : 38 / 89 [100.00%] @ &quot;25215000&quot;&#xD;&#xA;// RTL Simulation : 39 / 89 [100.00%] @ &quot;25875000&quot;&#xD;&#xA;// RTL Simulation : 40 / 89 [100.00%] @ &quot;26535000&quot;&#xD;&#xA;// RTL Simulation : 41 / 89 [100.00%] @ &quot;27195000&quot;&#xD;&#xA;// RTL Simulation : 42 / 89 [100.00%] @ &quot;27855000&quot;&#xD;&#xA;// RTL Simulation : 43 / 89 [100.00%] @ &quot;28515000&quot;&#xD;&#xA;// RTL Simulation : 44 / 89 [100.00%] @ &quot;29175000&quot;&#xD;&#xA;// RTL Simulation : 45 / 89 [100.00%] @ &quot;29835000&quot;&#xD;&#xA;// RTL Simulation : 46 / 89 [100.00%] @ &quot;30495000&quot;&#xD;&#xA;// RTL Simulation : 47 / 89 [100.00%] @ &quot;31155000&quot;&#xD;&#xA;// RTL Simulation : 48 / 89 [100.00%] @ &quot;31815000&quot;&#xD;&#xA;// RTL Simulation : 49 / 89 [100.00%] @ &quot;32475000&quot;&#xD;&#xA;// RTL Simulation : 50 / 89 [100.00%] @ &quot;33135000&quot;&#xD;&#xA;// RTL Simulation : 51 / 89 [100.00%] @ &quot;33795000&quot;&#xD;&#xA;// RTL Simulation : 52 / 89 [100.00%] @ &quot;34455000&quot;&#xD;&#xA;// RTL Simulation : 53 / 89 [100.00%] @ &quot;35115000&quot;&#xD;&#xA;// RTL Simulation : 54 / 89 [100.00%] @ &quot;35775000&quot;&#xD;&#xA;// RTL Simulation : 55 / 89 [100.00%] @ &quot;36435000&quot;&#xD;&#xA;// RTL Simulation : 56 / 89 [100.00%] @ &quot;37095000&quot;&#xD;&#xA;// RTL Simulation : 57 / 89 [100.00%] @ &quot;37755000&quot;&#xD;&#xA;// RTL Simulation : 58 / 89 [100.00%] @ &quot;38415000&quot;&#xD;&#xA;// RTL Simulation : 59 / 89 [100.00%] @ &quot;39075000&quot;&#xD;&#xA;// RTL Simulation : 60 / 89 [100.00%] @ &quot;39735000&quot;&#xD;&#xA;// RTL Simulation : 61 / 89 [100.00%] @ &quot;40395000&quot;&#xD;&#xA;// RTL Simulation : 62 / 89 [100.00%] @ &quot;41055000&quot;&#xD;&#xA;// RTL Simulation : 63 / 89 [100.00%] @ &quot;41715000&quot;&#xD;&#xA;// RTL Simulation : 64 / 89 [100.00%] @ &quot;42375000&quot;&#xD;&#xA;// RTL Simulation : 65 / 89 [100.00%] @ &quot;43035000&quot;&#xD;&#xA;// RTL Simulation : 66 / 89 [100.00%] @ &quot;43695000&quot;&#xD;&#xA;// RTL Simulation : 67 / 89 [100.00%] @ &quot;44355000&quot;&#xD;&#xA;// RTL Simulation : 68 / 89 [100.00%] @ &quot;45015000&quot;&#xD;&#xA;// RTL Simulation : 69 / 89 [100.00%] @ &quot;45675000&quot;&#xD;&#xA;// RTL Simulation : 70 / 89 [100.00%] @ &quot;46335000&quot;&#xD;&#xA;// RTL Simulation : 71 / 89 [100.00%] @ &quot;46995000&quot;&#xD;&#xA;// RTL Simulation : 72 / 89 [100.00%] @ &quot;47655000&quot;&#xD;&#xA;// RTL Simulation : 73 / 89 [100.00%] @ &quot;48315000&quot;&#xD;&#xA;// RTL Simulation : 74 / 89 [100.00%] @ &quot;48975000&quot;&#xD;&#xA;// RTL Simulation : 75 / 89 [100.00%] @ &quot;49635000&quot;&#xD;&#xA;// RTL Simulation : 76 / 89 [100.00%] @ &quot;50295000&quot;&#xD;&#xA;// RTL Simulation : 77 / 89 [100.00%] @ &quot;50955000&quot;&#xD;&#xA;// RTL Simulation : 78 / 89 [100.00%] @ &quot;51615000&quot;&#xD;&#xA;// RTL Simulation : 79 / 89 [100.00%] @ &quot;52275000&quot;&#xD;&#xA;// RTL Simulation : 80 / 89 [100.00%] @ &quot;52935000&quot;&#xD;&#xA;// RTL Simulation : 81 / 89 [100.00%] @ &quot;53595000&quot;&#xD;&#xA;// RTL Simulation : 82 / 89 [100.00%] @ &quot;54255000&quot;&#xD;&#xA;// RTL Simulation : 83 / 89 [100.00%] @ &quot;54915000&quot;&#xD;&#xA;// RTL Simulation : 84 / 89 [100.00%] @ &quot;55575000&quot;&#xD;&#xA;// RTL Simulation : 85 / 89 [100.00%] @ &quot;56235000&quot;&#xD;&#xA;// RTL Simulation : 86 / 89 [100.00%] @ &quot;56895000&quot;&#xD;&#xA;// RTL Simulation : 87 / 89 [100.00%] @ &quot;57555000&quot;&#xD;&#xA;// RTL Simulation : 88 / 89 [100.00%] @ &quot;58215000&quot;&#xD;&#xA;// RTL Simulation : 89 / 89 [100.00%] @ &quot;58875000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 58915 ns : File &quot;C:/Users/user-pc/Desktop/msoc/self_paced/cordic_pp4fpga/cordic_hls/baseline/sim/verilog/cordic.autotb.v&quot; Line 342&#xD;&#xA;## quit" projectName="cordic_hls" solutionName="baseline" date="2020-12-20T21:32:07.192+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
