\hypertarget{_u_d_m_a_c_c26_x_x_8h}{}\doxysection{Drivers/\+U\+D\+M\+A/\+U\+D\+M\+A\+C\+C26\+XX.h File Reference}
\label{_u_d_m_a_c_c26_x_x_8h}\index{Drivers/UDMA/UDMACC26XX.h@{Drivers/UDMA/UDMACC26XX.h}}


U\+D\+M\+A\+C\+C26\+XX driver implementation.  


{\ttfamily \#include $<$stdint.\+h$>$}\newline
{\ttfamily \#include $<$stdbool.\+h$>$}\newline
{\ttfamily \#include \char`\"{}driverlib/udma.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}inc/hw\+\_\+types.\+h\char`\"{}}\newline
{\ttfamily \#include $<$ti/drivers/\+Power.\+h$>$}\newline
{\ttfamily \#include $<$ti/drivers/power/\+Power\+C\+C26\+X\+X.\+h$>$}\newline
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_u_d_m_a_c_c26_x_x___object}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+Object}}
\begin{DoxyCompactList}\small\item\em U\+D\+M\+A\+C\+C26\+XX object. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_d_m_a_c_c26_x_x___h_w_attrs}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs}}
\begin{DoxyCompactList}\small\item\em U\+D\+M\+A\+C\+C26\+XX hardware attributes. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_d_m_a_c_c26_x_x___config}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+Config}}
\begin{DoxyCompactList}\small\item\em U\+D\+M\+A\+C\+C26\+XX Global configuration. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_ab956c64f89045e5c6546115ec6062a7f}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+B\+A\+SE}}~0x20000400
\item 
\#define \mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_a5c7843573980a2380bd0adf65f58a433}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+S\+E\+T\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+S\+I\+ZE}}(S\+I\+ZE)~(((S\+I\+ZE -\/ 1) $<$$<$ U\+D\+M\+A\+\_\+\+X\+F\+E\+R\+\_\+\+S\+I\+Z\+E\+\_\+S) \& U\+D\+M\+A\+\_\+\+X\+F\+E\+R\+\_\+\+S\+I\+Z\+E\+\_\+M)
\item 
\#define \mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_af51cbac1b7f6cc86b9ea0db72426dade}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+G\+E\+T\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+S\+I\+ZE}}(C\+O\+N\+T\+R\+OL)~(((C\+O\+N\+T\+R\+OL \& U\+D\+M\+A\+\_\+\+X\+F\+E\+R\+\_\+\+S\+I\+Z\+E\+\_\+M) $>$$>$ U\+D\+M\+A\+\_\+\+X\+F\+E\+R\+\_\+\+S\+I\+Z\+E\+\_\+S) + 1)
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_u_d_m_a_c_c26_x_x___object}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+Object}} \mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_ab0954b8f8c2be90b31224438cb70950b}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+Object}}
\begin{DoxyCompactList}\small\item\em U\+D\+M\+A\+C\+C26\+XX object. \end{DoxyCompactList}\item 
typedef struct \mbox{\hyperlink{struct_u_d_m_a_c_c26_x_x___h_w_attrs}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs}} \mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_ae9cd526074620a403cefb92cff951f05}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs}}
\begin{DoxyCompactList}\small\item\em U\+D\+M\+A\+C\+C26\+XX hardware attributes. \end{DoxyCompactList}\item 
typedef struct \mbox{\hyperlink{struct_u_d_m_a_c_c26_x_x___config}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+Config}} \mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_a9df218f3daf24030704c90ac0f14c042}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+Config}}
\begin{DoxyCompactList}\small\item\em U\+D\+M\+A\+C\+C26\+XX Global configuration. \end{DoxyCompactList}\item 
typedef struct \mbox{\hyperlink{struct_u_d_m_a_c_c26_x_x___config}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+Config}} $\ast$ \mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_a969a9feb0f822c4764ef1da2ff5066cf}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+Handle}}
\begin{DoxyCompactList}\small\item\em A handle that is returned from a \mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_aa7a244c7cfec8551f11ad5d4b5afa0ff}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+open()}} call. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_a279762f77bf9dc5e5e12f14db1fdbaba}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+hwi\+Int\+Fxn}} (U\+Arg callbacks)
\begin{DoxyCompactList}\small\item\em Handler called if the D\+MA gets an error during transfer. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE void \mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_a8bb3d9eff25abd3378f9cbc3189440bf}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+init}} (\mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_a969a9feb0f822c4764ef1da2ff5066cf}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+Handle}} handle)
\begin{DoxyCompactList}\small\item\em Function to initialize the C\+C26\+XX D\+MA driver. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_a969a9feb0f822c4764ef1da2ff5066cf}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+Handle}} \mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_aa7a244c7cfec8551f11ad5d4b5afa0ff}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+open}} ()
\begin{DoxyCompactList}\small\item\em Function to initialize the C\+C26\+XX D\+MA peripheral. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE void \mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_a1eec9bde0731a07b492a9f483b0c554b}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+channel\+Enable}} (\mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_a969a9feb0f822c4764ef1da2ff5066cf}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+Handle}} handle, uint32\+\_\+t channel\+Bit\+Mask)
\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE bool \mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_a5725e1db13295ef9096723f2b7c6364c}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+channel\+Done}} (\mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_a969a9feb0f822c4764ef1da2ff5066cf}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+Handle}} handle, uint32\+\_\+t channel\+Bit\+Mask)
\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE void \mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_a1571fcbf7f44fca000fef38d8955eae6}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+clear\+Interrupt}} (\mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_a969a9feb0f822c4764ef1da2ff5066cf}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+Handle}} handle, uint32\+\_\+t channel\+Bit\+Mask)
\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE void \mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_a0cd214fa0e13f1ddb1a519a30acfe30c}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+channel\+Disable}} (\mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_a969a9feb0f822c4764ef1da2ff5066cf}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+Handle}} handle, uint32\+\_\+t channel\+Bit\+Mask)
\item 
void \mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_a5529a47329f27d70c490c5ed1c1b19f0}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+close}} (\mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_a969a9feb0f822c4764ef1da2ff5066cf}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+Handle}} handle)
\begin{DoxyCompactList}\small\item\em Function to close the D\+MA driver. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
U\+D\+M\+A\+C\+C26\+XX driver implementation. 

============================================================================\hypertarget{_u_d_m_a_c_c26_x_x_8h_autotoc_md129}{}\doxysubsection{Driver include}\label{_u_d_m_a_c_c26_x_x_8h_autotoc_md129}
The U\+D\+M\+A\+C\+C26\+XX header file should be included in an application as follows\+: 
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#include <ti/drivers/dma/UDMACC26XX.h>}}
\end{DoxyCode}
\hypertarget{_u_d_m_a_c_c26_x_x_8h_autotoc_md130}{}\doxysubsection{Overview}\label{_u_d_m_a_c_c26_x_x_8h_autotoc_md130}
The U\+D\+M\+A\+C\+C26\+XX driver currently only supports being used by the \mbox{\hyperlink{_s_p_i_c_c26_x_x_d_m_a_8h}{S\+P\+I\+C\+C26\+X\+X\+D\+M\+A.\+h}}. module. In other words, the application should never call any of the functions in this file.\hypertarget{_u_d_m_a_c_c26_x_x_8h_autotoc_md131}{}\doxysubsection{General Behavior}\label{_u_d_m_a_c_c26_x_x_8h_autotoc_md131}
This driver is used implicitly by the \mbox{\hyperlink{_s_p_i_c_c26_x_x_d_m_a_8h}{S\+P\+I\+C\+C26\+X\+X\+D\+M\+A.\+h}} driver so user should not have to interface to this driver from the application. The u\+D\+MA HW makes use of a control table in R\+AM which must be 1024 bytes aligned. The default base address of this control table is 0x20000400, however this can be changed by simply changing U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+B\+A\+SE. The \mbox{\hyperlink{_s_p_i_c_c26_x_x_d_m_a_8h}{S\+P\+I\+C\+C26\+X\+X\+D\+M\+A.\+h}} supports S\+P\+I0 and S\+P\+I1, and uses both TX and RX D\+MA channels. Each control table entry is 16 bytes, so if an application uses both S\+S\+I0 and S\+S\+I1 the total R\+AM usage will be 4$\ast$16=64 bytes. If only one S\+SI module is used only 2$\ast$16=32 bytes of R\+AM is used. Please see Use cases for example.\hypertarget{_u_d_m_a_c_c26_x_x_8h_autotoc_md132}{}\doxysubsection{Error handling}\label{_u_d_m_a_c_c26_x_x_8h_autotoc_md132}
Error handling is handled by the overlying driver which uses the D\+MA, currently this is only \mbox{\hyperlink{_s_p_i_c_c26_x_x_d_m_a_8h}{S\+P\+I\+C\+C26\+X\+X\+D\+M\+A.\+h}}\hypertarget{_u_d_m_a_c_c26_x_x_8h_autotoc_md133}{}\doxysubsection{Power management}\label{_u_d_m_a_c_c26_x_x_8h_autotoc_md133}
Power management is handled by the overlying driver which uses the D\+MA, currently this is only \mbox{\hyperlink{_s_p_i_c_c26_x_x_d_m_a_8h}{S\+P\+I\+C\+C26\+X\+X\+D\+M\+A.\+h}}\hypertarget{_u_d_m_a_c_c26_x_x_8h_autotoc_md134}{}\doxysubsection{Supported functions}\label{_u_d_m_a_c_c26_x_x_8h_autotoc_md134}
Note that these functions should never be called from the application, they are only called from other drivers. They are however included here for completeness\+:

\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ A\+PI function }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Description  }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ A\+PI function }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Description  }\\\cline{1-2}
\endhead
\mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_aa7a244c7cfec8551f11ad5d4b5afa0ff}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+open()}} &Initialize and enable the u\+D\+MA HW and set system dependencies.  \\\cline{1-2}
\mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_a5529a47329f27d70c490c5ed1c1b19f0}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+close()}} &Disable u\+U\+D\+MA HW and release system dependencies  \\\cline{1-2}
\end{longtabu}


\begin{DoxyNote}{Note}
These functions should not be called by code. These functions are called by drivers who\textquotesingle{}re using the D\+MA.
\end{DoxyNote}
\hypertarget{_u_d_m_a_c_c26_x_x_8h_autotoc_md135}{}\doxysubsection{Unsupported Functionality}\label{_u_d_m_a_c_c26_x_x_8h_autotoc_md135}
No known limitations\hypertarget{_u_d_m_a_c_c26_x_x_8h_autotoc_md136}{}\doxysubsection{Use Cases @anchor U\+S\+E\+\_\+\+C\+A\+SE}\label{_u_d_m_a_c_c26_x_x_8h_autotoc_md136}
The D\+MA is only used together with the \mbox{\hyperlink{_s_p_i_c_c26_x_x_d_m_a_8h}{S\+P\+I\+C\+C26\+X\+X\+D\+M\+A.\+h}} driver, so the application should never call any of the functions in this driver directly. The only thing that the application is allowed to modify is the base address of the D\+MA control table in R\+AM. (Default value is 0x2000\+\_\+0400) Remember it must be 1024 bytes aligned. 
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#define UDMACC26XX\_CONFIG\_BASE 0x2000\_0400}}
\end{DoxyCode}



\begin{DoxyItemize}
\item If only S\+S\+I0 is used, this will allocate 2$\ast$16=32 R\+AM bytes at address\+:~\newline
\mbox{[}0x2000\+\_\+0430-\/0x2000\+\_\+044F\mbox{]} = S\+S\+I0 R\+X/\+TX D\+MA channels
\item If only S\+S\+I1 is used, this will allocate 2$\ast$16=32 R\+AM bytes at address\+:~\newline
\mbox{[}0x2000\+\_\+0500-\/0x2000\+\_\+051F\mbox{]} = S\+S\+I1 R\+X/\+TX D\+MA channels
\item If both S\+S\+I0 and S\+S\+I1 are used, this will allocate 4$\ast$16=64 R\+AM bytes at addresses\+:~\newline
\mbox{[}0x2000\+\_\+0430-\/0x2000\+\_\+044F\mbox{]} = S\+S\+I0 R\+X/\+TX D\+MA channels~\newline
\mbox{[}0x2000\+\_\+0500-\/0x2000\+\_\+051F\mbox{]} = S\+S\+I1 R\+X/\+TX D\+MA channels
\end{DoxyItemize}\hypertarget{_u_d_m_a_c_c26_x_x_8h_autotoc_md137}{}\doxysubsection{Instrumentation}\label{_u_d_m_a_c_c26_x_x_8h_autotoc_md137}
The S\+PI driver interface produces log statements if instrumentation is enabled.

\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Diagnostics Mask }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Log details  }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Diagnostics Mask }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Log details  }\\\cline{1-2}
\endhead
Diags\+\_\+\+U\+S\+E\+R1 &basic S\+PI operations performed  \\\cline{1-2}
Diags\+\_\+\+U\+S\+E\+R2 &detailed S\+PI operations performed  \\\cline{1-2}
\end{longtabu}


\DoxyHorRuler{0}
 

\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{_u_d_m_a_c_c26_x_x_8h_ab956c64f89045e5c6546115ec6062a7f}\label{_u_d_m_a_c_c26_x_x_8h_ab956c64f89045e5c6546115ec6062a7f}} 
\index{UDMACC26XX.h@{UDMACC26XX.h}!UDMACC26XX\_CONFIG\_BASE@{UDMACC26XX\_CONFIG\_BASE}}
\index{UDMACC26XX\_CONFIG\_BASE@{UDMACC26XX\_CONFIG\_BASE}!UDMACC26XX.h@{UDMACC26XX.h}}
\doxysubsubsection{\texorpdfstring{UDMACC26XX\_CONFIG\_BASE}{UDMACC26XX\_CONFIG\_BASE}}
{\footnotesize\ttfamily \#define U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+B\+A\+SE~0x20000400}

Base address for the D\+MA control table, must be 1024 bytes aligned 

Definition at line 157 of file U\+D\+M\+A\+C\+C26\+X\+X.\+h.

\mbox{\Hypertarget{_u_d_m_a_c_c26_x_x_8h_af51cbac1b7f6cc86b9ea0db72426dade}\label{_u_d_m_a_c_c26_x_x_8h_af51cbac1b7f6cc86b9ea0db72426dade}} 
\index{UDMACC26XX.h@{UDMACC26XX.h}!UDMACC26XX\_GET\_TRANSFER\_SIZE@{UDMACC26XX\_GET\_TRANSFER\_SIZE}}
\index{UDMACC26XX\_GET\_TRANSFER\_SIZE@{UDMACC26XX\_GET\_TRANSFER\_SIZE}!UDMACC26XX.h@{UDMACC26XX.h}}
\doxysubsubsection{\texorpdfstring{UDMACC26XX\_GET\_TRANSFER\_SIZE}{UDMACC26XX\_GET\_TRANSFER\_SIZE}}
{\footnotesize\ttfamily \#define U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+G\+E\+T\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+S\+I\+ZE(\begin{DoxyParamCaption}\item[{}]{C\+O\+N\+T\+R\+OL }\end{DoxyParamCaption})~(((C\+O\+N\+T\+R\+OL \& U\+D\+M\+A\+\_\+\+X\+F\+E\+R\+\_\+\+S\+I\+Z\+E\+\_\+M) $>$$>$ U\+D\+M\+A\+\_\+\+X\+F\+E\+R\+\_\+\+S\+I\+Z\+E\+\_\+S) + 1)}

Gets the D\+MA transfer size in number of items 

Definition at line 184 of file U\+D\+M\+A\+C\+C26\+X\+X.\+h.

\mbox{\Hypertarget{_u_d_m_a_c_c26_x_x_8h_a5c7843573980a2380bd0adf65f58a433}\label{_u_d_m_a_c_c26_x_x_8h_a5c7843573980a2380bd0adf65f58a433}} 
\index{UDMACC26XX.h@{UDMACC26XX.h}!UDMACC26XX\_SET\_TRANSFER\_SIZE@{UDMACC26XX\_SET\_TRANSFER\_SIZE}}
\index{UDMACC26XX\_SET\_TRANSFER\_SIZE@{UDMACC26XX\_SET\_TRANSFER\_SIZE}!UDMACC26XX.h@{UDMACC26XX.h}}
\doxysubsubsection{\texorpdfstring{UDMACC26XX\_SET\_TRANSFER\_SIZE}{UDMACC26XX\_SET\_TRANSFER\_SIZE}}
{\footnotesize\ttfamily \#define U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+S\+E\+T\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+S\+I\+ZE(\begin{DoxyParamCaption}\item[{}]{S\+I\+ZE }\end{DoxyParamCaption})~(((S\+I\+ZE -\/ 1) $<$$<$ U\+D\+M\+A\+\_\+\+X\+F\+E\+R\+\_\+\+S\+I\+Z\+E\+\_\+S) \& U\+D\+M\+A\+\_\+\+X\+F\+E\+R\+\_\+\+S\+I\+Z\+E\+\_\+M)}

Make sure D\+MA control table base address is 1024 bytes aligned

Compiler specific macros to allocate D\+MA control table entries

Sets the D\+MA transfer size in number of items 

Definition at line 182 of file U\+D\+M\+A\+C\+C26\+X\+X.\+h.



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{_u_d_m_a_c_c26_x_x_8h_a9df218f3daf24030704c90ac0f14c042}\label{_u_d_m_a_c_c26_x_x_8h_a9df218f3daf24030704c90ac0f14c042}} 
\index{UDMACC26XX.h@{UDMACC26XX.h}!UDMACC26XX\_Config@{UDMACC26XX\_Config}}
\index{UDMACC26XX\_Config@{UDMACC26XX\_Config}!UDMACC26XX.h@{UDMACC26XX.h}}
\doxysubsubsection{\texorpdfstring{UDMACC26XX\_Config}{UDMACC26XX\_Config}}
{\footnotesize\ttfamily typedef struct \mbox{\hyperlink{struct_u_d_m_a_c_c26_x_x___config}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+Config}} \mbox{\hyperlink{struct_u_d_m_a_c_c26_x_x___config}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+Config}}}



U\+D\+M\+A\+C\+C26\+XX Global configuration. 

\mbox{\Hypertarget{_u_d_m_a_c_c26_x_x_8h_a969a9feb0f822c4764ef1da2ff5066cf}\label{_u_d_m_a_c_c26_x_x_8h_a969a9feb0f822c4764ef1da2ff5066cf}} 
\index{UDMACC26XX.h@{UDMACC26XX.h}!UDMACC26XX\_Handle@{UDMACC26XX\_Handle}}
\index{UDMACC26XX\_Handle@{UDMACC26XX\_Handle}!UDMACC26XX.h@{UDMACC26XX.h}}
\doxysubsubsection{\texorpdfstring{UDMACC26XX\_Handle}{UDMACC26XX\_Handle}}
{\footnotesize\ttfamily typedef struct \mbox{\hyperlink{struct_u_d_m_a_c_c26_x_x___config}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+Config}}$\ast$ \mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_a969a9feb0f822c4764ef1da2ff5066cf}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+Handle}}}



A handle that is returned from a \mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_aa7a244c7cfec8551f11ad5d4b5afa0ff}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+open()}} call. 



Definition at line 237 of file U\+D\+M\+A\+C\+C26\+X\+X.\+h.

\mbox{\Hypertarget{_u_d_m_a_c_c26_x_x_8h_ae9cd526074620a403cefb92cff951f05}\label{_u_d_m_a_c_c26_x_x_8h_ae9cd526074620a403cefb92cff951f05}} 
\index{UDMACC26XX.h@{UDMACC26XX.h}!UDMACC26XX\_HWAttrs@{UDMACC26XX\_HWAttrs}}
\index{UDMACC26XX\_HWAttrs@{UDMACC26XX\_HWAttrs}!UDMACC26XX.h@{UDMACC26XX.h}}
\doxysubsubsection{\texorpdfstring{UDMACC26XX\_HWAttrs}{UDMACC26XX\_HWAttrs}}
{\footnotesize\ttfamily typedef struct \mbox{\hyperlink{struct_u_d_m_a_c_c26_x_x___h_w_attrs}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs}} \mbox{\hyperlink{struct_u_d_m_a_c_c26_x_x___h_w_attrs}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+H\+W\+Attrs}}}



U\+D\+M\+A\+C\+C26\+XX hardware attributes. 

\mbox{\Hypertarget{_u_d_m_a_c_c26_x_x_8h_ab0954b8f8c2be90b31224438cb70950b}\label{_u_d_m_a_c_c26_x_x_8h_ab0954b8f8c2be90b31224438cb70950b}} 
\index{UDMACC26XX.h@{UDMACC26XX.h}!UDMACC26XX\_Object@{UDMACC26XX\_Object}}
\index{UDMACC26XX\_Object@{UDMACC26XX\_Object}!UDMACC26XX.h@{UDMACC26XX.h}}
\doxysubsubsection{\texorpdfstring{UDMACC26XX\_Object}{UDMACC26XX\_Object}}
{\footnotesize\ttfamily typedef struct \mbox{\hyperlink{struct_u_d_m_a_c_c26_x_x___object}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+Object}} \mbox{\hyperlink{struct_u_d_m_a_c_c26_x_x___object}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+Object}}}



U\+D\+M\+A\+C\+C26\+XX object. 



\doxysubsection{Function Documentation}
\mbox{\Hypertarget{_u_d_m_a_c_c26_x_x_8h_a0cd214fa0e13f1ddb1a519a30acfe30c}\label{_u_d_m_a_c_c26_x_x_8h_a0cd214fa0e13f1ddb1a519a30acfe30c}} 
\index{UDMACC26XX.h@{UDMACC26XX.h}!UDMACC26XX\_channelDisable@{UDMACC26XX\_channelDisable}}
\index{UDMACC26XX\_channelDisable@{UDMACC26XX\_channelDisable}!UDMACC26XX.h@{UDMACC26XX.h}}
\doxysubsubsection{\texorpdfstring{UDMACC26XX\_channelDisable()}{UDMACC26XX\_channelDisable()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE void U\+D\+M\+A\+C\+C26\+X\+X\+\_\+channel\+Disable (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_a969a9feb0f822c4764ef1da2ff5066cf}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+Handle}}}]{handle,  }\item[{uint32\+\_\+t}]{channel\+Bit\+Mask }\end{DoxyParamCaption})}



Definition at line 380 of file U\+D\+M\+A\+C\+C26\+X\+X.\+h.

\mbox{\Hypertarget{_u_d_m_a_c_c26_x_x_8h_a5725e1db13295ef9096723f2b7c6364c}\label{_u_d_m_a_c_c26_x_x_8h_a5725e1db13295ef9096723f2b7c6364c}} 
\index{UDMACC26XX.h@{UDMACC26XX.h}!UDMACC26XX\_channelDone@{UDMACC26XX\_channelDone}}
\index{UDMACC26XX\_channelDone@{UDMACC26XX\_channelDone}!UDMACC26XX.h@{UDMACC26XX.h}}
\doxysubsubsection{\texorpdfstring{UDMACC26XX\_channelDone()}{UDMACC26XX\_channelDone()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE bool U\+D\+M\+A\+C\+C26\+X\+X\+\_\+channel\+Done (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_a969a9feb0f822c4764ef1da2ff5066cf}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+Handle}}}]{handle,  }\item[{uint32\+\_\+t}]{channel\+Bit\+Mask }\end{DoxyParamCaption})}



Definition at line 324 of file U\+D\+M\+A\+C\+C26\+X\+X.\+h.

\mbox{\Hypertarget{_u_d_m_a_c_c26_x_x_8h_a1eec9bde0731a07b492a9f483b0c554b}\label{_u_d_m_a_c_c26_x_x_8h_a1eec9bde0731a07b492a9f483b0c554b}} 
\index{UDMACC26XX.h@{UDMACC26XX.h}!UDMACC26XX\_channelEnable@{UDMACC26XX\_channelEnable}}
\index{UDMACC26XX\_channelEnable@{UDMACC26XX\_channelEnable}!UDMACC26XX.h@{UDMACC26XX.h}}
\doxysubsubsection{\texorpdfstring{UDMACC26XX\_channelEnable()}{UDMACC26XX\_channelEnable()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE void U\+D\+M\+A\+C\+C26\+X\+X\+\_\+channel\+Enable (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_a969a9feb0f822c4764ef1da2ff5066cf}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+Handle}}}]{handle,  }\item[{uint32\+\_\+t}]{channel\+Bit\+Mask }\end{DoxyParamCaption})}



Definition at line 295 of file U\+D\+M\+A\+C\+C26\+X\+X.\+h.

\mbox{\Hypertarget{_u_d_m_a_c_c26_x_x_8h_a1571fcbf7f44fca000fef38d8955eae6}\label{_u_d_m_a_c_c26_x_x_8h_a1571fcbf7f44fca000fef38d8955eae6}} 
\index{UDMACC26XX.h@{UDMACC26XX.h}!UDMACC26XX\_clearInterrupt@{UDMACC26XX\_clearInterrupt}}
\index{UDMACC26XX\_clearInterrupt@{UDMACC26XX\_clearInterrupt}!UDMACC26XX.h@{UDMACC26XX.h}}
\doxysubsubsection{\texorpdfstring{UDMACC26XX\_clearInterrupt()}{UDMACC26XX\_clearInterrupt()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE void U\+D\+M\+A\+C\+C26\+X\+X\+\_\+clear\+Interrupt (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_a969a9feb0f822c4764ef1da2ff5066cf}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+Handle}}}]{handle,  }\item[{uint32\+\_\+t}]{channel\+Bit\+Mask }\end{DoxyParamCaption})}



Definition at line 352 of file U\+D\+M\+A\+C\+C26\+X\+X.\+h.

\mbox{\Hypertarget{_u_d_m_a_c_c26_x_x_8h_a5529a47329f27d70c490c5ed1c1b19f0}\label{_u_d_m_a_c_c26_x_x_8h_a5529a47329f27d70c490c5ed1c1b19f0}} 
\index{UDMACC26XX.h@{UDMACC26XX.h}!UDMACC26XX\_close@{UDMACC26XX\_close}}
\index{UDMACC26XX\_close@{UDMACC26XX\_close}!UDMACC26XX.h@{UDMACC26XX.h}}
\doxysubsubsection{\texorpdfstring{UDMACC26XX\_close()}{UDMACC26XX\_close()}}
{\footnotesize\ttfamily void U\+D\+M\+A\+C\+C26\+X\+X\+\_\+close (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_a969a9feb0f822c4764ef1da2ff5066cf}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+Handle}}}]{handle }\end{DoxyParamCaption})}



Function to close the D\+MA driver. 

Will disable the D\+MA hardware, release the power dependency and destruct the H\+WI interrupt.

\begin{DoxyPrecond}{Precondition}
\mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_aa7a244c7cfec8551f11ad5d4b5afa0ff}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+open()}} has to be called first. Calling context\+: Task
\end{DoxyPrecond}

\begin{DoxyParams}{Parameters}
{\em handle} & A S\+P\+I\+\_\+\+Handle returned from \mbox{\hyperlink{_s_p_i_8c_a62cfe494cb1df47cd602e8747e894fd1}{S\+P\+I\+\_\+open()}}\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{_s_p_i_c_c26_x_x_d_m_a_8c_a85dd106e353eb64b10b47ea44d0591d1}{S\+P\+I\+C\+C26\+X\+X\+D\+M\+A\+\_\+open}} 
\end{DoxySeeAlso}


Definition at line 122 of file U\+D\+M\+A\+C\+C26\+X\+X.\+c.

\mbox{\Hypertarget{_u_d_m_a_c_c26_x_x_8h_a279762f77bf9dc5e5e12f14db1fdbaba}\label{_u_d_m_a_c_c26_x_x_8h_a279762f77bf9dc5e5e12f14db1fdbaba}} 
\index{UDMACC26XX.h@{UDMACC26XX.h}!UDMACC26XX\_hwiIntFxn@{UDMACC26XX\_hwiIntFxn}}
\index{UDMACC26XX\_hwiIntFxn@{UDMACC26XX\_hwiIntFxn}!UDMACC26XX.h@{UDMACC26XX.h}}
\doxysubsubsection{\texorpdfstring{UDMACC26XX\_hwiIntFxn()}{UDMACC26XX\_hwiIntFxn()}}
{\footnotesize\ttfamily void U\+D\+M\+A\+C\+C26\+X\+X\+\_\+hwi\+Int\+Fxn (\begin{DoxyParamCaption}\item[{U\+Arg}]{arg }\end{DoxyParamCaption})}



Handler called if the D\+MA gets an error during transfer. 

This function will clear the error.


\begin{DoxyParams}{Parameters}
{\em arg} & A user defined argument.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none 
\end{DoxyReturn}


Definition at line 66 of file U\+D\+M\+A\+C\+C26\+X\+X.\+c.

\mbox{\Hypertarget{_u_d_m_a_c_c26_x_x_8h_a8bb3d9eff25abd3378f9cbc3189440bf}\label{_u_d_m_a_c_c26_x_x_8h_a8bb3d9eff25abd3378f9cbc3189440bf}} 
\index{UDMACC26XX.h@{UDMACC26XX.h}!UDMACC26XX\_init@{UDMACC26XX\_init}}
\index{UDMACC26XX\_init@{UDMACC26XX\_init}!UDMACC26XX.h@{UDMACC26XX.h}}
\doxysubsubsection{\texorpdfstring{UDMACC26XX\_init()}{UDMACC26XX\_init()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE void U\+D\+M\+A\+C\+C26\+X\+X\+\_\+init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_a969a9feb0f822c4764ef1da2ff5066cf}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+Handle}}}]{handle }\end{DoxyParamCaption})}



Function to initialize the C\+C26\+XX D\+MA driver. 

The function will set the is\+Open flag to false, and should be called prior to opening the D\+MA driver.

\begin{DoxyPrecond}{Precondition}
Calling context\+: Hwi, Swi, Task
\end{DoxyPrecond}
\begin{DoxyReturn}{Returns}
none
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_aa7a244c7cfec8551f11ad5d4b5afa0ff}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+open()}} 
\end{DoxySeeAlso}


Definition at line 254 of file U\+D\+M\+A\+C\+C26\+X\+X.\+h.

\mbox{\Hypertarget{_u_d_m_a_c_c26_x_x_8h_aa7a244c7cfec8551f11ad5d4b5afa0ff}\label{_u_d_m_a_c_c26_x_x_8h_aa7a244c7cfec8551f11ad5d4b5afa0ff}} 
\index{UDMACC26XX.h@{UDMACC26XX.h}!UDMACC26XX\_open@{UDMACC26XX\_open}}
\index{UDMACC26XX\_open@{UDMACC26XX\_open}!UDMACC26XX.h@{UDMACC26XX.h}}
\doxysubsubsection{\texorpdfstring{UDMACC26XX\_open()}{UDMACC26XX\_open()}}
{\footnotesize\ttfamily \mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_a969a9feb0f822c4764ef1da2ff5066cf}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+Handle}} U\+D\+M\+A\+C\+C26\+X\+X\+\_\+open (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



Function to initialize the C\+C26\+XX D\+MA peripheral. 

The function will set a dependency on the peripheral power domain, i.\+e. power up the module and enable the clock. Note this function always uses the first D\+MA entry in the global U\+D\+M\+A\+C\+C26\+X\+X\+\_\+config list.

\begin{DoxyPrecond}{Precondition}
\mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_a8bb3d9eff25abd3378f9cbc3189440bf}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+init()}} has to be called first. Calling context\+: Task
\end{DoxyPrecond}
\begin{DoxyReturn}{Returns}
U\+D\+M\+A\+C\+C26\+X\+X\+\_\+\+Handle on success or N\+U\+LL if error or if it has been already opened
\end{DoxyReturn}
\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{_u_d_m_a_c_c26_x_x_8h_a5529a47329f27d70c490c5ed1c1b19f0}{U\+D\+M\+A\+C\+C26\+X\+X\+\_\+close()}} 
\end{DoxySeeAlso}


Definition at line 82 of file U\+D\+M\+A\+C\+C26\+X\+X.\+c.

