{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724985784428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724985784429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 30 10:43:03 2024 " "Processing started: Fri Aug 30 10:43:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724985784429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724985784429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off scfifo -c scfifo " "Command: quartus_map --read_settings_files=on --write_settings_files=off scfifo -c scfifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724985784429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724985784988 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724985784988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/scfifo/rtl/scfifo_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/scfifo/rtl/scfifo_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_top " "Found entity 1: scfifo_top" {  } { { "../rtl/scfifo_top.v" "" { Text "D:/git-repository/fpga_training/scfifo/rtl/scfifo_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724985794447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724985794447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/scfifo/rtl/scfifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/scfifo/rtl/scfifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ctrl " "Found entity 1: scfifo_ctrl" {  } { { "../rtl/scfifo_ctrl.v" "" { Text "D:/git-repository/fpga_training/scfifo/rtl/scfifo_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724985794451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724985794451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_scfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_scfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_scfifo " "Found entity 1: ip_scfifo" {  } { { "ip_scfifo.v" "" { Text "D:/git-repository/fpga_training/scfifo/prj/ip_scfifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724985794455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724985794455 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "scfifo_top " "Elaborating entity \"scfifo_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724985794519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_scfifo ip_scfifo:ip_scfifo_inst " "Elaborating entity \"ip_scfifo\" for hierarchy \"ip_scfifo:ip_scfifo_inst\"" {  } { { "../rtl/scfifo_top.v" "ip_scfifo_inst" { Text "D:/git-repository/fpga_training/scfifo/rtl/scfifo_top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724985794558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ip_scfifo:ip_scfifo_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ip_scfifo:ip_scfifo_inst\|scfifo:scfifo_component\"" {  } { { "ip_scfifo.v" "scfifo_component" { Text "D:/git-repository/fpga_training/scfifo/prj/ip_scfifo.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724985794781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ip_scfifo:ip_scfifo_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ip_scfifo:ip_scfifo_inst\|scfifo:scfifo_component\"" {  } { { "ip_scfifo.v" "" { Text "D:/git-repository/fpga_training/scfifo/prj/ip_scfifo.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724985794783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ip_scfifo:ip_scfifo_inst\|scfifo:scfifo_component " "Instantiated megafunction \"ip_scfifo:ip_scfifo_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724985794783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 3 " "Parameter \"almost_empty_value\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724985794783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 253 " "Parameter \"almost_full_value\" = \"253\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724985794783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724985794783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724985794783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724985794783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724985794783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724985794783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724985794783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724985794783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724985794783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724985794783 ""}  } { { "ip_scfifo.v" "" { Text "D:/git-repository/fpga_training/scfifo/prj/ip_scfifo.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724985794783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_c8a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_c8a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_c8a1 " "Found entity 1: scfifo_c8a1" {  } { { "db/scfifo_c8a1.tdf" "" { Text "D:/git-repository/fpga_training/scfifo/prj/db/scfifo_c8a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724985794846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724985794846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_c8a1 ip_scfifo:ip_scfifo_inst\|scfifo:scfifo_component\|scfifo_c8a1:auto_generated " "Elaborating entity \"scfifo_c8a1\" for hierarchy \"ip_scfifo:ip_scfifo_inst\|scfifo:scfifo_component\|scfifo_c8a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724985794846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ks31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ks31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ks31 " "Found entity 1: a_dpfifo_ks31" {  } { { "db/a_dpfifo_ks31.tdf" "" { Text "D:/git-repository/fpga_training/scfifo/prj/db/a_dpfifo_ks31.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724985794876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724985794876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ks31 ip_scfifo:ip_scfifo_inst\|scfifo:scfifo_component\|scfifo_c8a1:auto_generated\|a_dpfifo_ks31:dpfifo " "Elaborating entity \"a_dpfifo_ks31\" for hierarchy \"ip_scfifo:ip_scfifo_inst\|scfifo:scfifo_component\|scfifo_c8a1:auto_generated\|a_dpfifo_ks31:dpfifo\"" {  } { { "db/scfifo_c8a1.tdf" "dpfifo" { Text "D:/git-repository/fpga_training/scfifo/prj/db/scfifo_c8a1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724985794876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_08f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_08f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_08f " "Found entity 1: a_fefifo_08f" {  } { { "db/a_fefifo_08f.tdf" "" { Text "D:/git-repository/fpga_training/scfifo/prj/db/a_fefifo_08f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724985794903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724985794903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_08f ip_scfifo:ip_scfifo_inst\|scfifo:scfifo_component\|scfifo_c8a1:auto_generated\|a_dpfifo_ks31:dpfifo\|a_fefifo_08f:fifo_state " "Elaborating entity \"a_fefifo_08f\" for hierarchy \"ip_scfifo:ip_scfifo_inst\|scfifo:scfifo_component\|scfifo_c8a1:auto_generated\|a_dpfifo_ks31:dpfifo\|a_fefifo_08f:fifo_state\"" {  } { { "db/a_dpfifo_ks31.tdf" "fifo_state" { Text "D:/git-repository/fpga_training/scfifo/prj/db/a_dpfifo_ks31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724985794903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fo7 " "Found entity 1: cntr_fo7" {  } { { "db/cntr_fo7.tdf" "" { Text "D:/git-repository/fpga_training/scfifo/prj/db/cntr_fo7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724985794968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724985794968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fo7 ip_scfifo:ip_scfifo_inst\|scfifo:scfifo_component\|scfifo_c8a1:auto_generated\|a_dpfifo_ks31:dpfifo\|a_fefifo_08f:fifo_state\|cntr_fo7:count_usedw " "Elaborating entity \"cntr_fo7\" for hierarchy \"ip_scfifo:ip_scfifo_inst\|scfifo:scfifo_component\|scfifo_c8a1:auto_generated\|a_dpfifo_ks31:dpfifo\|a_fefifo_08f:fifo_state\|cntr_fo7:count_usedw\"" {  } { { "db/a_fefifo_08f.tdf" "count_usedw" { Text "D:/git-repository/fpga_training/scfifo/prj/db/a_fefifo_08f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724985794968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_skm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_skm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_skm1 " "Found entity 1: altsyncram_skm1" {  } { { "db/altsyncram_skm1.tdf" "" { Text "D:/git-repository/fpga_training/scfifo/prj/db/altsyncram_skm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724985795035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724985795035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_skm1 ip_scfifo:ip_scfifo_inst\|scfifo:scfifo_component\|scfifo_c8a1:auto_generated\|a_dpfifo_ks31:dpfifo\|altsyncram_skm1:FIFOram " "Elaborating entity \"altsyncram_skm1\" for hierarchy \"ip_scfifo:ip_scfifo_inst\|scfifo:scfifo_component\|scfifo_c8a1:auto_generated\|a_dpfifo_ks31:dpfifo\|altsyncram_skm1:FIFOram\"" {  } { { "db/a_dpfifo_ks31.tdf" "FIFOram" { Text "D:/git-repository/fpga_training/scfifo/prj/db/a_dpfifo_ks31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724985795035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ob " "Found entity 1: cntr_3ob" {  } { { "db/cntr_3ob.tdf" "" { Text "D:/git-repository/fpga_training/scfifo/prj/db/cntr_3ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724985795092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724985795092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3ob ip_scfifo:ip_scfifo_inst\|scfifo:scfifo_component\|scfifo_c8a1:auto_generated\|a_dpfifo_ks31:dpfifo\|cntr_3ob:rd_ptr_count " "Elaborating entity \"cntr_3ob\" for hierarchy \"ip_scfifo:ip_scfifo_inst\|scfifo:scfifo_component\|scfifo_c8a1:auto_generated\|a_dpfifo_ks31:dpfifo\|cntr_3ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_ks31.tdf" "rd_ptr_count" { Text "D:/git-repository/fpga_training/scfifo/prj/db/a_dpfifo_ks31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724985795092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ctrl scfifo_ctrl:scfifo_ctrl_inst " "Elaborating entity \"scfifo_ctrl\" for hierarchy \"scfifo_ctrl:scfifo_ctrl_inst\"" {  } { { "../rtl/scfifo_top.v" "scfifo_ctrl_inst" { Text "D:/git-repository/fpga_training/scfifo/rtl/scfifo_top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724985795097 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1724985795630 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724985796151 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724985796151 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724985796226 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724985796226 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724985796226 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1724985796226 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724985796226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724985796249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 30 10:43:16 2024 " "Processing ended: Fri Aug 30 10:43:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724985796249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724985796249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724985796249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724985796249 ""}
