Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 17 15:23:40 2021
| Host         : Chiro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file memory_top_timing_summary_routed.rpt -pb memory_top_timing_summary_routed.pb -rpx memory_top_timing_summary_routed.rpx -warn_on_violation
| Design       : memory_top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     44.196        0.000                      0                  125        0.100        0.000                      0                  125        2.633        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_div  {0.000 25.000}     50.000          20.000          
  clkfbout_clk_div  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_div       44.196        0.000                      0                  125        0.100        0.000                      0                  125       24.500        0.000                       0                    54  
  clkfbout_clk_div                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_div
  To Clock:  clk_out1_clk_div

Setup :            0  Failing Endpoints,  Worst Slack       44.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.196ns  (required time - arrival time)
  Source:                 u_memory_w_r/tim_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_div rise@50.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.145ns (21.389%)  route 4.208ns (78.611%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 48.024 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          1.630    -2.361    u_memory_w_r/CLK
    SLICE_X10Y111        FDCE                                         r  u_memory_w_r/tim_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDCE (Prop_fdce_C_Q)         0.478    -1.883 f  u_memory_w_r/tim_reg[29]/Q
                         net (fo=3, routed)           1.114    -0.770    u_memory_w_r/tim[29]
    SLICE_X10Y112        LUT4 (Prop_lut4_I1_O)        0.295    -0.475 f  u_memory_w_r/FSM_onehot_state[5]_i_12/O
                         net (fo=1, routed)           0.591     0.116    u_memory_w_r/FSM_onehot_state[5]_i_12_n_0
    SLICE_X9Y109         LUT5 (Prop_lut5_I4_O)        0.124     0.240 f  u_memory_w_r/FSM_onehot_state[5]_i_8/O
                         net (fo=3, routed)           0.640     0.880    u_memory_w_r/FSM_onehot_state[5]_i_8_n_0
    SLICE_X9Y112         LUT4 (Prop_lut4_I2_O)        0.124     1.004 f  u_memory_w_r/cnt[3]_i_4/O
                         net (fo=34, routed)          1.363     2.367    u_memory_w_r/cnt[3]_i_4_n_0
    SLICE_X8Y112         LUT6 (Prop_lut6_I4_O)        0.124     2.491 r  u_memory_w_r/cnt[3]_i_1/O
                         net (fo=4, routed)           0.500     2.992    u_memory_w_r/cnt[3]_i_1_n_0
    SLICE_X9Y111         FDCE                                         r  u_memory_w_r/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     50.000    50.000 r  
    Y18                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    44.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    46.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          1.508    48.024    u_memory_w_r/CLK
    SLICE_X9Y111         FDCE                                         r  u_memory_w_r/cnt_reg[0]/C
                         clock pessimism             -0.429    47.595    
                         clock uncertainty           -0.202    47.393    
    SLICE_X9Y111         FDCE (Setup_fdce_C_CE)      -0.205    47.188    u_memory_w_r/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         47.188    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                 44.196    

Slack (MET) :             44.196ns  (required time - arrival time)
  Source:                 u_memory_w_r/tim_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_div rise@50.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.145ns (21.389%)  route 4.208ns (78.611%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 48.024 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          1.630    -2.361    u_memory_w_r/CLK
    SLICE_X10Y111        FDCE                                         r  u_memory_w_r/tim_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDCE (Prop_fdce_C_Q)         0.478    -1.883 f  u_memory_w_r/tim_reg[29]/Q
                         net (fo=3, routed)           1.114    -0.770    u_memory_w_r/tim[29]
    SLICE_X10Y112        LUT4 (Prop_lut4_I1_O)        0.295    -0.475 f  u_memory_w_r/FSM_onehot_state[5]_i_12/O
                         net (fo=1, routed)           0.591     0.116    u_memory_w_r/FSM_onehot_state[5]_i_12_n_0
    SLICE_X9Y109         LUT5 (Prop_lut5_I4_O)        0.124     0.240 f  u_memory_w_r/FSM_onehot_state[5]_i_8/O
                         net (fo=3, routed)           0.640     0.880    u_memory_w_r/FSM_onehot_state[5]_i_8_n_0
    SLICE_X9Y112         LUT4 (Prop_lut4_I2_O)        0.124     1.004 f  u_memory_w_r/cnt[3]_i_4/O
                         net (fo=34, routed)          1.363     2.367    u_memory_w_r/cnt[3]_i_4_n_0
    SLICE_X8Y112         LUT6 (Prop_lut6_I4_O)        0.124     2.491 r  u_memory_w_r/cnt[3]_i_1/O
                         net (fo=4, routed)           0.500     2.992    u_memory_w_r/cnt[3]_i_1_n_0
    SLICE_X9Y111         FDCE                                         r  u_memory_w_r/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     50.000    50.000 r  
    Y18                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    44.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    46.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          1.508    48.024    u_memory_w_r/CLK
    SLICE_X9Y111         FDCE                                         r  u_memory_w_r/cnt_reg[1]/C
                         clock pessimism             -0.429    47.595    
                         clock uncertainty           -0.202    47.393    
    SLICE_X9Y111         FDCE (Setup_fdce_C_CE)      -0.205    47.188    u_memory_w_r/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         47.188    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                 44.196    

Slack (MET) :             44.196ns  (required time - arrival time)
  Source:                 u_memory_w_r/tim_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_div rise@50.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.145ns (21.389%)  route 4.208ns (78.611%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 48.024 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          1.630    -2.361    u_memory_w_r/CLK
    SLICE_X10Y111        FDCE                                         r  u_memory_w_r/tim_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDCE (Prop_fdce_C_Q)         0.478    -1.883 f  u_memory_w_r/tim_reg[29]/Q
                         net (fo=3, routed)           1.114    -0.770    u_memory_w_r/tim[29]
    SLICE_X10Y112        LUT4 (Prop_lut4_I1_O)        0.295    -0.475 f  u_memory_w_r/FSM_onehot_state[5]_i_12/O
                         net (fo=1, routed)           0.591     0.116    u_memory_w_r/FSM_onehot_state[5]_i_12_n_0
    SLICE_X9Y109         LUT5 (Prop_lut5_I4_O)        0.124     0.240 f  u_memory_w_r/FSM_onehot_state[5]_i_8/O
                         net (fo=3, routed)           0.640     0.880    u_memory_w_r/FSM_onehot_state[5]_i_8_n_0
    SLICE_X9Y112         LUT4 (Prop_lut4_I2_O)        0.124     1.004 f  u_memory_w_r/cnt[3]_i_4/O
                         net (fo=34, routed)          1.363     2.367    u_memory_w_r/cnt[3]_i_4_n_0
    SLICE_X8Y112         LUT6 (Prop_lut6_I4_O)        0.124     2.491 r  u_memory_w_r/cnt[3]_i_1/O
                         net (fo=4, routed)           0.500     2.992    u_memory_w_r/cnt[3]_i_1_n_0
    SLICE_X9Y111         FDCE                                         r  u_memory_w_r/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     50.000    50.000 r  
    Y18                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    44.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    46.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          1.508    48.024    u_memory_w_r/CLK
    SLICE_X9Y111         FDCE                                         r  u_memory_w_r/cnt_reg[2]/C
                         clock pessimism             -0.429    47.595    
                         clock uncertainty           -0.202    47.393    
    SLICE_X9Y111         FDCE (Setup_fdce_C_CE)      -0.205    47.188    u_memory_w_r/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         47.188    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                 44.196    

Slack (MET) :             44.196ns  (required time - arrival time)
  Source:                 u_memory_w_r/tim_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_div rise@50.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.145ns (21.389%)  route 4.208ns (78.611%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 48.024 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          1.630    -2.361    u_memory_w_r/CLK
    SLICE_X10Y111        FDCE                                         r  u_memory_w_r/tim_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDCE (Prop_fdce_C_Q)         0.478    -1.883 f  u_memory_w_r/tim_reg[29]/Q
                         net (fo=3, routed)           1.114    -0.770    u_memory_w_r/tim[29]
    SLICE_X10Y112        LUT4 (Prop_lut4_I1_O)        0.295    -0.475 f  u_memory_w_r/FSM_onehot_state[5]_i_12/O
                         net (fo=1, routed)           0.591     0.116    u_memory_w_r/FSM_onehot_state[5]_i_12_n_0
    SLICE_X9Y109         LUT5 (Prop_lut5_I4_O)        0.124     0.240 f  u_memory_w_r/FSM_onehot_state[5]_i_8/O
                         net (fo=3, routed)           0.640     0.880    u_memory_w_r/FSM_onehot_state[5]_i_8_n_0
    SLICE_X9Y112         LUT4 (Prop_lut4_I2_O)        0.124     1.004 f  u_memory_w_r/cnt[3]_i_4/O
                         net (fo=34, routed)          1.363     2.367    u_memory_w_r/cnt[3]_i_4_n_0
    SLICE_X8Y112         LUT6 (Prop_lut6_I4_O)        0.124     2.491 r  u_memory_w_r/cnt[3]_i_1/O
                         net (fo=4, routed)           0.500     2.992    u_memory_w_r/cnt[3]_i_1_n_0
    SLICE_X9Y111         FDCE                                         r  u_memory_w_r/cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     50.000    50.000 r  
    Y18                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    44.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    46.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          1.508    48.024    u_memory_w_r/CLK
    SLICE_X9Y111         FDCE                                         r  u_memory_w_r/cnt_reg[3]/C
                         clock pessimism             -0.429    47.595    
                         clock uncertainty           -0.202    47.393    
    SLICE_X9Y111         FDCE (Setup_fdce_C_CE)      -0.205    47.188    u_memory_w_r/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         47.188    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                 44.196    

Slack (MET) :             44.803ns  (required time - arrival time)
  Source:                 u_memory_w_r/tim_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_div rise@50.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 0.952ns (19.581%)  route 3.910ns (80.419%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 48.102 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          1.628    -2.363    u_memory_w_r/CLK
    SLICE_X9Y112         FDCE                                         r  u_memory_w_r/tim_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDCE (Prop_fdce_C_Q)         0.456    -1.907 f  u_memory_w_r/tim_reg[0]/Q
                         net (fo=3, routed)           0.837    -1.071    u_memory_w_r/tim[0]
    SLICE_X9Y110         LUT4 (Prop_lut4_I0_O)        0.124    -0.947 f  u_memory_w_r/FSM_onehot_state[5]_i_11/O
                         net (fo=1, routed)           0.833    -0.113    u_memory_w_r/FSM_onehot_state[5]_i_11_n_0
    SLICE_X10Y113        LUT5 (Prop_lut5_I4_O)        0.124     0.011 r  u_memory_w_r/FSM_onehot_state[5]_i_7/O
                         net (fo=3, routed)           0.854     0.864    u_memory_w_r/FSM_onehot_state[5]_i_7_n_0
    SLICE_X8Y112         LUT6 (Prop_lut6_I0_O)        0.124     0.988 f  u_memory_w_r/FSM_onehot_state[5]_i_4/O
                         net (fo=1, routed)           0.795     1.783    u_memory_w_r/FSM_onehot_state[5]_i_4_n_0
    SLICE_X7Y112         LUT6 (Prop_lut6_I3_O)        0.124     1.907 r  u_memory_w_r/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.592     2.499    u_memory_w_r/FSM_onehot_state[5]_i_1_n_0
    SLICE_X6Y112         FDPE                                         r  u_memory_w_r/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     50.000    50.000 r  
    Y18                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    44.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    46.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          1.586    48.102    u_memory_w_r/CLK
    SLICE_X6Y112         FDPE                                         r  u_memory_w_r/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.429    47.673    
                         clock uncertainty           -0.202    47.471    
    SLICE_X6Y112         FDPE (Setup_fdpe_C_CE)      -0.169    47.302    u_memory_w_r/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         47.302    
                         arrival time                          -2.499    
  -------------------------------------------------------------------
                         slack                                 44.803    

Slack (MET) :             44.803ns  (required time - arrival time)
  Source:                 u_memory_w_r/tim_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_div rise@50.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 0.952ns (19.581%)  route 3.910ns (80.419%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 48.102 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          1.628    -2.363    u_memory_w_r/CLK
    SLICE_X9Y112         FDCE                                         r  u_memory_w_r/tim_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDCE (Prop_fdce_C_Q)         0.456    -1.907 f  u_memory_w_r/tim_reg[0]/Q
                         net (fo=3, routed)           0.837    -1.071    u_memory_w_r/tim[0]
    SLICE_X9Y110         LUT4 (Prop_lut4_I0_O)        0.124    -0.947 f  u_memory_w_r/FSM_onehot_state[5]_i_11/O
                         net (fo=1, routed)           0.833    -0.113    u_memory_w_r/FSM_onehot_state[5]_i_11_n_0
    SLICE_X10Y113        LUT5 (Prop_lut5_I4_O)        0.124     0.011 r  u_memory_w_r/FSM_onehot_state[5]_i_7/O
                         net (fo=3, routed)           0.854     0.864    u_memory_w_r/FSM_onehot_state[5]_i_7_n_0
    SLICE_X8Y112         LUT6 (Prop_lut6_I0_O)        0.124     0.988 f  u_memory_w_r/FSM_onehot_state[5]_i_4/O
                         net (fo=1, routed)           0.795     1.783    u_memory_w_r/FSM_onehot_state[5]_i_4_n_0
    SLICE_X7Y112         LUT6 (Prop_lut6_I3_O)        0.124     1.907 r  u_memory_w_r/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.592     2.499    u_memory_w_r/FSM_onehot_state[5]_i_1_n_0
    SLICE_X6Y112         FDCE                                         r  u_memory_w_r/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     50.000    50.000 r  
    Y18                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    44.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    46.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          1.586    48.102    u_memory_w_r/CLK
    SLICE_X6Y112         FDCE                                         r  u_memory_w_r/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.429    47.673    
                         clock uncertainty           -0.202    47.471    
    SLICE_X6Y112         FDCE (Setup_fdce_C_CE)      -0.169    47.302    u_memory_w_r/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         47.302    
                         arrival time                          -2.499    
  -------------------------------------------------------------------
                         slack                                 44.803    

Slack (MET) :             44.803ns  (required time - arrival time)
  Source:                 u_memory_w_r/tim_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_div rise@50.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 0.952ns (19.581%)  route 3.910ns (80.419%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 48.102 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          1.628    -2.363    u_memory_w_r/CLK
    SLICE_X9Y112         FDCE                                         r  u_memory_w_r/tim_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDCE (Prop_fdce_C_Q)         0.456    -1.907 f  u_memory_w_r/tim_reg[0]/Q
                         net (fo=3, routed)           0.837    -1.071    u_memory_w_r/tim[0]
    SLICE_X9Y110         LUT4 (Prop_lut4_I0_O)        0.124    -0.947 f  u_memory_w_r/FSM_onehot_state[5]_i_11/O
                         net (fo=1, routed)           0.833    -0.113    u_memory_w_r/FSM_onehot_state[5]_i_11_n_0
    SLICE_X10Y113        LUT5 (Prop_lut5_I4_O)        0.124     0.011 r  u_memory_w_r/FSM_onehot_state[5]_i_7/O
                         net (fo=3, routed)           0.854     0.864    u_memory_w_r/FSM_onehot_state[5]_i_7_n_0
    SLICE_X8Y112         LUT6 (Prop_lut6_I0_O)        0.124     0.988 f  u_memory_w_r/FSM_onehot_state[5]_i_4/O
                         net (fo=1, routed)           0.795     1.783    u_memory_w_r/FSM_onehot_state[5]_i_4_n_0
    SLICE_X7Y112         LUT6 (Prop_lut6_I3_O)        0.124     1.907 r  u_memory_w_r/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.592     2.499    u_memory_w_r/FSM_onehot_state[5]_i_1_n_0
    SLICE_X6Y112         FDCE                                         r  u_memory_w_r/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     50.000    50.000 r  
    Y18                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    44.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    46.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          1.586    48.102    u_memory_w_r/CLK
    SLICE_X6Y112         FDCE                                         r  u_memory_w_r/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.429    47.673    
                         clock uncertainty           -0.202    47.471    
    SLICE_X6Y112         FDCE (Setup_fdce_C_CE)      -0.169    47.302    u_memory_w_r/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         47.302    
                         arrival time                          -2.499    
  -------------------------------------------------------------------
                         slack                                 44.803    

Slack (MET) :             44.911ns  (required time - arrival time)
  Source:                 u_memory_w_r/tim_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_div rise@50.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 0.952ns (20.022%)  route 3.803ns (79.978%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.897ns = ( 48.103 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          1.628    -2.363    u_memory_w_r/CLK
    SLICE_X9Y112         FDCE                                         r  u_memory_w_r/tim_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDCE (Prop_fdce_C_Q)         0.456    -1.907 f  u_memory_w_r/tim_reg[0]/Q
                         net (fo=3, routed)           0.837    -1.071    u_memory_w_r/tim[0]
    SLICE_X9Y110         LUT4 (Prop_lut4_I0_O)        0.124    -0.947 f  u_memory_w_r/FSM_onehot_state[5]_i_11/O
                         net (fo=1, routed)           0.833    -0.113    u_memory_w_r/FSM_onehot_state[5]_i_11_n_0
    SLICE_X10Y113        LUT5 (Prop_lut5_I4_O)        0.124     0.011 r  u_memory_w_r/FSM_onehot_state[5]_i_7/O
                         net (fo=3, routed)           0.854     0.864    u_memory_w_r/FSM_onehot_state[5]_i_7_n_0
    SLICE_X8Y112         LUT6 (Prop_lut6_I0_O)        0.124     0.988 f  u_memory_w_r/FSM_onehot_state[5]_i_4/O
                         net (fo=1, routed)           0.795     1.783    u_memory_w_r/FSM_onehot_state[5]_i_4_n_0
    SLICE_X7Y112         LUT6 (Prop_lut6_I3_O)        0.124     1.907 r  u_memory_w_r/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.484     2.392    u_memory_w_r/FSM_onehot_state[5]_i_1_n_0
    SLICE_X6Y111         FDCE                                         r  u_memory_w_r/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     50.000    50.000 r  
    Y18                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    44.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    46.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          1.587    48.103    u_memory_w_r/CLK
    SLICE_X6Y111         FDCE                                         r  u_memory_w_r/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.429    47.674    
                         clock uncertainty           -0.202    47.472    
    SLICE_X6Y111         FDCE (Setup_fdce_C_CE)      -0.169    47.303    u_memory_w_r/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         47.303    
                         arrival time                          -2.392    
  -------------------------------------------------------------------
                         slack                                 44.911    

Slack (MET) :             44.911ns  (required time - arrival time)
  Source:                 u_memory_w_r/tim_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_div rise@50.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 0.952ns (20.022%)  route 3.803ns (79.978%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.897ns = ( 48.103 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          1.628    -2.363    u_memory_w_r/CLK
    SLICE_X9Y112         FDCE                                         r  u_memory_w_r/tim_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDCE (Prop_fdce_C_Q)         0.456    -1.907 f  u_memory_w_r/tim_reg[0]/Q
                         net (fo=3, routed)           0.837    -1.071    u_memory_w_r/tim[0]
    SLICE_X9Y110         LUT4 (Prop_lut4_I0_O)        0.124    -0.947 f  u_memory_w_r/FSM_onehot_state[5]_i_11/O
                         net (fo=1, routed)           0.833    -0.113    u_memory_w_r/FSM_onehot_state[5]_i_11_n_0
    SLICE_X10Y113        LUT5 (Prop_lut5_I4_O)        0.124     0.011 r  u_memory_w_r/FSM_onehot_state[5]_i_7/O
                         net (fo=3, routed)           0.854     0.864    u_memory_w_r/FSM_onehot_state[5]_i_7_n_0
    SLICE_X8Y112         LUT6 (Prop_lut6_I0_O)        0.124     0.988 f  u_memory_w_r/FSM_onehot_state[5]_i_4/O
                         net (fo=1, routed)           0.795     1.783    u_memory_w_r/FSM_onehot_state[5]_i_4_n_0
    SLICE_X7Y112         LUT6 (Prop_lut6_I3_O)        0.124     1.907 r  u_memory_w_r/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.484     2.392    u_memory_w_r/FSM_onehot_state[5]_i_1_n_0
    SLICE_X6Y111         FDCE                                         r  u_memory_w_r/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     50.000    50.000 r  
    Y18                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    44.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    46.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          1.587    48.103    u_memory_w_r/CLK
    SLICE_X6Y111         FDCE                                         r  u_memory_w_r/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.429    47.674    
                         clock uncertainty           -0.202    47.472    
    SLICE_X6Y111         FDCE (Setup_fdce_C_CE)      -0.169    47.303    u_memory_w_r/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         47.303    
                         arrival time                          -2.392    
  -------------------------------------------------------------------
                         slack                                 44.911    

Slack (MET) :             44.956ns  (required time - arrival time)
  Source:                 u_memory_w_r/tim_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_div rise@50.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 0.952ns (20.374%)  route 3.721ns (79.626%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 48.102 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          1.628    -2.363    u_memory_w_r/CLK
    SLICE_X9Y112         FDCE                                         r  u_memory_w_r/tim_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDCE (Prop_fdce_C_Q)         0.456    -1.907 f  u_memory_w_r/tim_reg[0]/Q
                         net (fo=3, routed)           0.837    -1.071    u_memory_w_r/tim[0]
    SLICE_X9Y110         LUT4 (Prop_lut4_I0_O)        0.124    -0.947 f  u_memory_w_r/FSM_onehot_state[5]_i_11/O
                         net (fo=1, routed)           0.833    -0.113    u_memory_w_r/FSM_onehot_state[5]_i_11_n_0
    SLICE_X10Y113        LUT5 (Prop_lut5_I4_O)        0.124     0.011 r  u_memory_w_r/FSM_onehot_state[5]_i_7/O
                         net (fo=3, routed)           0.854     0.864    u_memory_w_r/FSM_onehot_state[5]_i_7_n_0
    SLICE_X8Y112         LUT6 (Prop_lut6_I0_O)        0.124     0.988 f  u_memory_w_r/FSM_onehot_state[5]_i_4/O
                         net (fo=1, routed)           0.795     1.783    u_memory_w_r/FSM_onehot_state[5]_i_4_n_0
    SLICE_X7Y112         LUT6 (Prop_lut6_I3_O)        0.124     1.907 r  u_memory_w_r/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.402     2.309    u_memory_w_r/FSM_onehot_state[5]_i_1_n_0
    SLICE_X7Y112         FDCE                                         r  u_memory_w_r/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                     50.000    50.000 r  
    Y18                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    52.655    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    44.800 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    46.425    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.516 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          1.586    48.102    u_memory_w_r/CLK
    SLICE_X7Y112         FDCE                                         r  u_memory_w_r/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.429    47.673    
                         clock uncertainty           -0.202    47.471    
    SLICE_X7Y112         FDCE (Setup_fdce_C_CE)      -0.205    47.266    u_memory_w_r/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         47.266    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                 44.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_memory_w_r/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.180%)  route 0.266ns (58.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          0.569    -0.482    u_memory_w_r/CLK
    SLICE_X9Y111         FDCE                                         r  u_memory_w_r/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.341 r  u_memory_w_r/cnt_reg[1]/Q
                         net (fo=19, routed)          0.160    -0.181    u_memory_w_r/cnt_reg_n_0_[1]
    SLICE_X8Y111         LUT3 (Prop_lut3_I0_O)        0.045    -0.136 r  u_memory_w_r/u_led_mem_i_13/O
                         net (fo=1, routed)           0.106    -0.030    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          0.879    -0.212    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.214    -0.426    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.130    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_memory_w_r/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.129%)  route 0.216ns (56.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          0.569    -0.482    u_memory_w_r/CLK
    SLICE_X8Y110         FDRE                                         r  u_memory_w_r/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  u_memory_w_r/addra_reg[0]/Q
                         net (fo=2, routed)           0.216    -0.101    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          0.882    -0.209    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.214    -0.423    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.240    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_memory_w_r/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.129%)  route 0.216ns (56.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          0.569    -0.482    u_memory_w_r/CLK
    SLICE_X8Y110         FDRE                                         r  u_memory_w_r/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  u_memory_w_r/addra_reg[1]/Q
                         net (fo=2, routed)           0.216    -0.101    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          0.882    -0.209    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.214    -0.423    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.240    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_memory_w_r/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.129%)  route 0.216ns (56.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          0.569    -0.482    u_memory_w_r/CLK
    SLICE_X8Y110         FDRE                                         r  u_memory_w_r/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  u_memory_w_r/addra_reg[1]/Q
                         net (fo=2, routed)           0.216    -0.101    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          0.879    -0.212    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.214    -0.426    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.243    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_memory_w_r/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.953%)  route 0.218ns (57.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          0.569    -0.482    u_memory_w_r/CLK
    SLICE_X8Y110         FDRE                                         r  u_memory_w_r/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  u_memory_w_r/addra_reg[0]/Q
                         net (fo=2, routed)           0.218    -0.100    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          0.879    -0.212    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.214    -0.426    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.243    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_memory_w_r/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.030%)  route 0.330ns (63.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          0.569    -0.482    u_memory_w_r/CLK
    SLICE_X9Y111         FDCE                                         r  u_memory_w_r/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.341 r  u_memory_w_r/cnt_reg[3]/Q
                         net (fo=20, routed)          0.168    -0.172    u_memory_w_r/Q[0]
    SLICE_X8Y111         LUT4 (Prop_lut4_I0_O)        0.045    -0.127 r  u_memory_w_r/u_led_mem_i_3/O
                         net (fo=1, routed)           0.162     0.035    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[12]
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          0.882    -0.209    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.214    -0.423    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.296    -0.127    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_memory_w_r/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.920%)  route 0.121ns (39.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          0.596    -0.455    u_memory_w_r/CLK
    SLICE_X7Y112         FDCE                                         r  u_memory_w_r/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.314 f  u_memory_w_r/FSM_onehot_state_reg[1]/Q
                         net (fo=10, routed)          0.121    -0.192    u_memory_w_r/state__0[1]
    SLICE_X6Y112         LUT5 (Prop_lut5_I2_O)        0.048    -0.144 r  u_memory_w_r/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    u_memory_w_r/FSM_onehot_state[0]_i_1_n_0
    SLICE_X6Y112         FDPE                                         r  u_memory_w_r/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          0.865    -0.225    u_memory_w_r/CLK
    SLICE_X6Y112         FDPE                                         r  u_memory_w_r/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.216    -0.442    
    SLICE_X6Y112         FDPE (Hold_fdpe_C_D)         0.133    -0.309    u_memory_w_r/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_memory_w_r/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_memory_w_r/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.145%)  route 0.125ns (39.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          0.596    -0.455    u_memory_w_r/CLK
    SLICE_X7Y112         FDCE                                         r  u_memory_w_r/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.314 f  u_memory_w_r/FSM_onehot_state_reg[1]/Q
                         net (fo=10, routed)          0.125    -0.188    u_memory_w_r/state__0[1]
    SLICE_X6Y112         LUT3 (Prop_lut3_I1_O)        0.048    -0.140 r  u_memory_w_r/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    u_memory_w_r/FSM_onehot_state[3]_i_1_n_0
    SLICE_X6Y112         FDCE                                         r  u_memory_w_r/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          0.865    -0.225    u_memory_w_r/CLK
    SLICE_X6Y112         FDCE                                         r  u_memory_w_r/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.216    -0.442    
    SLICE_X6Y112         FDCE (Hold_fdce_C_D)         0.133    -0.309    u_memory_w_r/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_memory_w_r/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.189ns (41.602%)  route 0.265ns (58.398%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          0.569    -0.482    u_memory_w_r/CLK
    SLICE_X9Y111         FDCE                                         r  u_memory_w_r/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.341 r  u_memory_w_r/cnt_reg[1]/Q
                         net (fo=19, routed)          0.156    -0.185    u_memory_w_r/cnt_reg_n_0_[1]
    SLICE_X8Y111         LUT4 (Prop_lut4_I2_O)        0.048    -0.137 r  u_memory_w_r/u_led_mem_i_12/O
                         net (fo=1, routed)           0.110    -0.027    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          0.879    -0.212    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.214    -0.426    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.230    -0.196    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_memory_w_r/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.218%)  route 0.163ns (49.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          0.567    -0.484    u_memory_w_r/CLK
    SLICE_X8Y113         FDRE                                         r  u_memory_w_r/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.164    -0.320 r  u_memory_w_r/ena_reg/Q
                         net (fo=3, routed)           0.163    -0.157    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_clk_div/inst/clk_in1_clk_div
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_clk_div/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=52, routed)          0.879    -0.212    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.214    -0.426    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.330    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_div
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk_div/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y44    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y44    u_led_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0   u_clk_div/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X8Y110    u_memory_w_r/addra_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X8Y110    u_memory_w_r/addra_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X8Y110    u_memory_w_r/addra_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X8Y110    u_memory_w_r/addra_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X8Y113    u_memory_w_r/ena_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X9Y112    u_memory_w_r/tim_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y113    u_memory_w_r/ena_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X9Y112    u_memory_w_r/tim_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X10Y113   u_memory_w_r/tim_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X10Y113   u_memory_w_r/tim_reg[25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X10Y113   u_memory_w_r/tim_reg[26]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X10Y113   u_memory_w_r/tim_reg[27]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X10Y113   u_memory_w_r/tim_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y111    u_memory_w_r/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y111    u_memory_w_r/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y111    u_memory_w_r/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y110    u_memory_w_r/addra_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y110    u_memory_w_r/addra_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y110    u_memory_w_r/addra_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y110    u_memory_w_r/addra_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y110    u_memory_w_r/addra_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y110    u_memory_w_r/addra_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y110    u_memory_w_r/addra_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y110    u_memory_w_r/addra_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X8Y113    u_memory_w_r/ena_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X9Y112    u_memory_w_r/tim_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_div
  To Clock:  clkfbout_clk_div

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_div
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk_div/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   u_clk_div/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  u_clk_div/inst/plle2_adv_inst/CLKFBOUT



