{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 22 21:04:11 2010 " "Info: Processing started: Mon Nov 22 21:04:11 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "h_sync_b " "Info: Detected ripple clock \"h_sync_b\" as buffer" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 193 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "h_sync_b" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register vertikal_citac\[7\] register vertikal_citac\[3\] 231.43 MHz 4.321 ns Internal " "Info: Clock \"clock\" has Internal fmax of 231.43 MHz between source register \"vertikal_citac\[7\]\" and destination register \"vertikal_citac\[3\]\" (period= 4.321 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.107 ns + Longest register register " "Info: + Longest register to register delay is 4.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vertikal_citac\[7\] 1 REG LCFF_X37_Y15_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y15_N23; Fanout = 3; REG Node = 'vertikal_citac\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vertikal_citac[7] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.406 ns) 1.133 ns Equal4~0 2 COMB LCCOMB_X36_Y15_N0 5 " "Info: 2: + IC(0.727 ns) + CELL(0.406 ns) = 1.133 ns; Loc. = LCCOMB_X36_Y15_N0; Fanout = 5; COMB Node = 'Equal4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { vertikal_citac[7] Equal4~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.410 ns) 2.019 ns Selector18~1 3 COMB LCCOMB_X37_Y15_N0 6 " "Info: 3: + IC(0.476 ns) + CELL(0.410 ns) = 2.019 ns; Loc. = LCCOMB_X37_Y15_N0; Fanout = 6; COMB Node = 'Selector18~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { Equal4~0 Selector18~1 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.416 ns) 2.693 ns vertikal_citac\[5\]~20 4 COMB LCCOMB_X37_Y15_N4 1 " "Info: 4: + IC(0.258 ns) + CELL(0.416 ns) = 2.693 ns; Loc. = LCCOMB_X37_Y15_N4; Fanout = 1; COMB Node = 'vertikal_citac\[5\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { Selector18~1 vertikal_citac[5]~20 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 3.219 ns vertikal_citac\[5\]~21 5 COMB LCCOMB_X37_Y15_N6 12 " "Info: 5: + IC(0.251 ns) + CELL(0.275 ns) = 3.219 ns; Loc. = LCCOMB_X37_Y15_N6; Fanout = 12; COMB Node = 'vertikal_citac\[5\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { vertikal_citac[5]~20 vertikal_citac[5]~21 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.659 ns) 4.107 ns vertikal_citac\[3\] 6 REG LCFF_X37_Y15_N15 3 " "Info: 6: + IC(0.229 ns) + CELL(0.659 ns) = 4.107 ns; Loc. = LCFF_X37_Y15_N15; Fanout = 3; REG Node = 'vertikal_citac\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { vertikal_citac[5]~21 vertikal_citac[3] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.166 ns ( 52.74 % ) " "Info: Total cell delay = 2.166 ns ( 52.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.941 ns ( 47.26 % ) " "Info: Total interconnect delay = 1.941 ns ( 47.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.107 ns" { vertikal_citac[7] Equal4~0 Selector18~1 vertikal_citac[5]~20 vertikal_citac[5]~21 vertikal_citac[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.107 ns" { vertikal_citac[7] {} Equal4~0 {} Selector18~1 {} vertikal_citac[5]~20 {} vertikal_citac[5]~21 {} vertikal_citac[3] {} } { 0.000ns 0.727ns 0.476ns 0.258ns 0.251ns 0.229ns } { 0.000ns 0.406ns 0.410ns 0.416ns 0.275ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.198 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 6.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.787 ns) 3.165 ns h_sync_b 2 REG LCFF_X22_Y24_N25 3 " "Info: 2: + IC(1.379 ns) + CELL(0.787 ns) = 3.165 ns; Loc. = LCFF_X22_Y24_N25; Fanout = 3; REG Node = 'h_sync_b'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.166 ns" { clock h_sync_b } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 4.655 ns h_sync_b~clkctrl 3 COMB CLKCTRL_G11 18 " "Info: 3: + IC(1.490 ns) + CELL(0.000 ns) = 4.655 ns; Loc. = CLKCTRL_G11; Fanout = 18; COMB Node = 'h_sync_b~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { h_sync_b h_sync_b~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 6.198 ns vertikal_citac\[3\] 4 REG LCFF_X37_Y15_N15 3 " "Info: 4: + IC(1.006 ns) + CELL(0.537 ns) = 6.198 ns; Loc. = LCFF_X37_Y15_N15; Fanout = 3; REG Node = 'vertikal_citac\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { h_sync_b~clkctrl vertikal_citac[3] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 37.48 % ) " "Info: Total cell delay = 2.323 ns ( 37.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.875 ns ( 62.52 % ) " "Info: Total interconnect delay = 3.875 ns ( 62.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.198 ns" { clock h_sync_b h_sync_b~clkctrl vertikal_citac[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.198 ns" { clock {} clock~combout {} h_sync_b {} h_sync_b~clkctrl {} vertikal_citac[3] {} } { 0.000ns 0.000ns 1.379ns 1.490ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.198 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.787 ns) 3.165 ns h_sync_b 2 REG LCFF_X22_Y24_N25 3 " "Info: 2: + IC(1.379 ns) + CELL(0.787 ns) = 3.165 ns; Loc. = LCFF_X22_Y24_N25; Fanout = 3; REG Node = 'h_sync_b'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.166 ns" { clock h_sync_b } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 4.655 ns h_sync_b~clkctrl 3 COMB CLKCTRL_G11 18 " "Info: 3: + IC(1.490 ns) + CELL(0.000 ns) = 4.655 ns; Loc. = CLKCTRL_G11; Fanout = 18; COMB Node = 'h_sync_b~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { h_sync_b h_sync_b~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 6.198 ns vertikal_citac\[7\] 4 REG LCFF_X37_Y15_N23 3 " "Info: 4: + IC(1.006 ns) + CELL(0.537 ns) = 6.198 ns; Loc. = LCFF_X37_Y15_N23; Fanout = 3; REG Node = 'vertikal_citac\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { h_sync_b~clkctrl vertikal_citac[7] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 37.48 % ) " "Info: Total cell delay = 2.323 ns ( 37.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.875 ns ( 62.52 % ) " "Info: Total interconnect delay = 3.875 ns ( 62.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.198 ns" { clock h_sync_b h_sync_b~clkctrl vertikal_citac[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.198 ns" { clock {} clock~combout {} h_sync_b {} h_sync_b~clkctrl {} vertikal_citac[7] {} } { 0.000ns 0.000ns 1.379ns 1.490ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.198 ns" { clock h_sync_b h_sync_b~clkctrl vertikal_citac[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.198 ns" { clock {} clock~combout {} h_sync_b {} h_sync_b~clkctrl {} vertikal_citac[3] {} } { 0.000ns 0.000ns 1.379ns 1.490ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.198 ns" { clock h_sync_b h_sync_b~clkctrl vertikal_citac[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.198 ns" { clock {} clock~combout {} h_sync_b {} h_sync_b~clkctrl {} vertikal_citac[7] {} } { 0.000ns 0.000ns 1.379ns 1.490ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 262 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 262 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.107 ns" { vertikal_citac[7] Equal4~0 Selector18~1 vertikal_citac[5]~20 vertikal_citac[5]~21 vertikal_citac[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.107 ns" { vertikal_citac[7] {} Equal4~0 {} Selector18~1 {} vertikal_citac[5]~20 {} vertikal_citac[5]~21 {} vertikal_citac[3] {} } { 0.000ns 0.727ns 0.476ns 0.258ns 0.251ns 0.229ns } { 0.000ns 0.406ns 0.410ns 0.416ns 0.275ns 0.659ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.198 ns" { clock h_sync_b h_sync_b~clkctrl vertikal_citac[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.198 ns" { clock {} clock~combout {} h_sync_b {} h_sync_b~clkctrl {} vertikal_citac[3] {} } { 0.000ns 0.000ns 1.379ns 1.490ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.198 ns" { clock h_sync_b h_sync_b~clkctrl vertikal_citac[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.198 ns" { clock {} clock~combout {} h_sync_b {} h_sync_b~clkctrl {} vertikal_citac[7] {} } { 0.000ns 0.000ns 1.379ns 1.490ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock signal_b\[9\] v_enable 13.814 ns register " "Info: tco from clock \"clock\" to destination pin \"signal_b\[9\]\" through register \"v_enable\" is 13.814 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.193 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.787 ns) 3.165 ns h_sync_b 2 REG LCFF_X22_Y24_N25 3 " "Info: 2: + IC(1.379 ns) + CELL(0.787 ns) = 3.165 ns; Loc. = LCFF_X22_Y24_N25; Fanout = 3; REG Node = 'h_sync_b'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.166 ns" { clock h_sync_b } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 4.655 ns h_sync_b~clkctrl 3 COMB CLKCTRL_G11 18 " "Info: 3: + IC(1.490 ns) + CELL(0.000 ns) = 4.655 ns; Loc. = CLKCTRL_G11; Fanout = 18; COMB Node = 'h_sync_b~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { h_sync_b h_sync_b~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 6.193 ns v_enable 4 REG LCFF_X35_Y15_N11 2 " "Info: 4: + IC(1.001 ns) + CELL(0.537 ns) = 6.193 ns; Loc. = LCFF_X35_Y15_N11; Fanout = 2; REG Node = 'v_enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { h_sync_b~clkctrl v_enable } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 37.51 % ) " "Info: Total cell delay = 2.323 ns ( 37.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.870 ns ( 62.49 % ) " "Info: Total interconnect delay = 3.870 ns ( 62.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.193 ns" { clock h_sync_b h_sync_b~clkctrl v_enable } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.193 ns" { clock {} clock~combout {} h_sync_b {} h_sync_b~clkctrl {} v_enable {} } { 0.000ns 0.000ns 1.379ns 1.490ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.371 ns + Longest register pin " "Info: + Longest register to pin delay is 7.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v_enable 1 REG LCFF_X35_Y15_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y15_N11; Fanout = 2; REG Node = 'v_enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { v_enable } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.422 ns) + CELL(0.150 ns) 2.572 ns signal_r~0 2 COMB LCCOMB_X22_Y24_N8 30 " "Info: 2: + IC(2.422 ns) + CELL(0.150 ns) = 2.572 ns; Loc. = LCCOMB_X22_Y24_N8; Fanout = 30; COMB Node = 'signal_r~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { v_enable signal_r~0 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.011 ns) + CELL(2.788 ns) 7.371 ns signal_b\[9\] 3 PIN PIN_B12 0 " "Info: 3: + IC(2.011 ns) + CELL(2.788 ns) = 7.371 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'signal_b\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.799 ns" { signal_r~0 signal_b[9] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.938 ns ( 39.86 % ) " "Info: Total cell delay = 2.938 ns ( 39.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.433 ns ( 60.14 % ) " "Info: Total interconnect delay = 4.433 ns ( 60.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.371 ns" { v_enable signal_r~0 signal_b[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.371 ns" { v_enable {} signal_r~0 {} signal_b[9] {} } { 0.000ns 2.422ns 2.011ns } { 0.000ns 0.150ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.193 ns" { clock h_sync_b h_sync_b~clkctrl v_enable } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.193 ns" { clock {} clock~combout {} h_sync_b {} h_sync_b~clkctrl {} v_enable {} } { 0.000ns 0.000ns 1.379ns 1.490ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.371 ns" { v_enable signal_r~0 signal_b[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.371 ns" { v_enable {} signal_r~0 {} signal_b[9] {} } { 0.000ns 2.422ns 2.011ns } { 0.000ns 0.150ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clock pixclk 5.544 ns Longest " "Info: Longest tpd from source pin \"clock\" to destination pin \"pixclk\" is 5.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(2.798 ns) 5.544 ns pixclk 2 PIN PIN_B8 0 " "Info: 2: + IC(1.747 ns) + CELL(2.798 ns) = 5.544 ns; Loc. = PIN_B8; Fanout = 0; PIN Node = 'pixclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.545 ns" { clock pixclk } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.797 ns ( 68.49 % ) " "Info: Total cell delay = 3.797 ns ( 68.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.747 ns ( 31.51 % ) " "Info: Total interconnect delay = 1.747 ns ( 31.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.544 ns" { clock pixclk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.544 ns" { clock {} clock~combout {} pixclk {} } { 0.000ns 0.000ns 1.747ns } { 0.000ns 0.999ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 22 21:04:12 2010 " "Info: Processing ended: Mon Nov 22 21:04:12 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
