{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 08 16:37:30 2018 " "Info: Processing started: Fri Jun 08 16:37:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_VGA -c DE0_VGA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_VGA -c DE0_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/KeyBoard.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file V/KeyBoard.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyBoard " "Info: Found entity 1: KeyBoard" {  } { { "V/KeyBoard.v" "" { Text "F:/Project/FPGA/DE0_VGA/V/KeyBoard.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Crash.v(77) " "Warning (10268): Verilog HDL information at Crash.v(77): always construct contains both blocking and non-blocking assignments" {  } { { "V/Crash.v" "" { Text "F:/Project/FPGA/DE0_VGA/V/Crash.v" 77 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/Crash.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file V/Crash.v" { { "Info" "ISGN_ENTITY_NAME" "1 Crash " "Info: Found entity 1: Crash" {  } { { "V/Crash.v" "" { Text "F:/Project/FPGA/DE0_VGA/V/Crash.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/Ball.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file V/Ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ball " "Info: Found entity 1: Ball" {  } { { "V/Ball.v" "" { Text "F:/Project/FPGA/DE0_VGA/V/Ball.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/Slider.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file V/Slider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Slider " "Info: Found entity 1: Slider" {  } { { "V/Slider.v" "" { Text "F:/Project/FPGA/DE0_VGA/V/Slider.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/VGA_Ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file V/VGA_Ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Ctrl " "Info: Found entity 1: VGA_Ctrl" {  } { { "V/VGA_Ctrl.v" "" { Text "F:/Project/FPGA/DE0_VGA/V/VGA_Ctrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/VGA_CLK.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file V/VGA_CLK.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CLK " "Info: Found entity 1: VGA_CLK" {  } { { "V/VGA_CLK.v" "" { Text "F:/Project/FPGA/DE0_VGA/V/VGA_CLK.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/VGA_Pattern.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file V/VGA_Pattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Pattern " "Info: Found entity 1: VGA_Pattern" {  } { { "V/VGA_Pattern.v" "" { Text "F:/Project/FPGA/DE0_VGA/V/VGA_Pattern.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_VGA.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DE0_VGA.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_VGA " "Info: Found entity 1: DE0_VGA" {  } { { "DE0_VGA.v" "" { Text "F:/Project/FPGA/DE0_VGA/DE0_VGA.v" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SLIDER_X_INIT_LOCATION Slider.v(37) " "Error (10161): Verilog HDL error at Slider.v(37): object \"SLIDER_X_INIT_LOCATION\" is not declared" {  } { { "V/Slider.v" "" { Text "F:/Project/FPGA/DE0_VGA/V/Slider.v" 37 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SLIDER_LEFT_BOUNDARY Slider.v(39) " "Error (10161): Verilog HDL error at Slider.v(39): object \"SLIDER_LEFT_BOUNDARY\" is not declared" {  } { { "V/Slider.v" "" { Text "F:/Project/FPGA/DE0_VGA/V/Slider.v" 39 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SLIDER_RIGHT_BOUNDARY Slider.v(42) " "Error (10161): Verilog HDL error at Slider.v(42): object \"SLIDER_RIGHT_BOUNDARY\" is not declared" {  } { { "V/Slider.v" "" { Text "F:/Project/FPGA/DE0_VGA/V/Slider.v" 42 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SLIDER_Y_INIT_LOCATION Slider.v(58) " "Error (10161): Verilog HDL error at Slider.v(58): object \"SLIDER_Y_INIT_LOCATION\" is not declared" {  } { { "V/Slider.v" "" { Text "F:/Project/FPGA/DE0_VGA/V/Slider.v" 58 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SLIDER_UP_BOUNDARY Slider.v(60) " "Error (10161): Verilog HDL error at Slider.v(60): object \"SLIDER_UP_BOUNDARY\" is not declared" {  } { { "V/Slider.v" "" { Text "F:/Project/FPGA/DE0_VGA/V/Slider.v" 60 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SLIDER_DOWN_BOUNDARY Slider.v(63) " "Error (10161): Verilog HDL error at Slider.v(63): object \"SLIDER_DOWN_BOUNDARY\" is not declared" {  } { { "V/Slider.v" "" { Text "F:/Project/FPGA/DE0_VGA/V/Slider.v" 63 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Project/FPGA/DE0_VGA/DE0_VGA.map.smsg " "Info: Generated suppressed messages file F:/Project/FPGA/DE0_VGA/DE0_VGA.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 6 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "276 " "Error: Peak virtual memory: 276 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 08 16:37:30 2018 " "Error: Processing ended: Fri Jun 08 16:37:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 8 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
