/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:13:56 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_AX_RXI_ARB_H__
#define BCHP_RAAGA_AX_RXI_ARB_H__

/***************************************************************************
 *RAAGA_AX_RXI_ARB
 ***************************************************************************/
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_0      0x00c40204 /* [RW] RXI arbitration config register 0 */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_1      0x00c40208 /* [RW] RXI arbitration config register 1 */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_2      0x00c4020c /* [RW] RXI arbitration config register 2 */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_3      0x00c40210 /* [RW] RXI arbitration config register 3 */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_4      0x00c40214 /* [RW] RXI arbitration config register 4 */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_LOW_0 0x00c40218 /* [RW] RXI Address Range Checker Low Address register 0 */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_HIGH_0 0x00c4021c /* [RW] RXI Address Range Checker High Address register 0 */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_LOW_1 0x00c40220 /* [RW] RXI Address Range Checker Low Address register 1 */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_HIGH_1 0x00c40224 /* [RW] RXI Address Range Checker High Address register 1 */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_LOW_2 0x00c40228 /* [RW] RXI Address Range Checker Low Address register 2 */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_HIGH_2 0x00c4022c /* [RW] RXI Address Range Checker High Address register 2 */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_LOW_3 0x00c40230 /* [RW] RXI Address Range Checker Low Address register 3 */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_HIGH_3 0x00c40234 /* [RW] RXI Address Range Checker High Address register 3 */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_LOW_4 0x00c40238 /* [RW] RXI Address Range Checker Low Address register 4 */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_HIGH_4 0x00c4023c /* [RW] RXI Address Range Checker High Address register 4 */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_CONTROL    0x00c40240 /* [RW] RXI Address Range Checker Control register */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS     0x00c40244 /* [RO] RXI Address Range Checker Status register */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_CLEAR 0x00c40248 /* [RW] RXI Address Range Checker Status Clear register */

/***************************************************************************
 *RXI_ARB_CFG_0 - RXI arbitration config register 0
 ***************************************************************************/
/* RAAGA_AX_RXI_ARB :: RXI_ARB_CFG_0 :: RR_EN [31:31] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_0_RR_EN_MASK             0x80000000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_0_RR_EN_SHIFT            31
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_0_RR_EN_DEFAULT          0x00000001
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_0_RR_EN_DISABLED         0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_0_RR_EN_ENABLED          1

/* RAAGA_AX_RXI_ARB :: RXI_ARB_CFG_0 :: reserved0 [30:28] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_0_reserved0_MASK         0x70000000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_0_reserved0_SHIFT        28

/* RAAGA_AX_RXI_ARB :: RXI_ARB_CFG_0 :: PRIO_VAL [27:24] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_0_PRIO_VAL_MASK          0x0f000000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_0_PRIO_VAL_SHIFT         24
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_0_PRIO_VAL_DEFAULT       0x00000000

/* RAAGA_AX_RXI_ARB :: RXI_ARB_CFG_0 :: REQGRP_SIZE [23:16] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_0_REQGRP_SIZE_MASK       0x00ff0000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_0_REQGRP_SIZE_SHIFT      16
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_0_REQGRP_SIZE_DEFAULT    0x00000001

/* RAAGA_AX_RXI_ARB :: RXI_ARB_CFG_0 :: BLKOUT_CNT [15:00] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_0_BLKOUT_CNT_MASK        0x0000ffff
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_0_BLKOUT_CNT_SHIFT       0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_0_BLKOUT_CNT_DEFAULT     0x00000000

/***************************************************************************
 *RXI_ARB_CFG_1 - RXI arbitration config register 1
 ***************************************************************************/
/* RAAGA_AX_RXI_ARB :: RXI_ARB_CFG_1 :: RR_EN [31:31] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_1_RR_EN_MASK             0x80000000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_1_RR_EN_SHIFT            31
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_1_RR_EN_DEFAULT          0x00000001
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_1_RR_EN_DISABLED         0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_1_RR_EN_ENABLED          1

/* RAAGA_AX_RXI_ARB :: RXI_ARB_CFG_1 :: reserved0 [30:28] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_1_reserved0_MASK         0x70000000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_1_reserved0_SHIFT        28

/* RAAGA_AX_RXI_ARB :: RXI_ARB_CFG_1 :: PRIO_VAL [27:24] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_1_PRIO_VAL_MASK          0x0f000000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_1_PRIO_VAL_SHIFT         24
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_1_PRIO_VAL_DEFAULT       0x00000000

/* RAAGA_AX_RXI_ARB :: RXI_ARB_CFG_1 :: REQGRP_SIZE [23:16] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_1_REQGRP_SIZE_MASK       0x00ff0000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_1_REQGRP_SIZE_SHIFT      16
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_1_REQGRP_SIZE_DEFAULT    0x00000001

/* RAAGA_AX_RXI_ARB :: RXI_ARB_CFG_1 :: BLKOUT_CNT [15:00] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_1_BLKOUT_CNT_MASK        0x0000ffff
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_1_BLKOUT_CNT_SHIFT       0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_1_BLKOUT_CNT_DEFAULT     0x00000000

/***************************************************************************
 *RXI_ARB_CFG_2 - RXI arbitration config register 2
 ***************************************************************************/
/* RAAGA_AX_RXI_ARB :: RXI_ARB_CFG_2 :: RR_EN [31:31] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_2_RR_EN_MASK             0x80000000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_2_RR_EN_SHIFT            31
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_2_RR_EN_DEFAULT          0x00000001
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_2_RR_EN_DISABLED         0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_2_RR_EN_ENABLED          1

/* RAAGA_AX_RXI_ARB :: RXI_ARB_CFG_2 :: reserved0 [30:28] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_2_reserved0_MASK         0x70000000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_2_reserved0_SHIFT        28

/* RAAGA_AX_RXI_ARB :: RXI_ARB_CFG_2 :: PRIO_VAL [27:24] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_2_PRIO_VAL_MASK          0x0f000000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_2_PRIO_VAL_SHIFT         24
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_2_PRIO_VAL_DEFAULT       0x00000000

/* RAAGA_AX_RXI_ARB :: RXI_ARB_CFG_2 :: REQGRP_SIZE [23:16] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_2_REQGRP_SIZE_MASK       0x00ff0000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_2_REQGRP_SIZE_SHIFT      16
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_2_REQGRP_SIZE_DEFAULT    0x00000001

/* RAAGA_AX_RXI_ARB :: RXI_ARB_CFG_2 :: BLKOUT_CNT [15:00] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_2_BLKOUT_CNT_MASK        0x0000ffff
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_2_BLKOUT_CNT_SHIFT       0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_2_BLKOUT_CNT_DEFAULT     0x00000000

/***************************************************************************
 *RXI_ARB_CFG_3 - RXI arbitration config register 3
 ***************************************************************************/
/* RAAGA_AX_RXI_ARB :: RXI_ARB_CFG_3 :: RR_EN [31:31] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_3_RR_EN_MASK             0x80000000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_3_RR_EN_SHIFT            31
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_3_RR_EN_DEFAULT          0x00000001
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_3_RR_EN_DISABLED         0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_3_RR_EN_ENABLED          1

/* RAAGA_AX_RXI_ARB :: RXI_ARB_CFG_3 :: reserved0 [30:28] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_3_reserved0_MASK         0x70000000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_3_reserved0_SHIFT        28

/* RAAGA_AX_RXI_ARB :: RXI_ARB_CFG_3 :: PRIO_VAL [27:24] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_3_PRIO_VAL_MASK          0x0f000000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_3_PRIO_VAL_SHIFT         24
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_3_PRIO_VAL_DEFAULT       0x00000000

/* RAAGA_AX_RXI_ARB :: RXI_ARB_CFG_3 :: REQGRP_SIZE [23:16] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_3_REQGRP_SIZE_MASK       0x00ff0000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_3_REQGRP_SIZE_SHIFT      16
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_3_REQGRP_SIZE_DEFAULT    0x00000001

/* RAAGA_AX_RXI_ARB :: RXI_ARB_CFG_3 :: BLKOUT_CNT [15:00] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_3_BLKOUT_CNT_MASK        0x0000ffff
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_3_BLKOUT_CNT_SHIFT       0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_3_BLKOUT_CNT_DEFAULT     0x00000000

/***************************************************************************
 *RXI_ARB_CFG_4 - RXI arbitration config register 4
 ***************************************************************************/
/* RAAGA_AX_RXI_ARB :: RXI_ARB_CFG_4 :: RR_EN [31:31] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_4_RR_EN_MASK             0x80000000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_4_RR_EN_SHIFT            31
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_4_RR_EN_DEFAULT          0x00000001
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_4_RR_EN_DISABLED         0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_4_RR_EN_ENABLED          1

/* RAAGA_AX_RXI_ARB :: RXI_ARB_CFG_4 :: reserved0 [30:28] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_4_reserved0_MASK         0x70000000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_4_reserved0_SHIFT        28

/* RAAGA_AX_RXI_ARB :: RXI_ARB_CFG_4 :: PRIO_VAL [27:24] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_4_PRIO_VAL_MASK          0x0f000000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_4_PRIO_VAL_SHIFT         24
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_4_PRIO_VAL_DEFAULT       0x00000000

/* RAAGA_AX_RXI_ARB :: RXI_ARB_CFG_4 :: REQGRP_SIZE [23:16] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_4_REQGRP_SIZE_MASK       0x00ff0000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_4_REQGRP_SIZE_SHIFT      16
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_4_REQGRP_SIZE_DEFAULT    0x00000001

/* RAAGA_AX_RXI_ARB :: RXI_ARB_CFG_4 :: BLKOUT_CNT [15:00] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_4_BLKOUT_CNT_MASK        0x0000ffff
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_4_BLKOUT_CNT_SHIFT       0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARB_CFG_4_BLKOUT_CNT_DEFAULT     0x00000000

/***************************************************************************
 *RXI_ARC_ADDR_LOW_0 - RXI Address Range Checker Low Address register 0
 ***************************************************************************/
/* RAAGA_AX_RXI_ARB :: RXI_ARC_ADDR_LOW_0 :: ADDR [31:00] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_LOW_0_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_LOW_0_ADDR_SHIFT        0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_LOW_0_ADDR_DEFAULT      0x00000000

/***************************************************************************
 *RXI_ARC_ADDR_HIGH_0 - RXI Address Range Checker High Address register 0
 ***************************************************************************/
/* RAAGA_AX_RXI_ARB :: RXI_ARC_ADDR_HIGH_0 :: ADDR [31:00] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_HIGH_0_ADDR_MASK        0xffffffff
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_HIGH_0_ADDR_SHIFT       0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_HIGH_0_ADDR_DEFAULT     0x00000000

/***************************************************************************
 *RXI_ARC_ADDR_LOW_1 - RXI Address Range Checker Low Address register 1
 ***************************************************************************/
/* RAAGA_AX_RXI_ARB :: RXI_ARC_ADDR_LOW_1 :: ADDR [31:00] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_LOW_1_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_LOW_1_ADDR_SHIFT        0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_LOW_1_ADDR_DEFAULT      0x00000000

/***************************************************************************
 *RXI_ARC_ADDR_HIGH_1 - RXI Address Range Checker High Address register 1
 ***************************************************************************/
/* RAAGA_AX_RXI_ARB :: RXI_ARC_ADDR_HIGH_1 :: ADDR [31:00] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_HIGH_1_ADDR_MASK        0xffffffff
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_HIGH_1_ADDR_SHIFT       0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_HIGH_1_ADDR_DEFAULT     0x00000000

/***************************************************************************
 *RXI_ARC_ADDR_LOW_2 - RXI Address Range Checker Low Address register 2
 ***************************************************************************/
/* RAAGA_AX_RXI_ARB :: RXI_ARC_ADDR_LOW_2 :: ADDR [31:00] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_LOW_2_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_LOW_2_ADDR_SHIFT        0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_LOW_2_ADDR_DEFAULT      0x00000000

/***************************************************************************
 *RXI_ARC_ADDR_HIGH_2 - RXI Address Range Checker High Address register 2
 ***************************************************************************/
/* RAAGA_AX_RXI_ARB :: RXI_ARC_ADDR_HIGH_2 :: ADDR [31:00] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_HIGH_2_ADDR_MASK        0xffffffff
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_HIGH_2_ADDR_SHIFT       0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_HIGH_2_ADDR_DEFAULT     0x00000000

/***************************************************************************
 *RXI_ARC_ADDR_LOW_3 - RXI Address Range Checker Low Address register 3
 ***************************************************************************/
/* RAAGA_AX_RXI_ARB :: RXI_ARC_ADDR_LOW_3 :: ADDR [31:00] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_LOW_3_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_LOW_3_ADDR_SHIFT        0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_LOW_3_ADDR_DEFAULT      0x00000000

/***************************************************************************
 *RXI_ARC_ADDR_HIGH_3 - RXI Address Range Checker High Address register 3
 ***************************************************************************/
/* RAAGA_AX_RXI_ARB :: RXI_ARC_ADDR_HIGH_3 :: ADDR [31:00] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_HIGH_3_ADDR_MASK        0xffffffff
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_HIGH_3_ADDR_SHIFT       0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_HIGH_3_ADDR_DEFAULT     0x00000000

/***************************************************************************
 *RXI_ARC_ADDR_LOW_4 - RXI Address Range Checker Low Address register 4
 ***************************************************************************/
/* RAAGA_AX_RXI_ARB :: RXI_ARC_ADDR_LOW_4 :: ADDR [31:00] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_LOW_4_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_LOW_4_ADDR_SHIFT        0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_LOW_4_ADDR_DEFAULT      0x00000000

/***************************************************************************
 *RXI_ARC_ADDR_HIGH_4 - RXI Address Range Checker High Address register 4
 ***************************************************************************/
/* RAAGA_AX_RXI_ARB :: RXI_ARC_ADDR_HIGH_4 :: ADDR [31:00] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_HIGH_4_ADDR_MASK        0xffffffff
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_HIGH_4_ADDR_SHIFT       0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_ADDR_HIGH_4_ADDR_DEFAULT     0x00000000

/***************************************************************************
 *RXI_ARC_CONTROL - RXI Address Range Checker Control register
 ***************************************************************************/
/* RAAGA_AX_RXI_ARB :: RXI_ARC_CONTROL :: reserved0 [31:05] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_CONTROL_reserved0_MASK       0xffffffe0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_CONTROL_reserved0_SHIFT      5

/* RAAGA_AX_RXI_ARB :: RXI_ARC_CONTROL :: EN_CLIENT4 [04:04] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_CONTROL_EN_CLIENT4_MASK      0x00000010
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_CONTROL_EN_CLIENT4_SHIFT     4
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_CONTROL_EN_CLIENT4_DEFAULT   0x00000000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_CONTROL_EN_CLIENT4_DISABLED  0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_CONTROL_EN_CLIENT4_ENABLED   1

/* RAAGA_AX_RXI_ARB :: RXI_ARC_CONTROL :: EN_CLIENT3 [03:03] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_CONTROL_EN_CLIENT3_MASK      0x00000008
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_CONTROL_EN_CLIENT3_SHIFT     3
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_CONTROL_EN_CLIENT3_DEFAULT   0x00000000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_CONTROL_EN_CLIENT3_DISABLED  0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_CONTROL_EN_CLIENT3_ENABLED   1

/* RAAGA_AX_RXI_ARB :: RXI_ARC_CONTROL :: EN_CLIENT2 [02:02] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_CONTROL_EN_CLIENT2_MASK      0x00000004
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_CONTROL_EN_CLIENT2_SHIFT     2
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_CONTROL_EN_CLIENT2_DEFAULT   0x00000000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_CONTROL_EN_CLIENT2_DISABLED  0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_CONTROL_EN_CLIENT2_ENABLED   1

/* RAAGA_AX_RXI_ARB :: RXI_ARC_CONTROL :: EN_CLIENT1 [01:01] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_CONTROL_EN_CLIENT1_MASK      0x00000002
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_CONTROL_EN_CLIENT1_SHIFT     1
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_CONTROL_EN_CLIENT1_DEFAULT   0x00000000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_CONTROL_EN_CLIENT1_DISABLED  0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_CONTROL_EN_CLIENT1_ENABLED   1

/* RAAGA_AX_RXI_ARB :: RXI_ARC_CONTROL :: EN_CLIENT0 [00:00] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_CONTROL_EN_CLIENT0_MASK      0x00000001
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_CONTROL_EN_CLIENT0_SHIFT     0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_CONTROL_EN_CLIENT0_DEFAULT   0x00000000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_CONTROL_EN_CLIENT0_DISABLED  0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_CONTROL_EN_CLIENT0_ENABLED   1

/***************************************************************************
 *RXI_ARC_STATUS - RXI Address Range Checker Status register
 ***************************************************************************/
/* RAAGA_AX_RXI_ARB :: RXI_ARC_STATUS :: reserved0 [31:05] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_reserved0_MASK        0xffffffe0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_reserved0_SHIFT       5

/* RAAGA_AX_RXI_ARB :: RXI_ARC_STATUS :: STATUS_4 [04:04] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_STATUS_4_MASK         0x00000010
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_STATUS_4_SHIFT        4
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_STATUS_4_DEFAULT      0x00000000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_STATUS_4_DIDNT_OCCUR  0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_STATUS_4_OCCURRED     1

/* RAAGA_AX_RXI_ARB :: RXI_ARC_STATUS :: STATUS_3 [03:03] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_STATUS_3_MASK         0x00000008
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_STATUS_3_SHIFT        3
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_STATUS_3_DEFAULT      0x00000000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_STATUS_3_DIDNT_OCCUR  0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_STATUS_3_OCCURRED     1

/* RAAGA_AX_RXI_ARB :: RXI_ARC_STATUS :: STATUS_2 [02:02] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_STATUS_2_MASK         0x00000004
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_STATUS_2_SHIFT        2
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_STATUS_2_DEFAULT      0x00000000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_STATUS_2_DIDNT_OCCUR  0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_STATUS_2_OCCURRED     1

/* RAAGA_AX_RXI_ARB :: RXI_ARC_STATUS :: STATUS_1 [01:01] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_STATUS_1_MASK         0x00000002
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_STATUS_1_SHIFT        1
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_STATUS_1_DEFAULT      0x00000000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_STATUS_1_DIDNT_OCCUR  0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_STATUS_1_OCCURRED     1

/* RAAGA_AX_RXI_ARB :: RXI_ARC_STATUS :: STATUS_0 [00:00] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_STATUS_0_MASK         0x00000001
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_STATUS_0_SHIFT        0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_STATUS_0_DEFAULT      0x00000000
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_STATUS_0_DIDNT_OCCUR  0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_STATUS_0_OCCURRED     1

/***************************************************************************
 *RXI_ARC_STATUS_CLEAR - RXI Address Range Checker Status Clear register
 ***************************************************************************/
/* RAAGA_AX_RXI_ARB :: RXI_ARC_STATUS_CLEAR :: reserved0 [31:05] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_CLEAR_reserved0_MASK  0xffffffe0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_CLEAR_reserved0_SHIFT 5

/* RAAGA_AX_RXI_ARB :: RXI_ARC_STATUS_CLEAR :: CLEAR_4 [04:04] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_CLEAR_CLEAR_4_MASK    0x00000010
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_CLEAR_CLEAR_4_SHIFT   4
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_CLEAR_CLEAR_4_DEFAULT 0x00000000

/* RAAGA_AX_RXI_ARB :: RXI_ARC_STATUS_CLEAR :: CLEAR_3 [03:03] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_CLEAR_CLEAR_3_MASK    0x00000008
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_CLEAR_CLEAR_3_SHIFT   3
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_CLEAR_CLEAR_3_DEFAULT 0x00000000

/* RAAGA_AX_RXI_ARB :: RXI_ARC_STATUS_CLEAR :: CLEAR_2 [02:02] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_CLEAR_CLEAR_2_MASK    0x00000004
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_CLEAR_CLEAR_2_SHIFT   2
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_CLEAR_CLEAR_2_DEFAULT 0x00000000

/* RAAGA_AX_RXI_ARB :: RXI_ARC_STATUS_CLEAR :: CLEAR_1 [01:01] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_CLEAR_CLEAR_1_MASK    0x00000002
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_CLEAR_CLEAR_1_SHIFT   1
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_CLEAR_CLEAR_1_DEFAULT 0x00000000

/* RAAGA_AX_RXI_ARB :: RXI_ARC_STATUS_CLEAR :: CLEAR_0 [00:00] */
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_CLEAR_CLEAR_0_MASK    0x00000001
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_CLEAR_CLEAR_0_SHIFT   0
#define BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS_CLEAR_CLEAR_0_DEFAULT 0x00000000

#endif /* #ifndef BCHP_RAAGA_AX_RXI_ARB_H__ */

/* End of File */
