

================================================================
== Vitis HLS Report for 'RANSAC_PnP_Pipeline_4'
================================================================
* Date:           Sun Feb  5 16:52:12 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  3.456 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       45|       45|  2.700 us|  2.700 us|   45|   45|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       43|       43|         4|          1|          1|    40|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     1|        -|       -|    -|
|Expression           |        -|     -|        0|     242|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|       84|      32|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     1|       84|     319|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+-------------------------------+----------------+
    |              Instance              |             Module            |   Expression   |
    +------------------------------------+-------------------------------+----------------+
    |am_addmul_8ns_9ns_11ns_21_4_1_U120  |am_addmul_8ns_9ns_11ns_21_4_1  |  (i0 + i1) * i2|
    +------------------------------------+-------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |empty_4713_fu_182_p2   |         +|   0|  0|   18|           9|           9|
    |empty_4715_fu_98_p2    |         +|   0|  0|   13|           6|           1|
    |tmp7_fu_176_p2         |         +|   0|  0|   18|           9|           9|
    |empty_4712_fu_170_p2   |         -|   0|  0|   16|           9|           9|
    |exitcond447_fu_104_p2  |      icmp|   0|  0|   10|           6|           6|
    |empty_4714_fu_192_p2   |       shl|   0|  0|  165|           4|          56|
    |ap_enable_pp0          |       xor|   0|  0|    2|           1|           2|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  242|          44|          92|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_i12_i_load  |   9|          2|    6|         12|
    |epnp_we0                                |   9|          2|   56|        112|
    |loop_index_i12_i_fu_62                  |   9|          2|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  45|         10|   70|        140|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |loop_index_i12_i_fu_62            |   6|   0|    6|          0|
    |tmp_s_reg_217                     |   6|   0|    8|          2|
    |tmp_s_reg_217                     |  64|  32|    8|          2|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  84|  32|   30|          4|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-----------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------+-----+-----+------------+-----------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_4|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_4|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_4|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_4|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_4|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_4|  return value|
|epnp_address0  |  out|    8|   ap_memory|                   epnp|         array|
|epnp_ce0       |  out|    1|   ap_memory|                   epnp|         array|
|epnp_we0       |  out|   56|   ap_memory|                   epnp|         array|
|epnp_d0        |  out|  448|   ap_memory|                   epnp|         array|
+---------------+-----+-----+------------+-----------------------+--------------+

