// Seed: 3673825132
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  integer id_10;
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    input supply1 id_2
);
  initial begin : LABEL_0
    id_0 = id_1 == id_2;
    #1;
    id_0 = 1;
    if (!(1)) disable id_4;
  end
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
