{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728607259176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728607259213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 10 21:40:59 2024 " "Processing started: Thu Oct 10 21:40:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728607259213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728607259213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PRINCIPAL -c PRINCIPAL " "Command: quartus_map --read_settings_files=on --write_settings_files=off PRINCIPAL -c PRINCIPAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728607259213 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728607260064 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728607260064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PRINCIPAL " "Found entity 1: PRINCIPAL" {  } { { "PRINCIPAL.bdf" "" { Schematic "C:/Users/unieguilholiveira/Downloads/projeto/PRINCIPAL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607271592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728607271592 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PRINCIPAL " "Elaborating entity \"PRINCIPAL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728607271641 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dec_hex.vhd 2 1 " "Using design file dec_hex.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEC_HEX-SELETOR " "Found design unit 1: DEC_HEX-SELETOR" {  } { { "dec_hex.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/dec_hex.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272202 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEC_HEX " "Found entity 1: DEC_HEX" {  } { { "dec_hex.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/dec_hex.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272202 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1728607272202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC_HEX DEC_HEX:inst2 " "Elaborating entity \"DEC_HEX\" for hierarchy \"DEC_HEX:inst2\"" {  } { { "PRINCIPAL.bdf" "inst2" { Schematic "C:/Users/unieguilholiveira/Downloads/projeto/PRINCIPAL.bdf" { { 16 944 1104 96 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728607272212 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fsm.vhd 2 1 " "Using design file fsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-BEHAVIOR " "Found design unit 1: FSM-BEHAVIOR" {  } { { "fsm.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/fsm.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272241 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "fsm.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/fsm.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272241 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1728607272241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst\"" {  } { { "PRINCIPAL.bdf" "inst" { Schematic "C:/Users/unieguilholiveira/Downloads/projeto/PRINCIPAL.bdf" { { 16 688 848 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728607272241 ""}
{ "Warning" "WSGN_SEARCH_FILE" "enable_2hz.vhd 2 1 " "Using design file enable_2hz.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ENABLE_2HZ-BEHAVIOR " "Found design unit 1: ENABLE_2HZ-BEHAVIOR" {  } { { "enable_2hz.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/enable_2hz.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272268 ""} { "Info" "ISGN_ENTITY_NAME" "1 ENABLE_2HZ " "Found entity 1: ENABLE_2HZ" {  } { { "enable_2hz.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/enable_2hz.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272268 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1728607272268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ENABLE_2HZ ENABLE_2HZ:inst4 " "Elaborating entity \"ENABLE_2HZ\" for hierarchy \"ENABLE_2HZ:inst4\"" {  } { { "PRINCIPAL.bdf" "inst4" { Schematic "C:/Users/unieguilholiveira/Downloads/projeto/PRINCIPAL.bdf" { { 256 552 712 336 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728607272269 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cod_prioridade.vhd 2 1 " "Using design file cod_prioridade.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cod_Prioridade-FLUXO_DE_DADOS " "Found design unit 1: Cod_Prioridade-FLUXO_DE_DADOS" {  } { { "cod_prioridade.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/cod_prioridade.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272296 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cod_Prioridade " "Found entity 1: Cod_Prioridade" {  } { { "cod_prioridade.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/cod_prioridade.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272296 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1728607272296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cod_Prioridade Cod_Prioridade:inst1 " "Elaborating entity \"Cod_Prioridade\" for hierarchy \"Cod_Prioridade:inst1\"" {  } { { "PRINCIPAL.bdf" "inst1" { Schematic "C:/Users/unieguilholiveira/Downloads/projeto/PRINCIPAL.bdf" { { 64 520 640 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728607272296 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncing.vhd 8 4 " "Using design file debouncing.vhd, which is not specified as a design file for the current project, but contains definitions for 8 design units and 4 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flip_d-comportamental " "Found design unit 1: flip_d-comportamental" {  } { { "debouncing.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272323 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 latch_sr-comportamental " "Found design unit 2: latch_sr-comportamental" {  } { { "debouncing.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272323 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 contador_configuravel-comportamental " "Found design unit 3: contador_configuravel-comportamental" {  } { { "debouncing.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272323 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 debouncing-estrutural " "Found design unit 4: debouncing-estrutural" {  } { { "debouncing.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272323 ""} { "Info" "ISGN_ENTITY_NAME" "1 flip_d " "Found entity 1: flip_d" {  } { { "debouncing.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272323 ""} { "Info" "ISGN_ENTITY_NAME" "2 latch_sr " "Found entity 2: latch_sr" {  } { { "debouncing.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272323 ""} { "Info" "ISGN_ENTITY_NAME" "3 contador_configuravel " "Found entity 3: contador_configuravel" {  } { { "debouncing.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272323 ""} { "Info" "ISGN_ENTITY_NAME" "4 debouncing " "Found entity 4: debouncing" {  } { { "debouncing.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272323 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1728607272323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncing debouncing:inst3 " "Elaborating entity \"debouncing\" for hierarchy \"debouncing:inst3\"" {  } { { "PRINCIPAL.bdf" "inst3" { Schematic "C:/Users/unieguilholiveira/Downloads/projeto/PRINCIPAL.bdf" { { 64 312 448 176 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728607272324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_d debouncing:inst3\|flip_d:ff1 " "Elaborating entity \"flip_d\" for hierarchy \"debouncing:inst3\|flip_d:ff1\"" {  } { { "debouncing.vhd" "ff1" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728607272328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_sr debouncing:inst3\|latch_sr:ff2 " "Elaborating entity \"latch_sr\" for hierarchy \"debouncing:inst3\|latch_sr:ff2\"" {  } { { "debouncing.vhd" "ff2" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728607272330 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "estado debouncing.vhd(56) " "VHDL Process Statement warning at debouncing.vhd(56): inferring latch(es) for signal or variable \"estado\", which holds its previous value in one or more paths through the process" {  } { { "debouncing.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728607272332 "|PRINCIPAL|debouncing:inst3|latch_sr:ff2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado debouncing.vhd(56) " "Inferred latch for \"estado\" at debouncing.vhd(56)" {  } { { "debouncing.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728607272332 "|PRINCIPAL|debouncing:inst3|latch_sr:ff2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_configuravel debouncing:inst3\|contador_configuravel:cnt " "Elaborating entity \"contador_configuravel\" for hierarchy \"debouncing:inst3\|contador_configuravel:cnt\"" {  } { { "debouncing.vhd" "cnt" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728607272333 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dec_sim.vhd 2 1 " "Using design file dec_sim.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEC_SIM-SELETOR " "Found design unit 1: DEC_SIM-SELETOR" {  } { { "dec_sim.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/dec_sim.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272360 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEC_SIM " "Found entity 1: DEC_SIM" {  } { { "dec_sim.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/dec_sim.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272360 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1728607272360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC_SIM DEC_SIM:inst7 " "Elaborating entity \"DEC_SIM\" for hierarchy \"DEC_SIM:inst7\"" {  } { { "PRINCIPAL.bdf" "inst7" { Schematic "C:/Users/unieguilholiveira/Downloads/projeto/PRINCIPAL.bdf" { { 112 944 1096 192 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728607272360 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1728607272926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debouncing:inst5\|latch_sr:ff2\|estado " "Latch debouncing:inst5\|latch_sr:ff2\|estado has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debouncing:inst5\|contador_configuravel:cnt\|\\contador:limite_max " "Ports D and ENA on the latch are fed by the same signal debouncing:inst5\|contador_configuravel:cnt\|\\contador:limite_max" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728607272971 ""}  } { { "debouncing.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728607272971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debouncing:inst6\|latch_sr:ff2\|estado " "Latch debouncing:inst6\|latch_sr:ff2\|estado has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debouncing:inst6\|contador_configuravel:cnt\|\\contador:limite_max " "Ports D and ENA on the latch are fed by the same signal debouncing:inst6\|contador_configuravel:cnt\|\\contador:limite_max" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728607272972 ""}  } { { "debouncing.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728607272972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debouncing:inst3\|latch_sr:ff2\|estado " "Latch debouncing:inst3\|latch_sr:ff2\|estado has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debouncing:inst3\|contador_configuravel:cnt\|\\contador:limite_max " "Ports D and ENA on the latch are fed by the same signal debouncing:inst3\|contador_configuravel:cnt\|\\contador:limite_max" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728607272972 ""}  } { { "debouncing.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728607272972 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "H1\[6\] VCC " "Pin \"H1\[6\]\" is stuck at VCC" {  } { { "PRINCIPAL.bdf" "" { Schematic "C:/Users/unieguilholiveira/Downloads/projeto/PRINCIPAL.bdf" { { 136 1136 1312 152 "H1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728607273034 "|PRINCIPAL|H1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1728607273034 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728607273101 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1728607273641 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728607273885 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728607273885 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "328 " "Implemented 328 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728607274033 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728607274033 ""} { "Info" "ICUT_CUT_TM_LCELLS" "303 " "Implemented 303 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728607274033 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728607274033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728607274113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 10 21:41:14 2024 " "Processing ended: Thu Oct 10 21:41:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728607274113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728607274113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728607274113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728607274113 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728607259176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728607259213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 10 21:40:59 2024 " "Processing started: Thu Oct 10 21:40:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728607259213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728607259213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PRINCIPAL -c PRINCIPAL " "Command: quartus_map --read_settings_files=on --write_settings_files=off PRINCIPAL -c PRINCIPAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728607259213 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728607260064 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728607260064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file principal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PRINCIPAL " "Found entity 1: PRINCIPAL" {  } { { "PRINCIPAL.bdf" "" { Schematic "C:/Users/unieguilholiveira/Downloads/projeto/PRINCIPAL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607271592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728607271592 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PRINCIPAL " "Elaborating entity \"PRINCIPAL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728607271641 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dec_hex.vhd 2 1 " "Using design file dec_hex.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEC_HEX-SELETOR " "Found design unit 1: DEC_HEX-SELETOR" {  } { { "dec_hex.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/dec_hex.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272202 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEC_HEX " "Found entity 1: DEC_HEX" {  } { { "dec_hex.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/dec_hex.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272202 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1728607272202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC_HEX DEC_HEX:inst2 " "Elaborating entity \"DEC_HEX\" for hierarchy \"DEC_HEX:inst2\"" {  } { { "PRINCIPAL.bdf" "inst2" { Schematic "C:/Users/unieguilholiveira/Downloads/projeto/PRINCIPAL.bdf" { { 16 944 1104 96 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728607272212 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fsm.vhd 2 1 " "Using design file fsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-BEHAVIOR " "Found design unit 1: FSM-BEHAVIOR" {  } { { "fsm.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/fsm.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272241 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "fsm.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/fsm.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272241 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1728607272241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst\"" {  } { { "PRINCIPAL.bdf" "inst" { Schematic "C:/Users/unieguilholiveira/Downloads/projeto/PRINCIPAL.bdf" { { 16 688 848 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728607272241 ""}
{ "Warning" "WSGN_SEARCH_FILE" "enable_2hz.vhd 2 1 " "Using design file enable_2hz.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ENABLE_2HZ-BEHAVIOR " "Found design unit 1: ENABLE_2HZ-BEHAVIOR" {  } { { "enable_2hz.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/enable_2hz.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272268 ""} { "Info" "ISGN_ENTITY_NAME" "1 ENABLE_2HZ " "Found entity 1: ENABLE_2HZ" {  } { { "enable_2hz.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/enable_2hz.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272268 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1728607272268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ENABLE_2HZ ENABLE_2HZ:inst4 " "Elaborating entity \"ENABLE_2HZ\" for hierarchy \"ENABLE_2HZ:inst4\"" {  } { { "PRINCIPAL.bdf" "inst4" { Schematic "C:/Users/unieguilholiveira/Downloads/projeto/PRINCIPAL.bdf" { { 256 552 712 336 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728607272269 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cod_prioridade.vhd 2 1 " "Using design file cod_prioridade.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cod_Prioridade-FLUXO_DE_DADOS " "Found design unit 1: Cod_Prioridade-FLUXO_DE_DADOS" {  } { { "cod_prioridade.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/cod_prioridade.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272296 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cod_Prioridade " "Found entity 1: Cod_Prioridade" {  } { { "cod_prioridade.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/cod_prioridade.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272296 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1728607272296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cod_Prioridade Cod_Prioridade:inst1 " "Elaborating entity \"Cod_Prioridade\" for hierarchy \"Cod_Prioridade:inst1\"" {  } { { "PRINCIPAL.bdf" "inst1" { Schematic "C:/Users/unieguilholiveira/Downloads/projeto/PRINCIPAL.bdf" { { 64 520 640 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728607272296 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncing.vhd 8 4 " "Using design file debouncing.vhd, which is not specified as a design file for the current project, but contains definitions for 8 design units and 4 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flip_d-comportamental " "Found design unit 1: flip_d-comportamental" {  } { { "debouncing.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272323 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 latch_sr-comportamental " "Found design unit 2: latch_sr-comportamental" {  } { { "debouncing.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272323 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 contador_configuravel-comportamental " "Found design unit 3: contador_configuravel-comportamental" {  } { { "debouncing.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272323 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 debouncing-estrutural " "Found design unit 4: debouncing-estrutural" {  } { { "debouncing.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272323 ""} { "Info" "ISGN_ENTITY_NAME" "1 flip_d " "Found entity 1: flip_d" {  } { { "debouncing.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272323 ""} { "Info" "ISGN_ENTITY_NAME" "2 latch_sr " "Found entity 2: latch_sr" {  } { { "debouncing.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272323 ""} { "Info" "ISGN_ENTITY_NAME" "3 contador_configuravel " "Found entity 3: contador_configuravel" {  } { { "debouncing.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272323 ""} { "Info" "ISGN_ENTITY_NAME" "4 debouncing " "Found entity 4: debouncing" {  } { { "debouncing.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272323 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1728607272323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncing debouncing:inst3 " "Elaborating entity \"debouncing\" for hierarchy \"debouncing:inst3\"" {  } { { "PRINCIPAL.bdf" "inst3" { Schematic "C:/Users/unieguilholiveira/Downloads/projeto/PRINCIPAL.bdf" { { 64 312 448 176 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728607272324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_d debouncing:inst3\|flip_d:ff1 " "Elaborating entity \"flip_d\" for hierarchy \"debouncing:inst3\|flip_d:ff1\"" {  } { { "debouncing.vhd" "ff1" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728607272328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_sr debouncing:inst3\|latch_sr:ff2 " "Elaborating entity \"latch_sr\" for hierarchy \"debouncing:inst3\|latch_sr:ff2\"" {  } { { "debouncing.vhd" "ff2" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728607272330 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "estado debouncing.vhd(56) " "VHDL Process Statement warning at debouncing.vhd(56): inferring latch(es) for signal or variable \"estado\", which holds its previous value in one or more paths through the process" {  } { { "debouncing.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728607272332 "|PRINCIPAL|debouncing:inst3|latch_sr:ff2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado debouncing.vhd(56) " "Inferred latch for \"estado\" at debouncing.vhd(56)" {  } { { "debouncing.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728607272332 "|PRINCIPAL|debouncing:inst3|latch_sr:ff2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_configuravel debouncing:inst3\|contador_configuravel:cnt " "Elaborating entity \"contador_configuravel\" for hierarchy \"debouncing:inst3\|contador_configuravel:cnt\"" {  } { { "debouncing.vhd" "cnt" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728607272333 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dec_sim.vhd 2 1 " "Using design file dec_sim.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEC_SIM-SELETOR " "Found design unit 1: DEC_SIM-SELETOR" {  } { { "dec_sim.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/dec_sim.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272360 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEC_SIM " "Found entity 1: DEC_SIM" {  } { { "dec_sim.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/dec_sim.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728607272360 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1728607272360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC_SIM DEC_SIM:inst7 " "Elaborating entity \"DEC_SIM\" for hierarchy \"DEC_SIM:inst7\"" {  } { { "PRINCIPAL.bdf" "inst7" { Schematic "C:/Users/unieguilholiveira/Downloads/projeto/PRINCIPAL.bdf" { { 112 944 1096 192 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728607272360 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1728607272926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debouncing:inst5\|latch_sr:ff2\|estado " "Latch debouncing:inst5\|latch_sr:ff2\|estado has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debouncing:inst5\|contador_configuravel:cnt\|\\contador:limite_max " "Ports D and ENA on the latch are fed by the same signal debouncing:inst5\|contador_configuravel:cnt\|\\contador:limite_max" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728607272971 ""}  } { { "debouncing.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728607272971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debouncing:inst6\|latch_sr:ff2\|estado " "Latch debouncing:inst6\|latch_sr:ff2\|estado has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debouncing:inst6\|contador_configuravel:cnt\|\\contador:limite_max " "Ports D and ENA on the latch are fed by the same signal debouncing:inst6\|contador_configuravel:cnt\|\\contador:limite_max" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728607272972 ""}  } { { "debouncing.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728607272972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "debouncing:inst3\|latch_sr:ff2\|estado " "Latch debouncing:inst3\|latch_sr:ff2\|estado has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debouncing:inst3\|contador_configuravel:cnt\|\\contador:limite_max " "Ports D and ENA on the latch are fed by the same signal debouncing:inst3\|contador_configuravel:cnt\|\\contador:limite_max" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728607272972 ""}  } { { "debouncing.vhd" "" { Text "C:/Users/unieguilholiveira/Downloads/projeto/debouncing.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728607272972 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "H1\[6\] VCC " "Pin \"H1\[6\]\" is stuck at VCC" {  } { { "PRINCIPAL.bdf" "" { Schematic "C:/Users/unieguilholiveira/Downloads/projeto/PRINCIPAL.bdf" { { 136 1136 1312 152 "H1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728607273034 "|PRINCIPAL|H1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1728607273034 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728607273101 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1728607273641 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728607273885 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728607273885 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "328 " "Implemented 328 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728607274033 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728607274033 ""} { "Info" "ICUT_CUT_TM_LCELLS" "303 " "Implemented 303 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728607274033 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728607274033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728607274113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 10 21:41:14 2024 " "Processing ended: Thu Oct 10 21:41:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728607274113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728607274113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728607274113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728607274113 ""}
