
projekt_e_nucleuo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c2c  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  08006e04  08006e04  00007e04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e58  08006e58  00008020  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006e58  08006e58  00007e58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006e60  08006e60  00008020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e60  08006e60  00007e60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006e64  08006e64  00007e64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000020  20000000  08006e68  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006c8  20000020  08006e88  00008020  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006e8  08006e88  000086e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008020  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015b59  00000000  00000000  00008050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a1a  00000000  00000000  0001dba9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001310  00000000  00000000  000205c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ef0  00000000  00000000  000218d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026f1b  00000000  00000000  000227c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000161b7  00000000  00000000  000496e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe0b0  00000000  00000000  0005f89a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015d94a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005128  00000000  00000000  0015d990  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  00162ab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000020 	.word	0x20000020
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08006dec 	.word	0x08006dec

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000024 	.word	0x20000024
 8000214:	08006dec 	.word	0x08006dec

08000218 <strcmp>:
 8000218:	f810 2b01 	ldrb.w	r2, [r0], #1
 800021c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000220:	2a01      	cmp	r2, #1
 8000222:	bf28      	it	cs
 8000224:	429a      	cmpcs	r2, r3
 8000226:	d0f7      	beq.n	8000218 <strcmp>
 8000228:	1ad0      	subs	r0, r2, r3
 800022a:	4770      	bx	lr

0800022c <__aeabi_uldivmod>:
 800022c:	b953      	cbnz	r3, 8000244 <__aeabi_uldivmod+0x18>
 800022e:	b94a      	cbnz	r2, 8000244 <__aeabi_uldivmod+0x18>
 8000230:	2900      	cmp	r1, #0
 8000232:	bf08      	it	eq
 8000234:	2800      	cmpeq	r0, #0
 8000236:	bf1c      	itt	ne
 8000238:	f04f 31ff 	movne.w	r1, #4294967295
 800023c:	f04f 30ff 	movne.w	r0, #4294967295
 8000240:	f000 b988 	b.w	8000554 <__aeabi_idiv0>
 8000244:	f1ad 0c08 	sub.w	ip, sp, #8
 8000248:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800024c:	f000 f806 	bl	800025c <__udivmoddi4>
 8000250:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000254:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000258:	b004      	add	sp, #16
 800025a:	4770      	bx	lr

0800025c <__udivmoddi4>:
 800025c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000260:	9d08      	ldr	r5, [sp, #32]
 8000262:	468e      	mov	lr, r1
 8000264:	4604      	mov	r4, r0
 8000266:	4688      	mov	r8, r1
 8000268:	2b00      	cmp	r3, #0
 800026a:	d14a      	bne.n	8000302 <__udivmoddi4+0xa6>
 800026c:	428a      	cmp	r2, r1
 800026e:	4617      	mov	r7, r2
 8000270:	d962      	bls.n	8000338 <__udivmoddi4+0xdc>
 8000272:	fab2 f682 	clz	r6, r2
 8000276:	b14e      	cbz	r6, 800028c <__udivmoddi4+0x30>
 8000278:	f1c6 0320 	rsb	r3, r6, #32
 800027c:	fa01 f806 	lsl.w	r8, r1, r6
 8000280:	fa20 f303 	lsr.w	r3, r0, r3
 8000284:	40b7      	lsls	r7, r6
 8000286:	ea43 0808 	orr.w	r8, r3, r8
 800028a:	40b4      	lsls	r4, r6
 800028c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000290:	fa1f fc87 	uxth.w	ip, r7
 8000294:	fbb8 f1fe 	udiv	r1, r8, lr
 8000298:	0c23      	lsrs	r3, r4, #16
 800029a:	fb0e 8811 	mls	r8, lr, r1, r8
 800029e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002a2:	fb01 f20c 	mul.w	r2, r1, ip
 80002a6:	429a      	cmp	r2, r3
 80002a8:	d909      	bls.n	80002be <__udivmoddi4+0x62>
 80002aa:	18fb      	adds	r3, r7, r3
 80002ac:	f101 30ff 	add.w	r0, r1, #4294967295
 80002b0:	f080 80ea 	bcs.w	8000488 <__udivmoddi4+0x22c>
 80002b4:	429a      	cmp	r2, r3
 80002b6:	f240 80e7 	bls.w	8000488 <__udivmoddi4+0x22c>
 80002ba:	3902      	subs	r1, #2
 80002bc:	443b      	add	r3, r7
 80002be:	1a9a      	subs	r2, r3, r2
 80002c0:	b2a3      	uxth	r3, r4
 80002c2:	fbb2 f0fe 	udiv	r0, r2, lr
 80002c6:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ce:	fb00 fc0c 	mul.w	ip, r0, ip
 80002d2:	459c      	cmp	ip, r3
 80002d4:	d909      	bls.n	80002ea <__udivmoddi4+0x8e>
 80002d6:	18fb      	adds	r3, r7, r3
 80002d8:	f100 32ff 	add.w	r2, r0, #4294967295
 80002dc:	f080 80d6 	bcs.w	800048c <__udivmoddi4+0x230>
 80002e0:	459c      	cmp	ip, r3
 80002e2:	f240 80d3 	bls.w	800048c <__udivmoddi4+0x230>
 80002e6:	443b      	add	r3, r7
 80002e8:	3802      	subs	r0, #2
 80002ea:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ee:	eba3 030c 	sub.w	r3, r3, ip
 80002f2:	2100      	movs	r1, #0
 80002f4:	b11d      	cbz	r5, 80002fe <__udivmoddi4+0xa2>
 80002f6:	40f3      	lsrs	r3, r6
 80002f8:	2200      	movs	r2, #0
 80002fa:	e9c5 3200 	strd	r3, r2, [r5]
 80002fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000302:	428b      	cmp	r3, r1
 8000304:	d905      	bls.n	8000312 <__udivmoddi4+0xb6>
 8000306:	b10d      	cbz	r5, 800030c <__udivmoddi4+0xb0>
 8000308:	e9c5 0100 	strd	r0, r1, [r5]
 800030c:	2100      	movs	r1, #0
 800030e:	4608      	mov	r0, r1
 8000310:	e7f5      	b.n	80002fe <__udivmoddi4+0xa2>
 8000312:	fab3 f183 	clz	r1, r3
 8000316:	2900      	cmp	r1, #0
 8000318:	d146      	bne.n	80003a8 <__udivmoddi4+0x14c>
 800031a:	4573      	cmp	r3, lr
 800031c:	d302      	bcc.n	8000324 <__udivmoddi4+0xc8>
 800031e:	4282      	cmp	r2, r0
 8000320:	f200 8105 	bhi.w	800052e <__udivmoddi4+0x2d2>
 8000324:	1a84      	subs	r4, r0, r2
 8000326:	eb6e 0203 	sbc.w	r2, lr, r3
 800032a:	2001      	movs	r0, #1
 800032c:	4690      	mov	r8, r2
 800032e:	2d00      	cmp	r5, #0
 8000330:	d0e5      	beq.n	80002fe <__udivmoddi4+0xa2>
 8000332:	e9c5 4800 	strd	r4, r8, [r5]
 8000336:	e7e2      	b.n	80002fe <__udivmoddi4+0xa2>
 8000338:	2a00      	cmp	r2, #0
 800033a:	f000 8090 	beq.w	800045e <__udivmoddi4+0x202>
 800033e:	fab2 f682 	clz	r6, r2
 8000342:	2e00      	cmp	r6, #0
 8000344:	f040 80a4 	bne.w	8000490 <__udivmoddi4+0x234>
 8000348:	1a8a      	subs	r2, r1, r2
 800034a:	0c03      	lsrs	r3, r0, #16
 800034c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000350:	b280      	uxth	r0, r0
 8000352:	b2bc      	uxth	r4, r7
 8000354:	2101      	movs	r1, #1
 8000356:	fbb2 fcfe 	udiv	ip, r2, lr
 800035a:	fb0e 221c 	mls	r2, lr, ip, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb04 f20c 	mul.w	r2, r4, ip
 8000366:	429a      	cmp	r2, r3
 8000368:	d907      	bls.n	800037a <__udivmoddi4+0x11e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000370:	d202      	bcs.n	8000378 <__udivmoddi4+0x11c>
 8000372:	429a      	cmp	r2, r3
 8000374:	f200 80e0 	bhi.w	8000538 <__udivmoddi4+0x2dc>
 8000378:	46c4      	mov	ip, r8
 800037a:	1a9b      	subs	r3, r3, r2
 800037c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000380:	fb0e 3312 	mls	r3, lr, r2, r3
 8000384:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000388:	fb02 f404 	mul.w	r4, r2, r4
 800038c:	429c      	cmp	r4, r3
 800038e:	d907      	bls.n	80003a0 <__udivmoddi4+0x144>
 8000390:	18fb      	adds	r3, r7, r3
 8000392:	f102 30ff 	add.w	r0, r2, #4294967295
 8000396:	d202      	bcs.n	800039e <__udivmoddi4+0x142>
 8000398:	429c      	cmp	r4, r3
 800039a:	f200 80ca 	bhi.w	8000532 <__udivmoddi4+0x2d6>
 800039e:	4602      	mov	r2, r0
 80003a0:	1b1b      	subs	r3, r3, r4
 80003a2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003a6:	e7a5      	b.n	80002f4 <__udivmoddi4+0x98>
 80003a8:	f1c1 0620 	rsb	r6, r1, #32
 80003ac:	408b      	lsls	r3, r1
 80003ae:	fa22 f706 	lsr.w	r7, r2, r6
 80003b2:	431f      	orrs	r7, r3
 80003b4:	fa0e f401 	lsl.w	r4, lr, r1
 80003b8:	fa20 f306 	lsr.w	r3, r0, r6
 80003bc:	fa2e fe06 	lsr.w	lr, lr, r6
 80003c0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003c4:	4323      	orrs	r3, r4
 80003c6:	fa00 f801 	lsl.w	r8, r0, r1
 80003ca:	fa1f fc87 	uxth.w	ip, r7
 80003ce:	fbbe f0f9 	udiv	r0, lr, r9
 80003d2:	0c1c      	lsrs	r4, r3, #16
 80003d4:	fb09 ee10 	mls	lr, r9, r0, lr
 80003d8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003dc:	fb00 fe0c 	mul.w	lr, r0, ip
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	fa02 f201 	lsl.w	r2, r2, r1
 80003e6:	d909      	bls.n	80003fc <__udivmoddi4+0x1a0>
 80003e8:	193c      	adds	r4, r7, r4
 80003ea:	f100 3aff 	add.w	sl, r0, #4294967295
 80003ee:	f080 809c 	bcs.w	800052a <__udivmoddi4+0x2ce>
 80003f2:	45a6      	cmp	lr, r4
 80003f4:	f240 8099 	bls.w	800052a <__udivmoddi4+0x2ce>
 80003f8:	3802      	subs	r0, #2
 80003fa:	443c      	add	r4, r7
 80003fc:	eba4 040e 	sub.w	r4, r4, lr
 8000400:	fa1f fe83 	uxth.w	lr, r3
 8000404:	fbb4 f3f9 	udiv	r3, r4, r9
 8000408:	fb09 4413 	mls	r4, r9, r3, r4
 800040c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000410:	fb03 fc0c 	mul.w	ip, r3, ip
 8000414:	45a4      	cmp	ip, r4
 8000416:	d908      	bls.n	800042a <__udivmoddi4+0x1ce>
 8000418:	193c      	adds	r4, r7, r4
 800041a:	f103 3eff 	add.w	lr, r3, #4294967295
 800041e:	f080 8082 	bcs.w	8000526 <__udivmoddi4+0x2ca>
 8000422:	45a4      	cmp	ip, r4
 8000424:	d97f      	bls.n	8000526 <__udivmoddi4+0x2ca>
 8000426:	3b02      	subs	r3, #2
 8000428:	443c      	add	r4, r7
 800042a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800042e:	eba4 040c 	sub.w	r4, r4, ip
 8000432:	fba0 ec02 	umull	lr, ip, r0, r2
 8000436:	4564      	cmp	r4, ip
 8000438:	4673      	mov	r3, lr
 800043a:	46e1      	mov	r9, ip
 800043c:	d362      	bcc.n	8000504 <__udivmoddi4+0x2a8>
 800043e:	d05f      	beq.n	8000500 <__udivmoddi4+0x2a4>
 8000440:	b15d      	cbz	r5, 800045a <__udivmoddi4+0x1fe>
 8000442:	ebb8 0203 	subs.w	r2, r8, r3
 8000446:	eb64 0409 	sbc.w	r4, r4, r9
 800044a:	fa04 f606 	lsl.w	r6, r4, r6
 800044e:	fa22 f301 	lsr.w	r3, r2, r1
 8000452:	431e      	orrs	r6, r3
 8000454:	40cc      	lsrs	r4, r1
 8000456:	e9c5 6400 	strd	r6, r4, [r5]
 800045a:	2100      	movs	r1, #0
 800045c:	e74f      	b.n	80002fe <__udivmoddi4+0xa2>
 800045e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000462:	0c01      	lsrs	r1, r0, #16
 8000464:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000468:	b280      	uxth	r0, r0
 800046a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800046e:	463b      	mov	r3, r7
 8000470:	4638      	mov	r0, r7
 8000472:	463c      	mov	r4, r7
 8000474:	46b8      	mov	r8, r7
 8000476:	46be      	mov	lr, r7
 8000478:	2620      	movs	r6, #32
 800047a:	fbb1 f1f7 	udiv	r1, r1, r7
 800047e:	eba2 0208 	sub.w	r2, r2, r8
 8000482:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000486:	e766      	b.n	8000356 <__udivmoddi4+0xfa>
 8000488:	4601      	mov	r1, r0
 800048a:	e718      	b.n	80002be <__udivmoddi4+0x62>
 800048c:	4610      	mov	r0, r2
 800048e:	e72c      	b.n	80002ea <__udivmoddi4+0x8e>
 8000490:	f1c6 0220 	rsb	r2, r6, #32
 8000494:	fa2e f302 	lsr.w	r3, lr, r2
 8000498:	40b7      	lsls	r7, r6
 800049a:	40b1      	lsls	r1, r6
 800049c:	fa20 f202 	lsr.w	r2, r0, r2
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	430a      	orrs	r2, r1
 80004a6:	fbb3 f8fe 	udiv	r8, r3, lr
 80004aa:	b2bc      	uxth	r4, r7
 80004ac:	fb0e 3318 	mls	r3, lr, r8, r3
 80004b0:	0c11      	lsrs	r1, r2, #16
 80004b2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b6:	fb08 f904 	mul.w	r9, r8, r4
 80004ba:	40b0      	lsls	r0, r6
 80004bc:	4589      	cmp	r9, r1
 80004be:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004c2:	b280      	uxth	r0, r0
 80004c4:	d93e      	bls.n	8000544 <__udivmoddi4+0x2e8>
 80004c6:	1879      	adds	r1, r7, r1
 80004c8:	f108 3cff 	add.w	ip, r8, #4294967295
 80004cc:	d201      	bcs.n	80004d2 <__udivmoddi4+0x276>
 80004ce:	4589      	cmp	r9, r1
 80004d0:	d81f      	bhi.n	8000512 <__udivmoddi4+0x2b6>
 80004d2:	eba1 0109 	sub.w	r1, r1, r9
 80004d6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004da:	fb09 f804 	mul.w	r8, r9, r4
 80004de:	fb0e 1119 	mls	r1, lr, r9, r1
 80004e2:	b292      	uxth	r2, r2
 80004e4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004e8:	4542      	cmp	r2, r8
 80004ea:	d229      	bcs.n	8000540 <__udivmoddi4+0x2e4>
 80004ec:	18ba      	adds	r2, r7, r2
 80004ee:	f109 31ff 	add.w	r1, r9, #4294967295
 80004f2:	d2c4      	bcs.n	800047e <__udivmoddi4+0x222>
 80004f4:	4542      	cmp	r2, r8
 80004f6:	d2c2      	bcs.n	800047e <__udivmoddi4+0x222>
 80004f8:	f1a9 0102 	sub.w	r1, r9, #2
 80004fc:	443a      	add	r2, r7
 80004fe:	e7be      	b.n	800047e <__udivmoddi4+0x222>
 8000500:	45f0      	cmp	r8, lr
 8000502:	d29d      	bcs.n	8000440 <__udivmoddi4+0x1e4>
 8000504:	ebbe 0302 	subs.w	r3, lr, r2
 8000508:	eb6c 0c07 	sbc.w	ip, ip, r7
 800050c:	3801      	subs	r0, #1
 800050e:	46e1      	mov	r9, ip
 8000510:	e796      	b.n	8000440 <__udivmoddi4+0x1e4>
 8000512:	eba7 0909 	sub.w	r9, r7, r9
 8000516:	4449      	add	r1, r9
 8000518:	f1a8 0c02 	sub.w	ip, r8, #2
 800051c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000520:	fb09 f804 	mul.w	r8, r9, r4
 8000524:	e7db      	b.n	80004de <__udivmoddi4+0x282>
 8000526:	4673      	mov	r3, lr
 8000528:	e77f      	b.n	800042a <__udivmoddi4+0x1ce>
 800052a:	4650      	mov	r0, sl
 800052c:	e766      	b.n	80003fc <__udivmoddi4+0x1a0>
 800052e:	4608      	mov	r0, r1
 8000530:	e6fd      	b.n	800032e <__udivmoddi4+0xd2>
 8000532:	443b      	add	r3, r7
 8000534:	3a02      	subs	r2, #2
 8000536:	e733      	b.n	80003a0 <__udivmoddi4+0x144>
 8000538:	f1ac 0c02 	sub.w	ip, ip, #2
 800053c:	443b      	add	r3, r7
 800053e:	e71c      	b.n	800037a <__udivmoddi4+0x11e>
 8000540:	4649      	mov	r1, r9
 8000542:	e79c      	b.n	800047e <__udivmoddi4+0x222>
 8000544:	eba1 0109 	sub.w	r1, r1, r9
 8000548:	46c4      	mov	ip, r8
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	e7c4      	b.n	80004de <__udivmoddi4+0x282>

08000554 <__aeabi_idiv0>:
 8000554:	4770      	bx	lr
 8000556:	bf00      	nop

08000558 <MAX30003_ReadECG>:
#include "MAX30003.h"
#include <stdint.h>

int MAX30003_ReadECG(SPI_HandleTypeDef *hspi)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b088      	sub	sp, #32
 800055c:	af02      	add	r7, sp, #8
 800055e:	6078      	str	r0, [r7, #4]
    uint8_t tx_buf[4];
    int8_t rx_buf[4] = {0, 0, 0, 0};
 8000560:	2300      	movs	r3, #0
 8000562:	60fb      	str	r3, [r7, #12]
    int ecg_sample;

    /* Read ECG FIFO command */
    tx_buf[0] = (0x21 << 1) | 1;   // ECG_FIFO read
 8000564:	2343      	movs	r3, #67	@ 0x43
 8000566:	743b      	strb	r3, [r7, #16]
    tx_buf[1] = 0x00;
 8000568:	2300      	movs	r3, #0
 800056a:	747b      	strb	r3, [r7, #17]
    tx_buf[2] = 0x00;
 800056c:	2300      	movs	r3, #0
 800056e:	74bb      	strb	r3, [r7, #18]
    tx_buf[3] = 0x00;
 8000570:	2300      	movs	r3, #0
 8000572:	74fb      	strb	r3, [r7, #19]

    MAX30003_CS_Low();
 8000574:	f000 f82a 	bl	80005cc <MAX30003_CS_Low>

    /* We only send the FIFO read command, rest are dummy bytes */
    HAL_SPI_TransmitReceive(hspi, tx_buf, rx_buf, 4, 10);
 8000578:	f107 020c 	add.w	r2, r7, #12
 800057c:	f107 0110 	add.w	r1, r7, #16
 8000580:	230a      	movs	r3, #10
 8000582:	9300      	str	r3, [sp, #0]
 8000584:	2304      	movs	r3, #4
 8000586:	6878      	ldr	r0, [r7, #4]
 8000588:	f002 fffd 	bl	8003586 <HAL_SPI_TransmitReceive>

    MAX30003_CS_High();
 800058c:	f000 f82a 	bl	80005e4 <MAX30003_CS_High>
     * rx_buf[1..3] contain ECG data
     * ECG FIFO data format:
     * [23:6] = ECG sample (18-bit signed)
     * [5:0]  = status bits
     */
    ecg_sample = ((int32_t)rx_buf[1] << 16) |
 8000590:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000594:	041a      	lsls	r2, r3, #16
                 ((int32_t)rx_buf[2] << 8)  |
 8000596:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800059a:	021b      	lsls	r3, r3, #8
    ecg_sample = ((int32_t)rx_buf[1] << 16) |
 800059c:	4313      	orrs	r3, r2
                 ((int32_t)rx_buf[3]);
 800059e:	f997 200f 	ldrsb.w	r2, [r7, #15]
    ecg_sample = ((int32_t)rx_buf[1] << 16) |
 80005a2:	4313      	orrs	r3, r2
 80005a4:	617b      	str	r3, [r7, #20]

    /* Remove status bits */
    ecg_sample >>= 6;
 80005a6:	697b      	ldr	r3, [r7, #20]
 80005a8:	119b      	asrs	r3, r3, #6
 80005aa:	617b      	str	r3, [r7, #20]

    /* Sign extend 18-bit value */
    if (ecg_sample & (1 << 17))
 80005ac:	697b      	ldr	r3, [r7, #20]
 80005ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d005      	beq.n	80005c2 <MAX30003_ReadECG+0x6a>
    {
        ecg_sample |= 0xFFFC0000;
 80005b6:	697b      	ldr	r3, [r7, #20]
 80005b8:	ea6f 3383 	mvn.w	r3, r3, lsl #14
 80005bc:	ea6f 3393 	mvn.w	r3, r3, lsr #14
 80005c0:	617b      	str	r3, [r7, #20]
    }

    return ecg_sample;
 80005c2:	697b      	ldr	r3, [r7, #20]
}
 80005c4:	4618      	mov	r0, r3
 80005c6:	3718      	adds	r7, #24
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}

080005cc <MAX30003_CS_Low>:

void MAX30003_CS_Low(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
     HAL_GPIO_WritePin(MAX30003_CS_PORT, MAX30003_CS_PIN, GPIO_PIN_RESET);
 80005d0:	2200      	movs	r2, #0
 80005d2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80005d6:	4802      	ldr	r0, [pc, #8]	@ (80005e0 <MAX30003_CS_Low+0x14>)
 80005d8:	f001 febe 	bl	8002358 <HAL_GPIO_WritePin>
}
 80005dc:	bf00      	nop
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	48000800 	.word	0x48000800

080005e4 <MAX30003_CS_High>:

void MAX30003_CS_High(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0
     HAL_GPIO_WritePin(MAX30003_CS_PORT, MAX30003_CS_PIN, GPIO_PIN_SET);
 80005e8:	2201      	movs	r2, #1
 80005ea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80005ee:	4802      	ldr	r0, [pc, #8]	@ (80005f8 <MAX30003_CS_High+0x14>)
 80005f0:	f001 feb2 	bl	8002358 <HAL_GPIO_WritePin>
}
 80005f4:	bf00      	nop
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	48000800 	.word	0x48000800

080005fc <PanTompkins_Process>:
    rr_missed_limit = (default_rr * 166) / 100;

    bpm = 75;
}

int PanTompkins_Process(int raw_sample) {
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b08c      	sub	sp, #48	@ 0x30
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
    int sample, peaki, loc_max, loc_max_idx, idx, val, j;
    int rr;

    n_samples++;
 8000604:	4b72      	ldr	r3, [pc, #456]	@ (80007d0 <PanTompkins_Process+0x1d4>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	3301      	adds	r3, #1
 800060a:	4a71      	ldr	r2, [pc, #452]	@ (80007d0 <PanTompkins_Process+0x1d4>)
 800060c:	6013      	str	r3, [r2, #0]

    /* ---- Filter Chain ---- */
    sample = LowPassFilter(raw_sample);
 800060e:	6878      	ldr	r0, [r7, #4]
 8000610:	f000 fa8a 	bl	8000b28 <LowPassFilter>
 8000614:	61f8      	str	r0, [r7, #28]
    sample = HighPassFilter(sample);
 8000616:	69f8      	ldr	r0, [r7, #28]
 8000618:	f000 fad8 	bl	8000bcc <HighPassFilter>
 800061c:	61f8      	str	r0, [r7, #28]

    // Store filtered signal
    filtered[filtered_idx] = sample;
 800061e:	4b6d      	ldr	r3, [pc, #436]	@ (80007d4 <PanTompkins_Process+0x1d8>)
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	496d      	ldr	r1, [pc, #436]	@ (80007d8 <PanTompkins_Process+0x1dc>)
 8000624:	69fa      	ldr	r2, [r7, #28]
 8000626:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    int current_f_idx = filtered_idx;
 800062a:	4b6a      	ldr	r3, [pc, #424]	@ (80007d4 <PanTompkins_Process+0x1d8>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	61bb      	str	r3, [r7, #24]
    filtered_idx = (filtered_idx + 1) % BUF_SIZE;
 8000630:	4b68      	ldr	r3, [pc, #416]	@ (80007d4 <PanTompkins_Process+0x1d8>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	3301      	adds	r3, #1
 8000636:	425a      	negs	r2, r3
 8000638:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800063c:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000640:	bf58      	it	pl
 8000642:	4253      	negpl	r3, r2
 8000644:	4a63      	ldr	r2, [pc, #396]	@ (80007d4 <PanTompkins_Process+0x1d8>)
 8000646:	6013      	str	r3, [r2, #0]

    // Derivative, squaring, and integration
    sample = Derivative(sample);
 8000648:	69f8      	ldr	r0, [r7, #28]
 800064a:	f000 fb07 	bl	8000c5c <Derivative>
 800064e:	61f8      	str	r0, [r7, #28]
    sample = sample * sample;
 8000650:	69fb      	ldr	r3, [r7, #28]
 8000652:	fb03 f303 	mul.w	r3, r3, r3
 8000656:	61fb      	str	r3, [r7, #28]
    sample = MovingWindowIntegral(sample);
 8000658:	69f8      	ldr	r0, [r7, #28]
 800065a:	f000 fb2f 	bl	8000cbc <MovingWindowIntegral>
 800065e:	61f8      	str	r0, [r7, #28]

    /* ---- Update peak detection buffer ---- */
    integrated[0] = integrated[1];
 8000660:	4b5e      	ldr	r3, [pc, #376]	@ (80007dc <PanTompkins_Process+0x1e0>)
 8000662:	685b      	ldr	r3, [r3, #4]
 8000664:	4a5d      	ldr	r2, [pc, #372]	@ (80007dc <PanTompkins_Process+0x1e0>)
 8000666:	6013      	str	r3, [r2, #0]
    integrated[1] = integrated[2];
 8000668:	4b5c      	ldr	r3, [pc, #368]	@ (80007dc <PanTompkins_Process+0x1e0>)
 800066a:	689b      	ldr	r3, [r3, #8]
 800066c:	4a5b      	ldr	r2, [pc, #364]	@ (80007dc <PanTompkins_Process+0x1e0>)
 800066e:	6053      	str	r3, [r2, #4]
    integrated[2] = sample;
 8000670:	4a5a      	ldr	r2, [pc, #360]	@ (80007dc <PanTompkins_Process+0x1e0>)
 8000672:	69fb      	ldr	r3, [r7, #28]
 8000674:	6093      	str	r3, [r2, #8]

    /* ---- Peak Detection ---- */
    // Check if middle sample is a peak
    if (integrated[1] > integrated[0] && integrated[1] > integrated[2]) {
 8000676:	4b59      	ldr	r3, [pc, #356]	@ (80007dc <PanTompkins_Process+0x1e0>)
 8000678:	685a      	ldr	r2, [r3, #4]
 800067a:	4b58      	ldr	r3, [pc, #352]	@ (80007dc <PanTompkins_Process+0x1e0>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	429a      	cmp	r2, r3
 8000680:	f340 812c 	ble.w	80008dc <PanTompkins_Process+0x2e0>
 8000684:	4b55      	ldr	r3, [pc, #340]	@ (80007dc <PanTompkins_Process+0x1e0>)
 8000686:	685a      	ldr	r2, [r3, #4]
 8000688:	4b54      	ldr	r3, [pc, #336]	@ (80007dc <PanTompkins_Process+0x1e0>)
 800068a:	689b      	ldr	r3, [r3, #8]
 800068c:	429a      	cmp	r2, r3
 800068e:	f340 8125 	ble.w	80008dc <PanTompkins_Process+0x2e0>
        peaki = integrated[1];
 8000692:	4b52      	ldr	r3, [pc, #328]	@ (80007dc <PanTompkins_Process+0x1e0>)
 8000694:	685b      	ldr	r3, [r3, #4]
 8000696:	617b      	str	r3, [r7, #20]

        // Check if it's above primary threshold
        if (peaki >= thresholdi1) {
 8000698:	4b51      	ldr	r3, [pc, #324]	@ (80007e0 <PanTompkins_Process+0x1e4>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	697a      	ldr	r2, [r7, #20]
 800069e:	429a      	cmp	r2, r3
 80006a0:	db70      	blt.n	8000784 <PanTompkins_Process+0x188>
            // Update signal peak for integrated signal
            spki = (peaki >> 3) + (spki - (spki >> 3));
 80006a2:	697b      	ldr	r3, [r7, #20]
 80006a4:	10da      	asrs	r2, r3, #3
 80006a6:	4b4f      	ldr	r3, [pc, #316]	@ (80007e4 <PanTompkins_Process+0x1e8>)
 80006a8:	6819      	ldr	r1, [r3, #0]
 80006aa:	4b4e      	ldr	r3, [pc, #312]	@ (80007e4 <PanTompkins_Process+0x1e8>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	10db      	asrs	r3, r3, #3
 80006b0:	1acb      	subs	r3, r1, r3
 80006b2:	4413      	add	r3, r2
 80006b4:	4a4b      	ldr	r2, [pc, #300]	@ (80007e4 <PanTompkins_Process+0x1e8>)
 80006b6:	6013      	str	r3, [r2, #0]

            // Search back in filtered signal for actual QRS location
            loc_max = 0;
 80006b8:	2300      	movs	r3, #0
 80006ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
            loc_max_idx = 0;
 80006bc:	2300      	movs	r3, #0
 80006be:	62bb      	str	r3, [r7, #40]	@ 0x28

            for (j = 0; j < SEARCH_BACK_SAMPLES; j++) {
 80006c0:	2300      	movs	r3, #0
 80006c2:	623b      	str	r3, [r7, #32]
 80006c4:	e021      	b.n	800070a <PanTompkins_Process+0x10e>
                idx = (current_f_idx - j + BUF_SIZE) % BUF_SIZE;
 80006c6:	69ba      	ldr	r2, [r7, #24]
 80006c8:	6a3b      	ldr	r3, [r7, #32]
 80006ca:	1ad3      	subs	r3, r2, r3
 80006cc:	3340      	adds	r3, #64	@ 0x40
 80006ce:	425a      	negs	r2, r3
 80006d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80006d4:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80006d8:	bf58      	it	pl
 80006da:	4253      	negpl	r3, r2
 80006dc:	60fb      	str	r3, [r7, #12]
                val = filtered[idx];
 80006de:	4a3e      	ldr	r2, [pc, #248]	@ (80007d8 <PanTompkins_Process+0x1dc>)
 80006e0:	68fb      	ldr	r3, [r7, #12]
 80006e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006e6:	627b      	str	r3, [r7, #36]	@ 0x24
                if (val < 0) val = -val;
 80006e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	da02      	bge.n	80006f4 <PanTompkins_Process+0xf8>
 80006ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006f0:	425b      	negs	r3, r3
 80006f2:	627b      	str	r3, [r7, #36]	@ 0x24

                if (val > loc_max) {
 80006f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80006f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006f8:	429a      	cmp	r2, r3
 80006fa:	dd03      	ble.n	8000704 <PanTompkins_Process+0x108>
                    loc_max = val;
 80006fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    loc_max_idx = j;
 8000700:	6a3b      	ldr	r3, [r7, #32]
 8000702:	62bb      	str	r3, [r7, #40]	@ 0x28
            for (j = 0; j < SEARCH_BACK_SAMPLES; j++) {
 8000704:	6a3b      	ldr	r3, [r7, #32]
 8000706:	3301      	adds	r3, #1
 8000708:	623b      	str	r3, [r7, #32]
 800070a:	6a3b      	ldr	r3, [r7, #32]
 800070c:	2b18      	cmp	r3, #24
 800070e:	ddda      	ble.n	80006c6 <PanTompkins_Process+0xca>
                }
            }

            // Check if filtered peak is above threshold
            if (loc_max >= thresholdf1) {
 8000710:	4b35      	ldr	r3, [pc, #212]	@ (80007e8 <PanTompkins_Process+0x1ec>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000716:	429a      	cmp	r2, r3
 8000718:	db28      	blt.n	800076c <PanTompkins_Process+0x170>
                // Update signal peak for filtered signal
                spkf = (loc_max >> 3) + (spkf - (spkf >> 3));
 800071a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800071c:	10da      	asrs	r2, r3, #3
 800071e:	4b33      	ldr	r3, [pc, #204]	@ (80007ec <PanTompkins_Process+0x1f0>)
 8000720:	6819      	ldr	r1, [r3, #0]
 8000722:	4b32      	ldr	r3, [pc, #200]	@ (80007ec <PanTompkins_Process+0x1f0>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	10db      	asrs	r3, r3, #3
 8000728:	1acb      	subs	r3, r1, r3
 800072a:	4413      	add	r3, r2
 800072c:	4a2f      	ldr	r2, [pc, #188]	@ (80007ec <PanTompkins_Process+0x1f0>)
 800072e:	6013      	str	r3, [r2, #0]

                // Calculate R-peak position
                last_r_n_samples = r_n_samples;
 8000730:	4b2f      	ldr	r3, [pc, #188]	@ (80007f0 <PanTompkins_Process+0x1f4>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	4a2f      	ldr	r2, [pc, #188]	@ (80007f4 <PanTompkins_Process+0x1f8>)
 8000736:	6013      	str	r3, [r2, #0]
                r_n_samples = n_samples - loc_max_idx - 1;  // -1 because we detect on previous sample
 8000738:	4b25      	ldr	r3, [pc, #148]	@ (80007d0 <PanTompkins_Process+0x1d4>)
 800073a:	681a      	ldr	r2, [r3, #0]
 800073c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800073e:	1ad3      	subs	r3, r2, r3
 8000740:	3b01      	subs	r3, #1
 8000742:	4a2b      	ldr	r2, [pc, #172]	@ (80007f0 <PanTompkins_Process+0x1f4>)
 8000744:	6013      	str	r3, [r2, #0]

                // Calculate RR interval
                if (last_r_n_samples > 0) {
 8000746:	4b2b      	ldr	r3, [pc, #172]	@ (80007f4 <PanTompkins_Process+0x1f8>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	2b00      	cmp	r3, #0
 800074c:	f340 80c4 	ble.w	80008d8 <PanTompkins_Process+0x2dc>
                    rr = r_n_samples - last_r_n_samples;
 8000750:	4b27      	ldr	r3, [pc, #156]	@ (80007f0 <PanTompkins_Process+0x1f4>)
 8000752:	681a      	ldr	r2, [r3, #0]
 8000754:	4b27      	ldr	r3, [pc, #156]	@ (80007f4 <PanTompkins_Process+0x1f8>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	1ad3      	subs	r3, r2, r3
 800075a:	613b      	str	r3, [r7, #16]

                    // Sanity check: RR should be at least refractory period
                    if (rr >= REFRACTORY_SAMPLES) {
 800075c:	693b      	ldr	r3, [r7, #16]
 800075e:	2b1f      	cmp	r3, #31
 8000760:	f340 80ba 	ble.w	80008d8 <PanTompkins_Process+0x2dc>
                        UpdateRRAverage(rr);
 8000764:	6938      	ldr	r0, [r7, #16]
 8000766:	f000 f8dd 	bl	8000924 <UpdateRRAverage>
 800076a:	e0b5      	b.n	80008d8 <PanTompkins_Process+0x2dc>
                    }
                }
            } else {
                // Filtered peak too low - update noise peak
                npkf = (loc_max >> 3) + (npkf - (npkf >> 3));
 800076c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800076e:	10da      	asrs	r2, r3, #3
 8000770:	4b21      	ldr	r3, [pc, #132]	@ (80007f8 <PanTompkins_Process+0x1fc>)
 8000772:	6819      	ldr	r1, [r3, #0]
 8000774:	4b20      	ldr	r3, [pc, #128]	@ (80007f8 <PanTompkins_Process+0x1fc>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	10db      	asrs	r3, r3, #3
 800077a:	1acb      	subs	r3, r1, r3
 800077c:	4413      	add	r3, r2
 800077e:	4a1e      	ldr	r2, [pc, #120]	@ (80007f8 <PanTompkins_Process+0x1fc>)
 8000780:	6013      	str	r3, [r2, #0]
 8000782:	e0a9      	b.n	80008d8 <PanTompkins_Process+0x2dc>
            }

        } else if (peaki >= thresholdi2) {
 8000784:	4b1d      	ldr	r3, [pc, #116]	@ (80007fc <PanTompkins_Process+0x200>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	697a      	ldr	r2, [r7, #20]
 800078a:	429a      	cmp	r2, r3
 800078c:	f2c0 8097 	blt.w	80008be <PanTompkins_Process+0x2c2>
            // Check for missed beat (secondary threshold)
            if (r_n_samples > 0 && (n_samples - r_n_samples) >= rr_missed_limit) {
 8000790:	4b17      	ldr	r3, [pc, #92]	@ (80007f0 <PanTompkins_Process+0x1f4>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	2b00      	cmp	r3, #0
 8000796:	f340 8086 	ble.w	80008a6 <PanTompkins_Process+0x2aa>
 800079a:	4b0d      	ldr	r3, [pc, #52]	@ (80007d0 <PanTompkins_Process+0x1d4>)
 800079c:	681a      	ldr	r2, [r3, #0]
 800079e:	4b14      	ldr	r3, [pc, #80]	@ (80007f0 <PanTompkins_Process+0x1f4>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	1ad2      	subs	r2, r2, r3
 80007a4:	4b16      	ldr	r3, [pc, #88]	@ (8000800 <PanTompkins_Process+0x204>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	429a      	cmp	r2, r3
 80007aa:	db7c      	blt.n	80008a6 <PanTompkins_Process+0x2aa>
                // Update signal peak with reduced weight
                spki = (peaki >> 2) + (spki - (spki >> 2));
 80007ac:	697b      	ldr	r3, [r7, #20]
 80007ae:	109a      	asrs	r2, r3, #2
 80007b0:	4b0c      	ldr	r3, [pc, #48]	@ (80007e4 <PanTompkins_Process+0x1e8>)
 80007b2:	6819      	ldr	r1, [r3, #0]
 80007b4:	4b0b      	ldr	r3, [pc, #44]	@ (80007e4 <PanTompkins_Process+0x1e8>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	109b      	asrs	r3, r3, #2
 80007ba:	1acb      	subs	r3, r1, r3
 80007bc:	4413      	add	r3, r2
 80007be:	4a09      	ldr	r2, [pc, #36]	@ (80007e4 <PanTompkins_Process+0x1e8>)
 80007c0:	6013      	str	r3, [r2, #0]

                // Search back in filtered signal
                loc_max = 0;
 80007c2:	2300      	movs	r3, #0
 80007c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
                loc_max_idx = 0;
 80007c6:	2300      	movs	r3, #0
 80007c8:	62bb      	str	r3, [r7, #40]	@ 0x28

                for (j = 0; j < SEARCH_BACK_SAMPLES; j++) {
 80007ca:	2300      	movs	r3, #0
 80007cc:	623b      	str	r3, [r7, #32]
 80007ce:	e03b      	b.n	8000848 <PanTompkins_Process+0x24c>
 80007d0:	2000016c 	.word	0x2000016c
 80007d4:	20000148 	.word	0x20000148
 80007d8:	2000003c 	.word	0x2000003c
 80007dc:	2000013c 	.word	0x2000013c
 80007e0:	2000015c 	.word	0x2000015c
 80007e4:	2000014c 	.word	0x2000014c
 80007e8:	20000164 	.word	0x20000164
 80007ec:	20000154 	.word	0x20000154
 80007f0:	20000000 	.word	0x20000000
 80007f4:	20000004 	.word	0x20000004
 80007f8:	20000158 	.word	0x20000158
 80007fc:	20000160 	.word	0x20000160
 8000800:	200001c8 	.word	0x200001c8
                    idx = (current_f_idx - j + BUF_SIZE) % BUF_SIZE;
 8000804:	69ba      	ldr	r2, [r7, #24]
 8000806:	6a3b      	ldr	r3, [r7, #32]
 8000808:	1ad3      	subs	r3, r2, r3
 800080a:	3340      	adds	r3, #64	@ 0x40
 800080c:	425a      	negs	r2, r3
 800080e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000812:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000816:	bf58      	it	pl
 8000818:	4253      	negpl	r3, r2
 800081a:	60fb      	str	r3, [r7, #12]
                    val = filtered[idx];
 800081c:	4a38      	ldr	r2, [pc, #224]	@ (8000900 <PanTompkins_Process+0x304>)
 800081e:	68fb      	ldr	r3, [r7, #12]
 8000820:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000824:	627b      	str	r3, [r7, #36]	@ 0x24
                    if (val < 0) val = -val;
 8000826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000828:	2b00      	cmp	r3, #0
 800082a:	da02      	bge.n	8000832 <PanTompkins_Process+0x236>
 800082c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800082e:	425b      	negs	r3, r3
 8000830:	627b      	str	r3, [r7, #36]	@ 0x24

                    if (val > loc_max) {
 8000832:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000834:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000836:	429a      	cmp	r2, r3
 8000838:	dd03      	ble.n	8000842 <PanTompkins_Process+0x246>
                        loc_max = val;
 800083a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800083c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        loc_max_idx = j;
 800083e:	6a3b      	ldr	r3, [r7, #32]
 8000840:	62bb      	str	r3, [r7, #40]	@ 0x28
                for (j = 0; j < SEARCH_BACK_SAMPLES; j++) {
 8000842:	6a3b      	ldr	r3, [r7, #32]
 8000844:	3301      	adds	r3, #1
 8000846:	623b      	str	r3, [r7, #32]
 8000848:	6a3b      	ldr	r3, [r7, #32]
 800084a:	2b18      	cmp	r3, #24
 800084c:	ddda      	ble.n	8000804 <PanTompkins_Process+0x208>
                    }
                }

                if (loc_max >= thresholdf2) {
 800084e:	4b2d      	ldr	r3, [pc, #180]	@ (8000904 <PanTompkins_Process+0x308>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000854:	429a      	cmp	r2, r3
 8000856:	db3e      	blt.n	80008d6 <PanTompkins_Process+0x2da>
                    spkf = (loc_max >> 2) + (spkf - (spkf >> 2));
 8000858:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800085a:	109a      	asrs	r2, r3, #2
 800085c:	4b2a      	ldr	r3, [pc, #168]	@ (8000908 <PanTompkins_Process+0x30c>)
 800085e:	6819      	ldr	r1, [r3, #0]
 8000860:	4b29      	ldr	r3, [pc, #164]	@ (8000908 <PanTompkins_Process+0x30c>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	109b      	asrs	r3, r3, #2
 8000866:	1acb      	subs	r3, r1, r3
 8000868:	4413      	add	r3, r2
 800086a:	4a27      	ldr	r2, [pc, #156]	@ (8000908 <PanTompkins_Process+0x30c>)
 800086c:	6013      	str	r3, [r2, #0]

                    last_r_n_samples = r_n_samples;
 800086e:	4b27      	ldr	r3, [pc, #156]	@ (800090c <PanTompkins_Process+0x310>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	4a27      	ldr	r2, [pc, #156]	@ (8000910 <PanTompkins_Process+0x314>)
 8000874:	6013      	str	r3, [r2, #0]
                    r_n_samples = n_samples - loc_max_idx - 1;
 8000876:	4b27      	ldr	r3, [pc, #156]	@ (8000914 <PanTompkins_Process+0x318>)
 8000878:	681a      	ldr	r2, [r3, #0]
 800087a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800087c:	1ad3      	subs	r3, r2, r3
 800087e:	3b01      	subs	r3, #1
 8000880:	4a22      	ldr	r2, [pc, #136]	@ (800090c <PanTompkins_Process+0x310>)
 8000882:	6013      	str	r3, [r2, #0]

                    if (last_r_n_samples > 0) {
 8000884:	4b22      	ldr	r3, [pc, #136]	@ (8000910 <PanTompkins_Process+0x314>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	2b00      	cmp	r3, #0
 800088a:	dd24      	ble.n	80008d6 <PanTompkins_Process+0x2da>
                        rr = r_n_samples - last_r_n_samples;
 800088c:	4b1f      	ldr	r3, [pc, #124]	@ (800090c <PanTompkins_Process+0x310>)
 800088e:	681a      	ldr	r2, [r3, #0]
 8000890:	4b1f      	ldr	r3, [pc, #124]	@ (8000910 <PanTompkins_Process+0x314>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	1ad3      	subs	r3, r2, r3
 8000896:	613b      	str	r3, [r7, #16]
                        if (rr >= REFRACTORY_SAMPLES) {
 8000898:	693b      	ldr	r3, [r7, #16]
 800089a:	2b1f      	cmp	r3, #31
 800089c:	dd1b      	ble.n	80008d6 <PanTompkins_Process+0x2da>
                            UpdateRRAverage(rr);
 800089e:	6938      	ldr	r0, [r7, #16]
 80008a0:	f000 f840 	bl	8000924 <UpdateRRAverage>
                if (loc_max >= thresholdf2) {
 80008a4:	e017      	b.n	80008d6 <PanTompkins_Process+0x2da>
                        }
                    }
                }
            } else {
                // Not a missed beat - update noise peak
                npki = (peaki >> 3) + (npki - (npki >> 3));
 80008a6:	697b      	ldr	r3, [r7, #20]
 80008a8:	10da      	asrs	r2, r3, #3
 80008aa:	4b1b      	ldr	r3, [pc, #108]	@ (8000918 <PanTompkins_Process+0x31c>)
 80008ac:	6819      	ldr	r1, [r3, #0]
 80008ae:	4b1a      	ldr	r3, [pc, #104]	@ (8000918 <PanTompkins_Process+0x31c>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	10db      	asrs	r3, r3, #3
 80008b4:	1acb      	subs	r3, r1, r3
 80008b6:	4413      	add	r3, r2
 80008b8:	4a17      	ldr	r2, [pc, #92]	@ (8000918 <PanTompkins_Process+0x31c>)
 80008ba:	6013      	str	r3, [r2, #0]
 80008bc:	e00c      	b.n	80008d8 <PanTompkins_Process+0x2dc>
            }
        } else {
            // Below both thresholds - update noise peak
            npki = (peaki >> 3) + (npki - (npki >> 3));
 80008be:	697b      	ldr	r3, [r7, #20]
 80008c0:	10da      	asrs	r2, r3, #3
 80008c2:	4b15      	ldr	r3, [pc, #84]	@ (8000918 <PanTompkins_Process+0x31c>)
 80008c4:	6819      	ldr	r1, [r3, #0]
 80008c6:	4b14      	ldr	r3, [pc, #80]	@ (8000918 <PanTompkins_Process+0x31c>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	10db      	asrs	r3, r3, #3
 80008cc:	1acb      	subs	r3, r1, r3
 80008ce:	4413      	add	r3, r2
 80008d0:	4a11      	ldr	r2, [pc, #68]	@ (8000918 <PanTompkins_Process+0x31c>)
 80008d2:	6013      	str	r3, [r2, #0]
 80008d4:	e000      	b.n	80008d8 <PanTompkins_Process+0x2dc>
                if (loc_max >= thresholdf2) {
 80008d6:	bf00      	nop
        }

        // Update thresholds after every peak
        UpdateThresholds();
 80008d8:	f000 f8da 	bl	8000a90 <UpdateThresholds>
    }

    // Calculate BPM from limited average
    if (rr_avg_limited > 0) {
 80008dc:	4b0f      	ldr	r3, [pc, #60]	@ (800091c <PanTompkins_Process+0x320>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	dd07      	ble.n	80008f4 <PanTompkins_Process+0x2f8>
        bpm = (60 * FS) / rr_avg_limited;
 80008e4:	4b0d      	ldr	r3, [pc, #52]	@ (800091c <PanTompkins_Process+0x320>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	f44f 52f0 	mov.w	r2, #7680	@ 0x1e00
 80008ec:	fb92 f3f3 	sdiv	r3, r2, r3
 80008f0:	4a0b      	ldr	r2, [pc, #44]	@ (8000920 <PanTompkins_Process+0x324>)
 80008f2:	6013      	str	r3, [r2, #0]
    }

    return bpm;
 80008f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000920 <PanTompkins_Process+0x324>)
 80008f6:	681b      	ldr	r3, [r3, #0]
}
 80008f8:	4618      	mov	r0, r3
 80008fa:	3730      	adds	r7, #48	@ 0x30
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	2000003c 	.word	0x2000003c
 8000904:	20000168 	.word	0x20000168
 8000908:	20000154 	.word	0x20000154
 800090c:	20000000 	.word	0x20000000
 8000910:	20000004 	.word	0x20000004
 8000914:	2000016c 	.word	0x2000016c
 8000918:	20000150 	.word	0x20000150
 800091c:	200001bc 	.word	0x200001bc
 8000920:	200001cc 	.word	0x200001cc

08000924 <UpdateRRAverage>:

static void UpdateRRAverage(int rr) {
 8000924:	b480      	push	{r7}
 8000926:	b087      	sub	sp, #28
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
    int i, sum, sum_limited;

    // Update RR average (all beats)
    rr_buffer[rr_idx] = rr;
 800092c:	4b4e      	ldr	r3, [pc, #312]	@ (8000a68 <UpdateRRAverage+0x144>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	494e      	ldr	r1, [pc, #312]	@ (8000a6c <UpdateRRAverage+0x148>)
 8000932:	687a      	ldr	r2, [r7, #4]
 8000934:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    rr_idx = (rr_idx + 1) % 8;
 8000938:	4b4b      	ldr	r3, [pc, #300]	@ (8000a68 <UpdateRRAverage+0x144>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	3301      	adds	r3, #1
 800093e:	425a      	negs	r2, r3
 8000940:	f003 0307 	and.w	r3, r3, #7
 8000944:	f002 0207 	and.w	r2, r2, #7
 8000948:	bf58      	it	pl
 800094a:	4253      	negpl	r3, r2
 800094c:	4a46      	ldr	r2, [pc, #280]	@ (8000a68 <UpdateRRAverage+0x144>)
 800094e:	6013      	str	r3, [r2, #0]

    sum = 0;
 8000950:	2300      	movs	r3, #0
 8000952:	613b      	str	r3, [r7, #16]
    for (i = 0; i < 8; i++) {
 8000954:	2300      	movs	r3, #0
 8000956:	617b      	str	r3, [r7, #20]
 8000958:	e009      	b.n	800096e <UpdateRRAverage+0x4a>
        sum += rr_buffer[i];
 800095a:	4a44      	ldr	r2, [pc, #272]	@ (8000a6c <UpdateRRAverage+0x148>)
 800095c:	697b      	ldr	r3, [r7, #20]
 800095e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000962:	693a      	ldr	r2, [r7, #16]
 8000964:	4413      	add	r3, r2
 8000966:	613b      	str	r3, [r7, #16]
    for (i = 0; i < 8; i++) {
 8000968:	697b      	ldr	r3, [r7, #20]
 800096a:	3301      	adds	r3, #1
 800096c:	617b      	str	r3, [r7, #20]
 800096e:	697b      	ldr	r3, [r7, #20]
 8000970:	2b07      	cmp	r3, #7
 8000972:	ddf2      	ble.n	800095a <UpdateRRAverage+0x36>
    }
    rr_avg = sum >> 3;
 8000974:	693b      	ldr	r3, [r7, #16]
 8000976:	10db      	asrs	r3, r3, #3
 8000978:	4a3d      	ldr	r2, [pc, #244]	@ (8000a70 <UpdateRRAverage+0x14c>)
 800097a:	6013      	str	r3, [r2, #0]

    // Update RR limited average (only regular beats within 92%-116%)
    if (rr_avg_limited == 0) {
 800097c:	4b3d      	ldr	r3, [pc, #244]	@ (8000a74 <UpdateRRAverage+0x150>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	2b00      	cmp	r3, #0
 8000982:	d111      	bne.n	80009a8 <UpdateRRAverage+0x84>
        rr_avg_limited = rr;
 8000984:	4a3b      	ldr	r2, [pc, #236]	@ (8000a74 <UpdateRRAverage+0x150>)
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	6013      	str	r3, [r2, #0]
        for (i = 0; i < 8; i++) {
 800098a:	2300      	movs	r3, #0
 800098c:	617b      	str	r3, [r7, #20]
 800098e:	e007      	b.n	80009a0 <UpdateRRAverage+0x7c>
            rr_limited_buffer[i] = rr;
 8000990:	4939      	ldr	r1, [pc, #228]	@ (8000a78 <UpdateRRAverage+0x154>)
 8000992:	697b      	ldr	r3, [r7, #20]
 8000994:	687a      	ldr	r2, [r7, #4]
 8000996:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        for (i = 0; i < 8; i++) {
 800099a:	697b      	ldr	r3, [r7, #20]
 800099c:	3301      	adds	r3, #1
 800099e:	617b      	str	r3, [r7, #20]
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	2b07      	cmp	r3, #7
 80009a4:	ddf4      	ble.n	8000990 <UpdateRRAverage+0x6c>
 80009a6:	e031      	b.n	8000a0c <UpdateRRAverage+0xe8>
        }
    } else {
        // Check if RR is within acceptable range
        if (rr >= rr_low_limit && rr <= rr_high_limit) {
 80009a8:	4b34      	ldr	r3, [pc, #208]	@ (8000a7c <UpdateRRAverage+0x158>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	687a      	ldr	r2, [r7, #4]
 80009ae:	429a      	cmp	r2, r3
 80009b0:	db2c      	blt.n	8000a0c <UpdateRRAverage+0xe8>
 80009b2:	4b33      	ldr	r3, [pc, #204]	@ (8000a80 <UpdateRRAverage+0x15c>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	687a      	ldr	r2, [r7, #4]
 80009b8:	429a      	cmp	r2, r3
 80009ba:	dc27      	bgt.n	8000a0c <UpdateRRAverage+0xe8>
            rr_limited_buffer[rr_lim_idx] = rr;
 80009bc:	4b31      	ldr	r3, [pc, #196]	@ (8000a84 <UpdateRRAverage+0x160>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	492d      	ldr	r1, [pc, #180]	@ (8000a78 <UpdateRRAverage+0x154>)
 80009c2:	687a      	ldr	r2, [r7, #4]
 80009c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            rr_lim_idx = (rr_lim_idx + 1) % 8;
 80009c8:	4b2e      	ldr	r3, [pc, #184]	@ (8000a84 <UpdateRRAverage+0x160>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	3301      	adds	r3, #1
 80009ce:	425a      	negs	r2, r3
 80009d0:	f003 0307 	and.w	r3, r3, #7
 80009d4:	f002 0207 	and.w	r2, r2, #7
 80009d8:	bf58      	it	pl
 80009da:	4253      	negpl	r3, r2
 80009dc:	4a29      	ldr	r2, [pc, #164]	@ (8000a84 <UpdateRRAverage+0x160>)
 80009de:	6013      	str	r3, [r2, #0]

            sum_limited = 0;
 80009e0:	2300      	movs	r3, #0
 80009e2:	60fb      	str	r3, [r7, #12]
            for (i = 0; i < 8; i++) {
 80009e4:	2300      	movs	r3, #0
 80009e6:	617b      	str	r3, [r7, #20]
 80009e8:	e009      	b.n	80009fe <UpdateRRAverage+0xda>
                sum_limited += rr_limited_buffer[i];
 80009ea:	4a23      	ldr	r2, [pc, #140]	@ (8000a78 <UpdateRRAverage+0x154>)
 80009ec:	697b      	ldr	r3, [r7, #20]
 80009ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009f2:	68fa      	ldr	r2, [r7, #12]
 80009f4:	4413      	add	r3, r2
 80009f6:	60fb      	str	r3, [r7, #12]
            for (i = 0; i < 8; i++) {
 80009f8:	697b      	ldr	r3, [r7, #20]
 80009fa:	3301      	adds	r3, #1
 80009fc:	617b      	str	r3, [r7, #20]
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	2b07      	cmp	r3, #7
 8000a02:	ddf2      	ble.n	80009ea <UpdateRRAverage+0xc6>
            }
            rr_avg_limited = sum_limited >> 3;
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	10db      	asrs	r3, r3, #3
 8000a08:	4a1a      	ldr	r2, [pc, #104]	@ (8000a74 <UpdateRRAverage+0x150>)
 8000a0a:	6013      	str	r3, [r2, #0]
        }
    }

    // Update limits based on limited average
    rr_low_limit = (rr_avg_limited * 92) / 100;
 8000a0c:	4b19      	ldr	r3, [pc, #100]	@ (8000a74 <UpdateRRAverage+0x150>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	225c      	movs	r2, #92	@ 0x5c
 8000a12:	fb02 f303 	mul.w	r3, r2, r3
 8000a16:	4a1c      	ldr	r2, [pc, #112]	@ (8000a88 <UpdateRRAverage+0x164>)
 8000a18:	fb82 1203 	smull	r1, r2, r2, r3
 8000a1c:	1152      	asrs	r2, r2, #5
 8000a1e:	17db      	asrs	r3, r3, #31
 8000a20:	1ad3      	subs	r3, r2, r3
 8000a22:	4a16      	ldr	r2, [pc, #88]	@ (8000a7c <UpdateRRAverage+0x158>)
 8000a24:	6013      	str	r3, [r2, #0]
    rr_high_limit = (rr_avg_limited * 116) / 100;
 8000a26:	4b13      	ldr	r3, [pc, #76]	@ (8000a74 <UpdateRRAverage+0x150>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	2274      	movs	r2, #116	@ 0x74
 8000a2c:	fb02 f303 	mul.w	r3, r2, r3
 8000a30:	4a15      	ldr	r2, [pc, #84]	@ (8000a88 <UpdateRRAverage+0x164>)
 8000a32:	fb82 1203 	smull	r1, r2, r2, r3
 8000a36:	1152      	asrs	r2, r2, #5
 8000a38:	17db      	asrs	r3, r3, #31
 8000a3a:	1ad3      	subs	r3, r2, r3
 8000a3c:	4a10      	ldr	r2, [pc, #64]	@ (8000a80 <UpdateRRAverage+0x15c>)
 8000a3e:	6013      	str	r3, [r2, #0]
    rr_missed_limit = (rr_avg_limited * 166) / 100;
 8000a40:	4b0c      	ldr	r3, [pc, #48]	@ (8000a74 <UpdateRRAverage+0x150>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	22a6      	movs	r2, #166	@ 0xa6
 8000a46:	fb02 f303 	mul.w	r3, r2, r3
 8000a4a:	4a0f      	ldr	r2, [pc, #60]	@ (8000a88 <UpdateRRAverage+0x164>)
 8000a4c:	fb82 1203 	smull	r1, r2, r2, r3
 8000a50:	1152      	asrs	r2, r2, #5
 8000a52:	17db      	asrs	r3, r3, #31
 8000a54:	1ad3      	subs	r3, r2, r3
 8000a56:	4a0d      	ldr	r2, [pc, #52]	@ (8000a8c <UpdateRRAverage+0x168>)
 8000a58:	6013      	str	r3, [r2, #0]
}
 8000a5a:	bf00      	nop
 8000a5c:	371c      	adds	r7, #28
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop
 8000a68:	200001b0 	.word	0x200001b0
 8000a6c:	20000170 	.word	0x20000170
 8000a70:	200001b8 	.word	0x200001b8
 8000a74:	200001bc 	.word	0x200001bc
 8000a78:	20000190 	.word	0x20000190
 8000a7c:	200001c0 	.word	0x200001c0
 8000a80:	200001c4 	.word	0x200001c4
 8000a84:	200001b4 	.word	0x200001b4
 8000a88:	51eb851f 	.word	0x51eb851f
 8000a8c:	200001c8 	.word	0x200001c8

08000a90 <UpdateThresholds>:

static void UpdateThresholds(void) {
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
    // Prevent noise peaks from growing too large
    if (npki > spki) npki = spki;
 8000a94:	4b1c      	ldr	r3, [pc, #112]	@ (8000b08 <UpdateThresholds+0x78>)
 8000a96:	681a      	ldr	r2, [r3, #0]
 8000a98:	4b1c      	ldr	r3, [pc, #112]	@ (8000b0c <UpdateThresholds+0x7c>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	429a      	cmp	r2, r3
 8000a9e:	dd03      	ble.n	8000aa8 <UpdateThresholds+0x18>
 8000aa0:	4b1a      	ldr	r3, [pc, #104]	@ (8000b0c <UpdateThresholds+0x7c>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a18      	ldr	r2, [pc, #96]	@ (8000b08 <UpdateThresholds+0x78>)
 8000aa6:	6013      	str	r3, [r2, #0]
    if (npkf > spkf) npkf = spkf;
 8000aa8:	4b19      	ldr	r3, [pc, #100]	@ (8000b10 <UpdateThresholds+0x80>)
 8000aaa:	681a      	ldr	r2, [r3, #0]
 8000aac:	4b19      	ldr	r3, [pc, #100]	@ (8000b14 <UpdateThresholds+0x84>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	429a      	cmp	r2, r3
 8000ab2:	dd03      	ble.n	8000abc <UpdateThresholds+0x2c>
 8000ab4:	4b17      	ldr	r3, [pc, #92]	@ (8000b14 <UpdateThresholds+0x84>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4a15      	ldr	r2, [pc, #84]	@ (8000b10 <UpdateThresholds+0x80>)
 8000aba:	6013      	str	r3, [r2, #0]

    thresholdi1 = npki + ((spki - npki) >> 2);
 8000abc:	4b13      	ldr	r3, [pc, #76]	@ (8000b0c <UpdateThresholds+0x7c>)
 8000abe:	681a      	ldr	r2, [r3, #0]
 8000ac0:	4b11      	ldr	r3, [pc, #68]	@ (8000b08 <UpdateThresholds+0x78>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	1ad3      	subs	r3, r2, r3
 8000ac6:	109a      	asrs	r2, r3, #2
 8000ac8:	4b0f      	ldr	r3, [pc, #60]	@ (8000b08 <UpdateThresholds+0x78>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4413      	add	r3, r2
 8000ace:	4a12      	ldr	r2, [pc, #72]	@ (8000b18 <UpdateThresholds+0x88>)
 8000ad0:	6013      	str	r3, [r2, #0]
    thresholdi2 = thresholdi1 >> 1;
 8000ad2:	4b11      	ldr	r3, [pc, #68]	@ (8000b18 <UpdateThresholds+0x88>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	105b      	asrs	r3, r3, #1
 8000ad8:	4a10      	ldr	r2, [pc, #64]	@ (8000b1c <UpdateThresholds+0x8c>)
 8000ada:	6013      	str	r3, [r2, #0]

    thresholdf1 = npkf + ((spkf - npkf) >> 2);
 8000adc:	4b0d      	ldr	r3, [pc, #52]	@ (8000b14 <UpdateThresholds+0x84>)
 8000ade:	681a      	ldr	r2, [r3, #0]
 8000ae0:	4b0b      	ldr	r3, [pc, #44]	@ (8000b10 <UpdateThresholds+0x80>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	1ad3      	subs	r3, r2, r3
 8000ae6:	109a      	asrs	r2, r3, #2
 8000ae8:	4b09      	ldr	r3, [pc, #36]	@ (8000b10 <UpdateThresholds+0x80>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4413      	add	r3, r2
 8000aee:	4a0c      	ldr	r2, [pc, #48]	@ (8000b20 <UpdateThresholds+0x90>)
 8000af0:	6013      	str	r3, [r2, #0]
    thresholdf2 = thresholdf1 >> 1;
 8000af2:	4b0b      	ldr	r3, [pc, #44]	@ (8000b20 <UpdateThresholds+0x90>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	105b      	asrs	r3, r3, #1
 8000af8:	4a0a      	ldr	r2, [pc, #40]	@ (8000b24 <UpdateThresholds+0x94>)
 8000afa:	6013      	str	r3, [r2, #0]
}
 8000afc:	bf00      	nop
 8000afe:	46bd      	mov	sp, r7
 8000b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop
 8000b08:	20000150 	.word	0x20000150
 8000b0c:	2000014c 	.word	0x2000014c
 8000b10:	20000158 	.word	0x20000158
 8000b14:	20000154 	.word	0x20000154
 8000b18:	2000015c 	.word	0x2000015c
 8000b1c:	20000160 	.word	0x20000160
 8000b20:	20000164 	.word	0x20000164
 8000b24:	20000168 	.word	0x20000168

08000b28 <LowPassFilter>:

/* ================= Filters ================= */

int LowPassFilter(int data) {
 8000b28:	b480      	push	{r7}
 8000b2a:	b085      	sub	sp, #20
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
    static int y1 = 0, y2 = 0, x[26], n = 12;
    x[n] = x[n + 13] = data;
 8000b30:	4b22      	ldr	r3, [pc, #136]	@ (8000bbc <LowPassFilter+0x94>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	330d      	adds	r3, #13
 8000b36:	4922      	ldr	r1, [pc, #136]	@ (8000bc0 <LowPassFilter+0x98>)
 8000b38:	687a      	ldr	r2, [r7, #4]
 8000b3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000b3e:	4a1f      	ldr	r2, [pc, #124]	@ (8000bbc <LowPassFilter+0x94>)
 8000b40:	6812      	ldr	r2, [r2, #0]
 8000b42:	491f      	ldr	r1, [pc, #124]	@ (8000bc0 <LowPassFilter+0x98>)
 8000b44:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b48:	491d      	ldr	r1, [pc, #116]	@ (8000bc0 <LowPassFilter+0x98>)
 8000b4a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
    int y0 = (y1 << 1) - y2 + x[n] - (x[n + 6] << 1) + x[n + 12];
 8000b4e:	4b1d      	ldr	r3, [pc, #116]	@ (8000bc4 <LowPassFilter+0x9c>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	005a      	lsls	r2, r3, #1
 8000b54:	4b1c      	ldr	r3, [pc, #112]	@ (8000bc8 <LowPassFilter+0xa0>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	1ad2      	subs	r2, r2, r3
 8000b5a:	4b18      	ldr	r3, [pc, #96]	@ (8000bbc <LowPassFilter+0x94>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	4918      	ldr	r1, [pc, #96]	@ (8000bc0 <LowPassFilter+0x98>)
 8000b60:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b64:	441a      	add	r2, r3
 8000b66:	4b15      	ldr	r3, [pc, #84]	@ (8000bbc <LowPassFilter+0x94>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	3306      	adds	r3, #6
 8000b6c:	4914      	ldr	r1, [pc, #80]	@ (8000bc0 <LowPassFilter+0x98>)
 8000b6e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b72:	005b      	lsls	r3, r3, #1
 8000b74:	1ad2      	subs	r2, r2, r3
 8000b76:	4b11      	ldr	r3, [pc, #68]	@ (8000bbc <LowPassFilter+0x94>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	330c      	adds	r3, #12
 8000b7c:	4910      	ldr	r1, [pc, #64]	@ (8000bc0 <LowPassFilter+0x98>)
 8000b7e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b82:	4413      	add	r3, r2
 8000b84:	60fb      	str	r3, [r7, #12]
    y2 = y1;
 8000b86:	4b0f      	ldr	r3, [pc, #60]	@ (8000bc4 <LowPassFilter+0x9c>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	4a0f      	ldr	r2, [pc, #60]	@ (8000bc8 <LowPassFilter+0xa0>)
 8000b8c:	6013      	str	r3, [r2, #0]
    y1 = y0;
 8000b8e:	4a0d      	ldr	r2, [pc, #52]	@ (8000bc4 <LowPassFilter+0x9c>)
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	6013      	str	r3, [r2, #0]
    if (--n < 0) n = 12;
 8000b94:	4b09      	ldr	r3, [pc, #36]	@ (8000bbc <LowPassFilter+0x94>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	3b01      	subs	r3, #1
 8000b9a:	4a08      	ldr	r2, [pc, #32]	@ (8000bbc <LowPassFilter+0x94>)
 8000b9c:	6013      	str	r3, [r2, #0]
 8000b9e:	4b07      	ldr	r3, [pc, #28]	@ (8000bbc <LowPassFilter+0x94>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	da02      	bge.n	8000bac <LowPassFilter+0x84>
 8000ba6:	4b05      	ldr	r3, [pc, #20]	@ (8000bbc <LowPassFilter+0x94>)
 8000ba8:	220c      	movs	r2, #12
 8000baa:	601a      	str	r2, [r3, #0]
    return y0 >> 5;
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	115b      	asrs	r3, r3, #5
}
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	3714      	adds	r7, #20
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr
 8000bbc:	20000008 	.word	0x20000008
 8000bc0:	200001d0 	.word	0x200001d0
 8000bc4:	20000238 	.word	0x20000238
 8000bc8:	2000023c 	.word	0x2000023c

08000bcc <HighPassFilter>:

int HighPassFilter(int data) {
 8000bcc:	b480      	push	{r7}
 8000bce:	b085      	sub	sp, #20
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
    static int y1 = 0, x[66], n = 32;
    x[n] = x[n + 33] = data;
 8000bd4:	4b1e      	ldr	r3, [pc, #120]	@ (8000c50 <HighPassFilter+0x84>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	3321      	adds	r3, #33	@ 0x21
 8000bda:	491e      	ldr	r1, [pc, #120]	@ (8000c54 <HighPassFilter+0x88>)
 8000bdc:	687a      	ldr	r2, [r7, #4]
 8000bde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000be2:	4a1b      	ldr	r2, [pc, #108]	@ (8000c50 <HighPassFilter+0x84>)
 8000be4:	6812      	ldr	r2, [r2, #0]
 8000be6:	491b      	ldr	r1, [pc, #108]	@ (8000c54 <HighPassFilter+0x88>)
 8000be8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000bec:	4919      	ldr	r1, [pc, #100]	@ (8000c54 <HighPassFilter+0x88>)
 8000bee:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
    int y0 = y1 + x[n] - x[n + 32];
 8000bf2:	4b17      	ldr	r3, [pc, #92]	@ (8000c50 <HighPassFilter+0x84>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	4a17      	ldr	r2, [pc, #92]	@ (8000c54 <HighPassFilter+0x88>)
 8000bf8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000bfc:	4b16      	ldr	r3, [pc, #88]	@ (8000c58 <HighPassFilter+0x8c>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	441a      	add	r2, r3
 8000c02:	4b13      	ldr	r3, [pc, #76]	@ (8000c50 <HighPassFilter+0x84>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	3320      	adds	r3, #32
 8000c08:	4912      	ldr	r1, [pc, #72]	@ (8000c54 <HighPassFilter+0x88>)
 8000c0a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000c0e:	1ad3      	subs	r3, r2, r3
 8000c10:	60fb      	str	r3, [r7, #12]
    y1 = y0;
 8000c12:	4a11      	ldr	r2, [pc, #68]	@ (8000c58 <HighPassFilter+0x8c>)
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	6013      	str	r3, [r2, #0]
    if (--n < 0) n = 32;
 8000c18:	4b0d      	ldr	r3, [pc, #52]	@ (8000c50 <HighPassFilter+0x84>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	3b01      	subs	r3, #1
 8000c1e:	4a0c      	ldr	r2, [pc, #48]	@ (8000c50 <HighPassFilter+0x84>)
 8000c20:	6013      	str	r3, [r2, #0]
 8000c22:	4b0b      	ldr	r3, [pc, #44]	@ (8000c50 <HighPassFilter+0x84>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	da02      	bge.n	8000c30 <HighPassFilter+0x64>
 8000c2a:	4b09      	ldr	r3, [pc, #36]	@ (8000c50 <HighPassFilter+0x84>)
 8000c2c:	2220      	movs	r2, #32
 8000c2e:	601a      	str	r2, [r3, #0]
    return x[n + 16] - (y0 >> 5);
 8000c30:	4b07      	ldr	r3, [pc, #28]	@ (8000c50 <HighPassFilter+0x84>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	3310      	adds	r3, #16
 8000c36:	4a07      	ldr	r2, [pc, #28]	@ (8000c54 <HighPassFilter+0x88>)
 8000c38:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	115b      	asrs	r3, r3, #5
 8000c40:	1ad3      	subs	r3, r2, r3
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	3714      	adds	r7, #20
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	2000000c 	.word	0x2000000c
 8000c54:	20000240 	.word	0x20000240
 8000c58:	20000348 	.word	0x20000348

08000c5c <Derivative>:

int Derivative(int data) {
 8000c5c:	b480      	push	{r7}
 8000c5e:	b085      	sub	sp, #20
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
    static int x_d[4];
    int y = (data << 1) + x_d[3] - x_d[1] - (x_d[0] << 1);
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	005a      	lsls	r2, r3, #1
 8000c68:	4b13      	ldr	r3, [pc, #76]	@ (8000cb8 <Derivative+0x5c>)
 8000c6a:	68db      	ldr	r3, [r3, #12]
 8000c6c:	441a      	add	r2, r3
 8000c6e:	4b12      	ldr	r3, [pc, #72]	@ (8000cb8 <Derivative+0x5c>)
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	1ad2      	subs	r2, r2, r3
 8000c74:	4b10      	ldr	r3, [pc, #64]	@ (8000cb8 <Derivative+0x5c>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	005b      	lsls	r3, r3, #1
 8000c7a:	1ad3      	subs	r3, r2, r3
 8000c7c:	60bb      	str	r3, [r7, #8]
    int i;
    for (i = 0; i < 3; i++) x_d[i] = x_d[i + 1];
 8000c7e:	2300      	movs	r3, #0
 8000c80:	60fb      	str	r3, [r7, #12]
 8000c82:	e00b      	b.n	8000c9c <Derivative+0x40>
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	3301      	adds	r3, #1
 8000c88:	4a0b      	ldr	r2, [pc, #44]	@ (8000cb8 <Derivative+0x5c>)
 8000c8a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000c8e:	490a      	ldr	r1, [pc, #40]	@ (8000cb8 <Derivative+0x5c>)
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	3301      	adds	r3, #1
 8000c9a:	60fb      	str	r3, [r7, #12]
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	2b02      	cmp	r3, #2
 8000ca0:	ddf0      	ble.n	8000c84 <Derivative+0x28>
    x_d[3] = data;
 8000ca2:	4a05      	ldr	r2, [pc, #20]	@ (8000cb8 <Derivative+0x5c>)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	60d3      	str	r3, [r2, #12]
    return y >> 3;
 8000ca8:	68bb      	ldr	r3, [r7, #8]
 8000caa:	10db      	asrs	r3, r3, #3
}
 8000cac:	4618      	mov	r0, r3
 8000cae:	3714      	adds	r7, #20
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb6:	4770      	bx	lr
 8000cb8:	2000034c 	.word	0x2000034c

08000cbc <MovingWindowIntegral>:

int MovingWindowIntegral(int data) {
 8000cbc:	b480      	push	{r7}
 8000cbe:	b085      	sub	sp, #20
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
    static int x[32], i = 0;
    static long sum = 0;

    sum -= x[i];
 8000cc4:	4b1a      	ldr	r3, [pc, #104]	@ (8000d30 <MovingWindowIntegral+0x74>)
 8000cc6:	681a      	ldr	r2, [r3, #0]
 8000cc8:	4b1a      	ldr	r3, [pc, #104]	@ (8000d34 <MovingWindowIntegral+0x78>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	491a      	ldr	r1, [pc, #104]	@ (8000d38 <MovingWindowIntegral+0x7c>)
 8000cce:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000cd2:	1ad3      	subs	r3, r2, r3
 8000cd4:	4a16      	ldr	r2, [pc, #88]	@ (8000d30 <MovingWindowIntegral+0x74>)
 8000cd6:	6013      	str	r3, [r2, #0]
    sum += data;
 8000cd8:	4b15      	ldr	r3, [pc, #84]	@ (8000d30 <MovingWindowIntegral+0x74>)
 8000cda:	681a      	ldr	r2, [r3, #0]
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	4413      	add	r3, r2
 8000ce0:	4a13      	ldr	r2, [pc, #76]	@ (8000d30 <MovingWindowIntegral+0x74>)
 8000ce2:	6013      	str	r3, [r2, #0]
    x[i] = data;
 8000ce4:	4b13      	ldr	r3, [pc, #76]	@ (8000d34 <MovingWindowIntegral+0x78>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4913      	ldr	r1, [pc, #76]	@ (8000d38 <MovingWindowIntegral+0x7c>)
 8000cea:	687a      	ldr	r2, [r7, #4]
 8000cec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if (++i == 32) i = 0;
 8000cf0:	4b10      	ldr	r3, [pc, #64]	@ (8000d34 <MovingWindowIntegral+0x78>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	3301      	adds	r3, #1
 8000cf6:	4a0f      	ldr	r2, [pc, #60]	@ (8000d34 <MovingWindowIntegral+0x78>)
 8000cf8:	6013      	str	r3, [r2, #0]
 8000cfa:	4b0e      	ldr	r3, [pc, #56]	@ (8000d34 <MovingWindowIntegral+0x78>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	2b20      	cmp	r3, #32
 8000d00:	d102      	bne.n	8000d08 <MovingWindowIntegral+0x4c>
 8000d02:	4b0c      	ldr	r3, [pc, #48]	@ (8000d34 <MovingWindowIntegral+0x78>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	601a      	str	r2, [r3, #0]

    long ly = sum >> 5;
 8000d08:	4b09      	ldr	r3, [pc, #36]	@ (8000d30 <MovingWindowIntegral+0x74>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	115b      	asrs	r3, r3, #5
 8000d0e:	60fb      	str	r3, [r7, #12]
    if (ly > 32400) return 32400;
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	f647 6290 	movw	r2, #32400	@ 0x7e90
 8000d16:	4293      	cmp	r3, r2
 8000d18:	dd02      	ble.n	8000d20 <MovingWindowIntegral+0x64>
 8000d1a:	f647 6390 	movw	r3, #32400	@ 0x7e90
 8000d1e:	e000      	b.n	8000d22 <MovingWindowIntegral+0x66>
    return (int)ly;
 8000d20:	68fb      	ldr	r3, [r7, #12]
}
 8000d22:	4618      	mov	r0, r3
 8000d24:	3714      	adds	r7, #20
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr
 8000d2e:	bf00      	nop
 8000d30:	2000035c 	.word	0x2000035c
 8000d34:	20000360 	.word	0x20000360
 8000d38:	20000364 	.word	0x20000364

08000d3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d40:	f000 fd81 	bl	8001846 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d44:	f000 f860 	bl	8000e08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d48:	f000 f9c4 	bl	80010d4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d4c:	f000 f980 	bl	8001050 <MX_DMA_Init>
  MX_UART4_Init();
 8000d50:	f000 f932 	bl	8000fb8 <MX_UART4_Init>
  MX_SPI2_Init();
 8000d54:	f000 f8a4 	bl	8000ea0 <MX_SPI2_Init>
  MX_TIM2_Init();
 8000d58:	f000 f8e0 	bl	8000f1c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 8000d5c:	4821      	ldr	r0, [pc, #132]	@ (8000de4 <main+0xa8>)
 8000d5e:	f003 f90d 	bl	8003f7c <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart4, &rx_byte, 1); //omogucujemo interrupt da poveemo python sa mikrokontrolerom
 8000d62:	2201      	movs	r2, #1
 8000d64:	4920      	ldr	r1, [pc, #128]	@ (8000de8 <main+0xac>)
 8000d66:	4821      	ldr	r0, [pc, #132]	@ (8000dec <main+0xb0>)
 8000d68:	f003 ff18 	bl	8004b9c <HAL_UART_Receive_IT>

  myPacket.header = 0xAA;
 8000d6c:	4b20      	ldr	r3, [pc, #128]	@ (8000df0 <main+0xb4>)
 8000d6e:	22aa      	movs	r2, #170	@ 0xaa
 8000d70:	701a      	strb	r2, [r3, #0]
  myPacket.footer = 0x0A;
 8000d72:	4b1f      	ldr	r3, [pc, #124]	@ (8000df0 <main+0xb4>)
 8000d74:	220a      	movs	r2, #10
 8000d76:	725a      	strb	r2, [r3, #9]
  myPacket.bpm = 0;
 8000d78:	4b1d      	ldr	r3, [pc, #116]	@ (8000df0 <main+0xb4>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	715a      	strb	r2, [r3, #5]
 8000d7e:	2200      	movs	r2, #0
 8000d80:	719a      	strb	r2, [r3, #6]
 8000d82:	2200      	movs	r2, #0
 8000d84:	71da      	strb	r2, [r3, #7]
 8000d86:	2200      	movs	r2, #0
 8000d88:	721a      	strb	r2, [r3, #8]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (streaming)
 8000d8a:	4b1a      	ldr	r3, [pc, #104]	@ (8000df4 <main+0xb8>)
 8000d8c:	781b      	ldrb	r3, [r3, #0]
 8000d8e:	b2db      	uxtb	r3, r3
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d0fa      	beq.n	8000d8a <main+0x4e>
	    {
	      if(transfer_complete == 0){
 8000d94:	4b18      	ldr	r3, [pc, #96]	@ (8000df8 <main+0xbc>)
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d1f5      	bne.n	8000d8a <main+0x4e>
	    	  transfer_complete = 1;
 8000d9e:	4b16      	ldr	r3, [pc, #88]	@ (8000df8 <main+0xbc>)
 8000da0:	2201      	movs	r2, #1
 8000da2:	701a      	strb	r2, [r3, #0]
	    	  ecg_data = MAX30003_ReadECG(&hspi2);
 8000da4:	4815      	ldr	r0, [pc, #84]	@ (8000dfc <main+0xc0>)
 8000da6:	f7ff fbd7 	bl	8000558 <MAX30003_ReadECG>
 8000daa:	4603      	mov	r3, r0
 8000dac:	4a14      	ldr	r2, [pc, #80]	@ (8000e00 <main+0xc4>)
 8000dae:	6013      	str	r3, [r2, #0]
	    	  bpm_main = PanTompkins_Process(ecg_data);
 8000db0:	4b13      	ldr	r3, [pc, #76]	@ (8000e00 <main+0xc4>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4618      	mov	r0, r3
 8000db6:	f7ff fc21 	bl	80005fc <PanTompkins_Process>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	4a11      	ldr	r2, [pc, #68]	@ (8000e04 <main+0xc8>)
 8000dbe:	6013      	str	r3, [r2, #0]
	    	  myPacket.ecg_raw = ecg_data;
 8000dc0:	4b0f      	ldr	r3, [pc, #60]	@ (8000e00 <main+0xc4>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a0a      	ldr	r2, [pc, #40]	@ (8000df0 <main+0xb4>)
 8000dc6:	f8c2 3001 	str.w	r3, [r2, #1]
	    	  myPacket.bpm = bpm_main;
 8000dca:	4b0e      	ldr	r3, [pc, #56]	@ (8000e04 <main+0xc8>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	4a08      	ldr	r2, [pc, #32]	@ (8000df0 <main+0xb4>)
 8000dd0:	f8c2 3005 	str.w	r3, [r2, #5]
	    	  HAL_UART_Transmit(&huart4, (uint8_t*)&myPacket, sizeof(myPacket), 5); //5 ms timeout
 8000dd4:	2305      	movs	r3, #5
 8000dd6:	220a      	movs	r2, #10
 8000dd8:	4905      	ldr	r1, [pc, #20]	@ (8000df0 <main+0xb4>)
 8000dda:	4804      	ldr	r0, [pc, #16]	@ (8000dec <main+0xb0>)
 8000ddc:	f003 fe50 	bl	8004a80 <HAL_UART_Transmit>
	  if (streaming)
 8000de0:	e7d3      	b.n	8000d8a <main+0x4e>
 8000de2:	bf00      	nop
 8000de4:	20000508 	.word	0x20000508
 8000de8:	200006a8 	.word	0x200006a8
 8000dec:	20000554 	.word	0x20000554
 8000df0:	200006d8 	.word	0x200006d8
 8000df4:	200006cd 	.word	0x200006cd
 8000df8:	20000010 	.word	0x20000010
 8000dfc:	200003e4 	.word	0x200003e4
 8000e00:	200006d4 	.word	0x200006d4
 8000e04:	200006d0 	.word	0x200006d0

08000e08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b094      	sub	sp, #80	@ 0x50
 8000e0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e0e:	f107 0318 	add.w	r3, r7, #24
 8000e12:	2238      	movs	r2, #56	@ 0x38
 8000e14:	2100      	movs	r1, #0
 8000e16:	4618      	mov	r0, r3
 8000e18:	f005 ffbc 	bl	8006d94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e1c:	1d3b      	adds	r3, r7, #4
 8000e1e:	2200      	movs	r2, #0
 8000e20:	601a      	str	r2, [r3, #0]
 8000e22:	605a      	str	r2, [r3, #4]
 8000e24:	609a      	str	r2, [r3, #8]
 8000e26:	60da      	str	r2, [r3, #12]
 8000e28:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e2a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000e2e:	f001 facf 	bl	80023d0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e32:	2302      	movs	r3, #2
 8000e34:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e36:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e3a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e3c:	2340      	movs	r3, #64	@ 0x40
 8000e3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e40:	2302      	movs	r3, #2
 8000e42:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e44:	2302      	movs	r3, #2
 8000e46:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 9;
 8000e4c:	2309      	movs	r3, #9
 8000e4e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e50:	2302      	movs	r3, #2
 8000e52:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000e54:	2302      	movs	r3, #2
 8000e56:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000e58:	2302      	movs	r3, #2
 8000e5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e5c:	f107 0318 	add.w	r3, r7, #24
 8000e60:	4618      	mov	r0, r3
 8000e62:	f001 fb69 	bl	8002538 <HAL_RCC_OscConfig>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d001      	beq.n	8000e70 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000e6c:	f000 fa7e 	bl	800136c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e70:	230f      	movs	r3, #15
 8000e72:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e74:	2303      	movs	r3, #3
 8000e76:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e80:	2300      	movs	r3, #0
 8000e82:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e84:	1d3b      	adds	r3, r7, #4
 8000e86:	2102      	movs	r1, #2
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f001 fe67 	bl	8002b5c <HAL_RCC_ClockConfig>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d001      	beq.n	8000e98 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000e94:	f000 fa6a 	bl	800136c <Error_Handler>
  }
}
 8000e98:	bf00      	nop
 8000e9a:	3750      	adds	r7, #80	@ 0x50
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000ea4:	4b1b      	ldr	r3, [pc, #108]	@ (8000f14 <MX_SPI2_Init+0x74>)
 8000ea6:	4a1c      	ldr	r2, [pc, #112]	@ (8000f18 <MX_SPI2_Init+0x78>)
 8000ea8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000eaa:	4b1a      	ldr	r3, [pc, #104]	@ (8000f14 <MX_SPI2_Init+0x74>)
 8000eac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000eb0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000eb2:	4b18      	ldr	r3, [pc, #96]	@ (8000f14 <MX_SPI2_Init+0x74>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000eb8:	4b16      	ldr	r3, [pc, #88]	@ (8000f14 <MX_SPI2_Init+0x74>)
 8000eba:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000ebe:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ec0:	4b14      	ldr	r3, [pc, #80]	@ (8000f14 <MX_SPI2_Init+0x74>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ec6:	4b13      	ldr	r3, [pc, #76]	@ (8000f14 <MX_SPI2_Init+0x74>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000ecc:	4b11      	ldr	r3, [pc, #68]	@ (8000f14 <MX_SPI2_Init+0x74>)
 8000ece:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ed2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000ed4:	4b0f      	ldr	r3, [pc, #60]	@ (8000f14 <MX_SPI2_Init+0x74>)
 8000ed6:	2238      	movs	r2, #56	@ 0x38
 8000ed8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000eda:	4b0e      	ldr	r3, [pc, #56]	@ (8000f14 <MX_SPI2_Init+0x74>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ee0:	4b0c      	ldr	r3, [pc, #48]	@ (8000f14 <MX_SPI2_Init+0x74>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ee6:	4b0b      	ldr	r3, [pc, #44]	@ (8000f14 <MX_SPI2_Init+0x74>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000eec:	4b09      	ldr	r3, [pc, #36]	@ (8000f14 <MX_SPI2_Init+0x74>)
 8000eee:	2207      	movs	r2, #7
 8000ef0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000ef2:	4b08      	ldr	r3, [pc, #32]	@ (8000f14 <MX_SPI2_Init+0x74>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000ef8:	4b06      	ldr	r3, [pc, #24]	@ (8000f14 <MX_SPI2_Init+0x74>)
 8000efa:	2208      	movs	r2, #8
 8000efc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000efe:	4805      	ldr	r0, [pc, #20]	@ (8000f14 <MX_SPI2_Init+0x74>)
 8000f00:	f002 fa96 	bl	8003430 <HAL_SPI_Init>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d001      	beq.n	8000f0e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000f0a:	f000 fa2f 	bl	800136c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000f0e:	bf00      	nop
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	200003e4 	.word	0x200003e4
 8000f18:	40003800 	.word	0x40003800

08000f1c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b088      	sub	sp, #32
 8000f20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f22:	f107 0310 	add.w	r3, r7, #16
 8000f26:	2200      	movs	r2, #0
 8000f28:	601a      	str	r2, [r3, #0]
 8000f2a:	605a      	str	r2, [r3, #4]
 8000f2c:	609a      	str	r2, [r3, #8]
 8000f2e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f30:	1d3b      	adds	r3, r7, #4
 8000f32:	2200      	movs	r2, #0
 8000f34:	601a      	str	r2, [r3, #0]
 8000f36:	605a      	str	r2, [r3, #4]
 8000f38:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f3a:	4b1e      	ldr	r3, [pc, #120]	@ (8000fb4 <MX_TIM2_Init+0x98>)
 8000f3c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f40:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3600;
 8000f42:	4b1c      	ldr	r3, [pc, #112]	@ (8000fb4 <MX_TIM2_Init+0x98>)
 8000f44:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8000f48:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f4a:	4b1a      	ldr	r3, [pc, #104]	@ (8000fb4 <MX_TIM2_Init+0x98>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 78;
 8000f50:	4b18      	ldr	r3, [pc, #96]	@ (8000fb4 <MX_TIM2_Init+0x98>)
 8000f52:	224e      	movs	r2, #78	@ 0x4e
 8000f54:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f56:	4b17      	ldr	r3, [pc, #92]	@ (8000fb4 <MX_TIM2_Init+0x98>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f5c:	4b15      	ldr	r3, [pc, #84]	@ (8000fb4 <MX_TIM2_Init+0x98>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f62:	4814      	ldr	r0, [pc, #80]	@ (8000fb4 <MX_TIM2_Init+0x98>)
 8000f64:	f002 ffb2 	bl	8003ecc <HAL_TIM_Base_Init>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000f6e:	f000 f9fd 	bl	800136c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f72:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f76:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f78:	f107 0310 	add.w	r3, r7, #16
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	480d      	ldr	r0, [pc, #52]	@ (8000fb4 <MX_TIM2_Init+0x98>)
 8000f80:	f003 f9c4 	bl	800430c <HAL_TIM_ConfigClockSource>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000f8a:	f000 f9ef 	bl	800136c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f92:	2300      	movs	r3, #0
 8000f94:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f96:	1d3b      	adds	r3, r7, #4
 8000f98:	4619      	mov	r1, r3
 8000f9a:	4806      	ldr	r0, [pc, #24]	@ (8000fb4 <MX_TIM2_Init+0x98>)
 8000f9c:	f003 fc44 	bl	8004828 <HAL_TIMEx_MasterConfigSynchronization>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000fa6:	f000 f9e1 	bl	800136c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000faa:	bf00      	nop
 8000fac:	3720      	adds	r7, #32
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	20000508 	.word	0x20000508

08000fb8 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000fbc:	4b22      	ldr	r3, [pc, #136]	@ (8001048 <MX_UART4_Init+0x90>)
 8000fbe:	4a23      	ldr	r2, [pc, #140]	@ (800104c <MX_UART4_Init+0x94>)
 8000fc0:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000fc2:	4b21      	ldr	r3, [pc, #132]	@ (8001048 <MX_UART4_Init+0x90>)
 8000fc4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000fc8:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000fca:	4b1f      	ldr	r3, [pc, #124]	@ (8001048 <MX_UART4_Init+0x90>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000fd0:	4b1d      	ldr	r3, [pc, #116]	@ (8001048 <MX_UART4_Init+0x90>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000fd6:	4b1c      	ldr	r3, [pc, #112]	@ (8001048 <MX_UART4_Init+0x90>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000fdc:	4b1a      	ldr	r3, [pc, #104]	@ (8001048 <MX_UART4_Init+0x90>)
 8000fde:	220c      	movs	r2, #12
 8000fe0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fe2:	4b19      	ldr	r3, [pc, #100]	@ (8001048 <MX_UART4_Init+0x90>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fe8:	4b17      	ldr	r3, [pc, #92]	@ (8001048 <MX_UART4_Init+0x90>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fee:	4b16      	ldr	r3, [pc, #88]	@ (8001048 <MX_UART4_Init+0x90>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ff4:	4b14      	ldr	r3, [pc, #80]	@ (8001048 <MX_UART4_Init+0x90>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ffa:	4b13      	ldr	r3, [pc, #76]	@ (8001048 <MX_UART4_Init+0x90>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001000:	4811      	ldr	r0, [pc, #68]	@ (8001048 <MX_UART4_Init+0x90>)
 8001002:	f003 fced 	bl	80049e0 <HAL_UART_Init>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 800100c:	f000 f9ae 	bl	800136c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001010:	2100      	movs	r1, #0
 8001012:	480d      	ldr	r0, [pc, #52]	@ (8001048 <MX_UART4_Init+0x90>)
 8001014:	f005 fdf3 	bl	8006bfe <HAL_UARTEx_SetTxFifoThreshold>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 800101e:	f000 f9a5 	bl	800136c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001022:	2100      	movs	r1, #0
 8001024:	4808      	ldr	r0, [pc, #32]	@ (8001048 <MX_UART4_Init+0x90>)
 8001026:	f005 fe28 	bl	8006c7a <HAL_UARTEx_SetRxFifoThreshold>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8001030:	f000 f99c 	bl	800136c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001034:	4804      	ldr	r0, [pc, #16]	@ (8001048 <MX_UART4_Init+0x90>)
 8001036:	f005 fda9 	bl	8006b8c <HAL_UARTEx_DisableFifoMode>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8001040:	f000 f994 	bl	800136c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001044:	bf00      	nop
 8001046:	bd80      	pop	{r7, pc}
 8001048:	20000554 	.word	0x20000554
 800104c:	40004c00 	.word	0x40004c00

08001050 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001056:	4b1e      	ldr	r3, [pc, #120]	@ (80010d0 <MX_DMA_Init+0x80>)
 8001058:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800105a:	4a1d      	ldr	r2, [pc, #116]	@ (80010d0 <MX_DMA_Init+0x80>)
 800105c:	f043 0304 	orr.w	r3, r3, #4
 8001060:	6493      	str	r3, [r2, #72]	@ 0x48
 8001062:	4b1b      	ldr	r3, [pc, #108]	@ (80010d0 <MX_DMA_Init+0x80>)
 8001064:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001066:	f003 0304 	and.w	r3, r3, #4
 800106a:	607b      	str	r3, [r7, #4]
 800106c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800106e:	4b18      	ldr	r3, [pc, #96]	@ (80010d0 <MX_DMA_Init+0x80>)
 8001070:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001072:	4a17      	ldr	r2, [pc, #92]	@ (80010d0 <MX_DMA_Init+0x80>)
 8001074:	f043 0301 	orr.w	r3, r3, #1
 8001078:	6493      	str	r3, [r2, #72]	@ 0x48
 800107a:	4b15      	ldr	r3, [pc, #84]	@ (80010d0 <MX_DMA_Init+0x80>)
 800107c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800107e:	f003 0301 	and.w	r3, r3, #1
 8001082:	603b      	str	r3, [r7, #0]
 8001084:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001086:	2200      	movs	r2, #0
 8001088:	2100      	movs	r1, #0
 800108a:	200b      	movs	r0, #11
 800108c:	f000 fd27 	bl	8001ade <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001090:	200b      	movs	r0, #11
 8001092:	f000 fd3e 	bl	8001b12 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001096:	2200      	movs	r2, #0
 8001098:	2100      	movs	r1, #0
 800109a:	200c      	movs	r0, #12
 800109c:	f000 fd1f 	bl	8001ade <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80010a0:	200c      	movs	r0, #12
 80010a2:	f000 fd36 	bl	8001b12 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80010a6:	2200      	movs	r2, #0
 80010a8:	2100      	movs	r1, #0
 80010aa:	200d      	movs	r0, #13
 80010ac:	f000 fd17 	bl	8001ade <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80010b0:	200d      	movs	r0, #13
 80010b2:	f000 fd2e 	bl	8001b12 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80010b6:	2200      	movs	r2, #0
 80010b8:	2100      	movs	r1, #0
 80010ba:	200e      	movs	r0, #14
 80010bc:	f000 fd0f 	bl	8001ade <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80010c0:	200e      	movs	r0, #14
 80010c2:	f000 fd26 	bl	8001b12 <HAL_NVIC_EnableIRQ>

}
 80010c6:	bf00      	nop
 80010c8:	3708      	adds	r7, #8
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	40021000 	.word	0x40021000

080010d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08a      	sub	sp, #40	@ 0x28
 80010d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010da:	f107 0314 	add.w	r3, r7, #20
 80010de:	2200      	movs	r2, #0
 80010e0:	601a      	str	r2, [r3, #0]
 80010e2:	605a      	str	r2, [r3, #4]
 80010e4:	609a      	str	r2, [r3, #8]
 80010e6:	60da      	str	r2, [r3, #12]
 80010e8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010ea:	4b42      	ldr	r3, [pc, #264]	@ (80011f4 <MX_GPIO_Init+0x120>)
 80010ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ee:	4a41      	ldr	r2, [pc, #260]	@ (80011f4 <MX_GPIO_Init+0x120>)
 80010f0:	f043 0304 	orr.w	r3, r3, #4
 80010f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010f6:	4b3f      	ldr	r3, [pc, #252]	@ (80011f4 <MX_GPIO_Init+0x120>)
 80010f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010fa:	f003 0304 	and.w	r3, r3, #4
 80010fe:	613b      	str	r3, [r7, #16]
 8001100:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001102:	4b3c      	ldr	r3, [pc, #240]	@ (80011f4 <MX_GPIO_Init+0x120>)
 8001104:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001106:	4a3b      	ldr	r2, [pc, #236]	@ (80011f4 <MX_GPIO_Init+0x120>)
 8001108:	f043 0320 	orr.w	r3, r3, #32
 800110c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800110e:	4b39      	ldr	r3, [pc, #228]	@ (80011f4 <MX_GPIO_Init+0x120>)
 8001110:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001112:	f003 0320 	and.w	r3, r3, #32
 8001116:	60fb      	str	r3, [r7, #12]
 8001118:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800111a:	4b36      	ldr	r3, [pc, #216]	@ (80011f4 <MX_GPIO_Init+0x120>)
 800111c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800111e:	4a35      	ldr	r2, [pc, #212]	@ (80011f4 <MX_GPIO_Init+0x120>)
 8001120:	f043 0301 	orr.w	r3, r3, #1
 8001124:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001126:	4b33      	ldr	r3, [pc, #204]	@ (80011f4 <MX_GPIO_Init+0x120>)
 8001128:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112a:	f003 0301 	and.w	r3, r3, #1
 800112e:	60bb      	str	r3, [r7, #8]
 8001130:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001132:	4b30      	ldr	r3, [pc, #192]	@ (80011f4 <MX_GPIO_Init+0x120>)
 8001134:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001136:	4a2f      	ldr	r2, [pc, #188]	@ (80011f4 <MX_GPIO_Init+0x120>)
 8001138:	f043 0302 	orr.w	r3, r3, #2
 800113c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800113e:	4b2d      	ldr	r3, [pc, #180]	@ (80011f4 <MX_GPIO_Init+0x120>)
 8001140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001142:	f003 0302 	and.w	r3, r3, #2
 8001146:	607b      	str	r3, [r7, #4]
 8001148:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800114a:	2200      	movs	r2, #0
 800114c:	2120      	movs	r1, #32
 800114e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001152:	f001 f901 	bl	8002358 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8001156:	2200      	movs	r2, #0
 8001158:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800115c:	4826      	ldr	r0, [pc, #152]	@ (80011f8 <MX_GPIO_Init+0x124>)
 800115e:	f001 f8fb 	bl	8002358 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001162:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001166:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001168:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800116c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116e:	2300      	movs	r3, #0
 8001170:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001172:	f107 0314 	add.w	r3, r7, #20
 8001176:	4619      	mov	r1, r3
 8001178:	481f      	ldr	r0, [pc, #124]	@ (80011f8 <MX_GPIO_Init+0x124>)
 800117a:	f000 ff6b 	bl	8002054 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPUART1_TX_Pin LPUART1_RX_Pin */
  GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 800117e:	230c      	movs	r3, #12
 8001180:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001182:	2302      	movs	r3, #2
 8001184:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001186:	2300      	movs	r3, #0
 8001188:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800118a:	2300      	movs	r3, #0
 800118c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 800118e:	230c      	movs	r3, #12
 8001190:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001192:	f107 0314 	add.w	r3, r7, #20
 8001196:	4619      	mov	r1, r3
 8001198:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800119c:	f000 ff5a 	bl	8002054 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80011a0:	2320      	movs	r3, #32
 80011a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011a4:	2301      	movs	r3, #1
 80011a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a8:	2300      	movs	r3, #0
 80011aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ac:	2300      	movs	r3, #0
 80011ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80011b0:	f107 0314 	add.w	r3, r7, #20
 80011b4:	4619      	mov	r1, r3
 80011b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011ba:	f000 ff4b 	bl	8002054 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80011be:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80011c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011c4:	2301      	movs	r3, #1
 80011c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c8:	2300      	movs	r3, #0
 80011ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011cc:	2300      	movs	r3, #0
 80011ce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011d0:	f107 0314 	add.w	r3, r7, #20
 80011d4:	4619      	mov	r1, r3
 80011d6:	4808      	ldr	r0, [pc, #32]	@ (80011f8 <MX_GPIO_Init+0x124>)
 80011d8:	f000 ff3c 	bl	8002054 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80011dc:	2200      	movs	r2, #0
 80011de:	2100      	movs	r1, #0
 80011e0:	2028      	movs	r0, #40	@ 0x28
 80011e2:	f000 fc7c 	bl	8001ade <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80011e6:	2028      	movs	r0, #40	@ 0x28
 80011e8:	f000 fc93 	bl	8001b12 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80011ec:	bf00      	nop
 80011ee:	3728      	adds	r7, #40	@ 0x28
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	40021000 	.word	0x40021000
 80011f8:	48000800 	.word	0x48000800

080011fc <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
//Nakon to se triggera interrupt na rx, ova se funkcija automatski poziva

{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
    if (huart->Instance == UART4)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4a2b      	ldr	r2, [pc, #172]	@ (80012b8 <HAL_UART_RxCpltCallback+0xbc>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d14f      	bne.n	80012ae <HAL_UART_RxCpltCallback+0xb2>
    {
        if (rx_byte == '\n')   // kraj poruke, poruke koje aljemo iz pythonu moraju zavrsavat na '\n'
 800120e:	4b2b      	ldr	r3, [pc, #172]	@ (80012bc <HAL_UART_RxCpltCallback+0xc0>)
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	2b0a      	cmp	r3, #10
 8001214:	d134      	bne.n	8001280 <HAL_UART_RxCpltCallback+0x84>
        {
            rx_buffer[rx_index] = '\0';
 8001216:	4b2a      	ldr	r3, [pc, #168]	@ (80012c0 <HAL_UART_RxCpltCallback+0xc4>)
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	461a      	mov	r2, r3
 800121c:	4b29      	ldr	r3, [pc, #164]	@ (80012c4 <HAL_UART_RxCpltCallback+0xc8>)
 800121e:	2100      	movs	r1, #0
 8001220:	5499      	strb	r1, [r3, r2]
            rx_index = 0;
 8001222:	4b27      	ldr	r3, [pc, #156]	@ (80012c0 <HAL_UART_RxCpltCallback+0xc4>)
 8001224:	2200      	movs	r2, #0
 8001226:	701a      	strb	r2, [r3, #0]

            if (strcmp(rx_buffer, "#?#") == 0)
 8001228:	4927      	ldr	r1, [pc, #156]	@ (80012c8 <HAL_UART_RxCpltCallback+0xcc>)
 800122a:	4826      	ldr	r0, [pc, #152]	@ (80012c4 <HAL_UART_RxCpltCallback+0xc8>)
 800122c:	f7fe fff4 	bl	8000218 <strcmp>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d106      	bne.n	8001244 <HAL_UART_RxCpltCallback+0x48>
            {
                // SYNC zahtjev saljemo sa uartom u python skriptu
            	//preko uarta5 aljemo znak !, koji sadri samo jedan bajt i timeout je 100ms
                HAL_UART_Transmit(&huart4, (uint8_t*)"!", 1, 100);
 8001236:	2364      	movs	r3, #100	@ 0x64
 8001238:	2201      	movs	r2, #1
 800123a:	4924      	ldr	r1, [pc, #144]	@ (80012cc <HAL_UART_RxCpltCallback+0xd0>)
 800123c:	4824      	ldr	r0, [pc, #144]	@ (80012d0 <HAL_UART_RxCpltCallback+0xd4>)
 800123e:	f003 fc1f 	bl	8004a80 <HAL_UART_Transmit>
 8001242:	e02f      	b.n	80012a4 <HAL_UART_RxCpltCallback+0xa8>
            }
            else if (strcmp(rx_buffer, "#A#") == 0)
 8001244:	4923      	ldr	r1, [pc, #140]	@ (80012d4 <HAL_UART_RxCpltCallback+0xd8>)
 8001246:	481f      	ldr	r0, [pc, #124]	@ (80012c4 <HAL_UART_RxCpltCallback+0xc8>)
 8001248:	f7fe ffe6 	bl	8000218 <strcmp>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d107      	bne.n	8001262 <HAL_UART_RxCpltCallback+0x66>
            {
            	//strcmp(a,b) - usporedjuje dva stringa i ako su jednaki vraca nulu
                // START STREAM
            	HAL_UART_Receive_IT(&huart4, &rx_byte, 1);
 8001252:	2201      	movs	r2, #1
 8001254:	4919      	ldr	r1, [pc, #100]	@ (80012bc <HAL_UART_RxCpltCallback+0xc0>)
 8001256:	481e      	ldr	r0, [pc, #120]	@ (80012d0 <HAL_UART_RxCpltCallback+0xd4>)
 8001258:	f003 fca0 	bl	8004b9c <HAL_UART_Receive_IT>
            	start_stream();
 800125c:	f000 f870 	bl	8001340 <start_stream>
 8001260:	e020      	b.n	80012a4 <HAL_UART_RxCpltCallback+0xa8>
            }
            else if (strcmp(rx_buffer, "#S#") == 0)
 8001262:	491d      	ldr	r1, [pc, #116]	@ (80012d8 <HAL_UART_RxCpltCallback+0xdc>)
 8001264:	4817      	ldr	r0, [pc, #92]	@ (80012c4 <HAL_UART_RxCpltCallback+0xc8>)
 8001266:	f7fe ffd7 	bl	8000218 <strcmp>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d102      	bne.n	8001276 <HAL_UART_RxCpltCallback+0x7a>
            {
                // STOP STREAM
                stop_streaming();
 8001270:	f000 f852 	bl	8001318 <stop_streaming>
 8001274:	e016      	b.n	80012a4 <HAL_UART_RxCpltCallback+0xa8>
            }
            else if(strcmp(rx_buffer, "#D#") == 0)
 8001276:	4919      	ldr	r1, [pc, #100]	@ (80012dc <HAL_UART_RxCpltCallback+0xe0>)
 8001278:	4812      	ldr	r0, [pc, #72]	@ (80012c4 <HAL_UART_RxCpltCallback+0xc8>)
 800127a:	f7fe ffcd 	bl	8000218 <strcmp>
 800127e:	e011      	b.n	80012a4 <HAL_UART_RxCpltCallback+0xa8>

            }
        }
        else
        {
            rx_buffer[rx_index++] = rx_byte;
 8001280:	4b0f      	ldr	r3, [pc, #60]	@ (80012c0 <HAL_UART_RxCpltCallback+0xc4>)
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	1c5a      	adds	r2, r3, #1
 8001286:	b2d1      	uxtb	r1, r2
 8001288:	4a0d      	ldr	r2, [pc, #52]	@ (80012c0 <HAL_UART_RxCpltCallback+0xc4>)
 800128a:	7011      	strb	r1, [r2, #0]
 800128c:	461a      	mov	r2, r3
 800128e:	4b0b      	ldr	r3, [pc, #44]	@ (80012bc <HAL_UART_RxCpltCallback+0xc0>)
 8001290:	7819      	ldrb	r1, [r3, #0]
 8001292:	4b0c      	ldr	r3, [pc, #48]	@ (80012c4 <HAL_UART_RxCpltCallback+0xc8>)
 8001294:	5499      	strb	r1, [r3, r2]
            if (rx_index >= sizeof(rx_buffer))
 8001296:	4b0a      	ldr	r3, [pc, #40]	@ (80012c0 <HAL_UART_RxCpltCallback+0xc4>)
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	2b1f      	cmp	r3, #31
 800129c:	d902      	bls.n	80012a4 <HAL_UART_RxCpltCallback+0xa8>
                rx_index = 0;
 800129e:	4b08      	ldr	r3, [pc, #32]	@ (80012c0 <HAL_UART_RxCpltCallback+0xc4>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	701a      	strb	r2, [r3, #0]
        }

        HAL_UART_Receive_IT(&huart4, &rx_byte, 1);
 80012a4:	2201      	movs	r2, #1
 80012a6:	4905      	ldr	r1, [pc, #20]	@ (80012bc <HAL_UART_RxCpltCallback+0xc0>)
 80012a8:	4809      	ldr	r0, [pc, #36]	@ (80012d0 <HAL_UART_RxCpltCallback+0xd4>)
 80012aa:	f003 fc77 	bl	8004b9c <HAL_UART_Receive_IT>

    }
}
 80012ae:	bf00      	nop
 80012b0:	3708      	adds	r7, #8
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	40004c00 	.word	0x40004c00
 80012bc:	200006a8 	.word	0x200006a8
 80012c0:	200006cc 	.word	0x200006cc
 80012c4:	200006ac 	.word	0x200006ac
 80012c8:	08006e04 	.word	0x08006e04
 80012cc:	08006e08 	.word	0x08006e08
 80012d0:	20000554 	.word	0x20000554
 80012d4:	08006e0c 	.word	0x08006e0c
 80012d8:	08006e10 	.word	0x08006e10
 80012dc:	08006e14 	.word	0x08006e14

080012e0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 80012e0:	b480      	push	{r7}
 80012e2:	b083      	sub	sp, #12
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80012f0:	d107      	bne.n	8001302 <HAL_TIM_PeriodElapsedCallback+0x22>

		if (streaming)
 80012f2:	4b07      	ldr	r3, [pc, #28]	@ (8001310 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d002      	beq.n	8001302 <HAL_TIM_PeriodElapsedCallback+0x22>
			   {
			      transfer_complete = 0; //znaci da mozemo po sljedeci podatak sa SPI
 80012fc:	4b05      	ldr	r3, [pc, #20]	@ (8001314 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80012fe:	2200      	movs	r2, #0
 8001300:	701a      	strb	r2, [r3, #0]
			   }

	}


}
 8001302:	bf00      	nop
 8001304:	370c      	adds	r7, #12
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr
 800130e:	bf00      	nop
 8001310:	200006cd 	.word	0x200006cd
 8001314:	20000010 	.word	0x20000010

08001318 <stop_streaming>:


void stop_streaming(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
	transfer_complete = 0;
 800131c:	4b05      	ldr	r3, [pc, #20]	@ (8001334 <stop_streaming+0x1c>)
 800131e:	2200      	movs	r2, #0
 8001320:	701a      	strb	r2, [r3, #0]
    streaming = 0;
 8001322:	4b05      	ldr	r3, [pc, #20]	@ (8001338 <stop_streaming+0x20>)
 8001324:	2200      	movs	r2, #0
 8001326:	701a      	strb	r2, [r3, #0]
    HAL_UART_AbortTransmit(&huart4);
 8001328:	4804      	ldr	r0, [pc, #16]	@ (800133c <stop_streaming+0x24>)
 800132a:	f003 fc83 	bl	8004c34 <HAL_UART_AbortTransmit>
}
 800132e:	bf00      	nop
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	20000010 	.word	0x20000010
 8001338:	200006cd 	.word	0x200006cd
 800133c:	20000554 	.word	0x20000554

08001340 <start_stream>:


void start_stream(void){
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
	if (!streaming)
 8001344:	4b07      	ldr	r3, [pc, #28]	@ (8001364 <start_stream+0x24>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	b2db      	uxtb	r3, r3
 800134a:	2b00      	cmp	r3, #0
 800134c:	d105      	bne.n	800135a <start_stream+0x1a>
	  {
	    streaming = 1;
 800134e:	4b05      	ldr	r3, [pc, #20]	@ (8001364 <start_stream+0x24>)
 8001350:	2201      	movs	r2, #1
 8001352:	701a      	strb	r2, [r3, #0]
	    transfer_complete = 1;
 8001354:	4b04      	ldr	r3, [pc, #16]	@ (8001368 <start_stream+0x28>)
 8001356:	2201      	movs	r2, #1
 8001358:	701a      	strb	r2, [r3, #0]
	  }
}
 800135a:	bf00      	nop
 800135c:	46bd      	mov	sp, r7
 800135e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001362:	4770      	bx	lr
 8001364:	200006cd 	.word	0x200006cd
 8001368:	20000010 	.word	0x20000010

0800136c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001370:	b672      	cpsid	i
}
 8001372:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001374:	bf00      	nop
 8001376:	e7fd      	b.n	8001374 <Error_Handler+0x8>

08001378 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800137e:	4b0f      	ldr	r3, [pc, #60]	@ (80013bc <HAL_MspInit+0x44>)
 8001380:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001382:	4a0e      	ldr	r2, [pc, #56]	@ (80013bc <HAL_MspInit+0x44>)
 8001384:	f043 0301 	orr.w	r3, r3, #1
 8001388:	6613      	str	r3, [r2, #96]	@ 0x60
 800138a:	4b0c      	ldr	r3, [pc, #48]	@ (80013bc <HAL_MspInit+0x44>)
 800138c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800138e:	f003 0301 	and.w	r3, r3, #1
 8001392:	607b      	str	r3, [r7, #4]
 8001394:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001396:	4b09      	ldr	r3, [pc, #36]	@ (80013bc <HAL_MspInit+0x44>)
 8001398:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800139a:	4a08      	ldr	r2, [pc, #32]	@ (80013bc <HAL_MspInit+0x44>)
 800139c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80013a2:	4b06      	ldr	r3, [pc, #24]	@ (80013bc <HAL_MspInit+0x44>)
 80013a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013aa:	603b      	str	r3, [r7, #0]
 80013ac:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80013ae:	f001 f8b3 	bl	8002518 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013b2:	bf00      	nop
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	40021000 	.word	0x40021000

080013c0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b08a      	sub	sp, #40	@ 0x28
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c8:	f107 0314 	add.w	r3, r7, #20
 80013cc:	2200      	movs	r2, #0
 80013ce:	601a      	str	r2, [r3, #0]
 80013d0:	605a      	str	r2, [r3, #4]
 80013d2:	609a      	str	r2, [r3, #8]
 80013d4:	60da      	str	r2, [r3, #12]
 80013d6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a45      	ldr	r2, [pc, #276]	@ (80014f4 <HAL_SPI_MspInit+0x134>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	f040 8083 	bne.w	80014ea <HAL_SPI_MspInit+0x12a>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80013e4:	4b44      	ldr	r3, [pc, #272]	@ (80014f8 <HAL_SPI_MspInit+0x138>)
 80013e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013e8:	4a43      	ldr	r2, [pc, #268]	@ (80014f8 <HAL_SPI_MspInit+0x138>)
 80013ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80013f0:	4b41      	ldr	r3, [pc, #260]	@ (80014f8 <HAL_SPI_MspInit+0x138>)
 80013f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013f8:	613b      	str	r3, [r7, #16]
 80013fa:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013fc:	4b3e      	ldr	r3, [pc, #248]	@ (80014f8 <HAL_SPI_MspInit+0x138>)
 80013fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001400:	4a3d      	ldr	r2, [pc, #244]	@ (80014f8 <HAL_SPI_MspInit+0x138>)
 8001402:	f043 0302 	orr.w	r3, r3, #2
 8001406:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001408:	4b3b      	ldr	r3, [pc, #236]	@ (80014f8 <HAL_SPI_MspInit+0x138>)
 800140a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800140c:	f003 0302 	and.w	r3, r3, #2
 8001410:	60fb      	str	r3, [r7, #12]
 8001412:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001414:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001418:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800141a:	2302      	movs	r3, #2
 800141c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141e:	2300      	movs	r3, #0
 8001420:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001422:	2300      	movs	r3, #0
 8001424:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001426:	2305      	movs	r3, #5
 8001428:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800142a:	f107 0314 	add.w	r3, r7, #20
 800142e:	4619      	mov	r1, r3
 8001430:	4832      	ldr	r0, [pc, #200]	@ (80014fc <HAL_SPI_MspInit+0x13c>)
 8001432:	f000 fe0f 	bl	8002054 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel3;
 8001436:	4b32      	ldr	r3, [pc, #200]	@ (8001500 <HAL_SPI_MspInit+0x140>)
 8001438:	4a32      	ldr	r2, [pc, #200]	@ (8001504 <HAL_SPI_MspInit+0x144>)
 800143a:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 800143c:	4b30      	ldr	r3, [pc, #192]	@ (8001500 <HAL_SPI_MspInit+0x140>)
 800143e:	220c      	movs	r2, #12
 8001440:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001442:	4b2f      	ldr	r3, [pc, #188]	@ (8001500 <HAL_SPI_MspInit+0x140>)
 8001444:	2200      	movs	r2, #0
 8001446:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001448:	4b2d      	ldr	r3, [pc, #180]	@ (8001500 <HAL_SPI_MspInit+0x140>)
 800144a:	2200      	movs	r2, #0
 800144c:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800144e:	4b2c      	ldr	r3, [pc, #176]	@ (8001500 <HAL_SPI_MspInit+0x140>)
 8001450:	2280      	movs	r2, #128	@ 0x80
 8001452:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001454:	4b2a      	ldr	r3, [pc, #168]	@ (8001500 <HAL_SPI_MspInit+0x140>)
 8001456:	2200      	movs	r2, #0
 8001458:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800145a:	4b29      	ldr	r3, [pc, #164]	@ (8001500 <HAL_SPI_MspInit+0x140>)
 800145c:	2200      	movs	r2, #0
 800145e:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8001460:	4b27      	ldr	r3, [pc, #156]	@ (8001500 <HAL_SPI_MspInit+0x140>)
 8001462:	2200      	movs	r2, #0
 8001464:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001466:	4b26      	ldr	r3, [pc, #152]	@ (8001500 <HAL_SPI_MspInit+0x140>)
 8001468:	2200      	movs	r2, #0
 800146a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800146c:	4824      	ldr	r0, [pc, #144]	@ (8001500 <HAL_SPI_MspInit+0x140>)
 800146e:	f000 fb6b 	bl	8001b48 <HAL_DMA_Init>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <HAL_SPI_MspInit+0xbc>
    {
      Error_Handler();
 8001478:	f7ff ff78 	bl	800136c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	4a20      	ldr	r2, [pc, #128]	@ (8001500 <HAL_SPI_MspInit+0x140>)
 8001480:	659a      	str	r2, [r3, #88]	@ 0x58
 8001482:	4a1f      	ldr	r2, [pc, #124]	@ (8001500 <HAL_SPI_MspInit+0x140>)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel4;
 8001488:	4b1f      	ldr	r3, [pc, #124]	@ (8001508 <HAL_SPI_MspInit+0x148>)
 800148a:	4a20      	ldr	r2, [pc, #128]	@ (800150c <HAL_SPI_MspInit+0x14c>)
 800148c:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 800148e:	4b1e      	ldr	r3, [pc, #120]	@ (8001508 <HAL_SPI_MspInit+0x148>)
 8001490:	220d      	movs	r2, #13
 8001492:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001494:	4b1c      	ldr	r3, [pc, #112]	@ (8001508 <HAL_SPI_MspInit+0x148>)
 8001496:	2210      	movs	r2, #16
 8001498:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800149a:	4b1b      	ldr	r3, [pc, #108]	@ (8001508 <HAL_SPI_MspInit+0x148>)
 800149c:	2200      	movs	r2, #0
 800149e:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80014a0:	4b19      	ldr	r3, [pc, #100]	@ (8001508 <HAL_SPI_MspInit+0x148>)
 80014a2:	2280      	movs	r2, #128	@ 0x80
 80014a4:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014a6:	4b18      	ldr	r3, [pc, #96]	@ (8001508 <HAL_SPI_MspInit+0x148>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014ac:	4b16      	ldr	r3, [pc, #88]	@ (8001508 <HAL_SPI_MspInit+0x148>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80014b2:	4b15      	ldr	r3, [pc, #84]	@ (8001508 <HAL_SPI_MspInit+0x148>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80014b8:	4b13      	ldr	r3, [pc, #76]	@ (8001508 <HAL_SPI_MspInit+0x148>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80014be:	4812      	ldr	r0, [pc, #72]	@ (8001508 <HAL_SPI_MspInit+0x148>)
 80014c0:	f000 fb42 	bl	8001b48 <HAL_DMA_Init>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <HAL_SPI_MspInit+0x10e>
    {
      Error_Handler();
 80014ca:	f7ff ff4f 	bl	800136c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001508 <HAL_SPI_MspInit+0x148>)
 80014d2:	655a      	str	r2, [r3, #84]	@ 0x54
 80014d4:	4a0c      	ldr	r2, [pc, #48]	@ (8001508 <HAL_SPI_MspInit+0x148>)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80014da:	2200      	movs	r2, #0
 80014dc:	2100      	movs	r1, #0
 80014de:	2024      	movs	r0, #36	@ 0x24
 80014e0:	f000 fafd 	bl	8001ade <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80014e4:	2024      	movs	r0, #36	@ 0x24
 80014e6:	f000 fb14 	bl	8001b12 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80014ea:	bf00      	nop
 80014ec:	3728      	adds	r7, #40	@ 0x28
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	40003800 	.word	0x40003800
 80014f8:	40021000 	.word	0x40021000
 80014fc:	48000400 	.word	0x48000400
 8001500:	20000448 	.word	0x20000448
 8001504:	40020030 	.word	0x40020030
 8001508:	200004a8 	.word	0x200004a8
 800150c:	40020044 	.word	0x40020044

08001510 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b084      	sub	sp, #16
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001520:	d113      	bne.n	800154a <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001522:	4b0c      	ldr	r3, [pc, #48]	@ (8001554 <HAL_TIM_Base_MspInit+0x44>)
 8001524:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001526:	4a0b      	ldr	r2, [pc, #44]	@ (8001554 <HAL_TIM_Base_MspInit+0x44>)
 8001528:	f043 0301 	orr.w	r3, r3, #1
 800152c:	6593      	str	r3, [r2, #88]	@ 0x58
 800152e:	4b09      	ldr	r3, [pc, #36]	@ (8001554 <HAL_TIM_Base_MspInit+0x44>)
 8001530:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001532:	f003 0301 	and.w	r3, r3, #1
 8001536:	60fb      	str	r3, [r7, #12]
 8001538:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800153a:	2200      	movs	r2, #0
 800153c:	2100      	movs	r1, #0
 800153e:	201c      	movs	r0, #28
 8001540:	f000 facd 	bl	8001ade <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001544:	201c      	movs	r0, #28
 8001546:	f000 fae4 	bl	8001b12 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800154a:	bf00      	nop
 800154c:	3710      	adds	r7, #16
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	40021000 	.word	0x40021000

08001558 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b09e      	sub	sp, #120	@ 0x78
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001560:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	605a      	str	r2, [r3, #4]
 800156a:	609a      	str	r2, [r3, #8]
 800156c:	60da      	str	r2, [r3, #12]
 800156e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001570:	f107 0310 	add.w	r3, r7, #16
 8001574:	2254      	movs	r2, #84	@ 0x54
 8001576:	2100      	movs	r1, #0
 8001578:	4618      	mov	r0, r3
 800157a:	f005 fc0b 	bl	8006d94 <memset>
  if(huart->Instance==UART4)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4a4d      	ldr	r2, [pc, #308]	@ (80016b8 <HAL_UART_MspInit+0x160>)
 8001584:	4293      	cmp	r3, r2
 8001586:	f040 8092 	bne.w	80016ae <HAL_UART_MspInit+0x156>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 800158a:	2308      	movs	r3, #8
 800158c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 800158e:	2300      	movs	r3, #0
 8001590:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001592:	f107 0310 	add.w	r3, r7, #16
 8001596:	4618      	mov	r0, r3
 8001598:	f001 fcfc 	bl	8002f94 <HAL_RCCEx_PeriphCLKConfig>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80015a2:	f7ff fee3 	bl	800136c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80015a6:	4b45      	ldr	r3, [pc, #276]	@ (80016bc <HAL_UART_MspInit+0x164>)
 80015a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015aa:	4a44      	ldr	r2, [pc, #272]	@ (80016bc <HAL_UART_MspInit+0x164>)
 80015ac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80015b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80015b2:	4b42      	ldr	r3, [pc, #264]	@ (80016bc <HAL_UART_MspInit+0x164>)
 80015b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015b6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80015ba:	60fb      	str	r3, [r7, #12]
 80015bc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015be:	4b3f      	ldr	r3, [pc, #252]	@ (80016bc <HAL_UART_MspInit+0x164>)
 80015c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015c2:	4a3e      	ldr	r2, [pc, #248]	@ (80016bc <HAL_UART_MspInit+0x164>)
 80015c4:	f043 0304 	orr.w	r3, r3, #4
 80015c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015ca:	4b3c      	ldr	r3, [pc, #240]	@ (80016bc <HAL_UART_MspInit+0x164>)
 80015cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ce:	f003 0304 	and.w	r3, r3, #4
 80015d2:	60bb      	str	r3, [r7, #8]
 80015d4:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80015d6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80015da:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015dc:	2302      	movs	r3, #2
 80015de:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e0:	2300      	movs	r3, #0
 80015e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e4:	2300      	movs	r3, #0
 80015e6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 80015e8:	2305      	movs	r3, #5
 80015ea:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015ec:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80015f0:	4619      	mov	r1, r3
 80015f2:	4833      	ldr	r0, [pc, #204]	@ (80016c0 <HAL_UART_MspInit+0x168>)
 80015f4:	f000 fd2e 	bl	8002054 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Channel1;
 80015f8:	4b32      	ldr	r3, [pc, #200]	@ (80016c4 <HAL_UART_MspInit+0x16c>)
 80015fa:	4a33      	ldr	r2, [pc, #204]	@ (80016c8 <HAL_UART_MspInit+0x170>)
 80015fc:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 80015fe:	4b31      	ldr	r3, [pc, #196]	@ (80016c4 <HAL_UART_MspInit+0x16c>)
 8001600:	221e      	movs	r2, #30
 8001602:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001604:	4b2f      	ldr	r3, [pc, #188]	@ (80016c4 <HAL_UART_MspInit+0x16c>)
 8001606:	2200      	movs	r2, #0
 8001608:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800160a:	4b2e      	ldr	r3, [pc, #184]	@ (80016c4 <HAL_UART_MspInit+0x16c>)
 800160c:	2200      	movs	r2, #0
 800160e:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001610:	4b2c      	ldr	r3, [pc, #176]	@ (80016c4 <HAL_UART_MspInit+0x16c>)
 8001612:	2280      	movs	r2, #128	@ 0x80
 8001614:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001616:	4b2b      	ldr	r3, [pc, #172]	@ (80016c4 <HAL_UART_MspInit+0x16c>)
 8001618:	2200      	movs	r2, #0
 800161a:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800161c:	4b29      	ldr	r3, [pc, #164]	@ (80016c4 <HAL_UART_MspInit+0x16c>)
 800161e:	2200      	movs	r2, #0
 8001620:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8001622:	4b28      	ldr	r3, [pc, #160]	@ (80016c4 <HAL_UART_MspInit+0x16c>)
 8001624:	2200      	movs	r2, #0
 8001626:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001628:	4b26      	ldr	r3, [pc, #152]	@ (80016c4 <HAL_UART_MspInit+0x16c>)
 800162a:	2200      	movs	r2, #0
 800162c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800162e:	4825      	ldr	r0, [pc, #148]	@ (80016c4 <HAL_UART_MspInit+0x16c>)
 8001630:	f000 fa8a 	bl	8001b48 <HAL_DMA_Init>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 800163a:	f7ff fe97 	bl	800136c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	4a20      	ldr	r2, [pc, #128]	@ (80016c4 <HAL_UART_MspInit+0x16c>)
 8001642:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001646:	4a1f      	ldr	r2, [pc, #124]	@ (80016c4 <HAL_UART_MspInit+0x16c>)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Channel2;
 800164c:	4b1f      	ldr	r3, [pc, #124]	@ (80016cc <HAL_UART_MspInit+0x174>)
 800164e:	4a20      	ldr	r2, [pc, #128]	@ (80016d0 <HAL_UART_MspInit+0x178>)
 8001650:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 8001652:	4b1e      	ldr	r3, [pc, #120]	@ (80016cc <HAL_UART_MspInit+0x174>)
 8001654:	221f      	movs	r2, #31
 8001656:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001658:	4b1c      	ldr	r3, [pc, #112]	@ (80016cc <HAL_UART_MspInit+0x174>)
 800165a:	2210      	movs	r2, #16
 800165c:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800165e:	4b1b      	ldr	r3, [pc, #108]	@ (80016cc <HAL_UART_MspInit+0x174>)
 8001660:	2200      	movs	r2, #0
 8001662:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001664:	4b19      	ldr	r3, [pc, #100]	@ (80016cc <HAL_UART_MspInit+0x174>)
 8001666:	2280      	movs	r2, #128	@ 0x80
 8001668:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800166a:	4b18      	ldr	r3, [pc, #96]	@ (80016cc <HAL_UART_MspInit+0x174>)
 800166c:	2200      	movs	r2, #0
 800166e:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001670:	4b16      	ldr	r3, [pc, #88]	@ (80016cc <HAL_UART_MspInit+0x174>)
 8001672:	2200      	movs	r2, #0
 8001674:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8001676:	4b15      	ldr	r3, [pc, #84]	@ (80016cc <HAL_UART_MspInit+0x174>)
 8001678:	2200      	movs	r2, #0
 800167a:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 800167c:	4b13      	ldr	r3, [pc, #76]	@ (80016cc <HAL_UART_MspInit+0x174>)
 800167e:	2200      	movs	r2, #0
 8001680:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8001682:	4812      	ldr	r0, [pc, #72]	@ (80016cc <HAL_UART_MspInit+0x174>)
 8001684:	f000 fa60 	bl	8001b48 <HAL_DMA_Init>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 800168e:	f7ff fe6d 	bl	800136c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4a0d      	ldr	r2, [pc, #52]	@ (80016cc <HAL_UART_MspInit+0x174>)
 8001696:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001698:	4a0c      	ldr	r2, [pc, #48]	@ (80016cc <HAL_UART_MspInit+0x174>)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800169e:	2200      	movs	r2, #0
 80016a0:	2100      	movs	r1, #0
 80016a2:	2034      	movs	r0, #52	@ 0x34
 80016a4:	f000 fa1b 	bl	8001ade <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80016a8:	2034      	movs	r0, #52	@ 0x34
 80016aa:	f000 fa32 	bl	8001b12 <HAL_NVIC_EnableIRQ>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 80016ae:	bf00      	nop
 80016b0:	3778      	adds	r7, #120	@ 0x78
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	40004c00 	.word	0x40004c00
 80016bc:	40021000 	.word	0x40021000
 80016c0:	48000800 	.word	0x48000800
 80016c4:	200005e8 	.word	0x200005e8
 80016c8:	40020008 	.word	0x40020008
 80016cc:	20000648 	.word	0x20000648
 80016d0:	4002001c 	.word	0x4002001c

080016d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016d8:	bf00      	nop
 80016da:	e7fd      	b.n	80016d8 <NMI_Handler+0x4>

080016dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016e0:	bf00      	nop
 80016e2:	e7fd      	b.n	80016e0 <HardFault_Handler+0x4>

080016e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016e8:	bf00      	nop
 80016ea:	e7fd      	b.n	80016e8 <MemManage_Handler+0x4>

080016ec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016f0:	bf00      	nop
 80016f2:	e7fd      	b.n	80016f0 <BusFault_Handler+0x4>

080016f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016f8:	bf00      	nop
 80016fa:	e7fd      	b.n	80016f8 <UsageFault_Handler+0x4>

080016fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001700:	bf00      	nop
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr

0800170a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800170a:	b480      	push	{r7}
 800170c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800170e:	bf00      	nop
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr

08001718 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800171c:	bf00      	nop
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr

08001726 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001726:	b580      	push	{r7, lr}
 8001728:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800172a:	f000 f8df 	bl	80018ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800172e:	bf00      	nop
 8001730:	bd80      	pop	{r7, pc}
	...

08001734 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8001738:	4802      	ldr	r0, [pc, #8]	@ (8001744 <DMA1_Channel1_IRQHandler+0x10>)
 800173a:	f000 fb6d 	bl	8001e18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800173e:	bf00      	nop
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	200005e8 	.word	0x200005e8

08001748 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 800174c:	4802      	ldr	r0, [pc, #8]	@ (8001758 <DMA1_Channel2_IRQHandler+0x10>)
 800174e:	f000 fb63 	bl	8001e18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001752:	bf00      	nop
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	20000648 	.word	0x20000648

0800175c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001760:	4802      	ldr	r0, [pc, #8]	@ (800176c <DMA1_Channel3_IRQHandler+0x10>)
 8001762:	f000 fb59 	bl	8001e18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001766:	bf00      	nop
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	20000448 	.word	0x20000448

08001770 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001774:	4802      	ldr	r0, [pc, #8]	@ (8001780 <DMA1_Channel4_IRQHandler+0x10>)
 8001776:	f000 fb4f 	bl	8001e18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800177a:	bf00      	nop
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	200004a8 	.word	0x200004a8

08001784 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001788:	4802      	ldr	r0, [pc, #8]	@ (8001794 <TIM2_IRQHandler+0x10>)
 800178a:	f002 fc6f 	bl	800406c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800178e:	bf00      	nop
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	20000508 	.word	0x20000508

08001798 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 800179c:	4802      	ldr	r0, [pc, #8]	@ (80017a8 <SPI2_IRQHandler+0x10>)
 800179e:	f002 f911 	bl	80039c4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80017a2:	bf00      	nop
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	200003e4 	.word	0x200003e4

080017ac <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80017b0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80017b4:	f000 fde8 	bl	8002388 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80017b8:	bf00      	nop
 80017ba:	bd80      	pop	{r7, pc}

080017bc <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt / UART4 wake-up interrupt through EXTI line 34.
  */
void UART4_IRQHandler(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80017c0:	4802      	ldr	r0, [pc, #8]	@ (80017cc <UART4_IRQHandler+0x10>)
 80017c2:	f003 fac7 	bl	8004d54 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80017c6:	bf00      	nop
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	20000554 	.word	0x20000554

080017d0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80017d4:	4b06      	ldr	r3, [pc, #24]	@ (80017f0 <SystemInit+0x20>)
 80017d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017da:	4a05      	ldr	r2, [pc, #20]	@ (80017f0 <SystemInit+0x20>)
 80017dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017e4:	bf00      	nop
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	e000ed00 	.word	0xe000ed00

080017f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80017f4:	480d      	ldr	r0, [pc, #52]	@ (800182c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80017f6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80017f8:	f7ff ffea 	bl	80017d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017fc:	480c      	ldr	r0, [pc, #48]	@ (8001830 <LoopForever+0x6>)
  ldr r1, =_edata
 80017fe:	490d      	ldr	r1, [pc, #52]	@ (8001834 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001800:	4a0d      	ldr	r2, [pc, #52]	@ (8001838 <LoopForever+0xe>)
  movs r3, #0
 8001802:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001804:	e002      	b.n	800180c <LoopCopyDataInit>

08001806 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001806:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001808:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800180a:	3304      	adds	r3, #4

0800180c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800180c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800180e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001810:	d3f9      	bcc.n	8001806 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001812:	4a0a      	ldr	r2, [pc, #40]	@ (800183c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001814:	4c0a      	ldr	r4, [pc, #40]	@ (8001840 <LoopForever+0x16>)
  movs r3, #0
 8001816:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001818:	e001      	b.n	800181e <LoopFillZerobss>

0800181a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800181a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800181c:	3204      	adds	r2, #4

0800181e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800181e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001820:	d3fb      	bcc.n	800181a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001822:	f005 fabf 	bl	8006da4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001826:	f7ff fa89 	bl	8000d3c <main>

0800182a <LoopForever>:

LoopForever:
    b LoopForever
 800182a:	e7fe      	b.n	800182a <LoopForever>
  ldr   r0, =_estack
 800182c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001830:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001834:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 8001838:	08006e68 	.word	0x08006e68
  ldr r2, =_sbss
 800183c:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 8001840:	200006e8 	.word	0x200006e8

08001844 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001844:	e7fe      	b.n	8001844 <ADC1_2_IRQHandler>

08001846 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001846:	b580      	push	{r7, lr}
 8001848:	b082      	sub	sp, #8
 800184a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800184c:	2300      	movs	r3, #0
 800184e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001850:	2003      	movs	r0, #3
 8001852:	f000 f939 	bl	8001ac8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001856:	2000      	movs	r0, #0
 8001858:	f000 f80e 	bl	8001878 <HAL_InitTick>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d002      	beq.n	8001868 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001862:	2301      	movs	r3, #1
 8001864:	71fb      	strb	r3, [r7, #7]
 8001866:	e001      	b.n	800186c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001868:	f7ff fd86 	bl	8001378 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800186c:	79fb      	ldrb	r3, [r7, #7]

}
 800186e:	4618      	mov	r0, r3
 8001870:	3708      	adds	r7, #8
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
	...

08001878 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b084      	sub	sp, #16
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001880:	2300      	movs	r3, #0
 8001882:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001884:	4b16      	ldr	r3, [pc, #88]	@ (80018e0 <HAL_InitTick+0x68>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d022      	beq.n	80018d2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800188c:	4b15      	ldr	r3, [pc, #84]	@ (80018e4 <HAL_InitTick+0x6c>)
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	4b13      	ldr	r3, [pc, #76]	@ (80018e0 <HAL_InitTick+0x68>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001898:	fbb1 f3f3 	udiv	r3, r1, r3
 800189c:	fbb2 f3f3 	udiv	r3, r2, r3
 80018a0:	4618      	mov	r0, r3
 80018a2:	f000 f944 	bl	8001b2e <HAL_SYSTICK_Config>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d10f      	bne.n	80018cc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2b0f      	cmp	r3, #15
 80018b0:	d809      	bhi.n	80018c6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018b2:	2200      	movs	r2, #0
 80018b4:	6879      	ldr	r1, [r7, #4]
 80018b6:	f04f 30ff 	mov.w	r0, #4294967295
 80018ba:	f000 f910 	bl	8001ade <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80018be:	4a0a      	ldr	r2, [pc, #40]	@ (80018e8 <HAL_InitTick+0x70>)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6013      	str	r3, [r2, #0]
 80018c4:	e007      	b.n	80018d6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80018c6:	2301      	movs	r3, #1
 80018c8:	73fb      	strb	r3, [r7, #15]
 80018ca:	e004      	b.n	80018d6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80018cc:	2301      	movs	r3, #1
 80018ce:	73fb      	strb	r3, [r7, #15]
 80018d0:	e001      	b.n	80018d6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
 80018d4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80018d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80018d8:	4618      	mov	r0, r3
 80018da:	3710      	adds	r7, #16
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	2000001c 	.word	0x2000001c
 80018e4:	20000014 	.word	0x20000014
 80018e8:	20000018 	.word	0x20000018

080018ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018f0:	4b05      	ldr	r3, [pc, #20]	@ (8001908 <HAL_IncTick+0x1c>)
 80018f2:	681a      	ldr	r2, [r3, #0]
 80018f4:	4b05      	ldr	r3, [pc, #20]	@ (800190c <HAL_IncTick+0x20>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4413      	add	r3, r2
 80018fa:	4a03      	ldr	r2, [pc, #12]	@ (8001908 <HAL_IncTick+0x1c>)
 80018fc:	6013      	str	r3, [r2, #0]
}
 80018fe:	bf00      	nop
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr
 8001908:	200006e4 	.word	0x200006e4
 800190c:	2000001c 	.word	0x2000001c

08001910 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  return uwTick;
 8001914:	4b03      	ldr	r3, [pc, #12]	@ (8001924 <HAL_GetTick+0x14>)
 8001916:	681b      	ldr	r3, [r3, #0]
}
 8001918:	4618      	mov	r0, r3
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop
 8001924:	200006e4 	.word	0x200006e4

08001928 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001928:	b480      	push	{r7}
 800192a:	b085      	sub	sp, #20
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	f003 0307 	and.w	r3, r3, #7
 8001936:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001938:	4b0c      	ldr	r3, [pc, #48]	@ (800196c <__NVIC_SetPriorityGrouping+0x44>)
 800193a:	68db      	ldr	r3, [r3, #12]
 800193c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800193e:	68ba      	ldr	r2, [r7, #8]
 8001940:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001944:	4013      	ands	r3, r2
 8001946:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800194c:	68bb      	ldr	r3, [r7, #8]
 800194e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001950:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001954:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001958:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800195a:	4a04      	ldr	r2, [pc, #16]	@ (800196c <__NVIC_SetPriorityGrouping+0x44>)
 800195c:	68bb      	ldr	r3, [r7, #8]
 800195e:	60d3      	str	r3, [r2, #12]
}
 8001960:	bf00      	nop
 8001962:	3714      	adds	r7, #20
 8001964:	46bd      	mov	sp, r7
 8001966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196a:	4770      	bx	lr
 800196c:	e000ed00 	.word	0xe000ed00

08001970 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001974:	4b04      	ldr	r3, [pc, #16]	@ (8001988 <__NVIC_GetPriorityGrouping+0x18>)
 8001976:	68db      	ldr	r3, [r3, #12]
 8001978:	0a1b      	lsrs	r3, r3, #8
 800197a:	f003 0307 	and.w	r3, r3, #7
}
 800197e:	4618      	mov	r0, r3
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr
 8001988:	e000ed00 	.word	0xe000ed00

0800198c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	4603      	mov	r3, r0
 8001994:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800199a:	2b00      	cmp	r3, #0
 800199c:	db0b      	blt.n	80019b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800199e:	79fb      	ldrb	r3, [r7, #7]
 80019a0:	f003 021f 	and.w	r2, r3, #31
 80019a4:	4907      	ldr	r1, [pc, #28]	@ (80019c4 <__NVIC_EnableIRQ+0x38>)
 80019a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019aa:	095b      	lsrs	r3, r3, #5
 80019ac:	2001      	movs	r0, #1
 80019ae:	fa00 f202 	lsl.w	r2, r0, r2
 80019b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019b6:	bf00      	nop
 80019b8:	370c      	adds	r7, #12
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop
 80019c4:	e000e100 	.word	0xe000e100

080019c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	4603      	mov	r3, r0
 80019d0:	6039      	str	r1, [r7, #0]
 80019d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	db0a      	blt.n	80019f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	b2da      	uxtb	r2, r3
 80019e0:	490c      	ldr	r1, [pc, #48]	@ (8001a14 <__NVIC_SetPriority+0x4c>)
 80019e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019e6:	0112      	lsls	r2, r2, #4
 80019e8:	b2d2      	uxtb	r2, r2
 80019ea:	440b      	add	r3, r1
 80019ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019f0:	e00a      	b.n	8001a08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	b2da      	uxtb	r2, r3
 80019f6:	4908      	ldr	r1, [pc, #32]	@ (8001a18 <__NVIC_SetPriority+0x50>)
 80019f8:	79fb      	ldrb	r3, [r7, #7]
 80019fa:	f003 030f 	and.w	r3, r3, #15
 80019fe:	3b04      	subs	r3, #4
 8001a00:	0112      	lsls	r2, r2, #4
 8001a02:	b2d2      	uxtb	r2, r2
 8001a04:	440b      	add	r3, r1
 8001a06:	761a      	strb	r2, [r3, #24]
}
 8001a08:	bf00      	nop
 8001a0a:	370c      	adds	r7, #12
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr
 8001a14:	e000e100 	.word	0xe000e100
 8001a18:	e000ed00 	.word	0xe000ed00

08001a1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b089      	sub	sp, #36	@ 0x24
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	60f8      	str	r0, [r7, #12]
 8001a24:	60b9      	str	r1, [r7, #8]
 8001a26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	f003 0307 	and.w	r3, r3, #7
 8001a2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a30:	69fb      	ldr	r3, [r7, #28]
 8001a32:	f1c3 0307 	rsb	r3, r3, #7
 8001a36:	2b04      	cmp	r3, #4
 8001a38:	bf28      	it	cs
 8001a3a:	2304      	movcs	r3, #4
 8001a3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	3304      	adds	r3, #4
 8001a42:	2b06      	cmp	r3, #6
 8001a44:	d902      	bls.n	8001a4c <NVIC_EncodePriority+0x30>
 8001a46:	69fb      	ldr	r3, [r7, #28]
 8001a48:	3b03      	subs	r3, #3
 8001a4a:	e000      	b.n	8001a4e <NVIC_EncodePriority+0x32>
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a50:	f04f 32ff 	mov.w	r2, #4294967295
 8001a54:	69bb      	ldr	r3, [r7, #24]
 8001a56:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5a:	43da      	mvns	r2, r3
 8001a5c:	68bb      	ldr	r3, [r7, #8]
 8001a5e:	401a      	ands	r2, r3
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a64:	f04f 31ff 	mov.w	r1, #4294967295
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a6e:	43d9      	mvns	r1, r3
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a74:	4313      	orrs	r3, r2
         );
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3724      	adds	r7, #36	@ 0x24
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr
	...

08001a84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	3b01      	subs	r3, #1
 8001a90:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a94:	d301      	bcc.n	8001a9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a96:	2301      	movs	r3, #1
 8001a98:	e00f      	b.n	8001aba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a9a:	4a0a      	ldr	r2, [pc, #40]	@ (8001ac4 <SysTick_Config+0x40>)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	3b01      	subs	r3, #1
 8001aa0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001aa2:	210f      	movs	r1, #15
 8001aa4:	f04f 30ff 	mov.w	r0, #4294967295
 8001aa8:	f7ff ff8e 	bl	80019c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001aac:	4b05      	ldr	r3, [pc, #20]	@ (8001ac4 <SysTick_Config+0x40>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ab2:	4b04      	ldr	r3, [pc, #16]	@ (8001ac4 <SysTick_Config+0x40>)
 8001ab4:	2207      	movs	r2, #7
 8001ab6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ab8:	2300      	movs	r3, #0
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3708      	adds	r7, #8
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	e000e010 	.word	0xe000e010

08001ac8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ad0:	6878      	ldr	r0, [r7, #4]
 8001ad2:	f7ff ff29 	bl	8001928 <__NVIC_SetPriorityGrouping>
}
 8001ad6:	bf00      	nop
 8001ad8:	3708      	adds	r7, #8
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}

08001ade <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ade:	b580      	push	{r7, lr}
 8001ae0:	b086      	sub	sp, #24
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	60b9      	str	r1, [r7, #8]
 8001ae8:	607a      	str	r2, [r7, #4]
 8001aea:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001aec:	f7ff ff40 	bl	8001970 <__NVIC_GetPriorityGrouping>
 8001af0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001af2:	687a      	ldr	r2, [r7, #4]
 8001af4:	68b9      	ldr	r1, [r7, #8]
 8001af6:	6978      	ldr	r0, [r7, #20]
 8001af8:	f7ff ff90 	bl	8001a1c <NVIC_EncodePriority>
 8001afc:	4602      	mov	r2, r0
 8001afe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b02:	4611      	mov	r1, r2
 8001b04:	4618      	mov	r0, r3
 8001b06:	f7ff ff5f 	bl	80019c8 <__NVIC_SetPriority>
}
 8001b0a:	bf00      	nop
 8001b0c:	3718      	adds	r7, #24
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b12:	b580      	push	{r7, lr}
 8001b14:	b082      	sub	sp, #8
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	4603      	mov	r3, r0
 8001b1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b20:	4618      	mov	r0, r3
 8001b22:	f7ff ff33 	bl	800198c <__NVIC_EnableIRQ>
}
 8001b26:	bf00      	nop
 8001b28:	3708      	adds	r7, #8
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}

08001b2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	b082      	sub	sp, #8
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b36:	6878      	ldr	r0, [r7, #4]
 8001b38:	f7ff ffa4 	bl	8001a84 <SysTick_Config>
 8001b3c:	4603      	mov	r3, r0
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	3708      	adds	r7, #8
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
	...

08001b48 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d101      	bne.n	8001b5a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e08d      	b.n	8001c76 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	461a      	mov	r2, r3
 8001b60:	4b47      	ldr	r3, [pc, #284]	@ (8001c80 <HAL_DMA_Init+0x138>)
 8001b62:	429a      	cmp	r2, r3
 8001b64:	d80f      	bhi.n	8001b86 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	461a      	mov	r2, r3
 8001b6c:	4b45      	ldr	r3, [pc, #276]	@ (8001c84 <HAL_DMA_Init+0x13c>)
 8001b6e:	4413      	add	r3, r2
 8001b70:	4a45      	ldr	r2, [pc, #276]	@ (8001c88 <HAL_DMA_Init+0x140>)
 8001b72:	fba2 2303 	umull	r2, r3, r2, r3
 8001b76:	091b      	lsrs	r3, r3, #4
 8001b78:	009a      	lsls	r2, r3, #2
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	4a42      	ldr	r2, [pc, #264]	@ (8001c8c <HAL_DMA_Init+0x144>)
 8001b82:	641a      	str	r2, [r3, #64]	@ 0x40
 8001b84:	e00e      	b.n	8001ba4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	461a      	mov	r2, r3
 8001b8c:	4b40      	ldr	r3, [pc, #256]	@ (8001c90 <HAL_DMA_Init+0x148>)
 8001b8e:	4413      	add	r3, r2
 8001b90:	4a3d      	ldr	r2, [pc, #244]	@ (8001c88 <HAL_DMA_Init+0x140>)
 8001b92:	fba2 2303 	umull	r2, r3, r2, r3
 8001b96:	091b      	lsrs	r3, r3, #4
 8001b98:	009a      	lsls	r2, r3, #2
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4a3c      	ldr	r2, [pc, #240]	@ (8001c94 <HAL_DMA_Init+0x14c>)
 8001ba2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2202      	movs	r2, #2
 8001ba8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001bba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001bbe:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001bc8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	691b      	ldr	r3, [r3, #16]
 8001bce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bd4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	699b      	ldr	r3, [r3, #24]
 8001bda:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001be0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6a1b      	ldr	r3, [r3, #32]
 8001be6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001be8:	68fa      	ldr	r2, [r7, #12]
 8001bea:	4313      	orrs	r3, r2
 8001bec:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	68fa      	ldr	r2, [r7, #12]
 8001bf4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001bf6:	6878      	ldr	r0, [r7, #4]
 8001bf8:	f000 f9ca 	bl	8001f90 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	689b      	ldr	r3, [r3, #8]
 8001c00:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001c04:	d102      	bne.n	8001c0c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	685a      	ldr	r2, [r3, #4]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c14:	b2d2      	uxtb	r2, r2
 8001c16:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c1c:	687a      	ldr	r2, [r7, #4]
 8001c1e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001c20:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d010      	beq.n	8001c4c <HAL_DMA_Init+0x104>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	2b04      	cmp	r3, #4
 8001c30:	d80c      	bhi.n	8001c4c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001c32:	6878      	ldr	r0, [r7, #4]
 8001c34:	f000 f9ea 	bl	800200c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c44:	687a      	ldr	r2, [r7, #4]
 8001c46:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001c48:	605a      	str	r2, [r3, #4]
 8001c4a:	e008      	b.n	8001c5e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2200      	movs	r2, #0
 8001c50:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2200      	movs	r2, #0
 8001c56:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2200      	movs	r2, #0
 8001c62:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2201      	movs	r2, #1
 8001c68:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2200      	movs	r2, #0
 8001c70:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001c74:	2300      	movs	r3, #0
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3710      	adds	r7, #16
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	40020407 	.word	0x40020407
 8001c84:	bffdfff8 	.word	0xbffdfff8
 8001c88:	cccccccd 	.word	0xcccccccd
 8001c8c:	40020000 	.word	0x40020000
 8001c90:	bffdfbf8 	.word	0xbffdfbf8
 8001c94:	40020400 	.word	0x40020400

08001c98 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b085      	sub	sp, #20
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001caa:	b2db      	uxtb	r3, r3
 8001cac:	2b02      	cmp	r3, #2
 8001cae:	d005      	beq.n	8001cbc <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2204      	movs	r2, #4
 8001cb4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	73fb      	strb	r3, [r7, #15]
 8001cba:	e037      	b.n	8001d2c <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	681a      	ldr	r2, [r3, #0]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f022 020e 	bic.w	r2, r2, #14
 8001cca:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cd6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001cda:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	681a      	ldr	r2, [r3, #0]
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f022 0201 	bic.w	r2, r2, #1
 8001cea:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cf0:	f003 021f 	and.w	r2, r3, #31
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cf8:	2101      	movs	r1, #1
 8001cfa:	fa01 f202 	lsl.w	r2, r1, r2
 8001cfe:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d04:	687a      	ldr	r2, [r7, #4]
 8001d06:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001d08:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d00c      	beq.n	8001d2c <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d16:	681a      	ldr	r2, [r3, #0]
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d1c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001d20:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d26:	687a      	ldr	r2, [r7, #4]
 8001d28:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001d2a:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2201      	movs	r2, #1
 8001d30:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2200      	movs	r2, #0
 8001d38:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8001d3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3714      	adds	r7, #20
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr

08001d4a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001d4a:	b580      	push	{r7, lr}
 8001d4c:	b084      	sub	sp, #16
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d52:	2300      	movs	r3, #0
 8001d54:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001d5c:	b2db      	uxtb	r3, r3
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	d00d      	beq.n	8001d7e <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2204      	movs	r2, #4
 8001d66:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2200      	movs	r2, #0
 8001d74:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	73fb      	strb	r3, [r7, #15]
 8001d7c:	e047      	b.n	8001e0e <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f022 020e 	bic.w	r2, r2, #14
 8001d8c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f022 0201 	bic.w	r2, r2, #1
 8001d9c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001da8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001dac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001db2:	f003 021f 	and.w	r2, r3, #31
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dba:	2101      	movs	r1, #1
 8001dbc:	fa01 f202 	lsl.w	r2, r1, r2
 8001dc0:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dc6:	687a      	ldr	r2, [r7, #4]
 8001dc8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001dca:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d00c      	beq.n	8001dee <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dde:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001de2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001de8:	687a      	ldr	r2, [r7, #4]
 8001dea:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001dec:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2201      	movs	r2, #1
 8001df2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2200      	movs	r2, #0
 8001dfa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d003      	beq.n	8001e0e <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e0a:	6878      	ldr	r0, [r7, #4]
 8001e0c:	4798      	blx	r3
    }
  }
  return status;
 8001e0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	3710      	adds	r7, #16
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}

08001e18 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b084      	sub	sp, #16
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e34:	f003 031f 	and.w	r3, r3, #31
 8001e38:	2204      	movs	r2, #4
 8001e3a:	409a      	lsls	r2, r3
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	4013      	ands	r3, r2
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d026      	beq.n	8001e92 <HAL_DMA_IRQHandler+0x7a>
 8001e44:	68bb      	ldr	r3, [r7, #8]
 8001e46:	f003 0304 	and.w	r3, r3, #4
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d021      	beq.n	8001e92 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f003 0320 	and.w	r3, r3, #32
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d107      	bne.n	8001e6c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f022 0204 	bic.w	r2, r2, #4
 8001e6a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e70:	f003 021f 	and.w	r2, r3, #31
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e78:	2104      	movs	r1, #4
 8001e7a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e7e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d071      	beq.n	8001f6c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e8c:	6878      	ldr	r0, [r7, #4]
 8001e8e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001e90:	e06c      	b.n	8001f6c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e96:	f003 031f 	and.w	r3, r3, #31
 8001e9a:	2202      	movs	r2, #2
 8001e9c:	409a      	lsls	r2, r3
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d02e      	beq.n	8001f04 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8001ea6:	68bb      	ldr	r3, [r7, #8]
 8001ea8:	f003 0302 	and.w	r3, r3, #2
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d029      	beq.n	8001f04 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0320 	and.w	r3, r3, #32
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d10b      	bne.n	8001ed6 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	681a      	ldr	r2, [r3, #0]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f022 020a 	bic.w	r2, r2, #10
 8001ecc:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eda:	f003 021f 	and.w	r2, r3, #31
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee2:	2102      	movs	r1, #2
 8001ee4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ee8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2200      	movs	r2, #0
 8001eee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d038      	beq.n	8001f6c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001efe:	6878      	ldr	r0, [r7, #4]
 8001f00:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001f02:	e033      	b.n	8001f6c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f08:	f003 031f 	and.w	r3, r3, #31
 8001f0c:	2208      	movs	r2, #8
 8001f0e:	409a      	lsls	r2, r3
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	4013      	ands	r3, r2
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d02a      	beq.n	8001f6e <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	f003 0308 	and.w	r3, r3, #8
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d025      	beq.n	8001f6e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f022 020e 	bic.w	r2, r2, #14
 8001f30:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f36:	f003 021f 	and.w	r2, r3, #31
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f3e:	2101      	movs	r1, #1
 8001f40:	fa01 f202 	lsl.w	r2, r1, r2
 8001f44:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2201      	movs	r2, #1
 8001f4a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2201      	movs	r2, #1
 8001f50:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2200      	movs	r2, #0
 8001f58:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d004      	beq.n	8001f6e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f68:	6878      	ldr	r0, [r7, #4]
 8001f6a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001f6c:	bf00      	nop
 8001f6e:	bf00      	nop
}
 8001f70:	3710      	adds	r7, #16
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}

08001f76 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001f76:	b480      	push	{r7}
 8001f78:	b083      	sub	sp, #12
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	370c      	adds	r7, #12
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr
	...

08001f90 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b087      	sub	sp, #28
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	4b16      	ldr	r3, [pc, #88]	@ (8001ff8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d802      	bhi.n	8001faa <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8001fa4:	4b15      	ldr	r3, [pc, #84]	@ (8001ffc <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001fa6:	617b      	str	r3, [r7, #20]
 8001fa8:	e001      	b.n	8001fae <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8001faa:	4b15      	ldr	r3, [pc, #84]	@ (8002000 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8001fac:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	3b08      	subs	r3, #8
 8001fba:	4a12      	ldr	r2, [pc, #72]	@ (8002004 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001fbc:	fba2 2303 	umull	r2, r3, r2, r3
 8001fc0:	091b      	lsrs	r3, r3, #4
 8001fc2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fc8:	089b      	lsrs	r3, r3, #2
 8001fca:	009a      	lsls	r2, r3, #2
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	4413      	add	r3, r2
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	4a0b      	ldr	r2, [pc, #44]	@ (8002008 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8001fda:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	f003 031f 	and.w	r3, r3, #31
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	409a      	lsls	r2, r3
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8001fea:	bf00      	nop
 8001fec:	371c      	adds	r7, #28
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr
 8001ff6:	bf00      	nop
 8001ff8:	40020407 	.word	0x40020407
 8001ffc:	40020800 	.word	0x40020800
 8002000:	40020820 	.word	0x40020820
 8002004:	cccccccd 	.word	0xcccccccd
 8002008:	40020880 	.word	0x40020880

0800200c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800200c:	b480      	push	{r7}
 800200e:	b085      	sub	sp, #20
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	b2db      	uxtb	r3, r3
 800201a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800201c:	68fa      	ldr	r2, [r7, #12]
 800201e:	4b0b      	ldr	r3, [pc, #44]	@ (800204c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002020:	4413      	add	r3, r2
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	461a      	mov	r2, r3
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	4a08      	ldr	r2, [pc, #32]	@ (8002050 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800202e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	3b01      	subs	r3, #1
 8002034:	f003 031f 	and.w	r3, r3, #31
 8002038:	2201      	movs	r2, #1
 800203a:	409a      	lsls	r2, r3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002040:	bf00      	nop
 8002042:	3714      	adds	r7, #20
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr
 800204c:	1000823f 	.word	0x1000823f
 8002050:	40020940 	.word	0x40020940

08002054 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002054:	b480      	push	{r7}
 8002056:	b087      	sub	sp, #28
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
 800205c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800205e:	2300      	movs	r3, #0
 8002060:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002062:	e15a      	b.n	800231a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	2101      	movs	r1, #1
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	fa01 f303 	lsl.w	r3, r1, r3
 8002070:	4013      	ands	r3, r2
 8002072:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	2b00      	cmp	r3, #0
 8002078:	f000 814c 	beq.w	8002314 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	f003 0303 	and.w	r3, r3, #3
 8002084:	2b01      	cmp	r3, #1
 8002086:	d005      	beq.n	8002094 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002090:	2b02      	cmp	r3, #2
 8002092:	d130      	bne.n	80020f6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	005b      	lsls	r3, r3, #1
 800209e:	2203      	movs	r2, #3
 80020a0:	fa02 f303 	lsl.w	r3, r2, r3
 80020a4:	43db      	mvns	r3, r3
 80020a6:	693a      	ldr	r2, [r7, #16]
 80020a8:	4013      	ands	r3, r2
 80020aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	68da      	ldr	r2, [r3, #12]
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	005b      	lsls	r3, r3, #1
 80020b4:	fa02 f303 	lsl.w	r3, r2, r3
 80020b8:	693a      	ldr	r2, [r7, #16]
 80020ba:	4313      	orrs	r3, r2
 80020bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	693a      	ldr	r2, [r7, #16]
 80020c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80020ca:	2201      	movs	r2, #1
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	fa02 f303 	lsl.w	r3, r2, r3
 80020d2:	43db      	mvns	r3, r3
 80020d4:	693a      	ldr	r2, [r7, #16]
 80020d6:	4013      	ands	r3, r2
 80020d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	091b      	lsrs	r3, r3, #4
 80020e0:	f003 0201 	and.w	r2, r3, #1
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ea:	693a      	ldr	r2, [r7, #16]
 80020ec:	4313      	orrs	r3, r2
 80020ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	693a      	ldr	r2, [r7, #16]
 80020f4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f003 0303 	and.w	r3, r3, #3
 80020fe:	2b03      	cmp	r3, #3
 8002100:	d017      	beq.n	8002132 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	68db      	ldr	r3, [r3, #12]
 8002106:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	005b      	lsls	r3, r3, #1
 800210c:	2203      	movs	r2, #3
 800210e:	fa02 f303 	lsl.w	r3, r2, r3
 8002112:	43db      	mvns	r3, r3
 8002114:	693a      	ldr	r2, [r7, #16]
 8002116:	4013      	ands	r3, r2
 8002118:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	689a      	ldr	r2, [r3, #8]
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	005b      	lsls	r3, r3, #1
 8002122:	fa02 f303 	lsl.w	r3, r2, r3
 8002126:	693a      	ldr	r2, [r7, #16]
 8002128:	4313      	orrs	r3, r2
 800212a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	693a      	ldr	r2, [r7, #16]
 8002130:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	f003 0303 	and.w	r3, r3, #3
 800213a:	2b02      	cmp	r3, #2
 800213c:	d123      	bne.n	8002186 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	08da      	lsrs	r2, r3, #3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	3208      	adds	r2, #8
 8002146:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800214a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	f003 0307 	and.w	r3, r3, #7
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	220f      	movs	r2, #15
 8002156:	fa02 f303 	lsl.w	r3, r2, r3
 800215a:	43db      	mvns	r3, r3
 800215c:	693a      	ldr	r2, [r7, #16]
 800215e:	4013      	ands	r3, r2
 8002160:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	691a      	ldr	r2, [r3, #16]
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	f003 0307 	and.w	r3, r3, #7
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	fa02 f303 	lsl.w	r3, r2, r3
 8002172:	693a      	ldr	r2, [r7, #16]
 8002174:	4313      	orrs	r3, r2
 8002176:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	08da      	lsrs	r2, r3, #3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	3208      	adds	r2, #8
 8002180:	6939      	ldr	r1, [r7, #16]
 8002182:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	005b      	lsls	r3, r3, #1
 8002190:	2203      	movs	r2, #3
 8002192:	fa02 f303 	lsl.w	r3, r2, r3
 8002196:	43db      	mvns	r3, r3
 8002198:	693a      	ldr	r2, [r7, #16]
 800219a:	4013      	ands	r3, r2
 800219c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	f003 0203 	and.w	r2, r3, #3
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	005b      	lsls	r3, r3, #1
 80021aa:	fa02 f303 	lsl.w	r3, r2, r3
 80021ae:	693a      	ldr	r2, [r7, #16]
 80021b0:	4313      	orrs	r3, r2
 80021b2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	693a      	ldr	r2, [r7, #16]
 80021b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	f000 80a6 	beq.w	8002314 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021c8:	4b5b      	ldr	r3, [pc, #364]	@ (8002338 <HAL_GPIO_Init+0x2e4>)
 80021ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021cc:	4a5a      	ldr	r2, [pc, #360]	@ (8002338 <HAL_GPIO_Init+0x2e4>)
 80021ce:	f043 0301 	orr.w	r3, r3, #1
 80021d2:	6613      	str	r3, [r2, #96]	@ 0x60
 80021d4:	4b58      	ldr	r3, [pc, #352]	@ (8002338 <HAL_GPIO_Init+0x2e4>)
 80021d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021d8:	f003 0301 	and.w	r3, r3, #1
 80021dc:	60bb      	str	r3, [r7, #8]
 80021de:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021e0:	4a56      	ldr	r2, [pc, #344]	@ (800233c <HAL_GPIO_Init+0x2e8>)
 80021e2:	697b      	ldr	r3, [r7, #20]
 80021e4:	089b      	lsrs	r3, r3, #2
 80021e6:	3302      	adds	r3, #2
 80021e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021ec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80021ee:	697b      	ldr	r3, [r7, #20]
 80021f0:	f003 0303 	and.w	r3, r3, #3
 80021f4:	009b      	lsls	r3, r3, #2
 80021f6:	220f      	movs	r2, #15
 80021f8:	fa02 f303 	lsl.w	r3, r2, r3
 80021fc:	43db      	mvns	r3, r3
 80021fe:	693a      	ldr	r2, [r7, #16]
 8002200:	4013      	ands	r3, r2
 8002202:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800220a:	d01f      	beq.n	800224c <HAL_GPIO_Init+0x1f8>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	4a4c      	ldr	r2, [pc, #304]	@ (8002340 <HAL_GPIO_Init+0x2ec>)
 8002210:	4293      	cmp	r3, r2
 8002212:	d019      	beq.n	8002248 <HAL_GPIO_Init+0x1f4>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	4a4b      	ldr	r2, [pc, #300]	@ (8002344 <HAL_GPIO_Init+0x2f0>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d013      	beq.n	8002244 <HAL_GPIO_Init+0x1f0>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	4a4a      	ldr	r2, [pc, #296]	@ (8002348 <HAL_GPIO_Init+0x2f4>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d00d      	beq.n	8002240 <HAL_GPIO_Init+0x1ec>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	4a49      	ldr	r2, [pc, #292]	@ (800234c <HAL_GPIO_Init+0x2f8>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d007      	beq.n	800223c <HAL_GPIO_Init+0x1e8>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	4a48      	ldr	r2, [pc, #288]	@ (8002350 <HAL_GPIO_Init+0x2fc>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d101      	bne.n	8002238 <HAL_GPIO_Init+0x1e4>
 8002234:	2305      	movs	r3, #5
 8002236:	e00a      	b.n	800224e <HAL_GPIO_Init+0x1fa>
 8002238:	2306      	movs	r3, #6
 800223a:	e008      	b.n	800224e <HAL_GPIO_Init+0x1fa>
 800223c:	2304      	movs	r3, #4
 800223e:	e006      	b.n	800224e <HAL_GPIO_Init+0x1fa>
 8002240:	2303      	movs	r3, #3
 8002242:	e004      	b.n	800224e <HAL_GPIO_Init+0x1fa>
 8002244:	2302      	movs	r3, #2
 8002246:	e002      	b.n	800224e <HAL_GPIO_Init+0x1fa>
 8002248:	2301      	movs	r3, #1
 800224a:	e000      	b.n	800224e <HAL_GPIO_Init+0x1fa>
 800224c:	2300      	movs	r3, #0
 800224e:	697a      	ldr	r2, [r7, #20]
 8002250:	f002 0203 	and.w	r2, r2, #3
 8002254:	0092      	lsls	r2, r2, #2
 8002256:	4093      	lsls	r3, r2
 8002258:	693a      	ldr	r2, [r7, #16]
 800225a:	4313      	orrs	r3, r2
 800225c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800225e:	4937      	ldr	r1, [pc, #220]	@ (800233c <HAL_GPIO_Init+0x2e8>)
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	089b      	lsrs	r3, r3, #2
 8002264:	3302      	adds	r3, #2
 8002266:	693a      	ldr	r2, [r7, #16]
 8002268:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800226c:	4b39      	ldr	r3, [pc, #228]	@ (8002354 <HAL_GPIO_Init+0x300>)
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	43db      	mvns	r3, r3
 8002276:	693a      	ldr	r2, [r7, #16]
 8002278:	4013      	ands	r3, r2
 800227a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002284:	2b00      	cmp	r3, #0
 8002286:	d003      	beq.n	8002290 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002288:	693a      	ldr	r2, [r7, #16]
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	4313      	orrs	r3, r2
 800228e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002290:	4a30      	ldr	r2, [pc, #192]	@ (8002354 <HAL_GPIO_Init+0x300>)
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002296:	4b2f      	ldr	r3, [pc, #188]	@ (8002354 <HAL_GPIO_Init+0x300>)
 8002298:	68db      	ldr	r3, [r3, #12]
 800229a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	43db      	mvns	r3, r3
 80022a0:	693a      	ldr	r2, [r7, #16]
 80022a2:	4013      	ands	r3, r2
 80022a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d003      	beq.n	80022ba <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80022b2:	693a      	ldr	r2, [r7, #16]
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	4313      	orrs	r3, r2
 80022b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80022ba:	4a26      	ldr	r2, [pc, #152]	@ (8002354 <HAL_GPIO_Init+0x300>)
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80022c0:	4b24      	ldr	r3, [pc, #144]	@ (8002354 <HAL_GPIO_Init+0x300>)
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	43db      	mvns	r3, r3
 80022ca:	693a      	ldr	r2, [r7, #16]
 80022cc:	4013      	ands	r3, r2
 80022ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d003      	beq.n	80022e4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80022dc:	693a      	ldr	r2, [r7, #16]
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	4313      	orrs	r3, r2
 80022e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80022e4:	4a1b      	ldr	r2, [pc, #108]	@ (8002354 <HAL_GPIO_Init+0x300>)
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80022ea:	4b1a      	ldr	r3, [pc, #104]	@ (8002354 <HAL_GPIO_Init+0x300>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	43db      	mvns	r3, r3
 80022f4:	693a      	ldr	r2, [r7, #16]
 80022f6:	4013      	ands	r3, r2
 80022f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002302:	2b00      	cmp	r3, #0
 8002304:	d003      	beq.n	800230e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002306:	693a      	ldr	r2, [r7, #16]
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	4313      	orrs	r3, r2
 800230c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800230e:	4a11      	ldr	r2, [pc, #68]	@ (8002354 <HAL_GPIO_Init+0x300>)
 8002310:	693b      	ldr	r3, [r7, #16]
 8002312:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	3301      	adds	r3, #1
 8002318:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	681a      	ldr	r2, [r3, #0]
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	fa22 f303 	lsr.w	r3, r2, r3
 8002324:	2b00      	cmp	r3, #0
 8002326:	f47f ae9d 	bne.w	8002064 <HAL_GPIO_Init+0x10>
  }
}
 800232a:	bf00      	nop
 800232c:	bf00      	nop
 800232e:	371c      	adds	r7, #28
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr
 8002338:	40021000 	.word	0x40021000
 800233c:	40010000 	.word	0x40010000
 8002340:	48000400 	.word	0x48000400
 8002344:	48000800 	.word	0x48000800
 8002348:	48000c00 	.word	0x48000c00
 800234c:	48001000 	.word	0x48001000
 8002350:	48001400 	.word	0x48001400
 8002354:	40010400 	.word	0x40010400

08002358 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002358:	b480      	push	{r7}
 800235a:	b083      	sub	sp, #12
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
 8002360:	460b      	mov	r3, r1
 8002362:	807b      	strh	r3, [r7, #2]
 8002364:	4613      	mov	r3, r2
 8002366:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002368:	787b      	ldrb	r3, [r7, #1]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d003      	beq.n	8002376 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800236e:	887a      	ldrh	r2, [r7, #2]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002374:	e002      	b.n	800237c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002376:	887a      	ldrh	r2, [r7, #2]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800237c:	bf00      	nop
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr

08002388 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
 800238e:	4603      	mov	r3, r0
 8002390:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002392:	4b08      	ldr	r3, [pc, #32]	@ (80023b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002394:	695a      	ldr	r2, [r3, #20]
 8002396:	88fb      	ldrh	r3, [r7, #6]
 8002398:	4013      	ands	r3, r2
 800239a:	2b00      	cmp	r3, #0
 800239c:	d006      	beq.n	80023ac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800239e:	4a05      	ldr	r2, [pc, #20]	@ (80023b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023a0:	88fb      	ldrh	r3, [r7, #6]
 80023a2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80023a4:	88fb      	ldrh	r3, [r7, #6]
 80023a6:	4618      	mov	r0, r3
 80023a8:	f000 f806 	bl	80023b8 <HAL_GPIO_EXTI_Callback>
  }
}
 80023ac:	bf00      	nop
 80023ae:	3708      	adds	r7, #8
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	40010400 	.word	0x40010400

080023b8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	4603      	mov	r3, r0
 80023c0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80023c2:	bf00      	nop
 80023c4:	370c      	adds	r7, #12
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr
	...

080023d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b085      	sub	sp, #20
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d141      	bne.n	8002462 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80023de:	4b4b      	ldr	r3, [pc, #300]	@ (800250c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80023e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023ea:	d131      	bne.n	8002450 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80023ec:	4b47      	ldr	r3, [pc, #284]	@ (800250c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80023f2:	4a46      	ldr	r2, [pc, #280]	@ (800250c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80023f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80023fc:	4b43      	ldr	r3, [pc, #268]	@ (800250c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002404:	4a41      	ldr	r2, [pc, #260]	@ (800250c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002406:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800240a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800240c:	4b40      	ldr	r3, [pc, #256]	@ (8002510 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2232      	movs	r2, #50	@ 0x32
 8002412:	fb02 f303 	mul.w	r3, r2, r3
 8002416:	4a3f      	ldr	r2, [pc, #252]	@ (8002514 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002418:	fba2 2303 	umull	r2, r3, r2, r3
 800241c:	0c9b      	lsrs	r3, r3, #18
 800241e:	3301      	adds	r3, #1
 8002420:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002422:	e002      	b.n	800242a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	3b01      	subs	r3, #1
 8002428:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800242a:	4b38      	ldr	r3, [pc, #224]	@ (800250c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800242c:	695b      	ldr	r3, [r3, #20]
 800242e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002432:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002436:	d102      	bne.n	800243e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d1f2      	bne.n	8002424 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800243e:	4b33      	ldr	r3, [pc, #204]	@ (800250c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002440:	695b      	ldr	r3, [r3, #20]
 8002442:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002446:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800244a:	d158      	bne.n	80024fe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800244c:	2303      	movs	r3, #3
 800244e:	e057      	b.n	8002500 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002450:	4b2e      	ldr	r3, [pc, #184]	@ (800250c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002452:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002456:	4a2d      	ldr	r2, [pc, #180]	@ (800250c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002458:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800245c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002460:	e04d      	b.n	80024fe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002468:	d141      	bne.n	80024ee <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800246a:	4b28      	ldr	r3, [pc, #160]	@ (800250c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002472:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002476:	d131      	bne.n	80024dc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002478:	4b24      	ldr	r3, [pc, #144]	@ (800250c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800247a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800247e:	4a23      	ldr	r2, [pc, #140]	@ (800250c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002480:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002484:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002488:	4b20      	ldr	r3, [pc, #128]	@ (800250c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002490:	4a1e      	ldr	r2, [pc, #120]	@ (800250c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002492:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002496:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002498:	4b1d      	ldr	r3, [pc, #116]	@ (8002510 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	2232      	movs	r2, #50	@ 0x32
 800249e:	fb02 f303 	mul.w	r3, r2, r3
 80024a2:	4a1c      	ldr	r2, [pc, #112]	@ (8002514 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80024a4:	fba2 2303 	umull	r2, r3, r2, r3
 80024a8:	0c9b      	lsrs	r3, r3, #18
 80024aa:	3301      	adds	r3, #1
 80024ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80024ae:	e002      	b.n	80024b6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	3b01      	subs	r3, #1
 80024b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80024b6:	4b15      	ldr	r3, [pc, #84]	@ (800250c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024b8:	695b      	ldr	r3, [r3, #20]
 80024ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024c2:	d102      	bne.n	80024ca <HAL_PWREx_ControlVoltageScaling+0xfa>
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d1f2      	bne.n	80024b0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80024ca:	4b10      	ldr	r3, [pc, #64]	@ (800250c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024cc:	695b      	ldr	r3, [r3, #20]
 80024ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024d6:	d112      	bne.n	80024fe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80024d8:	2303      	movs	r3, #3
 80024da:	e011      	b.n	8002500 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80024dc:	4b0b      	ldr	r3, [pc, #44]	@ (800250c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80024e2:	4a0a      	ldr	r2, [pc, #40]	@ (800250c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80024ec:	e007      	b.n	80024fe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80024ee:	4b07      	ldr	r3, [pc, #28]	@ (800250c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80024f6:	4a05      	ldr	r2, [pc, #20]	@ (800250c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024f8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80024fc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80024fe:	2300      	movs	r3, #0
}
 8002500:	4618      	mov	r0, r3
 8002502:	3714      	adds	r7, #20
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr
 800250c:	40007000 	.word	0x40007000
 8002510:	20000014 	.word	0x20000014
 8002514:	431bde83 	.word	0x431bde83

08002518 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800251c:	4b05      	ldr	r3, [pc, #20]	@ (8002534 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800251e:	689b      	ldr	r3, [r3, #8]
 8002520:	4a04      	ldr	r2, [pc, #16]	@ (8002534 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002522:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002526:	6093      	str	r3, [r2, #8]
}
 8002528:	bf00      	nop
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr
 8002532:	bf00      	nop
 8002534:	40007000 	.word	0x40007000

08002538 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b088      	sub	sp, #32
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d101      	bne.n	800254a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	e2fe      	b.n	8002b48 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f003 0301 	and.w	r3, r3, #1
 8002552:	2b00      	cmp	r3, #0
 8002554:	d075      	beq.n	8002642 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002556:	4b97      	ldr	r3, [pc, #604]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	f003 030c 	and.w	r3, r3, #12
 800255e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002560:	4b94      	ldr	r3, [pc, #592]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	f003 0303 	and.w	r3, r3, #3
 8002568:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800256a:	69bb      	ldr	r3, [r7, #24]
 800256c:	2b0c      	cmp	r3, #12
 800256e:	d102      	bne.n	8002576 <HAL_RCC_OscConfig+0x3e>
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	2b03      	cmp	r3, #3
 8002574:	d002      	beq.n	800257c <HAL_RCC_OscConfig+0x44>
 8002576:	69bb      	ldr	r3, [r7, #24]
 8002578:	2b08      	cmp	r3, #8
 800257a:	d10b      	bne.n	8002594 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800257c:	4b8d      	ldr	r3, [pc, #564]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002584:	2b00      	cmp	r3, #0
 8002586:	d05b      	beq.n	8002640 <HAL_RCC_OscConfig+0x108>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d157      	bne.n	8002640 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e2d9      	b.n	8002b48 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800259c:	d106      	bne.n	80025ac <HAL_RCC_OscConfig+0x74>
 800259e:	4b85      	ldr	r3, [pc, #532]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a84      	ldr	r2, [pc, #528]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 80025a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025a8:	6013      	str	r3, [r2, #0]
 80025aa:	e01d      	b.n	80025e8 <HAL_RCC_OscConfig+0xb0>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80025b4:	d10c      	bne.n	80025d0 <HAL_RCC_OscConfig+0x98>
 80025b6:	4b7f      	ldr	r3, [pc, #508]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a7e      	ldr	r2, [pc, #504]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 80025bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025c0:	6013      	str	r3, [r2, #0]
 80025c2:	4b7c      	ldr	r3, [pc, #496]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a7b      	ldr	r2, [pc, #492]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 80025c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025cc:	6013      	str	r3, [r2, #0]
 80025ce:	e00b      	b.n	80025e8 <HAL_RCC_OscConfig+0xb0>
 80025d0:	4b78      	ldr	r3, [pc, #480]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a77      	ldr	r2, [pc, #476]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 80025d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025da:	6013      	str	r3, [r2, #0]
 80025dc:	4b75      	ldr	r3, [pc, #468]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a74      	ldr	r2, [pc, #464]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 80025e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d013      	beq.n	8002618 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025f0:	f7ff f98e 	bl	8001910 <HAL_GetTick>
 80025f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025f6:	e008      	b.n	800260a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025f8:	f7ff f98a 	bl	8001910 <HAL_GetTick>
 80025fc:	4602      	mov	r2, r0
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	2b64      	cmp	r3, #100	@ 0x64
 8002604:	d901      	bls.n	800260a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002606:	2303      	movs	r3, #3
 8002608:	e29e      	b.n	8002b48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800260a:	4b6a      	ldr	r3, [pc, #424]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d0f0      	beq.n	80025f8 <HAL_RCC_OscConfig+0xc0>
 8002616:	e014      	b.n	8002642 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002618:	f7ff f97a 	bl	8001910 <HAL_GetTick>
 800261c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800261e:	e008      	b.n	8002632 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002620:	f7ff f976 	bl	8001910 <HAL_GetTick>
 8002624:	4602      	mov	r2, r0
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	2b64      	cmp	r3, #100	@ 0x64
 800262c:	d901      	bls.n	8002632 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800262e:	2303      	movs	r3, #3
 8002630:	e28a      	b.n	8002b48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002632:	4b60      	ldr	r3, [pc, #384]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800263a:	2b00      	cmp	r3, #0
 800263c:	d1f0      	bne.n	8002620 <HAL_RCC_OscConfig+0xe8>
 800263e:	e000      	b.n	8002642 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002640:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 0302 	and.w	r3, r3, #2
 800264a:	2b00      	cmp	r3, #0
 800264c:	d075      	beq.n	800273a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800264e:	4b59      	ldr	r3, [pc, #356]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	f003 030c 	and.w	r3, r3, #12
 8002656:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002658:	4b56      	ldr	r3, [pc, #344]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 800265a:	68db      	ldr	r3, [r3, #12]
 800265c:	f003 0303 	and.w	r3, r3, #3
 8002660:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002662:	69bb      	ldr	r3, [r7, #24]
 8002664:	2b0c      	cmp	r3, #12
 8002666:	d102      	bne.n	800266e <HAL_RCC_OscConfig+0x136>
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	2b02      	cmp	r3, #2
 800266c:	d002      	beq.n	8002674 <HAL_RCC_OscConfig+0x13c>
 800266e:	69bb      	ldr	r3, [r7, #24]
 8002670:	2b04      	cmp	r3, #4
 8002672:	d11f      	bne.n	80026b4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002674:	4b4f      	ldr	r3, [pc, #316]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800267c:	2b00      	cmp	r3, #0
 800267e:	d005      	beq.n	800268c <HAL_RCC_OscConfig+0x154>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	68db      	ldr	r3, [r3, #12]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d101      	bne.n	800268c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	e25d      	b.n	8002b48 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800268c:	4b49      	ldr	r3, [pc, #292]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	691b      	ldr	r3, [r3, #16]
 8002698:	061b      	lsls	r3, r3, #24
 800269a:	4946      	ldr	r1, [pc, #280]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 800269c:	4313      	orrs	r3, r2
 800269e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80026a0:	4b45      	ldr	r3, [pc, #276]	@ (80027b8 <HAL_RCC_OscConfig+0x280>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4618      	mov	r0, r3
 80026a6:	f7ff f8e7 	bl	8001878 <HAL_InitTick>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d043      	beq.n	8002738 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	e249      	b.n	8002b48 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d023      	beq.n	8002704 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026bc:	4b3d      	ldr	r3, [pc, #244]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a3c      	ldr	r2, [pc, #240]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 80026c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c8:	f7ff f922 	bl	8001910 <HAL_GetTick>
 80026cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026ce:	e008      	b.n	80026e2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026d0:	f7ff f91e 	bl	8001910 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	2b02      	cmp	r3, #2
 80026dc:	d901      	bls.n	80026e2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	e232      	b.n	8002b48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026e2:	4b34      	ldr	r3, [pc, #208]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d0f0      	beq.n	80026d0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026ee:	4b31      	ldr	r3, [pc, #196]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	691b      	ldr	r3, [r3, #16]
 80026fa:	061b      	lsls	r3, r3, #24
 80026fc:	492d      	ldr	r1, [pc, #180]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 80026fe:	4313      	orrs	r3, r2
 8002700:	604b      	str	r3, [r1, #4]
 8002702:	e01a      	b.n	800273a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002704:	4b2b      	ldr	r3, [pc, #172]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a2a      	ldr	r2, [pc, #168]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 800270a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800270e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002710:	f7ff f8fe 	bl	8001910 <HAL_GetTick>
 8002714:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002716:	e008      	b.n	800272a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002718:	f7ff f8fa 	bl	8001910 <HAL_GetTick>
 800271c:	4602      	mov	r2, r0
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	1ad3      	subs	r3, r2, r3
 8002722:	2b02      	cmp	r3, #2
 8002724:	d901      	bls.n	800272a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002726:	2303      	movs	r3, #3
 8002728:	e20e      	b.n	8002b48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800272a:	4b22      	ldr	r3, [pc, #136]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002732:	2b00      	cmp	r3, #0
 8002734:	d1f0      	bne.n	8002718 <HAL_RCC_OscConfig+0x1e0>
 8002736:	e000      	b.n	800273a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002738:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f003 0308 	and.w	r3, r3, #8
 8002742:	2b00      	cmp	r3, #0
 8002744:	d041      	beq.n	80027ca <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	695b      	ldr	r3, [r3, #20]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d01c      	beq.n	8002788 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800274e:	4b19      	ldr	r3, [pc, #100]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 8002750:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002754:	4a17      	ldr	r2, [pc, #92]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 8002756:	f043 0301 	orr.w	r3, r3, #1
 800275a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800275e:	f7ff f8d7 	bl	8001910 <HAL_GetTick>
 8002762:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002764:	e008      	b.n	8002778 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002766:	f7ff f8d3 	bl	8001910 <HAL_GetTick>
 800276a:	4602      	mov	r2, r0
 800276c:	693b      	ldr	r3, [r7, #16]
 800276e:	1ad3      	subs	r3, r2, r3
 8002770:	2b02      	cmp	r3, #2
 8002772:	d901      	bls.n	8002778 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002774:	2303      	movs	r3, #3
 8002776:	e1e7      	b.n	8002b48 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002778:	4b0e      	ldr	r3, [pc, #56]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 800277a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800277e:	f003 0302 	and.w	r3, r3, #2
 8002782:	2b00      	cmp	r3, #0
 8002784:	d0ef      	beq.n	8002766 <HAL_RCC_OscConfig+0x22e>
 8002786:	e020      	b.n	80027ca <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002788:	4b0a      	ldr	r3, [pc, #40]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 800278a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800278e:	4a09      	ldr	r2, [pc, #36]	@ (80027b4 <HAL_RCC_OscConfig+0x27c>)
 8002790:	f023 0301 	bic.w	r3, r3, #1
 8002794:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002798:	f7ff f8ba 	bl	8001910 <HAL_GetTick>
 800279c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800279e:	e00d      	b.n	80027bc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027a0:	f7ff f8b6 	bl	8001910 <HAL_GetTick>
 80027a4:	4602      	mov	r2, r0
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	1ad3      	subs	r3, r2, r3
 80027aa:	2b02      	cmp	r3, #2
 80027ac:	d906      	bls.n	80027bc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80027ae:	2303      	movs	r3, #3
 80027b0:	e1ca      	b.n	8002b48 <HAL_RCC_OscConfig+0x610>
 80027b2:	bf00      	nop
 80027b4:	40021000 	.word	0x40021000
 80027b8:	20000018 	.word	0x20000018
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80027bc:	4b8c      	ldr	r3, [pc, #560]	@ (80029f0 <HAL_RCC_OscConfig+0x4b8>)
 80027be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027c2:	f003 0302 	and.w	r3, r3, #2
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d1ea      	bne.n	80027a0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f003 0304 	and.w	r3, r3, #4
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	f000 80a6 	beq.w	8002924 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027d8:	2300      	movs	r3, #0
 80027da:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80027dc:	4b84      	ldr	r3, [pc, #528]	@ (80029f0 <HAL_RCC_OscConfig+0x4b8>)
 80027de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d101      	bne.n	80027ec <HAL_RCC_OscConfig+0x2b4>
 80027e8:	2301      	movs	r3, #1
 80027ea:	e000      	b.n	80027ee <HAL_RCC_OscConfig+0x2b6>
 80027ec:	2300      	movs	r3, #0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d00d      	beq.n	800280e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027f2:	4b7f      	ldr	r3, [pc, #508]	@ (80029f0 <HAL_RCC_OscConfig+0x4b8>)
 80027f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027f6:	4a7e      	ldr	r2, [pc, #504]	@ (80029f0 <HAL_RCC_OscConfig+0x4b8>)
 80027f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80027fe:	4b7c      	ldr	r3, [pc, #496]	@ (80029f0 <HAL_RCC_OscConfig+0x4b8>)
 8002800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002802:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002806:	60fb      	str	r3, [r7, #12]
 8002808:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800280a:	2301      	movs	r3, #1
 800280c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800280e:	4b79      	ldr	r3, [pc, #484]	@ (80029f4 <HAL_RCC_OscConfig+0x4bc>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002816:	2b00      	cmp	r3, #0
 8002818:	d118      	bne.n	800284c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800281a:	4b76      	ldr	r3, [pc, #472]	@ (80029f4 <HAL_RCC_OscConfig+0x4bc>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a75      	ldr	r2, [pc, #468]	@ (80029f4 <HAL_RCC_OscConfig+0x4bc>)
 8002820:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002824:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002826:	f7ff f873 	bl	8001910 <HAL_GetTick>
 800282a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800282c:	e008      	b.n	8002840 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800282e:	f7ff f86f 	bl	8001910 <HAL_GetTick>
 8002832:	4602      	mov	r2, r0
 8002834:	693b      	ldr	r3, [r7, #16]
 8002836:	1ad3      	subs	r3, r2, r3
 8002838:	2b02      	cmp	r3, #2
 800283a:	d901      	bls.n	8002840 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800283c:	2303      	movs	r3, #3
 800283e:	e183      	b.n	8002b48 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002840:	4b6c      	ldr	r3, [pc, #432]	@ (80029f4 <HAL_RCC_OscConfig+0x4bc>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002848:	2b00      	cmp	r3, #0
 800284a:	d0f0      	beq.n	800282e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	2b01      	cmp	r3, #1
 8002852:	d108      	bne.n	8002866 <HAL_RCC_OscConfig+0x32e>
 8002854:	4b66      	ldr	r3, [pc, #408]	@ (80029f0 <HAL_RCC_OscConfig+0x4b8>)
 8002856:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800285a:	4a65      	ldr	r2, [pc, #404]	@ (80029f0 <HAL_RCC_OscConfig+0x4b8>)
 800285c:	f043 0301 	orr.w	r3, r3, #1
 8002860:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002864:	e024      	b.n	80028b0 <HAL_RCC_OscConfig+0x378>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	2b05      	cmp	r3, #5
 800286c:	d110      	bne.n	8002890 <HAL_RCC_OscConfig+0x358>
 800286e:	4b60      	ldr	r3, [pc, #384]	@ (80029f0 <HAL_RCC_OscConfig+0x4b8>)
 8002870:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002874:	4a5e      	ldr	r2, [pc, #376]	@ (80029f0 <HAL_RCC_OscConfig+0x4b8>)
 8002876:	f043 0304 	orr.w	r3, r3, #4
 800287a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800287e:	4b5c      	ldr	r3, [pc, #368]	@ (80029f0 <HAL_RCC_OscConfig+0x4b8>)
 8002880:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002884:	4a5a      	ldr	r2, [pc, #360]	@ (80029f0 <HAL_RCC_OscConfig+0x4b8>)
 8002886:	f043 0301 	orr.w	r3, r3, #1
 800288a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800288e:	e00f      	b.n	80028b0 <HAL_RCC_OscConfig+0x378>
 8002890:	4b57      	ldr	r3, [pc, #348]	@ (80029f0 <HAL_RCC_OscConfig+0x4b8>)
 8002892:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002896:	4a56      	ldr	r2, [pc, #344]	@ (80029f0 <HAL_RCC_OscConfig+0x4b8>)
 8002898:	f023 0301 	bic.w	r3, r3, #1
 800289c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80028a0:	4b53      	ldr	r3, [pc, #332]	@ (80029f0 <HAL_RCC_OscConfig+0x4b8>)
 80028a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028a6:	4a52      	ldr	r2, [pc, #328]	@ (80029f0 <HAL_RCC_OscConfig+0x4b8>)
 80028a8:	f023 0304 	bic.w	r3, r3, #4
 80028ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d016      	beq.n	80028e6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028b8:	f7ff f82a 	bl	8001910 <HAL_GetTick>
 80028bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028be:	e00a      	b.n	80028d6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028c0:	f7ff f826 	bl	8001910 <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d901      	bls.n	80028d6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80028d2:	2303      	movs	r3, #3
 80028d4:	e138      	b.n	8002b48 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028d6:	4b46      	ldr	r3, [pc, #280]	@ (80029f0 <HAL_RCC_OscConfig+0x4b8>)
 80028d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028dc:	f003 0302 	and.w	r3, r3, #2
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d0ed      	beq.n	80028c0 <HAL_RCC_OscConfig+0x388>
 80028e4:	e015      	b.n	8002912 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028e6:	f7ff f813 	bl	8001910 <HAL_GetTick>
 80028ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80028ec:	e00a      	b.n	8002904 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028ee:	f7ff f80f 	bl	8001910 <HAL_GetTick>
 80028f2:	4602      	mov	r2, r0
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	1ad3      	subs	r3, r2, r3
 80028f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d901      	bls.n	8002904 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002900:	2303      	movs	r3, #3
 8002902:	e121      	b.n	8002b48 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002904:	4b3a      	ldr	r3, [pc, #232]	@ (80029f0 <HAL_RCC_OscConfig+0x4b8>)
 8002906:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800290a:	f003 0302 	and.w	r3, r3, #2
 800290e:	2b00      	cmp	r3, #0
 8002910:	d1ed      	bne.n	80028ee <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002912:	7ffb      	ldrb	r3, [r7, #31]
 8002914:	2b01      	cmp	r3, #1
 8002916:	d105      	bne.n	8002924 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002918:	4b35      	ldr	r3, [pc, #212]	@ (80029f0 <HAL_RCC_OscConfig+0x4b8>)
 800291a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800291c:	4a34      	ldr	r2, [pc, #208]	@ (80029f0 <HAL_RCC_OscConfig+0x4b8>)
 800291e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002922:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f003 0320 	and.w	r3, r3, #32
 800292c:	2b00      	cmp	r3, #0
 800292e:	d03c      	beq.n	80029aa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	699b      	ldr	r3, [r3, #24]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d01c      	beq.n	8002972 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002938:	4b2d      	ldr	r3, [pc, #180]	@ (80029f0 <HAL_RCC_OscConfig+0x4b8>)
 800293a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800293e:	4a2c      	ldr	r2, [pc, #176]	@ (80029f0 <HAL_RCC_OscConfig+0x4b8>)
 8002940:	f043 0301 	orr.w	r3, r3, #1
 8002944:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002948:	f7fe ffe2 	bl	8001910 <HAL_GetTick>
 800294c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800294e:	e008      	b.n	8002962 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002950:	f7fe ffde 	bl	8001910 <HAL_GetTick>
 8002954:	4602      	mov	r2, r0
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	1ad3      	subs	r3, r2, r3
 800295a:	2b02      	cmp	r3, #2
 800295c:	d901      	bls.n	8002962 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800295e:	2303      	movs	r3, #3
 8002960:	e0f2      	b.n	8002b48 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002962:	4b23      	ldr	r3, [pc, #140]	@ (80029f0 <HAL_RCC_OscConfig+0x4b8>)
 8002964:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002968:	f003 0302 	and.w	r3, r3, #2
 800296c:	2b00      	cmp	r3, #0
 800296e:	d0ef      	beq.n	8002950 <HAL_RCC_OscConfig+0x418>
 8002970:	e01b      	b.n	80029aa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002972:	4b1f      	ldr	r3, [pc, #124]	@ (80029f0 <HAL_RCC_OscConfig+0x4b8>)
 8002974:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002978:	4a1d      	ldr	r2, [pc, #116]	@ (80029f0 <HAL_RCC_OscConfig+0x4b8>)
 800297a:	f023 0301 	bic.w	r3, r3, #1
 800297e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002982:	f7fe ffc5 	bl	8001910 <HAL_GetTick>
 8002986:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002988:	e008      	b.n	800299c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800298a:	f7fe ffc1 	bl	8001910 <HAL_GetTick>
 800298e:	4602      	mov	r2, r0
 8002990:	693b      	ldr	r3, [r7, #16]
 8002992:	1ad3      	subs	r3, r2, r3
 8002994:	2b02      	cmp	r3, #2
 8002996:	d901      	bls.n	800299c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002998:	2303      	movs	r3, #3
 800299a:	e0d5      	b.n	8002b48 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800299c:	4b14      	ldr	r3, [pc, #80]	@ (80029f0 <HAL_RCC_OscConfig+0x4b8>)
 800299e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80029a2:	f003 0302 	and.w	r3, r3, #2
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d1ef      	bne.n	800298a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	69db      	ldr	r3, [r3, #28]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	f000 80c9 	beq.w	8002b46 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80029b4:	4b0e      	ldr	r3, [pc, #56]	@ (80029f0 <HAL_RCC_OscConfig+0x4b8>)
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	f003 030c 	and.w	r3, r3, #12
 80029bc:	2b0c      	cmp	r3, #12
 80029be:	f000 8083 	beq.w	8002ac8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	69db      	ldr	r3, [r3, #28]
 80029c6:	2b02      	cmp	r3, #2
 80029c8:	d15e      	bne.n	8002a88 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029ca:	4b09      	ldr	r3, [pc, #36]	@ (80029f0 <HAL_RCC_OscConfig+0x4b8>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a08      	ldr	r2, [pc, #32]	@ (80029f0 <HAL_RCC_OscConfig+0x4b8>)
 80029d0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80029d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029d6:	f7fe ff9b 	bl	8001910 <HAL_GetTick>
 80029da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029dc:	e00c      	b.n	80029f8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029de:	f7fe ff97 	bl	8001910 <HAL_GetTick>
 80029e2:	4602      	mov	r2, r0
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	1ad3      	subs	r3, r2, r3
 80029e8:	2b02      	cmp	r3, #2
 80029ea:	d905      	bls.n	80029f8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80029ec:	2303      	movs	r3, #3
 80029ee:	e0ab      	b.n	8002b48 <HAL_RCC_OscConfig+0x610>
 80029f0:	40021000 	.word	0x40021000
 80029f4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029f8:	4b55      	ldr	r3, [pc, #340]	@ (8002b50 <HAL_RCC_OscConfig+0x618>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d1ec      	bne.n	80029de <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a04:	4b52      	ldr	r3, [pc, #328]	@ (8002b50 <HAL_RCC_OscConfig+0x618>)
 8002a06:	68da      	ldr	r2, [r3, #12]
 8002a08:	4b52      	ldr	r3, [pc, #328]	@ (8002b54 <HAL_RCC_OscConfig+0x61c>)
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	6a11      	ldr	r1, [r2, #32]
 8002a10:	687a      	ldr	r2, [r7, #4]
 8002a12:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002a14:	3a01      	subs	r2, #1
 8002a16:	0112      	lsls	r2, r2, #4
 8002a18:	4311      	orrs	r1, r2
 8002a1a:	687a      	ldr	r2, [r7, #4]
 8002a1c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002a1e:	0212      	lsls	r2, r2, #8
 8002a20:	4311      	orrs	r1, r2
 8002a22:	687a      	ldr	r2, [r7, #4]
 8002a24:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002a26:	0852      	lsrs	r2, r2, #1
 8002a28:	3a01      	subs	r2, #1
 8002a2a:	0552      	lsls	r2, r2, #21
 8002a2c:	4311      	orrs	r1, r2
 8002a2e:	687a      	ldr	r2, [r7, #4]
 8002a30:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002a32:	0852      	lsrs	r2, r2, #1
 8002a34:	3a01      	subs	r2, #1
 8002a36:	0652      	lsls	r2, r2, #25
 8002a38:	4311      	orrs	r1, r2
 8002a3a:	687a      	ldr	r2, [r7, #4]
 8002a3c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002a3e:	06d2      	lsls	r2, r2, #27
 8002a40:	430a      	orrs	r2, r1
 8002a42:	4943      	ldr	r1, [pc, #268]	@ (8002b50 <HAL_RCC_OscConfig+0x618>)
 8002a44:	4313      	orrs	r3, r2
 8002a46:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a48:	4b41      	ldr	r3, [pc, #260]	@ (8002b50 <HAL_RCC_OscConfig+0x618>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a40      	ldr	r2, [pc, #256]	@ (8002b50 <HAL_RCC_OscConfig+0x618>)
 8002a4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a52:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a54:	4b3e      	ldr	r3, [pc, #248]	@ (8002b50 <HAL_RCC_OscConfig+0x618>)
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	4a3d      	ldr	r2, [pc, #244]	@ (8002b50 <HAL_RCC_OscConfig+0x618>)
 8002a5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a5e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a60:	f7fe ff56 	bl	8001910 <HAL_GetTick>
 8002a64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a66:	e008      	b.n	8002a7a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a68:	f7fe ff52 	bl	8001910 <HAL_GetTick>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	2b02      	cmp	r3, #2
 8002a74:	d901      	bls.n	8002a7a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	e066      	b.n	8002b48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a7a:	4b35      	ldr	r3, [pc, #212]	@ (8002b50 <HAL_RCC_OscConfig+0x618>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d0f0      	beq.n	8002a68 <HAL_RCC_OscConfig+0x530>
 8002a86:	e05e      	b.n	8002b46 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a88:	4b31      	ldr	r3, [pc, #196]	@ (8002b50 <HAL_RCC_OscConfig+0x618>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a30      	ldr	r2, [pc, #192]	@ (8002b50 <HAL_RCC_OscConfig+0x618>)
 8002a8e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a94:	f7fe ff3c 	bl	8001910 <HAL_GetTick>
 8002a98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a9a:	e008      	b.n	8002aae <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a9c:	f7fe ff38 	bl	8001910 <HAL_GetTick>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	1ad3      	subs	r3, r2, r3
 8002aa6:	2b02      	cmp	r3, #2
 8002aa8:	d901      	bls.n	8002aae <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	e04c      	b.n	8002b48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002aae:	4b28      	ldr	r3, [pc, #160]	@ (8002b50 <HAL_RCC_OscConfig+0x618>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d1f0      	bne.n	8002a9c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002aba:	4b25      	ldr	r3, [pc, #148]	@ (8002b50 <HAL_RCC_OscConfig+0x618>)
 8002abc:	68da      	ldr	r2, [r3, #12]
 8002abe:	4924      	ldr	r1, [pc, #144]	@ (8002b50 <HAL_RCC_OscConfig+0x618>)
 8002ac0:	4b25      	ldr	r3, [pc, #148]	@ (8002b58 <HAL_RCC_OscConfig+0x620>)
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	60cb      	str	r3, [r1, #12]
 8002ac6:	e03e      	b.n	8002b46 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	69db      	ldr	r3, [r3, #28]
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d101      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e039      	b.n	8002b48 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002ad4:	4b1e      	ldr	r3, [pc, #120]	@ (8002b50 <HAL_RCC_OscConfig+0x618>)
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	f003 0203 	and.w	r2, r3, #3
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6a1b      	ldr	r3, [r3, #32]
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d12c      	bne.n	8002b42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002af2:	3b01      	subs	r3, #1
 8002af4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002af6:	429a      	cmp	r2, r3
 8002af8:	d123      	bne.n	8002b42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b04:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b06:	429a      	cmp	r2, r3
 8002b08:	d11b      	bne.n	8002b42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b14:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b16:	429a      	cmp	r2, r3
 8002b18:	d113      	bne.n	8002b42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b24:	085b      	lsrs	r3, r3, #1
 8002b26:	3b01      	subs	r3, #1
 8002b28:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d109      	bne.n	8002b42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b38:	085b      	lsrs	r3, r3, #1
 8002b3a:	3b01      	subs	r3, #1
 8002b3c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	d001      	beq.n	8002b46 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e000      	b.n	8002b48 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002b46:	2300      	movs	r3, #0
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	3720      	adds	r7, #32
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bd80      	pop	{r7, pc}
 8002b50:	40021000 	.word	0x40021000
 8002b54:	019f800c 	.word	0x019f800c
 8002b58:	feeefffc 	.word	0xfeeefffc

08002b5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b086      	sub	sp, #24
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
 8002b64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002b66:	2300      	movs	r3, #0
 8002b68:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d101      	bne.n	8002b74 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002b70:	2301      	movs	r3, #1
 8002b72:	e11e      	b.n	8002db2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b74:	4b91      	ldr	r3, [pc, #580]	@ (8002dbc <HAL_RCC_ClockConfig+0x260>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 030f 	and.w	r3, r3, #15
 8002b7c:	683a      	ldr	r2, [r7, #0]
 8002b7e:	429a      	cmp	r2, r3
 8002b80:	d910      	bls.n	8002ba4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b82:	4b8e      	ldr	r3, [pc, #568]	@ (8002dbc <HAL_RCC_ClockConfig+0x260>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f023 020f 	bic.w	r2, r3, #15
 8002b8a:	498c      	ldr	r1, [pc, #560]	@ (8002dbc <HAL_RCC_ClockConfig+0x260>)
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b92:	4b8a      	ldr	r3, [pc, #552]	@ (8002dbc <HAL_RCC_ClockConfig+0x260>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 030f 	and.w	r3, r3, #15
 8002b9a:	683a      	ldr	r2, [r7, #0]
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d001      	beq.n	8002ba4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	e106      	b.n	8002db2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f003 0301 	and.w	r3, r3, #1
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d073      	beq.n	8002c98 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	2b03      	cmp	r3, #3
 8002bb6:	d129      	bne.n	8002c0c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bb8:	4b81      	ldr	r3, [pc, #516]	@ (8002dc0 <HAL_RCC_ClockConfig+0x264>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d101      	bne.n	8002bc8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	e0f4      	b.n	8002db2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002bc8:	f000 f99e 	bl	8002f08 <RCC_GetSysClockFreqFromPLLSource>
 8002bcc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	4a7c      	ldr	r2, [pc, #496]	@ (8002dc4 <HAL_RCC_ClockConfig+0x268>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d93f      	bls.n	8002c56 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002bd6:	4b7a      	ldr	r3, [pc, #488]	@ (8002dc0 <HAL_RCC_ClockConfig+0x264>)
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d009      	beq.n	8002bf6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d033      	beq.n	8002c56 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d12f      	bne.n	8002c56 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002bf6:	4b72      	ldr	r3, [pc, #456]	@ (8002dc0 <HAL_RCC_ClockConfig+0x264>)
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002bfe:	4a70      	ldr	r2, [pc, #448]	@ (8002dc0 <HAL_RCC_ClockConfig+0x264>)
 8002c00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c04:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002c06:	2380      	movs	r3, #128	@ 0x80
 8002c08:	617b      	str	r3, [r7, #20]
 8002c0a:	e024      	b.n	8002c56 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	2b02      	cmp	r3, #2
 8002c12:	d107      	bne.n	8002c24 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c14:	4b6a      	ldr	r3, [pc, #424]	@ (8002dc0 <HAL_RCC_ClockConfig+0x264>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d109      	bne.n	8002c34 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002c20:	2301      	movs	r3, #1
 8002c22:	e0c6      	b.n	8002db2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c24:	4b66      	ldr	r3, [pc, #408]	@ (8002dc0 <HAL_RCC_ClockConfig+0x264>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d101      	bne.n	8002c34 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	e0be      	b.n	8002db2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002c34:	f000 f8ce 	bl	8002dd4 <HAL_RCC_GetSysClockFreq>
 8002c38:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	4a61      	ldr	r2, [pc, #388]	@ (8002dc4 <HAL_RCC_ClockConfig+0x268>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d909      	bls.n	8002c56 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002c42:	4b5f      	ldr	r3, [pc, #380]	@ (8002dc0 <HAL_RCC_ClockConfig+0x264>)
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002c4a:	4a5d      	ldr	r2, [pc, #372]	@ (8002dc0 <HAL_RCC_ClockConfig+0x264>)
 8002c4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c50:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002c52:	2380      	movs	r3, #128	@ 0x80
 8002c54:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002c56:	4b5a      	ldr	r3, [pc, #360]	@ (8002dc0 <HAL_RCC_ClockConfig+0x264>)
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	f023 0203 	bic.w	r2, r3, #3
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	4957      	ldr	r1, [pc, #348]	@ (8002dc0 <HAL_RCC_ClockConfig+0x264>)
 8002c64:	4313      	orrs	r3, r2
 8002c66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c68:	f7fe fe52 	bl	8001910 <HAL_GetTick>
 8002c6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c6e:	e00a      	b.n	8002c86 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c70:	f7fe fe4e 	bl	8001910 <HAL_GetTick>
 8002c74:	4602      	mov	r2, r0
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	1ad3      	subs	r3, r2, r3
 8002c7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d901      	bls.n	8002c86 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	e095      	b.n	8002db2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c86:	4b4e      	ldr	r3, [pc, #312]	@ (8002dc0 <HAL_RCC_ClockConfig+0x264>)
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	f003 020c 	and.w	r2, r3, #12
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d1eb      	bne.n	8002c70 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 0302 	and.w	r3, r3, #2
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d023      	beq.n	8002cec <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f003 0304 	and.w	r3, r3, #4
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d005      	beq.n	8002cbc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002cb0:	4b43      	ldr	r3, [pc, #268]	@ (8002dc0 <HAL_RCC_ClockConfig+0x264>)
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	4a42      	ldr	r2, [pc, #264]	@ (8002dc0 <HAL_RCC_ClockConfig+0x264>)
 8002cb6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002cba:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0308 	and.w	r3, r3, #8
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d007      	beq.n	8002cd8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002cc8:	4b3d      	ldr	r3, [pc, #244]	@ (8002dc0 <HAL_RCC_ClockConfig+0x264>)
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002cd0:	4a3b      	ldr	r2, [pc, #236]	@ (8002dc0 <HAL_RCC_ClockConfig+0x264>)
 8002cd2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002cd6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cd8:	4b39      	ldr	r3, [pc, #228]	@ (8002dc0 <HAL_RCC_ClockConfig+0x264>)
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	4936      	ldr	r1, [pc, #216]	@ (8002dc0 <HAL_RCC_ClockConfig+0x264>)
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	608b      	str	r3, [r1, #8]
 8002cea:	e008      	b.n	8002cfe <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	2b80      	cmp	r3, #128	@ 0x80
 8002cf0:	d105      	bne.n	8002cfe <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002cf2:	4b33      	ldr	r3, [pc, #204]	@ (8002dc0 <HAL_RCC_ClockConfig+0x264>)
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	4a32      	ldr	r2, [pc, #200]	@ (8002dc0 <HAL_RCC_ClockConfig+0x264>)
 8002cf8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002cfc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002cfe:	4b2f      	ldr	r3, [pc, #188]	@ (8002dbc <HAL_RCC_ClockConfig+0x260>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 030f 	and.w	r3, r3, #15
 8002d06:	683a      	ldr	r2, [r7, #0]
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d21d      	bcs.n	8002d48 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d0c:	4b2b      	ldr	r3, [pc, #172]	@ (8002dbc <HAL_RCC_ClockConfig+0x260>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f023 020f 	bic.w	r2, r3, #15
 8002d14:	4929      	ldr	r1, [pc, #164]	@ (8002dbc <HAL_RCC_ClockConfig+0x260>)
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002d1c:	f7fe fdf8 	bl	8001910 <HAL_GetTick>
 8002d20:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d22:	e00a      	b.n	8002d3a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d24:	f7fe fdf4 	bl	8001910 <HAL_GetTick>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d901      	bls.n	8002d3a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002d36:	2303      	movs	r3, #3
 8002d38:	e03b      	b.n	8002db2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d3a:	4b20      	ldr	r3, [pc, #128]	@ (8002dbc <HAL_RCC_ClockConfig+0x260>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f003 030f 	and.w	r3, r3, #15
 8002d42:	683a      	ldr	r2, [r7, #0]
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d1ed      	bne.n	8002d24 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f003 0304 	and.w	r3, r3, #4
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d008      	beq.n	8002d66 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d54:	4b1a      	ldr	r3, [pc, #104]	@ (8002dc0 <HAL_RCC_ClockConfig+0x264>)
 8002d56:	689b      	ldr	r3, [r3, #8]
 8002d58:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	68db      	ldr	r3, [r3, #12]
 8002d60:	4917      	ldr	r1, [pc, #92]	@ (8002dc0 <HAL_RCC_ClockConfig+0x264>)
 8002d62:	4313      	orrs	r3, r2
 8002d64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 0308 	and.w	r3, r3, #8
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d009      	beq.n	8002d86 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d72:	4b13      	ldr	r3, [pc, #76]	@ (8002dc0 <HAL_RCC_ClockConfig+0x264>)
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	691b      	ldr	r3, [r3, #16]
 8002d7e:	00db      	lsls	r3, r3, #3
 8002d80:	490f      	ldr	r1, [pc, #60]	@ (8002dc0 <HAL_RCC_ClockConfig+0x264>)
 8002d82:	4313      	orrs	r3, r2
 8002d84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d86:	f000 f825 	bl	8002dd4 <HAL_RCC_GetSysClockFreq>
 8002d8a:	4602      	mov	r2, r0
 8002d8c:	4b0c      	ldr	r3, [pc, #48]	@ (8002dc0 <HAL_RCC_ClockConfig+0x264>)
 8002d8e:	689b      	ldr	r3, [r3, #8]
 8002d90:	091b      	lsrs	r3, r3, #4
 8002d92:	f003 030f 	and.w	r3, r3, #15
 8002d96:	490c      	ldr	r1, [pc, #48]	@ (8002dc8 <HAL_RCC_ClockConfig+0x26c>)
 8002d98:	5ccb      	ldrb	r3, [r1, r3]
 8002d9a:	f003 031f 	and.w	r3, r3, #31
 8002d9e:	fa22 f303 	lsr.w	r3, r2, r3
 8002da2:	4a0a      	ldr	r2, [pc, #40]	@ (8002dcc <HAL_RCC_ClockConfig+0x270>)
 8002da4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002da6:	4b0a      	ldr	r3, [pc, #40]	@ (8002dd0 <HAL_RCC_ClockConfig+0x274>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4618      	mov	r0, r3
 8002dac:	f7fe fd64 	bl	8001878 <HAL_InitTick>
 8002db0:	4603      	mov	r3, r0
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3718      	adds	r7, #24
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	40022000 	.word	0x40022000
 8002dc0:	40021000 	.word	0x40021000
 8002dc4:	04c4b400 	.word	0x04c4b400
 8002dc8:	08006e18 	.word	0x08006e18
 8002dcc:	20000014 	.word	0x20000014
 8002dd0:	20000018 	.word	0x20000018

08002dd4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b087      	sub	sp, #28
 8002dd8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002dda:	4b2c      	ldr	r3, [pc, #176]	@ (8002e8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	f003 030c 	and.w	r3, r3, #12
 8002de2:	2b04      	cmp	r3, #4
 8002de4:	d102      	bne.n	8002dec <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002de6:	4b2a      	ldr	r3, [pc, #168]	@ (8002e90 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002de8:	613b      	str	r3, [r7, #16]
 8002dea:	e047      	b.n	8002e7c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002dec:	4b27      	ldr	r3, [pc, #156]	@ (8002e8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	f003 030c 	and.w	r3, r3, #12
 8002df4:	2b08      	cmp	r3, #8
 8002df6:	d102      	bne.n	8002dfe <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002df8:	4b26      	ldr	r3, [pc, #152]	@ (8002e94 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002dfa:	613b      	str	r3, [r7, #16]
 8002dfc:	e03e      	b.n	8002e7c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002dfe:	4b23      	ldr	r3, [pc, #140]	@ (8002e8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	f003 030c 	and.w	r3, r3, #12
 8002e06:	2b0c      	cmp	r3, #12
 8002e08:	d136      	bne.n	8002e78 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002e0a:	4b20      	ldr	r3, [pc, #128]	@ (8002e8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e0c:	68db      	ldr	r3, [r3, #12]
 8002e0e:	f003 0303 	and.w	r3, r3, #3
 8002e12:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002e14:	4b1d      	ldr	r3, [pc, #116]	@ (8002e8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e16:	68db      	ldr	r3, [r3, #12]
 8002e18:	091b      	lsrs	r3, r3, #4
 8002e1a:	f003 030f 	and.w	r3, r3, #15
 8002e1e:	3301      	adds	r3, #1
 8002e20:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2b03      	cmp	r3, #3
 8002e26:	d10c      	bne.n	8002e42 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002e28:	4a1a      	ldr	r2, [pc, #104]	@ (8002e94 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e30:	4a16      	ldr	r2, [pc, #88]	@ (8002e8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e32:	68d2      	ldr	r2, [r2, #12]
 8002e34:	0a12      	lsrs	r2, r2, #8
 8002e36:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002e3a:	fb02 f303 	mul.w	r3, r2, r3
 8002e3e:	617b      	str	r3, [r7, #20]
      break;
 8002e40:	e00c      	b.n	8002e5c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002e42:	4a13      	ldr	r2, [pc, #76]	@ (8002e90 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e4a:	4a10      	ldr	r2, [pc, #64]	@ (8002e8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e4c:	68d2      	ldr	r2, [r2, #12]
 8002e4e:	0a12      	lsrs	r2, r2, #8
 8002e50:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002e54:	fb02 f303 	mul.w	r3, r2, r3
 8002e58:	617b      	str	r3, [r7, #20]
      break;
 8002e5a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002e5c:	4b0b      	ldr	r3, [pc, #44]	@ (8002e8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	0e5b      	lsrs	r3, r3, #25
 8002e62:	f003 0303 	and.w	r3, r3, #3
 8002e66:	3301      	adds	r3, #1
 8002e68:	005b      	lsls	r3, r3, #1
 8002e6a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002e6c:	697a      	ldr	r2, [r7, #20]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e74:	613b      	str	r3, [r7, #16]
 8002e76:	e001      	b.n	8002e7c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002e7c:	693b      	ldr	r3, [r7, #16]
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	371c      	adds	r7, #28
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr
 8002e8a:	bf00      	nop
 8002e8c:	40021000 	.word	0x40021000
 8002e90:	00f42400 	.word	0x00f42400
 8002e94:	016e3600 	.word	0x016e3600

08002e98 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e9c:	4b03      	ldr	r3, [pc, #12]	@ (8002eac <HAL_RCC_GetHCLKFreq+0x14>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea8:	4770      	bx	lr
 8002eaa:	bf00      	nop
 8002eac:	20000014 	.word	0x20000014

08002eb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002eb4:	f7ff fff0 	bl	8002e98 <HAL_RCC_GetHCLKFreq>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	4b06      	ldr	r3, [pc, #24]	@ (8002ed4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	0a1b      	lsrs	r3, r3, #8
 8002ec0:	f003 0307 	and.w	r3, r3, #7
 8002ec4:	4904      	ldr	r1, [pc, #16]	@ (8002ed8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002ec6:	5ccb      	ldrb	r3, [r1, r3]
 8002ec8:	f003 031f 	and.w	r3, r3, #31
 8002ecc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	40021000 	.word	0x40021000
 8002ed8:	08006e28 	.word	0x08006e28

08002edc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002ee0:	f7ff ffda 	bl	8002e98 <HAL_RCC_GetHCLKFreq>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	4b06      	ldr	r3, [pc, #24]	@ (8002f00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	0adb      	lsrs	r3, r3, #11
 8002eec:	f003 0307 	and.w	r3, r3, #7
 8002ef0:	4904      	ldr	r1, [pc, #16]	@ (8002f04 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002ef2:	5ccb      	ldrb	r3, [r1, r3]
 8002ef4:	f003 031f 	and.w	r3, r3, #31
 8002ef8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	bd80      	pop	{r7, pc}
 8002f00:	40021000 	.word	0x40021000
 8002f04:	08006e28 	.word	0x08006e28

08002f08 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b087      	sub	sp, #28
 8002f0c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002f0e:	4b1e      	ldr	r3, [pc, #120]	@ (8002f88 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f10:	68db      	ldr	r3, [r3, #12]
 8002f12:	f003 0303 	and.w	r3, r3, #3
 8002f16:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002f18:	4b1b      	ldr	r3, [pc, #108]	@ (8002f88 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f1a:	68db      	ldr	r3, [r3, #12]
 8002f1c:	091b      	lsrs	r3, r3, #4
 8002f1e:	f003 030f 	and.w	r3, r3, #15
 8002f22:	3301      	adds	r3, #1
 8002f24:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	2b03      	cmp	r3, #3
 8002f2a:	d10c      	bne.n	8002f46 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f2c:	4a17      	ldr	r2, [pc, #92]	@ (8002f8c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f34:	4a14      	ldr	r2, [pc, #80]	@ (8002f88 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f36:	68d2      	ldr	r2, [r2, #12]
 8002f38:	0a12      	lsrs	r2, r2, #8
 8002f3a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002f3e:	fb02 f303 	mul.w	r3, r2, r3
 8002f42:	617b      	str	r3, [r7, #20]
    break;
 8002f44:	e00c      	b.n	8002f60 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f46:	4a12      	ldr	r2, [pc, #72]	@ (8002f90 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f4e:	4a0e      	ldr	r2, [pc, #56]	@ (8002f88 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f50:	68d2      	ldr	r2, [r2, #12]
 8002f52:	0a12      	lsrs	r2, r2, #8
 8002f54:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002f58:	fb02 f303 	mul.w	r3, r2, r3
 8002f5c:	617b      	str	r3, [r7, #20]
    break;
 8002f5e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002f60:	4b09      	ldr	r3, [pc, #36]	@ (8002f88 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	0e5b      	lsrs	r3, r3, #25
 8002f66:	f003 0303 	and.w	r3, r3, #3
 8002f6a:	3301      	adds	r3, #1
 8002f6c:	005b      	lsls	r3, r3, #1
 8002f6e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002f70:	697a      	ldr	r2, [r7, #20]
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f78:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002f7a:	687b      	ldr	r3, [r7, #4]
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	371c      	adds	r7, #28
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr
 8002f88:	40021000 	.word	0x40021000
 8002f8c:	016e3600 	.word	0x016e3600
 8002f90:	00f42400 	.word	0x00f42400

08002f94 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b086      	sub	sp, #24
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	f000 8098 	beq.w	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fb6:	4b43      	ldr	r3, [pc, #268]	@ (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002fb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d10d      	bne.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fc2:	4b40      	ldr	r3, [pc, #256]	@ (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002fc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fc6:	4a3f      	ldr	r2, [pc, #252]	@ (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002fc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fcc:	6593      	str	r3, [r2, #88]	@ 0x58
 8002fce:	4b3d      	ldr	r3, [pc, #244]	@ (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002fd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fd6:	60bb      	str	r3, [r7, #8]
 8002fd8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fde:	4b3a      	ldr	r3, [pc, #232]	@ (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a39      	ldr	r2, [pc, #228]	@ (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002fe4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fe8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002fea:	f7fe fc91 	bl	8001910 <HAL_GetTick>
 8002fee:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002ff0:	e009      	b.n	8003006 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ff2:	f7fe fc8d 	bl	8001910 <HAL_GetTick>
 8002ff6:	4602      	mov	r2, r0
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	1ad3      	subs	r3, r2, r3
 8002ffc:	2b02      	cmp	r3, #2
 8002ffe:	d902      	bls.n	8003006 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003000:	2303      	movs	r3, #3
 8003002:	74fb      	strb	r3, [r7, #19]
        break;
 8003004:	e005      	b.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003006:	4b30      	ldr	r3, [pc, #192]	@ (80030c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800300e:	2b00      	cmp	r3, #0
 8003010:	d0ef      	beq.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003012:	7cfb      	ldrb	r3, [r7, #19]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d159      	bne.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003018:	4b2a      	ldr	r3, [pc, #168]	@ (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800301a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800301e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003022:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d01e      	beq.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800302e:	697a      	ldr	r2, [r7, #20]
 8003030:	429a      	cmp	r2, r3
 8003032:	d019      	beq.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003034:	4b23      	ldr	r3, [pc, #140]	@ (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003036:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800303a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800303e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003040:	4b20      	ldr	r3, [pc, #128]	@ (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003042:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003046:	4a1f      	ldr	r2, [pc, #124]	@ (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003048:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800304c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003050:	4b1c      	ldr	r3, [pc, #112]	@ (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003052:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003056:	4a1b      	ldr	r2, [pc, #108]	@ (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003058:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800305c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003060:	4a18      	ldr	r2, [pc, #96]	@ (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	f003 0301 	and.w	r3, r3, #1
 800306e:	2b00      	cmp	r3, #0
 8003070:	d016      	beq.n	80030a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003072:	f7fe fc4d 	bl	8001910 <HAL_GetTick>
 8003076:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003078:	e00b      	b.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800307a:	f7fe fc49 	bl	8001910 <HAL_GetTick>
 800307e:	4602      	mov	r2, r0
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	1ad3      	subs	r3, r2, r3
 8003084:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003088:	4293      	cmp	r3, r2
 800308a:	d902      	bls.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800308c:	2303      	movs	r3, #3
 800308e:	74fb      	strb	r3, [r7, #19]
            break;
 8003090:	e006      	b.n	80030a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003092:	4b0c      	ldr	r3, [pc, #48]	@ (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003094:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003098:	f003 0302 	and.w	r3, r3, #2
 800309c:	2b00      	cmp	r3, #0
 800309e:	d0ec      	beq.n	800307a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80030a0:	7cfb      	ldrb	r3, [r7, #19]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d10b      	bne.n	80030be <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80030a6:	4b07      	ldr	r3, [pc, #28]	@ (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030ac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030b4:	4903      	ldr	r1, [pc, #12]	@ (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030b6:	4313      	orrs	r3, r2
 80030b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80030bc:	e008      	b.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80030be:	7cfb      	ldrb	r3, [r7, #19]
 80030c0:	74bb      	strb	r3, [r7, #18]
 80030c2:	e005      	b.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80030c4:	40021000 	.word	0x40021000
 80030c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030cc:	7cfb      	ldrb	r3, [r7, #19]
 80030ce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030d0:	7c7b      	ldrb	r3, [r7, #17]
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d105      	bne.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030d6:	4ba7      	ldr	r3, [pc, #668]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030da:	4aa6      	ldr	r2, [pc, #664]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80030e0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0301 	and.w	r3, r3, #1
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d00a      	beq.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80030ee:	4ba1      	ldr	r3, [pc, #644]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030f4:	f023 0203 	bic.w	r2, r3, #3
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	499d      	ldr	r1, [pc, #628]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030fe:	4313      	orrs	r3, r2
 8003100:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 0302 	and.w	r3, r3, #2
 800310c:	2b00      	cmp	r3, #0
 800310e:	d00a      	beq.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003110:	4b98      	ldr	r3, [pc, #608]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003112:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003116:	f023 020c 	bic.w	r2, r3, #12
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	4995      	ldr	r1, [pc, #596]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003120:	4313      	orrs	r3, r2
 8003122:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 0304 	and.w	r3, r3, #4
 800312e:	2b00      	cmp	r3, #0
 8003130:	d00a      	beq.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003132:	4b90      	ldr	r3, [pc, #576]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003134:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003138:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	68db      	ldr	r3, [r3, #12]
 8003140:	498c      	ldr	r1, [pc, #560]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003142:	4313      	orrs	r3, r2
 8003144:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0308 	and.w	r3, r3, #8
 8003150:	2b00      	cmp	r3, #0
 8003152:	d00a      	beq.n	800316a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003154:	4b87      	ldr	r3, [pc, #540]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003156:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800315a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	691b      	ldr	r3, [r3, #16]
 8003162:	4984      	ldr	r1, [pc, #528]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003164:	4313      	orrs	r3, r2
 8003166:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f003 0310 	and.w	r3, r3, #16
 8003172:	2b00      	cmp	r3, #0
 8003174:	d00a      	beq.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003176:	4b7f      	ldr	r3, [pc, #508]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003178:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800317c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	695b      	ldr	r3, [r3, #20]
 8003184:	497b      	ldr	r1, [pc, #492]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003186:	4313      	orrs	r3, r2
 8003188:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f003 0320 	and.w	r3, r3, #32
 8003194:	2b00      	cmp	r3, #0
 8003196:	d00a      	beq.n	80031ae <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003198:	4b76      	ldr	r3, [pc, #472]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800319a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800319e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	699b      	ldr	r3, [r3, #24]
 80031a6:	4973      	ldr	r1, [pc, #460]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031a8:	4313      	orrs	r3, r2
 80031aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d00a      	beq.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80031ba:	4b6e      	ldr	r3, [pc, #440]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031c0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	69db      	ldr	r3, [r3, #28]
 80031c8:	496a      	ldr	r1, [pc, #424]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031ca:	4313      	orrs	r3, r2
 80031cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d00a      	beq.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80031dc:	4b65      	ldr	r3, [pc, #404]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031e2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6a1b      	ldr	r3, [r3, #32]
 80031ea:	4962      	ldr	r1, [pc, #392]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031ec:	4313      	orrs	r3, r2
 80031ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d00a      	beq.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80031fe:	4b5d      	ldr	r3, [pc, #372]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003200:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003204:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800320c:	4959      	ldr	r1, [pc, #356]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800320e:	4313      	orrs	r3, r2
 8003210:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800321c:	2b00      	cmp	r3, #0
 800321e:	d00a      	beq.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003220:	4b54      	ldr	r3, [pc, #336]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003222:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003226:	f023 0203 	bic.w	r2, r3, #3
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800322e:	4951      	ldr	r1, [pc, #324]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003230:	4313      	orrs	r3, r2
 8003232:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800323e:	2b00      	cmp	r3, #0
 8003240:	d00a      	beq.n	8003258 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003242:	4b4c      	ldr	r3, [pc, #304]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003244:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003248:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003250:	4948      	ldr	r1, [pc, #288]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003252:	4313      	orrs	r3, r2
 8003254:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003260:	2b00      	cmp	r3, #0
 8003262:	d015      	beq.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003264:	4b43      	ldr	r3, [pc, #268]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003266:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800326a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003272:	4940      	ldr	r1, [pc, #256]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003274:	4313      	orrs	r3, r2
 8003276:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800327e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003282:	d105      	bne.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003284:	4b3b      	ldr	r3, [pc, #236]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003286:	68db      	ldr	r3, [r3, #12]
 8003288:	4a3a      	ldr	r2, [pc, #232]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800328a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800328e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003298:	2b00      	cmp	r3, #0
 800329a:	d015      	beq.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800329c:	4b35      	ldr	r3, [pc, #212]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800329e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032a2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032aa:	4932      	ldr	r1, [pc, #200]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032ac:	4313      	orrs	r3, r2
 80032ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032ba:	d105      	bne.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032bc:	4b2d      	ldr	r3, [pc, #180]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032be:	68db      	ldr	r3, [r3, #12]
 80032c0:	4a2c      	ldr	r2, [pc, #176]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80032c6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d015      	beq.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80032d4:	4b27      	ldr	r3, [pc, #156]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032da:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032e2:	4924      	ldr	r1, [pc, #144]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032e4:	4313      	orrs	r3, r2
 80032e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80032f2:	d105      	bne.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032f4:	4b1f      	ldr	r3, [pc, #124]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032f6:	68db      	ldr	r3, [r3, #12]
 80032f8:	4a1e      	ldr	r2, [pc, #120]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80032fe:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003308:	2b00      	cmp	r3, #0
 800330a:	d015      	beq.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800330c:	4b19      	ldr	r3, [pc, #100]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800330e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003312:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800331a:	4916      	ldr	r1, [pc, #88]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800331c:	4313      	orrs	r3, r2
 800331e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003326:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800332a:	d105      	bne.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800332c:	4b11      	ldr	r3, [pc, #68]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	4a10      	ldr	r2, [pc, #64]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003332:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003336:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003340:	2b00      	cmp	r3, #0
 8003342:	d019      	beq.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003344:	4b0b      	ldr	r3, [pc, #44]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003346:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800334a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003352:	4908      	ldr	r1, [pc, #32]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003354:	4313      	orrs	r3, r2
 8003356:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800335e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003362:	d109      	bne.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003364:	4b03      	ldr	r3, [pc, #12]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	4a02      	ldr	r2, [pc, #8]	@ (8003374 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800336a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800336e:	60d3      	str	r3, [r2, #12]
 8003370:	e002      	b.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003372:	bf00      	nop
 8003374:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003380:	2b00      	cmp	r3, #0
 8003382:	d015      	beq.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003384:	4b29      	ldr	r3, [pc, #164]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003386:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800338a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003392:	4926      	ldr	r1, [pc, #152]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003394:	4313      	orrs	r3, r2
 8003396:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800339e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80033a2:	d105      	bne.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80033a4:	4b21      	ldr	r3, [pc, #132]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033a6:	68db      	ldr	r3, [r3, #12]
 80033a8:	4a20      	ldr	r2, [pc, #128]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033ae:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d015      	beq.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80033bc:	4b1b      	ldr	r3, [pc, #108]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033c2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033ca:	4918      	ldr	r1, [pc, #96]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033cc:	4313      	orrs	r3, r2
 80033ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033da:	d105      	bne.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80033dc:	4b13      	ldr	r3, [pc, #76]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033de:	68db      	ldr	r3, [r3, #12]
 80033e0:	4a12      	ldr	r2, [pc, #72]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033e6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d015      	beq.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80033f4:	4b0d      	ldr	r3, [pc, #52]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80033f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80033fa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003402:	490a      	ldr	r1, [pc, #40]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003404:	4313      	orrs	r3, r2
 8003406:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800340e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003412:	d105      	bne.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003414:	4b05      	ldr	r3, [pc, #20]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	4a04      	ldr	r2, [pc, #16]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800341a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800341e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003420:	7cbb      	ldrb	r3, [r7, #18]
}
 8003422:	4618      	mov	r0, r3
 8003424:	3718      	adds	r7, #24
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	40021000 	.word	0x40021000

08003430 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b084      	sub	sp, #16
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d101      	bne.n	8003442 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e09d      	b.n	800357e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003446:	2b00      	cmp	r3, #0
 8003448:	d108      	bne.n	800345c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003452:	d009      	beq.n	8003468 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2200      	movs	r2, #0
 8003458:	61da      	str	r2, [r3, #28]
 800345a:	e005      	b.n	8003468 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2200      	movs	r2, #0
 8003460:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2200      	movs	r2, #0
 8003466:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2200      	movs	r2, #0
 800346c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003474:	b2db      	uxtb	r3, r3
 8003476:	2b00      	cmp	r3, #0
 8003478:	d106      	bne.n	8003488 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2200      	movs	r2, #0
 800347e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003482:	6878      	ldr	r0, [r7, #4]
 8003484:	f7fd ff9c 	bl	80013c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2202      	movs	r2, #2
 800348c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800349e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80034a8:	d902      	bls.n	80034b0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80034aa:	2300      	movs	r3, #0
 80034ac:	60fb      	str	r3, [r7, #12]
 80034ae:	e002      	b.n	80034b6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80034b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80034b4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	68db      	ldr	r3, [r3, #12]
 80034ba:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80034be:	d007      	beq.n	80034d0 <HAL_SPI_Init+0xa0>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	68db      	ldr	r3, [r3, #12]
 80034c4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80034c8:	d002      	beq.n	80034d0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2200      	movs	r2, #0
 80034ce:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80034e0:	431a      	orrs	r2, r3
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	691b      	ldr	r3, [r3, #16]
 80034e6:	f003 0302 	and.w	r3, r3, #2
 80034ea:	431a      	orrs	r2, r3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	695b      	ldr	r3, [r3, #20]
 80034f0:	f003 0301 	and.w	r3, r3, #1
 80034f4:	431a      	orrs	r2, r3
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	699b      	ldr	r3, [r3, #24]
 80034fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80034fe:	431a      	orrs	r2, r3
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	69db      	ldr	r3, [r3, #28]
 8003504:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003508:	431a      	orrs	r2, r3
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6a1b      	ldr	r3, [r3, #32]
 800350e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003512:	ea42 0103 	orr.w	r1, r2, r3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800351a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	430a      	orrs	r2, r1
 8003524:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	699b      	ldr	r3, [r3, #24]
 800352a:	0c1b      	lsrs	r3, r3, #16
 800352c:	f003 0204 	and.w	r2, r3, #4
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003534:	f003 0310 	and.w	r3, r3, #16
 8003538:	431a      	orrs	r2, r3
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800353e:	f003 0308 	and.w	r3, r3, #8
 8003542:	431a      	orrs	r2, r3
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	68db      	ldr	r3, [r3, #12]
 8003548:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800354c:	ea42 0103 	orr.w	r1, r2, r3
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	430a      	orrs	r2, r1
 800355c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	69da      	ldr	r2, [r3, #28]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800356c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2200      	movs	r2, #0
 8003572:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2201      	movs	r2, #1
 8003578:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800357c:	2300      	movs	r3, #0
}
 800357e:	4618      	mov	r0, r3
 8003580:	3710      	adds	r7, #16
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}

08003586 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003586:	b580      	push	{r7, lr}
 8003588:	b08a      	sub	sp, #40	@ 0x28
 800358a:	af00      	add	r7, sp, #0
 800358c:	60f8      	str	r0, [r7, #12]
 800358e:	60b9      	str	r1, [r7, #8]
 8003590:	607a      	str	r2, [r7, #4]
 8003592:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003594:	2301      	movs	r3, #1
 8003596:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003598:	f7fe f9ba 	bl	8001910 <HAL_GetTick>
 800359c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80035a4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80035ac:	887b      	ldrh	r3, [r7, #2]
 80035ae:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80035b0:	887b      	ldrh	r3, [r7, #2]
 80035b2:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80035b4:	7ffb      	ldrb	r3, [r7, #31]
 80035b6:	2b01      	cmp	r3, #1
 80035b8:	d00c      	beq.n	80035d4 <HAL_SPI_TransmitReceive+0x4e>
 80035ba:	69bb      	ldr	r3, [r7, #24]
 80035bc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80035c0:	d106      	bne.n	80035d0 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d102      	bne.n	80035d0 <HAL_SPI_TransmitReceive+0x4a>
 80035ca:	7ffb      	ldrb	r3, [r7, #31]
 80035cc:	2b04      	cmp	r3, #4
 80035ce:	d001      	beq.n	80035d4 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80035d0:	2302      	movs	r3, #2
 80035d2:	e1f3      	b.n	80039bc <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d005      	beq.n	80035e6 <HAL_SPI_TransmitReceive+0x60>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d002      	beq.n	80035e6 <HAL_SPI_TransmitReceive+0x60>
 80035e0:	887b      	ldrh	r3, [r7, #2]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d101      	bne.n	80035ea <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80035e6:	2301      	movs	r3, #1
 80035e8:	e1e8      	b.n	80039bc <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	d101      	bne.n	80035f8 <HAL_SPI_TransmitReceive+0x72>
 80035f4:	2302      	movs	r3, #2
 80035f6:	e1e1      	b.n	80039bc <HAL_SPI_TransmitReceive+0x436>
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	2201      	movs	r2, #1
 80035fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003606:	b2db      	uxtb	r3, r3
 8003608:	2b04      	cmp	r3, #4
 800360a:	d003      	beq.n	8003614 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2205      	movs	r2, #5
 8003610:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2200      	movs	r2, #0
 8003618:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	687a      	ldr	r2, [r7, #4]
 800361e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	887a      	ldrh	r2, [r7, #2]
 8003624:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	887a      	ldrh	r2, [r7, #2]
 800362c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	68ba      	ldr	r2, [r7, #8]
 8003634:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	887a      	ldrh	r2, [r7, #2]
 800363a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	887a      	ldrh	r2, [r7, #2]
 8003640:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2200      	movs	r2, #0
 8003646:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	2200      	movs	r2, #0
 800364c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	68db      	ldr	r3, [r3, #12]
 8003652:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003656:	d802      	bhi.n	800365e <HAL_SPI_TransmitReceive+0xd8>
 8003658:	8abb      	ldrh	r3, [r7, #20]
 800365a:	2b01      	cmp	r3, #1
 800365c:	d908      	bls.n	8003670 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	685a      	ldr	r2, [r3, #4]
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800366c:	605a      	str	r2, [r3, #4]
 800366e:	e007      	b.n	8003680 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	685a      	ldr	r2, [r3, #4]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800367e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800368a:	2b40      	cmp	r3, #64	@ 0x40
 800368c:	d007      	beq.n	800369e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	681a      	ldr	r2, [r3, #0]
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800369c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	68db      	ldr	r3, [r3, #12]
 80036a2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80036a6:	f240 8083 	bls.w	80037b0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d002      	beq.n	80036b8 <HAL_SPI_TransmitReceive+0x132>
 80036b2:	8afb      	ldrh	r3, [r7, #22]
 80036b4:	2b01      	cmp	r3, #1
 80036b6:	d16f      	bne.n	8003798 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036bc:	881a      	ldrh	r2, [r3, #0]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036c8:	1c9a      	adds	r2, r3, #2
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036d2:	b29b      	uxth	r3, r3
 80036d4:	3b01      	subs	r3, #1
 80036d6:	b29a      	uxth	r2, r3
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036dc:	e05c      	b.n	8003798 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	f003 0302 	and.w	r3, r3, #2
 80036e8:	2b02      	cmp	r3, #2
 80036ea:	d11b      	bne.n	8003724 <HAL_SPI_TransmitReceive+0x19e>
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036f0:	b29b      	uxth	r3, r3
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d016      	beq.n	8003724 <HAL_SPI_TransmitReceive+0x19e>
 80036f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036f8:	2b01      	cmp	r3, #1
 80036fa:	d113      	bne.n	8003724 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003700:	881a      	ldrh	r2, [r3, #0]
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800370c:	1c9a      	adds	r2, r3, #2
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003716:	b29b      	uxth	r3, r3
 8003718:	3b01      	subs	r3, #1
 800371a:	b29a      	uxth	r2, r3
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003720:	2300      	movs	r3, #0
 8003722:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	f003 0301 	and.w	r3, r3, #1
 800372e:	2b01      	cmp	r3, #1
 8003730:	d11c      	bne.n	800376c <HAL_SPI_TransmitReceive+0x1e6>
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003738:	b29b      	uxth	r3, r3
 800373a:	2b00      	cmp	r3, #0
 800373c:	d016      	beq.n	800376c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	68da      	ldr	r2, [r3, #12]
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003748:	b292      	uxth	r2, r2
 800374a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003750:	1c9a      	adds	r2, r3, #2
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800375c:	b29b      	uxth	r3, r3
 800375e:	3b01      	subs	r3, #1
 8003760:	b29a      	uxth	r2, r3
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003768:	2301      	movs	r3, #1
 800376a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800376c:	f7fe f8d0 	bl	8001910 <HAL_GetTick>
 8003770:	4602      	mov	r2, r0
 8003772:	6a3b      	ldr	r3, [r7, #32]
 8003774:	1ad3      	subs	r3, r2, r3
 8003776:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003778:	429a      	cmp	r2, r3
 800377a:	d80d      	bhi.n	8003798 <HAL_SPI_TransmitReceive+0x212>
 800377c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800377e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003782:	d009      	beq.n	8003798 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2201      	movs	r2, #1
 8003788:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2200      	movs	r2, #0
 8003790:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003794:	2303      	movs	r3, #3
 8003796:	e111      	b.n	80039bc <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800379c:	b29b      	uxth	r3, r3
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d19d      	bne.n	80036de <HAL_SPI_TransmitReceive+0x158>
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80037a8:	b29b      	uxth	r3, r3
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d197      	bne.n	80036de <HAL_SPI_TransmitReceive+0x158>
 80037ae:	e0e5      	b.n	800397c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d003      	beq.n	80037c0 <HAL_SPI_TransmitReceive+0x23a>
 80037b8:	8afb      	ldrh	r3, [r7, #22]
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	f040 80d1 	bne.w	8003962 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037c4:	b29b      	uxth	r3, r3
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d912      	bls.n	80037f0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037ce:	881a      	ldrh	r2, [r3, #0]
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037da:	1c9a      	adds	r2, r3, #2
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037e4:	b29b      	uxth	r3, r3
 80037e6:	3b02      	subs	r3, #2
 80037e8:	b29a      	uxth	r2, r3
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80037ee:	e0b8      	b.n	8003962 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	330c      	adds	r3, #12
 80037fa:	7812      	ldrb	r2, [r2, #0]
 80037fc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003802:	1c5a      	adds	r2, r3, #1
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800380c:	b29b      	uxth	r3, r3
 800380e:	3b01      	subs	r3, #1
 8003810:	b29a      	uxth	r2, r3
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003816:	e0a4      	b.n	8003962 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	f003 0302 	and.w	r3, r3, #2
 8003822:	2b02      	cmp	r3, #2
 8003824:	d134      	bne.n	8003890 <HAL_SPI_TransmitReceive+0x30a>
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800382a:	b29b      	uxth	r3, r3
 800382c:	2b00      	cmp	r3, #0
 800382e:	d02f      	beq.n	8003890 <HAL_SPI_TransmitReceive+0x30a>
 8003830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003832:	2b01      	cmp	r3, #1
 8003834:	d12c      	bne.n	8003890 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800383a:	b29b      	uxth	r3, r3
 800383c:	2b01      	cmp	r3, #1
 800383e:	d912      	bls.n	8003866 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003844:	881a      	ldrh	r2, [r3, #0]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003850:	1c9a      	adds	r2, r3, #2
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800385a:	b29b      	uxth	r3, r3
 800385c:	3b02      	subs	r3, #2
 800385e:	b29a      	uxth	r2, r3
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003864:	e012      	b.n	800388c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	330c      	adds	r3, #12
 8003870:	7812      	ldrb	r2, [r2, #0]
 8003872:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003878:	1c5a      	adds	r2, r3, #1
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003882:	b29b      	uxth	r3, r3
 8003884:	3b01      	subs	r3, #1
 8003886:	b29a      	uxth	r2, r3
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800388c:	2300      	movs	r3, #0
 800388e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	689b      	ldr	r3, [r3, #8]
 8003896:	f003 0301 	and.w	r3, r3, #1
 800389a:	2b01      	cmp	r3, #1
 800389c:	d148      	bne.n	8003930 <HAL_SPI_TransmitReceive+0x3aa>
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80038a4:	b29b      	uxth	r3, r3
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d042      	beq.n	8003930 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80038b0:	b29b      	uxth	r3, r3
 80038b2:	2b01      	cmp	r3, #1
 80038b4:	d923      	bls.n	80038fe <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	68da      	ldr	r2, [r3, #12]
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c0:	b292      	uxth	r2, r2
 80038c2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c8:	1c9a      	adds	r2, r3, #2
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80038d4:	b29b      	uxth	r3, r3
 80038d6:	3b02      	subs	r3, #2
 80038d8:	b29a      	uxth	r2, r3
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80038e6:	b29b      	uxth	r3, r3
 80038e8:	2b01      	cmp	r3, #1
 80038ea:	d81f      	bhi.n	800392c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	685a      	ldr	r2, [r3, #4]
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80038fa:	605a      	str	r2, [r3, #4]
 80038fc:	e016      	b.n	800392c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f103 020c 	add.w	r2, r3, #12
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800390a:	7812      	ldrb	r2, [r2, #0]
 800390c:	b2d2      	uxtb	r2, r2
 800390e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003914:	1c5a      	adds	r2, r3, #1
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003920:	b29b      	uxth	r3, r3
 8003922:	3b01      	subs	r3, #1
 8003924:	b29a      	uxth	r2, r3
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800392c:	2301      	movs	r3, #1
 800392e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003930:	f7fd ffee 	bl	8001910 <HAL_GetTick>
 8003934:	4602      	mov	r2, r0
 8003936:	6a3b      	ldr	r3, [r7, #32]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800393c:	429a      	cmp	r2, r3
 800393e:	d803      	bhi.n	8003948 <HAL_SPI_TransmitReceive+0x3c2>
 8003940:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003942:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003946:	d102      	bne.n	800394e <HAL_SPI_TransmitReceive+0x3c8>
 8003948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800394a:	2b00      	cmp	r3, #0
 800394c:	d109      	bne.n	8003962 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2201      	movs	r2, #1
 8003952:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	2200      	movs	r2, #0
 800395a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800395e:	2303      	movs	r3, #3
 8003960:	e02c      	b.n	80039bc <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003966:	b29b      	uxth	r3, r3
 8003968:	2b00      	cmp	r3, #0
 800396a:	f47f af55 	bne.w	8003818 <HAL_SPI_TransmitReceive+0x292>
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003974:	b29b      	uxth	r3, r3
 8003976:	2b00      	cmp	r3, #0
 8003978:	f47f af4e 	bne.w	8003818 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800397c:	6a3a      	ldr	r2, [r7, #32]
 800397e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003980:	68f8      	ldr	r0, [r7, #12]
 8003982:	f000 fa5d 	bl	8003e40 <SPI_EndRxTxTransaction>
 8003986:	4603      	mov	r3, r0
 8003988:	2b00      	cmp	r3, #0
 800398a:	d008      	beq.n	800399e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2220      	movs	r2, #32
 8003990:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	2200      	movs	r2, #0
 8003996:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800399a:	2301      	movs	r3, #1
 800399c:	e00e      	b.n	80039bc <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	2201      	movs	r2, #1
 80039a2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2200      	movs	r2, #0
 80039aa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d001      	beq.n	80039ba <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e000      	b.n	80039bc <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80039ba:	2300      	movs	r3, #0
  }
}
 80039bc:	4618      	mov	r0, r3
 80039be:	3728      	adds	r7, #40	@ 0x28
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}

080039c4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b088      	sub	sp, #32
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80039dc:	69bb      	ldr	r3, [r7, #24]
 80039de:	099b      	lsrs	r3, r3, #6
 80039e0:	f003 0301 	and.w	r3, r3, #1
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d10f      	bne.n	8003a08 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80039e8:	69bb      	ldr	r3, [r7, #24]
 80039ea:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d00a      	beq.n	8003a08 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80039f2:	69fb      	ldr	r3, [r7, #28]
 80039f4:	099b      	lsrs	r3, r3, #6
 80039f6:	f003 0301 	and.w	r3, r3, #1
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d004      	beq.n	8003a08 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	4798      	blx	r3
    return;
 8003a06:	e0d7      	b.n	8003bb8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003a08:	69bb      	ldr	r3, [r7, #24]
 8003a0a:	085b      	lsrs	r3, r3, #1
 8003a0c:	f003 0301 	and.w	r3, r3, #1
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d00a      	beq.n	8003a2a <HAL_SPI_IRQHandler+0x66>
 8003a14:	69fb      	ldr	r3, [r7, #28]
 8003a16:	09db      	lsrs	r3, r3, #7
 8003a18:	f003 0301 	and.w	r3, r3, #1
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d004      	beq.n	8003a2a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a24:	6878      	ldr	r0, [r7, #4]
 8003a26:	4798      	blx	r3
    return;
 8003a28:	e0c6      	b.n	8003bb8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003a2a:	69bb      	ldr	r3, [r7, #24]
 8003a2c:	095b      	lsrs	r3, r3, #5
 8003a2e:	f003 0301 	and.w	r3, r3, #1
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d10c      	bne.n	8003a50 <HAL_SPI_IRQHandler+0x8c>
 8003a36:	69bb      	ldr	r3, [r7, #24]
 8003a38:	099b      	lsrs	r3, r3, #6
 8003a3a:	f003 0301 	and.w	r3, r3, #1
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d106      	bne.n	8003a50 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003a42:	69bb      	ldr	r3, [r7, #24]
 8003a44:	0a1b      	lsrs	r3, r3, #8
 8003a46:	f003 0301 	and.w	r3, r3, #1
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	f000 80b4 	beq.w	8003bb8 <HAL_SPI_IRQHandler+0x1f4>
 8003a50:	69fb      	ldr	r3, [r7, #28]
 8003a52:	095b      	lsrs	r3, r3, #5
 8003a54:	f003 0301 	and.w	r3, r3, #1
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	f000 80ad 	beq.w	8003bb8 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003a5e:	69bb      	ldr	r3, [r7, #24]
 8003a60:	099b      	lsrs	r3, r3, #6
 8003a62:	f003 0301 	and.w	r3, r3, #1
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d023      	beq.n	8003ab2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003a70:	b2db      	uxtb	r3, r3
 8003a72:	2b03      	cmp	r3, #3
 8003a74:	d011      	beq.n	8003a9a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a7a:	f043 0204 	orr.w	r2, r3, #4
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003a82:	2300      	movs	r3, #0
 8003a84:	617b      	str	r3, [r7, #20]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	617b      	str	r3, [r7, #20]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	617b      	str	r3, [r7, #20]
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	e00b      	b.n	8003ab2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	613b      	str	r3, [r7, #16]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	613b      	str	r3, [r7, #16]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	689b      	ldr	r3, [r3, #8]
 8003aac:	613b      	str	r3, [r7, #16]
 8003aae:	693b      	ldr	r3, [r7, #16]
        return;
 8003ab0:	e082      	b.n	8003bb8 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003ab2:	69bb      	ldr	r3, [r7, #24]
 8003ab4:	095b      	lsrs	r3, r3, #5
 8003ab6:	f003 0301 	and.w	r3, r3, #1
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d014      	beq.n	8003ae8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ac2:	f043 0201 	orr.w	r2, r3, #1
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003aca:	2300      	movs	r3, #0
 8003acc:	60fb      	str	r3, [r7, #12]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	689b      	ldr	r3, [r3, #8]
 8003ad4:	60fb      	str	r3, [r7, #12]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ae4:	601a      	str	r2, [r3, #0]
 8003ae6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003ae8:	69bb      	ldr	r3, [r7, #24]
 8003aea:	0a1b      	lsrs	r3, r3, #8
 8003aec:	f003 0301 	and.w	r3, r3, #1
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d00c      	beq.n	8003b0e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003af8:	f043 0208 	orr.w	r2, r3, #8
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003b00:	2300      	movs	r3, #0
 8003b02:	60bb      	str	r3, [r7, #8]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	60bb      	str	r3, [r7, #8]
 8003b0c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d04f      	beq.n	8003bb6 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	685a      	ldr	r2, [r3, #4]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003b24:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2201      	movs	r2, #1
 8003b2a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003b2e:	69fb      	ldr	r3, [r7, #28]
 8003b30:	f003 0302 	and.w	r3, r3, #2
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d104      	bne.n	8003b42 <HAL_SPI_IRQHandler+0x17e>
 8003b38:	69fb      	ldr	r3, [r7, #28]
 8003b3a:	f003 0301 	and.w	r3, r3, #1
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d034      	beq.n	8003bac <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	685a      	ldr	r2, [r3, #4]
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f022 0203 	bic.w	r2, r2, #3
 8003b50:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d011      	beq.n	8003b7e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b5e:	4a18      	ldr	r2, [pc, #96]	@ (8003bc0 <HAL_SPI_IRQHandler+0x1fc>)
 8003b60:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b66:	4618      	mov	r0, r3
 8003b68:	f7fe f8ef 	bl	8001d4a <HAL_DMA_Abort_IT>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d005      	beq.n	8003b7e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b76:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d016      	beq.n	8003bb4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b8a:	4a0d      	ldr	r2, [pc, #52]	@ (8003bc0 <HAL_SPI_IRQHandler+0x1fc>)
 8003b8c:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b92:	4618      	mov	r0, r3
 8003b94:	f7fe f8d9 	bl	8001d4a <HAL_DMA_Abort_IT>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d00a      	beq.n	8003bb4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ba2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8003baa:	e003      	b.n	8003bb4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003bac:	6878      	ldr	r0, [r7, #4]
 8003bae:	f000 f809 	bl	8003bc4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003bb2:	e000      	b.n	8003bb6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8003bb4:	bf00      	nop
    return;
 8003bb6:	bf00      	nop
  }
}
 8003bb8:	3720      	adds	r7, #32
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	08003bd9 	.word	0x08003bd9

08003bc4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b083      	sub	sp, #12
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003bcc:	bf00      	nop
 8003bce:	370c      	adds	r7, #12
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd6:	4770      	bx	lr

08003bd8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b084      	sub	sp, #16
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003be4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2200      	movs	r2, #0
 8003bea:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003bf4:	68f8      	ldr	r0, [r7, #12]
 8003bf6:	f7ff ffe5 	bl	8003bc4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003bfa:	bf00      	nop
 8003bfc:	3710      	adds	r7, #16
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}
	...

08003c04 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b088      	sub	sp, #32
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	60f8      	str	r0, [r7, #12]
 8003c0c:	60b9      	str	r1, [r7, #8]
 8003c0e:	603b      	str	r3, [r7, #0]
 8003c10:	4613      	mov	r3, r2
 8003c12:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003c14:	f7fd fe7c 	bl	8001910 <HAL_GetTick>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c1c:	1a9b      	subs	r3, r3, r2
 8003c1e:	683a      	ldr	r2, [r7, #0]
 8003c20:	4413      	add	r3, r2
 8003c22:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003c24:	f7fd fe74 	bl	8001910 <HAL_GetTick>
 8003c28:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003c2a:	4b39      	ldr	r3, [pc, #228]	@ (8003d10 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	015b      	lsls	r3, r3, #5
 8003c30:	0d1b      	lsrs	r3, r3, #20
 8003c32:	69fa      	ldr	r2, [r7, #28]
 8003c34:	fb02 f303 	mul.w	r3, r2, r3
 8003c38:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003c3a:	e054      	b.n	8003ce6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c42:	d050      	beq.n	8003ce6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003c44:	f7fd fe64 	bl	8001910 <HAL_GetTick>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	69bb      	ldr	r3, [r7, #24]
 8003c4c:	1ad3      	subs	r3, r2, r3
 8003c4e:	69fa      	ldr	r2, [r7, #28]
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d902      	bls.n	8003c5a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003c54:	69fb      	ldr	r3, [r7, #28]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d13d      	bne.n	8003cd6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	685a      	ldr	r2, [r3, #4]
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003c68:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c72:	d111      	bne.n	8003c98 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c7c:	d004      	beq.n	8003c88 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c86:	d107      	bne.n	8003c98 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c96:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ca0:	d10f      	bne.n	8003cc2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	681a      	ldr	r2, [r3, #0]
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003cb0:	601a      	str	r2, [r3, #0]
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003cc0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003cd2:	2303      	movs	r3, #3
 8003cd4:	e017      	b.n	8003d06 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d101      	bne.n	8003ce0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003ce0:	697b      	ldr	r3, [r7, #20]
 8003ce2:	3b01      	subs	r3, #1
 8003ce4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	689a      	ldr	r2, [r3, #8]
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	4013      	ands	r3, r2
 8003cf0:	68ba      	ldr	r2, [r7, #8]
 8003cf2:	429a      	cmp	r2, r3
 8003cf4:	bf0c      	ite	eq
 8003cf6:	2301      	moveq	r3, #1
 8003cf8:	2300      	movne	r3, #0
 8003cfa:	b2db      	uxtb	r3, r3
 8003cfc:	461a      	mov	r2, r3
 8003cfe:	79fb      	ldrb	r3, [r7, #7]
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d19b      	bne.n	8003c3c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003d04:	2300      	movs	r3, #0
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	3720      	adds	r7, #32
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}
 8003d0e:	bf00      	nop
 8003d10:	20000014 	.word	0x20000014

08003d14 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b08a      	sub	sp, #40	@ 0x28
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	60f8      	str	r0, [r7, #12]
 8003d1c:	60b9      	str	r1, [r7, #8]
 8003d1e:	607a      	str	r2, [r7, #4]
 8003d20:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003d22:	2300      	movs	r3, #0
 8003d24:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003d26:	f7fd fdf3 	bl	8001910 <HAL_GetTick>
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d2e:	1a9b      	subs	r3, r3, r2
 8003d30:	683a      	ldr	r2, [r7, #0]
 8003d32:	4413      	add	r3, r2
 8003d34:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003d36:	f7fd fdeb 	bl	8001910 <HAL_GetTick>
 8003d3a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	330c      	adds	r3, #12
 8003d42:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003d44:	4b3d      	ldr	r3, [pc, #244]	@ (8003e3c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003d46:	681a      	ldr	r2, [r3, #0]
 8003d48:	4613      	mov	r3, r2
 8003d4a:	009b      	lsls	r3, r3, #2
 8003d4c:	4413      	add	r3, r2
 8003d4e:	00da      	lsls	r2, r3, #3
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	0d1b      	lsrs	r3, r3, #20
 8003d54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d56:	fb02 f303 	mul.w	r3, r2, r3
 8003d5a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003d5c:	e060      	b.n	8003e20 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003d64:	d107      	bne.n	8003d76 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d104      	bne.n	8003d76 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003d6c:	69fb      	ldr	r3, [r7, #28]
 8003d6e:	781b      	ldrb	r3, [r3, #0]
 8003d70:	b2db      	uxtb	r3, r3
 8003d72:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003d74:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d7c:	d050      	beq.n	8003e20 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003d7e:	f7fd fdc7 	bl	8001910 <HAL_GetTick>
 8003d82:	4602      	mov	r2, r0
 8003d84:	6a3b      	ldr	r3, [r7, #32]
 8003d86:	1ad3      	subs	r3, r2, r3
 8003d88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d8a:	429a      	cmp	r2, r3
 8003d8c:	d902      	bls.n	8003d94 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d13d      	bne.n	8003e10 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	685a      	ldr	r2, [r3, #4]
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003da2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003dac:	d111      	bne.n	8003dd2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003db6:	d004      	beq.n	8003dc2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dc0:	d107      	bne.n	8003dd2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003dd0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dd6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003dda:	d10f      	bne.n	8003dfc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003dea:	601a      	str	r2, [r3, #0]
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003dfa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2201      	movs	r2, #1
 8003e00:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2200      	movs	r2, #0
 8003e08:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003e0c:	2303      	movs	r3, #3
 8003e0e:	e010      	b.n	8003e32 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003e10:	69bb      	ldr	r3, [r7, #24]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d101      	bne.n	8003e1a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003e16:	2300      	movs	r3, #0
 8003e18:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003e1a:	69bb      	ldr	r3, [r7, #24]
 8003e1c:	3b01      	subs	r3, #1
 8003e1e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	689a      	ldr	r2, [r3, #8]
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	4013      	ands	r3, r2
 8003e2a:	687a      	ldr	r2, [r7, #4]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d196      	bne.n	8003d5e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003e30:	2300      	movs	r3, #0
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	3728      	adds	r7, #40	@ 0x28
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}
 8003e3a:	bf00      	nop
 8003e3c:	20000014 	.word	0x20000014

08003e40 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b086      	sub	sp, #24
 8003e44:	af02      	add	r7, sp, #8
 8003e46:	60f8      	str	r0, [r7, #12]
 8003e48:	60b9      	str	r1, [r7, #8]
 8003e4a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	9300      	str	r3, [sp, #0]
 8003e50:	68bb      	ldr	r3, [r7, #8]
 8003e52:	2200      	movs	r2, #0
 8003e54:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003e58:	68f8      	ldr	r0, [r7, #12]
 8003e5a:	f7ff ff5b 	bl	8003d14 <SPI_WaitFifoStateUntilTimeout>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d007      	beq.n	8003e74 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e68:	f043 0220 	orr.w	r2, r3, #32
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003e70:	2303      	movs	r3, #3
 8003e72:	e027      	b.n	8003ec4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	9300      	str	r3, [sp, #0]
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	2180      	movs	r1, #128	@ 0x80
 8003e7e:	68f8      	ldr	r0, [r7, #12]
 8003e80:	f7ff fec0 	bl	8003c04 <SPI_WaitFlagStateUntilTimeout>
 8003e84:	4603      	mov	r3, r0
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d007      	beq.n	8003e9a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e8e:	f043 0220 	orr.w	r2, r3, #32
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e014      	b.n	8003ec4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	9300      	str	r3, [sp, #0]
 8003e9e:	68bb      	ldr	r3, [r7, #8]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003ea6:	68f8      	ldr	r0, [r7, #12]
 8003ea8:	f7ff ff34 	bl	8003d14 <SPI_WaitFifoStateUntilTimeout>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d007      	beq.n	8003ec2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003eb6:	f043 0220 	orr.w	r2, r3, #32
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003ebe:	2303      	movs	r3, #3
 8003ec0:	e000      	b.n	8003ec4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003ec2:	2300      	movs	r3, #0
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	3710      	adds	r7, #16
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}

08003ecc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b082      	sub	sp, #8
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d101      	bne.n	8003ede <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003eda:	2301      	movs	r3, #1
 8003edc:	e049      	b.n	8003f72 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d106      	bne.n	8003ef8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2200      	movs	r2, #0
 8003eee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ef2:	6878      	ldr	r0, [r7, #4]
 8003ef4:	f7fd fb0c 	bl	8001510 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2202      	movs	r2, #2
 8003efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	3304      	adds	r3, #4
 8003f08:	4619      	mov	r1, r3
 8003f0a:	4610      	mov	r0, r2
 8003f0c:	f000 fb3c 	bl	8004588 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2201      	movs	r2, #1
 8003f14:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2201      	movs	r2, #1
 8003f24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2201      	movs	r2, #1
 8003f34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f70:	2300      	movs	r3, #0
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3708      	adds	r7, #8
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
	...

08003f7c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b085      	sub	sp, #20
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d001      	beq.n	8003f94 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e054      	b.n	800403e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2202      	movs	r2, #2
 8003f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	68da      	ldr	r2, [r3, #12]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f042 0201 	orr.w	r2, r2, #1
 8003faa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a26      	ldr	r2, [pc, #152]	@ (800404c <HAL_TIM_Base_Start_IT+0xd0>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d022      	beq.n	8003ffc <HAL_TIM_Base_Start_IT+0x80>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fbe:	d01d      	beq.n	8003ffc <HAL_TIM_Base_Start_IT+0x80>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a22      	ldr	r2, [pc, #136]	@ (8004050 <HAL_TIM_Base_Start_IT+0xd4>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d018      	beq.n	8003ffc <HAL_TIM_Base_Start_IT+0x80>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a21      	ldr	r2, [pc, #132]	@ (8004054 <HAL_TIM_Base_Start_IT+0xd8>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d013      	beq.n	8003ffc <HAL_TIM_Base_Start_IT+0x80>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a1f      	ldr	r2, [pc, #124]	@ (8004058 <HAL_TIM_Base_Start_IT+0xdc>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d00e      	beq.n	8003ffc <HAL_TIM_Base_Start_IT+0x80>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a1e      	ldr	r2, [pc, #120]	@ (800405c <HAL_TIM_Base_Start_IT+0xe0>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d009      	beq.n	8003ffc <HAL_TIM_Base_Start_IT+0x80>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a1c      	ldr	r2, [pc, #112]	@ (8004060 <HAL_TIM_Base_Start_IT+0xe4>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d004      	beq.n	8003ffc <HAL_TIM_Base_Start_IT+0x80>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a1b      	ldr	r2, [pc, #108]	@ (8004064 <HAL_TIM_Base_Start_IT+0xe8>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d115      	bne.n	8004028 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	689a      	ldr	r2, [r3, #8]
 8004002:	4b19      	ldr	r3, [pc, #100]	@ (8004068 <HAL_TIM_Base_Start_IT+0xec>)
 8004004:	4013      	ands	r3, r2
 8004006:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2b06      	cmp	r3, #6
 800400c:	d015      	beq.n	800403a <HAL_TIM_Base_Start_IT+0xbe>
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004014:	d011      	beq.n	800403a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f042 0201 	orr.w	r2, r2, #1
 8004024:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004026:	e008      	b.n	800403a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f042 0201 	orr.w	r2, r2, #1
 8004036:	601a      	str	r2, [r3, #0]
 8004038:	e000      	b.n	800403c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800403a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800403c:	2300      	movs	r3, #0
}
 800403e:	4618      	mov	r0, r3
 8004040:	3714      	adds	r7, #20
 8004042:	46bd      	mov	sp, r7
 8004044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004048:	4770      	bx	lr
 800404a:	bf00      	nop
 800404c:	40012c00 	.word	0x40012c00
 8004050:	40000400 	.word	0x40000400
 8004054:	40000800 	.word	0x40000800
 8004058:	40000c00 	.word	0x40000c00
 800405c:	40013400 	.word	0x40013400
 8004060:	40014000 	.word	0x40014000
 8004064:	40015000 	.word	0x40015000
 8004068:	00010007 	.word	0x00010007

0800406c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b084      	sub	sp, #16
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	68db      	ldr	r3, [r3, #12]
 800407a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	691b      	ldr	r3, [r3, #16]
 8004082:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	f003 0302 	and.w	r3, r3, #2
 800408a:	2b00      	cmp	r3, #0
 800408c:	d020      	beq.n	80040d0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	f003 0302 	and.w	r3, r3, #2
 8004094:	2b00      	cmp	r3, #0
 8004096:	d01b      	beq.n	80040d0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f06f 0202 	mvn.w	r2, #2
 80040a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2201      	movs	r2, #1
 80040a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	699b      	ldr	r3, [r3, #24]
 80040ae:	f003 0303 	and.w	r3, r3, #3
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d003      	beq.n	80040be <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f000 fa48 	bl	800454c <HAL_TIM_IC_CaptureCallback>
 80040bc:	e005      	b.n	80040ca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f000 fa3a 	bl	8004538 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040c4:	6878      	ldr	r0, [r7, #4]
 80040c6:	f000 fa4b 	bl	8004560 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2200      	movs	r2, #0
 80040ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	f003 0304 	and.w	r3, r3, #4
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d020      	beq.n	800411c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	f003 0304 	and.w	r3, r3, #4
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d01b      	beq.n	800411c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f06f 0204 	mvn.w	r2, #4
 80040ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2202      	movs	r2, #2
 80040f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	699b      	ldr	r3, [r3, #24]
 80040fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d003      	beq.n	800410a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f000 fa22 	bl	800454c <HAL_TIM_IC_CaptureCallback>
 8004108:	e005      	b.n	8004116 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f000 fa14 	bl	8004538 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004110:	6878      	ldr	r0, [r7, #4]
 8004112:	f000 fa25 	bl	8004560 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2200      	movs	r2, #0
 800411a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	f003 0308 	and.w	r3, r3, #8
 8004122:	2b00      	cmp	r3, #0
 8004124:	d020      	beq.n	8004168 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	f003 0308 	and.w	r3, r3, #8
 800412c:	2b00      	cmp	r3, #0
 800412e:	d01b      	beq.n	8004168 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f06f 0208 	mvn.w	r2, #8
 8004138:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2204      	movs	r2, #4
 800413e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	69db      	ldr	r3, [r3, #28]
 8004146:	f003 0303 	and.w	r3, r3, #3
 800414a:	2b00      	cmp	r3, #0
 800414c:	d003      	beq.n	8004156 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	f000 f9fc 	bl	800454c <HAL_TIM_IC_CaptureCallback>
 8004154:	e005      	b.n	8004162 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f000 f9ee 	bl	8004538 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800415c:	6878      	ldr	r0, [r7, #4]
 800415e:	f000 f9ff 	bl	8004560 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2200      	movs	r2, #0
 8004166:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	f003 0310 	and.w	r3, r3, #16
 800416e:	2b00      	cmp	r3, #0
 8004170:	d020      	beq.n	80041b4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	f003 0310 	and.w	r3, r3, #16
 8004178:	2b00      	cmp	r3, #0
 800417a:	d01b      	beq.n	80041b4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f06f 0210 	mvn.w	r2, #16
 8004184:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2208      	movs	r2, #8
 800418a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	69db      	ldr	r3, [r3, #28]
 8004192:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004196:	2b00      	cmp	r3, #0
 8004198:	d003      	beq.n	80041a2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f000 f9d6 	bl	800454c <HAL_TIM_IC_CaptureCallback>
 80041a0:	e005      	b.n	80041ae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	f000 f9c8 	bl	8004538 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041a8:	6878      	ldr	r0, [r7, #4]
 80041aa:	f000 f9d9 	bl	8004560 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2200      	movs	r2, #0
 80041b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	f003 0301 	and.w	r3, r3, #1
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d00c      	beq.n	80041d8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	f003 0301 	and.w	r3, r3, #1
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d007      	beq.n	80041d8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f06f 0201 	mvn.w	r2, #1
 80041d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f7fd f884 	bl	80012e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d104      	bne.n	80041ec <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d00c      	beq.n	8004206 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d007      	beq.n	8004206 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80041fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	f000 fbb1 	bl	8004968 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800420c:	2b00      	cmp	r3, #0
 800420e:	d00c      	beq.n	800422a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004216:	2b00      	cmp	r3, #0
 8004218:	d007      	beq.n	800422a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004222:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004224:	6878      	ldr	r0, [r7, #4]
 8004226:	f000 fba9 	bl	800497c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004230:	2b00      	cmp	r3, #0
 8004232:	d00c      	beq.n	800424e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800423a:	2b00      	cmp	r3, #0
 800423c:	d007      	beq.n	800424e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004246:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004248:	6878      	ldr	r0, [r7, #4]
 800424a:	f000 f993 	bl	8004574 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	f003 0320 	and.w	r3, r3, #32
 8004254:	2b00      	cmp	r3, #0
 8004256:	d00c      	beq.n	8004272 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	f003 0320 	and.w	r3, r3, #32
 800425e:	2b00      	cmp	r3, #0
 8004260:	d007      	beq.n	8004272 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f06f 0220 	mvn.w	r2, #32
 800426a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800426c:	6878      	ldr	r0, [r7, #4]
 800426e:	f000 fb71 	bl	8004954 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004278:	2b00      	cmp	r3, #0
 800427a:	d00c      	beq.n	8004296 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004282:	2b00      	cmp	r3, #0
 8004284:	d007      	beq.n	8004296 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800428e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004290:	6878      	ldr	r0, [r7, #4]
 8004292:	f000 fb7d 	bl	8004990 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800429c:	2b00      	cmp	r3, #0
 800429e:	d00c      	beq.n	80042ba <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d007      	beq.n	80042ba <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80042b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	f000 fb75 	bl	80049a4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d00c      	beq.n	80042de <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d007      	beq.n	80042de <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80042d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	f000 fb6d 	bl	80049b8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d00c      	beq.n	8004302 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d007      	beq.n	8004302 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80042fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80042fc:	6878      	ldr	r0, [r7, #4]
 80042fe:	f000 fb65 	bl	80049cc <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004302:	bf00      	nop
 8004304:	3710      	adds	r7, #16
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}
	...

0800430c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b084      	sub	sp, #16
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
 8004314:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004316:	2300      	movs	r3, #0
 8004318:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004320:	2b01      	cmp	r3, #1
 8004322:	d101      	bne.n	8004328 <HAL_TIM_ConfigClockSource+0x1c>
 8004324:	2302      	movs	r3, #2
 8004326:	e0f6      	b.n	8004516 <HAL_TIM_ConfigClockSource+0x20a>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2201      	movs	r2, #1
 800432c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2202      	movs	r2, #2
 8004334:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	689b      	ldr	r3, [r3, #8]
 800433e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8004346:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800434a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004352:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	68ba      	ldr	r2, [r7, #8]
 800435a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a6f      	ldr	r2, [pc, #444]	@ (8004520 <HAL_TIM_ConfigClockSource+0x214>)
 8004362:	4293      	cmp	r3, r2
 8004364:	f000 80c1 	beq.w	80044ea <HAL_TIM_ConfigClockSource+0x1de>
 8004368:	4a6d      	ldr	r2, [pc, #436]	@ (8004520 <HAL_TIM_ConfigClockSource+0x214>)
 800436a:	4293      	cmp	r3, r2
 800436c:	f200 80c6 	bhi.w	80044fc <HAL_TIM_ConfigClockSource+0x1f0>
 8004370:	4a6c      	ldr	r2, [pc, #432]	@ (8004524 <HAL_TIM_ConfigClockSource+0x218>)
 8004372:	4293      	cmp	r3, r2
 8004374:	f000 80b9 	beq.w	80044ea <HAL_TIM_ConfigClockSource+0x1de>
 8004378:	4a6a      	ldr	r2, [pc, #424]	@ (8004524 <HAL_TIM_ConfigClockSource+0x218>)
 800437a:	4293      	cmp	r3, r2
 800437c:	f200 80be 	bhi.w	80044fc <HAL_TIM_ConfigClockSource+0x1f0>
 8004380:	4a69      	ldr	r2, [pc, #420]	@ (8004528 <HAL_TIM_ConfigClockSource+0x21c>)
 8004382:	4293      	cmp	r3, r2
 8004384:	f000 80b1 	beq.w	80044ea <HAL_TIM_ConfigClockSource+0x1de>
 8004388:	4a67      	ldr	r2, [pc, #412]	@ (8004528 <HAL_TIM_ConfigClockSource+0x21c>)
 800438a:	4293      	cmp	r3, r2
 800438c:	f200 80b6 	bhi.w	80044fc <HAL_TIM_ConfigClockSource+0x1f0>
 8004390:	4a66      	ldr	r2, [pc, #408]	@ (800452c <HAL_TIM_ConfigClockSource+0x220>)
 8004392:	4293      	cmp	r3, r2
 8004394:	f000 80a9 	beq.w	80044ea <HAL_TIM_ConfigClockSource+0x1de>
 8004398:	4a64      	ldr	r2, [pc, #400]	@ (800452c <HAL_TIM_ConfigClockSource+0x220>)
 800439a:	4293      	cmp	r3, r2
 800439c:	f200 80ae 	bhi.w	80044fc <HAL_TIM_ConfigClockSource+0x1f0>
 80043a0:	4a63      	ldr	r2, [pc, #396]	@ (8004530 <HAL_TIM_ConfigClockSource+0x224>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	f000 80a1 	beq.w	80044ea <HAL_TIM_ConfigClockSource+0x1de>
 80043a8:	4a61      	ldr	r2, [pc, #388]	@ (8004530 <HAL_TIM_ConfigClockSource+0x224>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	f200 80a6 	bhi.w	80044fc <HAL_TIM_ConfigClockSource+0x1f0>
 80043b0:	4a60      	ldr	r2, [pc, #384]	@ (8004534 <HAL_TIM_ConfigClockSource+0x228>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	f000 8099 	beq.w	80044ea <HAL_TIM_ConfigClockSource+0x1de>
 80043b8:	4a5e      	ldr	r2, [pc, #376]	@ (8004534 <HAL_TIM_ConfigClockSource+0x228>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	f200 809e 	bhi.w	80044fc <HAL_TIM_ConfigClockSource+0x1f0>
 80043c0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80043c4:	f000 8091 	beq.w	80044ea <HAL_TIM_ConfigClockSource+0x1de>
 80043c8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80043cc:	f200 8096 	bhi.w	80044fc <HAL_TIM_ConfigClockSource+0x1f0>
 80043d0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80043d4:	f000 8089 	beq.w	80044ea <HAL_TIM_ConfigClockSource+0x1de>
 80043d8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80043dc:	f200 808e 	bhi.w	80044fc <HAL_TIM_ConfigClockSource+0x1f0>
 80043e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043e4:	d03e      	beq.n	8004464 <HAL_TIM_ConfigClockSource+0x158>
 80043e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043ea:	f200 8087 	bhi.w	80044fc <HAL_TIM_ConfigClockSource+0x1f0>
 80043ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043f2:	f000 8086 	beq.w	8004502 <HAL_TIM_ConfigClockSource+0x1f6>
 80043f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043fa:	d87f      	bhi.n	80044fc <HAL_TIM_ConfigClockSource+0x1f0>
 80043fc:	2b70      	cmp	r3, #112	@ 0x70
 80043fe:	d01a      	beq.n	8004436 <HAL_TIM_ConfigClockSource+0x12a>
 8004400:	2b70      	cmp	r3, #112	@ 0x70
 8004402:	d87b      	bhi.n	80044fc <HAL_TIM_ConfigClockSource+0x1f0>
 8004404:	2b60      	cmp	r3, #96	@ 0x60
 8004406:	d050      	beq.n	80044aa <HAL_TIM_ConfigClockSource+0x19e>
 8004408:	2b60      	cmp	r3, #96	@ 0x60
 800440a:	d877      	bhi.n	80044fc <HAL_TIM_ConfigClockSource+0x1f0>
 800440c:	2b50      	cmp	r3, #80	@ 0x50
 800440e:	d03c      	beq.n	800448a <HAL_TIM_ConfigClockSource+0x17e>
 8004410:	2b50      	cmp	r3, #80	@ 0x50
 8004412:	d873      	bhi.n	80044fc <HAL_TIM_ConfigClockSource+0x1f0>
 8004414:	2b40      	cmp	r3, #64	@ 0x40
 8004416:	d058      	beq.n	80044ca <HAL_TIM_ConfigClockSource+0x1be>
 8004418:	2b40      	cmp	r3, #64	@ 0x40
 800441a:	d86f      	bhi.n	80044fc <HAL_TIM_ConfigClockSource+0x1f0>
 800441c:	2b30      	cmp	r3, #48	@ 0x30
 800441e:	d064      	beq.n	80044ea <HAL_TIM_ConfigClockSource+0x1de>
 8004420:	2b30      	cmp	r3, #48	@ 0x30
 8004422:	d86b      	bhi.n	80044fc <HAL_TIM_ConfigClockSource+0x1f0>
 8004424:	2b20      	cmp	r3, #32
 8004426:	d060      	beq.n	80044ea <HAL_TIM_ConfigClockSource+0x1de>
 8004428:	2b20      	cmp	r3, #32
 800442a:	d867      	bhi.n	80044fc <HAL_TIM_ConfigClockSource+0x1f0>
 800442c:	2b00      	cmp	r3, #0
 800442e:	d05c      	beq.n	80044ea <HAL_TIM_ConfigClockSource+0x1de>
 8004430:	2b10      	cmp	r3, #16
 8004432:	d05a      	beq.n	80044ea <HAL_TIM_ConfigClockSource+0x1de>
 8004434:	e062      	b.n	80044fc <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004446:	f000 f9cf 	bl	80047e8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004458:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	68ba      	ldr	r2, [r7, #8]
 8004460:	609a      	str	r2, [r3, #8]
      break;
 8004462:	e04f      	b.n	8004504 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004474:	f000 f9b8 	bl	80047e8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	689a      	ldr	r2, [r3, #8]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004486:	609a      	str	r2, [r3, #8]
      break;
 8004488:	e03c      	b.n	8004504 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004496:	461a      	mov	r2, r3
 8004498:	f000 f92a 	bl	80046f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	2150      	movs	r1, #80	@ 0x50
 80044a2:	4618      	mov	r0, r3
 80044a4:	f000 f983 	bl	80047ae <TIM_ITRx_SetConfig>
      break;
 80044a8:	e02c      	b.n	8004504 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80044b6:	461a      	mov	r2, r3
 80044b8:	f000 f949 	bl	800474e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	2160      	movs	r1, #96	@ 0x60
 80044c2:	4618      	mov	r0, r3
 80044c4:	f000 f973 	bl	80047ae <TIM_ITRx_SetConfig>
      break;
 80044c8:	e01c      	b.n	8004504 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80044d6:	461a      	mov	r2, r3
 80044d8:	f000 f90a 	bl	80046f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	2140      	movs	r1, #64	@ 0x40
 80044e2:	4618      	mov	r0, r3
 80044e4:	f000 f963 	bl	80047ae <TIM_ITRx_SetConfig>
      break;
 80044e8:	e00c      	b.n	8004504 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681a      	ldr	r2, [r3, #0]
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4619      	mov	r1, r3
 80044f4:	4610      	mov	r0, r2
 80044f6:	f000 f95a 	bl	80047ae <TIM_ITRx_SetConfig>
      break;
 80044fa:	e003      	b.n	8004504 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	73fb      	strb	r3, [r7, #15]
      break;
 8004500:	e000      	b.n	8004504 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8004502:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2200      	movs	r2, #0
 8004510:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004514:	7bfb      	ldrb	r3, [r7, #15]
}
 8004516:	4618      	mov	r0, r3
 8004518:	3710      	adds	r7, #16
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}
 800451e:	bf00      	nop
 8004520:	00100070 	.word	0x00100070
 8004524:	00100060 	.word	0x00100060
 8004528:	00100050 	.word	0x00100050
 800452c:	00100040 	.word	0x00100040
 8004530:	00100030 	.word	0x00100030
 8004534:	00100020 	.word	0x00100020

08004538 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004538:	b480      	push	{r7}
 800453a:	b083      	sub	sp, #12
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004540:	bf00      	nop
 8004542:	370c      	adds	r7, #12
 8004544:	46bd      	mov	sp, r7
 8004546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454a:	4770      	bx	lr

0800454c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800454c:	b480      	push	{r7}
 800454e:	b083      	sub	sp, #12
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004554:	bf00      	nop
 8004556:	370c      	adds	r7, #12
 8004558:	46bd      	mov	sp, r7
 800455a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455e:	4770      	bx	lr

08004560 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004560:	b480      	push	{r7}
 8004562:	b083      	sub	sp, #12
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004568:	bf00      	nop
 800456a:	370c      	adds	r7, #12
 800456c:	46bd      	mov	sp, r7
 800456e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004572:	4770      	bx	lr

08004574 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004574:	b480      	push	{r7}
 8004576:	b083      	sub	sp, #12
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800457c:	bf00      	nop
 800457e:	370c      	adds	r7, #12
 8004580:	46bd      	mov	sp, r7
 8004582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004586:	4770      	bx	lr

08004588 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004588:	b480      	push	{r7}
 800458a:	b085      	sub	sp, #20
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
 8004590:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	4a4c      	ldr	r2, [pc, #304]	@ (80046cc <TIM_Base_SetConfig+0x144>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d017      	beq.n	80045d0 <TIM_Base_SetConfig+0x48>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045a6:	d013      	beq.n	80045d0 <TIM_Base_SetConfig+0x48>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	4a49      	ldr	r2, [pc, #292]	@ (80046d0 <TIM_Base_SetConfig+0x148>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d00f      	beq.n	80045d0 <TIM_Base_SetConfig+0x48>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	4a48      	ldr	r2, [pc, #288]	@ (80046d4 <TIM_Base_SetConfig+0x14c>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d00b      	beq.n	80045d0 <TIM_Base_SetConfig+0x48>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	4a47      	ldr	r2, [pc, #284]	@ (80046d8 <TIM_Base_SetConfig+0x150>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d007      	beq.n	80045d0 <TIM_Base_SetConfig+0x48>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	4a46      	ldr	r2, [pc, #280]	@ (80046dc <TIM_Base_SetConfig+0x154>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d003      	beq.n	80045d0 <TIM_Base_SetConfig+0x48>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	4a45      	ldr	r2, [pc, #276]	@ (80046e0 <TIM_Base_SetConfig+0x158>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d108      	bne.n	80045e2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	68fa      	ldr	r2, [r7, #12]
 80045de:	4313      	orrs	r3, r2
 80045e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	4a39      	ldr	r2, [pc, #228]	@ (80046cc <TIM_Base_SetConfig+0x144>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d023      	beq.n	8004632 <TIM_Base_SetConfig+0xaa>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045f0:	d01f      	beq.n	8004632 <TIM_Base_SetConfig+0xaa>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	4a36      	ldr	r2, [pc, #216]	@ (80046d0 <TIM_Base_SetConfig+0x148>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d01b      	beq.n	8004632 <TIM_Base_SetConfig+0xaa>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4a35      	ldr	r2, [pc, #212]	@ (80046d4 <TIM_Base_SetConfig+0x14c>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d017      	beq.n	8004632 <TIM_Base_SetConfig+0xaa>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	4a34      	ldr	r2, [pc, #208]	@ (80046d8 <TIM_Base_SetConfig+0x150>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d013      	beq.n	8004632 <TIM_Base_SetConfig+0xaa>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	4a33      	ldr	r2, [pc, #204]	@ (80046dc <TIM_Base_SetConfig+0x154>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d00f      	beq.n	8004632 <TIM_Base_SetConfig+0xaa>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4a33      	ldr	r2, [pc, #204]	@ (80046e4 <TIM_Base_SetConfig+0x15c>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d00b      	beq.n	8004632 <TIM_Base_SetConfig+0xaa>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	4a32      	ldr	r2, [pc, #200]	@ (80046e8 <TIM_Base_SetConfig+0x160>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d007      	beq.n	8004632 <TIM_Base_SetConfig+0xaa>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	4a31      	ldr	r2, [pc, #196]	@ (80046ec <TIM_Base_SetConfig+0x164>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d003      	beq.n	8004632 <TIM_Base_SetConfig+0xaa>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	4a2c      	ldr	r2, [pc, #176]	@ (80046e0 <TIM_Base_SetConfig+0x158>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d108      	bne.n	8004644 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004638:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	68db      	ldr	r3, [r3, #12]
 800463e:	68fa      	ldr	r2, [r7, #12]
 8004640:	4313      	orrs	r3, r2
 8004642:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	695b      	ldr	r3, [r3, #20]
 800464e:	4313      	orrs	r3, r2
 8004650:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	68fa      	ldr	r2, [r7, #12]
 8004656:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	689a      	ldr	r2, [r3, #8]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	4a18      	ldr	r2, [pc, #96]	@ (80046cc <TIM_Base_SetConfig+0x144>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d013      	beq.n	8004698 <TIM_Base_SetConfig+0x110>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	4a1a      	ldr	r2, [pc, #104]	@ (80046dc <TIM_Base_SetConfig+0x154>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d00f      	beq.n	8004698 <TIM_Base_SetConfig+0x110>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	4a1a      	ldr	r2, [pc, #104]	@ (80046e4 <TIM_Base_SetConfig+0x15c>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d00b      	beq.n	8004698 <TIM_Base_SetConfig+0x110>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	4a19      	ldr	r2, [pc, #100]	@ (80046e8 <TIM_Base_SetConfig+0x160>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d007      	beq.n	8004698 <TIM_Base_SetConfig+0x110>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	4a18      	ldr	r2, [pc, #96]	@ (80046ec <TIM_Base_SetConfig+0x164>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d003      	beq.n	8004698 <TIM_Base_SetConfig+0x110>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	4a13      	ldr	r2, [pc, #76]	@ (80046e0 <TIM_Base_SetConfig+0x158>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d103      	bne.n	80046a0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	691a      	ldr	r2, [r3, #16]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	691b      	ldr	r3, [r3, #16]
 80046aa:	f003 0301 	and.w	r3, r3, #1
 80046ae:	2b01      	cmp	r3, #1
 80046b0:	d105      	bne.n	80046be <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	691b      	ldr	r3, [r3, #16]
 80046b6:	f023 0201 	bic.w	r2, r3, #1
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	611a      	str	r2, [r3, #16]
  }
}
 80046be:	bf00      	nop
 80046c0:	3714      	adds	r7, #20
 80046c2:	46bd      	mov	sp, r7
 80046c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c8:	4770      	bx	lr
 80046ca:	bf00      	nop
 80046cc:	40012c00 	.word	0x40012c00
 80046d0:	40000400 	.word	0x40000400
 80046d4:	40000800 	.word	0x40000800
 80046d8:	40000c00 	.word	0x40000c00
 80046dc:	40013400 	.word	0x40013400
 80046e0:	40015000 	.word	0x40015000
 80046e4:	40014000 	.word	0x40014000
 80046e8:	40014400 	.word	0x40014400
 80046ec:	40014800 	.word	0x40014800

080046f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80046f0:	b480      	push	{r7}
 80046f2:	b087      	sub	sp, #28
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	60f8      	str	r0, [r7, #12]
 80046f8:	60b9      	str	r1, [r7, #8]
 80046fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	6a1b      	ldr	r3, [r3, #32]
 8004700:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	6a1b      	ldr	r3, [r3, #32]
 8004706:	f023 0201 	bic.w	r2, r3, #1
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	699b      	ldr	r3, [r3, #24]
 8004712:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800471a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	011b      	lsls	r3, r3, #4
 8004720:	693a      	ldr	r2, [r7, #16]
 8004722:	4313      	orrs	r3, r2
 8004724:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	f023 030a 	bic.w	r3, r3, #10
 800472c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800472e:	697a      	ldr	r2, [r7, #20]
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	4313      	orrs	r3, r2
 8004734:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	693a      	ldr	r2, [r7, #16]
 800473a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	697a      	ldr	r2, [r7, #20]
 8004740:	621a      	str	r2, [r3, #32]
}
 8004742:	bf00      	nop
 8004744:	371c      	adds	r7, #28
 8004746:	46bd      	mov	sp, r7
 8004748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474c:	4770      	bx	lr

0800474e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800474e:	b480      	push	{r7}
 8004750:	b087      	sub	sp, #28
 8004752:	af00      	add	r7, sp, #0
 8004754:	60f8      	str	r0, [r7, #12]
 8004756:	60b9      	str	r1, [r7, #8]
 8004758:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	6a1b      	ldr	r3, [r3, #32]
 800475e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6a1b      	ldr	r3, [r3, #32]
 8004764:	f023 0210 	bic.w	r2, r3, #16
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	699b      	ldr	r3, [r3, #24]
 8004770:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004778:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	031b      	lsls	r3, r3, #12
 800477e:	693a      	ldr	r2, [r7, #16]
 8004780:	4313      	orrs	r3, r2
 8004782:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004784:	697b      	ldr	r3, [r7, #20]
 8004786:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800478a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	011b      	lsls	r3, r3, #4
 8004790:	697a      	ldr	r2, [r7, #20]
 8004792:	4313      	orrs	r3, r2
 8004794:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	693a      	ldr	r2, [r7, #16]
 800479a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	697a      	ldr	r2, [r7, #20]
 80047a0:	621a      	str	r2, [r3, #32]
}
 80047a2:	bf00      	nop
 80047a4:	371c      	adds	r7, #28
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr

080047ae <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80047ae:	b480      	push	{r7}
 80047b0:	b085      	sub	sp, #20
 80047b2:	af00      	add	r7, sp, #0
 80047b4:	6078      	str	r0, [r7, #4]
 80047b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	689b      	ldr	r3, [r3, #8]
 80047bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80047c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80047ca:	683a      	ldr	r2, [r7, #0]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	4313      	orrs	r3, r2
 80047d0:	f043 0307 	orr.w	r3, r3, #7
 80047d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	68fa      	ldr	r2, [r7, #12]
 80047da:	609a      	str	r2, [r3, #8]
}
 80047dc:	bf00      	nop
 80047de:	3714      	adds	r7, #20
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr

080047e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80047e8:	b480      	push	{r7}
 80047ea:	b087      	sub	sp, #28
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	60f8      	str	r0, [r7, #12]
 80047f0:	60b9      	str	r1, [r7, #8]
 80047f2:	607a      	str	r2, [r7, #4]
 80047f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004802:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	021a      	lsls	r2, r3, #8
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	431a      	orrs	r2, r3
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	4313      	orrs	r3, r2
 8004810:	697a      	ldr	r2, [r7, #20]
 8004812:	4313      	orrs	r3, r2
 8004814:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	697a      	ldr	r2, [r7, #20]
 800481a:	609a      	str	r2, [r3, #8]
}
 800481c:	bf00      	nop
 800481e:	371c      	adds	r7, #28
 8004820:	46bd      	mov	sp, r7
 8004822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004826:	4770      	bx	lr

08004828 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004828:	b480      	push	{r7}
 800482a:	b085      	sub	sp, #20
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
 8004830:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004838:	2b01      	cmp	r3, #1
 800483a:	d101      	bne.n	8004840 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800483c:	2302      	movs	r3, #2
 800483e:	e074      	b.n	800492a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2201      	movs	r2, #1
 8004844:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2202      	movs	r2, #2
 800484c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a34      	ldr	r2, [pc, #208]	@ (8004938 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d009      	beq.n	800487e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a33      	ldr	r2, [pc, #204]	@ (800493c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d004      	beq.n	800487e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a31      	ldr	r2, [pc, #196]	@ (8004940 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d108      	bne.n	8004890 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004884:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	68fa      	ldr	r2, [r7, #12]
 800488c:	4313      	orrs	r3, r2
 800488e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004896:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800489a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	68fa      	ldr	r2, [r7, #12]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	68fa      	ldr	r2, [r7, #12]
 80048ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a21      	ldr	r2, [pc, #132]	@ (8004938 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d022      	beq.n	80048fe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048c0:	d01d      	beq.n	80048fe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a1f      	ldr	r2, [pc, #124]	@ (8004944 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d018      	beq.n	80048fe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a1d      	ldr	r2, [pc, #116]	@ (8004948 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d013      	beq.n	80048fe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a1c      	ldr	r2, [pc, #112]	@ (800494c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d00e      	beq.n	80048fe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a15      	ldr	r2, [pc, #84]	@ (800493c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d009      	beq.n	80048fe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a18      	ldr	r2, [pc, #96]	@ (8004950 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d004      	beq.n	80048fe <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a11      	ldr	r2, [pc, #68]	@ (8004940 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d10c      	bne.n	8004918 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004904:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	689b      	ldr	r3, [r3, #8]
 800490a:	68ba      	ldr	r2, [r7, #8]
 800490c:	4313      	orrs	r3, r2
 800490e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	68ba      	ldr	r2, [r7, #8]
 8004916:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2200      	movs	r2, #0
 8004924:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004928:	2300      	movs	r3, #0
}
 800492a:	4618      	mov	r0, r3
 800492c:	3714      	adds	r7, #20
 800492e:	46bd      	mov	sp, r7
 8004930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004934:	4770      	bx	lr
 8004936:	bf00      	nop
 8004938:	40012c00 	.word	0x40012c00
 800493c:	40013400 	.word	0x40013400
 8004940:	40015000 	.word	0x40015000
 8004944:	40000400 	.word	0x40000400
 8004948:	40000800 	.word	0x40000800
 800494c:	40000c00 	.word	0x40000c00
 8004950:	40014000 	.word	0x40014000

08004954 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004954:	b480      	push	{r7}
 8004956:	b083      	sub	sp, #12
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800495c:	bf00      	nop
 800495e:	370c      	adds	r7, #12
 8004960:	46bd      	mov	sp, r7
 8004962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004966:	4770      	bx	lr

08004968 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004968:	b480      	push	{r7}
 800496a:	b083      	sub	sp, #12
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004970:	bf00      	nop
 8004972:	370c      	adds	r7, #12
 8004974:	46bd      	mov	sp, r7
 8004976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497a:	4770      	bx	lr

0800497c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800497c:	b480      	push	{r7}
 800497e:	b083      	sub	sp, #12
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004984:	bf00      	nop
 8004986:	370c      	adds	r7, #12
 8004988:	46bd      	mov	sp, r7
 800498a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498e:	4770      	bx	lr

08004990 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8004990:	b480      	push	{r7}
 8004992:	b083      	sub	sp, #12
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8004998:	bf00      	nop
 800499a:	370c      	adds	r7, #12
 800499c:	46bd      	mov	sp, r7
 800499e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a2:	4770      	bx	lr

080049a4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b083      	sub	sp, #12
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80049ac:	bf00      	nop
 80049ae:	370c      	adds	r7, #12
 80049b0:	46bd      	mov	sp, r7
 80049b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b6:	4770      	bx	lr

080049b8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b083      	sub	sp, #12
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80049c0:	bf00      	nop
 80049c2:	370c      	adds	r7, #12
 80049c4:	46bd      	mov	sp, r7
 80049c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ca:	4770      	bx	lr

080049cc <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b083      	sub	sp, #12
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80049d4:	bf00      	nop
 80049d6:	370c      	adds	r7, #12
 80049d8:	46bd      	mov	sp, r7
 80049da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049de:	4770      	bx	lr

080049e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b082      	sub	sp, #8
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d101      	bne.n	80049f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e042      	b.n	8004a78 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d106      	bne.n	8004a0a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2200      	movs	r2, #0
 8004a00:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a04:	6878      	ldr	r0, [r7, #4]
 8004a06:	f7fc fda7 	bl	8001558 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2224      	movs	r2, #36	@ 0x24
 8004a0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f022 0201 	bic.w	r2, r2, #1
 8004a20:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d002      	beq.n	8004a30 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f000 fff0 	bl	8005a10 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004a30:	6878      	ldr	r0, [r7, #4]
 8004a32:	f000 fcf1 	bl	8005418 <UART_SetConfig>
 8004a36:	4603      	mov	r3, r0
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d101      	bne.n	8004a40 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e01b      	b.n	8004a78 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	685a      	ldr	r2, [r3, #4]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004a4e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	689a      	ldr	r2, [r3, #8]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004a5e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f042 0201 	orr.w	r2, r2, #1
 8004a6e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f001 f86f 	bl	8005b54 <UART_CheckIdleState>
 8004a76:	4603      	mov	r3, r0
}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	3708      	adds	r7, #8
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}

08004a80 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b08a      	sub	sp, #40	@ 0x28
 8004a84:	af02      	add	r7, sp, #8
 8004a86:	60f8      	str	r0, [r7, #12]
 8004a88:	60b9      	str	r1, [r7, #8]
 8004a8a:	603b      	str	r3, [r7, #0]
 8004a8c:	4613      	mov	r3, r2
 8004a8e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a96:	2b20      	cmp	r3, #32
 8004a98:	d17b      	bne.n	8004b92 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d002      	beq.n	8004aa6 <HAL_UART_Transmit+0x26>
 8004aa0:	88fb      	ldrh	r3, [r7, #6]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d101      	bne.n	8004aaa <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e074      	b.n	8004b94 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2200      	movs	r2, #0
 8004aae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2221      	movs	r2, #33	@ 0x21
 8004ab6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004aba:	f7fc ff29 	bl	8001910 <HAL_GetTick>
 8004abe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	88fa      	ldrh	r2, [r7, #6]
 8004ac4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	88fa      	ldrh	r2, [r7, #6]
 8004acc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ad8:	d108      	bne.n	8004aec <HAL_UART_Transmit+0x6c>
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	691b      	ldr	r3, [r3, #16]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d104      	bne.n	8004aec <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	61bb      	str	r3, [r7, #24]
 8004aea:	e003      	b.n	8004af4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004af0:	2300      	movs	r3, #0
 8004af2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004af4:	e030      	b.n	8004b58 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	9300      	str	r3, [sp, #0]
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	2200      	movs	r2, #0
 8004afe:	2180      	movs	r1, #128	@ 0x80
 8004b00:	68f8      	ldr	r0, [r7, #12]
 8004b02:	f001 f8d1 	bl	8005ca8 <UART_WaitOnFlagUntilTimeout>
 8004b06:	4603      	mov	r3, r0
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d005      	beq.n	8004b18 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2220      	movs	r2, #32
 8004b10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004b14:	2303      	movs	r3, #3
 8004b16:	e03d      	b.n	8004b94 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004b18:	69fb      	ldr	r3, [r7, #28]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d10b      	bne.n	8004b36 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b1e:	69bb      	ldr	r3, [r7, #24]
 8004b20:	881b      	ldrh	r3, [r3, #0]
 8004b22:	461a      	mov	r2, r3
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b2c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004b2e:	69bb      	ldr	r3, [r7, #24]
 8004b30:	3302      	adds	r3, #2
 8004b32:	61bb      	str	r3, [r7, #24]
 8004b34:	e007      	b.n	8004b46 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b36:	69fb      	ldr	r3, [r7, #28]
 8004b38:	781a      	ldrb	r2, [r3, #0]
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004b40:	69fb      	ldr	r3, [r7, #28]
 8004b42:	3301      	adds	r3, #1
 8004b44:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004b4c:	b29b      	uxth	r3, r3
 8004b4e:	3b01      	subs	r3, #1
 8004b50:	b29a      	uxth	r2, r3
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004b5e:	b29b      	uxth	r3, r3
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d1c8      	bne.n	8004af6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	9300      	str	r3, [sp, #0]
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	2140      	movs	r1, #64	@ 0x40
 8004b6e:	68f8      	ldr	r0, [r7, #12]
 8004b70:	f001 f89a 	bl	8005ca8 <UART_WaitOnFlagUntilTimeout>
 8004b74:	4603      	mov	r3, r0
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d005      	beq.n	8004b86 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2220      	movs	r2, #32
 8004b7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004b82:	2303      	movs	r3, #3
 8004b84:	e006      	b.n	8004b94 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2220      	movs	r2, #32
 8004b8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004b8e:	2300      	movs	r3, #0
 8004b90:	e000      	b.n	8004b94 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004b92:	2302      	movs	r3, #2
  }
}
 8004b94:	4618      	mov	r0, r3
 8004b96:	3720      	adds	r7, #32
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bd80      	pop	{r7, pc}

08004b9c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b08a      	sub	sp, #40	@ 0x28
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	60f8      	str	r0, [r7, #12]
 8004ba4:	60b9      	str	r1, [r7, #8]
 8004ba6:	4613      	mov	r3, r2
 8004ba8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bb0:	2b20      	cmp	r3, #32
 8004bb2:	d137      	bne.n	8004c24 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d002      	beq.n	8004bc0 <HAL_UART_Receive_IT+0x24>
 8004bba:	88fb      	ldrh	r3, [r7, #6]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d101      	bne.n	8004bc4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	e030      	b.n	8004c26 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	4a18      	ldr	r2, [pc, #96]	@ (8004c30 <HAL_UART_Receive_IT+0x94>)
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d01f      	beq.n	8004c14 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d018      	beq.n	8004c14 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004be8:	697b      	ldr	r3, [r7, #20]
 8004bea:	e853 3f00 	ldrex	r3, [r3]
 8004bee:	613b      	str	r3, [r7, #16]
   return(result);
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004bf6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	461a      	mov	r2, r3
 8004bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c00:	623b      	str	r3, [r7, #32]
 8004c02:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c04:	69f9      	ldr	r1, [r7, #28]
 8004c06:	6a3a      	ldr	r2, [r7, #32]
 8004c08:	e841 2300 	strex	r3, r2, [r1]
 8004c0c:	61bb      	str	r3, [r7, #24]
   return(result);
 8004c0e:	69bb      	ldr	r3, [r7, #24]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d1e6      	bne.n	8004be2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004c14:	88fb      	ldrh	r3, [r7, #6]
 8004c16:	461a      	mov	r2, r3
 8004c18:	68b9      	ldr	r1, [r7, #8]
 8004c1a:	68f8      	ldr	r0, [r7, #12]
 8004c1c:	f001 f8b2 	bl	8005d84 <UART_Start_Receive_IT>
 8004c20:	4603      	mov	r3, r0
 8004c22:	e000      	b.n	8004c26 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004c24:	2302      	movs	r3, #2
  }
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	3728      	adds	r7, #40	@ 0x28
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}
 8004c2e:	bf00      	nop
 8004c30:	40008000 	.word	0x40008000

08004c34 <HAL_UART_AbortTransmit>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b094      	sub	sp, #80	@ 0x50
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  /* Disable TCIE, TXEIE and TXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c44:	e853 3f00 	ldrex	r3, [r3]
 8004c48:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c4c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004c50:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	461a      	mov	r2, r3
 8004c58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c5a:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c5c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c5e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004c60:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004c62:	e841 2300 	strex	r3, r2, [r1]
 8004c66:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004c68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d1e6      	bne.n	8004c3c <HAL_UART_AbortTransmit+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	3308      	adds	r3, #8
 8004c74:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c76:	6a3b      	ldr	r3, [r7, #32]
 8004c78:	e853 3f00 	ldrex	r3, [r3]
 8004c7c:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c7e:	69fb      	ldr	r3, [r7, #28]
 8004c80:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004c84:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	3308      	adds	r3, #8
 8004c8c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c8e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c90:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c92:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c96:	e841 2300 	strex	r3, r2, [r1]
 8004c9a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d1e5      	bne.n	8004c6e <HAL_UART_AbortTransmit+0x3a>

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cac:	2b80      	cmp	r3, #128	@ 0x80
 8004cae:	d137      	bne.n	8004d20 <HAL_UART_AbortTransmit+0xec>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	3308      	adds	r3, #8
 8004cb6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	e853 3f00 	ldrex	r3, [r3]
 8004cbe:	60bb      	str	r3, [r7, #8]
   return(result);
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004cc6:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	3308      	adds	r3, #8
 8004cce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004cd0:	61ba      	str	r2, [r7, #24]
 8004cd2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cd4:	6979      	ldr	r1, [r7, #20]
 8004cd6:	69ba      	ldr	r2, [r7, #24]
 8004cd8:	e841 2300 	strex	r3, r2, [r1]
 8004cdc:	613b      	str	r3, [r7, #16]
   return(result);
 8004cde:	693b      	ldr	r3, [r7, #16]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d1e5      	bne.n	8004cb0 <HAL_UART_AbortTransmit+0x7c>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d019      	beq.n	8004d20 <HAL_UART_AbortTransmit+0xec>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f7fc ffcd 	bl	8001c98 <HAL_DMA_Abort>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d00d      	beq.n	8004d20 <HAL_UART_AbortTransmit+0xec>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f7fd f934 	bl	8001f76 <HAL_DMA_GetError>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	2b20      	cmp	r3, #32
 8004d12:	d105      	bne.n	8004d20 <HAL_UART_AbortTransmit+0xec>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2210      	movs	r2, #16
 8004d18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8004d1c:	2303      	movs	r3, #3
 8004d1e:	e015      	b.n	8004d4c <HAL_UART_AbortTransmit+0x118>
      }
    }
  }

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0U;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2200      	movs	r2, #0
 8004d24:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d30:	d107      	bne.n	8004d42 <HAL_UART_AbortTransmit+0x10e>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	699a      	ldr	r2, [r3, #24]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f042 0210 	orr.w	r2, r2, #16
 8004d40:	619a      	str	r2, [r3, #24]
  }

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2220      	movs	r2, #32
 8004d46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  return HAL_OK;
 8004d4a:	2300      	movs	r3, #0
}
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	3750      	adds	r7, #80	@ 0x50
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bd80      	pop	{r7, pc}

08004d54 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b0ba      	sub	sp, #232	@ 0xe8
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	69db      	ldr	r3, [r3, #28]
 8004d62:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	689b      	ldr	r3, [r3, #8]
 8004d76:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004d7a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004d7e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004d82:	4013      	ands	r3, r2
 8004d84:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004d88:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d11b      	bne.n	8004dc8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004d90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d94:	f003 0320 	and.w	r3, r3, #32
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d015      	beq.n	8004dc8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004d9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004da0:	f003 0320 	and.w	r3, r3, #32
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d105      	bne.n	8004db4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004da8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004dac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d009      	beq.n	8004dc8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	f000 8300 	beq.w	80053be <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004dc2:	6878      	ldr	r0, [r7, #4]
 8004dc4:	4798      	blx	r3
      }
      return;
 8004dc6:	e2fa      	b.n	80053be <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004dc8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	f000 8123 	beq.w	8005018 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8004dd2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8004dd6:	4b8d      	ldr	r3, [pc, #564]	@ (800500c <HAL_UART_IRQHandler+0x2b8>)
 8004dd8:	4013      	ands	r3, r2
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d106      	bne.n	8004dec <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8004dde:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004de2:	4b8b      	ldr	r3, [pc, #556]	@ (8005010 <HAL_UART_IRQHandler+0x2bc>)
 8004de4:	4013      	ands	r3, r2
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	f000 8116 	beq.w	8005018 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004dec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004df0:	f003 0301 	and.w	r3, r3, #1
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d011      	beq.n	8004e1c <HAL_UART_IRQHandler+0xc8>
 8004df8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004dfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d00b      	beq.n	8004e1c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	2201      	movs	r2, #1
 8004e0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e12:	f043 0201 	orr.w	r2, r3, #1
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004e1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e20:	f003 0302 	and.w	r3, r3, #2
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d011      	beq.n	8004e4c <HAL_UART_IRQHandler+0xf8>
 8004e28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e2c:	f003 0301 	and.w	r3, r3, #1
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d00b      	beq.n	8004e4c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	2202      	movs	r2, #2
 8004e3a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e42:	f043 0204 	orr.w	r2, r3, #4
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004e4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e50:	f003 0304 	and.w	r3, r3, #4
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d011      	beq.n	8004e7c <HAL_UART_IRQHandler+0x128>
 8004e58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e5c:	f003 0301 	and.w	r3, r3, #1
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d00b      	beq.n	8004e7c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	2204      	movs	r2, #4
 8004e6a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e72:	f043 0202 	orr.w	r2, r3, #2
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004e7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e80:	f003 0308 	and.w	r3, r3, #8
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d017      	beq.n	8004eb8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004e88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e8c:	f003 0320 	and.w	r3, r3, #32
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d105      	bne.n	8004ea0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8004e94:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8004e98:	4b5c      	ldr	r3, [pc, #368]	@ (800500c <HAL_UART_IRQHandler+0x2b8>)
 8004e9a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d00b      	beq.n	8004eb8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	2208      	movs	r2, #8
 8004ea6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eae:	f043 0208 	orr.w	r2, r3, #8
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004eb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ebc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d012      	beq.n	8004eea <HAL_UART_IRQHandler+0x196>
 8004ec4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ec8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d00c      	beq.n	8004eea <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004ed8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ee0:	f043 0220 	orr.w	r2, r3, #32
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	f000 8266 	beq.w	80053c2 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004ef6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004efa:	f003 0320 	and.w	r3, r3, #32
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d013      	beq.n	8004f2a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004f02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f06:	f003 0320 	and.w	r3, r3, #32
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d105      	bne.n	8004f1a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004f0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d007      	beq.n	8004f2a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d003      	beq.n	8004f2a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f30:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	689b      	ldr	r3, [r3, #8]
 8004f3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f3e:	2b40      	cmp	r3, #64	@ 0x40
 8004f40:	d005      	beq.n	8004f4e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004f42:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004f46:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d054      	beq.n	8004ff8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f001 f83a 	bl	8005fc8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f5e:	2b40      	cmp	r3, #64	@ 0x40
 8004f60:	d146      	bne.n	8004ff0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	3308      	adds	r3, #8
 8004f68:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f6c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004f70:	e853 3f00 	ldrex	r3, [r3]
 8004f74:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004f78:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004f7c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f80:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	3308      	adds	r3, #8
 8004f8a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004f8e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004f92:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f96:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004f9a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004f9e:	e841 2300 	strex	r3, r2, [r1]
 8004fa2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004fa6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d1d9      	bne.n	8004f62 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d017      	beq.n	8004fe8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004fbe:	4a15      	ldr	r2, [pc, #84]	@ (8005014 <HAL_UART_IRQHandler+0x2c0>)
 8004fc0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f7fc febe 	bl	8001d4a <HAL_DMA_Abort_IT>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d019      	beq.n	8005008 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004fda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fdc:	687a      	ldr	r2, [r7, #4]
 8004fde:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8004fe2:	4610      	mov	r0, r2
 8004fe4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fe6:	e00f      	b.n	8005008 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004fe8:	6878      	ldr	r0, [r7, #4]
 8004fea:	f000 f9ff 	bl	80053ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fee:	e00b      	b.n	8005008 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004ff0:	6878      	ldr	r0, [r7, #4]
 8004ff2:	f000 f9fb 	bl	80053ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ff6:	e007      	b.n	8005008 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004ff8:	6878      	ldr	r0, [r7, #4]
 8004ffa:	f000 f9f7 	bl	80053ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2200      	movs	r2, #0
 8005002:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8005006:	e1dc      	b.n	80053c2 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005008:	bf00      	nop
    return;
 800500a:	e1da      	b.n	80053c2 <HAL_UART_IRQHandler+0x66e>
 800500c:	10000001 	.word	0x10000001
 8005010:	04000120 	.word	0x04000120
 8005014:	08006095 	.word	0x08006095

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800501c:	2b01      	cmp	r3, #1
 800501e:	f040 8170 	bne.w	8005302 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005022:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005026:	f003 0310 	and.w	r3, r3, #16
 800502a:	2b00      	cmp	r3, #0
 800502c:	f000 8169 	beq.w	8005302 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005030:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005034:	f003 0310 	and.w	r3, r3, #16
 8005038:	2b00      	cmp	r3, #0
 800503a:	f000 8162 	beq.w	8005302 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	2210      	movs	r2, #16
 8005044:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005050:	2b40      	cmp	r3, #64	@ 0x40
 8005052:	f040 80d8 	bne.w	8005206 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005064:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005068:	2b00      	cmp	r3, #0
 800506a:	f000 80af 	beq.w	80051cc <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005074:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005078:	429a      	cmp	r2, r3
 800507a:	f080 80a7 	bcs.w	80051cc <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005084:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f003 0320 	and.w	r3, r3, #32
 8005096:	2b00      	cmp	r3, #0
 8005098:	f040 8087 	bne.w	80051aa <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80050a8:	e853 3f00 	ldrex	r3, [r3]
 80050ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80050b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80050b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80050b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	461a      	mov	r2, r3
 80050c2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80050c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80050ca:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ce:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80050d2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80050d6:	e841 2300 	strex	r3, r2, [r1]
 80050da:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80050de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d1da      	bne.n	800509c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	3308      	adds	r3, #8
 80050ec:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80050f0:	e853 3f00 	ldrex	r3, [r3]
 80050f4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80050f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80050f8:	f023 0301 	bic.w	r3, r3, #1
 80050fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	3308      	adds	r3, #8
 8005106:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800510a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800510e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005110:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005112:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005116:	e841 2300 	strex	r3, r2, [r1]
 800511a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800511c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800511e:	2b00      	cmp	r3, #0
 8005120:	d1e1      	bne.n	80050e6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	3308      	adds	r3, #8
 8005128:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800512a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800512c:	e853 3f00 	ldrex	r3, [r3]
 8005130:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005132:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005134:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005138:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	3308      	adds	r3, #8
 8005142:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005146:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005148:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800514a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800514c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800514e:	e841 2300 	strex	r3, r2, [r1]
 8005152:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005154:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005156:	2b00      	cmp	r3, #0
 8005158:	d1e3      	bne.n	8005122 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2220      	movs	r2, #32
 800515e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2200      	movs	r2, #0
 8005166:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800516e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005170:	e853 3f00 	ldrex	r3, [r3]
 8005174:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005176:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005178:	f023 0310 	bic.w	r3, r3, #16
 800517c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	461a      	mov	r2, r3
 8005186:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800518a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800518c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800518e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005190:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005192:	e841 2300 	strex	r3, r2, [r1]
 8005196:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005198:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800519a:	2b00      	cmp	r3, #0
 800519c:	d1e4      	bne.n	8005168 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051a4:	4618      	mov	r0, r3
 80051a6:	f7fc fd77 	bl	8001c98 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2202      	movs	r2, #2
 80051ae:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80051bc:	b29b      	uxth	r3, r3
 80051be:	1ad3      	subs	r3, r2, r3
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	4619      	mov	r1, r3
 80051c4:	6878      	ldr	r0, [r7, #4]
 80051c6:	f000 f91b 	bl	8005400 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80051ca:	e0fc      	b.n	80053c6 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80051d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80051d6:	429a      	cmp	r2, r3
 80051d8:	f040 80f5 	bne.w	80053c6 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f003 0320 	and.w	r3, r3, #32
 80051ea:	2b20      	cmp	r3, #32
 80051ec:	f040 80eb 	bne.w	80053c6 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2202      	movs	r2, #2
 80051f4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80051fc:	4619      	mov	r1, r3
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f000 f8fe 	bl	8005400 <HAL_UARTEx_RxEventCallback>
      return;
 8005204:	e0df      	b.n	80053c6 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005212:	b29b      	uxth	r3, r3
 8005214:	1ad3      	subs	r3, r2, r3
 8005216:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005220:	b29b      	uxth	r3, r3
 8005222:	2b00      	cmp	r3, #0
 8005224:	f000 80d1 	beq.w	80053ca <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8005228:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800522c:	2b00      	cmp	r3, #0
 800522e:	f000 80cc 	beq.w	80053ca <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005238:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800523a:	e853 3f00 	ldrex	r3, [r3]
 800523e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005240:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005242:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005246:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	461a      	mov	r2, r3
 8005250:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005254:	647b      	str	r3, [r7, #68]	@ 0x44
 8005256:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005258:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800525a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800525c:	e841 2300 	strex	r3, r2, [r1]
 8005260:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005262:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005264:	2b00      	cmp	r3, #0
 8005266:	d1e4      	bne.n	8005232 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	3308      	adds	r3, #8
 800526e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005272:	e853 3f00 	ldrex	r3, [r3]
 8005276:	623b      	str	r3, [r7, #32]
   return(result);
 8005278:	6a3b      	ldr	r3, [r7, #32]
 800527a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800527e:	f023 0301 	bic.w	r3, r3, #1
 8005282:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	3308      	adds	r3, #8
 800528c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005290:	633a      	str	r2, [r7, #48]	@ 0x30
 8005292:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005294:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005296:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005298:	e841 2300 	strex	r3, r2, [r1]
 800529c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800529e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d1e1      	bne.n	8005268 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2220      	movs	r2, #32
 80052a8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2200      	movs	r2, #0
 80052b0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2200      	movs	r2, #0
 80052b6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052be:	693b      	ldr	r3, [r7, #16]
 80052c0:	e853 3f00 	ldrex	r3, [r3]
 80052c4:	60fb      	str	r3, [r7, #12]
   return(result);
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	f023 0310 	bic.w	r3, r3, #16
 80052cc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	461a      	mov	r2, r3
 80052d6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80052da:	61fb      	str	r3, [r7, #28]
 80052dc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052de:	69b9      	ldr	r1, [r7, #24]
 80052e0:	69fa      	ldr	r2, [r7, #28]
 80052e2:	e841 2300 	strex	r3, r2, [r1]
 80052e6:	617b      	str	r3, [r7, #20]
   return(result);
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d1e4      	bne.n	80052b8 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2202      	movs	r2, #2
 80052f2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80052f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80052f8:	4619      	mov	r1, r3
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f000 f880 	bl	8005400 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005300:	e063      	b.n	80053ca <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005302:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005306:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800530a:	2b00      	cmp	r3, #0
 800530c:	d00e      	beq.n	800532c <HAL_UART_IRQHandler+0x5d8>
 800530e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005312:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005316:	2b00      	cmp	r3, #0
 8005318:	d008      	beq.n	800532c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005322:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005324:	6878      	ldr	r0, [r7, #4]
 8005326:	f001 fc13 	bl	8006b50 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800532a:	e051      	b.n	80053d0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800532c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005330:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005334:	2b00      	cmp	r3, #0
 8005336:	d014      	beq.n	8005362 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005338:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800533c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005340:	2b00      	cmp	r3, #0
 8005342:	d105      	bne.n	8005350 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005344:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005348:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800534c:	2b00      	cmp	r3, #0
 800534e:	d008      	beq.n	8005362 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005354:	2b00      	cmp	r3, #0
 8005356:	d03a      	beq.n	80053ce <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800535c:	6878      	ldr	r0, [r7, #4]
 800535e:	4798      	blx	r3
    }
    return;
 8005360:	e035      	b.n	80053ce <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005362:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005366:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800536a:	2b00      	cmp	r3, #0
 800536c:	d009      	beq.n	8005382 <HAL_UART_IRQHandler+0x62e>
 800536e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005372:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005376:	2b00      	cmp	r3, #0
 8005378:	d003      	beq.n	8005382 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800537a:	6878      	ldr	r0, [r7, #4]
 800537c:	f000 fe9c 	bl	80060b8 <UART_EndTransmit_IT>
    return;
 8005380:	e026      	b.n	80053d0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005382:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005386:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800538a:	2b00      	cmp	r3, #0
 800538c:	d009      	beq.n	80053a2 <HAL_UART_IRQHandler+0x64e>
 800538e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005392:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005396:	2b00      	cmp	r3, #0
 8005398:	d003      	beq.n	80053a2 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f001 fbec 	bl	8006b78 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80053a0:	e016      	b.n	80053d0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80053a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053a6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d010      	beq.n	80053d0 <HAL_UART_IRQHandler+0x67c>
 80053ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	da0c      	bge.n	80053d0 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f001 fbd4 	bl	8006b64 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80053bc:	e008      	b.n	80053d0 <HAL_UART_IRQHandler+0x67c>
      return;
 80053be:	bf00      	nop
 80053c0:	e006      	b.n	80053d0 <HAL_UART_IRQHandler+0x67c>
    return;
 80053c2:	bf00      	nop
 80053c4:	e004      	b.n	80053d0 <HAL_UART_IRQHandler+0x67c>
      return;
 80053c6:	bf00      	nop
 80053c8:	e002      	b.n	80053d0 <HAL_UART_IRQHandler+0x67c>
      return;
 80053ca:	bf00      	nop
 80053cc:	e000      	b.n	80053d0 <HAL_UART_IRQHandler+0x67c>
    return;
 80053ce:	bf00      	nop
  }
}
 80053d0:	37e8      	adds	r7, #232	@ 0xe8
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd80      	pop	{r7, pc}
 80053d6:	bf00      	nop

080053d8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80053d8:	b480      	push	{r7}
 80053da:	b083      	sub	sp, #12
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80053e0:	bf00      	nop
 80053e2:	370c      	adds	r7, #12
 80053e4:	46bd      	mov	sp, r7
 80053e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ea:	4770      	bx	lr

080053ec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b083      	sub	sp, #12
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80053f4:	bf00      	nop
 80053f6:	370c      	adds	r7, #12
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005400:	b480      	push	{r7}
 8005402:	b083      	sub	sp, #12
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
 8005408:	460b      	mov	r3, r1
 800540a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800540c:	bf00      	nop
 800540e:	370c      	adds	r7, #12
 8005410:	46bd      	mov	sp, r7
 8005412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005416:	4770      	bx	lr

08005418 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005418:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800541c:	b08c      	sub	sp, #48	@ 0x30
 800541e:	af00      	add	r7, sp, #0
 8005420:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005422:	2300      	movs	r3, #0
 8005424:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	689a      	ldr	r2, [r3, #8]
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	691b      	ldr	r3, [r3, #16]
 8005430:	431a      	orrs	r2, r3
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	695b      	ldr	r3, [r3, #20]
 8005436:	431a      	orrs	r2, r3
 8005438:	697b      	ldr	r3, [r7, #20]
 800543a:	69db      	ldr	r3, [r3, #28]
 800543c:	4313      	orrs	r3, r2
 800543e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005440:	697b      	ldr	r3, [r7, #20]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	681a      	ldr	r2, [r3, #0]
 8005446:	4baa      	ldr	r3, [pc, #680]	@ (80056f0 <UART_SetConfig+0x2d8>)
 8005448:	4013      	ands	r3, r2
 800544a:	697a      	ldr	r2, [r7, #20]
 800544c:	6812      	ldr	r2, [r2, #0]
 800544e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005450:	430b      	orrs	r3, r1
 8005452:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005454:	697b      	ldr	r3, [r7, #20]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	68da      	ldr	r2, [r3, #12]
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	430a      	orrs	r2, r1
 8005468:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800546a:	697b      	ldr	r3, [r7, #20]
 800546c:	699b      	ldr	r3, [r3, #24]
 800546e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a9f      	ldr	r2, [pc, #636]	@ (80056f4 <UART_SetConfig+0x2dc>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d004      	beq.n	8005484 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	6a1b      	ldr	r3, [r3, #32]
 800547e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005480:	4313      	orrs	r3, r2
 8005482:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	689b      	ldr	r3, [r3, #8]
 800548a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800548e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005492:	697a      	ldr	r2, [r7, #20]
 8005494:	6812      	ldr	r2, [r2, #0]
 8005496:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005498:	430b      	orrs	r3, r1
 800549a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054a2:	f023 010f 	bic.w	r1, r3, #15
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	430a      	orrs	r2, r1
 80054b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a90      	ldr	r2, [pc, #576]	@ (80056f8 <UART_SetConfig+0x2e0>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d125      	bne.n	8005508 <UART_SetConfig+0xf0>
 80054bc:	4b8f      	ldr	r3, [pc, #572]	@ (80056fc <UART_SetConfig+0x2e4>)
 80054be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054c2:	f003 0303 	and.w	r3, r3, #3
 80054c6:	2b03      	cmp	r3, #3
 80054c8:	d81a      	bhi.n	8005500 <UART_SetConfig+0xe8>
 80054ca:	a201      	add	r2, pc, #4	@ (adr r2, 80054d0 <UART_SetConfig+0xb8>)
 80054cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054d0:	080054e1 	.word	0x080054e1
 80054d4:	080054f1 	.word	0x080054f1
 80054d8:	080054e9 	.word	0x080054e9
 80054dc:	080054f9 	.word	0x080054f9
 80054e0:	2301      	movs	r3, #1
 80054e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054e6:	e116      	b.n	8005716 <UART_SetConfig+0x2fe>
 80054e8:	2302      	movs	r3, #2
 80054ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054ee:	e112      	b.n	8005716 <UART_SetConfig+0x2fe>
 80054f0:	2304      	movs	r3, #4
 80054f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054f6:	e10e      	b.n	8005716 <UART_SetConfig+0x2fe>
 80054f8:	2308      	movs	r3, #8
 80054fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054fe:	e10a      	b.n	8005716 <UART_SetConfig+0x2fe>
 8005500:	2310      	movs	r3, #16
 8005502:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005506:	e106      	b.n	8005716 <UART_SetConfig+0x2fe>
 8005508:	697b      	ldr	r3, [r7, #20]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4a7c      	ldr	r2, [pc, #496]	@ (8005700 <UART_SetConfig+0x2e8>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d138      	bne.n	8005584 <UART_SetConfig+0x16c>
 8005512:	4b7a      	ldr	r3, [pc, #488]	@ (80056fc <UART_SetConfig+0x2e4>)
 8005514:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005518:	f003 030c 	and.w	r3, r3, #12
 800551c:	2b0c      	cmp	r3, #12
 800551e:	d82d      	bhi.n	800557c <UART_SetConfig+0x164>
 8005520:	a201      	add	r2, pc, #4	@ (adr r2, 8005528 <UART_SetConfig+0x110>)
 8005522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005526:	bf00      	nop
 8005528:	0800555d 	.word	0x0800555d
 800552c:	0800557d 	.word	0x0800557d
 8005530:	0800557d 	.word	0x0800557d
 8005534:	0800557d 	.word	0x0800557d
 8005538:	0800556d 	.word	0x0800556d
 800553c:	0800557d 	.word	0x0800557d
 8005540:	0800557d 	.word	0x0800557d
 8005544:	0800557d 	.word	0x0800557d
 8005548:	08005565 	.word	0x08005565
 800554c:	0800557d 	.word	0x0800557d
 8005550:	0800557d 	.word	0x0800557d
 8005554:	0800557d 	.word	0x0800557d
 8005558:	08005575 	.word	0x08005575
 800555c:	2300      	movs	r3, #0
 800555e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005562:	e0d8      	b.n	8005716 <UART_SetConfig+0x2fe>
 8005564:	2302      	movs	r3, #2
 8005566:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800556a:	e0d4      	b.n	8005716 <UART_SetConfig+0x2fe>
 800556c:	2304      	movs	r3, #4
 800556e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005572:	e0d0      	b.n	8005716 <UART_SetConfig+0x2fe>
 8005574:	2308      	movs	r3, #8
 8005576:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800557a:	e0cc      	b.n	8005716 <UART_SetConfig+0x2fe>
 800557c:	2310      	movs	r3, #16
 800557e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005582:	e0c8      	b.n	8005716 <UART_SetConfig+0x2fe>
 8005584:	697b      	ldr	r3, [r7, #20]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a5e      	ldr	r2, [pc, #376]	@ (8005704 <UART_SetConfig+0x2ec>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d125      	bne.n	80055da <UART_SetConfig+0x1c2>
 800558e:	4b5b      	ldr	r3, [pc, #364]	@ (80056fc <UART_SetConfig+0x2e4>)
 8005590:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005594:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005598:	2b30      	cmp	r3, #48	@ 0x30
 800559a:	d016      	beq.n	80055ca <UART_SetConfig+0x1b2>
 800559c:	2b30      	cmp	r3, #48	@ 0x30
 800559e:	d818      	bhi.n	80055d2 <UART_SetConfig+0x1ba>
 80055a0:	2b20      	cmp	r3, #32
 80055a2:	d00a      	beq.n	80055ba <UART_SetConfig+0x1a2>
 80055a4:	2b20      	cmp	r3, #32
 80055a6:	d814      	bhi.n	80055d2 <UART_SetConfig+0x1ba>
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d002      	beq.n	80055b2 <UART_SetConfig+0x19a>
 80055ac:	2b10      	cmp	r3, #16
 80055ae:	d008      	beq.n	80055c2 <UART_SetConfig+0x1aa>
 80055b0:	e00f      	b.n	80055d2 <UART_SetConfig+0x1ba>
 80055b2:	2300      	movs	r3, #0
 80055b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055b8:	e0ad      	b.n	8005716 <UART_SetConfig+0x2fe>
 80055ba:	2302      	movs	r3, #2
 80055bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055c0:	e0a9      	b.n	8005716 <UART_SetConfig+0x2fe>
 80055c2:	2304      	movs	r3, #4
 80055c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055c8:	e0a5      	b.n	8005716 <UART_SetConfig+0x2fe>
 80055ca:	2308      	movs	r3, #8
 80055cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055d0:	e0a1      	b.n	8005716 <UART_SetConfig+0x2fe>
 80055d2:	2310      	movs	r3, #16
 80055d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055d8:	e09d      	b.n	8005716 <UART_SetConfig+0x2fe>
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	4a4a      	ldr	r2, [pc, #296]	@ (8005708 <UART_SetConfig+0x2f0>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d125      	bne.n	8005630 <UART_SetConfig+0x218>
 80055e4:	4b45      	ldr	r3, [pc, #276]	@ (80056fc <UART_SetConfig+0x2e4>)
 80055e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055ea:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80055ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80055f0:	d016      	beq.n	8005620 <UART_SetConfig+0x208>
 80055f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80055f4:	d818      	bhi.n	8005628 <UART_SetConfig+0x210>
 80055f6:	2b80      	cmp	r3, #128	@ 0x80
 80055f8:	d00a      	beq.n	8005610 <UART_SetConfig+0x1f8>
 80055fa:	2b80      	cmp	r3, #128	@ 0x80
 80055fc:	d814      	bhi.n	8005628 <UART_SetConfig+0x210>
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d002      	beq.n	8005608 <UART_SetConfig+0x1f0>
 8005602:	2b40      	cmp	r3, #64	@ 0x40
 8005604:	d008      	beq.n	8005618 <UART_SetConfig+0x200>
 8005606:	e00f      	b.n	8005628 <UART_SetConfig+0x210>
 8005608:	2300      	movs	r3, #0
 800560a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800560e:	e082      	b.n	8005716 <UART_SetConfig+0x2fe>
 8005610:	2302      	movs	r3, #2
 8005612:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005616:	e07e      	b.n	8005716 <UART_SetConfig+0x2fe>
 8005618:	2304      	movs	r3, #4
 800561a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800561e:	e07a      	b.n	8005716 <UART_SetConfig+0x2fe>
 8005620:	2308      	movs	r3, #8
 8005622:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005626:	e076      	b.n	8005716 <UART_SetConfig+0x2fe>
 8005628:	2310      	movs	r3, #16
 800562a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800562e:	e072      	b.n	8005716 <UART_SetConfig+0x2fe>
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a35      	ldr	r2, [pc, #212]	@ (800570c <UART_SetConfig+0x2f4>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d12a      	bne.n	8005690 <UART_SetConfig+0x278>
 800563a:	4b30      	ldr	r3, [pc, #192]	@ (80056fc <UART_SetConfig+0x2e4>)
 800563c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005640:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005644:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005648:	d01a      	beq.n	8005680 <UART_SetConfig+0x268>
 800564a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800564e:	d81b      	bhi.n	8005688 <UART_SetConfig+0x270>
 8005650:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005654:	d00c      	beq.n	8005670 <UART_SetConfig+0x258>
 8005656:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800565a:	d815      	bhi.n	8005688 <UART_SetConfig+0x270>
 800565c:	2b00      	cmp	r3, #0
 800565e:	d003      	beq.n	8005668 <UART_SetConfig+0x250>
 8005660:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005664:	d008      	beq.n	8005678 <UART_SetConfig+0x260>
 8005666:	e00f      	b.n	8005688 <UART_SetConfig+0x270>
 8005668:	2300      	movs	r3, #0
 800566a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800566e:	e052      	b.n	8005716 <UART_SetConfig+0x2fe>
 8005670:	2302      	movs	r3, #2
 8005672:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005676:	e04e      	b.n	8005716 <UART_SetConfig+0x2fe>
 8005678:	2304      	movs	r3, #4
 800567a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800567e:	e04a      	b.n	8005716 <UART_SetConfig+0x2fe>
 8005680:	2308      	movs	r3, #8
 8005682:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005686:	e046      	b.n	8005716 <UART_SetConfig+0x2fe>
 8005688:	2310      	movs	r3, #16
 800568a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800568e:	e042      	b.n	8005716 <UART_SetConfig+0x2fe>
 8005690:	697b      	ldr	r3, [r7, #20]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4a17      	ldr	r2, [pc, #92]	@ (80056f4 <UART_SetConfig+0x2dc>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d13a      	bne.n	8005710 <UART_SetConfig+0x2f8>
 800569a:	4b18      	ldr	r3, [pc, #96]	@ (80056fc <UART_SetConfig+0x2e4>)
 800569c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80056a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80056a8:	d01a      	beq.n	80056e0 <UART_SetConfig+0x2c8>
 80056aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80056ae:	d81b      	bhi.n	80056e8 <UART_SetConfig+0x2d0>
 80056b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056b4:	d00c      	beq.n	80056d0 <UART_SetConfig+0x2b8>
 80056b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056ba:	d815      	bhi.n	80056e8 <UART_SetConfig+0x2d0>
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d003      	beq.n	80056c8 <UART_SetConfig+0x2b0>
 80056c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056c4:	d008      	beq.n	80056d8 <UART_SetConfig+0x2c0>
 80056c6:	e00f      	b.n	80056e8 <UART_SetConfig+0x2d0>
 80056c8:	2300      	movs	r3, #0
 80056ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056ce:	e022      	b.n	8005716 <UART_SetConfig+0x2fe>
 80056d0:	2302      	movs	r3, #2
 80056d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056d6:	e01e      	b.n	8005716 <UART_SetConfig+0x2fe>
 80056d8:	2304      	movs	r3, #4
 80056da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056de:	e01a      	b.n	8005716 <UART_SetConfig+0x2fe>
 80056e0:	2308      	movs	r3, #8
 80056e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056e6:	e016      	b.n	8005716 <UART_SetConfig+0x2fe>
 80056e8:	2310      	movs	r3, #16
 80056ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056ee:	e012      	b.n	8005716 <UART_SetConfig+0x2fe>
 80056f0:	cfff69f3 	.word	0xcfff69f3
 80056f4:	40008000 	.word	0x40008000
 80056f8:	40013800 	.word	0x40013800
 80056fc:	40021000 	.word	0x40021000
 8005700:	40004400 	.word	0x40004400
 8005704:	40004800 	.word	0x40004800
 8005708:	40004c00 	.word	0x40004c00
 800570c:	40005000 	.word	0x40005000
 8005710:	2310      	movs	r3, #16
 8005712:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4aae      	ldr	r2, [pc, #696]	@ (80059d4 <UART_SetConfig+0x5bc>)
 800571c:	4293      	cmp	r3, r2
 800571e:	f040 8097 	bne.w	8005850 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005722:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005726:	2b08      	cmp	r3, #8
 8005728:	d823      	bhi.n	8005772 <UART_SetConfig+0x35a>
 800572a:	a201      	add	r2, pc, #4	@ (adr r2, 8005730 <UART_SetConfig+0x318>)
 800572c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005730:	08005755 	.word	0x08005755
 8005734:	08005773 	.word	0x08005773
 8005738:	0800575d 	.word	0x0800575d
 800573c:	08005773 	.word	0x08005773
 8005740:	08005763 	.word	0x08005763
 8005744:	08005773 	.word	0x08005773
 8005748:	08005773 	.word	0x08005773
 800574c:	08005773 	.word	0x08005773
 8005750:	0800576b 	.word	0x0800576b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005754:	f7fd fbac 	bl	8002eb0 <HAL_RCC_GetPCLK1Freq>
 8005758:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800575a:	e010      	b.n	800577e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800575c:	4b9e      	ldr	r3, [pc, #632]	@ (80059d8 <UART_SetConfig+0x5c0>)
 800575e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005760:	e00d      	b.n	800577e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005762:	f7fd fb37 	bl	8002dd4 <HAL_RCC_GetSysClockFreq>
 8005766:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005768:	e009      	b.n	800577e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800576a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800576e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005770:	e005      	b.n	800577e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005772:	2300      	movs	r3, #0
 8005774:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005776:	2301      	movs	r3, #1
 8005778:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800577c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800577e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005780:	2b00      	cmp	r3, #0
 8005782:	f000 8130 	beq.w	80059e6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800578a:	4a94      	ldr	r2, [pc, #592]	@ (80059dc <UART_SetConfig+0x5c4>)
 800578c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005790:	461a      	mov	r2, r3
 8005792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005794:	fbb3 f3f2 	udiv	r3, r3, r2
 8005798:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	685a      	ldr	r2, [r3, #4]
 800579e:	4613      	mov	r3, r2
 80057a0:	005b      	lsls	r3, r3, #1
 80057a2:	4413      	add	r3, r2
 80057a4:	69ba      	ldr	r2, [r7, #24]
 80057a6:	429a      	cmp	r2, r3
 80057a8:	d305      	bcc.n	80057b6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80057b0:	69ba      	ldr	r2, [r7, #24]
 80057b2:	429a      	cmp	r2, r3
 80057b4:	d903      	bls.n	80057be <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80057b6:	2301      	movs	r3, #1
 80057b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80057bc:	e113      	b.n	80059e6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80057be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057c0:	2200      	movs	r2, #0
 80057c2:	60bb      	str	r3, [r7, #8]
 80057c4:	60fa      	str	r2, [r7, #12]
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057ca:	4a84      	ldr	r2, [pc, #528]	@ (80059dc <UART_SetConfig+0x5c4>)
 80057cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80057d0:	b29b      	uxth	r3, r3
 80057d2:	2200      	movs	r2, #0
 80057d4:	603b      	str	r3, [r7, #0]
 80057d6:	607a      	str	r2, [r7, #4]
 80057d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80057dc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80057e0:	f7fa fd24 	bl	800022c <__aeabi_uldivmod>
 80057e4:	4602      	mov	r2, r0
 80057e6:	460b      	mov	r3, r1
 80057e8:	4610      	mov	r0, r2
 80057ea:	4619      	mov	r1, r3
 80057ec:	f04f 0200 	mov.w	r2, #0
 80057f0:	f04f 0300 	mov.w	r3, #0
 80057f4:	020b      	lsls	r3, r1, #8
 80057f6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80057fa:	0202      	lsls	r2, r0, #8
 80057fc:	6979      	ldr	r1, [r7, #20]
 80057fe:	6849      	ldr	r1, [r1, #4]
 8005800:	0849      	lsrs	r1, r1, #1
 8005802:	2000      	movs	r0, #0
 8005804:	460c      	mov	r4, r1
 8005806:	4605      	mov	r5, r0
 8005808:	eb12 0804 	adds.w	r8, r2, r4
 800580c:	eb43 0905 	adc.w	r9, r3, r5
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	2200      	movs	r2, #0
 8005816:	469a      	mov	sl, r3
 8005818:	4693      	mov	fp, r2
 800581a:	4652      	mov	r2, sl
 800581c:	465b      	mov	r3, fp
 800581e:	4640      	mov	r0, r8
 8005820:	4649      	mov	r1, r9
 8005822:	f7fa fd03 	bl	800022c <__aeabi_uldivmod>
 8005826:	4602      	mov	r2, r0
 8005828:	460b      	mov	r3, r1
 800582a:	4613      	mov	r3, r2
 800582c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800582e:	6a3b      	ldr	r3, [r7, #32]
 8005830:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005834:	d308      	bcc.n	8005848 <UART_SetConfig+0x430>
 8005836:	6a3b      	ldr	r3, [r7, #32]
 8005838:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800583c:	d204      	bcs.n	8005848 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800583e:	697b      	ldr	r3, [r7, #20]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	6a3a      	ldr	r2, [r7, #32]
 8005844:	60da      	str	r2, [r3, #12]
 8005846:	e0ce      	b.n	80059e6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005848:	2301      	movs	r3, #1
 800584a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800584e:	e0ca      	b.n	80059e6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005850:	697b      	ldr	r3, [r7, #20]
 8005852:	69db      	ldr	r3, [r3, #28]
 8005854:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005858:	d166      	bne.n	8005928 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800585a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800585e:	2b08      	cmp	r3, #8
 8005860:	d827      	bhi.n	80058b2 <UART_SetConfig+0x49a>
 8005862:	a201      	add	r2, pc, #4	@ (adr r2, 8005868 <UART_SetConfig+0x450>)
 8005864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005868:	0800588d 	.word	0x0800588d
 800586c:	08005895 	.word	0x08005895
 8005870:	0800589d 	.word	0x0800589d
 8005874:	080058b3 	.word	0x080058b3
 8005878:	080058a3 	.word	0x080058a3
 800587c:	080058b3 	.word	0x080058b3
 8005880:	080058b3 	.word	0x080058b3
 8005884:	080058b3 	.word	0x080058b3
 8005888:	080058ab 	.word	0x080058ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800588c:	f7fd fb10 	bl	8002eb0 <HAL_RCC_GetPCLK1Freq>
 8005890:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005892:	e014      	b.n	80058be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005894:	f7fd fb22 	bl	8002edc <HAL_RCC_GetPCLK2Freq>
 8005898:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800589a:	e010      	b.n	80058be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800589c:	4b4e      	ldr	r3, [pc, #312]	@ (80059d8 <UART_SetConfig+0x5c0>)
 800589e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80058a0:	e00d      	b.n	80058be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80058a2:	f7fd fa97 	bl	8002dd4 <HAL_RCC_GetSysClockFreq>
 80058a6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80058a8:	e009      	b.n	80058be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80058aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80058b0:	e005      	b.n	80058be <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80058b2:	2300      	movs	r3, #0
 80058b4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80058b6:	2301      	movs	r3, #1
 80058b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80058bc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80058be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	f000 8090 	beq.w	80059e6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058ca:	4a44      	ldr	r2, [pc, #272]	@ (80059dc <UART_SetConfig+0x5c4>)
 80058cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80058d0:	461a      	mov	r2, r3
 80058d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80058d8:	005a      	lsls	r2, r3, #1
 80058da:	697b      	ldr	r3, [r7, #20]
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	085b      	lsrs	r3, r3, #1
 80058e0:	441a      	add	r2, r3
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80058ea:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80058ec:	6a3b      	ldr	r3, [r7, #32]
 80058ee:	2b0f      	cmp	r3, #15
 80058f0:	d916      	bls.n	8005920 <UART_SetConfig+0x508>
 80058f2:	6a3b      	ldr	r3, [r7, #32]
 80058f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058f8:	d212      	bcs.n	8005920 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80058fa:	6a3b      	ldr	r3, [r7, #32]
 80058fc:	b29b      	uxth	r3, r3
 80058fe:	f023 030f 	bic.w	r3, r3, #15
 8005902:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005904:	6a3b      	ldr	r3, [r7, #32]
 8005906:	085b      	lsrs	r3, r3, #1
 8005908:	b29b      	uxth	r3, r3
 800590a:	f003 0307 	and.w	r3, r3, #7
 800590e:	b29a      	uxth	r2, r3
 8005910:	8bfb      	ldrh	r3, [r7, #30]
 8005912:	4313      	orrs	r3, r2
 8005914:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005916:	697b      	ldr	r3, [r7, #20]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	8bfa      	ldrh	r2, [r7, #30]
 800591c:	60da      	str	r2, [r3, #12]
 800591e:	e062      	b.n	80059e6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005920:	2301      	movs	r3, #1
 8005922:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005926:	e05e      	b.n	80059e6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005928:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800592c:	2b08      	cmp	r3, #8
 800592e:	d828      	bhi.n	8005982 <UART_SetConfig+0x56a>
 8005930:	a201      	add	r2, pc, #4	@ (adr r2, 8005938 <UART_SetConfig+0x520>)
 8005932:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005936:	bf00      	nop
 8005938:	0800595d 	.word	0x0800595d
 800593c:	08005965 	.word	0x08005965
 8005940:	0800596d 	.word	0x0800596d
 8005944:	08005983 	.word	0x08005983
 8005948:	08005973 	.word	0x08005973
 800594c:	08005983 	.word	0x08005983
 8005950:	08005983 	.word	0x08005983
 8005954:	08005983 	.word	0x08005983
 8005958:	0800597b 	.word	0x0800597b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800595c:	f7fd faa8 	bl	8002eb0 <HAL_RCC_GetPCLK1Freq>
 8005960:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005962:	e014      	b.n	800598e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005964:	f7fd faba 	bl	8002edc <HAL_RCC_GetPCLK2Freq>
 8005968:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800596a:	e010      	b.n	800598e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800596c:	4b1a      	ldr	r3, [pc, #104]	@ (80059d8 <UART_SetConfig+0x5c0>)
 800596e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005970:	e00d      	b.n	800598e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005972:	f7fd fa2f 	bl	8002dd4 <HAL_RCC_GetSysClockFreq>
 8005976:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005978:	e009      	b.n	800598e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800597a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800597e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005980:	e005      	b.n	800598e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005982:	2300      	movs	r3, #0
 8005984:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005986:	2301      	movs	r3, #1
 8005988:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800598c:	bf00      	nop
    }

    if (pclk != 0U)
 800598e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005990:	2b00      	cmp	r3, #0
 8005992:	d028      	beq.n	80059e6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005994:	697b      	ldr	r3, [r7, #20]
 8005996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005998:	4a10      	ldr	r2, [pc, #64]	@ (80059dc <UART_SetConfig+0x5c4>)
 800599a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800599e:	461a      	mov	r2, r3
 80059a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a2:	fbb3 f2f2 	udiv	r2, r3, r2
 80059a6:	697b      	ldr	r3, [r7, #20]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	085b      	lsrs	r3, r3, #1
 80059ac:	441a      	add	r2, r3
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	685b      	ldr	r3, [r3, #4]
 80059b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80059b6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059b8:	6a3b      	ldr	r3, [r7, #32]
 80059ba:	2b0f      	cmp	r3, #15
 80059bc:	d910      	bls.n	80059e0 <UART_SetConfig+0x5c8>
 80059be:	6a3b      	ldr	r3, [r7, #32]
 80059c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059c4:	d20c      	bcs.n	80059e0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80059c6:	6a3b      	ldr	r3, [r7, #32]
 80059c8:	b29a      	uxth	r2, r3
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	60da      	str	r2, [r3, #12]
 80059d0:	e009      	b.n	80059e6 <UART_SetConfig+0x5ce>
 80059d2:	bf00      	nop
 80059d4:	40008000 	.word	0x40008000
 80059d8:	00f42400 	.word	0x00f42400
 80059dc:	08006e30 	.word	0x08006e30
      }
      else
      {
        ret = HAL_ERROR;
 80059e0:	2301      	movs	r3, #1
 80059e2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80059e6:	697b      	ldr	r3, [r7, #20]
 80059e8:	2201      	movs	r2, #1
 80059ea:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80059ee:	697b      	ldr	r3, [r7, #20]
 80059f0:	2201      	movs	r2, #1
 80059f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	2200      	movs	r2, #0
 80059fa:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	2200      	movs	r2, #0
 8005a00:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005a02:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005a06:	4618      	mov	r0, r3
 8005a08:	3730      	adds	r7, #48	@ 0x30
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005a10 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005a10:	b480      	push	{r7}
 8005a12:	b083      	sub	sp, #12
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a1c:	f003 0308 	and.w	r3, r3, #8
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d00a      	beq.n	8005a3a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	430a      	orrs	r2, r1
 8005a38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a3e:	f003 0301 	and.w	r3, r3, #1
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d00a      	beq.n	8005a5c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	430a      	orrs	r2, r1
 8005a5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a60:	f003 0302 	and.w	r3, r3, #2
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d00a      	beq.n	8005a7e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	430a      	orrs	r2, r1
 8005a7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a82:	f003 0304 	and.w	r3, r3, #4
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d00a      	beq.n	8005aa0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	430a      	orrs	r2, r1
 8005a9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aa4:	f003 0310 	and.w	r3, r3, #16
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d00a      	beq.n	8005ac2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	430a      	orrs	r2, r1
 8005ac0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ac6:	f003 0320 	and.w	r3, r3, #32
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d00a      	beq.n	8005ae4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	430a      	orrs	r2, r1
 8005ae2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ae8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d01a      	beq.n	8005b26 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	430a      	orrs	r2, r1
 8005b04:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b0e:	d10a      	bne.n	8005b26 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	685b      	ldr	r3, [r3, #4]
 8005b16:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	430a      	orrs	r2, r1
 8005b24:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d00a      	beq.n	8005b48 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	430a      	orrs	r2, r1
 8005b46:	605a      	str	r2, [r3, #4]
  }
}
 8005b48:	bf00      	nop
 8005b4a:	370c      	adds	r7, #12
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b52:	4770      	bx	lr

08005b54 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b098      	sub	sp, #96	@ 0x60
 8005b58:	af02      	add	r7, sp, #8
 8005b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005b64:	f7fb fed4 	bl	8001910 <HAL_GetTick>
 8005b68:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f003 0308 	and.w	r3, r3, #8
 8005b74:	2b08      	cmp	r3, #8
 8005b76:	d12f      	bne.n	8005bd8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b78:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005b7c:	9300      	str	r3, [sp, #0]
 8005b7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b80:	2200      	movs	r2, #0
 8005b82:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f000 f88e 	bl	8005ca8 <UART_WaitOnFlagUntilTimeout>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d022      	beq.n	8005bd8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b9a:	e853 3f00 	ldrex	r3, [r3]
 8005b9e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005ba0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ba2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ba6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	461a      	mov	r2, r3
 8005bae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005bb0:	647b      	str	r3, [r7, #68]	@ 0x44
 8005bb2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bb4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005bb6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005bb8:	e841 2300 	strex	r3, r2, [r1]
 8005bbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005bbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d1e6      	bne.n	8005b92 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2220      	movs	r2, #32
 8005bc8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005bd4:	2303      	movs	r3, #3
 8005bd6:	e063      	b.n	8005ca0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f003 0304 	and.w	r3, r3, #4
 8005be2:	2b04      	cmp	r3, #4
 8005be4:	d149      	bne.n	8005c7a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005be6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005bea:	9300      	str	r3, [sp, #0]
 8005bec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005bee:	2200      	movs	r2, #0
 8005bf0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	f000 f857 	bl	8005ca8 <UART_WaitOnFlagUntilTimeout>
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d03c      	beq.n	8005c7a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c08:	e853 3f00 	ldrex	r3, [r3]
 8005c0c:	623b      	str	r3, [r7, #32]
   return(result);
 8005c0e:	6a3b      	ldr	r3, [r7, #32]
 8005c10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	461a      	mov	r2, r3
 8005c1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c1e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c20:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005c24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c26:	e841 2300 	strex	r3, r2, [r1]
 8005c2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005c2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d1e6      	bne.n	8005c00 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	3308      	adds	r3, #8
 8005c38:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	e853 3f00 	ldrex	r3, [r3]
 8005c40:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	f023 0301 	bic.w	r3, r3, #1
 8005c48:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	3308      	adds	r3, #8
 8005c50:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c52:	61fa      	str	r2, [r7, #28]
 8005c54:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c56:	69b9      	ldr	r1, [r7, #24]
 8005c58:	69fa      	ldr	r2, [r7, #28]
 8005c5a:	e841 2300 	strex	r3, r2, [r1]
 8005c5e:	617b      	str	r3, [r7, #20]
   return(result);
 8005c60:	697b      	ldr	r3, [r7, #20]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d1e5      	bne.n	8005c32 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2220      	movs	r2, #32
 8005c6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2200      	movs	r2, #0
 8005c72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c76:	2303      	movs	r3, #3
 8005c78:	e012      	b.n	8005ca0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2220      	movs	r2, #32
 8005c7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2220      	movs	r2, #32
 8005c86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2200      	movs	r2, #0
 8005c94:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005c9e:	2300      	movs	r3, #0
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	3758      	adds	r7, #88	@ 0x58
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bd80      	pop	{r7, pc}

08005ca8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b084      	sub	sp, #16
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	60f8      	str	r0, [r7, #12]
 8005cb0:	60b9      	str	r1, [r7, #8]
 8005cb2:	603b      	str	r3, [r7, #0]
 8005cb4:	4613      	mov	r3, r2
 8005cb6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cb8:	e04f      	b.n	8005d5a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cba:	69bb      	ldr	r3, [r7, #24]
 8005cbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cc0:	d04b      	beq.n	8005d5a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cc2:	f7fb fe25 	bl	8001910 <HAL_GetTick>
 8005cc6:	4602      	mov	r2, r0
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	1ad3      	subs	r3, r2, r3
 8005ccc:	69ba      	ldr	r2, [r7, #24]
 8005cce:	429a      	cmp	r2, r3
 8005cd0:	d302      	bcc.n	8005cd8 <UART_WaitOnFlagUntilTimeout+0x30>
 8005cd2:	69bb      	ldr	r3, [r7, #24]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d101      	bne.n	8005cdc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005cd8:	2303      	movs	r3, #3
 8005cda:	e04e      	b.n	8005d7a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f003 0304 	and.w	r3, r3, #4
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d037      	beq.n	8005d5a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	2b80      	cmp	r3, #128	@ 0x80
 8005cee:	d034      	beq.n	8005d5a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	2b40      	cmp	r3, #64	@ 0x40
 8005cf4:	d031      	beq.n	8005d5a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	69db      	ldr	r3, [r3, #28]
 8005cfc:	f003 0308 	and.w	r3, r3, #8
 8005d00:	2b08      	cmp	r3, #8
 8005d02:	d110      	bne.n	8005d26 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	2208      	movs	r2, #8
 8005d0a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005d0c:	68f8      	ldr	r0, [r7, #12]
 8005d0e:	f000 f95b 	bl	8005fc8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	2208      	movs	r2, #8
 8005d16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005d22:	2301      	movs	r3, #1
 8005d24:	e029      	b.n	8005d7a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	69db      	ldr	r3, [r3, #28]
 8005d2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d34:	d111      	bne.n	8005d5a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005d3e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005d40:	68f8      	ldr	r0, [r7, #12]
 8005d42:	f000 f941 	bl	8005fc8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2220      	movs	r2, #32
 8005d4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	2200      	movs	r2, #0
 8005d52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005d56:	2303      	movs	r3, #3
 8005d58:	e00f      	b.n	8005d7a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	69da      	ldr	r2, [r3, #28]
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	4013      	ands	r3, r2
 8005d64:	68ba      	ldr	r2, [r7, #8]
 8005d66:	429a      	cmp	r2, r3
 8005d68:	bf0c      	ite	eq
 8005d6a:	2301      	moveq	r3, #1
 8005d6c:	2300      	movne	r3, #0
 8005d6e:	b2db      	uxtb	r3, r3
 8005d70:	461a      	mov	r2, r3
 8005d72:	79fb      	ldrb	r3, [r7, #7]
 8005d74:	429a      	cmp	r2, r3
 8005d76:	d0a0      	beq.n	8005cba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d78:	2300      	movs	r3, #0
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	3710      	adds	r7, #16
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	bd80      	pop	{r7, pc}
	...

08005d84 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b0a3      	sub	sp, #140	@ 0x8c
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	60f8      	str	r0, [r7, #12]
 8005d8c:	60b9      	str	r1, [r7, #8]
 8005d8e:	4613      	mov	r3, r2
 8005d90:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	68ba      	ldr	r2, [r7, #8]
 8005d96:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	88fa      	ldrh	r2, [r7, #6]
 8005d9c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	88fa      	ldrh	r2, [r7, #6]
 8005da4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	2200      	movs	r2, #0
 8005dac:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	689b      	ldr	r3, [r3, #8]
 8005db2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005db6:	d10e      	bne.n	8005dd6 <UART_Start_Receive_IT+0x52>
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	691b      	ldr	r3, [r3, #16]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d105      	bne.n	8005dcc <UART_Start_Receive_IT+0x48>
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005dc6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005dca:	e02d      	b.n	8005e28 <UART_Start_Receive_IT+0xa4>
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	22ff      	movs	r2, #255	@ 0xff
 8005dd0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005dd4:	e028      	b.n	8005e28 <UART_Start_Receive_IT+0xa4>
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	689b      	ldr	r3, [r3, #8]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d10d      	bne.n	8005dfa <UART_Start_Receive_IT+0x76>
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	691b      	ldr	r3, [r3, #16]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d104      	bne.n	8005df0 <UART_Start_Receive_IT+0x6c>
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	22ff      	movs	r2, #255	@ 0xff
 8005dea:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005dee:	e01b      	b.n	8005e28 <UART_Start_Receive_IT+0xa4>
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	227f      	movs	r2, #127	@ 0x7f
 8005df4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005df8:	e016      	b.n	8005e28 <UART_Start_Receive_IT+0xa4>
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005e02:	d10d      	bne.n	8005e20 <UART_Start_Receive_IT+0x9c>
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	691b      	ldr	r3, [r3, #16]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d104      	bne.n	8005e16 <UART_Start_Receive_IT+0x92>
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	227f      	movs	r2, #127	@ 0x7f
 8005e10:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005e14:	e008      	b.n	8005e28 <UART_Start_Receive_IT+0xa4>
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	223f      	movs	r2, #63	@ 0x3f
 8005e1a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005e1e:	e003      	b.n	8005e28 <UART_Start_Receive_IT+0xa4>
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2200      	movs	r2, #0
 8005e24:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	2222      	movs	r2, #34	@ 0x22
 8005e34:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	3308      	adds	r3, #8
 8005e3e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e40:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005e42:	e853 3f00 	ldrex	r3, [r3]
 8005e46:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8005e48:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005e4a:	f043 0301 	orr.w	r3, r3, #1
 8005e4e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	3308      	adds	r3, #8
 8005e58:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8005e5c:	673a      	str	r2, [r7, #112]	@ 0x70
 8005e5e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e60:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8005e62:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8005e64:	e841 2300 	strex	r3, r2, [r1]
 8005e68:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8005e6a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d1e3      	bne.n	8005e38 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e78:	d14f      	bne.n	8005f1a <UART_Start_Receive_IT+0x196>
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005e80:	88fa      	ldrh	r2, [r7, #6]
 8005e82:	429a      	cmp	r2, r3
 8005e84:	d349      	bcc.n	8005f1a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	689b      	ldr	r3, [r3, #8]
 8005e8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e8e:	d107      	bne.n	8005ea0 <UART_Start_Receive_IT+0x11c>
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	691b      	ldr	r3, [r3, #16]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d103      	bne.n	8005ea0 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	4a47      	ldr	r2, [pc, #284]	@ (8005fb8 <UART_Start_Receive_IT+0x234>)
 8005e9c:	675a      	str	r2, [r3, #116]	@ 0x74
 8005e9e:	e002      	b.n	8005ea6 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	4a46      	ldr	r2, [pc, #280]	@ (8005fbc <UART_Start_Receive_IT+0x238>)
 8005ea4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	691b      	ldr	r3, [r3, #16]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d01a      	beq.n	8005ee4 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eb4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005eb6:	e853 3f00 	ldrex	r3, [r3]
 8005eba:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005ebc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ebe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ec2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	461a      	mov	r2, r3
 8005ecc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005ed0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005ed2:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ed4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005ed6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005ed8:	e841 2300 	strex	r3, r2, [r1]
 8005edc:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8005ede:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d1e4      	bne.n	8005eae <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	3308      	adds	r3, #8
 8005eea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005eee:	e853 3f00 	ldrex	r3, [r3]
 8005ef2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005ef4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ef6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005efa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	3308      	adds	r3, #8
 8005f02:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005f04:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005f06:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f08:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005f0a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f0c:	e841 2300 	strex	r3, r2, [r1]
 8005f10:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005f12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d1e5      	bne.n	8005ee4 <UART_Start_Receive_IT+0x160>
 8005f18:	e046      	b.n	8005fa8 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	689b      	ldr	r3, [r3, #8]
 8005f1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f22:	d107      	bne.n	8005f34 <UART_Start_Receive_IT+0x1b0>
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	691b      	ldr	r3, [r3, #16]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d103      	bne.n	8005f34 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	4a24      	ldr	r2, [pc, #144]	@ (8005fc0 <UART_Start_Receive_IT+0x23c>)
 8005f30:	675a      	str	r2, [r3, #116]	@ 0x74
 8005f32:	e002      	b.n	8005f3a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	4a23      	ldr	r2, [pc, #140]	@ (8005fc4 <UART_Start_Receive_IT+0x240>)
 8005f38:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	691b      	ldr	r3, [r3, #16]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d019      	beq.n	8005f76 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f4a:	e853 3f00 	ldrex	r3, [r3]
 8005f4e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f52:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8005f56:	677b      	str	r3, [r7, #116]	@ 0x74
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	461a      	mov	r2, r3
 8005f5e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005f60:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f62:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f64:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005f66:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005f68:	e841 2300 	strex	r3, r2, [r1]
 8005f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005f6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d1e6      	bne.n	8005f42 <UART_Start_Receive_IT+0x1be>
 8005f74:	e018      	b.n	8005fa8 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	e853 3f00 	ldrex	r3, [r3]
 8005f82:	613b      	str	r3, [r7, #16]
   return(result);
 8005f84:	693b      	ldr	r3, [r7, #16]
 8005f86:	f043 0320 	orr.w	r3, r3, #32
 8005f8a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	461a      	mov	r2, r3
 8005f92:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005f94:	623b      	str	r3, [r7, #32]
 8005f96:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f98:	69f9      	ldr	r1, [r7, #28]
 8005f9a:	6a3a      	ldr	r2, [r7, #32]
 8005f9c:	e841 2300 	strex	r3, r2, [r1]
 8005fa0:	61bb      	str	r3, [r7, #24]
   return(result);
 8005fa2:	69bb      	ldr	r3, [r7, #24]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d1e6      	bne.n	8005f76 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8005fa8:	2300      	movs	r3, #0
}
 8005faa:	4618      	mov	r0, r3
 8005fac:	378c      	adds	r7, #140	@ 0x8c
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb4:	4770      	bx	lr
 8005fb6:	bf00      	nop
 8005fb8:	080067e5 	.word	0x080067e5
 8005fbc:	08006481 	.word	0x08006481
 8005fc0:	080062c9 	.word	0x080062c9
 8005fc4:	08006111 	.word	0x08006111

08005fc8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b095      	sub	sp, #84	@ 0x54
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fd8:	e853 3f00 	ldrex	r3, [r3]
 8005fdc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fe0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005fe4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	461a      	mov	r2, r3
 8005fec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005fee:	643b      	str	r3, [r7, #64]	@ 0x40
 8005ff0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ff2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005ff4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005ff6:	e841 2300 	strex	r3, r2, [r1]
 8005ffa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005ffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d1e6      	bne.n	8005fd0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	3308      	adds	r3, #8
 8006008:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800600a:	6a3b      	ldr	r3, [r7, #32]
 800600c:	e853 3f00 	ldrex	r3, [r3]
 8006010:	61fb      	str	r3, [r7, #28]
   return(result);
 8006012:	69fb      	ldr	r3, [r7, #28]
 8006014:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006018:	f023 0301 	bic.w	r3, r3, #1
 800601c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	3308      	adds	r3, #8
 8006024:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006026:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006028:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800602a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800602c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800602e:	e841 2300 	strex	r3, r2, [r1]
 8006032:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006036:	2b00      	cmp	r3, #0
 8006038:	d1e3      	bne.n	8006002 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800603e:	2b01      	cmp	r3, #1
 8006040:	d118      	bne.n	8006074 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	e853 3f00 	ldrex	r3, [r3]
 800604e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	f023 0310 	bic.w	r3, r3, #16
 8006056:	647b      	str	r3, [r7, #68]	@ 0x44
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	461a      	mov	r2, r3
 800605e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006060:	61bb      	str	r3, [r7, #24]
 8006062:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006064:	6979      	ldr	r1, [r7, #20]
 8006066:	69ba      	ldr	r2, [r7, #24]
 8006068:	e841 2300 	strex	r3, r2, [r1]
 800606c:	613b      	str	r3, [r7, #16]
   return(result);
 800606e:	693b      	ldr	r3, [r7, #16]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d1e6      	bne.n	8006042 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2220      	movs	r2, #32
 8006078:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2200      	movs	r2, #0
 8006080:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2200      	movs	r2, #0
 8006086:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006088:	bf00      	nop
 800608a:	3754      	adds	r7, #84	@ 0x54
 800608c:	46bd      	mov	sp, r7
 800608e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006092:	4770      	bx	lr

08006094 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b084      	sub	sp, #16
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060a0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	2200      	movs	r2, #0
 80060a6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80060aa:	68f8      	ldr	r0, [r7, #12]
 80060ac:	f7ff f99e 	bl	80053ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80060b0:	bf00      	nop
 80060b2:	3710      	adds	r7, #16
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bd80      	pop	{r7, pc}

080060b8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b088      	sub	sp, #32
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	e853 3f00 	ldrex	r3, [r3]
 80060cc:	60bb      	str	r3, [r7, #8]
   return(result);
 80060ce:	68bb      	ldr	r3, [r7, #8]
 80060d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80060d4:	61fb      	str	r3, [r7, #28]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	461a      	mov	r2, r3
 80060dc:	69fb      	ldr	r3, [r7, #28]
 80060de:	61bb      	str	r3, [r7, #24]
 80060e0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060e2:	6979      	ldr	r1, [r7, #20]
 80060e4:	69ba      	ldr	r2, [r7, #24]
 80060e6:	e841 2300 	strex	r3, r2, [r1]
 80060ea:	613b      	str	r3, [r7, #16]
   return(result);
 80060ec:	693b      	ldr	r3, [r7, #16]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d1e6      	bne.n	80060c0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2220      	movs	r2, #32
 80060f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2200      	movs	r2, #0
 80060fe:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006100:	6878      	ldr	r0, [r7, #4]
 8006102:	f7ff f969 	bl	80053d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006106:	bf00      	nop
 8006108:	3720      	adds	r7, #32
 800610a:	46bd      	mov	sp, r7
 800610c:	bd80      	pop	{r7, pc}
	...

08006110 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b09c      	sub	sp, #112	@ 0x70
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800611e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006128:	2b22      	cmp	r3, #34	@ 0x22
 800612a:	f040 80be 	bne.w	80062aa <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006134:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006138:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800613c:	b2d9      	uxtb	r1, r3
 800613e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006142:	b2da      	uxtb	r2, r3
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006148:	400a      	ands	r2, r1
 800614a:	b2d2      	uxtb	r2, r2
 800614c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006152:	1c5a      	adds	r2, r3, #1
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800615e:	b29b      	uxth	r3, r3
 8006160:	3b01      	subs	r3, #1
 8006162:	b29a      	uxth	r2, r3
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006170:	b29b      	uxth	r3, r3
 8006172:	2b00      	cmp	r3, #0
 8006174:	f040 80a1 	bne.w	80062ba <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800617e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006180:	e853 3f00 	ldrex	r3, [r3]
 8006184:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006186:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006188:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800618c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	461a      	mov	r2, r3
 8006194:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006196:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006198:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800619a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800619c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800619e:	e841 2300 	strex	r3, r2, [r1]
 80061a2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80061a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d1e6      	bne.n	8006178 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	3308      	adds	r3, #8
 80061b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061b4:	e853 3f00 	ldrex	r3, [r3]
 80061b8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80061ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061bc:	f023 0301 	bic.w	r3, r3, #1
 80061c0:	667b      	str	r3, [r7, #100]	@ 0x64
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	3308      	adds	r3, #8
 80061c8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80061ca:	647a      	str	r2, [r7, #68]	@ 0x44
 80061cc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80061d0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80061d2:	e841 2300 	strex	r3, r2, [r1]
 80061d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80061d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d1e5      	bne.n	80061aa <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2220      	movs	r2, #32
 80061e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2200      	movs	r2, #0
 80061ea:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2200      	movs	r2, #0
 80061f0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4a33      	ldr	r2, [pc, #204]	@ (80062c4 <UART_RxISR_8BIT+0x1b4>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d01f      	beq.n	800623c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006206:	2b00      	cmp	r3, #0
 8006208:	d018      	beq.n	800623c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006212:	e853 3f00 	ldrex	r3, [r3]
 8006216:	623b      	str	r3, [r7, #32]
   return(result);
 8006218:	6a3b      	ldr	r3, [r7, #32]
 800621a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800621e:	663b      	str	r3, [r7, #96]	@ 0x60
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	461a      	mov	r2, r3
 8006226:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006228:	633b      	str	r3, [r7, #48]	@ 0x30
 800622a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800622c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800622e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006230:	e841 2300 	strex	r3, r2, [r1]
 8006234:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006238:	2b00      	cmp	r3, #0
 800623a:	d1e6      	bne.n	800620a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006240:	2b01      	cmp	r3, #1
 8006242:	d12e      	bne.n	80062a2 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2200      	movs	r2, #0
 8006248:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006250:	693b      	ldr	r3, [r7, #16]
 8006252:	e853 3f00 	ldrex	r3, [r3]
 8006256:	60fb      	str	r3, [r7, #12]
   return(result);
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	f023 0310 	bic.w	r3, r3, #16
 800625e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	461a      	mov	r2, r3
 8006266:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006268:	61fb      	str	r3, [r7, #28]
 800626a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800626c:	69b9      	ldr	r1, [r7, #24]
 800626e:	69fa      	ldr	r2, [r7, #28]
 8006270:	e841 2300 	strex	r3, r2, [r1]
 8006274:	617b      	str	r3, [r7, #20]
   return(result);
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d1e6      	bne.n	800624a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	69db      	ldr	r3, [r3, #28]
 8006282:	f003 0310 	and.w	r3, r3, #16
 8006286:	2b10      	cmp	r3, #16
 8006288:	d103      	bne.n	8006292 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	2210      	movs	r2, #16
 8006290:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006298:	4619      	mov	r1, r3
 800629a:	6878      	ldr	r0, [r7, #4]
 800629c:	f7ff f8b0 	bl	8005400 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80062a0:	e00b      	b.n	80062ba <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80062a2:	6878      	ldr	r0, [r7, #4]
 80062a4:	f7fa ffaa 	bl	80011fc <HAL_UART_RxCpltCallback>
}
 80062a8:	e007      	b.n	80062ba <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	699a      	ldr	r2, [r3, #24]
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f042 0208 	orr.w	r2, r2, #8
 80062b8:	619a      	str	r2, [r3, #24]
}
 80062ba:	bf00      	nop
 80062bc:	3770      	adds	r7, #112	@ 0x70
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}
 80062c2:	bf00      	nop
 80062c4:	40008000 	.word	0x40008000

080062c8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b09c      	sub	sp, #112	@ 0x70
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80062d6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80062e0:	2b22      	cmp	r3, #34	@ 0x22
 80062e2:	f040 80be 	bne.w	8006462 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062ec:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062f4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80062f6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80062fa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80062fe:	4013      	ands	r3, r2
 8006300:	b29a      	uxth	r2, r3
 8006302:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006304:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800630a:	1c9a      	adds	r2, r3, #2
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006316:	b29b      	uxth	r3, r3
 8006318:	3b01      	subs	r3, #1
 800631a:	b29a      	uxth	r2, r3
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006328:	b29b      	uxth	r3, r3
 800632a:	2b00      	cmp	r3, #0
 800632c:	f040 80a1 	bne.w	8006472 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006336:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006338:	e853 3f00 	ldrex	r3, [r3]
 800633c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800633e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006340:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006344:	667b      	str	r3, [r7, #100]	@ 0x64
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	461a      	mov	r2, r3
 800634c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800634e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006350:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006352:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006354:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006356:	e841 2300 	strex	r3, r2, [r1]
 800635a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800635c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800635e:	2b00      	cmp	r3, #0
 8006360:	d1e6      	bne.n	8006330 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	3308      	adds	r3, #8
 8006368:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800636a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800636c:	e853 3f00 	ldrex	r3, [r3]
 8006370:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006374:	f023 0301 	bic.w	r3, r3, #1
 8006378:	663b      	str	r3, [r7, #96]	@ 0x60
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	3308      	adds	r3, #8
 8006380:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006382:	643a      	str	r2, [r7, #64]	@ 0x40
 8006384:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006386:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006388:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800638a:	e841 2300 	strex	r3, r2, [r1]
 800638e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006390:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006392:	2b00      	cmp	r3, #0
 8006394:	d1e5      	bne.n	8006362 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2220      	movs	r2, #32
 800639a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2200      	movs	r2, #0
 80063a2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2200      	movs	r2, #0
 80063a8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a33      	ldr	r2, [pc, #204]	@ (800647c <UART_RxISR_16BIT+0x1b4>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d01f      	beq.n	80063f4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	685b      	ldr	r3, [r3, #4]
 80063ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d018      	beq.n	80063f4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063c8:	6a3b      	ldr	r3, [r7, #32]
 80063ca:	e853 3f00 	ldrex	r3, [r3]
 80063ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80063d0:	69fb      	ldr	r3, [r7, #28]
 80063d2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80063d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	461a      	mov	r2, r3
 80063de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80063e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80063e2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80063e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80063e8:	e841 2300 	strex	r3, r2, [r1]
 80063ec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80063ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d1e6      	bne.n	80063c2 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80063f8:	2b01      	cmp	r3, #1
 80063fa:	d12e      	bne.n	800645a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2200      	movs	r2, #0
 8006400:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	e853 3f00 	ldrex	r3, [r3]
 800640e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	f023 0310 	bic.w	r3, r3, #16
 8006416:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	461a      	mov	r2, r3
 800641e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006420:	61bb      	str	r3, [r7, #24]
 8006422:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006424:	6979      	ldr	r1, [r7, #20]
 8006426:	69ba      	ldr	r2, [r7, #24]
 8006428:	e841 2300 	strex	r3, r2, [r1]
 800642c:	613b      	str	r3, [r7, #16]
   return(result);
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d1e6      	bne.n	8006402 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	69db      	ldr	r3, [r3, #28]
 800643a:	f003 0310 	and.w	r3, r3, #16
 800643e:	2b10      	cmp	r3, #16
 8006440:	d103      	bne.n	800644a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	2210      	movs	r2, #16
 8006448:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006450:	4619      	mov	r1, r3
 8006452:	6878      	ldr	r0, [r7, #4]
 8006454:	f7fe ffd4 	bl	8005400 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006458:	e00b      	b.n	8006472 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	f7fa fece 	bl	80011fc <HAL_UART_RxCpltCallback>
}
 8006460:	e007      	b.n	8006472 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	699a      	ldr	r2, [r3, #24]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f042 0208 	orr.w	r2, r2, #8
 8006470:	619a      	str	r2, [r3, #24]
}
 8006472:	bf00      	nop
 8006474:	3770      	adds	r7, #112	@ 0x70
 8006476:	46bd      	mov	sp, r7
 8006478:	bd80      	pop	{r7, pc}
 800647a:	bf00      	nop
 800647c:	40008000 	.word	0x40008000

08006480 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b0ac      	sub	sp, #176	@ 0xb0
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800648e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	69db      	ldr	r3, [r3, #28]
 8006498:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80064b6:	2b22      	cmp	r3, #34	@ 0x22
 80064b8:	f040 8183 	bne.w	80067c2 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80064c2:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80064c6:	e126      	b.n	8006716 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064ce:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80064d2:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80064d6:	b2d9      	uxtb	r1, r3
 80064d8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80064dc:	b2da      	uxtb	r2, r3
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064e2:	400a      	ands	r2, r1
 80064e4:	b2d2      	uxtb	r2, r2
 80064e6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064ec:	1c5a      	adds	r2, r3, #1
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80064f8:	b29b      	uxth	r3, r3
 80064fa:	3b01      	subs	r3, #1
 80064fc:	b29a      	uxth	r2, r3
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	69db      	ldr	r3, [r3, #28]
 800650a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800650e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006512:	f003 0307 	and.w	r3, r3, #7
 8006516:	2b00      	cmp	r3, #0
 8006518:	d053      	beq.n	80065c2 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800651a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800651e:	f003 0301 	and.w	r3, r3, #1
 8006522:	2b00      	cmp	r3, #0
 8006524:	d011      	beq.n	800654a <UART_RxISR_8BIT_FIFOEN+0xca>
 8006526:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800652a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800652e:	2b00      	cmp	r3, #0
 8006530:	d00b      	beq.n	800654a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	2201      	movs	r2, #1
 8006538:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006540:	f043 0201 	orr.w	r2, r3, #1
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800654a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800654e:	f003 0302 	and.w	r3, r3, #2
 8006552:	2b00      	cmp	r3, #0
 8006554:	d011      	beq.n	800657a <UART_RxISR_8BIT_FIFOEN+0xfa>
 8006556:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800655a:	f003 0301 	and.w	r3, r3, #1
 800655e:	2b00      	cmp	r3, #0
 8006560:	d00b      	beq.n	800657a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	2202      	movs	r2, #2
 8006568:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006570:	f043 0204 	orr.w	r2, r3, #4
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800657a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800657e:	f003 0304 	and.w	r3, r3, #4
 8006582:	2b00      	cmp	r3, #0
 8006584:	d011      	beq.n	80065aa <UART_RxISR_8BIT_FIFOEN+0x12a>
 8006586:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800658a:	f003 0301 	and.w	r3, r3, #1
 800658e:	2b00      	cmp	r3, #0
 8006590:	d00b      	beq.n	80065aa <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	2204      	movs	r2, #4
 8006598:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065a0:	f043 0202 	orr.w	r2, r3, #2
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d006      	beq.n	80065c2 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80065b4:	6878      	ldr	r0, [r7, #4]
 80065b6:	f7fe ff19 	bl	80053ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2200      	movs	r2, #0
 80065be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80065c8:	b29b      	uxth	r3, r3
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	f040 80a3 	bne.w	8006716 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80065d8:	e853 3f00 	ldrex	r3, [r3]
 80065dc:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80065de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80065e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80065e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	461a      	mov	r2, r3
 80065ee:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80065f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80065f4:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80065f8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80065fa:	e841 2300 	strex	r3, r2, [r1]
 80065fe:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8006600:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006602:	2b00      	cmp	r3, #0
 8006604:	d1e4      	bne.n	80065d0 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	3308      	adds	r3, #8
 800660c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800660e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006610:	e853 3f00 	ldrex	r3, [r3]
 8006614:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8006616:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006618:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800661c:	f023 0301 	bic.w	r3, r3, #1
 8006620:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	3308      	adds	r3, #8
 800662a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800662e:	66ba      	str	r2, [r7, #104]	@ 0x68
 8006630:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006632:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8006634:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006636:	e841 2300 	strex	r3, r2, [r1]
 800663a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800663c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800663e:	2b00      	cmp	r3, #0
 8006640:	d1e1      	bne.n	8006606 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2220      	movs	r2, #32
 8006646:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2200      	movs	r2, #0
 800664e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2200      	movs	r2, #0
 8006654:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a60      	ldr	r2, [pc, #384]	@ (80067dc <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d021      	beq.n	80066a4 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800666a:	2b00      	cmp	r3, #0
 800666c:	d01a      	beq.n	80066a4 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006674:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006676:	e853 3f00 	ldrex	r3, [r3]
 800667a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800667c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800667e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006682:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	461a      	mov	r2, r3
 800668c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006690:	657b      	str	r3, [r7, #84]	@ 0x54
 8006692:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006694:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006696:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006698:	e841 2300 	strex	r3, r2, [r1]
 800669c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800669e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d1e4      	bne.n	800666e <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80066a8:	2b01      	cmp	r3, #1
 80066aa:	d130      	bne.n	800670e <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2200      	movs	r2, #0
 80066b0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066ba:	e853 3f00 	ldrex	r3, [r3]
 80066be:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80066c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066c2:	f023 0310 	bic.w	r3, r3, #16
 80066c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	461a      	mov	r2, r3
 80066d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80066d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80066d6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066d8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80066da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80066dc:	e841 2300 	strex	r3, r2, [r1]
 80066e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80066e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d1e4      	bne.n	80066b2 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	69db      	ldr	r3, [r3, #28]
 80066ee:	f003 0310 	and.w	r3, r3, #16
 80066f2:	2b10      	cmp	r3, #16
 80066f4:	d103      	bne.n	80066fe <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	2210      	movs	r2, #16
 80066fc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006704:	4619      	mov	r1, r3
 8006706:	6878      	ldr	r0, [r7, #4]
 8006708:	f7fe fe7a 	bl	8005400 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800670c:	e00e      	b.n	800672c <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f7fa fd74 	bl	80011fc <HAL_UART_RxCpltCallback>
        break;
 8006714:	e00a      	b.n	800672c <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006716:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800671a:	2b00      	cmp	r3, #0
 800671c:	d006      	beq.n	800672c <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800671e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006722:	f003 0320 	and.w	r3, r3, #32
 8006726:	2b00      	cmp	r3, #0
 8006728:	f47f aece 	bne.w	80064c8 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006732:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006736:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800673a:	2b00      	cmp	r3, #0
 800673c:	d049      	beq.n	80067d2 <UART_RxISR_8BIT_FIFOEN+0x352>
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006744:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8006748:	429a      	cmp	r2, r3
 800674a:	d242      	bcs.n	80067d2 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	3308      	adds	r3, #8
 8006752:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006754:	6a3b      	ldr	r3, [r7, #32]
 8006756:	e853 3f00 	ldrex	r3, [r3]
 800675a:	61fb      	str	r3, [r7, #28]
   return(result);
 800675c:	69fb      	ldr	r3, [r7, #28]
 800675e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006762:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	3308      	adds	r3, #8
 800676c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006770:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006772:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006774:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006776:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006778:	e841 2300 	strex	r3, r2, [r1]
 800677c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800677e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006780:	2b00      	cmp	r3, #0
 8006782:	d1e3      	bne.n	800674c <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	4a16      	ldr	r2, [pc, #88]	@ (80067e0 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8006788:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	e853 3f00 	ldrex	r3, [r3]
 8006796:	60bb      	str	r3, [r7, #8]
   return(result);
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	f043 0320 	orr.w	r3, r3, #32
 800679e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	461a      	mov	r2, r3
 80067a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80067ac:	61bb      	str	r3, [r7, #24]
 80067ae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067b0:	6979      	ldr	r1, [r7, #20]
 80067b2:	69ba      	ldr	r2, [r7, #24]
 80067b4:	e841 2300 	strex	r3, r2, [r1]
 80067b8:	613b      	str	r3, [r7, #16]
   return(result);
 80067ba:	693b      	ldr	r3, [r7, #16]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d1e4      	bne.n	800678a <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80067c0:	e007      	b.n	80067d2 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	699a      	ldr	r2, [r3, #24]
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f042 0208 	orr.w	r2, r2, #8
 80067d0:	619a      	str	r2, [r3, #24]
}
 80067d2:	bf00      	nop
 80067d4:	37b0      	adds	r7, #176	@ 0xb0
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}
 80067da:	bf00      	nop
 80067dc:	40008000 	.word	0x40008000
 80067e0:	08006111 	.word	0x08006111

080067e4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b0ae      	sub	sp, #184	@ 0xb8
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80067f2:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	69db      	ldr	r3, [r3, #28]
 80067fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800681a:	2b22      	cmp	r3, #34	@ 0x22
 800681c:	f040 8187 	bne.w	8006b2e <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006826:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800682a:	e12a      	b.n	8006a82 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006832:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800683a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800683e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8006842:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8006846:	4013      	ands	r3, r2
 8006848:	b29a      	uxth	r2, r3
 800684a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800684e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006854:	1c9a      	adds	r2, r3, #2
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006860:	b29b      	uxth	r3, r3
 8006862:	3b01      	subs	r3, #1
 8006864:	b29a      	uxth	r2, r3
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	69db      	ldr	r3, [r3, #28]
 8006872:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006876:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800687a:	f003 0307 	and.w	r3, r3, #7
 800687e:	2b00      	cmp	r3, #0
 8006880:	d053      	beq.n	800692a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006882:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006886:	f003 0301 	and.w	r3, r3, #1
 800688a:	2b00      	cmp	r3, #0
 800688c:	d011      	beq.n	80068b2 <UART_RxISR_16BIT_FIFOEN+0xce>
 800688e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006892:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006896:	2b00      	cmp	r3, #0
 8006898:	d00b      	beq.n	80068b2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	2201      	movs	r2, #1
 80068a0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068a8:	f043 0201 	orr.w	r2, r3, #1
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80068b2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80068b6:	f003 0302 	and.w	r3, r3, #2
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d011      	beq.n	80068e2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 80068be:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80068c2:	f003 0301 	and.w	r3, r3, #1
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d00b      	beq.n	80068e2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	2202      	movs	r2, #2
 80068d0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068d8:	f043 0204 	orr.w	r2, r3, #4
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80068e2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80068e6:	f003 0304 	and.w	r3, r3, #4
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d011      	beq.n	8006912 <UART_RxISR_16BIT_FIFOEN+0x12e>
 80068ee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80068f2:	f003 0301 	and.w	r3, r3, #1
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d00b      	beq.n	8006912 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	2204      	movs	r2, #4
 8006900:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006908:	f043 0202 	orr.w	r2, r3, #2
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006918:	2b00      	cmp	r3, #0
 800691a:	d006      	beq.n	800692a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800691c:	6878      	ldr	r0, [r7, #4]
 800691e:	f7fe fd65 	bl	80053ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2200      	movs	r2, #0
 8006926:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006930:	b29b      	uxth	r3, r3
 8006932:	2b00      	cmp	r3, #0
 8006934:	f040 80a5 	bne.w	8006a82 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800693e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006940:	e853 3f00 	ldrex	r3, [r3]
 8006944:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006946:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006948:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800694c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	461a      	mov	r2, r3
 8006956:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800695a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800695e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006960:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006962:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006966:	e841 2300 	strex	r3, r2, [r1]
 800696a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800696c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800696e:	2b00      	cmp	r3, #0
 8006970:	d1e2      	bne.n	8006938 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	3308      	adds	r3, #8
 8006978:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800697a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800697c:	e853 3f00 	ldrex	r3, [r3]
 8006980:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006982:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006984:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006988:	f023 0301 	bic.w	r3, r3, #1
 800698c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	3308      	adds	r3, #8
 8006996:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800699a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800699c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800699e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80069a0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80069a2:	e841 2300 	strex	r3, r2, [r1]
 80069a6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80069a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d1e1      	bne.n	8006972 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2220      	movs	r2, #32
 80069b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2200      	movs	r2, #0
 80069ba:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2200      	movs	r2, #0
 80069c0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	4a60      	ldr	r2, [pc, #384]	@ (8006b48 <UART_RxISR_16BIT_FIFOEN+0x364>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d021      	beq.n	8006a10 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	685b      	ldr	r3, [r3, #4]
 80069d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d01a      	beq.n	8006a10 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069e2:	e853 3f00 	ldrex	r3, [r3]
 80069e6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80069e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80069ea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80069ee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	461a      	mov	r2, r3
 80069f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80069fc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80069fe:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a00:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006a02:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006a04:	e841 2300 	strex	r3, r2, [r1]
 8006a08:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006a0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d1e4      	bne.n	80069da <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a14:	2b01      	cmp	r3, #1
 8006a16:	d130      	bne.n	8006a7a <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a26:	e853 3f00 	ldrex	r3, [r3]
 8006a2a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006a2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a2e:	f023 0310 	bic.w	r3, r3, #16
 8006a32:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	461a      	mov	r2, r3
 8006a3c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006a40:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a42:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a44:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a48:	e841 2300 	strex	r3, r2, [r1]
 8006a4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006a4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d1e4      	bne.n	8006a1e <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	69db      	ldr	r3, [r3, #28]
 8006a5a:	f003 0310 	and.w	r3, r3, #16
 8006a5e:	2b10      	cmp	r3, #16
 8006a60:	d103      	bne.n	8006a6a <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	2210      	movs	r2, #16
 8006a68:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006a70:	4619      	mov	r1, r3
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	f7fe fcc4 	bl	8005400 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8006a78:	e00e      	b.n	8006a98 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	f7fa fbbe 	bl	80011fc <HAL_UART_RxCpltCallback>
        break;
 8006a80:	e00a      	b.n	8006a98 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006a82:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d006      	beq.n	8006a98 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8006a8a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006a8e:	f003 0320 	and.w	r3, r3, #32
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	f47f aeca 	bne.w	800682c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006a9e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006aa2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d049      	beq.n	8006b3e <UART_RxISR_16BIT_FIFOEN+0x35a>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006ab0:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8006ab4:	429a      	cmp	r2, r3
 8006ab6:	d242      	bcs.n	8006b3e <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	3308      	adds	r3, #8
 8006abe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ac2:	e853 3f00 	ldrex	r3, [r3]
 8006ac6:	623b      	str	r3, [r7, #32]
   return(result);
 8006ac8:	6a3b      	ldr	r3, [r7, #32]
 8006aca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006ace:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	3308      	adds	r3, #8
 8006ad8:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8006adc:	633a      	str	r2, [r7, #48]	@ 0x30
 8006ade:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ae0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ae2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ae4:	e841 2300 	strex	r3, r2, [r1]
 8006ae8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d1e3      	bne.n	8006ab8 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	4a16      	ldr	r2, [pc, #88]	@ (8006b4c <UART_RxISR_16BIT_FIFOEN+0x368>)
 8006af4:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	e853 3f00 	ldrex	r3, [r3]
 8006b02:	60fb      	str	r3, [r7, #12]
   return(result);
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	f043 0320 	orr.w	r3, r3, #32
 8006b0a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	461a      	mov	r2, r3
 8006b14:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006b18:	61fb      	str	r3, [r7, #28]
 8006b1a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b1c:	69b9      	ldr	r1, [r7, #24]
 8006b1e:	69fa      	ldr	r2, [r7, #28]
 8006b20:	e841 2300 	strex	r3, r2, [r1]
 8006b24:	617b      	str	r3, [r7, #20]
   return(result);
 8006b26:	697b      	ldr	r3, [r7, #20]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d1e4      	bne.n	8006af6 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006b2c:	e007      	b.n	8006b3e <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	699a      	ldr	r2, [r3, #24]
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f042 0208 	orr.w	r2, r2, #8
 8006b3c:	619a      	str	r2, [r3, #24]
}
 8006b3e:	bf00      	nop
 8006b40:	37b8      	adds	r7, #184	@ 0xb8
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}
 8006b46:	bf00      	nop
 8006b48:	40008000 	.word	0x40008000
 8006b4c:	080062c9 	.word	0x080062c9

08006b50 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b083      	sub	sp, #12
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006b58:	bf00      	nop
 8006b5a:	370c      	adds	r7, #12
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b62:	4770      	bx	lr

08006b64 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006b64:	b480      	push	{r7}
 8006b66:	b083      	sub	sp, #12
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006b6c:	bf00      	nop
 8006b6e:	370c      	adds	r7, #12
 8006b70:	46bd      	mov	sp, r7
 8006b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b76:	4770      	bx	lr

08006b78 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b083      	sub	sp, #12
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006b80:	bf00      	nop
 8006b82:	370c      	adds	r7, #12
 8006b84:	46bd      	mov	sp, r7
 8006b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8a:	4770      	bx	lr

08006b8c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	b085      	sub	sp, #20
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006b9a:	2b01      	cmp	r3, #1
 8006b9c:	d101      	bne.n	8006ba2 <HAL_UARTEx_DisableFifoMode+0x16>
 8006b9e:	2302      	movs	r3, #2
 8006ba0:	e027      	b.n	8006bf2 <HAL_UARTEx_DisableFifoMode+0x66>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2201      	movs	r2, #1
 8006ba6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2224      	movs	r2, #36	@ 0x24
 8006bae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	681a      	ldr	r2, [r3, #0]
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f022 0201 	bic.w	r2, r2, #1
 8006bc8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006bd0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	68fa      	ldr	r2, [r7, #12]
 8006bde:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2220      	movs	r2, #32
 8006be4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2200      	movs	r2, #0
 8006bec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006bf0:	2300      	movs	r3, #0
}
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	3714      	adds	r7, #20
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfc:	4770      	bx	lr

08006bfe <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006bfe:	b580      	push	{r7, lr}
 8006c00:	b084      	sub	sp, #16
 8006c02:	af00      	add	r7, sp, #0
 8006c04:	6078      	str	r0, [r7, #4]
 8006c06:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006c0e:	2b01      	cmp	r3, #1
 8006c10:	d101      	bne.n	8006c16 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006c12:	2302      	movs	r3, #2
 8006c14:	e02d      	b.n	8006c72 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2201      	movs	r2, #1
 8006c1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2224      	movs	r2, #36	@ 0x24
 8006c22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	681a      	ldr	r2, [r3, #0]
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f022 0201 	bic.w	r2, r2, #1
 8006c3c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	689b      	ldr	r3, [r3, #8]
 8006c44:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	683a      	ldr	r2, [r7, #0]
 8006c4e:	430a      	orrs	r2, r1
 8006c50:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006c52:	6878      	ldr	r0, [r7, #4]
 8006c54:	f000 f850 	bl	8006cf8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	68fa      	ldr	r2, [r7, #12]
 8006c5e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2220      	movs	r2, #32
 8006c64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006c70:	2300      	movs	r3, #0
}
 8006c72:	4618      	mov	r0, r3
 8006c74:	3710      	adds	r7, #16
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bd80      	pop	{r7, pc}

08006c7a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006c7a:	b580      	push	{r7, lr}
 8006c7c:	b084      	sub	sp, #16
 8006c7e:	af00      	add	r7, sp, #0
 8006c80:	6078      	str	r0, [r7, #4]
 8006c82:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006c8a:	2b01      	cmp	r3, #1
 8006c8c:	d101      	bne.n	8006c92 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006c8e:	2302      	movs	r3, #2
 8006c90:	e02d      	b.n	8006cee <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2201      	movs	r2, #1
 8006c96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2224      	movs	r2, #36	@ 0x24
 8006c9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	681a      	ldr	r2, [r3, #0]
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f022 0201 	bic.w	r2, r2, #1
 8006cb8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	689b      	ldr	r3, [r3, #8]
 8006cc0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	683a      	ldr	r2, [r7, #0]
 8006cca:	430a      	orrs	r2, r1
 8006ccc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006cce:	6878      	ldr	r0, [r7, #4]
 8006cd0:	f000 f812 	bl	8006cf8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	68fa      	ldr	r2, [r7, #12]
 8006cda:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2220      	movs	r2, #32
 8006ce0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006cec:	2300      	movs	r3, #0
}
 8006cee:	4618      	mov	r0, r3
 8006cf0:	3710      	adds	r7, #16
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bd80      	pop	{r7, pc}
	...

08006cf8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	b085      	sub	sp, #20
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d108      	bne.n	8006d1a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2201      	movs	r2, #1
 8006d0c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2201      	movs	r2, #1
 8006d14:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006d18:	e031      	b.n	8006d7e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006d1a:	2308      	movs	r3, #8
 8006d1c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006d1e:	2308      	movs	r3, #8
 8006d20:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	689b      	ldr	r3, [r3, #8]
 8006d28:	0e5b      	lsrs	r3, r3, #25
 8006d2a:	b2db      	uxtb	r3, r3
 8006d2c:	f003 0307 	and.w	r3, r3, #7
 8006d30:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	689b      	ldr	r3, [r3, #8]
 8006d38:	0f5b      	lsrs	r3, r3, #29
 8006d3a:	b2db      	uxtb	r3, r3
 8006d3c:	f003 0307 	and.w	r3, r3, #7
 8006d40:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006d42:	7bbb      	ldrb	r3, [r7, #14]
 8006d44:	7b3a      	ldrb	r2, [r7, #12]
 8006d46:	4911      	ldr	r1, [pc, #68]	@ (8006d8c <UARTEx_SetNbDataToProcess+0x94>)
 8006d48:	5c8a      	ldrb	r2, [r1, r2]
 8006d4a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006d4e:	7b3a      	ldrb	r2, [r7, #12]
 8006d50:	490f      	ldr	r1, [pc, #60]	@ (8006d90 <UARTEx_SetNbDataToProcess+0x98>)
 8006d52:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006d54:	fb93 f3f2 	sdiv	r3, r3, r2
 8006d58:	b29a      	uxth	r2, r3
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006d60:	7bfb      	ldrb	r3, [r7, #15]
 8006d62:	7b7a      	ldrb	r2, [r7, #13]
 8006d64:	4909      	ldr	r1, [pc, #36]	@ (8006d8c <UARTEx_SetNbDataToProcess+0x94>)
 8006d66:	5c8a      	ldrb	r2, [r1, r2]
 8006d68:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006d6c:	7b7a      	ldrb	r2, [r7, #13]
 8006d6e:	4908      	ldr	r1, [pc, #32]	@ (8006d90 <UARTEx_SetNbDataToProcess+0x98>)
 8006d70:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006d72:	fb93 f3f2 	sdiv	r3, r3, r2
 8006d76:	b29a      	uxth	r2, r3
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006d7e:	bf00      	nop
 8006d80:	3714      	adds	r7, #20
 8006d82:	46bd      	mov	sp, r7
 8006d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d88:	4770      	bx	lr
 8006d8a:	bf00      	nop
 8006d8c:	08006e48 	.word	0x08006e48
 8006d90:	08006e50 	.word	0x08006e50

08006d94 <memset>:
 8006d94:	4402      	add	r2, r0
 8006d96:	4603      	mov	r3, r0
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d100      	bne.n	8006d9e <memset+0xa>
 8006d9c:	4770      	bx	lr
 8006d9e:	f803 1b01 	strb.w	r1, [r3], #1
 8006da2:	e7f9      	b.n	8006d98 <memset+0x4>

08006da4 <__libc_init_array>:
 8006da4:	b570      	push	{r4, r5, r6, lr}
 8006da6:	4d0d      	ldr	r5, [pc, #52]	@ (8006ddc <__libc_init_array+0x38>)
 8006da8:	4c0d      	ldr	r4, [pc, #52]	@ (8006de0 <__libc_init_array+0x3c>)
 8006daa:	1b64      	subs	r4, r4, r5
 8006dac:	10a4      	asrs	r4, r4, #2
 8006dae:	2600      	movs	r6, #0
 8006db0:	42a6      	cmp	r6, r4
 8006db2:	d109      	bne.n	8006dc8 <__libc_init_array+0x24>
 8006db4:	4d0b      	ldr	r5, [pc, #44]	@ (8006de4 <__libc_init_array+0x40>)
 8006db6:	4c0c      	ldr	r4, [pc, #48]	@ (8006de8 <__libc_init_array+0x44>)
 8006db8:	f000 f818 	bl	8006dec <_init>
 8006dbc:	1b64      	subs	r4, r4, r5
 8006dbe:	10a4      	asrs	r4, r4, #2
 8006dc0:	2600      	movs	r6, #0
 8006dc2:	42a6      	cmp	r6, r4
 8006dc4:	d105      	bne.n	8006dd2 <__libc_init_array+0x2e>
 8006dc6:	bd70      	pop	{r4, r5, r6, pc}
 8006dc8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006dcc:	4798      	blx	r3
 8006dce:	3601      	adds	r6, #1
 8006dd0:	e7ee      	b.n	8006db0 <__libc_init_array+0xc>
 8006dd2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006dd6:	4798      	blx	r3
 8006dd8:	3601      	adds	r6, #1
 8006dda:	e7f2      	b.n	8006dc2 <__libc_init_array+0x1e>
 8006ddc:	08006e60 	.word	0x08006e60
 8006de0:	08006e60 	.word	0x08006e60
 8006de4:	08006e60 	.word	0x08006e60
 8006de8:	08006e64 	.word	0x08006e64

08006dec <_init>:
 8006dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dee:	bf00      	nop
 8006df0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006df2:	bc08      	pop	{r3}
 8006df4:	469e      	mov	lr, r3
 8006df6:	4770      	bx	lr

08006df8 <_fini>:
 8006df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dfa:	bf00      	nop
 8006dfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006dfe:	bc08      	pop	{r3}
 8006e00:	469e      	mov	lr, r3
 8006e02:	4770      	bx	lr
