{
    "Report": {
        "Header": {
            "Title": "Enable Logic Report",
            "DashboardTicket": "Sequential Redundancy",
            "NoOfRows": "6",
            "OrderBy": "Power Change",
            "ReportToolTip": "Power saving potential due to Observability and Stability based clock-gating.",
            "GUITabInfo": "Guidance::Flops::Clock Gating",
            "AtStage": "sls_flow_insert_observability_logic",
            "ComputeMethod": "STATISTICAL",
            "PrefixID": "ObjectID-",
            "ReportRowsTopology": "HIERARCHICAL",
            "DashboardData": [
                {
                    "DashboardTicket": "Sequential Redundancy",
                    "Title": "Clock Gating",
                    "TitleToolTip": "Power saving potential due to Observability and Stability based clock-gating.",
                    "ReportTitle": "Enable Logic Report",
                    "Values": [
                        {
                            "Name": "Power Savings(uW)",
                            "Value": "24.73",
                            "Unit": "uW"
                        },
                        {
                            "Name": "Flop(s)",
                            "Value": "65",
                            "Unit": "Flop(s)"
                        }
                    ]
                }
            ]
        },
        "ColumnHeader": [
            {
                "ColumnName": "Domain",
                "ForReport": "true",
                "ForDomainInfo": "true",
                "PrimaryKey": "true",
                "OnClickAction": "ShowDomainInfo",
                "DomainInfoName": "CG ID",
                "Type": "String",
                "ToolTip": "A domain is collection of flop having an identical enable expression. This column displays a unique ID identifying the collection.",
                "ColumnWidth": "8"
            },
            {
                "ColumnName": "FlipFlop",
                "ForReport": "true",
                "ForDomainInfo": "true",
                "ObjectQualifier": "true",
                "OnClickAction": "ShowInSchematic",
                "DomainInfoName": "Flop List",
                "Type": "ListOfNetlistObject",
                "ToolTip": "Names of the optimized flops. Clicking the flop name highlights the corresponding flop in the schematic.",
                "ColumnWidth": "15"
            },
            {
                "ColumnName": "Assignment",
                "ForReport": "false",
                "ForDomainInfo": "true",
                "OnClickAction": "ShowInSchematic",
                "DomainInfoName": "Assignment",
                "Type": "NetlistObject",
                "ToolTip": "Click will take user to RTL, where flop is first assigned.For flop list, it will show for first flop.",
                "ColumnWidth": "15"
            },
            {
                "ColumnName": "Count",
                "ForReport": "true",
                "ForDomainInfo": "true",
                "DomainInfoName": "Total Flop Width",
                "Type": "Int",
                "ToolTip": "Cumulative width of the flops in the domain.",
                "ColumnWidth": "7"
            },
            {
                "ColumnName": "Enable Port",
                "ForReport": "false",
                "ForDomainInfo": "false",
                "Type": "NetlistObject",
                "ColumnWidth": "13"
            },
            {
                "ColumnName": "Enable Expression",
                "ForReport": "false",
                "ForDomainInfo": "true",
                "OnClickAction": "ShowInSchematic",
                "DomainInfoName": "Enable Expression",
                "Type": "String",
                "ToolTip": "Enable expression for the optimized flops.",
                "ColumnWidth": "20"
            },
            {
                "ColumnName": "One Line Expression",
                "ForReport": "false",
                "ForDomainInfo": "true",
                "OnClickAction": "ShowInSchematic",
                "Type": "String",
                "ToolTip": "One line enable expression for the optimized flops.",
                "ColumnWidth": "20"
            },
            {
                "ColumnName": "Efficiency Change(%)",
                "ForReport": "false",
                "ForDomainInfo": "true",
                "DomainInfoName": "Efficiency Change(%)",
                "Unit": "%",
                "Type": "String",
                "ToolTip": "Change in the gating efficiency of the optimized flops.",
                "ColumnWidth": "22"
            },
            {
                "ColumnName": "Efficiency Change(%)",
                "ForReport": "true",
                "ForDomainInfo": "false",
                "Unit": "%",
                "Type": "Double",
                "ToolTip": "Change in the gating efficiency of the optimized flops.",
                "ColumnWidth": "20"
            },
            {
                "ColumnName": "Power Change(uW)",
                "ForReport": "false",
                "ForDomainInfo": "true",
                "DomainInfoName": "Power Change(uW)",
                "Unit": "uW",
                "Type": "String",
                "ToolTip": "Expected Power Savings after optimizing the flops.",
                "ColumnWidth": "18"
            },
            {
                "ColumnName": "Power Change(uW)",
                "ForReport": "true",
                "ForDomainInfo": "false",
                "PotentialPowerSaving": "true",
                "DomainInfoName": "Register Power Change(uW)",
                "Unit": "uW",
                "Type": "Double",
                "ToolTip": "Expected Power Savings after optimizing the flops.",
                "ColumnWidth": "20"
            },
            {
                "ColumnName": "Type",
                "ForReport": "true",
                "ForDomainInfo": "true",
                "DomainInfoName": "Move Type",
                "Type": "String",
                "ToolTip": "Type of enable generated.",
                "ColumnWidth": "10"
            },
            {
                "ColumnName": "Area Change",
                "ForReport": "false",
                "ForDomainInfo": "true",
                "DomainInfoName": "Area Change",
                "Type": "String",
                "ToolTip": "Change in area as a result of the optimization.",
                "ColumnWidth": "13"
            },
            {
                "ColumnName": "Area Change",
                "ForReport": "true",
                "ForDomainInfo": "false",
                "Type": "Double",
                "ToolTip": "Change in area as a result of the optimization.",
                "ColumnWidth": "12"
            },
            {
                "ColumnName": "Support Signal Depth",
                "ForReport": "true",
                "ForDomainInfo": "true",
                "DomainInfoName": "Support Signal Depth",
                "Type": "String",
                "ToolTip": "Specifies the combinational depth of the user signals participating in the enable expression.",
                "ColumnWidth": "22"
            },
            {
                "ColumnName": "Enable Expr Depth",
                "ForReport": "true",
                "ForDomainInfo": "true",
                "DomainInfoName": "Enable Expr Depth",
                "Type": "String",
                "ToolTip": "Specifies the combinational depth of the enable expression.",
                "ColumnWidth": "19"
            },
            {
                "ColumnName": "Clock Domain",
                "ForReport": "true",
                "ForDomainInfo": "false",
                "Type": "String",
                "ToolTip": "Clock domain and polarity.",
                "ColumnWidth": "12"
            },
            {
                "ColumnName": "Leakage Power",
                "ForReport": "false",
                "ForDomainInfo": "false",
                "Unit": "uW",
                "Type": "Double",
                "ColumnWidth": "15"
            },
            {
                "ColumnName": "Visualizer Data",
                "ForReport": "false",
                "ForDomainInfo": "false",
                "Type": "WaveformObject",
                "ColumnWidth": "17"
            },
            {
                "ColumnName": "Local Support Signal(%)",
                "ForReport": "true",
                "ForDomainInfo": "false",
                "DomainInfoName": "Local Support Signal(%)",
                "Type": "String",
                "ToolTip": "Specifies the percentage of support signals participating in the enable expression which are local to hierarchy.",
                "ColumnWidth": "25"
            },
            {
                "ColumnName": "Number Of Support Signals",
                "ForReport": "false",
                "ForDomainInfo": "true",
                "DomainInfoName": "Number Of Support Signals",
                "Type": "String",
                "ToolTip": "Specifies the total number of support signals participating in the enable expression.",
                "ColumnWidth": "27"
            },
            {
                "ColumnName": "Number Of Local Support Signals",
                "ForReport": "false",
                "ForDomainInfo": "true",
                "DomainInfoName": "Number Of Local Support Signals",
                "Type": "String",
                "ToolTip": "Specifies the total number of support signals participating in the enable expression which are local to hierarchy.",
                "ColumnWidth": "33"
            },
            {
                "ColumnName": "Enable Type",
                "ForReport": "true",
                "ForDomainInfo": "false",
                "DomainInfoName": "Enable Type",
                "Type": "String",
                "ToolTip": "Specifies if enable condition is strengthened on already gated flop.",
                "ColumnWidth": "13"
            },
            {
                "ColumnName": "Effort Level",
                "ForReport": "false",
                "ForDomainInfo": "false",
                "DomainInfoName": "Effort Level",
                "Type": "Int",
                "ToolTip": " User implementation effort level hint",
                "ColumnWidth": "14"
            }
        ],
        "Rows": {
            "RowOrderList": [
                "ObjectID-CGOBS-17",
                "ObjectID-CGOBS-26",
                "ObjectID-CGOBS-24",
                "ObjectID-CGOBS-22"
            ]
        }
    },
    "NetListObjects": {
        "NL_OBJ_ID_S1NL_OBJ_ID_E": {
            "Name": "top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rst",
            "Type": "Signal",
            "SourceRelation": [
                "\/users\/students\/r0678912\/Downloads\/zigzag\/hls_impl\/PE\/Catapult\/SIF\/power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v",
                "3540"
            ],
            "SN": "rst",
            "ModuleId": "topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000003"
        },
        "NL_OBJ_ID_S2NL_OBJ_ID_E": {
            "Name": "top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.land_9_lpi_1_dfm_1",
            "Type": "Signal",
            "SourceRelation": [
                "\/users\/students\/r0678912\/Downloads\/zigzag\/hls_impl\/PE\/Catapult\/SIF\/power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v",
                "3876"
            ],
            "SN": "land_9_lpi_1_dfm_1",
            "ModuleId": "topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000003"
        },
        "NL_OBJ_ID_S3NL_OBJ_ID_E": {
            "Name": "top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.fsm_output",
            "Type": "Signal",
            "SourceRelation": [
                "\/users\/students\/r0678912\/Downloads\/zigzag\/hls_impl\/PE\/Catapult\/SIF\/power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v",
                "3586"
            ],
            "SN": "fsm_output",
            "ModuleId": "topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000003"
        },
        "NL_OBJ_ID_S4NL_OBJ_ID_E": {
            "Name": "top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci_W_wr_data_wait_dp_inst.rst",
            "Type": "Signal",
            "SourceRelation": [
                "\/users\/students\/r0678912\/Downloads\/zigzag\/hls_impl\/PE\/Catapult\/SIF\/power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v",
                "1342"
            ],
            "SN": "rst",
            "ModuleId": "topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000031"
        },
        "NL_OBJ_ID_S5NL_OBJ_ID_E": {
            "Name": "top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci_W_wr_data_wait_dp_inst.W_wr_data_rsci_ivld",
            "Type": "Signal",
            "SourceRelation": [
                "\/users\/students\/r0678912\/Downloads\/zigzag\/hls_impl\/PE\/Catapult\/SIF\/power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v",
                "1347"
            ],
            "SN": "W_wr_data_rsci_ivld",
            "ModuleId": "topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000031"
        },
        "NL_OBJ_ID_S6NL_OBJ_ID_E": {
            "Name": "top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_I_wr_data_wait_dp_inst.rst",
            "Type": "Signal",
            "SourceRelation": [
                "\/users\/students\/r0678912\/Downloads\/zigzag\/hls_impl\/PE\/Catapult\/SIF\/power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v",
                "1456"
            ],
            "SN": "rst",
            "ModuleId": "topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000026"
        },
        "NL_OBJ_ID_S7NL_OBJ_ID_E": {
            "Name": "top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_I_wr_data_wait_dp_inst.I_wr_data_rsci_bcwt",
            "Type": "Signal",
            "SourceRelation": [
                "\/users\/students\/r0678912\/Downloads\/zigzag\/hls_impl\/PE\/Catapult\/SIF\/power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v",
                "1479"
            ],
            "SN": "I_wr_data_rsci_bcwt",
            "ModuleId": "topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000026"
        },
        "NL_OBJ_ID_S8NL_OBJ_ID_E": {
            "Name": "top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_I_wr_data_wait_dp_inst.I_wr_data_rsci_biwt",
            "Type": "Signal",
            "SourceRelation": [
                "\/users\/students\/r0678912\/Downloads\/zigzag\/hls_impl\/PE\/Catapult\/SIF\/power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v",
                "1459"
            ],
            "SN": "I_wr_data_rsci_biwt",
            "ModuleId": "topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000026"
        },
        "NL_OBJ_ID_S9NL_OBJ_ID_E": {
            "Name": "top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_I_wr_data_wait_dp_inst.I_wr_data_rsci_bdwt",
            "Type": "Signal",
            "SourceRelation": [
                "\/users\/students\/r0678912\/Downloads\/zigzag\/hls_impl\/PE\/Catapult\/SIF\/power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v",
                "1460"
            ],
            "SN": "I_wr_data_rsci_bdwt",
            "ModuleId": "topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000026"
        },
        "NL_OBJ_ID_S10NL_OBJ_ID_E": {
            "Name": "top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_inst.run_wen",
            "Type": "Signal",
            "SourceRelation": [
                "\/users\/students\/r0678912\/Downloads\/zigzag\/hls_impl\/PE\/Catapult\/SIF\/power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v",
                "2744"
            ],
            "SN": "run_wen",
            "ModuleId": "topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000007"
        },
        "NL_OBJ_ID_S11NL_OBJ_ID_E": {
            "Name": "top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.mux_360_nl",
            "Type": "Signal",
            "SourceRelation": [
                "\/users\/students\/r0678912\/Downloads\/zigzag\/hls_impl\/PE\/Catapult\/SIF\/power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v",
                "4229"
            ],
            "SN": "mux_360_nl",
            "ModuleId": "topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000003"
        },
        "NL_OBJ_ID_S12NL_OBJ_ID_E": {
            "Name": "top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.and_tmp_80",
            "Type": "Signal",
            "SourceRelation": [
                "\/users\/students\/r0678912\/Downloads\/zigzag\/hls_impl\/PE\/Catapult\/SIF\/power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v",
                "3812"
            ],
            "SN": "and_tmp_80",
            "ModuleId": "topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000003"
        },
        "NL_OBJ_ID_S13NL_OBJ_ID_E": {
            "Name": "top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_inst.I_wr_data_rsci_oswt",
            "Type": "Signal",
            "SourceRelation": [
                "\/users\/students\/r0678912\/Downloads\/zigzag\/hls_impl\/PE\/Catapult\/SIF\/power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v",
                "2746"
            ],
            "SN": "I_wr_data_rsci_oswt",
            "ModuleId": "topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000007"
        },
        "NL_OBJ_ID_S14NL_OBJ_ID_E": {
            "Name": "top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_O_wr_data_wait_dp_inst.rst",
            "Type": "Signal",
            "SourceRelation": [
                "\/users\/students\/r0678912\/Downloads\/zigzag\/hls_impl\/PE\/Catapult\/SIF\/power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v",
                "1654"
            ],
            "SN": "rst",
            "ModuleId": "topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000016"
        },
        "NL_OBJ_ID_S15NL_OBJ_ID_E": {
            "Name": "top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_inst.run_wen",
            "Type": "Signal",
            "SourceRelation": [
                "\/users\/students\/r0678912\/Downloads\/zigzag\/hls_impl\/PE\/Catapult\/SIF\/power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v",
                "2867"
            ],
            "SN": "run_wen",
            "ModuleId": "topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000005"
        },
        "NL_OBJ_ID_S16NL_OBJ_ID_E": {
            "Name": "top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_O_wr_data_wait_dp_inst.O_wr_data_rsci_bcwt",
            "Type": "Signal",
            "SourceRelation": [
                "\/users\/students\/r0678912\/Downloads\/zigzag\/hls_impl\/PE\/Catapult\/SIF\/power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v",
                "1677"
            ],
            "SN": "O_wr_data_rsci_bcwt",
            "ModuleId": "topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000016"
        },
        "NL_OBJ_ID_S17NL_OBJ_ID_E": {
            "Name": "top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_O_wr_data_wait_dp_inst.O_wr_data_rsci_biwt",
            "Type": "Signal",
            "SourceRelation": [
                "\/users\/students\/r0678912\/Downloads\/zigzag\/hls_impl\/PE\/Catapult\/SIF\/power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v",
                "1657"
            ],
            "SN": "O_wr_data_rsci_biwt",
            "ModuleId": "topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000016"
        },
        "NL_OBJ_ID_S18NL_OBJ_ID_E": {
            "Name": "top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_O_wr_data_wait_dp_inst.O_wr_data_rsci_bdwt",
            "Type": "Signal",
            "SourceRelation": [
                "\/users\/students\/r0678912\/Downloads\/zigzag\/hls_impl\/PE\/Catapult\/SIF\/power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v",
                "1658"
            ],
            "SN": "O_wr_data_rsci_bdwt",
            "ModuleId": "topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000016"
        },
        "NL_OBJ_ID_S19NL_OBJ_ID_E": {
            "Name": "top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.or_tmp_242",
            "Type": "Signal",
            "SourceRelation": [
                "\/users\/students\/r0678912\/Downloads\/zigzag\/hls_impl\/PE\/Catapult\/SIF\/power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v",
                "3825"
            ],
            "SN": "or_tmp_242",
            "ModuleId": "topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000003"
        },
        "NL_OBJ_ID_S20NL_OBJ_ID_E": {
            "Name": "top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_inst.O_wr_data_rsci_oswt",
            "Type": "Signal",
            "SourceRelation": [
                "\/users\/students\/r0678912\/Downloads\/zigzag\/hls_impl\/PE\/Catapult\/SIF\/power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v",
                "2868"
            ],
            "SN": "O_wr_data_rsci_oswt",
            "ModuleId": "topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000005"
        }
    }
}
