--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
G0HTX_N     |   -4.403(R)|      FAST  |    6.419(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0HTX_P     |   -4.403(R)|      FAST  |    6.420(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0LTX_N     |   -4.403(R)|      FAST  |    6.419(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0LTX_P     |   -4.403(R)|      FAST  |    6.420(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
RX          |    6.879(R)|      SLOW  |   -3.237(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock GPIFII_PCLK_IN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    4.070(R)|      SLOW  |   -1.838(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_FLAGB|    4.131(R)|      SLOW  |   -2.011(R)|      FAST  |FX3_CLK           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_PCLK                |         7.566(R)|      SLOW  |         4.452(R)|      FAST  |CLOCK_100_PCLK    |   0.000|
SPI_DAC_A_SYNC             |        10.731(R)|      SLOW  |         6.730(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC             |        10.621(R)|      SLOW  |         6.655(R)|      FAST  |CLOCK_100         |   0.000|
TX                         |        10.319(R)|      SLOW  |         6.535(R)|      FAST  |CLOCK_100         |   0.000|
d_adr                      |        10.118(F)|      SLOW  |         6.573(F)|      FAST  |CLOCK_100         |   0.000|
d_ads                      |        10.614(F)|      SLOW  |         6.886(F)|      FAST  |CLOCK_100         |   0.000|
d_col_vln_sh               |        10.182(F)|      SLOW  |         6.622(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_bias_sh             |        11.656(F)|      SLOW  |         7.632(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_dyn_pon             |        11.996(F)|      SLOW  |         7.819(F)|      FAST  |CLOCK_100         |   0.000|
d_count_en                 |        11.416(F)|      SLOW  |         7.476(F)|      FAST  |CLOCK_100         |   0.000|
d_count_hold               |        14.481(F)|      SLOW  |         9.354(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inc_one            |        14.482(F)|      SLOW  |         9.363(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inv_clk            |        10.109(F)|      SLOW  |         6.587(F)|      FAST  |CLOCK_100         |   0.000|
d_count_jc_shift_en        |        14.517(F)|      SLOW  |         9.380(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_clk            |        12.872(F)|      SLOW  |         8.330(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_en             |        14.209(F)|      SLOW  |         9.192(F)|      FAST  |CLOCK_100         |   0.000|
d_count_mem_wr             |        15.033(F)|      SLOW  |         9.620(F)|      FAST  |CLOCK_100         |   0.000|
d_count_rst                |        10.171(F)|      SLOW  |         6.618(F)|      FAST  |CLOCK_100         |   0.000|
d_count_updn               |        14.208(F)|      SLOW  |         9.183(F)|      FAST  |CLOCK_100         |   0.000|
d_digif_serial_rst         |        12.878(F)|      SLOW  |         8.304(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_clamp_en        |        11.201(F)|      SLOW  |         7.098(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_ota_dyn_pon|        11.306(F)|      SLOW  |         7.179(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_rst        |        11.633(F)|      SLOW  |         7.425(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_sh              |        11.611(F)|      SLOW  |         7.385(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rs                   |        10.055(F)|      SLOW  |         6.545(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rst                  |        10.073(F)|      SLOW  |         6.585(F)|      FAST  |CLOCK_100         |   0.000|
d_row_tx                   |        10.047(F)|      SLOW  |         6.532(F)|      FAST  |CLOCK_100         |   0.000|
d_shr                      |        12.323(F)|      SLOW  |         8.080(F)|      FAST  |CLOCK_100         |   0.000|
d_shs                      |        11.743(F)|      SLOW  |         7.624(F)|      FAST  |CLOCK_100         |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock GPIFII_PCLK_IN to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_ADDR<0>|         9.306(R)|      SLOW  |         6.125(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_ADDR<1>|         8.114(R)|      SLOW  |         5.310(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<0>   |        12.043(R)|      SLOW  |         5.625(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<1>   |        10.153(R)|      SLOW  |         5.300(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<2>   |        10.153(R)|      SLOW  |         5.132(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<3>   |        10.252(R)|      SLOW  |         6.430(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<4>   |        10.509(R)|      SLOW  |         6.554(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<5>   |        12.015(R)|      SLOW  |         7.200(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<6>   |        12.015(R)|      SLOW  |         7.005(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<7>   |        10.341(R)|      SLOW  |         6.496(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<8>   |        12.365(R)|      SLOW  |         7.609(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<9>   |        12.311(R)|      SLOW  |         7.857(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<10>  |        10.434(R)|      SLOW  |         4.033(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<11>  |         9.824(R)|      SLOW  |         4.074(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<12>  |         9.825(R)|      SLOW  |         4.184(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<13>  |         8.022(R)|      SLOW  |         4.364(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<14>  |         8.673(R)|      SLOW  |         4.683(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<15>  |         8.494(R)|      SLOW  |         4.598(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<16>  |         8.849(R)|      SLOW  |         5.024(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<17>  |        10.823(R)|      SLOW  |         5.661(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<18>  |         9.368(R)|      SLOW  |         5.139(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<19>  |         9.368(R)|      SLOW  |         5.267(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<20>  |        11.361(R)|      SLOW  |         5.620(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<21>  |        10.075(R)|      SLOW  |         5.120(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<22>  |        11.365(R)|      SLOW  |         4.544(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<23>  |        10.570(R)|      SLOW  |         6.002(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<24>  |        10.607(R)|      SLOW  |         6.002(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<25>  |         9.530(R)|      SLOW  |         5.035(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<26>  |         8.849(R)|      SLOW  |         5.197(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<27>  |        11.100(R)|      SLOW  |         5.843(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<28>  |        10.607(R)|      SLOW  |         4.415(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<29>  |        11.100(R)|      SLOW  |         5.488(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<30>  |        11.812(R)|      SLOW  |         5.750(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<31>  |        11.812(R)|      SLOW  |         5.959(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLCS_N |         5.244(R)|      SLOW  |         3.298(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLOE_N |         7.379(R)|      SLOW  |         4.854(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLRD_N |         6.129(R)|      SLOW  |         4.050(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLWR_N |        11.632(R)|      SLOW  |         7.427(R)|      FAST  |FX3_CLK           |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    3.960|    5.020|    4.543|    6.606|
RESET          |   20.006|   20.006|   19.710|   19.710|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GPIFII_PCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |    7.434|         |         |
GPIFII_PCLK_IN |    6.310|         |         |         |
RESET          |    8.191|    8.191|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    1.054|         |
RESET          |         |         |    2.225|    2.225|
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 14 16:21:17 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 601 MB



