[
  {
    "author": [
      {
        "family": "Ahmed",
        "given": "T."
      },
      {
        "family": "Kundarewich",
        "given": "P.D."
      },
      {
        "given": "Anderson"
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "ACM Trans. Reconfig. Technol. Syst. (TRETS"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "18"
    ],
    "title": [
      "J.H.: Packing techniques for virtex-5 FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Athow",
        "given": "J.L."
      },
      {
        "given": "Al-Khalili"
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "15th IEEE International Conference on Electronics, Circuits and Systems (ICECS"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "1300–1303"
    ],
    "title": [
      "A.J.: Implementation of large–integer hardware multiplier in Xilinx FPGA"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cosoroaba",
        "given": "A."
      },
      {
        "family": "Rivoallon",
        "given": "F."
      },
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "2006-07"
    ],
    "note": [
      "WP245 (v1.1.1).",
      "xilinx.com/support/documentation/white_papers/wp245.pdf. Cited 7"
    ],
    "title": [
      "White Paper: Virtex-5 Family of FPGAs, Achieving Higher System Performance with the Virtex-5 Family of FPGAs"
    ],
    "type": null,
    "url": [
      "http://www."
    ]
  },
  {
    "author": [
      {
        "family": "Deschamps",
        "given": "J.-P."
      },
      {
        "family": "Sutter",
        "given": "G.D."
      },
      {
        "family": "Canto",
        "given": "E."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Ser. Lecture Notes in Electrical Engineering. Springer"
    ],
    "date": [
      "2012"
    ],
    "title": [
      "Guide to FPGA Implementation of Arithmetic Functions"
    ],
    "type": "article-journal",
    "volume": [
      "149"
    ]
  },
  {
    "author": [
      {
        "family": "Dinechin",
        "given": "F.",
        "particle": "de"
      },
      {
        "family": "Pasca",
        "given": "B."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "International Conference on Field Programmable Logic and Applications (FPL"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "250–255"
    ],
    "title": [
      "Large Multipliers With Fewer DSP Blocks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dinechin",
        "given": "F.",
        "particle": "de"
      },
      {
        "family": "Pasca",
        "given": "B."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Des. Test Comput"
    ],
    "date": [
      "2011"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "18–27"
    ],
    "title": [
      "Designing custom arithmetic data paths with FloPoCo"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "given": "Ehliar"
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proceedings of the 7th FPGAworld Conference"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "20–27"
    ],
    "title": [
      "A.: Optimizing Xilinx designs through primitive instantiation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "FloPoCo"
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "2013-09-12"
    ],
    "title": [
      "Arithmetic Core Generator"
    ],
    "type": null,
    "url": [
      "http://flopoco.gforge.inria.fr/."
    ]
  },
  {
    "author": [
      {
        "family": "Hauck",
        "given": "S."
      },
      {
        "family": "Hosler",
        "given": "M.M."
      },
      {
        "given": "Fry"
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "VLSI) Syst"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "2"
    ],
    "location": [
      "In"
    ],
    "pages": [
      "138–147"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "T.W.: High-Performance Carry Chains for FPGA’s"
    ],
    "translator": [
      {
        "family": "Integr",
        "given": "Very Large Scale"
      }
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Jump",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1978"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "855–865"
    ],
    "title": [
      "Ahuja, S.R.: Effective pipelining of digital systems"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Kimura",
        "given": "S."
      },
      {
        "family": "Horiyama",
        "given": "T."
      },
      {
        "family": "Nakanishi",
        "given": "M."
      },
      {
        "family": "Kajihara",
        "given": "H."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer Aided Design (ICCAD"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "694–697"
    ],
    "title": [
      "Folding of logic functions and its application to look up table compaction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Parandeh-Afshar",
        "given": "H."
      },
      {
        "family": "Neogy",
        "given": "A."
      },
      {
        "family": "Brisk",
        "given": "P."
      },
      {
        "family": "Ienne",
        "given": "P."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "ACM TRETS"
    ],
    "date": [
      "2011"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "Compressor Tree Synthesis on Commercial High-Performance FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Perri",
        "given": "S."
      },
      {
        "family": "Zicari",
        "given": "P."
      },
      {
        "family": "Corsonello",
        "given": "P."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "15th IEEE Mediterranean Electrotechnical Conference (MELECON"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "309–313"
    ],
    "title": [
      "Efficient absolute difference circuits in Virtex-5 FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Preuβer",
        "given": "T.B."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "International Conference on Field Programmable Logic and Applications (FPL"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "604–608"
    ],
    "title": [
      "Spallek, R.G.: Mapping basic prefix computations to fast carry-chain structures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Preuβer",
        "given": "T.B."
      },
      {
        "given": "Spallek"
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "International Conference on Field Programmable Logic and Applications (FPL"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "318–325"
    ],
    "title": [
      "R.G.: Enhancing FPGA device capabilities by the automatic logic mapping to additive carry chain"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Preuβer",
        "given": "T.B."
      },
      {
        "family": "Zabel",
        "given": "M."
      },
      {
        "given": "Spallek"
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "20th IEEE Symposium on Computer Arithmetic (ARITH"
    ],
    "date": [
      "2011"
    ],
    "pages": [
      "95–102"
    ],
    "title": [
      "R.G.: Accelerating computations on FPGA carry chains by operand compaction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "S."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Chow",
        "given": "P."
      },
      {
        "family": "Lewis",
        "given": "D."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE J. Solid-State Circ"
    ],
    "date": [
      "1992"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "281–287"
    ],
    "title": [
      "The effect of logic block architecture on FPGA performance"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Vazquez",
        "given": "M."
      },
      {
        "family": "Sutter",
        "given": "G."
      },
      {
        "family": "Bioul",
        "given": "G."
      },
      {
        "given": "Deschamps"
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "International Conference on Reconfigurable Computing and FPGAs (ReConFig"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "42–47"
    ],
    "title": [
      "J.P.: Decimal adders/subtractors in FPGA: Efficient 6-input LUT implementations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Woo"
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of the Third International ACM Symposium on Field-Programmable Gate Arrays"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "90–96"
    ],
    "title": [
      "N.-S.: Revisiting the cascade circuit in logic cells of lookup table based FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "20."
    ],
    "issue": [
      "5)"
    ],
    "note": [
      "Cited 26 Jan 2012"
    ],
    "title": [
      "Xilinx Inc.: Virtex-5 FPGA XtremeDSP Design Considerations User Guide"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/support/documentation/user_guides/ug193.pdf."
    ],
    "volume": [
      "3"
    ]
  },
  {
    "citation-number": [
      "21."
    ],
    "issue": [
      "3)"
    ],
    "note": [
      "Cited 6 Sep 2009"
    ],
    "title": [
      "Xilinx Inc.: Virtex-5 Libraries Guide for HDL Design"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/"
    ],
    "volume": [
      "11"
    ]
  },
  {
    "citation-number": [
      "22."
    ],
    "issue": [
      "3)"
    ],
    "note": [
      "com/support/documentation/user_guides/ug369.pdf. Cited 14 Feb 2011"
    ],
    "title": [
      "Xilinx Inc.: Virtex-6 FPGA DSP48E1 Slice User Guide"
    ],
    "type": null,
    "url": [
      "http://www.xilinx."
    ],
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Xu",
        "given": "S."
      },
      {
        "family": "Fahmy",
        "given": "S.A."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "21st Annual International IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM"
    ],
    "date": [
      "2013"
    ],
    "pages": [
      "198–201"
    ],
    "title": [
      "McLoughlin I.V.: Efficient large integer squarers on FPGA"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zicari",
        "given": "P."
      },
      {
        "given": "Perri"
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "15th IEEE Mediterranean Electrotechnical Conference (MELECON"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "304–308"
    ],
    "title": [
      "S.: A fast carry chain adder for Virtex-5 FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cosoroaba",
        "given": "A."
      },
      {
        "family": "Rivoallon",
        "given": "F."
      },
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "2006-07"
    ],
    "note": [
      "WP245 (v1.1.1).",
      "xilinx.com/support/documentation/white_papers/wp245.pdf. Cited 7"
    ],
    "title": [
      "White Paper: Virtex-5 Family of FPGAs, Achieving Higher System Performance with the Virtex-5 Family of FPGAs"
    ],
    "type": null,
    "url": [
      "http://www."
    ]
  },
  {
    "author": [
      {
        "family": "Mehta",
        "given": "N."
      },
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "2."
    ],
    "note": [
      "pdf. Cited 6 Mar 2012"
    ],
    "title": [
      "Xilinx 7 series FPGAs: the logical advantage, WP405 (v1.0"
    ],
    "type": null,
    "url": [
      "http://"
    ]
  },
  {
    "citation-number": [
      "3."
    ],
    "note": [
      "Cited 25 Oct 2011"
    ],
    "title": [
      "Xilinx Inc.: Spartan-6 family overview, DS160 (v2.0"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/support/"
    ]
  },
  {
    "citation-number": [
      "4."
    ],
    "note": [
      "Cited 6 Feb 2009"
    ],
    "title": [
      "Xilinx Inc.: Virtex-5 family overview, DS100 (v5.0"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/support/"
    ]
  },
  {
    "citation-number": [
      "5."
    ],
    "issue": [
      "4)"
    ],
    "note": [
      "Cited 16 Mar 2012"
    ],
    "title": [
      "Xilinx Inc.: Virtex-5 FPGA user guide"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/support/"
    ],
    "volume": [
      "5"
    ]
  },
  {
    "citation-number": [
      "6."
    ],
    "note": [
      "Cited 26 Jan 2012"
    ],
    "title": [
      "Xilinx Inc.: Virtex-5 FPGA xtremeDSP design considerations user guide, UG193 (v3.5"
    ],
    "type": null,
    "url": [
      "http://"
    ]
  },
  {
    "citation-number": [
      "7."
    ],
    "note": [
      "Cited 6 Sep 2009"
    ],
    "title": [
      "Xilinx Inc.: Virtex-5 libraries guide for HDL designs, UG621 (v11.3"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/"
    ]
  },
  {
    "citation-number": [
      "8."
    ],
    "note": [
      "Cited 3 Feb 2012"
    ],
    "title": [
      "Xilinx Inc.: Virtex-6 FPGA configurable logic block, UG364 (v1.2"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/"
    ]
  },
  {
    "citation-number": [
      "9."
    ],
    "date": [
      "2012-01-19"
    ],
    "title": [
      "Xilinx Inc.: Virtex-6 family overview, DS150 (v2.4"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/support/"
    ]
  },
  {
    "citation-number": [
      "10."
    ],
    "issue": [
      "3)"
    ],
    "note": [
      "Cited 14 Feb 2011"
    ],
    "title": [
      "Xilinx Inc.: Virtex-6 FPGA DSP48E1 slice user guide"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/"
    ],
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Cortadella",
        "given": "J."
      },
      {
        "family": "Llabería",
        "given": "J."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1992"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1484–1487"
    ],
    "title": [
      "Evaluation of A + B = K conditions without carry propagation"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publisher"
    ],
    "title": [
      "Logic Synthesis and Verification Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Preuβer",
        "given": "T.B."
      },
      {
        "given": "Spallek"
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of the International Conference on Field Programmable Logic and Applications (FPL"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "604–608"
    ],
    "title": [
      "R.G.: Mapping basic prefix computations to fast carry–chain structures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Roy",
        "given": "S.S."
      },
      {
        "family": "Rebeiro",
        "given": "C."
      },
      {
        "family": "Mukhopadhyay",
        "given": "D."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Design, Automation and Test in Europe Conference and Exhibition (DATE"
    ],
    "date": [
      "2011"
    ],
    "pages": [
      "1–6"
    ],
    "title": [
      "Theoretical modeling of the Itoh-tsujii inversion algorithm for enhanced performance on k–LUT based FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Verma",
        "given": "A.K."
      },
      {
        "family": "Brisk",
        "given": "P."
      },
      {
        "given": "Ienne"
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of the 19th IEEE Symposium on Computer Arithmetic (ARITH"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "213–218"
    ],
    "title": [
      "J.P.: Challenges in automatic optimization of arithmetic circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Weste",
        "given": "N.H.E."
      },
      {
        "family": "Harris",
        "given": "D."
      },
      {
        "given": "Banerjee"
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "2011"
    ],
    "edition": [
      "3rd edn"
    ],
    "publisher": [
      "Pearson"
    ],
    "title": [
      "A.: CMOS VLSI Design: A Circuits and Systems Perspective"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Athow",
        "given": "J.L."
      },
      {
        "given": "Al-Khalili"
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "15th IEEE International Conference on Electronics, Circuits and Systems (ICECS"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "1300–1303"
    ],
    "title": [
      "A.J.: Implementation of large–integer hardware multiplier in Xilinx FPGA"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brent",
        "given": "R.P."
      },
      {
        "given": "Kung"
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "260–264"
    ],
    "title": [
      "H.T.: A regular layout for parallel adders"
    ],
    "type": "article-journal",
    "volume": [
      "C–31(3"
    ]
  },
  {
    "author": [
      {
        "family": "C.R",
        "given": "Baugh"
      },
      {
        "given": "Wooley"
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1973"
    ],
    "pages": [
      "1045–1047"
    ],
    "title": [
      "B.A.: A two’s complement parallel array multiplication algorithm"
    ],
    "type": "article-journal",
    "volume": [
      "C–22(12"
    ]
  },
  {
    "author": [
      {
        "family": "Chapman",
        "given": "K."
      },
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "4."
    ],
    "note": [
      "Cited 22 May 2008"
    ],
    "title": [
      "Saving costs with the SRL16E, white paper: Xilinx FPGAs WP271 (v1.0"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/support/documentation/white_papers/wp271.pdf"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "G."
      },
      {
        "given": "Liu"
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "134–136"
    ],
    "title": [
      "F.: Proofs of correctness and properties of integer adder circuits"
    ],
    "type": "article-journal",
    "volume": [
      "59"
    ]
  },
  {
    "author": [
      {
        "family": "Dinechin",
        "given": "F.",
        "particle": "de"
      },
      {
        "family": "Pasca",
        "given": "B."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Des. Test Comput"
    ],
    "date": [
      "2011"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "18–27"
    ],
    "title": [
      "Designing custom arithmetic data paths with FloPoCo"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Dinechin",
        "given": "F.de"
      },
      {
        "family": "Pasca",
        "given": "B."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "International Conference on Field Programmable Logic and Applications (FPL"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "250–255"
    ],
    "title": [
      "Large multipliers with fewer DSP blocks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Feng",
        "given": "L."
      },
      {
        "family": "QingPing",
        "given": "T."
      },
      {
        "given": "Ait"
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Sci. China Inf. Sci"
    ],
    "date": [
      "2012"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1949–1960"
    ],
    "title": [
      "M.O.: Formal proof of integer adders using all-prefix-sums operation"
    ],
    "type": "article-journal",
    "volume": [
      "55"
    ]
  },
  {
    "author": [
      {
        "family": "Griesbach",
        "given": "W.R."
      },
      {
        "given": "Kolagotla"
      }
    ],
    "citation-number": [
      "9."
    ],
    "genre": [
      "U.S. Patent 6,018,758"
    ],
    "note": [
      "Available:",
      "US6018758 Cited 25 Jan. 2000"
    ],
    "title": [
      "R.K.: Squarer With Diagonal Row Merged Into Folded Partial Product Array"
    ],
    "type": "patent",
    "url": [
      "http://www.google.com.ar/patents/"
    ]
  },
  {
    "author": [
      {
        "family": "Hormigo",
        "given": "J."
      },
      {
        "family": "Jaime",
        "given": "F.J."
      },
      {
        "family": "Villalba",
        "given": "J."
      },
      {
        "given": "Zapata"
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "20th IEEE International Conference on Application–specific Systems, Architectures and Processors (ASAP"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "207–210"
    ],
    "title": [
      "E.L.: Efficient implementation of carry–save adders in FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kolagotla",
        "given": "R.K."
      },
      {
        "family": "Griesbach",
        "given": "W.R."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Electron. Lett. J"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "47–48"
    ],
    "title": [
      "Srinivas, H.R.: VLSI Implementation of 350 MHz 0.35μm 8 bit merged squarer"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "given": "Koren"
      }
    ],
    "citation-number": [
      "12."
    ],
    "date": [
      "2002"
    ],
    "edition": [
      "2nd edn. A"
    ],
    "location": [
      "Natick"
    ],
    "publisher": [
      "K. Peters, Ltd"
    ],
    "title": [
      "I.: Computer Arithmetic Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kroft",
        "given": "D."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1974"
    ],
    "pages": [
      "1327–1327"
    ],
    "title": [
      "Comments on a two’s complement parallel array multiplication"
    ],
    "type": "article-journal",
    "volume": [
      "C–23(12"
    ]
  },
  {
    "author": [
      {
        "family": "Parhami",
        "given": "B."
      }
    ],
    "citation-number": [
      "14."
    ],
    "date": [
      "2000"
    ],
    "edition": [
      "2nd edn"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Oxford University Press"
    ],
    "title": [
      "Computer Arithmetic: Algorithms and Hardware Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Parhi",
        "given": "K.K."
      }
    ],
    "citation-number": [
      "15."
    ],
    "date": [
      "2007"
    ],
    "location": [
      "New Delhi"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "VLSI Digital Signal Processing Systems: Design and Implementation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Perri",
        "given": "S."
      },
      {
        "family": "Zicari",
        "given": "P."
      },
      {
        "family": "Corsonello",
        "given": "P."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "15th IEEE Mediterranean Electrotechnical Conference (MELECON"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "309–313"
    ],
    "title": [
      "Efficient Absolute Difference Circuits in Virtex–5 FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems, and Computers"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Wires, K.E., Schulte, M.J., Marquette, L.P., Balzola, P.I"
    ],
    "pages": [
      "1215–1219"
    ],
    "title": [
      "Combined Unsigned and Two’s Complement Squarers"
    ],
    "type": "paper-conference",
    "volume": [
      "2"
    ]
  },
  {
    "citation-number": [
      "18."
    ],
    "issue": [
      "5)"
    ],
    "note": [
      "Cited 6 Aug 2013"
    ],
    "title": [
      "Xilinx Inc.: 7 Series FPGAs configurable logic block"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/"
    ],
    "volume": [
      "1"
    ]
  },
  {
    "citation-number": [
      "19."
    ],
    "note": [
      "Cited 20 May 2005"
    ],
    "title": [
      "Xilinx Inc.: Application note: spartan–3 FPGA series, using look–up tables as shift registers (SRL16) in spartan–3 generation FPGAs"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/support/documentation/"
    ]
  },
  {
    "citation-number": [
      "20."
    ],
    "note": [
      "Cited 23 Feb 2010"
    ],
    "title": [
      "Xilinx Inc.: Spartan-6 FPGA configurable logic block, UG384"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/"
    ]
  },
  {
    "citation-number": [
      "21."
    ],
    "issue": [
      "5)"
    ],
    "note": [
      "Cited 26 Jan 2012"
    ],
    "title": [
      "Xilinx Inc.: Virtex–5 FPGA XtremeDSP design considerations user guide"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/support/documentation/user_guides/ug193.pdf"
    ],
    "volume": [
      "3"
    ]
  },
  {
    "citation-number": [
      "22."
    ],
    "note": [
      "Cited 6 Sep 2009"
    ],
    "title": [
      "Xilinx Inc.: Virtex–5 libraries guide for HDL designs, UG621 (v11.3"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/"
    ]
  },
  {
    "citation-number": [
      "23."
    ],
    "note": [
      "Cited 3 Feb 2012"
    ],
    "title": [
      "Xilinx Inc.: Virtex-6 FPGA configurable logic block, UG364 (v1.2"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Zicari",
        "given": "P."
      },
      {
        "given": "Perri"
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "15th IEEE Mediterranean Electrotechnical Conference (MELECON"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "304–308"
    ],
    "title": [
      "S.: A Fast Carry Chain Adder for Virtex–5 FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Perri",
        "given": "S."
      },
      {
        "family": "Zicari",
        "given": "P."
      },
      {
        "given": "Corsonello"
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proceedings of the15th IEEE Mediterranean Electrotechnical Conference (MELECON"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "309–313"
    ],
    "title": [
      "P.: Efficient absolute difference circuits in Virtex-5 FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stan",
        "given": "M.R."
      },
      {
        "family": "Tenca",
        "given": "A.F."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "722–735"
    ],
    "title": [
      "Ercegovac, M.D.: Long and fast up/down counters"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "citation-number": [
      "3."
    ],
    "note": [
      "Cited 6 Sep 2009"
    ],
    "title": [
      "Xilinx Inc.: Virtex-5 libraries guide for HDL designs, UG621 (v11.3"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/"
    ]
  },
  {
    "citation-number": [
      "4."
    ],
    "note": [
      "Cited 26 Jan 2012"
    ],
    "title": [
      "Xilinx Inc.: Virtex-5 FPGA xtremeDSP design considerations user guide, UG193 (v3.5"
    ],
    "type": null,
    "url": [
      "http://"
    ]
  },
  {
    "author": [
      {
        "family": "Ahmed",
        "given": "T."
      },
      {
        "family": "Kundarewich",
        "given": "P.D."
      },
      {
        "given": "Anderson"
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "ACM Trans. Reconfigurable Technol. Syst. (TRETS"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "18"
    ],
    "title": [
      "J.H.: Packing techniques for Virtex-5 FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Areibi",
        "given": "S."
      },
      {
        "family": "Grewal",
        "given": "G."
      },
      {
        "family": "Banerji",
        "given": "D."
      },
      {
        "family": "Du",
        "given": "P."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Can. J. Electr. Comput. Eng"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "53–64"
    ],
    "title": [
      "Hierarchical FPGA placement"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Cattell",
        "given": "K.Muzio"
      },
      {
        "given": "J."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1991"
    ],
    "note": [
      "Issue: 163."
    ],
    "publisher": [
      "University of Victoria (B.C.) Department of Computer Science"
    ],
    "title": [
      "Technical Report: Tables of linear cellular automata for minimal weight primitive polynomials of degrees upto 300"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Cattell",
        "given": "K."
      },
      {
        "given": "Muzio"
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Circuits and Syst"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "325–335"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "J.C.: Synthesis of one-dimensional linear hybrid Cellular Automata"
    ],
    "translator": [
      {
        "family": "Integ",
        "given": "Comput-Aided Des"
      }
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Chaudhuri",
        "given": "P.P."
      },
      {
        "family": "Chowdhury",
        "given": "D.R."
      },
      {
        "family": "Nandi",
        "given": "S."
      },
      {
        "family": "Chattopadhyay",
        "given": "S."
      },
      {
        "family": "Chattopadhyay",
        "given": "S."
      },
      {
        "family": "Roy",
        "given": "S."
      },
      {
        "given": "Chaudhuri"
      }
    ],
    "citation-number": [
      "92"
    ],
    "container-title": [
      "Proceedings of the 8th International Conference on VLSI Design",
      "Proceedings of the 7th International Conference on VLSI Design",
      "Efficient characterization of Cellular Automata. IEE Proc. E Compu. Digital Techn",
      "IEEE Comput. Soc. Press",
      "IEEE Trans. Comput"
    ],
    "date": [
      "1997",
      "1995",
      "1994",
      "1995",
      "1990"
    ],
    "issue": [
      "3",
      "1"
    ],
    "location": [
      "Chowdhury, D.R., Chaudhuri, P.P",
      "Chowdhury, D.R., Gupta, I.S., Chaudhuri, P.P"
    ],
    "pages": [
      "6",
      "57–62",
      "283–286",
      "8",
      "371–382",
      "9",
      "81–87"
    ],
    "producer": [
      {
        "family": "Das",
        "given": "A.K."
      },
      {
        "family": "Ganguly",
        "given": "A."
      },
      {
        "family": "Dasgupta",
        "given": "A."
      },
      {
        "family": "Bhawmik",
        "given": "S."
      },
      {
        "family": "Chaudhuri",
        "given": "P.P."
      }
    ],
    "publisher": [
      "Architecture",
      "CA-based"
    ],
    "title": [
      "6 Compact FPGA Implementation of Linear Cellular Automata 5",
      "Additive Cellular Automata theory and its application",
      "P.P.: Technology mapping on a multi-output logic module built around Cellular Automata array for a new FPGA architecture",
      "for VLSI design of CA based byte error correcting code decoders",
      "byte error-correcting code"
    ],
    "type": "article-journal",
    "volume": [
      "1",
      "7",
      "44",
      "137"
    ]
  },
  {
    "author": [
      {
        "family": "Halbach",
        "given": "M."
      },
      {
        "family": "Hoffmann",
        "given": "R."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of the 18th International Parallel and Distributed Processing Symposium"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "258–262"
    ],
    "title": [
      "Implementing Cellular Automata in FPGA logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mukhopadhyay",
        "given": "D."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "J. Cellular Autom"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "1–2"
    ],
    "pages": [
      "139–155"
    ],
    "title": [
      "Group properties of non-linear Cellular Automata"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Nandi",
        "given": "S."
      },
      {
        "family": "Rambabu",
        "given": "C."
      },
      {
        "given": "Chaudhuri"
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of the 4th International Symposium on Parallel Architectures, Algorithms, and Networks (I-SPAN"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "158–165"
    ],
    "title": [
      "P.P.: A VLSI Architecture for Cellular Automata based reed-solomon decoder"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Palchaudhuri",
        "given": "A."
      },
      {
        "family": "Chakraborty",
        "given": "R.S."
      },
      {
        "family": "Salman",
        "given": "M."
      },
      {
        "family": "Kardas",
        "given": "S."
      },
      {
        "family": "Mukhopadhyay",
        "given": "D."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Cellular Automata - 11th International Conference on Cellular Automata for Research and Industry (ACRI), Series Lecture Notes in Computer Science"
    ],
    "date": [
      "2014"
    ],
    "pages": [
      "388–397"
    ],
    "title": [
      "Highly Compact Automated Implementation of Linear CA on FPGAs"
    ],
    "type": "paper-conference",
    "volume": [
      "8751"
    ]
  },
  {
    "author": [
      {
        "given": "Sarkar"
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "ACM Comput. Surv. (CSUR"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "80–107"
    ],
    "title": [
      "P.: A brief history of Cellular Automata"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Sirakoulis",
        "given": "G.C."
      },
      {
        "family": "Karafyllidis",
        "given": "I."
      },
      {
        "family": "Thanailakis",
        "given": "A."
      },
      {
        "given": "Mardiris"
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Adv. Eng. Softw"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "189–202"
    ],
    "title": [
      "V.: A methodology for VLSI implementation of Cellular Automata algorithms using VHDL"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Torres-Huitzil",
        "given": "C."
      },
      {
        "family": "Delgadillo-Escobar",
        "given": "M."
      },
      {
        "given": "Nuno-Maganda"
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEICE Electron. Express"
    ],
    "date": [
      "2012"
    ],
    "issue": [
      "17"
    ],
    "pages": [
      "1391–1396"
    ],
    "title": [
      "M.: Comparison between 2D Cellular Automata based pseudorandom number generators"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Bardell",
        "given": "P.H."
      },
      {
        "family": "McAnney",
        "given": "W.H."
      },
      {
        "family": "Savir",
        "given": "J."
      }
    ],
    "citation-number": [
      "17."
    ],
    "date": [
      "1987"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Built-In Test for VLSI: Pseudorandom Techniques"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Amira",
        "given": "A."
      },
      {
        "family": "Bensaali",
        "given": "F."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Workshop on Signal Processing Systems (SiPS"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "75–79"
    ],
    "title": [
      "An FPGA based parameterisable system for matrix product implementation"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Amira",
        "given": "A."
      },
      {
        "family": "Bouridane",
        "given": "A."
      },
      {
        "family": "Milligan",
        "given": "P."
      },
      {
        "given": "Sage"
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Workshop on Signal Processing Systems (SiPS"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "356–364"
    ],
    "title": [
      "P.: A high throughput FPGA implementation of a bit-level matrix product"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Brent",
        "given": "R.P."
      },
      {
        "given": "Kung"
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE 7th Symposium on Computer Arithmetic (ARITH"
    ],
    "date": [
      "1985"
    ],
    "pages": [
      "118–125"
    ],
    "title": [
      "H.T.: A systolic algorithm for integer GCD computation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hormigo",
        "given": "J."
      },
      {
        "family": "Caffarena",
        "given": "G."
      },
      {
        "family": "Oliver",
        "given": "J.P."
      },
      {
        "family": "Boemo",
        "given": "E."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "ACM Trans. Reconfigurable Technol. Syst"
    ],
    "date": [
      "2013"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "14 1–14 17"
    ],
    "title": [
      "Self-reconfigurable constant multiplier for FPGA"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Kumm",
        "given": "M."
      },
      {
        "family": "Moller",
        "given": "K."
      },
      {
        "family": "Zipf",
        "given": "P."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC"
    ],
    "date": [
      "2013"
    ],
    "pages": [
      "1–8"
    ],
    "title": [
      "Dynamically reconfigurable FIR filter architectures with fast reconfiguration"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Kumm",
        "given": "M."
      },
      {
        "family": "Moller",
        "given": "K."
      },
      {
        "family": "Zipf",
        "given": "P."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "2013"
    ],
    "pages": [
      "2054–2057"
    ],
    "title": [
      "Partial LUT size analysis in distributed arithmetic FIR filter on FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kumm",
        "given": "M."
      },
      {
        "family": "Moller",
        "given": "K."
      },
      {
        "family": "Zipf",
        "given": "P."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "2013"
    ],
    "pages": [
      "2058–2061"
    ],
    "title": [
      "Reconfigurable FIR filter using distributed arithmetic on FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Meyer-Baese"
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Signals and Communication Technology"
    ],
    "date": [
      "2007"
    ],
    "edition": [
      "3rd edn"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "U.: Digital Signal Processing with Field Programmable Gate Arrays"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Parhi",
        "given": "K.K."
      }
    ],
    "citation-number": [
      "9."
    ],
    "date": [
      "2007"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "VLSI Digital Signal Processing Systems: Design and Implementation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Stehlé",
        "given": "D."
      },
      {
        "given": "Zimmermann"
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of ANTS’04. Lecture Notes in Computer Science"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "411–425,"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "P.: A binary recursive Gcd algorithm"
    ],
    "type": "paper-conference",
    "volume": [
      "3076"
    ]
  },
  {
    "author": [
      {
        "given": "White"
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE ASSP Mag"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "4–19"
    ],
    "title": [
      "S.A.: Applications of distributed arithmetic to digital signal processing: a tutorial review"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "given": "Wirthlin"
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "J. VLSI Signal Process. Syst"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "7–15"
    ],
    "title": [
      "M.J.: Constant coefficient multiplication using look-up tables"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "citation-number": [
      "13."
    ],
    "issue": [
      "3)"
    ],
    "note": [
      "Accessed 6 Sept 2009"
    ],
    "title": [
      "Xilinx Inc.: Virtex-5 libraries guide for HDL designs"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/"
    ],
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "Y."
      },
      {
        "family": "Zhao",
        "given": "W."
      },
      {
        "family": "Inoue",
        "given": "Y."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "1130–1133"
    ],
    "title": [
      "High-performance systolic arrays for band matrix multiplication"
    ],
    "type": "paper-conference",
    "volume": [
      "2"
    ]
  },
  {
    "citation-number": [
      "1."
    ],
    "note": [
      "altera.com/literature/ug/ug_low_level.pdf. Cited 30 April 2007"
    ],
    "title": [
      "Altera Inc.: Designing with low–level primitives user guide, Altera Corporation"
    ],
    "type": null,
    "url": [
      "http://www."
    ]
  },
  {
    "author": [
      {
        "family": "Chowdhury",
        "given": "D.R."
      },
      {
        "family": "Sengupta",
        "given": "I."
      },
      {
        "given": "Chaudhuri"
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "J. Electron. Test. Theory Appl"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "67–82"
    ],
    "title": [
      "P.P.: A class of two dimensional cellular automata and their applications in random pattern testing"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Kilts",
        "given": "S."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "2007"
    ],
    "location": [
      "New Jersey"
    ],
    "publisher": [
      "Wiley-IEEE Press"
    ],
    "title": [
      "Advanced FPGA Design Architecture, Implementation and Optimization"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Lala"
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "2008"
    ],
    "location": [
      "San Mateo"
    ],
    "publisher": [
      "Morgan & Claypool Publishers"
    ],
    "title": [
      "P.K.: An Introduction to Logic Circuit Testing. Synthesis Lectures on Digital Circuits and Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Lim",
        "given": "S."
      },
      {
        "family": "Miller",
        "given": "A."
      },
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Electron. Lett"
    ],
    "date": [
      "1970"
    ],
    "issue": [
      "1)",
      "10"
    ],
    "location": [
      "Majithia, J.C"
    ],
    "note": [
      "polito.it/didattica/corsiddc/01NVD/Matappnote/Xapp220LinSFR.pdf. Cited 11 Jan 2001 6."
    ],
    "pages": [
      "303–304"
    ],
    "publisher": [
      "Nonrestoring"
    ],
    "title": [
      "Application Note: Virtex Series, Virtex–II Series and Spartan–II Family, LFSRs as Functional Blocks in Wireless Applications",
      "binary division using a cellular array"
    ],
    "type": "article-journal",
    "url": [
      "http://areeweb."
    ],
    "volume": [
      "1",
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Majithia",
        "given": "J.C."
      },
      {
        "given": "Kitai"
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1971"
    ],
    "pages": [
      "1617–1618"
    ],
    "title": [
      "R.: A cellular array for the nonrestoring extraction of square roots"
    ],
    "type": "article-journal",
    "volume": [
      "C-20(12"
    ]
  },
  {
    "author": [
      {
        "family": "Tomassini",
        "given": "M."
      },
      {
        "family": "Sipper",
        "given": "M."
      },
      {
        "family": "Perrenoud",
        "given": "M."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1146–1151"
    ],
    "title": [
      "On the generation of high-quality random numbers by two-dimensional cellular automata"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "given": "Volder"
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IRE Trans. Electron. Comput"
    ],
    "date": [
      "1959"
    ],
    "pages": [
      "330–334"
    ],
    "title": [
      "J.E.: The CORDIC Trigonometric computing technique"
    ],
    "type": "article-journal",
    "volume": [
      "EC–8(3"
    ]
  },
  {
    "author": [
      {
        "family": "Palchaudhuri",
        "given": "A."
      },
      {
        "family": "Chakraborty",
        "given": "R.S."
      }
    ],
    "note": [
      "Springer Series in Advanced Microelectronics 51,"
    ],
    "title": [
      "High Performance Integer Arithmetic Circuit Design on FPGA"
    ],
    "type": null
  }
]
