#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Tue Mar  1 13:01:40 2016
# Process ID: 7441
# Current directory: /home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [/home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [/home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.srcs/constrs_1/imports/Tutorial1/ZYBO_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.srcs/constrs_1/imports/Tutorial1/ZYBO_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.srcs/constrs_1/imports/Tutorial1/ZYBO_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.srcs/constrs_1/imports/Tutorial1/ZYBO_Master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.srcs/constrs_1/imports/Tutorial1/ZYBO_Master.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.srcs/constrs_1/imports/Tutorial1/ZYBO_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.srcs/constrs_1/imports/Tutorial1/ZYBO_Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.srcs/constrs_1/imports/Tutorial1/ZYBO_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.srcs/constrs_1/imports/Tutorial1/ZYBO_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.srcs/constrs_1/imports/Tutorial1/ZYBO_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.srcs/constrs_1/imports/Tutorial1/ZYBO_Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.srcs/constrs_1/imports/Tutorial1/ZYBO_Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.srcs/constrs_1/imports/Tutorial1/ZYBO_Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.srcs/constrs_1/imports/Tutorial1/ZYBO_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.srcs/constrs_1/imports/Tutorial1/ZYBO_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.srcs/constrs_1/imports/Tutorial1/ZYBO_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.srcs/constrs_1/imports/Tutorial1/ZYBO_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.srcs/constrs_1/imports/Tutorial1/ZYBO_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2016.02' and will expire in -1 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1267.168 ; gain = 37.016 ; free physical = 2081 ; free virtual = 8282
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1b49f7bb2

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 206828659

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1657.660 ; gain = 0.000 ; free physical = 1735 ; free virtual = 7937

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 63 cells.
Phase 2 Constant Propagation | Checksum: 183e79684

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1657.660 ; gain = 0.000 ; free physical = 1735 ; free virtual = 7936

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 243 unconnected nets.
INFO: [Opt 31-11] Eliminated 282 unconnected cells.
Phase 3 Sweep | Checksum: 2413d7b4f

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.86 . Memory (MB): peak = 1657.660 ; gain = 0.000 ; free physical = 1735 ; free virtual = 7936

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1657.660 ; gain = 0.000 ; free physical = 1735 ; free virtual = 7936
Ending Logic Optimization Task | Checksum: 2413d7b4f

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1657.660 ; gain = 0.000 ; free physical = 1735 ; free virtual = 7936

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2413d7b4f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1657.660 ; gain = 0.000 ; free physical = 1735 ; free virtual = 7936
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1657.660 ; gain = 436.512 ; free physical = 1735 ; free virtual = 7936
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1689.676 ; gain = 0.000 ; free physical = 1733 ; free virtual = 7936
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2016.02' and will expire in -1 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1689.684 ; gain = 0.000 ; free physical = 1731 ; free virtual = 7934
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1689.684 ; gain = 0.000 ; free physical = 1731 ; free virtual = 7934

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 98566580

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1689.684 ; gain = 0.000 ; free physical = 1731 ; free virtual = 7934
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 98566580

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1697.676 ; gain = 7.992 ; free physical = 1731 ; free virtual = 7934

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 98566580

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.86 . Memory (MB): peak = 1697.676 ; gain = 7.992 ; free physical = 1731 ; free virtual = 7934

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 911bb560

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.86 . Memory (MB): peak = 1697.676 ; gain = 7.992 ; free physical = 1731 ; free virtual = 7934
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d0fc72bc

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1697.676 ; gain = 7.992 ; free physical = 1731 ; free virtual = 7934

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1f95feaf3

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.93 . Memory (MB): peak = 1697.676 ; gain = 7.992 ; free physical = 1731 ; free virtual = 7934
Phase 1.2.1 Place Init Design | Checksum: 137c2d1f7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1708.320 ; gain = 18.637 ; free physical = 1724 ; free virtual = 7926
Phase 1.2 Build Placer Netlist Model | Checksum: 137c2d1f7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1708.320 ; gain = 18.637 ; free physical = 1724 ; free virtual = 7926

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 137c2d1f7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1708.320 ; gain = 18.637 ; free physical = 1724 ; free virtual = 7926
Phase 1.3 Constrain Clocks/Macros | Checksum: 137c2d1f7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1708.320 ; gain = 18.637 ; free physical = 1724 ; free virtual = 7926
Phase 1 Placer Initialization | Checksum: 137c2d1f7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1708.320 ; gain = 18.637 ; free physical = 1724 ; free virtual = 7926

Phase 2 Global Placement
SimPL: WL = 78698 (12953, 65745)
SimPL: WL = 78800 (12900, 65900)
SimPL: WL = 79142 (12900, 66242)
SimPL: WL = 78830 (12900, 65930)
SimPL: WL = 79110 (12900, 66210)
Phase 2 Global Placement | Checksum: 1862c134b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1722 ; free virtual = 7924

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1862c134b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1722 ; free virtual = 7924

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2152fa792

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1720 ; free virtual = 7922

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19f727f95

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1720 ; free virtual = 7922

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 19f727f95

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1720 ; free virtual = 7922

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1a695287c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1720 ; free virtual = 7922

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1a695287c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1720 ; free virtual = 7922

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 25b531227

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1710 ; free virtual = 7921
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 25b531227

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1709 ; free virtual = 7921

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 25b531227

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1708 ; free virtual = 7920

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 25b531227

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1717 ; free virtual = 7920
Phase 3.7 Small Shape Detail Placement | Checksum: 25b531227

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1722 ; free virtual = 7924

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 219bfba0d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1723 ; free virtual = 7925
Phase 3 Detail Placement | Checksum: 219bfba0d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1723 ; free virtual = 7925

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1d881aa5d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1723 ; free virtual = 7925

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1d881aa5d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1723 ; free virtual = 7925

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1d881aa5d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1723 ; free virtual = 7925

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 18621279f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1723 ; free virtual = 7925
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 18621279f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1723 ; free virtual = 7925
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 18621279f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1723 ; free virtual = 7925

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.178. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 17a411174

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1723 ; free virtual = 7925
Phase 4.1.3 Post Placement Optimization | Checksum: 17a411174

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1723 ; free virtual = 7925
Phase 4.1 Post Commit Optimization | Checksum: 17a411174

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1723 ; free virtual = 7925

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 17a411174

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1723 ; free virtual = 7925

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 17a411174

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1723 ; free virtual = 7925

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 17a411174

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1723 ; free virtual = 7925
Phase 4.4 Placer Reporting | Checksum: 17a411174

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1723 ; free virtual = 7925

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1986b398f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1723 ; free virtual = 7925
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1986b398f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1723 ; free virtual = 7925
Ending Placer Task | Checksum: 11526b985

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1732.332 ; gain = 42.648 ; free physical = 1723 ; free virtual = 7925
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1732.332 ; gain = 0.000 ; free physical = 1719 ; free virtual = 7925
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1732.332 ; gain = 0.000 ; free physical = 1714 ; free virtual = 7917
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1732.332 ; gain = 0.000 ; free physical = 1715 ; free virtual = 7918
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1732.332 ; gain = 0.000 ; free physical = 1714 ; free virtual = 7917
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2016.02' and will expire in -1 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 8add53aa ConstDB: 0 ShapeSum: 8a4965db RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: df960d7b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1741.324 ; gain = 8.992 ; free physical = 1654 ; free virtual = 7858

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: df960d7b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1746.324 ; gain = 13.992 ; free physical = 1654 ; free virtual = 7857

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: df960d7b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1760.324 ; gain = 27.992 ; free physical = 1640 ; free virtual = 7844
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1403eb179

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1770.324 ; gain = 37.992 ; free physical = 1630 ; free virtual = 7833
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.189 | TNS=0.000  | WHS=-0.144 | THS=-13.856|

Phase 2 Router Initialization | Checksum: 12bff5d05

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1770.324 ; gain = 37.992 ; free physical = 1630 ; free virtual = 7833

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10baf2433

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1770.324 ; gain = 37.992 ; free physical = 1630 ; free virtual = 7833

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 235412c2f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1770.324 ; gain = 37.992 ; free physical = 1630 ; free virtual = 7833
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.473 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 8046cd05

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1770.324 ; gain = 37.992 ; free physical = 1630 ; free virtual = 7833

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 146ddecfc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1770.324 ; gain = 37.992 ; free physical = 1630 ; free virtual = 7833
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.473 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: eaf881a2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1770.324 ; gain = 37.992 ; free physical = 1630 ; free virtual = 7833
Phase 4 Rip-up And Reroute | Checksum: eaf881a2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1770.324 ; gain = 37.992 ; free physical = 1630 ; free virtual = 7833

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b3ee47a6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1770.324 ; gain = 37.992 ; free physical = 1630 ; free virtual = 7833
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.588 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1b3ee47a6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1770.324 ; gain = 37.992 ; free physical = 1630 ; free virtual = 7833

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b3ee47a6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1770.324 ; gain = 37.992 ; free physical = 1630 ; free virtual = 7833
Phase 5 Delay and Skew Optimization | Checksum: 1b3ee47a6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1770.324 ; gain = 37.992 ; free physical = 1630 ; free virtual = 7833

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: f5c92bbd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1770.324 ; gain = 37.992 ; free physical = 1630 ; free virtual = 7833
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.588 | TNS=0.000  | WHS=0.062  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 17a8bc416

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1770.324 ; gain = 37.992 ; free physical = 1630 ; free virtual = 7833

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.338823 %
  Global Horizontal Routing Utilization  = 0.461397 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: d3c3a327

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1770.324 ; gain = 37.992 ; free physical = 1630 ; free virtual = 7833

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d3c3a327

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1770.324 ; gain = 37.992 ; free physical = 1630 ; free virtual = 7833

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a570c528

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1770.324 ; gain = 37.992 ; free physical = 1630 ; free virtual = 7833

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.588 | TNS=0.000  | WHS=0.062  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a570c528

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1770.324 ; gain = 37.992 ; free physical = 1630 ; free virtual = 7833
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1770.324 ; gain = 37.992 ; free physical = 1630 ; free virtual = 7833

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1770.324 ; gain = 37.992 ; free physical = 1630 ; free virtual = 7833
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1770.324 ; gain = 0.000 ; free physical = 1626 ; free virtual = 7834
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lbsaldanha/workspace_Vivado/Tutorial1/Tutorial1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Mar  1 13:02:17 2016...
