

================================================================
== Vitis HLS Report for 'gaincontrol_3_13_1080_1920_1_s'
================================================================
* Date:           Wed Sep  4 19:39:19 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.315 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2082241|  2082241|  6.871 ms|  6.871 ms|  2082241|  2082241|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |                                                         |                                               |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                         Instance                        |                     Module                    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop_fu_82  |gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop  |     1926|     1926|  6.356 us|  6.356 us|  1926|  1926|       no|
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RowLoop  |  2082240|  2082240|      1928|          -|          -|  1080|        no|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      31|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|     203|     217|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      74|    -|
|Register         |        -|     -|      49|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     252|     322|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |                         Instance                        |                     Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |grp_gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop_fu_82  |gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop  |        0|   2|  203|  217|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                    |                                               |        0|   2|  203|  217|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_V_6_fu_112_p2      |         +|   0|  0|  18|          11|           1|
    |icmp_ln86_fu_107_p2  |      icmp|   0|  0|  11|          11|          11|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  31|          23|          13|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  20|          4|    1|          4|
    |ap_done                 |   9|          2|    1|          2|
    |bgain_blk_n             |   9|          2|    1|          2|
    |gain_out_data240_write  |   9|          2|    1|          2|
    |i_V_fu_54               |   9|          2|   11|         22|
    |imgInput2_data239_read  |   9|          2|    1|          2|
    |rgain_blk_n             |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  74|         16|   17|         36|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                 | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                             |   3|   0|    3|          0|
    |ap_done_reg                                                           |   1|   0|    1|          0|
    |bgain_read_reg_140                                                    |  16|   0|   16|          0|
    |grp_gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop_fu_82_ap_start_reg  |   1|   0|    1|          0|
    |i_V_fu_54                                                             |  11|   0|   11|          0|
    |rgain_read_reg_145                                                    |  16|   0|   16|          0|
    |trunc_ln1073_reg_150                                                  |   1|   0|    1|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                 |  49|   0|   49|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-----------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  gaincontrol<3, 13, 1080, 1920, 1>|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  gaincontrol<3, 13, 1080, 1920, 1>|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  gaincontrol<3, 13, 1080, 1920, 1>|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  gaincontrol<3, 13, 1080, 1920, 1>|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|  gaincontrol<3, 13, 1080, 1920, 1>|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  gaincontrol<3, 13, 1080, 1920, 1>|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  gaincontrol<3, 13, 1080, 1920, 1>|  return value|
|p_read                            |   in|   11|     ap_none|                             p_read|        scalar|
|p_read1                           |   in|   11|     ap_none|                            p_read1|        scalar|
|imgInput2_data239_dout            |   in|   10|     ap_fifo|                  imgInput2_data239|       pointer|
|imgInput2_data239_num_data_valid  |   in|    2|     ap_fifo|                  imgInput2_data239|       pointer|
|imgInput2_data239_fifo_cap        |   in|    2|     ap_fifo|                  imgInput2_data239|       pointer|
|imgInput2_data239_empty_n         |   in|    1|     ap_fifo|                  imgInput2_data239|       pointer|
|imgInput2_data239_read            |  out|    1|     ap_fifo|                  imgInput2_data239|       pointer|
|gain_out_data240_din              |  out|   10|     ap_fifo|                   gain_out_data240|       pointer|
|gain_out_data240_num_data_valid   |   in|    2|     ap_fifo|                   gain_out_data240|       pointer|
|gain_out_data240_fifo_cap         |   in|    2|     ap_fifo|                   gain_out_data240|       pointer|
|gain_out_data240_full_n           |   in|    1|     ap_fifo|                   gain_out_data240|       pointer|
|gain_out_data240_write            |  out|    1|     ap_fifo|                   gain_out_data240|       pointer|
|rgain_dout                        |   in|   16|     ap_fifo|                              rgain|       pointer|
|rgain_num_data_valid              |   in|    4|     ap_fifo|                              rgain|       pointer|
|rgain_fifo_cap                    |   in|    4|     ap_fifo|                              rgain|       pointer|
|rgain_empty_n                     |   in|    1|     ap_fifo|                              rgain|       pointer|
|rgain_read                        |  out|    1|     ap_fifo|                              rgain|       pointer|
|bgain_dout                        |   in|   16|     ap_fifo|                              bgain|       pointer|
|bgain_num_data_valid              |   in|    4|     ap_fifo|                              bgain|       pointer|
|bgain_fifo_cap                    |   in|    4|     ap_fifo|                              bgain|       pointer|
|bgain_empty_n                     |   in|    1|     ap_fifo|                              bgain|       pointer|
|bgain_read                        |  out|    1|     ap_fifo|                              bgain|       pointer|
+----------------------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 4 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bgain, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.20ns)   --->   "%p_read13 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1"   --->   Operation 6 'read' 'p_read13' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.20ns)   --->   "%p_read_20 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read"   --->   Operation 7 'read' 'p_read_20' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (1.20ns)   --->   "%bgain_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %bgain"   --->   Operation 8 'read' 'bgain_read' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rgain, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.20ns)   --->   "%rgain_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %rgain"   --->   Operation 10 'read' 'rgain_read' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %gain_out_data240, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %imgInput2_data239, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln86 = store i11 0, i11 %i_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:86]   --->   Operation 13 'store' 'store_ln86' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln86 = br void %ColLoop.i" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:86]   --->   Operation 14 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.31>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_V_5 = load i11 %i_V"   --->   Operation 15 'load' 'i_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln1073 = trunc i11 %i_V_5"   --->   Operation 16 'trunc' 'trunc_ln1073' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.94ns)   --->   "%icmp_ln86 = icmp_eq  i11 %i_V_5, i11 %p_read_20" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:86]   --->   Operation 17 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.79ns)   --->   "%i_V_6 = add i11 %i_V_5, i11 1"   --->   Operation 18 'add' 'i_V_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %ColLoop.i.split, void %_ZN2xf2cv17gaincontrolkernelILi3ELi13ELi1080ELi1920ELi1ELi1ELi17ELi17ELi3ELi3ELi1920EEEvRNS0_3MatIXT0_EXT1_EXT2_EXT3_ELi2EEES4_tttt.exit.loopexit" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:86]   --->   Operation 19 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 20 'wait' 'empty' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (1.37ns)   --->   "%call_ln1073 = call void @gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop, i11 %p_read13, i10 %imgInput2_data239, i1 %trunc_ln1073, i16 %rgain_read, i16 %bgain_read, i10 %gain_out_data240"   --->   Operation 21 'call' 'call_ln1073' <Predicate = (!icmp_ln86)> <Delay = 1.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln86 = store i11 %i_V_6, i11 %i_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:86]   --->   Operation 22 'store' 'store_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.42>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln187 = ret" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:187]   --->   Operation 23 'ret' 'ret_ln187' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln87 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1080, i64 1080, i64 1080" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:87]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:79]   --->   Operation 25 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln1073 = call void @gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop, i11 %p_read13, i10 %imgInput2_data239, i1 %trunc_ln1073, i16 %rgain_read, i16 %bgain_read, i10 %gain_out_data240"   --->   Operation 26 'call' 'call_ln1073' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln86 = br void %ColLoop.i" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gaincontrol.hpp:86]   --->   Operation 27 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imgInput2_data239]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gain_out_data240]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rgain]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bgain]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_V                    (alloca           ) [ 0111]
specinterface_ln0      (specinterface    ) [ 0000]
p_read13               (read             ) [ 0011]
p_read_20              (read             ) [ 0011]
bgain_read             (read             ) [ 0011]
specinterface_ln0      (specinterface    ) [ 0000]
rgain_read             (read             ) [ 0011]
specinterface_ln0      (specinterface    ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
store_ln86             (store            ) [ 0000]
br_ln86                (br               ) [ 0000]
i_V_5                  (load             ) [ 0000]
trunc_ln1073           (trunc            ) [ 0001]
icmp_ln86              (icmp             ) [ 0011]
i_V_6                  (add              ) [ 0000]
br_ln86                (br               ) [ 0000]
empty                  (wait             ) [ 0000]
store_ln86             (store            ) [ 0000]
ret_ln187              (ret              ) [ 0000]
speclooptripcount_ln87 (speclooptripcount) [ 0000]
specloopname_ln79      (specloopname     ) [ 0000]
call_ln1073            (call             ) [ 0000]
br_ln86                (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imgInput2_data239">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput2_data239"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gain_out_data240">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gain_out_data240"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rgain">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgain"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bgain">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bgain"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gaincontrol<3, 13, 1080, 1920, 1>_Pipeline_ColLoop"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_V_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_read13_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="11" slack="0"/>
<pin id="60" dir="0" index="1" bw="11" slack="0"/>
<pin id="61" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read13/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_read_20_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="11" slack="0"/>
<pin id="66" dir="0" index="1" bw="11" slack="0"/>
<pin id="67" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_20/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="bgain_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bgain_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="rgain_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rgain_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="11" slack="1"/>
<pin id="85" dir="0" index="2" bw="10" slack="0"/>
<pin id="86" dir="0" index="3" bw="1" slack="0"/>
<pin id="87" dir="0" index="4" bw="16" slack="1"/>
<pin id="88" dir="0" index="5" bw="16" slack="1"/>
<pin id="89" dir="0" index="6" bw="10" slack="0"/>
<pin id="90" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1073/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln86_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="11" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_V_5_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="11" slack="1"/>
<pin id="101" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_5/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="trunc_ln1073_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="11" slack="0"/>
<pin id="104" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1073/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln86_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="11" slack="0"/>
<pin id="109" dir="0" index="1" bw="11" slack="1"/>
<pin id="110" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_V_6_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_6/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln86_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="0"/>
<pin id="120" dir="0" index="1" bw="11" slack="1"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/2 "/>
</bind>
</comp>

<comp id="123" class="1005" name="i_V_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="0"/>
<pin id="125" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="130" class="1005" name="p_read13_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="11" slack="1"/>
<pin id="132" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read13 "/>
</bind>
</comp>

<comp id="135" class="1005" name="p_read_20_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="11" slack="1"/>
<pin id="137" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read_20 "/>
</bind>
</comp>

<comp id="140" class="1005" name="bgain_read_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="1"/>
<pin id="142" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bgain_read "/>
</bind>
</comp>

<comp id="145" class="1005" name="rgain_read_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="1"/>
<pin id="147" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="rgain_read "/>
</bind>
</comp>

<comp id="150" class="1005" name="trunc_ln1073_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1073 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="30" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="30" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="32" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="91"><net_src comp="44" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="82" pin=6"/></net>

<net id="98"><net_src comp="38" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="99" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="82" pin=3"/></net>

<net id="111"><net_src comp="99" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="99" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="40" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="112" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="54" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="128"><net_src comp="123" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="129"><net_src comp="123" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="133"><net_src comp="58" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="138"><net_src comp="64" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="143"><net_src comp="70" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="82" pin=5"/></net>

<net id="148"><net_src comp="76" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="82" pin=4"/></net>

<net id="153"><net_src comp="102" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="82" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gain_out_data240 | {2 3 }
 - Input state : 
	Port: gaincontrol<3, 13, 1080, 1920, 1> : p_read | {1 }
	Port: gaincontrol<3, 13, 1080, 1920, 1> : p_read1 | {1 }
	Port: gaincontrol<3, 13, 1080, 1920, 1> : imgInput2_data239 | {2 3 }
	Port: gaincontrol<3, 13, 1080, 1920, 1> : rgain | {1 }
	Port: gaincontrol<3, 13, 1080, 1920, 1> : bgain | {1 }
  - Chain level:
	State 1
		store_ln86 : 1
	State 2
		trunc_ln1073 : 1
		icmp_ln86 : 1
		i_V_6 : 1
		br_ln86 : 2
		call_ln1073 : 2
		store_ln86 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop_fu_82 |    2    |  0.854  |   112   |   113   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|    add   |                       i_V_6_fu_112                      |    0    |    0    |    0    |    18   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                     icmp_ln86_fu_107                    |    0    |    0    |    0    |    11   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|          |                   p_read13_read_fu_58                   |    0    |    0    |    0    |    0    |
|   read   |                   p_read_20_read_fu_64                  |    0    |    0    |    0    |    0    |
|          |                  bgain_read_read_fu_70                  |    0    |    0    |    0    |    0    |
|          |                  rgain_read_read_fu_76                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                   trunc_ln1073_fu_102                   |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                         |    2    |  0.854  |   112   |   142   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| bgain_read_reg_140 |   16   |
|     i_V_reg_123    |   11   |
|  p_read13_reg_130  |   11   |
|  p_read_20_reg_135 |   11   |
| rgain_read_reg_145 |   16   |
|trunc_ln1073_reg_150|    1   |
+--------------------+--------+
|        Total       |   66   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_gaincontrol_3_13_1080_1920_1_Pipeline_ColLoop_fu_82 |  p3  |   2  |   1  |    2   ||    9    |
|---------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Total                          |      |      |      |    2   ||  0.427  ||    9    |
|---------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    0   |   112  |   142  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   66   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   178  |   151  |
+-----------+--------+--------+--------+--------+
