

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Tue Jul 18 03:42:01 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        cct_test.prj
* Solution:       solution10
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  184144971|  184144971| 1.841 sec | 1.841 sec |  184144971|  184144971|   none  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----------+-----------+----------+-----------+-----------+------+----------+
        |           |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- l_A4_x   |      18456|      18456|      1538|          -|          -|    12|    no    |
        | + l_y     |       1536|       1536|         2|          -|          -|   768|    no    |
        |- l_C_x_1  |  184052760|  184052760|  15337730|          -|          -|    12|    no    |
        | + l_y_1   |   15337728|   15337728|     19971|          -|          -|   768|    no    |
        |  ++ l_r   |       9984|       9984|        13|          -|          -|   768|    no    |
        |  ++ l_r1  |       9984|       9984|        13|          -|          -|   768|    no    |
        |- l_D_x_2  |      73752|      73752|      6146|          -|          -|    12|    no    |
        | + l_y_2   |       6144|       6144|         8|          -|          -|   768|    no    |
        +-----------+-----------+-----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 33 
6 --> 7 5 
7 --> 8 20 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 7 
20 --> 21 6 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 20 
33 --> 34 
34 --> 35 33 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 34 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9216 x float]* %v0) nounwind, !map !7"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x float]* %v1) nounwind, !map !14"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x float]* %v2) nounwind, !map !19"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9216 x float]* %v3) nounwind, !map !23"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 46 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%A4 = alloca [9216 x float], align 4" [kernel.cpp:22]   --->   Operation 47 'alloca' 'A4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 48 [1/1] (3.25ns)   --->   "%B = alloca [9216 x float], align 4" [kernel.cpp:29]   --->   Operation 48 'alloca' 'B' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 49 [1/1] (3.25ns)   --->   "%C = alloca [9216 x float], align 4" [kernel.cpp:30]   --->   Operation 49 'alloca' 'C' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 50 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:23]   --->   Operation 50 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%x_0 = phi i4 [ 0, %0 ], [ %x, %l_A4_x_end ]"   --->   Operation 51 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp eq i4 %x_0, -4" [kernel.cpp:23]   --->   Operation 52 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 53 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.73ns)   --->   "%x = add i4 %x_0, 1" [kernel.cpp:23]   --->   Operation 54 'add' 'x' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %.preheader1.preheader, label %l_A4_x_begin" [kernel.cpp:23]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str) nounwind" [kernel.cpp:23]   --->   Operation 56 'specloopname' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str) nounwind" [kernel.cpp:23]   --->   Operation 57 'specregionbegin' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_4 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_0, i10 0)" [kernel.cpp:25]   --->   Operation 58 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i14 %tmp_4 to i15" [kernel.cpp:25]   --->   Operation 59 'zext' 'zext_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_5 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_0, i8 0)" [kernel.cpp:25]   --->   Operation 60 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i12 %tmp_5 to i15" [kernel.cpp:25]   --->   Operation 61 'zext' 'zext_ln25_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.81ns)   --->   "%sub_ln25 = sub i15 %zext_ln25, %zext_ln25_1" [kernel.cpp:25]   --->   Operation 62 'sub' 'sub_ln25' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:24]   --->   Operation 63 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 64 [1/1] (1.76ns)   --->   "br label %.preheader1" [kernel.cpp:31]   --->   Operation 64 'br' <Predicate = (icmp_ln23)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%y_0 = phi i10 [ 0, %l_A4_x_begin ], [ %y, %3 ]"   --->   Operation 65 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.77ns)   --->   "%icmp_ln24 = icmp eq i10 %y_0, -256" [kernel.cpp:24]   --->   Operation 66 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 67 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.73ns)   --->   "%y = add i10 %y_0, 1" [kernel.cpp:24]   --->   Operation 68 'add' 'y' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %l_A4_x_end, label %3" [kernel.cpp:24]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln25_2 = zext i10 %y_0 to i15" [kernel.cpp:25]   --->   Operation 70 'zext' 'zext_ln25_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.94ns)   --->   "%add_ln25 = add i15 %sub_ln25, %zext_ln25_2" [kernel.cpp:25]   --->   Operation 71 'add' 'add_ln25' <Predicate = (!icmp_ln24)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i15 %add_ln25 to i64" [kernel.cpp:25]   --->   Operation 72 'sext' 'sext_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%v0_addr = getelementptr [9216 x float]* %v0, i64 0, i64 %sext_ln25" [kernel.cpp:25]   --->   Operation 73 'getelementptr' 'v0_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (3.25ns)   --->   "%v7 = load float* %v0_addr, align 4" [kernel.cpp:25]   --->   Operation 74 'load' 'v7' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str, i32 %tmp) nounwind" [kernel.cpp:28]   --->   Operation 75 'specregionend' 'empty_4' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:23]   --->   Operation 76 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [kernel.cpp:24]   --->   Operation 77 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%A4_addr = getelementptr [9216 x float]* %A4, i64 0, i64 %sext_ln25" [kernel.cpp:26]   --->   Operation 78 'getelementptr' 'A4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/2] (3.25ns)   --->   "%v7 = load float* %v0_addr, align 4" [kernel.cpp:25]   --->   Operation 79 'load' 'v7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 80 [1/1] (3.25ns)   --->   "store float %v7, float* %A4_addr, align 4" [kernel.cpp:26]   --->   Operation 80 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:24]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.81>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%x_1_0 = phi i4 [ %x_1, %l_C_x_1_end ], [ 0, %.preheader1.preheader ]"   --->   Operation 82 'phi' 'x_1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.30ns)   --->   "%icmp_ln31 = icmp eq i4 %x_1_0, -4" [kernel.cpp:31]   --->   Operation 83 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 84 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (1.73ns)   --->   "%x_1 = add i4 %x_1_0, 1" [kernel.cpp:31]   --->   Operation 85 'add' 'x_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.preheader.preheader, label %l_C_x_1_begin" [kernel.cpp:31]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind" [kernel.cpp:31]   --->   Operation 87 'specloopname' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str2) nounwind" [kernel.cpp:31]   --->   Operation 88 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_6 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_1_0, i10 0)" [kernel.cpp:38]   --->   Operation 89 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i14 %tmp_6 to i15" [kernel.cpp:38]   --->   Operation 90 'zext' 'zext_ln38' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_7 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_1_0, i8 0)" [kernel.cpp:38]   --->   Operation 91 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i12 %tmp_7 to i15" [kernel.cpp:38]   --->   Operation 92 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (1.81ns)   --->   "%sub_ln38 = sub i15 %zext_ln38, %zext_ln38_1" [kernel.cpp:38]   --->   Operation 93 'sub' 'sub_ln38' <Predicate = (!icmp_ln31)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (1.76ns)   --->   "br label %4" [kernel.cpp:32]   --->   Operation 94 'br' <Predicate = (!icmp_ln31)> <Delay = 1.76>
ST_5 : Operation 95 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:64]   --->   Operation 95 'br' <Predicate = (icmp_ln31)> <Delay = 1.76>

State 6 <SV = 3> <Delay = 2.19>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%y_1_0 = phi i10 [ 0, %l_C_x_1_begin ], [ %y_1, %l_y_1_end ]"   --->   Operation 96 'phi' 'y_1_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (1.77ns)   --->   "%icmp_ln32 = icmp eq i10 %y_1_0, -256" [kernel.cpp:32]   --->   Operation 97 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 98 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (1.73ns)   --->   "%y_1 = add i10 %y_1_0, 1" [kernel.cpp:32]   --->   Operation 99 'add' 'y_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %l_C_x_1_end, label %l_y_1_begin" [kernel.cpp:32]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str3) nounwind" [kernel.cpp:32]   --->   Operation 101 'specloopname' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str3) nounwind" [kernel.cpp:32]   --->   Operation 102 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i10 %y_1_0 to i15" [kernel.cpp:39]   --->   Operation 103 'zext' 'zext_ln39' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_s = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %y_1_0, i10 0)" [kernel.cpp:39]   --->   Operation 104 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i20 %tmp_s to i21" [kernel.cpp:39]   --->   Operation 105 'zext' 'zext_ln39_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_10 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %y_1_0, i8 0)" [kernel.cpp:39]   --->   Operation 106 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i18 %tmp_10 to i21" [kernel.cpp:39]   --->   Operation 107 'zext' 'zext_ln39_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (2.19ns)   --->   "%sub_ln39 = sub i21 %zext_ln39_1, %zext_ln39_2" [kernel.cpp:39]   --->   Operation 108 'sub' 'sub_ln39' <Predicate = (!icmp_ln32)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (1.94ns)   --->   "%add_ln47 = add i15 %sub_ln38, %zext_ln39" [kernel.cpp:47]   --->   Operation 109 'add' 'add_ln47' <Predicate = (!icmp_ln32)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i15 %add_ln47 to i64" [kernel.cpp:47]   --->   Operation 110 'sext' 'sext_ln47' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr [9216 x float]* %B, i64 0, i64 %sext_ln47" [kernel.cpp:47]   --->   Operation 111 'getelementptr' 'B_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr [9216 x float]* %C, i64 0, i64 %sext_ln47" [kernel.cpp:61]   --->   Operation 112 'getelementptr' 'C_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (1.76ns)   --->   "br label %5" [kernel.cpp:36]   --->   Operation 113 'br' <Predicate = (!icmp_ln32)> <Delay = 1.76>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str2, i32 %tmp_1) nounwind" [kernel.cpp:63]   --->   Operation 114 'specregionend' 'empty_10' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "br label %.preheader1" [kernel.cpp:31]   --->   Operation 115 'br' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 5.47>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%v18 = phi float [ 0.000000e+00, %l_y_1_begin ], [ %v19, %6 ]"   --->   Operation 116 'phi' 'v18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%r_0 = phi i10 [ 0, %l_y_1_begin ], [ %r, %6 ]"   --->   Operation 117 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (1.77ns)   --->   "%icmp_ln36 = icmp eq i10 %r_0, -256" [kernel.cpp:36]   --->   Operation 118 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 119 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (1.73ns)   --->   "%r = add i10 %r_0, 1" [kernel.cpp:36]   --->   Operation 120 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %7, label %6" [kernel.cpp:36]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln38_2 = zext i10 %r_0 to i21" [kernel.cpp:38]   --->   Operation 122 'zext' 'zext_ln38_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (2.22ns)   --->   "%add_ln39 = add i21 %sub_ln39, %zext_ln38_2" [kernel.cpp:39]   --->   Operation 123 'add' 'add_ln39' <Predicate = (!icmp_ln36)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i21 %add_ln39 to i64" [kernel.cpp:39]   --->   Operation 124 'sext' 'sext_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%v1_addr = getelementptr [589824 x float]* %v1, i64 0, i64 %sext_ln39" [kernel.cpp:39]   --->   Operation 125 'getelementptr' 'v1_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_7 : Operation 126 [4/4] (3.25ns)   --->   "%v16 = load float* %v1_addr, align 4" [kernel.cpp:39]   --->   Operation 126 'load' 'v16' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_7 : Operation 127 [1/1] (3.25ns)   --->   "store float %v18, float* %B_addr_1, align 4" [kernel.cpp:47]   --->   Operation 127 'store' <Predicate = (icmp_ln36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_7 : Operation 128 [1/1] (1.76ns)   --->   "br label %8" [kernel.cpp:50]   --->   Operation 128 'br' <Predicate = (icmp_ln36)> <Delay = 1.76>

State 8 <SV = 5> <Delay = 3.25>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln38_3 = zext i10 %r_0 to i15" [kernel.cpp:38]   --->   Operation 129 'zext' 'zext_ln38_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (1.94ns)   --->   "%add_ln38 = add i15 %sub_ln38, %zext_ln38_3" [kernel.cpp:38]   --->   Operation 130 'add' 'add_ln38' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [3/4] (3.25ns)   --->   "%v16 = load float* %v1_addr, align 4" [kernel.cpp:39]   --->   Operation 131 'load' 'v16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 9 <SV = 6> <Delay = 3.25>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i15 %add_ln38 to i64" [kernel.cpp:38]   --->   Operation 132 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%v0_addr_1 = getelementptr [9216 x float]* %v0, i64 0, i64 %sext_ln38" [kernel.cpp:38]   --->   Operation 133 'getelementptr' 'v0_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [2/2] (3.25ns)   --->   "%v15 = load float* %v0_addr_1, align 4" [kernel.cpp:38]   --->   Operation 134 'load' 'v15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_9 : Operation 135 [2/4] (3.25ns)   --->   "%v16 = load float* %v1_addr, align 4" [kernel.cpp:39]   --->   Operation 135 'load' 'v16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 10 <SV = 7> <Delay = 3.25>
ST_10 : Operation 136 [1/2] (3.25ns)   --->   "%v15 = load float* %v0_addr_1, align 4" [kernel.cpp:38]   --->   Operation 136 'load' 'v15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_10 : Operation 137 [1/4] (3.25ns)   --->   "%v16 = load float* %v1_addr, align 4" [kernel.cpp:39]   --->   Operation 137 'load' 'v16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 11 <SV = 8> <Delay = 5.70>
ST_11 : Operation 138 [4/4] (5.70ns)   --->   "%v17 = fmul float %v15, %v16" [kernel.cpp:40]   --->   Operation 138 'fmul' 'v17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 5.70>
ST_12 : Operation 139 [3/4] (5.70ns)   --->   "%v17 = fmul float %v15, %v16" [kernel.cpp:40]   --->   Operation 139 'fmul' 'v17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 5.70>
ST_13 : Operation 140 [2/4] (5.70ns)   --->   "%v17 = fmul float %v15, %v16" [kernel.cpp:40]   --->   Operation 140 'fmul' 'v17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 5.70>
ST_14 : Operation 141 [1/4] (5.70ns)   --->   "%v17 = fmul float %v15, %v16" [kernel.cpp:40]   --->   Operation 141 'fmul' 'v17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 7.25>
ST_15 : Operation 142 [5/5] (7.25ns)   --->   "%v19 = fadd float %v17, %v18" [kernel.cpp:42]   --->   Operation 142 'fadd' 'v19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 7.25>
ST_16 : Operation 143 [4/5] (7.25ns)   --->   "%v19 = fadd float %v17, %v18" [kernel.cpp:42]   --->   Operation 143 'fadd' 'v19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 7.25>
ST_17 : Operation 144 [3/5] (7.25ns)   --->   "%v19 = fadd float %v17, %v18" [kernel.cpp:42]   --->   Operation 144 'fadd' 'v19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 7.25>
ST_18 : Operation 145 [2/5] (7.25ns)   --->   "%v19 = fadd float %v17, %v18" [kernel.cpp:42]   --->   Operation 145 'fadd' 'v19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 7.25>
ST_19 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str4) nounwind" [kernel.cpp:36]   --->   Operation 146 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 147 [1/5] (7.25ns)   --->   "%v19 = fadd float %v17, %v18" [kernel.cpp:42]   --->   Operation 147 'fadd' 'v19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "br label %5" [kernel.cpp:36]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 5> <Delay = 5.47>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%v26 = phi float [ 0.000000e+00, %7 ], [ %v27, %9 ]"   --->   Operation 149 'phi' 'v26' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "%r1_0 = phi i10 [ 0, %7 ], [ %r1, %9 ]"   --->   Operation 150 'phi' 'r1_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 151 [1/1] (1.77ns)   --->   "%icmp_ln50 = icmp eq i10 %r1_0, -256" [kernel.cpp:50]   --->   Operation 151 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 152 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 152 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 153 [1/1] (1.73ns)   --->   "%r1 = add i10 %r1_0, 1" [kernel.cpp:50]   --->   Operation 153 'add' 'r1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %l_y_1_end, label %9" [kernel.cpp:50]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i10 %r1_0 to i15" [kernel.cpp:53]   --->   Operation 155 'zext' 'zext_ln53' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i10 %r1_0 to i21" [kernel.cpp:53]   --->   Operation 156 'zext' 'zext_ln53_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 157 [1/1] (2.22ns)   --->   "%add_ln53 = add i21 %sub_ln39, %zext_ln53_1" [kernel.cpp:53]   --->   Operation 157 'add' 'add_ln53' <Predicate = (!icmp_ln50)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i21 %add_ln53 to i64" [kernel.cpp:53]   --->   Operation 158 'sext' 'sext_ln53' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (0.00ns)   --->   "%v2_addr = getelementptr [589824 x float]* %v2, i64 0, i64 %sext_ln53" [kernel.cpp:53]   --->   Operation 159 'getelementptr' 'v2_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 160 [1/1] (1.94ns)   --->   "%add_ln52 = add i15 %sub_ln38, %zext_ln53" [kernel.cpp:52]   --->   Operation 160 'add' 'add_ln52' <Predicate = (!icmp_ln50)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 161 [4/4] (3.25ns)   --->   "%v24 = load float* %v2_addr, align 4" [kernel.cpp:53]   --->   Operation 161 'load' 'v24' <Predicate = (!icmp_ln50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_20 : Operation 162 [1/1] (3.25ns)   --->   "store float %v26, float* %C_addr_1, align 4" [kernel.cpp:61]   --->   Operation 162 'store' <Predicate = (icmp_ln50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_20 : Operation 163 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str3, i32 %tmp_3) nounwind" [kernel.cpp:62]   --->   Operation 163 'specregionend' 'empty_9' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 164 [1/1] (0.00ns)   --->   "br label %4" [kernel.cpp:32]   --->   Operation 164 'br' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 21 <SV = 6> <Delay = 3.25>
ST_21 : Operation 165 [3/4] (3.25ns)   --->   "%v24 = load float* %v2_addr, align 4" [kernel.cpp:53]   --->   Operation 165 'load' 'v24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 22 <SV = 7> <Delay = 3.25>
ST_22 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i15 %add_ln52 to i64" [kernel.cpp:52]   --->   Operation 166 'sext' 'sext_ln52' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 167 [1/1] (0.00ns)   --->   "%A4_addr_1 = getelementptr [9216 x float]* %A4, i64 0, i64 %sext_ln52" [kernel.cpp:52]   --->   Operation 167 'getelementptr' 'A4_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 168 [2/2] (3.25ns)   --->   "%v23 = load float* %A4_addr_1, align 4" [kernel.cpp:52]   --->   Operation 168 'load' 'v23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_22 : Operation 169 [2/4] (3.25ns)   --->   "%v24 = load float* %v2_addr, align 4" [kernel.cpp:53]   --->   Operation 169 'load' 'v24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 23 <SV = 8> <Delay = 3.25>
ST_23 : Operation 170 [1/2] (3.25ns)   --->   "%v23 = load float* %A4_addr_1, align 4" [kernel.cpp:52]   --->   Operation 170 'load' 'v23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_23 : Operation 171 [1/4] (3.25ns)   --->   "%v24 = load float* %v2_addr, align 4" [kernel.cpp:53]   --->   Operation 171 'load' 'v24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 24 <SV = 9> <Delay = 5.70>
ST_24 : Operation 172 [4/4] (5.70ns)   --->   "%v25 = fmul float %v23, %v24" [kernel.cpp:54]   --->   Operation 172 'fmul' 'v25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 10> <Delay = 5.70>
ST_25 : Operation 173 [3/4] (5.70ns)   --->   "%v25 = fmul float %v23, %v24" [kernel.cpp:54]   --->   Operation 173 'fmul' 'v25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 11> <Delay = 5.70>
ST_26 : Operation 174 [2/4] (5.70ns)   --->   "%v25 = fmul float %v23, %v24" [kernel.cpp:54]   --->   Operation 174 'fmul' 'v25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 12> <Delay = 5.70>
ST_27 : Operation 175 [1/4] (5.70ns)   --->   "%v25 = fmul float %v23, %v24" [kernel.cpp:54]   --->   Operation 175 'fmul' 'v25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 13> <Delay = 7.25>
ST_28 : Operation 176 [5/5] (7.25ns)   --->   "%v27 = fadd float %v25, %v26" [kernel.cpp:56]   --->   Operation 176 'fadd' 'v27' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 14> <Delay = 7.25>
ST_29 : Operation 177 [4/5] (7.25ns)   --->   "%v27 = fadd float %v25, %v26" [kernel.cpp:56]   --->   Operation 177 'fadd' 'v27' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 15> <Delay = 7.25>
ST_30 : Operation 178 [3/5] (7.25ns)   --->   "%v27 = fadd float %v25, %v26" [kernel.cpp:56]   --->   Operation 178 'fadd' 'v27' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 16> <Delay = 7.25>
ST_31 : Operation 179 [2/5] (7.25ns)   --->   "%v27 = fadd float %v25, %v26" [kernel.cpp:56]   --->   Operation 179 'fadd' 'v27' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 17> <Delay = 7.25>
ST_32 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str5) nounwind" [kernel.cpp:50]   --->   Operation 180 'specloopname' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 181 [1/5] (7.25ns)   --->   "%v27 = fadd float %v25, %v26" [kernel.cpp:56]   --->   Operation 181 'fadd' 'v27' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 182 [1/1] (0.00ns)   --->   "br label %8" [kernel.cpp:50]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 3> <Delay = 1.81>
ST_33 : Operation 183 [1/1] (0.00ns)   --->   "%x_2_0 = phi i4 [ %x_2, %l_D_x_2_end ], [ 0, %.preheader.preheader ]"   --->   Operation 183 'phi' 'x_2_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 184 [1/1] (1.30ns)   --->   "%icmp_ln64 = icmp eq i4 %x_2_0, -4" [kernel.cpp:64]   --->   Operation 184 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 185 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 185 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 186 [1/1] (1.73ns)   --->   "%x_2 = add i4 %x_2_0, 1" [kernel.cpp:64]   --->   Operation 186 'add' 'x_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 187 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %12, label %l_D_x_2_begin" [kernel.cpp:64]   --->   Operation 187 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str6) nounwind" [kernel.cpp:64]   --->   Operation 188 'specloopname' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_33 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind" [kernel.cpp:64]   --->   Operation 189 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_33 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_8 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_2_0, i10 0)" [kernel.cpp:69]   --->   Operation 190 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_33 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i14 %tmp_8 to i15" [kernel.cpp:69]   --->   Operation 191 'zext' 'zext_ln69' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_33 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_9 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_2_0, i8 0)" [kernel.cpp:69]   --->   Operation 192 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_33 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i12 %tmp_9 to i15" [kernel.cpp:69]   --->   Operation 193 'zext' 'zext_ln69_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_33 : Operation 194 [1/1] (1.81ns)   --->   "%sub_ln69 = sub i15 %zext_ln69, %zext_ln69_1" [kernel.cpp:69]   --->   Operation 194 'sub' 'sub_ln69' <Predicate = (!icmp_ln64)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 195 [1/1] (1.76ns)   --->   "br label %10" [kernel.cpp:65]   --->   Operation 195 'br' <Predicate = (!icmp_ln64)> <Delay = 1.76>
ST_33 : Operation 196 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:72]   --->   Operation 196 'ret' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 34 <SV = 4> <Delay = 5.19>
ST_34 : Operation 197 [1/1] (0.00ns)   --->   "%y_2_0 = phi i10 [ 0, %l_D_x_2_begin ], [ %y_2, %11 ]"   --->   Operation 197 'phi' 'y_2_0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 198 [1/1] (1.77ns)   --->   "%icmp_ln65 = icmp eq i10 %y_2_0, -256" [kernel.cpp:65]   --->   Operation 198 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 199 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 199 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 200 [1/1] (1.73ns)   --->   "%y_2 = add i10 %y_2_0, 1" [kernel.cpp:65]   --->   Operation 200 'add' 'y_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 201 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %l_D_x_2_end, label %11" [kernel.cpp:65]   --->   Operation 201 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln69_2 = zext i10 %y_2_0 to i15" [kernel.cpp:69]   --->   Operation 202 'zext' 'zext_ln69_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_34 : Operation 203 [1/1] (1.94ns)   --->   "%add_ln69 = add i15 %sub_ln69, %zext_ln69_2" [kernel.cpp:69]   --->   Operation 203 'add' 'add_ln69' <Predicate = (!icmp_ln65)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i15 %add_ln69 to i64" [kernel.cpp:69]   --->   Operation 204 'sext' 'sext_ln69' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_34 : Operation 205 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [9216 x float]* %B, i64 0, i64 %sext_ln69" [kernel.cpp:66]   --->   Operation 205 'getelementptr' 'B_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_34 : Operation 206 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [9216 x float]* %C, i64 0, i64 %sext_ln69" [kernel.cpp:67]   --->   Operation 206 'getelementptr' 'C_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_34 : Operation 207 [2/2] (3.25ns)   --->   "%v31 = load float* %B_addr, align 4" [kernel.cpp:66]   --->   Operation 207 'load' 'v31' <Predicate = (!icmp_ln65)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_34 : Operation 208 [2/2] (3.25ns)   --->   "%v32 = load float* %C_addr, align 4" [kernel.cpp:67]   --->   Operation 208 'load' 'v32' <Predicate = (!icmp_ln65)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_34 : Operation 209 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_2) nounwind" [kernel.cpp:71]   --->   Operation 209 'specregionend' 'empty_13' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_34 : Operation 210 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:64]   --->   Operation 210 'br' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 35 <SV = 5> <Delay = 3.25>
ST_35 : Operation 211 [1/2] (3.25ns)   --->   "%v31 = load float* %B_addr, align 4" [kernel.cpp:66]   --->   Operation 211 'load' 'v31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_35 : Operation 212 [1/2] (3.25ns)   --->   "%v32 = load float* %C_addr, align 4" [kernel.cpp:67]   --->   Operation 212 'load' 'v32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 36 <SV = 6> <Delay = 7.25>
ST_36 : Operation 213 [5/5] (7.25ns)   --->   "%v33 = fadd float %v31, %v32" [kernel.cpp:68]   --->   Operation 213 'fadd' 'v33' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 7> <Delay = 7.25>
ST_37 : Operation 214 [4/5] (7.25ns)   --->   "%v33 = fadd float %v31, %v32" [kernel.cpp:68]   --->   Operation 214 'fadd' 'v33' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 8> <Delay = 7.25>
ST_38 : Operation 215 [3/5] (7.25ns)   --->   "%v33 = fadd float %v31, %v32" [kernel.cpp:68]   --->   Operation 215 'fadd' 'v33' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 9> <Delay = 7.25>
ST_39 : Operation 216 [2/5] (7.25ns)   --->   "%v33 = fadd float %v31, %v32" [kernel.cpp:68]   --->   Operation 216 'fadd' 'v33' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 10> <Delay = 7.25>
ST_40 : Operation 217 [1/5] (7.25ns)   --->   "%v33 = fadd float %v31, %v32" [kernel.cpp:68]   --->   Operation 217 'fadd' 'v33' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 11> <Delay = 3.25>
ST_41 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str7) nounwind" [kernel.cpp:65]   --->   Operation 218 'specloopname' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 219 [1/1] (0.00ns)   --->   "%v3_addr = getelementptr [9216 x float]* %v3, i64 0, i64 %sext_ln69" [kernel.cpp:69]   --->   Operation 219 'getelementptr' 'v3_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 220 [1/1] (3.25ns)   --->   "store float %v33, float* %v3_addr, align 4" [kernel.cpp:69]   --->   Operation 220 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_41 : Operation 221 [1/1] (0.00ns)   --->   "br label %10" [kernel.cpp:65]   --->   Operation 221 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000000000000000000000000000000]
A4                (alloca           ) [ 001111111111111111111111111111111000000000]
B                 (alloca           ) [ 001111111111111111111111111111111111111111]
C                 (alloca           ) [ 001111111111111111111111111111111111111111]
br_ln23           (br               ) [ 011110000000000000000000000000000000000000]
x_0               (phi              ) [ 001000000000000000000000000000000000000000]
icmp_ln23         (icmp             ) [ 001110000000000000000000000000000000000000]
empty             (speclooptripcount) [ 000000000000000000000000000000000000000000]
x                 (add              ) [ 011110000000000000000000000000000000000000]
br_ln23           (br               ) [ 000000000000000000000000000000000000000000]
specloopname_ln23 (specloopname     ) [ 000000000000000000000000000000000000000000]
tmp               (specregionbegin  ) [ 000110000000000000000000000000000000000000]
tmp_4             (bitconcatenate   ) [ 000000000000000000000000000000000000000000]
zext_ln25         (zext             ) [ 000000000000000000000000000000000000000000]
tmp_5             (bitconcatenate   ) [ 000000000000000000000000000000000000000000]
zext_ln25_1       (zext             ) [ 000000000000000000000000000000000000000000]
sub_ln25          (sub              ) [ 000110000000000000000000000000000000000000]
br_ln24           (br               ) [ 001110000000000000000000000000000000000000]
br_ln31           (br               ) [ 001111111111111111111111111111111000000000]
y_0               (phi              ) [ 000100000000000000000000000000000000000000]
icmp_ln24         (icmp             ) [ 001110000000000000000000000000000000000000]
empty_3           (speclooptripcount) [ 000000000000000000000000000000000000000000]
y                 (add              ) [ 001110000000000000000000000000000000000000]
br_ln24           (br               ) [ 000000000000000000000000000000000000000000]
zext_ln25_2       (zext             ) [ 000000000000000000000000000000000000000000]
add_ln25          (add              ) [ 000000000000000000000000000000000000000000]
sext_ln25         (sext             ) [ 000010000000000000000000000000000000000000]
v0_addr           (getelementptr    ) [ 000010000000000000000000000000000000000000]
empty_4           (specregionend    ) [ 000000000000000000000000000000000000000000]
br_ln23           (br               ) [ 011110000000000000000000000000000000000000]
specloopname_ln24 (specloopname     ) [ 000000000000000000000000000000000000000000]
A4_addr           (getelementptr    ) [ 000000000000000000000000000000000000000000]
v7                (load             ) [ 000000000000000000000000000000000000000000]
store_ln26        (store            ) [ 000000000000000000000000000000000000000000]
br_ln24           (br               ) [ 001110000000000000000000000000000000000000]
x_1_0             (phi              ) [ 000001000000000000000000000000000000000000]
icmp_ln31         (icmp             ) [ 000001111111111111111111111111111000000000]
empty_5           (speclooptripcount) [ 000000000000000000000000000000000000000000]
x_1               (add              ) [ 001001111111111111111111111111111000000000]
br_ln31           (br               ) [ 000000000000000000000000000000000000000000]
specloopname_ln31 (specloopname     ) [ 000000000000000000000000000000000000000000]
tmp_1             (specregionbegin  ) [ 000000111111111111111111111111111000000000]
tmp_6             (bitconcatenate   ) [ 000000000000000000000000000000000000000000]
zext_ln38         (zext             ) [ 000000000000000000000000000000000000000000]
tmp_7             (bitconcatenate   ) [ 000000000000000000000000000000000000000000]
zext_ln38_1       (zext             ) [ 000000000000000000000000000000000000000000]
sub_ln38          (sub              ) [ 000000111111111111111111111111111000000000]
br_ln32           (br               ) [ 000001111111111111111111111111111000000000]
br_ln64           (br               ) [ 000001111111111111111111111111111111111111]
y_1_0             (phi              ) [ 000000100000000000000000000000000000000000]
icmp_ln32         (icmp             ) [ 000001111111111111111111111111111000000000]
empty_6           (speclooptripcount) [ 000000000000000000000000000000000000000000]
y_1               (add              ) [ 000001111111111111111111111111111000000000]
br_ln32           (br               ) [ 000000000000000000000000000000000000000000]
specloopname_ln32 (specloopname     ) [ 000000000000000000000000000000000000000000]
tmp_3             (specregionbegin  ) [ 000000011111111111111111111111111000000000]
zext_ln39         (zext             ) [ 000000000000000000000000000000000000000000]
tmp_s             (bitconcatenate   ) [ 000000000000000000000000000000000000000000]
zext_ln39_1       (zext             ) [ 000000000000000000000000000000000000000000]
tmp_10            (bitconcatenate   ) [ 000000000000000000000000000000000000000000]
zext_ln39_2       (zext             ) [ 000000000000000000000000000000000000000000]
sub_ln39          (sub              ) [ 000000011111111111111111111111111000000000]
add_ln47          (add              ) [ 000000000000000000000000000000000000000000]
sext_ln47         (sext             ) [ 000000000000000000000000000000000000000000]
B_addr_1          (getelementptr    ) [ 000000011111111111110000000000000000000000]
C_addr_1          (getelementptr    ) [ 000000011111111111111111111111111000000000]
br_ln36           (br               ) [ 000001111111111111111111111111111000000000]
empty_10          (specregionend    ) [ 000000000000000000000000000000000000000000]
br_ln31           (br               ) [ 001001111111111111111111111111111000000000]
v18               (phi              ) [ 000000011111111111110000000000000000000000]
r_0               (phi              ) [ 000000011000000000000000000000000000000000]
icmp_ln36         (icmp             ) [ 000001111111111111111111111111111000000000]
empty_7           (speclooptripcount) [ 000000000000000000000000000000000000000000]
r                 (add              ) [ 000001111111111111111111111111111000000000]
br_ln36           (br               ) [ 000000000000000000000000000000000000000000]
zext_ln38_2       (zext             ) [ 000000000000000000000000000000000000000000]
add_ln39          (add              ) [ 000000000000000000000000000000000000000000]
sext_ln39         (sext             ) [ 000000000000000000000000000000000000000000]
v1_addr           (getelementptr    ) [ 000000001110000000000000000000000000000000]
store_ln47        (store            ) [ 000000000000000000000000000000000000000000]
br_ln50           (br               ) [ 000001111111111111111111111111111000000000]
zext_ln38_3       (zext             ) [ 000000000000000000000000000000000000000000]
add_ln38          (add              ) [ 000000000100000000000000000000000000000000]
sext_ln38         (sext             ) [ 000000000000000000000000000000000000000000]
v0_addr_1         (getelementptr    ) [ 000000000010000000000000000000000000000000]
v15               (load             ) [ 000000000001111000000000000000000000000000]
v16               (load             ) [ 000000000001111000000000000000000000000000]
v17               (fmul             ) [ 000000000000000111110000000000000000000000]
specloopname_ln36 (specloopname     ) [ 000000000000000000000000000000000000000000]
v19               (fadd             ) [ 000001111111111111111111111111111000000000]
br_ln36           (br               ) [ 000001111111111111111111111111111000000000]
v26               (phi              ) [ 000000000000000000001111111111111000000000]
r1_0              (phi              ) [ 000000000000000000001000000000000000000000]
icmp_ln50         (icmp             ) [ 000001111111111111111111111111111000000000]
empty_8           (speclooptripcount) [ 000000000000000000000000000000000000000000]
r1                (add              ) [ 000001111111111111111111111111111000000000]
br_ln50           (br               ) [ 000000000000000000000000000000000000000000]
zext_ln53         (zext             ) [ 000000000000000000000000000000000000000000]
zext_ln53_1       (zext             ) [ 000000000000000000000000000000000000000000]
add_ln53          (add              ) [ 000000000000000000000000000000000000000000]
sext_ln53         (sext             ) [ 000000000000000000000000000000000000000000]
v2_addr           (getelementptr    ) [ 000000000000000000000111000000000000000000]
add_ln52          (add              ) [ 000000000000000000000110000000000000000000]
store_ln61        (store            ) [ 000000000000000000000000000000000000000000]
empty_9           (specregionend    ) [ 000000000000000000000000000000000000000000]
br_ln32           (br               ) [ 000001111111111111111111111111111000000000]
sext_ln52         (sext             ) [ 000000000000000000000000000000000000000000]
A4_addr_1         (getelementptr    ) [ 000000000000000000000001000000000000000000]
v23               (load             ) [ 000000000000000000000000111100000000000000]
v24               (load             ) [ 000000000000000000000000111100000000000000]
v25               (fmul             ) [ 000000000000000000000000000011111000000000]
specloopname_ln50 (specloopname     ) [ 000000000000000000000000000000000000000000]
v27               (fadd             ) [ 000001111111111111111111111111111000000000]
br_ln50           (br               ) [ 000001111111111111111111111111111000000000]
x_2_0             (phi              ) [ 000000000000000000000000000000000100000000]
icmp_ln64         (icmp             ) [ 000000000000000000000000000000000111111111]
empty_11          (speclooptripcount) [ 000000000000000000000000000000000000000000]
x_2               (add              ) [ 000001000000000000000000000000000111111111]
br_ln64           (br               ) [ 000000000000000000000000000000000000000000]
specloopname_ln64 (specloopname     ) [ 000000000000000000000000000000000000000000]
tmp_2             (specregionbegin  ) [ 000000000000000000000000000000000011111111]
tmp_8             (bitconcatenate   ) [ 000000000000000000000000000000000000000000]
zext_ln69         (zext             ) [ 000000000000000000000000000000000000000000]
tmp_9             (bitconcatenate   ) [ 000000000000000000000000000000000000000000]
zext_ln69_1       (zext             ) [ 000000000000000000000000000000000000000000]
sub_ln69          (sub              ) [ 000000000000000000000000000000000011111111]
br_ln65           (br               ) [ 000000000000000000000000000000000111111111]
ret_ln72          (ret              ) [ 000000000000000000000000000000000000000000]
y_2_0             (phi              ) [ 000000000000000000000000000000000010000000]
icmp_ln65         (icmp             ) [ 000000000000000000000000000000000111111111]
empty_12          (speclooptripcount) [ 000000000000000000000000000000000000000000]
y_2               (add              ) [ 000000000000000000000000000000000111111111]
br_ln65           (br               ) [ 000000000000000000000000000000000000000000]
zext_ln69_2       (zext             ) [ 000000000000000000000000000000000000000000]
add_ln69          (add              ) [ 000000000000000000000000000000000000000000]
sext_ln69         (sext             ) [ 000000000000000000000000000000000001111111]
B_addr            (getelementptr    ) [ 000000000000000000000000000000000001000000]
C_addr            (getelementptr    ) [ 000000000000000000000000000000000001000000]
empty_13          (specregionend    ) [ 000000000000000000000000000000000000000000]
br_ln64           (br               ) [ 000001000000000000000000000000000111111111]
v31               (load             ) [ 000000000000000000000000000000000000111110]
v32               (load             ) [ 000000000000000000000000000000000000111110]
v33               (fadd             ) [ 000000000000000000000000000000000000000001]
specloopname_ln65 (specloopname     ) [ 000000000000000000000000000000000000000000]
v3_addr           (getelementptr    ) [ 000000000000000000000000000000000000000000]
store_ln69        (store            ) [ 000000000000000000000000000000000000000000]
br_ln65           (br               ) [ 000000000000000000000000000000000111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="A4_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A4/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="B_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="C_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="v0_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="15" slack="0"/>
<pin id="86" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v0_addr/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="14" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v7/3 v15/9 "/>
</bind>
</comp>

<comp id="95" class="1004" name="A4_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="15" slack="1"/>
<pin id="99" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A4_addr/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="14" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln26/4 v23/22 "/>
</bind>
</comp>

<comp id="108" class="1004" name="B_addr_1_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="15" slack="0"/>
<pin id="112" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/6 "/>
</bind>
</comp>

<comp id="114" class="1004" name="C_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="15" slack="0"/>
<pin id="118" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_1/6 "/>
</bind>
</comp>

<comp id="120" class="1004" name="v1_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="21" slack="0"/>
<pin id="124" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v1_addr/7 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="20" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v16/7 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="14" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln47/7 v31/34 "/>
</bind>
</comp>

<comp id="138" class="1004" name="v0_addr_1_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="15" slack="0"/>
<pin id="142" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v0_addr_1/9 "/>
</bind>
</comp>

<comp id="146" class="1004" name="v2_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="21" slack="0"/>
<pin id="150" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v2_addr/20 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="20" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v24/20 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="14" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln61/20 v32/34 "/>
</bind>
</comp>

<comp id="164" class="1004" name="A4_addr_1_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="15" slack="0"/>
<pin id="168" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A4_addr_1/22 "/>
</bind>
</comp>

<comp id="171" class="1004" name="B_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="15" slack="0"/>
<pin id="175" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/34 "/>
</bind>
</comp>

<comp id="177" class="1004" name="C_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="15" slack="0"/>
<pin id="181" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/34 "/>
</bind>
</comp>

<comp id="185" class="1004" name="v3_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="15" slack="7"/>
<pin id="189" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v3_addr/41 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln69_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="14" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="1"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/41 "/>
</bind>
</comp>

<comp id="198" class="1005" name="x_0_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="1"/>
<pin id="200" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="x_0_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="4" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/2 "/>
</bind>
</comp>

<comp id="209" class="1005" name="y_0_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="1"/>
<pin id="211" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="y_0_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="10" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/3 "/>
</bind>
</comp>

<comp id="220" class="1005" name="x_1_0_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="1"/>
<pin id="222" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_1_0 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="x_1_0_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="1" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_1_0/5 "/>
</bind>
</comp>

<comp id="231" class="1005" name="y_1_0_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="1"/>
<pin id="233" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_1_0 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="y_1_0_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="10" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_1_0/6 "/>
</bind>
</comp>

<comp id="242" class="1005" name="v18_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v18 (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="v18_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="32" slack="1"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v18/7 "/>
</bind>
</comp>

<comp id="255" class="1005" name="r_0_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="1"/>
<pin id="257" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="r_0_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="10" slack="0"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/7 "/>
</bind>
</comp>

<comp id="267" class="1005" name="v26_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v26 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="v26_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="32" slack="1"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v26/20 "/>
</bind>
</comp>

<comp id="280" class="1005" name="r1_0_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="1"/>
<pin id="282" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r1_0 (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="r1_0_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="10" slack="0"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r1_0/20 "/>
</bind>
</comp>

<comp id="291" class="1005" name="x_2_0_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="1"/>
<pin id="293" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_2_0 (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="x_2_0_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="1" slack="1"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_2_0/33 "/>
</bind>
</comp>

<comp id="302" class="1005" name="y_2_0_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="1"/>
<pin id="304" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_2_0 (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="y_2_0_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="10" slack="0"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_2_0/34 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="0" index="1" bw="32" slack="1"/>
<pin id="316" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v19/15 v27/28 v33/36 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="0" index="1" bw="32" slack="1"/>
<pin id="322" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v17/11 v25/24 "/>
</bind>
</comp>

<comp id="323" class="1005" name="reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v17 v25 "/>
</bind>
</comp>

<comp id="328" class="1005" name="reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v19 v33 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln23_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="0" index="1" bw="3" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="x_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_4_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="14" slack="0"/>
<pin id="348" dir="0" index="1" bw="4" slack="0"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln25_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="14" slack="0"/>
<pin id="356" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_5_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="12" slack="0"/>
<pin id="360" dir="0" index="1" bw="4" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln25_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="12" slack="0"/>
<pin id="368" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sub_ln25_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="14" slack="0"/>
<pin id="372" dir="0" index="1" bw="12" slack="0"/>
<pin id="373" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln24_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="0"/>
<pin id="378" dir="0" index="1" bw="9" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="y_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln25_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="10" slack="0"/>
<pin id="390" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_2/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln25_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="15" slack="1"/>
<pin id="394" dir="0" index="1" bw="10" slack="0"/>
<pin id="395" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="sext_ln25_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="15" slack="0"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln31_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="0"/>
<pin id="404" dir="0" index="1" bw="3" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="x_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_6_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="14" slack="0"/>
<pin id="416" dir="0" index="1" bw="4" slack="0"/>
<pin id="417" dir="0" index="2" bw="1" slack="0"/>
<pin id="418" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln38_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="14" slack="0"/>
<pin id="424" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_7_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="12" slack="0"/>
<pin id="428" dir="0" index="1" bw="4" slack="0"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln38_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="12" slack="0"/>
<pin id="436" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_1/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="sub_ln38_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="14" slack="0"/>
<pin id="440" dir="0" index="1" bw="12" slack="0"/>
<pin id="441" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln38/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="icmp_ln32_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="10" slack="0"/>
<pin id="446" dir="0" index="1" bw="9" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="y_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln39_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="10" slack="0"/>
<pin id="458" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_s_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="20" slack="0"/>
<pin id="462" dir="0" index="1" bw="10" slack="0"/>
<pin id="463" dir="0" index="2" bw="1" slack="0"/>
<pin id="464" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln39_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="20" slack="0"/>
<pin id="470" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_1/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_10_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="18" slack="0"/>
<pin id="474" dir="0" index="1" bw="10" slack="0"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln39_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="18" slack="0"/>
<pin id="482" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_2/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sub_ln39_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="20" slack="0"/>
<pin id="486" dir="0" index="1" bw="18" slack="0"/>
<pin id="487" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln47_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="15" slack="1"/>
<pin id="492" dir="0" index="1" bw="10" slack="0"/>
<pin id="493" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/6 "/>
</bind>
</comp>

<comp id="495" class="1004" name="sext_ln47_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="15" slack="0"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="icmp_ln36_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="10" slack="0"/>
<pin id="503" dir="0" index="1" bw="9" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/7 "/>
</bind>
</comp>

<comp id="507" class="1004" name="r_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="10" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/7 "/>
</bind>
</comp>

<comp id="513" class="1004" name="zext_ln38_2_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="10" slack="0"/>
<pin id="515" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_2/7 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln39_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="21" slack="1"/>
<pin id="519" dir="0" index="1" bw="10" slack="0"/>
<pin id="520" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/7 "/>
</bind>
</comp>

<comp id="522" class="1004" name="sext_ln39_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="21" slack="0"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/7 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln38_3_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="10" slack="1"/>
<pin id="529" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_3/8 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln38_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="15" slack="3"/>
<pin id="533" dir="0" index="1" bw="10" slack="0"/>
<pin id="534" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/8 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sext_ln38_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="15" slack="1"/>
<pin id="538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38/9 "/>
</bind>
</comp>

<comp id="540" class="1004" name="icmp_ln50_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="10" slack="0"/>
<pin id="542" dir="0" index="1" bw="9" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/20 "/>
</bind>
</comp>

<comp id="546" class="1004" name="r1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="10" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r1/20 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln53_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="10" slack="0"/>
<pin id="554" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/20 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln53_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="10" slack="0"/>
<pin id="558" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_1/20 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln53_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="21" slack="2"/>
<pin id="562" dir="0" index="1" bw="10" slack="0"/>
<pin id="563" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/20 "/>
</bind>
</comp>

<comp id="565" class="1004" name="sext_ln53_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="21" slack="0"/>
<pin id="567" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53/20 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln52_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="15" slack="3"/>
<pin id="572" dir="0" index="1" bw="10" slack="0"/>
<pin id="573" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/20 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sext_ln52_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="15" slack="2"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52/22 "/>
</bind>
</comp>

<comp id="579" class="1004" name="icmp_ln64_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="4" slack="0"/>
<pin id="581" dir="0" index="1" bw="3" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/33 "/>
</bind>
</comp>

<comp id="585" class="1004" name="x_2_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="4" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/33 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_8_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="14" slack="0"/>
<pin id="593" dir="0" index="1" bw="4" slack="0"/>
<pin id="594" dir="0" index="2" bw="1" slack="0"/>
<pin id="595" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/33 "/>
</bind>
</comp>

<comp id="599" class="1004" name="zext_ln69_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="14" slack="0"/>
<pin id="601" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/33 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_9_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="12" slack="0"/>
<pin id="605" dir="0" index="1" bw="4" slack="0"/>
<pin id="606" dir="0" index="2" bw="1" slack="0"/>
<pin id="607" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/33 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln69_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="12" slack="0"/>
<pin id="613" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_1/33 "/>
</bind>
</comp>

<comp id="615" class="1004" name="sub_ln69_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="14" slack="0"/>
<pin id="617" dir="0" index="1" bw="12" slack="0"/>
<pin id="618" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln69/33 "/>
</bind>
</comp>

<comp id="621" class="1004" name="icmp_ln65_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="10" slack="0"/>
<pin id="623" dir="0" index="1" bw="9" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/34 "/>
</bind>
</comp>

<comp id="627" class="1004" name="y_2_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="10" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/34 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln69_2_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="10" slack="0"/>
<pin id="635" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_2/34 "/>
</bind>
</comp>

<comp id="637" class="1004" name="add_ln69_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="15" slack="1"/>
<pin id="639" dir="0" index="1" bw="10" slack="0"/>
<pin id="640" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/34 "/>
</bind>
</comp>

<comp id="642" class="1004" name="sext_ln69_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="15" slack="0"/>
<pin id="644" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69/34 "/>
</bind>
</comp>

<comp id="651" class="1005" name="x_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="4" slack="0"/>
<pin id="653" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="656" class="1005" name="sub_ln25_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="15" slack="1"/>
<pin id="658" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln25 "/>
</bind>
</comp>

<comp id="664" class="1005" name="y_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="10" slack="0"/>
<pin id="666" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="669" class="1005" name="sext_ln25_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="64" slack="1"/>
<pin id="671" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln25 "/>
</bind>
</comp>

<comp id="674" class="1005" name="v0_addr_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="14" slack="1"/>
<pin id="676" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v0_addr "/>
</bind>
</comp>

<comp id="682" class="1005" name="x_1_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="0"/>
<pin id="684" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="687" class="1005" name="sub_ln38_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="15" slack="1"/>
<pin id="689" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln38 "/>
</bind>
</comp>

<comp id="697" class="1005" name="y_1_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="10" slack="0"/>
<pin id="699" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="702" class="1005" name="sub_ln39_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="21" slack="1"/>
<pin id="704" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln39 "/>
</bind>
</comp>

<comp id="708" class="1005" name="B_addr_1_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="14" slack="1"/>
<pin id="710" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1 "/>
</bind>
</comp>

<comp id="713" class="1005" name="C_addr_1_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="14" slack="2"/>
<pin id="715" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="C_addr_1 "/>
</bind>
</comp>

<comp id="721" class="1005" name="r_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="10" slack="0"/>
<pin id="723" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="726" class="1005" name="v1_addr_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="20" slack="1"/>
<pin id="728" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="v1_addr "/>
</bind>
</comp>

<comp id="731" class="1005" name="add_ln38_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="15" slack="1"/>
<pin id="733" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln38 "/>
</bind>
</comp>

<comp id="736" class="1005" name="v0_addr_1_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="14" slack="1"/>
<pin id="738" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v0_addr_1 "/>
</bind>
</comp>

<comp id="741" class="1005" name="v15_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="1"/>
<pin id="743" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v15 "/>
</bind>
</comp>

<comp id="746" class="1005" name="v16_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v16 "/>
</bind>
</comp>

<comp id="754" class="1005" name="r1_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="10" slack="0"/>
<pin id="756" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="r1 "/>
</bind>
</comp>

<comp id="759" class="1005" name="v2_addr_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="20" slack="1"/>
<pin id="761" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="v2_addr "/>
</bind>
</comp>

<comp id="764" class="1005" name="add_ln52_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="15" slack="2"/>
<pin id="766" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="add_ln52 "/>
</bind>
</comp>

<comp id="769" class="1005" name="A4_addr_1_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="14" slack="1"/>
<pin id="771" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A4_addr_1 "/>
</bind>
</comp>

<comp id="774" class="1005" name="v23_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="1"/>
<pin id="776" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v23 "/>
</bind>
</comp>

<comp id="779" class="1005" name="v24_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="1"/>
<pin id="781" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v24 "/>
</bind>
</comp>

<comp id="784" class="1005" name="v27_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="1"/>
<pin id="786" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v27 "/>
</bind>
</comp>

<comp id="792" class="1005" name="x_2_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="4" slack="0"/>
<pin id="794" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="797" class="1005" name="sub_ln69_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="15" slack="1"/>
<pin id="799" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln69 "/>
</bind>
</comp>

<comp id="805" class="1005" name="y_2_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="10" slack="0"/>
<pin id="807" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="y_2 "/>
</bind>
</comp>

<comp id="810" class="1005" name="sext_ln69_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="64" slack="7"/>
<pin id="812" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="sext_ln69 "/>
</bind>
</comp>

<comp id="815" class="1005" name="B_addr_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="14" slack="1"/>
<pin id="817" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="820" class="1005" name="C_addr_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="14" slack="1"/>
<pin id="822" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="825" class="1005" name="v31_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="1"/>
<pin id="827" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v31 "/>
</bind>
</comp>

<comp id="830" class="1005" name="v32_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="1"/>
<pin id="832" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v32 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="46" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="46" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="106"><net_src comp="89" pin="3"/><net_sink comp="101" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="113"><net_src comp="46" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="46" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="46" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="46" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="138" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="169"><net_src comp="46" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="164" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="176"><net_src comp="46" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="46" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="183"><net_src comp="171" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="190"><net_src comp="6" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="185" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="34" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="234"><net_src comp="34" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="60" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="246" pin="4"/><net_sink comp="133" pin=1"/></net>

<net id="254"><net_src comp="246" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="258"><net_src comp="34" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="259" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="270"><net_src comp="60" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="271" pin="4"/><net_sink comp="159" pin=1"/></net>

<net id="279"><net_src comp="271" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="283"><net_src comp="34" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="16" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="305"><net_src comp="34" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="317"><net_src comp="242" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="318"><net_src comp="267" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="326"><net_src comp="319" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="331"><net_src comp="313" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="338"><net_src comp="202" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="18" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="202" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="24" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="32" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="202" pin="4"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="34" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="357"><net_src comp="346" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="36" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="202" pin="4"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="38" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="358" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="354" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="366" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="213" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="40" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="213" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="44" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="213" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="392" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="406"><net_src comp="224" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="18" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="224" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="24" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="32" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="224" pin="4"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="34" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="425"><net_src comp="414" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="36" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="224" pin="4"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="38" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="437"><net_src comp="426" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="422" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="434" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="235" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="40" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="235" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="44" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="235" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="56" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="235" pin="4"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="34" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="471"><net_src comp="460" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="477"><net_src comp="58" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="235" pin="4"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="38" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="483"><net_src comp="472" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="468" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="480" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="456" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="490" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="505"><net_src comp="259" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="40" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="259" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="44" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="259" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="513" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="525"><net_src comp="517" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="530"><net_src comp="255" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="527" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="539"><net_src comp="536" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="544"><net_src comp="284" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="40" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="284" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="44" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="284" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="284" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="556" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="560" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="574"><net_src comp="552" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="578"><net_src comp="575" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="583"><net_src comp="295" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="18" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="295" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="24" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="596"><net_src comp="32" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="295" pin="4"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="34" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="602"><net_src comp="591" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="608"><net_src comp="36" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="295" pin="4"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="38" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="614"><net_src comp="603" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="599" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="611" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="306" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="40" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="306" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="44" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="306" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="633" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="645"><net_src comp="637" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="654"><net_src comp="340" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="659"><net_src comp="370" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="667"><net_src comp="382" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="672"><net_src comp="397" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="677"><net_src comp="82" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="685"><net_src comp="408" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="690"><net_src comp="438" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="693"><net_src comp="687" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="700"><net_src comp="450" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="705"><net_src comp="484" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="711"><net_src comp="108" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="716"><net_src comp="114" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="724"><net_src comp="507" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="729"><net_src comp="120" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="734"><net_src comp="531" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="739"><net_src comp="138" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="744"><net_src comp="89" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="749"><net_src comp="127" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="757"><net_src comp="546" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="762"><net_src comp="146" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="767"><net_src comp="570" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="772"><net_src comp="164" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="777"><net_src comp="101" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="782"><net_src comp="153" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="787"><net_src comp="313" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="795"><net_src comp="585" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="800"><net_src comp="615" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="808"><net_src comp="627" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="813"><net_src comp="642" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="818"><net_src comp="171" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="823"><net_src comp="177" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="828"><net_src comp="133" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="833"><net_src comp="159" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="313" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v3 | {41 }
 - Input state : 
	Port: top : v0 | {3 4 9 10 }
	Port: top : v1 | {7 8 9 10 }
	Port: top : v2 | {20 21 22 23 }
  - Chain level:
	State 1
	State 2
		icmp_ln23 : 1
		x : 1
		br_ln23 : 2
		tmp_4 : 1
		zext_ln25 : 2
		tmp_5 : 1
		zext_ln25_1 : 2
		sub_ln25 : 3
	State 3
		icmp_ln24 : 1
		y : 1
		br_ln24 : 2
		zext_ln25_2 : 1
		add_ln25 : 2
		sext_ln25 : 3
		v0_addr : 4
		v7 : 5
	State 4
		store_ln26 : 1
	State 5
		icmp_ln31 : 1
		x_1 : 1
		br_ln31 : 2
		tmp_6 : 1
		zext_ln38 : 2
		tmp_7 : 1
		zext_ln38_1 : 2
		sub_ln38 : 3
	State 6
		icmp_ln32 : 1
		y_1 : 1
		br_ln32 : 2
		zext_ln39 : 1
		tmp_s : 1
		zext_ln39_1 : 2
		tmp_10 : 1
		zext_ln39_2 : 2
		sub_ln39 : 3
		add_ln47 : 2
		sext_ln47 : 3
		B_addr_1 : 4
		C_addr_1 : 4
	State 7
		icmp_ln36 : 1
		r : 1
		br_ln36 : 2
		zext_ln38_2 : 1
		add_ln39 : 2
		sext_ln39 : 3
		v1_addr : 4
		v16 : 5
		store_ln47 : 1
	State 8
		add_ln38 : 1
	State 9
		v0_addr_1 : 1
		v15 : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		icmp_ln50 : 1
		r1 : 1
		br_ln50 : 2
		zext_ln53 : 1
		zext_ln53_1 : 1
		add_ln53 : 2
		sext_ln53 : 3
		v2_addr : 4
		add_ln52 : 2
		v24 : 5
		store_ln61 : 1
	State 21
	State 22
		A4_addr_1 : 1
		v23 : 2
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		icmp_ln64 : 1
		x_2 : 1
		br_ln64 : 2
		tmp_8 : 1
		zext_ln69 : 2
		tmp_9 : 1
		zext_ln69_1 : 2
		sub_ln69 : 3
	State 34
		icmp_ln65 : 1
		y_2 : 1
		br_ln65 : 2
		zext_ln69_2 : 1
		add_ln69 : 2
		sext_ln69 : 3
		B_addr : 4
		C_addr : 4
		v31 : 5
		v32 : 5
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
		store_ln69 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_313     |    2    |   205   |   390   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_319     |    3    |   143   |   321   |
|----------|--------------------|---------|---------|---------|
|          |      x_fu_340      |    0    |    0    |    13   |
|          |      y_fu_382      |    0    |    0    |    14   |
|          |   add_ln25_fu_392  |    0    |    0    |    21   |
|          |     x_1_fu_408     |    0    |    0    |    13   |
|          |     y_1_fu_450     |    0    |    0    |    14   |
|          |   add_ln47_fu_490  |    0    |    0    |    21   |
|          |      r_fu_507      |    0    |    0    |    14   |
|    add   |   add_ln39_fu_517  |    0    |    0    |    28   |
|          |   add_ln38_fu_531  |    0    |    0    |    21   |
|          |      r1_fu_546     |    0    |    0    |    14   |
|          |   add_ln53_fu_560  |    0    |    0    |    28   |
|          |   add_ln52_fu_570  |    0    |    0    |    21   |
|          |     x_2_fu_585     |    0    |    0    |    13   |
|          |     y_2_fu_627     |    0    |    0    |    14   |
|          |   add_ln69_fu_637  |    0    |    0    |    21   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln23_fu_334  |    0    |    0    |    9    |
|          |  icmp_ln24_fu_376  |    0    |    0    |    13   |
|          |  icmp_ln31_fu_402  |    0    |    0    |    9    |
|   icmp   |  icmp_ln32_fu_444  |    0    |    0    |    13   |
|          |  icmp_ln36_fu_501  |    0    |    0    |    13   |
|          |  icmp_ln50_fu_540  |    0    |    0    |    13   |
|          |  icmp_ln64_fu_579  |    0    |    0    |    9    |
|          |  icmp_ln65_fu_621  |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|          |   sub_ln25_fu_370  |    0    |    0    |    19   |
|    sub   |   sub_ln38_fu_438  |    0    |    0    |    19   |
|          |   sub_ln39_fu_484  |    0    |    0    |    27   |
|          |   sub_ln69_fu_615  |    0    |    0    |    19   |
|----------|--------------------|---------|---------|---------|
|          |    tmp_4_fu_346    |    0    |    0    |    0    |
|          |    tmp_5_fu_358    |    0    |    0    |    0    |
|          |    tmp_6_fu_414    |    0    |    0    |    0    |
|bitconcatenate|    tmp_7_fu_426    |    0    |    0    |    0    |
|          |    tmp_s_fu_460    |    0    |    0    |    0    |
|          |    tmp_10_fu_472   |    0    |    0    |    0    |
|          |    tmp_8_fu_591    |    0    |    0    |    0    |
|          |    tmp_9_fu_603    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln25_fu_354  |    0    |    0    |    0    |
|          | zext_ln25_1_fu_366 |    0    |    0    |    0    |
|          | zext_ln25_2_fu_388 |    0    |    0    |    0    |
|          |  zext_ln38_fu_422  |    0    |    0    |    0    |
|          | zext_ln38_1_fu_434 |    0    |    0    |    0    |
|          |  zext_ln39_fu_456  |    0    |    0    |    0    |
|          | zext_ln39_1_fu_468 |    0    |    0    |    0    |
|   zext   | zext_ln39_2_fu_480 |    0    |    0    |    0    |
|          | zext_ln38_2_fu_513 |    0    |    0    |    0    |
|          | zext_ln38_3_fu_527 |    0    |    0    |    0    |
|          |  zext_ln53_fu_552  |    0    |    0    |    0    |
|          | zext_ln53_1_fu_556 |    0    |    0    |    0    |
|          |  zext_ln69_fu_599  |    0    |    0    |    0    |
|          | zext_ln69_1_fu_611 |    0    |    0    |    0    |
|          | zext_ln69_2_fu_633 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  sext_ln25_fu_397  |    0    |    0    |    0    |
|          |  sext_ln47_fu_495  |    0    |    0    |    0    |
|          |  sext_ln39_fu_522  |    0    |    0    |    0    |
|   sext   |  sext_ln38_fu_536  |    0    |    0    |    0    |
|          |  sext_ln53_fu_565  |    0    |    0    |    0    |
|          |  sext_ln52_fu_575  |    0    |    0    |    0    |
|          |  sext_ln69_fu_642  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   348   |   1157  |
|----------|--------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| A4 |   32   |    0   |    0   |    0   |
|  B |   32   |    0   |    0   |    0   |
|  C |   32   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|   96   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|A4_addr_1_reg_769|   14   |
| B_addr_1_reg_708|   14   |
|  B_addr_reg_815 |   14   |
| C_addr_1_reg_713|   14   |
|  C_addr_reg_820 |   14   |
| add_ln38_reg_731|   15   |
| add_ln52_reg_764|   15   |
|   r1_0_reg_280  |   10   |
|    r1_reg_754   |   10   |
|   r_0_reg_255   |   10   |
|    r_reg_721    |   10   |
|     reg_323     |   32   |
|     reg_328     |   32   |
|sext_ln25_reg_669|   64   |
|sext_ln69_reg_810|   64   |
| sub_ln25_reg_656|   15   |
| sub_ln38_reg_687|   15   |
| sub_ln39_reg_702|   21   |
| sub_ln69_reg_797|   15   |
|v0_addr_1_reg_736|   14   |
| v0_addr_reg_674 |   14   |
|   v15_reg_741   |   32   |
|   v16_reg_746   |   32   |
|   v18_reg_242   |   32   |
| v1_addr_reg_726 |   20   |
|   v23_reg_774   |   32   |
|   v24_reg_779   |   32   |
|   v26_reg_267   |   32   |
|   v27_reg_784   |   32   |
| v2_addr_reg_759 |   20   |
|   v31_reg_825   |   32   |
|   v32_reg_830   |   32   |
|   x_0_reg_198   |    4   |
|  x_1_0_reg_220  |    4   |
|   x_1_reg_682   |    4   |
|  x_2_0_reg_291  |    4   |
|   x_2_reg_792   |    4   |
|    x_reg_651    |    4   |
|   y_0_reg_209   |   10   |
|  y_1_0_reg_231  |   10   |
|   y_1_reg_697   |   10   |
|  y_2_0_reg_302  |   10   |
|   y_2_reg_805   |   10   |
|    y_reg_664    |   10   |
+-----------------+--------+
|      Total      |   838  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_101 |  p0  |   3  |  14  |   42   ||    15   |
| grp_access_fu_127 |  p0  |   2  |  20  |   40   ||    9    |
| grp_access_fu_133 |  p0  |   3  |  14  |   42   ||    15   |
| grp_access_fu_153 |  p0  |   2  |  20  |   40   ||    9    |
| grp_access_fu_159 |  p0  |   3  |  14  |   42   ||    15   |
|    v18_reg_242    |  p0  |   2  |  32  |   64   ||    9    |
|    r_0_reg_255    |  p0  |   2  |  10  |   20   ||    9    |
|    v26_reg_267    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_313    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_313    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_319    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_319    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   698  || 23.2715 ||   153   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   348  |  1157  |    -   |
|   Memory  |   96   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   23   |    -   |   153  |    -   |
|  Register |    -   |    -   |    -   |   838  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   96   |    5   |   23   |  1186  |  1310  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
