acq480_knobs = {
    'ACC': 'ACC',
    'ACQ480_FIR_01': 'ACQ480:FIR:01',
    'ACQ480_FIR_DECIM': 'ACQ480:FIR:DECIM',
    'ACQ480_FPGA_DECIM': 'ACQ480:FPGA:DECIM',
    'ACQ480_GAIN_01': 'ACQ480:GAIN:01',
    'ACQ480_GAIN_02': 'ACQ480:GAIN:02',
    'ACQ480_GAIN_03': 'ACQ480:GAIN:03',
    'ACQ480_GAIN_04': 'ACQ480:GAIN:04',
    'ACQ480_GAIN_05': 'ACQ480:GAIN:05',
    'ACQ480_GAIN_06': 'ACQ480:GAIN:06',
    'ACQ480_GAIN_07': 'ACQ480:GAIN:07',
    'ACQ480_GAIN_08': 'ACQ480:GAIN:08',
    'ACQ480_GAIN_ALL': 'ACQ480:GAIN:ALL',
    'ACQ480_HPF_01': 'ACQ480:HPF:01',
    'ACQ480_HPF_02': 'ACQ480:HPF:02',
    'ACQ480_HPF_03': 'ACQ480:HPF:03',
    'ACQ480_HPF_04': 'ACQ480:HPF:04',
    'ACQ480_HPF_05': 'ACQ480:HPF:05',
    'ACQ480_HPF_06': 'ACQ480:HPF:06',
    'ACQ480_HPF_07': 'ACQ480:HPF:07',
    'ACQ480_HPF_08': 'ACQ480:HPF:08',
    'ACQ480_INVERT_01': 'ACQ480:INVERT:01',
    'ACQ480_INVERT_02': 'ACQ480:INVERT:02',
    'ACQ480_INVERT_03': 'ACQ480:INVERT:03',
    'ACQ480_INVERT_04': 'ACQ480:INVERT:04',
    'ACQ480_INVERT_05': 'ACQ480:INVERT:05',
    'ACQ480_INVERT_06': 'ACQ480:INVERT:06',
    'ACQ480_INVERT_07': 'ACQ480:INVERT:07',
    'ACQ480_INVERT_08': 'ACQ480:INVERT:08',
    'ACQ480_LFNS_01': 'ACQ480:LFNS:01',
    'ACQ480_LFNS_02': 'ACQ480:LFNS:02',
    'ACQ480_LFNS_03': 'ACQ480:LFNS:03',
    'ACQ480_LFNS_04': 'ACQ480:LFNS:04',
    'ACQ480_LFNS_05': 'ACQ480:LFNS:05',
    'ACQ480_LFNS_06': 'ACQ480:LFNS:06',
    'ACQ480_LFNS_07': 'ACQ480:LFNS:07',
    'ACQ480_LFNS_08': 'ACQ480:LFNS:08',
    'ACQ480_LFNS_ALL': 'ACQ480:LFNS:ALL',
    'ACQ480_MR_10DEC': 'ACQ480:MR:10DEC',
    'ACQ480_MR_EN': 'ACQ480:MR:EN',
    'ACQ480_MR_EVSEL_0': 'ACQ480:MR:EVSEL:0',
    'ACQ480_MR_EVSEL_1': 'ACQ480:MR:EVSEL:1',
    'ACQ480_OSR': 'ACQ480:OSR',
    'ACQ480_T50R': 'ACQ480:T50R',
    'ACQ480_T50R_01': 'ACQ480:T50R:01',
    'ACQ480_T50R_02': 'ACQ480:T50R:02',
    'ACQ480_T50R_03': 'ACQ480:T50R:03',
    'ACQ480_T50R_04': 'ACQ480:T50R:04',
    'ACQ480_T50R_05': 'ACQ480:T50R:05',
    'ACQ480_T50R_06': 'ACQ480:T50R:06',
    'ACQ480_T50R_07': 'ACQ480:T50R:07',
    'ACQ480_T50R_08': 'ACQ480:T50R:08',
    'AGIX': 'AGIX',
    'AI_CAL_EOFF': 'AI:CAL:EOFF',
    'AI_CAL_ESLO': 'AI:CAL:ESLO',
    'CLK': 'CLK',
    'CLK_DX': 'CLK:DX',
    'CLK_SENSE': 'CLK:SENSE',
    'CLKDIV': 'CLKDIV',
    'CLK_IS_EXT_D0': 'CLK_IS_EXT_D0',
    'CLK_IS_EXT_D1': 'CLK_IS_EXT_D1',
    'CLK_IS_EXT_D2': 'CLK_IS_EXT_D2',
    'CLK_IS_INTERNAL': 'CLK_IS_INTERNAL',
    'DEC': 'DEC',
    'DT': 'DT',
    'EVENT0': 'EVENT0',
    'EVENT0_DX': 'EVENT0:DX',
    'EVENT0_SENSE': 'EVENT0:SENSE',
    'EVENT1': 'EVENT1',
    'EVENT1_DX': 'EVENT1:DX',
    'EVENT1_SENSE': 'EVENT1:SENSE',
    'GAIN_01': 'GAIN:01',
    'GAIN_02': 'GAIN:02',
    'GAIN_03': 'GAIN:03',
    'GAIN_04': 'GAIN:04',
    'GAIN_05': 'GAIN:05',
    'GAIN_06': 'GAIN:06',
    'GAIN_07': 'GAIN:07',
    'GAIN_08': 'GAIN:08',
    'GAIN_CHANGES': 'GAIN_CHANGES',
    'HAS_CH_GAINS': 'HAS_CH_GAINS',
    'MANUFACTURER': 'MANUFACTURER',
    'MAX_KHZ': 'MAX_KHZ',
    'MIN_KHZ': 'MIN_KHZ',
    'MODEL': 'MODEL',
    'MTYPE': 'MTYPE',
    'NCHAN': 'NCHAN',
    'PART_NUM': 'PART_NUM',
    'RGM': 'RGM',
    'RGM_DX': 'RGM:DX',
    'RGM_SENSE': 'RGM:SENSE',
    'RTM_TRANSLEN': 'RTM_TRANSLEN',
    'RTM_TRANSLEN_ONCHANGE': 'RTM_TRANSLEN:ONCHANGE',
    'SERIAL': 'SERIAL',
    'SIG_CLK_TRAIN_BSY': 'SIG:CLK:TRAIN_BSY',
    'SIG_CLK_COUNT_ACTIVE': 'SIG:CLK_COUNT:ACTIVE',
    'SIG_CLK_COUNT_COUNT': 'SIG:CLK_COUNT:COUNT',
    'SIG_CLK_COUNT_FREQ': 'SIG:CLK_COUNT:FREQ',
    'SIG_CLK_COUNT_RESET': 'SIG:CLK_COUNT:RESET',
    'SIG_SAMPLE_COUNT_ACTIVE': 'SIG:SAMPLE_COUNT:ACTIVE',
    'SIG_SAMPLE_COUNT_COUNT': 'SIG:SAMPLE_COUNT:COUNT',
    'SIG_SAMPLE_COUNT_FREQ': 'SIG:SAMPLE_COUNT:FREQ',
    'SIG_SAMPLE_COUNT_RESET': 'SIG:SAMPLE_COUNT:RESET',
    'SIG_SAMPLE_COUNT_RUNTIME': 'SIG:SAMPLE_COUNT:RUNTIME',
    'SIG_clk_count_ACTIVE': 'SIG:clk_count:ACTIVE',
    'SIG_clk_count_COUNT': 'SIG:clk_count:COUNT',
    'SIG_clk_count_FREQ': 'SIG:clk_count:FREQ',
    'SIG_clk_count_RESET': 'SIG:clk_count:RESET',
    'SIG_sample_count_ACTIVE': 'SIG:sample_count:ACTIVE',
    'SIG_sample_count_COUNT': 'SIG:sample_count:COUNT',
    'SIG_sample_count_FREQ': 'SIG:sample_count:FREQ',
    'SIG_sample_count_FREQ_ONCHANGE': 'SIG:sample_count:FREQ:ONCHANGE',
    'SIG_sample_count_RESET': 'SIG:sample_count:RESET',
    'SYNC': 'SYNC',
    'SYNC_DX': 'SYNC:DX',
    'SYNC_SENSE': 'SYNC:SENSE',
    'T50R_1': 'T50R_1',
    'T50R_2': 'T50R_2',
    'T50R_3': 'T50R_3',
    'T50R_4': 'T50R_4',
    'T50R_5': 'T50R_5',
    'T50R_6': 'T50R_6',
    'T50R_7': 'T50R_7',
    'T50R_8': 'T50R_8',
    'TRG': 'TRG',
    'TRG_DX': 'TRG:DX',
    'TRG_SENSE': 'TRG:SENSE',
    'XDT': 'XDT',
    '_trg': '_trg',
    'acq480_PLL': 'acq480_PLL',
    'acq480_dump': 'acq480_dump',
    'acq480_flush': 'acq480_flush',
    'acq480_fpga_decim': 'acq480_fpga_decim',
    'acq480_getGain': 'acq480_getGain',
    'acq480_help': 'acq480_help',
    'acq480_loti': 'acq480_loti',
    'acq480_makeLinks': 'acq480_makeLinks',
    'acq480_map': 'acq480_map',
    'acq480_map4': 'acq480_map4',
    'acq480_map8': 'acq480_map8',
    'acq480_readall': 'acq480_readall',
    'acq480_reg': 'acq480_reg',
    'acq480_reset': 'acq480_reset',
    'acq480_setAverageSelect': 'acq480_setAverageSelect',
    'acq480_setClkHardSync': 'acq480_setClkHardSync',
    'acq480_setDataPattern': 'acq480_setDataPattern',
    'acq480_setDataRate': 'acq480_setDataRate',
    'acq480_setDecimationFilter': 'acq480_setDecimationFilter',
    'acq480_setFilterCoefficients': 'acq480_setFilterCoefficients',
    'acq480_setGain': 'acq480_setGain',
    'acq480_setHiPassFilter': 'acq480_setHiPassFilter',
    'acq480_setInvert': 'acq480_setInvert',
    'acq480_setLFNS': 'acq480_setLFNS',
    'acq480_setLvdsTestPatDeskew': 'acq480_setLvdsTestPatDeskew',
    'acq480_setLvdsTestPatRamp': 'acq480_setLvdsTestPatRamp',
    'acq480_setPatDeskew': 'acq480_setPatDeskew',
    'acq480_setPatSync': 'acq480_setPatSync',
    'acq480_setTwoWireMode': 'acq480_setTwoWireMode',
    'acq480_train_ctrl': 'acq480_train_ctrl',
    'acq480_train_hi_val': 'acq480_train_hi_val',
    'acq480_train_lo_val': 'acq480_train_lo_val',
    'acq480_two_lane_mode': 'acq480_two_lane_mode',
    'acq482_cmap': 'acq482_cmap',
    'active_chan': 'active_chan',
    'bufferlen': 'bufferlen',
    'burst': 'burst',
    'ch_data_size': 'ch_data_size',
    'clk': 'clk',
    'clk_count': 'clk_count',
    'clk_counter_src': 'clk_counter_src',
    'clkdiv': 'clkdiv',
    'completed_shot': 'completed_shot',
    'continuous_reader': 'continuous_reader',
    'data32': 'data32',
    'dclock_reset': 'dclock_reset',
    'dna': 'dna',
    'es_enable': 'es_enable',
    'event0': 'event0',
    'event0_count': 'event0_count',
    'event1': 'event1',
    'event_time': 'event_time',
    'evt_sc_latch': 'evt_sc_latch',
    'ffir_bist': 'ffir_bist',
    'groups': 'groups',
    'hitide': 'hitide',
    'is_adc': 'is_adc',
    'is_triggered': 'is_triggered',
    'load_ffir': 'load.ffir',
    'lotide': 'lotide',
    'modalias': 'modalias',
    'module_name': 'module_name',
    'module_role': 'module_role',
    'module_type': 'module_type',
    'module_variant': 'module_variant',
    'mr_10dec': 'mr_10dec',
    'mr_en': 'mr_en',
    'mr_sel0': 'mr_sel0',
    'mr_sel1': 'mr_sel1',
    'nacc': 'nacc',
    'nbuffers': 'nbuffers',
    'optimise_bufferlen': 'optimise_bufferlen',
    'peers': 'peers',
    'rgm': 'rgm',
    'rtm_translen': 'rtm_translen',
    'run': 'run',
    'sample_count': 'sample_count',
    'shot': 'shot',
    'simulate': 'simulate',
    'site': 'site',
    'sod': 'sod',
    'stats': 'stats',
    'sync': 'sync',
    'sync_trg_to_clk': 'sync_trg_to_clk',
    'sysclkhz': 'sysclkhz',
    'task_active': 'task_active',
    'train': 'train',
    'train_states': 'train_states',
    'trg': 'trg',
    'prompt': 'prompt',
    'help': 'help',
    'help2': 'help2',
    'helpA': 'helpA',
    'T50R': 'T50R'
}
