git clone --depth 1 --no-tags https://github.com/AlejandroM2000/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455461748
git clone --depth 1 --no-tags https://github.com/dovuthanhhien1609/RiscV32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444367473
git clone --depth 1 --no-tags https://github.com/EzraCharles/FIFO_verification_env.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444244709
git clone --depth 1 --no-tags https://github.com/Areebkhan02/4-common-anode-seven-segment-displays-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445500244
git clone --depth 1 --no-tags https://github.com/hiverniaa/RVS9-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445458272
git clone --depth 1 --no-tags https://github.com/royb998/044252-sim3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448819216
git clone --depth 1 --no-tags https://github.com/jupiter204/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449657107
git clone --depth 1 --no-tags https://github.com/bciip/rv_plic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449240845
git clone --depth 1 --no-tags https://github.com/bciip/rstmgr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449240196
git clone --depth 1 --no-tags https://github.com/bciip/edn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449239771
git clone --depth 1 --no-tags https://github.com/jkuschner/processor_go_brr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451258406
git clone --depth 1 --no-tags https://github.com/salimkhan21/UVM_ADDER_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452944301
git clone --depth 1 --no-tags https://github.com/alihusain01/lab5-ECE385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462053978
git clone --depth 1 --no-tags https://github.com/bciip/alert_handler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449239177
git clone --depth 1 --no-tags https://github.com/aj-funari/Vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461224612
git clone --depth 1 --no-tags https://github.com/Fizz-Trickster/BMP_File.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462552439
git clone --depth 1 --no-tags https://github.com/wxbbuaa2011/FPGA-MISC-IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458739593
git clone --depth 1 --no-tags https://github.com/FelixH316/UVM_Basics_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442132775
git clone --depth 1 --no-tags https://github.com/aryatyagi14/FPGA-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461039012
git clone --depth 1 --no-tags https://github.com/AlSaqr-platform/common_pads.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461955007
git clone --depth 1 --no-tags https://github.com/GeorgeLiu98/fpga-image-decompression.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448025046
git clone --depth 1 --no-tags https://github.com/parkerg44/System_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448766310
git clone --depth 1 --no-tags https://github.com/seco-lorem/SchoolWork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448300558
git clone --depth 1 --no-tags https://github.com/bciip/pwm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449240090
git clone --depth 1 --no-tags https://github.com/bciip/rv_dm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449240281
git clone --depth 1 --no-tags https://github.com/ATariq1/router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443882653
git clone --depth 1 --no-tags https://github.com/yoav-es/System_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452629378
git clone --depth 1 --no-tags https://github.com/maharshisoma1996/FIFO_verification-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464044781
git clone --depth 1 --no-tags https://github.com/zhewen404/syn_script.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465529377
git clone --depth 1 --no-tags https://github.com/jesselee1/18240-Lab-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465438024
git clone --depth 1 --no-tags https://github.com/RehanEjaz/TImer-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457584889
git clone --depth 1 --no-tags https://github.com/BlackJackTone/50ins_mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457670232
git clone --depth 1 --no-tags https://github.com/mohammadsaadati80/MIPS-PipeLine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457744672
git clone --depth 1 --no-tags https://github.com/Joptis/Tarea4_parte1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457042179
git clone --depth 1 --no-tags https://github.com/AlSaqr-platform/cluster-dma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457466686
git clone --depth 1 --no-tags https://github.com/haitianzhishang/common_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462557631
git clone --depth 1 --no-tags https://github.com/FAAMT/MIPS-Uniprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454154007
git clone --depth 1 --no-tags https://github.com/burakyuslu/CS223-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451800902
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/ECE4305Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453195126
git clone --depth 1 --no-tags https://github.com/shivanandgsr/DMA-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444636078
git clone --depth 1 --no-tags https://github.com/bciip/rom_ctrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449239444
git clone --depth 1 --no-tags https://github.com/bciip/rv_timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449239614
git clone --depth 1 --no-tags https://github.com/pChaniotis/Small-School-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448645226
git clone --depth 1 --no-tags https://github.com/cbrl/svMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460180749
git clone --depth 1 --no-tags https://github.com/randyma01/CE4202-Proyecto-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447991861
git clone --depth 1 --no-tags https://github.com/bloodyrun/filters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457644914
git clone --depth 1 --no-tags https://github.com/ngpham17/ECE_540_Final-Project_Snake_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459354582
git clone --depth 1 --no-tags https://github.com/jzeiselmusic/CLA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459272601
git clone --depth 1 --no-tags https://github.com/hchou3/SVproject1hchou.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458341096
git clone --depth 1 --no-tags https://github.com/siddhpant/verilog-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464231601
git clone --depth 1 --no-tags https://github.com/pulala17/Green-Book.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462540937
git clone --depth 1 --no-tags https://github.com/os-fpga/axi_i2c_bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443072483
git clone --depth 1 --no-tags https://github.com/dineshannayya/ycr2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461507827
git clone --depth 1 --no-tags https://github.com/AbdelnabyK/ARM_pipeline_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455242431
git clone --depth 1 --no-tags https://github.com/Areebkhan02/Seven-Segment-Decoder-using-verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445473750
git clone --depth 1 --no-tags https://github.com/senceck/Pipelined-Median-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447600870
git clone --depth 1 --no-tags https://github.com/bciip/aon_timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449239698
git clone --depth 1 --no-tags https://github.com/bciip/prim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449239992
git clone --depth 1 --no-tags https://github.com/alihusain01/lab3-ECE385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456792024
git clone --depth 1 --no-tags https://github.com/ZerunYin/learn_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443080137
git clone --depth 1 --no-tags https://github.com/jbates35/lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453786073
git clone --depth 1 --no-tags https://github.com/ShivaniPalkar/System-Verilog-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457207797
git clone --depth 1 --no-tags https://github.com/achyutray/DDS2_group03.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463172418
git clone --depth 1 --no-tags https://github.com/AndreaLazzari/SoundWaveDistortionViaFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463581534
git clone --depth 1 --no-tags https://github.com/donev-stan/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459515396
git clone --depth 1 --no-tags https://github.com/6Kotnk/GPUv1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459799700
git clone --depth 1 --no-tags https://github.com/AnatoliyMartynyuk/YARR-rx-recovery.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462945113
git clone --depth 1 --no-tags https://github.com/sasha7886/Syntacore-test-exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463297242
git clone --depth 1 --no-tags https://github.com/alihusain01/lab4-ECE385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459340131
git clone --depth 1 --no-tags https://github.com/GCET231/final_project_2021.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461526417
git clone --depth 1 --no-tags https://github.com/UandersonSilva/TCC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461970663
git clone --depth 1 --no-tags https://github.com/usmanali-rs/Design-Verifcation-Environment-for-AHBlite-Slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462391331
git clone --depth 1 --no-tags https://github.com/romio-krvtsky/CSA-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465803564
git clone --depth 1 --no-tags https://github.com/yuyichao/digitaljs_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443198585
git clone --depth 1 --no-tags https://github.com/LiamMullen8/Ripple-Carry-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448671643
git clone --depth 1 --no-tags https://github.com/bciip/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449240411
git clone --depth 1 --no-tags https://github.com/bciip/lc_ctrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449240706
git clone --depth 1 --no-tags https://github.com/youmin1017/sv-tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449179833
git clone --depth 1 --no-tags https://github.com/riazcseiu/RV32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442319566
git clone --depth 1 --no-tags https://github.com/Hang-XX/tests_2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445737310
git clone --depth 1 --no-tags https://github.com/swisstackle/alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444353948
git clone --depth 1 --no-tags https://github.com/ENGR210/P9_SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454070760
git clone --depth 1 --no-tags https://github.com/afsantosb/DAT410.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452623166
git clone --depth 1 --no-tags https://github.com/RootCubed/fpga_nsmbw_hash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465085303
git clone --depth 1 --no-tags https://github.com/4DV4NC3M3N7/RV32i_custom_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460739551
git clone --depth 1 --no-tags https://github.com/SreenivasanJJ/IEEE-P1500-std-components-MTECH-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460277364
git clone --depth 1 --no-tags https://github.com/Danil1997Dev/Lab35.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457796177
git clone --depth 1 --no-tags https://github.com/ReaperOknowledge/Interview_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458311205
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/ECE4305Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458318122
git clone --depth 1 --no-tags https://github.com/jzeiselmusic/APM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459273615
git clone --depth 1 --no-tags https://github.com/JoyceLCH/CPU.VGA_ROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465769232
git clone --depth 1 --no-tags https://github.com/RuiyanGuo/Image-Decompressor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462884197
git clone --depth 1 --no-tags https://github.com/yonib98/Sim2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444456884
git clone --depth 1 --no-tags https://github.com/p3da/udma_eth_frame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444179652
git clone --depth 1 --no-tags https://github.com/AntonovAlexander/syn_opt_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442566821
git clone --depth 1 --no-tags https://github.com/tfiwm/systemverilog_snippets.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443631668
git clone --depth 1 --no-tags https://github.com/aspcompiler/digital_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446712734
git clone --depth 1 --no-tags https://github.com/fangqingxiao/Riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446360872
git clone --depth 1 --no-tags https://github.com/brktnc/FBU-CPU-System-Verilog-Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445116810
git clone --depth 1 --no-tags https://github.com/adaneshp/Digital-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451554781
