Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Mar 30 15:21:11 2024
| Host         : DESKTOP-JPBOQSB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blink_timing_summary_routed.rpt -pb blink_timing_summary_routed.pb -rpx blink_timing_summary_routed.rpx -warn_on_violation
| Design       : blink
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.294        0.000                      0                   27        0.229        0.000                      0                   27        3.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      30.000          33.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        27.294        0.000                      0                   27        0.229        0.000                      0                   27        3.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       27.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.294ns  (required time - arrival time)
  Source:                 cnt3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Destination:            cnt3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 1.018ns (37.341%)  route 1.708ns (62.659%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 34.967 - 30.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.752     5.421    CLK_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  cnt3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.518     5.939 r  cnt3_reg[0]/Q
                         net (fo=6, routed)           0.893     6.832    cnt3[0]
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.152     6.984 r  cnt3[2]_i_2/O
                         net (fo=1, routed)           0.815     7.799    cnt3[2]_i_2_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I0_O)        0.348     8.147 r  cnt3[2]_i_1/O
                         net (fo=1, routed)           0.000     8.147    cnt3[2]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  cnt3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    N18                                               0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    31.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    33.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.574    34.967    CLK_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  cnt3_reg[2]/C
                         clock pessimism              0.429    35.396    
                         clock uncertainty           -0.035    35.361    
    SLICE_X42Y40         FDRE (Setup_fdre_C_D)        0.081    35.442    cnt3_reg[2]
  -------------------------------------------------------------------
                         required time                         35.442    
                         arrival time                          -8.147    
  -------------------------------------------------------------------
                         slack                                 27.294    

Slack (MET) :             27.445ns  (required time - arrival time)
  Source:                 cnt24_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Destination:            cnt3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.704ns (27.377%)  route 1.868ns (72.623%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 34.967 - 30.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.752     5.421    CLK_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  cnt24_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  cnt24_reg[5]/Q
                         net (fo=2, routed)           0.881     6.758    cnt24_reg[5]
    SLICE_X42Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.882 r  cnt3[2]_i_6/O
                         net (fo=3, routed)           0.987     7.869    cnt3[2]_i_6_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.993 r  cnt3[1]_i_1/O
                         net (fo=1, routed)           0.000     7.993    cnt3[1]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  cnt3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    N18                                               0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    31.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    33.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.574    34.967    CLK_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  cnt3_reg[1]/C
                         clock pessimism              0.429    35.396    
                         clock uncertainty           -0.035    35.361    
    SLICE_X42Y40         FDRE (Setup_fdre_C_D)        0.077    35.438    cnt3_reg[1]
  -------------------------------------------------------------------
                         required time                         35.438    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                 27.445    

Slack (MET) :             27.556ns  (required time - arrival time)
  Source:                 cnt24_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Destination:            cnt3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.704ns (28.609%)  route 1.757ns (71.391%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 34.967 - 30.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.754     5.423    CLK_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  cnt24_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  cnt24_reg[22]/Q
                         net (fo=2, routed)           0.862     6.741    cnt24_reg[22]
    SLICE_X42Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.865 r  cnt3[2]_i_4/O
                         net (fo=3, routed)           0.895     7.760    cnt3[2]_i_4_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.884 r  cnt3[0]_i_1/O
                         net (fo=1, routed)           0.000     7.884    cnt3[0]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  cnt3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    N18                                               0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    31.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    33.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.574    34.967    CLK_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  cnt3_reg[0]/C
                         clock pessimism              0.429    35.396    
                         clock uncertainty           -0.035    35.361    
    SLICE_X42Y39         FDRE (Setup_fdre_C_D)        0.079    35.440    cnt3_reg[0]
  -------------------------------------------------------------------
                         required time                         35.440    
                         arrival time                          -7.884    
  -------------------------------------------------------------------
                         slack                                 27.556    

Slack (MET) :             27.593ns  (required time - arrival time)
  Source:                 cnt24_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Destination:            cnt24_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 1.920ns (79.616%)  route 0.492ns (20.384%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 34.969 - 30.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.751     5.420    CLK_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  cnt24_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  cnt24_reg[1]/Q
                         net (fo=2, routed)           0.492     6.368    cnt24_reg[1]
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  cnt24_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    cnt24_reg[0]_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  cnt24_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    cnt24_reg[4]_i_1_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  cnt24_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    cnt24_reg[8]_i_1_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  cnt24_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    cnt24_reg[12]_i_1_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  cnt24_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    cnt24_reg[16]_i_1_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.832 r  cnt24_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.832    cnt24_reg[20]_i_1_n_6
    SLICE_X43Y43         FDRE                                         r  cnt24_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    N18                                               0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    31.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    33.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.576    34.969    CLK_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  cnt24_reg[21]/C
                         clock pessimism              0.429    35.398    
                         clock uncertainty           -0.035    35.363    
    SLICE_X43Y43         FDRE (Setup_fdre_C_D)        0.062    35.425    cnt24_reg[21]
  -------------------------------------------------------------------
                         required time                         35.425    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                 27.593    

Slack (MET) :             27.614ns  (required time - arrival time)
  Source:                 cnt24_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Destination:            cnt24_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 1.899ns (79.436%)  route 0.492ns (20.564%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 34.969 - 30.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.751     5.420    CLK_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  cnt24_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  cnt24_reg[1]/Q
                         net (fo=2, routed)           0.492     6.368    cnt24_reg[1]
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  cnt24_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    cnt24_reg[0]_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  cnt24_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    cnt24_reg[4]_i_1_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  cnt24_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    cnt24_reg[8]_i_1_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  cnt24_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    cnt24_reg[12]_i_1_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  cnt24_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    cnt24_reg[16]_i_1_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.811 r  cnt24_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.811    cnt24_reg[20]_i_1_n_4
    SLICE_X43Y43         FDRE                                         r  cnt24_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    N18                                               0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    31.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    33.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.576    34.969    CLK_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  cnt24_reg[23]/C
                         clock pessimism              0.429    35.398    
                         clock uncertainty           -0.035    35.363    
    SLICE_X43Y43         FDRE (Setup_fdre_C_D)        0.062    35.425    cnt24_reg[23]
  -------------------------------------------------------------------
                         required time                         35.425    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                 27.614    

Slack (MET) :             27.688ns  (required time - arrival time)
  Source:                 cnt24_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Destination:            cnt24_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 1.825ns (78.780%)  route 0.492ns (21.220%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 34.969 - 30.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.751     5.420    CLK_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  cnt24_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  cnt24_reg[1]/Q
                         net (fo=2, routed)           0.492     6.368    cnt24_reg[1]
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  cnt24_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    cnt24_reg[0]_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  cnt24_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    cnt24_reg[4]_i_1_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  cnt24_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    cnt24_reg[8]_i_1_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  cnt24_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    cnt24_reg[12]_i_1_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  cnt24_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    cnt24_reg[16]_i_1_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.737 r  cnt24_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.737    cnt24_reg[20]_i_1_n_5
    SLICE_X43Y43         FDRE                                         r  cnt24_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    N18                                               0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    31.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    33.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.576    34.969    CLK_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  cnt24_reg[22]/C
                         clock pessimism              0.429    35.398    
                         clock uncertainty           -0.035    35.363    
    SLICE_X43Y43         FDRE (Setup_fdre_C_D)        0.062    35.425    cnt24_reg[22]
  -------------------------------------------------------------------
                         required time                         35.425    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 27.688    

Slack (MET) :             27.704ns  (required time - arrival time)
  Source:                 cnt24_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Destination:            cnt24_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 1.809ns (78.632%)  route 0.492ns (21.368%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 34.969 - 30.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.751     5.420    CLK_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  cnt24_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  cnt24_reg[1]/Q
                         net (fo=2, routed)           0.492     6.368    cnt24_reg[1]
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  cnt24_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    cnt24_reg[0]_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  cnt24_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    cnt24_reg[4]_i_1_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  cnt24_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    cnt24_reg[8]_i_1_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  cnt24_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    cnt24_reg[12]_i_1_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  cnt24_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    cnt24_reg[16]_i_1_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.721 r  cnt24_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.721    cnt24_reg[20]_i_1_n_7
    SLICE_X43Y43         FDRE                                         r  cnt24_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    N18                                               0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    31.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    33.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.576    34.969    CLK_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  cnt24_reg[20]/C
                         clock pessimism              0.429    35.398    
                         clock uncertainty           -0.035    35.363    
    SLICE_X43Y43         FDRE (Setup_fdre_C_D)        0.062    35.425    cnt24_reg[20]
  -------------------------------------------------------------------
                         required time                         35.425    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                 27.704    

Slack (MET) :             27.706ns  (required time - arrival time)
  Source:                 cnt24_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Destination:            cnt24_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 1.806ns (78.604%)  route 0.492ns (21.396%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 34.968 - 30.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.751     5.420    CLK_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  cnt24_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  cnt24_reg[1]/Q
                         net (fo=2, routed)           0.492     6.368    cnt24_reg[1]
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  cnt24_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    cnt24_reg[0]_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  cnt24_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    cnt24_reg[4]_i_1_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  cnt24_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    cnt24_reg[8]_i_1_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  cnt24_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    cnt24_reg[12]_i_1_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.718 r  cnt24_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.718    cnt24_reg[16]_i_1_n_6
    SLICE_X43Y42         FDRE                                         r  cnt24_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    N18                                               0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    31.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    33.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575    34.968    CLK_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  cnt24_reg[17]/C
                         clock pessimism              0.429    35.397    
                         clock uncertainty           -0.035    35.362    
    SLICE_X43Y42         FDRE (Setup_fdre_C_D)        0.062    35.424    cnt24_reg[17]
  -------------------------------------------------------------------
                         required time                         35.424    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                 27.706    

Slack (MET) :             27.727ns  (required time - arrival time)
  Source:                 cnt24_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Destination:            cnt24_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 1.785ns (78.407%)  route 0.492ns (21.593%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 34.968 - 30.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.751     5.420    CLK_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  cnt24_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  cnt24_reg[1]/Q
                         net (fo=2, routed)           0.492     6.368    cnt24_reg[1]
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  cnt24_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    cnt24_reg[0]_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  cnt24_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    cnt24_reg[4]_i_1_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  cnt24_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    cnt24_reg[8]_i_1_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  cnt24_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    cnt24_reg[12]_i_1_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.697 r  cnt24_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.697    cnt24_reg[16]_i_1_n_4
    SLICE_X43Y42         FDRE                                         r  cnt24_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    N18                                               0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    31.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    33.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575    34.968    CLK_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  cnt24_reg[19]/C
                         clock pessimism              0.429    35.397    
                         clock uncertainty           -0.035    35.362    
    SLICE_X43Y42         FDRE (Setup_fdre_C_D)        0.062    35.424    cnt24_reg[19]
  -------------------------------------------------------------------
                         required time                         35.424    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                 27.727    

Slack (MET) :             27.801ns  (required time - arrival time)
  Source:                 cnt24_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Destination:            cnt24_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 1.711ns (77.681%)  route 0.492ns (22.319%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 34.968 - 30.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.751     5.420    CLK_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  cnt24_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  cnt24_reg[1]/Q
                         net (fo=2, routed)           0.492     6.368    cnt24_reg[1]
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  cnt24_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    cnt24_reg[0]_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  cnt24_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    cnt24_reg[4]_i_1_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  cnt24_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    cnt24_reg[8]_i_1_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  cnt24_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    cnt24_reg[12]_i_1_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.623 r  cnt24_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.623    cnt24_reg[16]_i_1_n_5
    SLICE_X43Y42         FDRE                                         r  cnt24_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    N18                                               0.000    30.000 r  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    31.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    33.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575    34.968    CLK_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  cnt24_reg[18]/C
                         clock pessimism              0.429    35.397    
                         clock uncertainty           -0.035    35.362    
    SLICE_X43Y42         FDRE (Setup_fdre_C_D)        0.062    35.424    cnt24_reg[18]
  -------------------------------------------------------------------
                         required time                         35.424    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                 27.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 cnt24_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Destination:            cnt3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.231ns (63.629%)  route 0.132ns (36.371%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.503    CLK_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  cnt24_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  cnt24_reg[9]/Q
                         net (fo=2, routed)           0.066     1.711    cnt24_reg[9]
    SLICE_X42Y40         LUT6 (Prop_lut6_I0_O)        0.045     1.756 r  cnt3[2]_i_5/O
                         net (fo=3, routed)           0.066     1.822    cnt3[2]_i_5_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I3_O)        0.045     1.867 r  cnt3[2]_i_1/O
                         net (fo=1, routed)           0.000     1.867    cnt3[2]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  cnt3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.860     2.020    CLK_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  cnt3_reg[2]/C
                         clock pessimism             -0.503     1.516    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.121     1.637    cnt3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 cnt24_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Destination:            cnt24_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.590     1.503    CLK_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  cnt24_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  cnt24_reg[3]/Q
                         net (fo=2, routed)           0.117     1.761    cnt24_reg[3]
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  cnt24_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    cnt24_reg[0]_i_1_n_4
    SLICE_X43Y38         FDRE                                         r  cnt24_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     2.019    CLK_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  cnt24_reg[3]/C
                         clock pessimism             -0.516     1.502    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.105     1.607    cnt24_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 cnt24_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Destination:            cnt24_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.503    CLK_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  cnt24_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  cnt24_reg[15]/Q
                         net (fo=2, routed)           0.117     1.762    cnt24_reg[15]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  cnt24_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    cnt24_reg[12]_i_1_n_4
    SLICE_X43Y41         FDRE                                         r  cnt24_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.860     2.020    CLK_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  cnt24_reg[15]/C
                         clock pessimism             -0.516     1.503    
    SLICE_X43Y41         FDRE (Hold_fdre_C_D)         0.105     1.608    cnt24_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cnt24_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Destination:            cnt24_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.503    CLK_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  cnt24_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  cnt24_reg[11]/Q
                         net (fo=2, routed)           0.118     1.763    cnt24_reg[11]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  cnt24_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    cnt24_reg[8]_i_1_n_4
    SLICE_X43Y40         FDRE                                         r  cnt24_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.860     2.020    CLK_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  cnt24_reg[11]/C
                         clock pessimism             -0.516     1.503    
    SLICE_X43Y40         FDRE (Hold_fdre_C_D)         0.105     1.608    cnt24_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cnt24_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Destination:            cnt24_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.505    CLK_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  cnt24_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  cnt24_reg[23]/Q
                         net (fo=2, routed)           0.119     1.765    cnt24_reg[23]
    SLICE_X43Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  cnt24_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    cnt24_reg[20]_i_1_n_4
    SLICE_X43Y43         FDRE                                         r  cnt24_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     2.021    CLK_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  cnt24_reg[23]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X43Y43         FDRE (Hold_fdre_C_D)         0.105     1.609    cnt24_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Destination:            cnt3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.503    CLK_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  cnt3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  cnt3_reg[1]/Q
                         net (fo=6, routed)           0.175     1.843    cnt3[1]
    SLICE_X42Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.888 r  cnt3[1]_i_1/O
                         net (fo=1, routed)           0.000     1.888    cnt3[1]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  cnt3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.860     2.020    CLK_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  cnt3_reg[1]/C
                         clock pessimism             -0.516     1.503    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.120     1.623    cnt3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt24_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Destination:            cnt24_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.503    CLK_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  cnt24_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  cnt24_reg[19]/Q
                         net (fo=2, routed)           0.120     1.765    cnt24_reg[19]
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  cnt24_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    cnt24_reg[16]_i_1_n_4
    SLICE_X43Y42         FDRE                                         r  cnt24_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.860     2.020    CLK_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  cnt24_reg[19]/C
                         clock pessimism             -0.516     1.503    
    SLICE_X43Y42         FDRE (Hold_fdre_C_D)         0.105     1.608    cnt24_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt24_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Destination:            cnt24_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.590     1.503    CLK_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  cnt24_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  cnt24_reg[7]/Q
                         net (fo=2, routed)           0.120     1.764    cnt24_reg[7]
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  cnt24_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    cnt24_reg[4]_i_1_n_4
    SLICE_X43Y39         FDRE                                         r  cnt24_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     2.019    CLK_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  cnt24_reg[7]/C
                         clock pessimism             -0.516     1.502    
    SLICE_X43Y39         FDRE (Hold_fdre_C_D)         0.105     1.607    cnt24_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cnt24_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Destination:            cnt24_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.503    CLK_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  cnt24_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  cnt24_reg[12]/Q
                         net (fo=2, routed)           0.116     1.761    cnt24_reg[12]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.876 r  cnt24_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.876    cnt24_reg[12]_i_1_n_7
    SLICE_X43Y41         FDRE                                         r  cnt24_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.860     2.020    CLK_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  cnt24_reg[12]/C
                         clock pessimism             -0.516     1.503    
    SLICE_X43Y41         FDRE (Hold_fdre_C_D)         0.105     1.608    cnt24_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cnt24_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Destination:            cnt24_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.505    CLK_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  cnt24_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  cnt24_reg[20]/Q
                         net (fo=2, routed)           0.116     1.762    cnt24_reg[20]
    SLICE_X43Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.877 r  cnt24_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.877    cnt24_reg[20]_i_1_n_7
    SLICE_X43Y43         FDRE                                         r  cnt24_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     2.021    CLK_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  cnt24_reg[20]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X43Y43         FDRE (Hold_fdre_C_D)         0.105     1.609    cnt24_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         30.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         30.000      27.845     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         30.000      29.000     SLICE_X43Y38   cnt24_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         30.000      29.000     SLICE_X43Y40   cnt24_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         30.000      29.000     SLICE_X43Y40   cnt24_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         30.000      29.000     SLICE_X43Y41   cnt24_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         30.000      29.000     SLICE_X43Y41   cnt24_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         30.000      29.000     SLICE_X43Y41   cnt24_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         30.000      29.000     SLICE_X43Y41   cnt24_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         30.000      29.000     SLICE_X43Y42   cnt24_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         30.000      29.000     SLICE_X43Y42   cnt24_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         26.000      25.500     SLICE_X43Y38   cnt24_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         26.000      25.500     SLICE_X43Y38   cnt24_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         26.000      25.500     SLICE_X43Y40   cnt24_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         26.000      25.500     SLICE_X43Y40   cnt24_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         26.000      25.500     SLICE_X43Y40   cnt24_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         26.000      25.500     SLICE_X43Y40   cnt24_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         26.000      25.500     SLICE_X43Y41   cnt24_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         26.000      25.500     SLICE_X43Y41   cnt24_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         26.000      25.500     SLICE_X43Y41   cnt24_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         26.000      25.500     SLICE_X43Y41   cnt24_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y38   cnt24_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y38   cnt24_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y40   cnt24_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y40   cnt24_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y40   cnt24_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y40   cnt24_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y41   cnt24_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y41   cnt24_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y41   cnt24_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y41   cnt24_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Destination:            LED_RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.176ns  (logic 4.466ns (62.235%)  route 2.710ns (37.765%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.752     5.421    CLK_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  cnt3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.518     5.939 f  cnt3_reg[0]/Q
                         net (fo=6, routed)           0.903     6.842    cnt3[0]
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.150     6.992 r  LED_RGB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.799    LED_RGB_OBUF[1]
    W13                  OBUF (Prop_obuf_I_O)         3.798    12.597 r  LED_RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.597    LED_RGB[1]
    W13                                                               r  LED_RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Destination:            LED_RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.996ns  (logic 4.280ns (61.169%)  route 2.717ns (38.831%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.752     5.421    CLK_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  cnt3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518     5.939 r  cnt3_reg[1]/Q
                         net (fo=6, routed)           0.859     6.798    cnt3[1]
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.922 r  LED_RGB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.857     8.780    LED_RGB_OBUF[2]
    W14                  OBUF (Prop_obuf_I_O)         3.638    12.417 r  LED_RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.417    LED_RGB[2]
    W14                                                               r  LED_RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Destination:            LED_RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.095ns  (logic 1.546ns (73.809%)  route 0.549ns (26.191%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.503    CLK_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  cnt3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  cnt3_reg[2]/Q
                         net (fo=6, routed)           0.135     1.803    cnt3[2]
    SLICE_X42Y39         LUT3 (Prop_lut3_I2_O)        0.045     1.848 r  LED_RGB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.261    LED_RGB_OBUF[2]
    W14                  OBUF (Prop_obuf_I_O)         1.337     3.599 r  LED_RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.599    LED_RGB[2]
    W14                                                               r  LED_RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Destination:            LED_RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.572ns (73.555%)  route 0.565ns (26.445%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.503    CLK_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  cnt3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.668 f  cnt3_reg[1]/Q
                         net (fo=6, routed)           0.170     1.838    cnt3[1]
    SLICE_X42Y39         LUT3 (Prop_lut3_I2_O)        0.048     1.886 r  LED_RGB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.281    LED_RGB_OBUF[1]
    W13                  OBUF (Prop_obuf_I_O)         1.360     3.641 r  LED_RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.641    LED_RGB[1]
    W13                                                               r  LED_RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt24_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.086ns  (logic 1.519ns (49.230%)  route 1.567ns (50.770%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  RST_IBUF_inst/O
                         net (fo=27, routed)          1.567     3.086    RST_IBUF
    SLICE_X43Y38         FDRE                                         r  cnt24_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.573     4.966    CLK_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  cnt24_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt24_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.086ns  (logic 1.519ns (49.230%)  route 1.567ns (50.770%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  RST_IBUF_inst/O
                         net (fo=27, routed)          1.567     3.086    RST_IBUF
    SLICE_X43Y38         FDRE                                         r  cnt24_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.573     4.966    CLK_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  cnt24_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt24_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.086ns  (logic 1.519ns (49.230%)  route 1.567ns (50.770%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  RST_IBUF_inst/O
                         net (fo=27, routed)          1.567     3.086    RST_IBUF
    SLICE_X43Y38         FDRE                                         r  cnt24_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.573     4.966    CLK_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  cnt24_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt24_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.086ns  (logic 1.519ns (49.230%)  route 1.567ns (50.770%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  RST_IBUF_inst/O
                         net (fo=27, routed)          1.567     3.086    RST_IBUF
    SLICE_X43Y38         FDRE                                         r  cnt24_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.573     4.966    CLK_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  cnt24_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt24_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.044ns  (logic 1.519ns (49.903%)  route 1.525ns (50.097%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  RST_IBUF_inst/O
                         net (fo=27, routed)          1.525     3.044    RST_IBUF
    SLICE_X43Y39         FDRE                                         r  cnt24_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.574     4.967    CLK_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  cnt24_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt24_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.044ns  (logic 1.519ns (49.903%)  route 1.525ns (50.097%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  RST_IBUF_inst/O
                         net (fo=27, routed)          1.525     3.044    RST_IBUF
    SLICE_X43Y39         FDRE                                         r  cnt24_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.574     4.967    CLK_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  cnt24_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt24_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.044ns  (logic 1.519ns (49.903%)  route 1.525ns (50.097%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  RST_IBUF_inst/O
                         net (fo=27, routed)          1.525     3.044    RST_IBUF
    SLICE_X43Y39         FDRE                                         r  cnt24_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.574     4.967    CLK_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  cnt24_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt24_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.044ns  (logic 1.519ns (49.903%)  route 1.525ns (50.097%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  RST_IBUF_inst/O
                         net (fo=27, routed)          1.525     3.044    RST_IBUF
    SLICE_X43Y39         FDRE                                         r  cnt24_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.574     4.967    CLK_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  cnt24_reg[7]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.044ns  (logic 1.519ns (49.903%)  route 1.525ns (50.097%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  RST_IBUF_inst/O
                         net (fo=27, routed)          1.525     3.044    RST_IBUF
    SLICE_X42Y39         FDRE                                         r  cnt3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.574     4.967    CLK_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  cnt3_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt24_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.945ns  (logic 1.519ns (51.582%)  route 1.426ns (48.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  RST_IBUF_inst/O
                         net (fo=27, routed)          1.426     2.945    RST_IBUF
    SLICE_X43Y40         FDRE                                         r  cnt24_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.574     4.967    CLK_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  cnt24_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt24_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.287ns (44.424%)  route 0.358ns (55.576%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  RST_IBUF_inst/O
                         net (fo=27, routed)          0.358     0.645    RST_IBUF
    SLICE_X43Y43         FDRE                                         r  cnt24_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     2.021    CLK_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  cnt24_reg[20]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt24_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.287ns (44.424%)  route 0.358ns (55.576%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  RST_IBUF_inst/O
                         net (fo=27, routed)          0.358     0.645    RST_IBUF
    SLICE_X43Y43         FDRE                                         r  cnt24_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     2.021    CLK_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  cnt24_reg[21]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt24_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.287ns (44.424%)  route 0.358ns (55.576%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  RST_IBUF_inst/O
                         net (fo=27, routed)          0.358     0.645    RST_IBUF
    SLICE_X43Y43         FDRE                                         r  cnt24_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     2.021    CLK_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  cnt24_reg[22]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt24_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.287ns (44.424%)  route 0.358ns (55.576%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  RST_IBUF_inst/O
                         net (fo=27, routed)          0.358     0.645    RST_IBUF
    SLICE_X43Y43         FDRE                                         r  cnt24_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     2.021    CLK_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  cnt24_reg[23]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt24_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.287ns (40.394%)  route 0.423ns (59.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  RST_IBUF_inst/O
                         net (fo=27, routed)          0.423     0.709    RST_IBUF
    SLICE_X43Y42         FDRE                                         r  cnt24_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.860     2.020    CLK_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  cnt24_reg[16]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt24_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.287ns (40.394%)  route 0.423ns (59.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  RST_IBUF_inst/O
                         net (fo=27, routed)          0.423     0.709    RST_IBUF
    SLICE_X43Y42         FDRE                                         r  cnt24_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.860     2.020    CLK_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  cnt24_reg[17]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt24_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.287ns (40.394%)  route 0.423ns (59.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  RST_IBUF_inst/O
                         net (fo=27, routed)          0.423     0.709    RST_IBUF
    SLICE_X43Y42         FDRE                                         r  cnt24_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.860     2.020    CLK_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  cnt24_reg[18]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt24_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.287ns (40.394%)  route 0.423ns (59.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  RST_IBUF_inst/O
                         net (fo=27, routed)          0.423     0.709    RST_IBUF
    SLICE_X43Y42         FDRE                                         r  cnt24_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.860     2.020    CLK_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  cnt24_reg[19]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt24_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.287ns (34.071%)  route 0.554ns (65.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  RST_IBUF_inst/O
                         net (fo=27, routed)          0.554     0.841    RST_IBUF
    SLICE_X43Y41         FDRE                                         r  cnt24_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.860     2.020    CLK_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  cnt24_reg[12]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt24_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.287ns (34.071%)  route 0.554ns (65.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    V13                  IBUF (Prop_ibuf_I_O)         0.287     0.287 r  RST_IBUF_inst/O
                         net (fo=27, routed)          0.554     0.841    RST_IBUF
    SLICE_X43Y41         FDRE                                         r  cnt24_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.860     2.020    CLK_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  cnt24_reg[13]/C





