
Wearable Health Monitoring Device.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007500  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f0  08007690  08007690  00017690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007980  08007980  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08007980  08007980  00017980  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007988  08007988  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007988  08007988  00017988  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800798c  0800798c  0001798c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08007990  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          00013360  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200133d8  200133d8  00020078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b30a  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003db7  00000000  00000000  0003b3b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017f0  00000000  00000000  0003f170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001680  00000000  00000000  00040960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002108a  00000000  00000000  00041fe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001cd6a  00000000  00000000  0006306a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cf2cd  00000000  00000000  0007fdd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0014f0a1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006fc8  00000000  00000000  0014f0f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         00000024  00000000  00000000  001560bc  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      0000004e  00000000  00000000  001560e0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007678 	.word	0x08007678

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08007678 	.word	0x08007678

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b08a      	sub	sp, #40	; 0x28
 8000588:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800058a:	f107 0314 	add.w	r3, r7, #20
 800058e:	2200      	movs	r2, #0
 8000590:	601a      	str	r2, [r3, #0]
 8000592:	605a      	str	r2, [r3, #4]
 8000594:	609a      	str	r2, [r3, #8]
 8000596:	60da      	str	r2, [r3, #12]
 8000598:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800059a:	2300      	movs	r3, #0
 800059c:	613b      	str	r3, [r7, #16]
 800059e:	4b31      	ldr	r3, [pc, #196]	; (8000664 <MX_GPIO_Init+0xe0>)
 80005a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005a2:	4a30      	ldr	r2, [pc, #192]	; (8000664 <MX_GPIO_Init+0xe0>)
 80005a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005a8:	6313      	str	r3, [r2, #48]	; 0x30
 80005aa:	4b2e      	ldr	r3, [pc, #184]	; (8000664 <MX_GPIO_Init+0xe0>)
 80005ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005b2:	613b      	str	r3, [r7, #16]
 80005b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005b6:	2300      	movs	r3, #0
 80005b8:	60fb      	str	r3, [r7, #12]
 80005ba:	4b2a      	ldr	r3, [pc, #168]	; (8000664 <MX_GPIO_Init+0xe0>)
 80005bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005be:	4a29      	ldr	r2, [pc, #164]	; (8000664 <MX_GPIO_Init+0xe0>)
 80005c0:	f043 0301 	orr.w	r3, r3, #1
 80005c4:	6313      	str	r3, [r2, #48]	; 0x30
 80005c6:	4b27      	ldr	r3, [pc, #156]	; (8000664 <MX_GPIO_Init+0xe0>)
 80005c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ca:	f003 0301 	and.w	r3, r3, #1
 80005ce:	60fb      	str	r3, [r7, #12]
 80005d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005d2:	2300      	movs	r3, #0
 80005d4:	60bb      	str	r3, [r7, #8]
 80005d6:	4b23      	ldr	r3, [pc, #140]	; (8000664 <MX_GPIO_Init+0xe0>)
 80005d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005da:	4a22      	ldr	r2, [pc, #136]	; (8000664 <MX_GPIO_Init+0xe0>)
 80005dc:	f043 0302 	orr.w	r3, r3, #2
 80005e0:	6313      	str	r3, [r2, #48]	; 0x30
 80005e2:	4b20      	ldr	r3, [pc, #128]	; (8000664 <MX_GPIO_Init+0xe0>)
 80005e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e6:	f003 0302 	and.w	r3, r3, #2
 80005ea:	60bb      	str	r3, [r7, #8]
 80005ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005ee:	2300      	movs	r3, #0
 80005f0:	607b      	str	r3, [r7, #4]
 80005f2:	4b1c      	ldr	r3, [pc, #112]	; (8000664 <MX_GPIO_Init+0xe0>)
 80005f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005f6:	4a1b      	ldr	r2, [pc, #108]	; (8000664 <MX_GPIO_Init+0xe0>)
 80005f8:	f043 0304 	orr.w	r3, r3, #4
 80005fc:	6313      	str	r3, [r2, #48]	; 0x30
 80005fe:	4b19      	ldr	r3, [pc, #100]	; (8000664 <MX_GPIO_Init+0xe0>)
 8000600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000602:	f003 0304 	and.w	r3, r3, #4
 8000606:	607b      	str	r3, [r7, #4]
 8000608:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 800060a:	2200      	movs	r2, #0
 800060c:	2110      	movs	r1, #16
 800060e:	4816      	ldr	r0, [pc, #88]	; (8000668 <MX_GPIO_Init+0xe4>)
 8000610:	f003 fbc2 	bl	8003d98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8000614:	2200      	movs	r2, #0
 8000616:	f44f 7100 	mov.w	r1, #512	; 0x200
 800061a:	4814      	ldr	r0, [pc, #80]	; (800066c <MX_GPIO_Init+0xe8>)
 800061c:	f003 fbbc 	bl	8003d98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8000620:	2310      	movs	r3, #16
 8000622:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000624:	2301      	movs	r3, #1
 8000626:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000628:	2300      	movs	r3, #0
 800062a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800062c:	2300      	movs	r3, #0
 800062e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8000630:	f107 0314 	add.w	r3, r7, #20
 8000634:	4619      	mov	r1, r3
 8000636:	480c      	ldr	r0, [pc, #48]	; (8000668 <MX_GPIO_Init+0xe4>)
 8000638:	f003 fa12 	bl	8003a60 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800063c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000640:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000642:	2301      	movs	r3, #1
 8000644:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000646:	2300      	movs	r3, #0
 8000648:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800064a:	2300      	movs	r3, #0
 800064c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800064e:	f107 0314 	add.w	r3, r7, #20
 8000652:	4619      	mov	r1, r3
 8000654:	4805      	ldr	r0, [pc, #20]	; (800066c <MX_GPIO_Init+0xe8>)
 8000656:	f003 fa03 	bl	8003a60 <HAL_GPIO_Init>

}
 800065a:	bf00      	nop
 800065c:	3728      	adds	r7, #40	; 0x28
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	40023800 	.word	0x40023800
 8000668:	40020000 	.word	0x40020000
 800066c:	40020800 	.word	0x40020800

08000670 <hc05_init>:
// --- Function Implementations ---

/**
 * @brief Initializes the HC-05 driver.
 */
void hc05_init(UART_HandleTypeDef *huart) {
 8000670:	b580      	push	{r7, lr}
 8000672:	b082      	sub	sp, #8
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
    hc05_huart = huart;
 8000678:	4a06      	ldr	r2, [pc, #24]	; (8000694 <hc05_init+0x24>)
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	6013      	str	r3, [r2, #0]
    // Start listening for incoming data.
    // HAL_UART_Receive_IT will place one received byte into rx_byte and
    // then call the HAL_UART_RxCpltCallback.
    HAL_UART_Receive_IT(hc05_huart, &rx_byte, 1);
 800067e:	4b05      	ldr	r3, [pc, #20]	; (8000694 <hc05_init+0x24>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	2201      	movs	r2, #1
 8000684:	4904      	ldr	r1, [pc, #16]	; (8000698 <hc05_init+0x28>)
 8000686:	4618      	mov	r0, r3
 8000688:	f004 fd9f 	bl	80051ca <HAL_UART_Receive_IT>
}
 800068c:	bf00      	nop
 800068e:	3708      	adds	r7, #8
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	20000094 	.word	0x20000094
 8000698:	20000098 	.word	0x20000098

0800069c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b08a      	sub	sp, #40	; 0x28
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 80006a4:	2300      	movs	r3, #0
 80006a6:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 80006a8:	f001 fef8 	bl	800249c <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80006ac:	4b53      	ldr	r3, [pc, #332]	; (80007fc <pvPortMalloc+0x160>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d101      	bne.n	80006b8 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80006b4:	f000 f908 	bl	80008c8 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d012      	beq.n	80006e4 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 80006be:	2208      	movs	r2, #8
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	f003 0307 	and.w	r3, r3, #7
 80006c6:	1ad3      	subs	r3, r2, r3
 80006c8:	3308      	adds	r3, #8
 80006ca:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 80006cc:	69bb      	ldr	r3, [r7, #24]
 80006ce:	43db      	mvns	r3, r3
 80006d0:	687a      	ldr	r2, [r7, #4]
 80006d2:	429a      	cmp	r2, r3
 80006d4:	d804      	bhi.n	80006e0 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 80006d6:	687a      	ldr	r2, [r7, #4]
 80006d8:	69bb      	ldr	r3, [r7, #24]
 80006da:	4413      	add	r3, r2
 80006dc:	607b      	str	r3, [r7, #4]
 80006de:	e001      	b.n	80006e4 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 80006e0:	2300      	movs	r3, #0
 80006e2:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	db70      	blt.n	80007cc <pvPortMalloc+0x130>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d06d      	beq.n	80007cc <pvPortMalloc+0x130>
 80006f0:	4b43      	ldr	r3, [pc, #268]	; (8000800 <pvPortMalloc+0x164>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	687a      	ldr	r2, [r7, #4]
 80006f6:	429a      	cmp	r2, r3
 80006f8:	d868      	bhi.n	80007cc <pvPortMalloc+0x130>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80006fa:	4b42      	ldr	r3, [pc, #264]	; (8000804 <pvPortMalloc+0x168>)
 80006fc:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80006fe:	4b41      	ldr	r3, [pc, #260]	; (8000804 <pvPortMalloc+0x168>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8000704:	e004      	b.n	8000710 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 8000706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000708:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 800070a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8000710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000712:	685b      	ldr	r3, [r3, #4]
 8000714:	687a      	ldr	r2, [r7, #4]
 8000716:	429a      	cmp	r2, r3
 8000718:	d903      	bls.n	8000722 <pvPortMalloc+0x86>
 800071a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	2b00      	cmp	r3, #0
 8000720:	d1f1      	bne.n	8000706 <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8000722:	4b36      	ldr	r3, [pc, #216]	; (80007fc <pvPortMalloc+0x160>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000728:	429a      	cmp	r2, r3
 800072a:	d04f      	beq.n	80007cc <pvPortMalloc+0x130>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800072c:	6a3b      	ldr	r3, [r7, #32]
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	2208      	movs	r2, #8
 8000732:	4413      	add	r3, r2
 8000734:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8000736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000738:	681a      	ldr	r2, [r3, #0]
 800073a:	6a3b      	ldr	r3, [r7, #32]
 800073c:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800073e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000740:	685a      	ldr	r2, [r3, #4]
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	1ad2      	subs	r2, r2, r3
 8000746:	2308      	movs	r3, #8
 8000748:	005b      	lsls	r3, r3, #1
 800074a:	429a      	cmp	r2, r3
 800074c:	d91f      	bls.n	800078e <pvPortMalloc+0xf2>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800074e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	4413      	add	r3, r2
 8000754:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000756:	697b      	ldr	r3, [r7, #20]
 8000758:	f003 0307 	and.w	r3, r3, #7
 800075c:	2b00      	cmp	r3, #0
 800075e:	d00a      	beq.n	8000776 <pvPortMalloc+0xda>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000764:	f383 8811 	msr	BASEPRI, r3
 8000768:	f3bf 8f6f 	isb	sy
 800076c:	f3bf 8f4f 	dsb	sy
 8000770:	613b      	str	r3, [r7, #16]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000772:	bf00      	nop
 8000774:	e7fe      	b.n	8000774 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8000776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000778:	685a      	ldr	r2, [r3, #4]
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	1ad2      	subs	r2, r2, r3
 800077e:	697b      	ldr	r3, [r7, #20]
 8000780:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8000782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000784:	687a      	ldr	r2, [r7, #4]
 8000786:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8000788:	6978      	ldr	r0, [r7, #20]
 800078a:	f000 f8f9 	bl	8000980 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800078e:	4b1c      	ldr	r3, [pc, #112]	; (8000800 <pvPortMalloc+0x164>)
 8000790:	681a      	ldr	r2, [r3, #0]
 8000792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000794:	685b      	ldr	r3, [r3, #4]
 8000796:	1ad3      	subs	r3, r2, r3
 8000798:	4a19      	ldr	r2, [pc, #100]	; (8000800 <pvPortMalloc+0x164>)
 800079a:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800079c:	4b18      	ldr	r3, [pc, #96]	; (8000800 <pvPortMalloc+0x164>)
 800079e:	681a      	ldr	r2, [r3, #0]
 80007a0:	4b19      	ldr	r3, [pc, #100]	; (8000808 <pvPortMalloc+0x16c>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	429a      	cmp	r2, r3
 80007a6:	d203      	bcs.n	80007b0 <pvPortMalloc+0x114>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80007a8:	4b15      	ldr	r3, [pc, #84]	; (8000800 <pvPortMalloc+0x164>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	4a16      	ldr	r2, [pc, #88]	; (8000808 <pvPortMalloc+0x16c>)
 80007ae:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 80007b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007b2:	685b      	ldr	r3, [r3, #4]
 80007b4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80007b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007ba:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80007bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007be:	2200      	movs	r2, #0
 80007c0:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80007c2:	4b12      	ldr	r3, [pc, #72]	; (800080c <pvPortMalloc+0x170>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	3301      	adds	r3, #1
 80007c8:	4a10      	ldr	r2, [pc, #64]	; (800080c <pvPortMalloc+0x170>)
 80007ca:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80007cc:	f001 fe74 	bl	80024b8 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80007d0:	69fb      	ldr	r3, [r7, #28]
 80007d2:	f003 0307 	and.w	r3, r3, #7
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d00a      	beq.n	80007f0 <pvPortMalloc+0x154>
        __asm volatile
 80007da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80007de:	f383 8811 	msr	BASEPRI, r3
 80007e2:	f3bf 8f6f 	isb	sy
 80007e6:	f3bf 8f4f 	dsb	sy
 80007ea:	60fb      	str	r3, [r7, #12]
    }
 80007ec:	bf00      	nop
 80007ee:	e7fe      	b.n	80007ee <pvPortMalloc+0x152>
    return pvReturn;
 80007f0:	69fb      	ldr	r3, [r7, #28]
}
 80007f2:	4618      	mov	r0, r3
 80007f4:	3728      	adds	r7, #40	; 0x28
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	20012ca4 	.word	0x20012ca4
 8000800:	20012ca8 	.word	0x20012ca8
 8000804:	20012c9c 	.word	0x20012c9c
 8000808:	20012cac 	.word	0x20012cac
 800080c:	20012cb0 	.word	0x20012cb0

08000810 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b086      	sub	sp, #24
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	2b00      	cmp	r3, #0
 8000820:	d049      	beq.n	80008b6 <vPortFree+0xa6>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8000822:	2308      	movs	r3, #8
 8000824:	425b      	negs	r3, r3
 8000826:	697a      	ldr	r2, [r7, #20]
 8000828:	4413      	add	r3, r2
 800082a:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 800082c:	697b      	ldr	r3, [r7, #20]
 800082e:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8000830:	693b      	ldr	r3, [r7, #16]
 8000832:	685b      	ldr	r3, [r3, #4]
 8000834:	2b00      	cmp	r3, #0
 8000836:	db0a      	blt.n	800084e <vPortFree+0x3e>
        __asm volatile
 8000838:	f04f 0350 	mov.w	r3, #80	; 0x50
 800083c:	f383 8811 	msr	BASEPRI, r3
 8000840:	f3bf 8f6f 	isb	sy
 8000844:	f3bf 8f4f 	dsb	sy
 8000848:	60fb      	str	r3, [r7, #12]
    }
 800084a:	bf00      	nop
 800084c:	e7fe      	b.n	800084c <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800084e:	693b      	ldr	r3, [r7, #16]
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	2b00      	cmp	r3, #0
 8000854:	d00a      	beq.n	800086c <vPortFree+0x5c>
        __asm volatile
 8000856:	f04f 0350 	mov.w	r3, #80	; 0x50
 800085a:	f383 8811 	msr	BASEPRI, r3
 800085e:	f3bf 8f6f 	isb	sy
 8000862:	f3bf 8f4f 	dsb	sy
 8000866:	60bb      	str	r3, [r7, #8]
    }
 8000868:	bf00      	nop
 800086a:	e7fe      	b.n	800086a <vPortFree+0x5a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 800086c:	693b      	ldr	r3, [r7, #16]
 800086e:	685b      	ldr	r3, [r3, #4]
 8000870:	0fdb      	lsrs	r3, r3, #31
 8000872:	f003 0301 	and.w	r3, r3, #1
 8000876:	b2db      	uxtb	r3, r3
 8000878:	2b00      	cmp	r3, #0
 800087a:	d01c      	beq.n	80008b6 <vPortFree+0xa6>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800087c:	693b      	ldr	r3, [r7, #16]
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	2b00      	cmp	r3, #0
 8000882:	d118      	bne.n	80008b6 <vPortFree+0xa6>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8000884:	693b      	ldr	r3, [r7, #16]
 8000886:	685b      	ldr	r3, [r3, #4]
 8000888:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800088c:	693b      	ldr	r3, [r7, #16]
 800088e:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8000890:	f001 fe04 	bl	800249c <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8000894:	693b      	ldr	r3, [r7, #16]
 8000896:	685a      	ldr	r2, [r3, #4]
 8000898:	4b09      	ldr	r3, [pc, #36]	; (80008c0 <vPortFree+0xb0>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	4413      	add	r3, r2
 800089e:	4a08      	ldr	r2, [pc, #32]	; (80008c0 <vPortFree+0xb0>)
 80008a0:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80008a2:	6938      	ldr	r0, [r7, #16]
 80008a4:	f000 f86c 	bl	8000980 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80008a8:	4b06      	ldr	r3, [pc, #24]	; (80008c4 <vPortFree+0xb4>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	3301      	adds	r3, #1
 80008ae:	4a05      	ldr	r2, [pc, #20]	; (80008c4 <vPortFree+0xb4>)
 80008b0:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80008b2:	f001 fe01 	bl	80024b8 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80008b6:	bf00      	nop
 80008b8:	3718      	adds	r7, #24
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	20012ca8 	.word	0x20012ca8
 80008c4:	20012cb4 	.word	0x20012cb4

080008c8 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80008c8:	b480      	push	{r7}
 80008ca:	b085      	sub	sp, #20
 80008cc:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80008ce:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 80008d2:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 80008d4:	4b25      	ldr	r3, [pc, #148]	; (800096c <prvHeapInit+0xa4>)
 80008d6:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80008d8:	68fb      	ldr	r3, [r7, #12]
 80008da:	f003 0307 	and.w	r3, r3, #7
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d00c      	beq.n	80008fc <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	3307      	adds	r3, #7
 80008e6:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80008e8:	68fb      	ldr	r3, [r7, #12]
 80008ea:	f023 0307 	bic.w	r3, r3, #7
 80008ee:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 80008f0:	68ba      	ldr	r2, [r7, #8]
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	1ad3      	subs	r3, r2, r3
 80008f6:	4a1d      	ldr	r2, [pc, #116]	; (800096c <prvHeapInit+0xa4>)
 80008f8:	4413      	add	r3, r2
 80008fa:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8000900:	4a1b      	ldr	r2, [pc, #108]	; (8000970 <prvHeapInit+0xa8>)
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8000906:	4b1a      	ldr	r3, [pc, #104]	; (8000970 <prvHeapInit+0xa8>)
 8000908:	2200      	movs	r2, #0
 800090a:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	68ba      	ldr	r2, [r7, #8]
 8000910:	4413      	add	r3, r2
 8000912:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8000914:	2208      	movs	r2, #8
 8000916:	68fb      	ldr	r3, [r7, #12]
 8000918:	1a9b      	subs	r3, r3, r2
 800091a:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	f023 0307 	bic.w	r3, r3, #7
 8000922:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	4a13      	ldr	r2, [pc, #76]	; (8000974 <prvHeapInit+0xac>)
 8000928:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800092a:	4b12      	ldr	r3, [pc, #72]	; (8000974 <prvHeapInit+0xac>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	2200      	movs	r2, #0
 8000930:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8000932:	4b10      	ldr	r3, [pc, #64]	; (8000974 <prvHeapInit+0xac>)
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	2200      	movs	r2, #0
 8000938:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 800093e:	683b      	ldr	r3, [r7, #0]
 8000940:	68fa      	ldr	r2, [r7, #12]
 8000942:	1ad2      	subs	r2, r2, r3
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8000948:	4b0a      	ldr	r3, [pc, #40]	; (8000974 <prvHeapInit+0xac>)
 800094a:	681a      	ldr	r2, [r3, #0]
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000950:	683b      	ldr	r3, [r7, #0]
 8000952:	685b      	ldr	r3, [r3, #4]
 8000954:	4a08      	ldr	r2, [pc, #32]	; (8000978 <prvHeapInit+0xb0>)
 8000956:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000958:	683b      	ldr	r3, [r7, #0]
 800095a:	685b      	ldr	r3, [r3, #4]
 800095c:	4a07      	ldr	r2, [pc, #28]	; (800097c <prvHeapInit+0xb4>)
 800095e:	6013      	str	r3, [r2, #0]
}
 8000960:	bf00      	nop
 8000962:	3714      	adds	r7, #20
 8000964:	46bd      	mov	sp, r7
 8000966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096a:	4770      	bx	lr
 800096c:	2000009c 	.word	0x2000009c
 8000970:	20012c9c 	.word	0x20012c9c
 8000974:	20012ca4 	.word	0x20012ca4
 8000978:	20012cac 	.word	0x20012cac
 800097c:	20012ca8 	.word	0x20012ca8

08000980 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8000980:	b480      	push	{r7}
 8000982:	b085      	sub	sp, #20
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8000988:	4b28      	ldr	r3, [pc, #160]	; (8000a2c <prvInsertBlockIntoFreeList+0xac>)
 800098a:	60fb      	str	r3, [r7, #12]
 800098c:	e002      	b.n	8000994 <prvInsertBlockIntoFreeList+0x14>
 800098e:	68fb      	ldr	r3, [r7, #12]
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	60fb      	str	r3, [r7, #12]
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	687a      	ldr	r2, [r7, #4]
 800099a:	429a      	cmp	r2, r3
 800099c:	d8f7      	bhi.n	800098e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800099e:	68fb      	ldr	r3, [r7, #12]
 80009a0:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	685b      	ldr	r3, [r3, #4]
 80009a6:	68ba      	ldr	r2, [r7, #8]
 80009a8:	4413      	add	r3, r2
 80009aa:	687a      	ldr	r2, [r7, #4]
 80009ac:	429a      	cmp	r2, r3
 80009ae:	d108      	bne.n	80009c2 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	685a      	ldr	r2, [r3, #4]
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	685b      	ldr	r3, [r3, #4]
 80009b8:	441a      	add	r2, r3
 80009ba:	68fb      	ldr	r3, [r7, #12]
 80009bc:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	685b      	ldr	r3, [r3, #4]
 80009ca:	68ba      	ldr	r2, [r7, #8]
 80009cc:	441a      	add	r2, r3
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	429a      	cmp	r2, r3
 80009d4:	d118      	bne.n	8000a08 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	681a      	ldr	r2, [r3, #0]
 80009da:	4b15      	ldr	r3, [pc, #84]	; (8000a30 <prvInsertBlockIntoFreeList+0xb0>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	429a      	cmp	r2, r3
 80009e0:	d00d      	beq.n	80009fe <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	685a      	ldr	r2, [r3, #4]
 80009e6:	68fb      	ldr	r3, [r7, #12]
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	685b      	ldr	r3, [r3, #4]
 80009ec:	441a      	add	r2, r3
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	681a      	ldr	r2, [r3, #0]
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	601a      	str	r2, [r3, #0]
 80009fc:	e008      	b.n	8000a10 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80009fe:	4b0c      	ldr	r3, [pc, #48]	; (8000a30 <prvInsertBlockIntoFreeList+0xb0>)
 8000a00:	681a      	ldr	r2, [r3, #0]
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	601a      	str	r2, [r3, #0]
 8000a06:	e003      	b.n	8000a10 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	681a      	ldr	r2, [r3, #0]
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8000a10:	68fa      	ldr	r2, [r7, #12]
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	429a      	cmp	r2, r3
 8000a16:	d002      	beq.n	8000a1e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	687a      	ldr	r2, [r7, #4]
 8000a1c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8000a1e:	bf00      	nop
 8000a20:	3714      	adds	r7, #20
 8000a22:	46bd      	mov	sp, r7
 8000a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop
 8000a2c:	20012c9c 	.word	0x20012c9c
 8000a30:	20012ca4 	.word	0x20012ca4

08000a34 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a38:	4b12      	ldr	r3, [pc, #72]	; (8000a84 <MX_I2C1_Init+0x50>)
 8000a3a:	4a13      	ldr	r2, [pc, #76]	; (8000a88 <MX_I2C1_Init+0x54>)
 8000a3c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000a3e:	4b11      	ldr	r3, [pc, #68]	; (8000a84 <MX_I2C1_Init+0x50>)
 8000a40:	4a12      	ldr	r2, [pc, #72]	; (8000a8c <MX_I2C1_Init+0x58>)
 8000a42:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a44:	4b0f      	ldr	r3, [pc, #60]	; (8000a84 <MX_I2C1_Init+0x50>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000a4a:	4b0e      	ldr	r3, [pc, #56]	; (8000a84 <MX_I2C1_Init+0x50>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a50:	4b0c      	ldr	r3, [pc, #48]	; (8000a84 <MX_I2C1_Init+0x50>)
 8000a52:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000a56:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a58:	4b0a      	ldr	r3, [pc, #40]	; (8000a84 <MX_I2C1_Init+0x50>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000a5e:	4b09      	ldr	r3, [pc, #36]	; (8000a84 <MX_I2C1_Init+0x50>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a64:	4b07      	ldr	r3, [pc, #28]	; (8000a84 <MX_I2C1_Init+0x50>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a6a:	4b06      	ldr	r3, [pc, #24]	; (8000a84 <MX_I2C1_Init+0x50>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a70:	4804      	ldr	r0, [pc, #16]	; (8000a84 <MX_I2C1_Init+0x50>)
 8000a72:	f003 f9ab 	bl	8003dcc <HAL_I2C_Init>
 8000a76:	4603      	mov	r3, r0
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d001      	beq.n	8000a80 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000a7c:	f000 fbfa 	bl	8001274 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a80:	bf00      	nop
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	20012cb8 	.word	0x20012cb8
 8000a88:	40005400 	.word	0x40005400
 8000a8c:	000186a0 	.word	0x000186a0

08000a90 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b08a      	sub	sp, #40	; 0x28
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a98:	f107 0314 	add.w	r3, r7, #20
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	601a      	str	r2, [r3, #0]
 8000aa0:	605a      	str	r2, [r3, #4]
 8000aa2:	609a      	str	r2, [r3, #8]
 8000aa4:	60da      	str	r2, [r3, #12]
 8000aa6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	4a19      	ldr	r2, [pc, #100]	; (8000b14 <HAL_I2C_MspInit+0x84>)
 8000aae:	4293      	cmp	r3, r2
 8000ab0:	d12b      	bne.n	8000b0a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	613b      	str	r3, [r7, #16]
 8000ab6:	4b18      	ldr	r3, [pc, #96]	; (8000b18 <HAL_I2C_MspInit+0x88>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aba:	4a17      	ldr	r2, [pc, #92]	; (8000b18 <HAL_I2C_MspInit+0x88>)
 8000abc:	f043 0302 	orr.w	r3, r3, #2
 8000ac0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ac2:	4b15      	ldr	r3, [pc, #84]	; (8000b18 <HAL_I2C_MspInit+0x88>)
 8000ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac6:	f003 0302 	and.w	r3, r3, #2
 8000aca:	613b      	str	r3, [r7, #16]
 8000acc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000ace:	23c0      	movs	r3, #192	; 0xc0
 8000ad0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ad2:	2312      	movs	r3, #18
 8000ad4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ada:	2303      	movs	r3, #3
 8000adc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ade:	2304      	movs	r3, #4
 8000ae0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ae2:	f107 0314 	add.w	r3, r7, #20
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	480c      	ldr	r0, [pc, #48]	; (8000b1c <HAL_I2C_MspInit+0x8c>)
 8000aea:	f002 ffb9 	bl	8003a60 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000aee:	2300      	movs	r3, #0
 8000af0:	60fb      	str	r3, [r7, #12]
 8000af2:	4b09      	ldr	r3, [pc, #36]	; (8000b18 <HAL_I2C_MspInit+0x88>)
 8000af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000af6:	4a08      	ldr	r2, [pc, #32]	; (8000b18 <HAL_I2C_MspInit+0x88>)
 8000af8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000afc:	6413      	str	r3, [r2, #64]	; 0x40
 8000afe:	4b06      	ldr	r3, [pc, #24]	; (8000b18 <HAL_I2C_MspInit+0x88>)
 8000b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b06:	60fb      	str	r3, [r7, #12]
 8000b08:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000b0a:	bf00      	nop
 8000b0c:	3728      	adds	r7, #40	; 0x28
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	40005400 	.word	0x40005400
 8000b18:	40023800 	.word	0x40023800
 8000b1c:	40020400 	.word	0x40020400

08000b20 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000b20:	b480      	push	{r7}
 8000b22:	b083      	sub	sp, #12
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	f103 0208 	add.w	r2, r3, #8
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	f04f 32ff 	mov.w	r2, #4294967295
 8000b38:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	f103 0208 	add.w	r2, r3, #8
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	f103 0208 	add.w	r2, r3, #8
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	2200      	movs	r2, #0
 8000b52:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000b54:	bf00      	nop
 8000b56:	370c      	adds	r7, #12
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr

08000b60 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000b60:	b480      	push	{r7}
 8000b62:	b083      	sub	sp, #12
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8000b6e:	bf00      	nop
 8000b70:	370c      	adds	r7, #12
 8000b72:	46bd      	mov	sp, r7
 8000b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b78:	4770      	bx	lr

08000b7a <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8000b7a:	b480      	push	{r7}
 8000b7c:	b085      	sub	sp, #20
 8000b7e:	af00      	add	r7, sp, #0
 8000b80:	6078      	str	r0, [r7, #4]
 8000b82:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8000b8a:	68bb      	ldr	r3, [r7, #8]
 8000b8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b90:	d103      	bne.n	8000b9a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	691b      	ldr	r3, [r3, #16]
 8000b96:	60fb      	str	r3, [r7, #12]
 8000b98:	e00c      	b.n	8000bb4 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	3308      	adds	r3, #8
 8000b9e:	60fb      	str	r3, [r7, #12]
 8000ba0:	e002      	b.n	8000ba8 <vListInsert+0x2e>
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	685b      	ldr	r3, [r3, #4]
 8000ba6:	60fb      	str	r3, [r7, #12]
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	685b      	ldr	r3, [r3, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	68ba      	ldr	r2, [r7, #8]
 8000bb0:	429a      	cmp	r2, r3
 8000bb2:	d2f6      	bcs.n	8000ba2 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	685a      	ldr	r2, [r3, #4]
 8000bb8:	683b      	ldr	r3, [r7, #0]
 8000bba:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	685b      	ldr	r3, [r3, #4]
 8000bc0:	683a      	ldr	r2, [r7, #0]
 8000bc2:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	68fa      	ldr	r2, [r7, #12]
 8000bc8:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	683a      	ldr	r2, [r7, #0]
 8000bce:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	687a      	ldr	r2, [r7, #4]
 8000bd4:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	1c5a      	adds	r2, r3, #1
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	601a      	str	r2, [r3, #0]
}
 8000be0:	bf00      	nop
 8000be2:	3714      	adds	r7, #20
 8000be4:	46bd      	mov	sp, r7
 8000be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bea:	4770      	bx	lr

08000bec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000bec:	b480      	push	{r7}
 8000bee:	b085      	sub	sp, #20
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	691b      	ldr	r3, [r3, #16]
 8000bf8:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	685b      	ldr	r3, [r3, #4]
 8000bfe:	687a      	ldr	r2, [r7, #4]
 8000c00:	6892      	ldr	r2, [r2, #8]
 8000c02:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	689b      	ldr	r3, [r3, #8]
 8000c08:	687a      	ldr	r2, [r7, #4]
 8000c0a:	6852      	ldr	r2, [r2, #4]
 8000c0c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	685b      	ldr	r3, [r3, #4]
 8000c12:	687a      	ldr	r2, [r7, #4]
 8000c14:	429a      	cmp	r2, r3
 8000c16:	d103      	bne.n	8000c20 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	689a      	ldr	r2, [r3, #8]
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	2200      	movs	r2, #0
 8000c24:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	1e5a      	subs	r2, r3, #1
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	681b      	ldr	r3, [r3, #0]
}
 8000c34:	4618      	mov	r0, r3
 8000c36:	3714      	adds	r7, #20
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr

08000c40 <SpiEepromInit_HAL>:


// ---- Public Function Implementations ----

HAL_StatusTypeDef SpiEepromInit_HAL(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b088      	sub	sp, #32
 8000c44:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c46:	f107 0308 	add.w	r3, r7, #8
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	601a      	str	r2, [r3, #0]
 8000c4e:	605a      	str	r2, [r3, #4]
 8000c50:	609a      	str	r2, [r3, #8]
 8000c52:	60da      	str	r2, [r3, #12]
 8000c54:	611a      	str	r2, [r3, #16]
    HAL_StatusTypeDef status;

    // 1. Enable peripheral clocks
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c56:	2300      	movs	r3, #0
 8000c58:	607b      	str	r3, [r7, #4]
 8000c5a:	4b35      	ldr	r3, [pc, #212]	; (8000d30 <SpiEepromInit_HAL+0xf0>)
 8000c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c5e:	4a34      	ldr	r2, [pc, #208]	; (8000d30 <SpiEepromInit_HAL+0xf0>)
 8000c60:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000c64:	6453      	str	r3, [r2, #68]	; 0x44
 8000c66:	4b32      	ldr	r3, [pc, #200]	; (8000d30 <SpiEepromInit_HAL+0xf0>)
 8000c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c6a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000c6e:	607b      	str	r3, [r7, #4]
 8000c70:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c72:	2300      	movs	r3, #0
 8000c74:	603b      	str	r3, [r7, #0]
 8000c76:	4b2e      	ldr	r3, [pc, #184]	; (8000d30 <SpiEepromInit_HAL+0xf0>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7a:	4a2d      	ldr	r2, [pc, #180]	; (8000d30 <SpiEepromInit_HAL+0xf0>)
 8000c7c:	f043 0301 	orr.w	r3, r3, #1
 8000c80:	6313      	str	r3, [r2, #48]	; 0x30
 8000c82:	4b2b      	ldr	r3, [pc, #172]	; (8000d30 <SpiEepromInit_HAL+0xf0>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c86:	f003 0301 	and.w	r3, r3, #1
 8000c8a:	603b      	str	r3, [r7, #0]
 8000c8c:	683b      	ldr	r3, [r7, #0]

    // 2. Configure Chip Select (CS) pin as GPIO Output
    GPIO_InitStruct.Pin = PIN_CS;
 8000c8e:	2310      	movs	r3, #16
 8000c90:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c92:	2301      	movs	r3, #1
 8000c94:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c96:	2300      	movs	r3, #0
 8000c98:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(PORT_CS, &GPIO_InitStruct);
 8000c9e:	f107 0308 	add.w	r3, r7, #8
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	4823      	ldr	r0, [pc, #140]	; (8000d34 <SpiEepromInit_HAL+0xf4>)
 8000ca6:	f002 fedb 	bl	8003a60 <HAL_GPIO_Init>

    HAL_GPIO_WritePin(PORT_CS, PIN_CS, GPIO_PIN_SET); // Set CS high (inactive)
 8000caa:	2201      	movs	r2, #1
 8000cac:	2110      	movs	r1, #16
 8000cae:	4821      	ldr	r0, [pc, #132]	; (8000d34 <SpiEepromInit_HAL+0xf4>)
 8000cb0:	f003 f872 	bl	8003d98 <HAL_GPIO_WritePin>

    // 3. Configure SCK, MISO, MOSI pins for SPI Alternate Function
    GPIO_InitStruct.Pin = PIN_SCK | PIN_MISO | PIN_MOSI;
 8000cb4:	23e0      	movs	r3, #224	; 0xe0
 8000cb6:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb8:	2302      	movs	r3, #2
 8000cba:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cc0:	2303      	movs	r3, #3
 8000cc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000cc4:	2305      	movs	r3, #5
 8000cc6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cc8:	f107 0308 	add.w	r3, r7, #8
 8000ccc:	4619      	mov	r1, r3
 8000cce:	4819      	ldr	r0, [pc, #100]	; (8000d34 <SpiEepromInit_HAL+0xf4>)
 8000cd0:	f002 fec6 	bl	8003a60 <HAL_GPIO_Init>

    // 4. Configure the SPI peripheral
    hspi1.Instance = SPI1;
 8000cd4:	4b18      	ldr	r3, [pc, #96]	; (8000d38 <SpiEepromInit_HAL+0xf8>)
 8000cd6:	4a19      	ldr	r2, [pc, #100]	; (8000d3c <SpiEepromInit_HAL+0xfc>)
 8000cd8:	601a      	str	r2, [r3, #0]
    hspi1.Init.Mode = SPI_MODE_MASTER;
 8000cda:	4b17      	ldr	r3, [pc, #92]	; (8000d38 <SpiEepromInit_HAL+0xf8>)
 8000cdc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000ce0:	605a      	str	r2, [r3, #4]
    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ce2:	4b15      	ldr	r3, [pc, #84]	; (8000d38 <SpiEepromInit_HAL+0xf8>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	609a      	str	r2, [r3, #8]
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ce8:	4b13      	ldr	r3, [pc, #76]	; (8000d38 <SpiEepromInit_HAL+0xf8>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	60da      	str	r2, [r3, #12]
    hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000cee:	4b12      	ldr	r3, [pc, #72]	; (8000d38 <SpiEepromInit_HAL+0xf8>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000cf4:	4b10      	ldr	r3, [pc, #64]	; (8000d38 <SpiEepromInit_HAL+0xf8>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	615a      	str	r2, [r3, #20]
    hspi1.Init.NSS = SPI_NSS_SOFT;
 8000cfa:	4b0f      	ldr	r3, [pc, #60]	; (8000d38 <SpiEepromInit_HAL+0xf8>)
 8000cfc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d00:	619a      	str	r2, [r3, #24]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000d02:	4b0d      	ldr	r3, [pc, #52]	; (8000d38 <SpiEepromInit_HAL+0xf8>)
 8000d04:	2218      	movs	r2, #24
 8000d06:	61da      	str	r2, [r3, #28]
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d08:	4b0b      	ldr	r3, [pc, #44]	; (8000d38 <SpiEepromInit_HAL+0xf8>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	621a      	str	r2, [r3, #32]
    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d0e:	4b0a      	ldr	r3, [pc, #40]	; (8000d38 <SpiEepromInit_HAL+0xf8>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	625a      	str	r2, [r3, #36]	; 0x24
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d14:	4b08      	ldr	r3, [pc, #32]	; (8000d38 <SpiEepromInit_HAL+0xf8>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	629a      	str	r2, [r3, #40]	; 0x28

    status = HAL_SPI_Init(&hspi1);
 8000d1a:	4807      	ldr	r0, [pc, #28]	; (8000d38 <SpiEepromInit_HAL+0xf8>)
 8000d1c:	f003 fe3f 	bl	800499e <HAL_SPI_Init>
 8000d20:	4603      	mov	r3, r0
 8000d22:	77fb      	strb	r3, [r7, #31]

    return status;
 8000d24:	7ffb      	ldrb	r3, [r7, #31]
}
 8000d26:	4618      	mov	r0, r3
 8000d28:	3720      	adds	r7, #32
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	40023800 	.word	0x40023800
 8000d34:	40020000 	.word	0x40020000
 8000d38:	20013158 	.word	0x20013158
 8000d3c:	40013000 	.word	0x40013000

08000d40 <clear_app_buffer>:
        }
    }
}

// --- ESP32 Helper Functions ---
void clear_app_buffer(void) {
 8000d40:	b580      	push	{r7, lr}
 8000d42:	af00      	add	r7, sp, #0
    memset(app_rx_buffer, 0, RX_BUFFER_SIZE);
 8000d44:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000d48:	2100      	movs	r1, #0
 8000d4a:	4804      	ldr	r0, [pc, #16]	; (8000d5c <clear_app_buffer+0x1c>)
 8000d4c:	f005 fa0e 	bl	800616c <memset>
    app_rx_write_pos = 0;
 8000d50:	4b03      	ldr	r3, [pc, #12]	; (8000d60 <clear_app_buffer+0x20>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	801a      	strh	r2, [r3, #0]
}
 8000d56:	bf00      	nop
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	20012d10 	.word	0x20012d10
 8000d60:	20013110 	.word	0x20013110

08000d64 <esp32_send_command>:

void esp32_send_command(const char* cmd) {
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
    clear_app_buffer();
 8000d6c:	f7ff ffe8 	bl	8000d40 <clear_app_buffer>
    HAL_UART_Transmit(&huart3, (uint8_t*)cmd, strlen(cmd), HAL_MAX_DELAY);
 8000d70:	6878      	ldr	r0, [r7, #4]
 8000d72:	f7ff fa2d 	bl	80001d0 <strlen>
 8000d76:	4603      	mov	r3, r0
 8000d78:	b29a      	uxth	r2, r3
 8000d7a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d7e:	6879      	ldr	r1, [r7, #4]
 8000d80:	4803      	ldr	r0, [pc, #12]	; (8000d90 <esp32_send_command+0x2c>)
 8000d82:	f004 f990 	bl	80050a6 <HAL_UART_Transmit>
}
 8000d86:	bf00      	nop
 8000d88:	3708      	adds	r7, #8
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	20013380 	.word	0x20013380

08000d94 <esp32_wait_for_response>:

bool esp32_wait_for_response(const char* expected_response, uint32_t timeout_ms) {
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b084      	sub	sp, #16
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
 8000d9c:	6039      	str	r1, [r7, #0]
    uint32_t start_time = HAL_GetTick();
 8000d9e:	f002 fcdf 	bl	8003760 <HAL_GetTick>
 8000da2:	60f8      	str	r0, [r7, #12]
    while ((HAL_GetTick() - start_time) < timeout_ms) {
 8000da4:	e00b      	b.n	8000dbe <esp32_wait_for_response+0x2a>
        if (strstr((char*)app_rx_buffer, expected_response) != NULL) {
 8000da6:	6879      	ldr	r1, [r7, #4]
 8000da8:	480b      	ldr	r0, [pc, #44]	; (8000dd8 <esp32_wait_for_response+0x44>)
 8000daa:	f005 fa73 	bl	8006294 <strstr>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <esp32_wait_for_response+0x24>
            return true;
 8000db4:	2301      	movs	r3, #1
 8000db6:	e00b      	b.n	8000dd0 <esp32_wait_for_response+0x3c>
        }
        vTaskDelay(pdMS_TO_TICKS(100));
 8000db8:	2064      	movs	r0, #100	; 0x64
 8000dba:	f001 fae9 	bl	8002390 <vTaskDelay>
    while ((HAL_GetTick() - start_time) < timeout_ms) {
 8000dbe:	f002 fccf 	bl	8003760 <HAL_GetTick>
 8000dc2:	4602      	mov	r2, r0
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	1ad3      	subs	r3, r2, r3
 8000dc8:	683a      	ldr	r2, [r7, #0]
 8000dca:	429a      	cmp	r2, r3
 8000dcc:	d8eb      	bhi.n	8000da6 <esp32_wait_for_response+0x12>
    }
    return false;
 8000dce:	2300      	movs	r3, #0
}
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	3710      	adds	r7, #16
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	20012d10 	.word	0x20012d10

08000ddc <getRandom_0_to_50>:

int getRandom_0_to_50(void) {
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
    // rand() % 51 will generate a number between 0 and 50.
    return rand() % 51;
 8000de0:	f005 f9fa 	bl	80061d8 <rand>
 8000de4:	4602      	mov	r2, r0
 8000de6:	4b08      	ldr	r3, [pc, #32]	; (8000e08 <getRandom_0_to_50+0x2c>)
 8000de8:	fb83 1302 	smull	r1, r3, r3, r2
 8000dec:	4413      	add	r3, r2
 8000dee:	1159      	asrs	r1, r3, #5
 8000df0:	17d3      	asrs	r3, r2, #31
 8000df2:	1ac9      	subs	r1, r1, r3
 8000df4:	460b      	mov	r3, r1
 8000df6:	005b      	lsls	r3, r3, #1
 8000df8:	440b      	add	r3, r1
 8000dfa:	0119      	lsls	r1, r3, #4
 8000dfc:	440b      	add	r3, r1
 8000dfe:	1ad1      	subs	r1, r2, r3
 8000e00:	460b      	mov	r3, r1
}
 8000e02:	4618      	mov	r0, r3
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	bf00      	nop
 8000e08:	a0a0a0a1 	.word	0xa0a0a0a1

08000e0c <getRandom_90_to_110>:

int getRandom_90_to_110(void) {
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
    // 1. Calculate the range size: 110 - 90 + 1 = 21
    // 2. Generate a random number from 0 to 20: rand() % 21
    // 3. Add the minimum value (90) to shift the range.
    return (rand() % 21) + 90;
 8000e10:	f005 f9e2 	bl	80061d8 <rand>
 8000e14:	4601      	mov	r1, r0
 8000e16:	4b08      	ldr	r3, [pc, #32]	; (8000e38 <getRandom_90_to_110+0x2c>)
 8000e18:	fb83 2301 	smull	r2, r3, r3, r1
 8000e1c:	109a      	asrs	r2, r3, #2
 8000e1e:	17cb      	asrs	r3, r1, #31
 8000e20:	1ad2      	subs	r2, r2, r3
 8000e22:	4613      	mov	r3, r2
 8000e24:	005b      	lsls	r3, r3, #1
 8000e26:	4413      	add	r3, r2
 8000e28:	00da      	lsls	r2, r3, #3
 8000e2a:	1ad2      	subs	r2, r2, r3
 8000e2c:	1a8a      	subs	r2, r1, r2
 8000e2e:	f102 035a 	add.w	r3, r2, #90	; 0x5a
}
 8000e32:	4618      	mov	r0, r3
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	30c30c31 	.word	0x30c30c31

08000e3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e42:	f002 fc57 	bl	80036f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e46:	f000 f835 	bl	8000eb4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e4a:	f7ff fb9b 	bl	8000584 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000e4e:	f000 ff17 	bl	8001c80 <MX_SPI1_Init>
  MX_I2C1_Init();
 8000e52:	f7ff fdef 	bl	8000a34 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8000e56:	f002 fb49 	bl	80034ec <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000e5a:	f002 fb71 	bl	8003540 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  SpiEepromInit_HAL();
 8000e5e:	f7ff feef 	bl	8000c40 <SpiEepromInit_HAL>
  hc05_init(&huart2);
 8000e62:	480f      	ldr	r0, [pc, #60]	; (8000ea0 <main+0x64>)
 8000e64:	f7ff fc04 	bl	8000670 <hc05_init>
  srand(time(NULL));
 8000e68:	2000      	movs	r0, #0
 8000e6a:	f005 fa29 	bl	80062c0 <time>
 8000e6e:	4602      	mov	r2, r0
 8000e70:	460b      	mov	r3, r1
 8000e72:	4613      	mov	r3, r2
 8000e74:	4618      	mov	r0, r3
 8000e76:	f005 f981 	bl	800617c <srand>
//  MAX30100_Init();

  // Start listening for data from ESP32 using interrupts.
  HAL_UART_Receive_IT(&huart3, uart_rx_buffer, 1);
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	4909      	ldr	r1, [pc, #36]	; (8000ea4 <main+0x68>)
 8000e7e:	480a      	ldr	r0, [pc, #40]	; (8000ea8 <main+0x6c>)
 8000e80:	f004 f9a3 	bl	80051ca <HAL_UART_Receive_IT>

  // Create the FreeRTOS task for sending data to ThingSpeak.
  xTaskCreate(thingSpeakTask, "ThingSpeakTask", 2048, NULL, 1, NULL);
 8000e84:	2300      	movs	r3, #0
 8000e86:	9301      	str	r3, [sp, #4]
 8000e88:	2301      	movs	r3, #1
 8000e8a:	9300      	str	r3, [sp, #0]
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000e92:	4906      	ldr	r1, [pc, #24]	; (8000eac <main+0x70>)
 8000e94:	4806      	ldr	r0, [pc, #24]	; (8000eb0 <main+0x74>)
 8000e96:	f001 f911 	bl	80020bc <xTaskCreate>

  // Start the FreeRTOS scheduler.
  vTaskStartScheduler();
 8000e9a:	f001 faad 	bl	80023f8 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e9e:	e7fe      	b.n	8000e9e <main+0x62>
 8000ea0:	2001333c 	.word	0x2001333c
 8000ea4:	20012d0c 	.word	0x20012d0c
 8000ea8:	20013380 	.word	0x20013380
 8000eac:	08007690 	.word	0x08007690
 8000eb0:	08000f89 	.word	0x08000f89

08000eb4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b094      	sub	sp, #80	; 0x50
 8000eb8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000eba:	f107 0320 	add.w	r3, r7, #32
 8000ebe:	2230      	movs	r2, #48	; 0x30
 8000ec0:	2100      	movs	r1, #0
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f005 f952 	bl	800616c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ec8:	f107 030c 	add.w	r3, r7, #12
 8000ecc:	2200      	movs	r2, #0
 8000ece:	601a      	str	r2, [r3, #0]
 8000ed0:	605a      	str	r2, [r3, #4]
 8000ed2:	609a      	str	r2, [r3, #8]
 8000ed4:	60da      	str	r2, [r3, #12]
 8000ed6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ed8:	2300      	movs	r3, #0
 8000eda:	60bb      	str	r3, [r7, #8]
 8000edc:	4b28      	ldr	r3, [pc, #160]	; (8000f80 <SystemClock_Config+0xcc>)
 8000ede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ee0:	4a27      	ldr	r2, [pc, #156]	; (8000f80 <SystemClock_Config+0xcc>)
 8000ee2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ee6:	6413      	str	r3, [r2, #64]	; 0x40
 8000ee8:	4b25      	ldr	r3, [pc, #148]	; (8000f80 <SystemClock_Config+0xcc>)
 8000eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ef0:	60bb      	str	r3, [r7, #8]
 8000ef2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	607b      	str	r3, [r7, #4]
 8000ef8:	4b22      	ldr	r3, [pc, #136]	; (8000f84 <SystemClock_Config+0xd0>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	4a21      	ldr	r2, [pc, #132]	; (8000f84 <SystemClock_Config+0xd0>)
 8000efe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f02:	6013      	str	r3, [r2, #0]
 8000f04:	4b1f      	ldr	r3, [pc, #124]	; (8000f84 <SystemClock_Config+0xd0>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f0c:	607b      	str	r3, [r7, #4]
 8000f0e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f10:	2302      	movs	r3, #2
 8000f12:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f14:	2301      	movs	r3, #1
 8000f16:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f18:	2310      	movs	r3, #16
 8000f1a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f1c:	2302      	movs	r3, #2
 8000f1e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f20:	2300      	movs	r3, #0
 8000f22:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000f24:	2308      	movs	r3, #8
 8000f26:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000f28:	23a8      	movs	r3, #168	; 0xa8
 8000f2a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000f30:	2304      	movs	r3, #4
 8000f32:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f34:	f107 0320 	add.w	r3, r7, #32
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f003 f88b 	bl	8004054 <HAL_RCC_OscConfig>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000f44:	f000 f996 	bl	8001274 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f48:	230f      	movs	r3, #15
 8000f4a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f4c:	2302      	movs	r3, #2
 8000f4e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f50:	2300      	movs	r3, #0
 8000f52:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f54:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000f58:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f5e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000f60:	f107 030c 	add.w	r3, r7, #12
 8000f64:	2105      	movs	r1, #5
 8000f66:	4618      	mov	r0, r3
 8000f68:	f003 faec 	bl	8004544 <HAL_RCC_ClockConfig>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000f72:	f000 f97f 	bl	8001274 <Error_Handler>
  }
}
 8000f76:	bf00      	nop
 8000f78:	3750      	adds	r7, #80	; 0x50
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	40023800 	.word	0x40023800
 8000f84:	40007000 	.word	0x40007000

08000f88 <thingSpeakTask>:

/* USER CODE BEGIN 4 */
// This is the main task for sending data to ThingSpeak
void thingSpeakTask(void *param)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	f5ad 7d06 	sub.w	sp, sp, #536	; 0x218
 8000f8e:	af02      	add	r7, sp, #8
 8000f90:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8000f94:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8000f98:	6018      	str	r0, [r3, #0]
    char command_buffer[128];
    char http_request[256];
    char data_payload[128];

    // Initial state setup
    app_state = STATE_CLIENT_INIT;
 8000f9a:	4b7b      	ldr	r3, [pc, #492]	; (8001188 <thingSpeakTask+0x200>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	701a      	strb	r2, [r3, #0]

    while(1)
    {
        switch(app_state)
 8000fa0:	4b79      	ldr	r3, [pc, #484]	; (8001188 <thingSpeakTask+0x200>)
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	b2db      	uxtb	r3, r3
 8000fa6:	2b06      	cmp	r3, #6
 8000fa8:	f200 80e9 	bhi.w	800117e <thingSpeakTask+0x1f6>
 8000fac:	a201      	add	r2, pc, #4	; (adr r2, 8000fb4 <thingSpeakTask+0x2c>)
 8000fae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fb2:	bf00      	nop
 8000fb4:	08000fd1 	.word	0x08000fd1
 8000fb8:	08001005 	.word	0x08001005
 8000fbc:	08001061 	.word	0x08001061
 8000fc0:	08001099 	.word	0x08001099
 8000fc4:	08001149 	.word	0x08001149
 8000fc8:	08001157 	.word	0x08001157
 8000fcc:	08001167 	.word	0x08001167
        {
            case STATE_CLIENT_INIT:
                esp32_send_command("AT+RST\r\n");
 8000fd0:	486e      	ldr	r0, [pc, #440]	; (800118c <thingSpeakTask+0x204>)
 8000fd2:	f7ff fec7 	bl	8000d64 <esp32_send_command>
                vTaskDelay(pdMS_TO_TICKS(2000));
 8000fd6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000fda:	f001 f9d9 	bl	8002390 <vTaskDelay>
                esp32_send_command("ATE0\r\n");
 8000fde:	486c      	ldr	r0, [pc, #432]	; (8001190 <thingSpeakTask+0x208>)
 8000fe0:	f7ff fec0 	bl	8000d64 <esp32_send_command>
                if(esp32_wait_for_response("OK", 2000)) {
 8000fe4:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8000fe8:	486a      	ldr	r0, [pc, #424]	; (8001194 <thingSpeakTask+0x20c>)
 8000fea:	f7ff fed3 	bl	8000d94 <esp32_wait_for_response>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d003      	beq.n	8000ffc <thingSpeakTask+0x74>
                    app_state = STATE_CLIENT_CONNECT_WIFI;
 8000ff4:	4b64      	ldr	r3, [pc, #400]	; (8001188 <thingSpeakTask+0x200>)
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	701a      	strb	r2, [r3, #0]
                } else {
                    app_state = STATE_CLIENT_ERROR;
                }
                break;
 8000ffa:	e0c0      	b.n	800117e <thingSpeakTask+0x1f6>
                    app_state = STATE_CLIENT_ERROR;
 8000ffc:	4b62      	ldr	r3, [pc, #392]	; (8001188 <thingSpeakTask+0x200>)
 8000ffe:	2206      	movs	r2, #6
 8001000:	701a      	strb	r2, [r3, #0]
                break;
 8001002:	e0bc      	b.n	800117e <thingSpeakTask+0x1f6>

            case STATE_CLIENT_CONNECT_WIFI:
                esp32_send_command("AT+CWMODE=1\r\n");
 8001004:	4864      	ldr	r0, [pc, #400]	; (8001198 <thingSpeakTask+0x210>)
 8001006:	f7ff fead 	bl	8000d64 <esp32_send_command>
                if(!esp32_wait_for_response("OK", 2000)) { app_state = STATE_CLIENT_ERROR; break; }
 800100a:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800100e:	4861      	ldr	r0, [pc, #388]	; (8001194 <thingSpeakTask+0x20c>)
 8001010:	f7ff fec0 	bl	8000d94 <esp32_wait_for_response>
 8001014:	4603      	mov	r3, r0
 8001016:	f083 0301 	eor.w	r3, r3, #1
 800101a:	b2db      	uxtb	r3, r3
 800101c:	2b00      	cmp	r3, #0
 800101e:	d003      	beq.n	8001028 <thingSpeakTask+0xa0>
 8001020:	4b59      	ldr	r3, [pc, #356]	; (8001188 <thingSpeakTask+0x200>)
 8001022:	2206      	movs	r2, #6
 8001024:	701a      	strb	r2, [r3, #0]
 8001026:	e0aa      	b.n	800117e <thingSpeakTask+0x1f6>

                sprintf(command_buffer, "AT+CWJAP=\"%s\",\"%s\"\r\n", WIFI_SSID, WIFI_PASSWORD);
 8001028:	f507 70c6 	add.w	r0, r7, #396	; 0x18c
 800102c:	4b5b      	ldr	r3, [pc, #364]	; (800119c <thingSpeakTask+0x214>)
 800102e:	4a5c      	ldr	r2, [pc, #368]	; (80011a0 <thingSpeakTask+0x218>)
 8001030:	495c      	ldr	r1, [pc, #368]	; (80011a4 <thingSpeakTask+0x21c>)
 8001032:	f005 f90f 	bl	8006254 <siprintf>
                esp32_send_command(command_buffer);
 8001036:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 800103a:	4618      	mov	r0, r3
 800103c:	f7ff fe92 	bl	8000d64 <esp32_send_command>
                if(esp32_wait_for_response("WIFI GOT IP", 15000)) {
 8001040:	f643 2198 	movw	r1, #15000	; 0x3a98
 8001044:	4858      	ldr	r0, [pc, #352]	; (80011a8 <thingSpeakTask+0x220>)
 8001046:	f7ff fea5 	bl	8000d94 <esp32_wait_for_response>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d003      	beq.n	8001058 <thingSpeakTask+0xd0>
                    app_state = STATE_CLIENT_WAIT; // Successfully connected, go to wait state
 8001050:	4b4d      	ldr	r3, [pc, #308]	; (8001188 <thingSpeakTask+0x200>)
 8001052:	2205      	movs	r2, #5
 8001054:	701a      	strb	r2, [r3, #0]
                } else {
                    app_state = STATE_CLIENT_ERROR;
                }
                break;
 8001056:	e092      	b.n	800117e <thingSpeakTask+0x1f6>
                    app_state = STATE_CLIENT_ERROR;
 8001058:	4b4b      	ldr	r3, [pc, #300]	; (8001188 <thingSpeakTask+0x200>)
 800105a:	2206      	movs	r2, #6
 800105c:	701a      	strb	r2, [r3, #0]
                break;
 800105e:	e08e      	b.n	800117e <thingSpeakTask+0x1f6>

            case STATE_CLIENT_START_CONNECTION:
                sprintf(command_buffer, "AT+CIPSTART=\"TCP\",\"%s\",%d\r\n", THINGSPEAK_HOST, THINGSPEAK_PORT);
 8001060:	f507 70c6 	add.w	r0, r7, #396	; 0x18c
 8001064:	2350      	movs	r3, #80	; 0x50
 8001066:	4a51      	ldr	r2, [pc, #324]	; (80011ac <thingSpeakTask+0x224>)
 8001068:	4951      	ldr	r1, [pc, #324]	; (80011b0 <thingSpeakTask+0x228>)
 800106a:	f005 f8f3 	bl	8006254 <siprintf>
                esp32_send_command(command_buffer);
 800106e:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 8001072:	4618      	mov	r0, r3
 8001074:	f7ff fe76 	bl	8000d64 <esp32_send_command>
                if(esp32_wait_for_response("CONNECT", 5000)) {
 8001078:	f241 3188 	movw	r1, #5000	; 0x1388
 800107c:	484d      	ldr	r0, [pc, #308]	; (80011b4 <thingSpeakTask+0x22c>)
 800107e:	f7ff fe89 	bl	8000d94 <esp32_wait_for_response>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d003      	beq.n	8001090 <thingSpeakTask+0x108>
                    app_state = STATE_CLIENT_SEND_DATA;
 8001088:	4b3f      	ldr	r3, [pc, #252]	; (8001188 <thingSpeakTask+0x200>)
 800108a:	2203      	movs	r2, #3
 800108c:	701a      	strb	r2, [r3, #0]
                } else {
                    app_state = STATE_CLIENT_ERROR; // Failed to connect to server
                }
                break;
 800108e:	e076      	b.n	800117e <thingSpeakTask+0x1f6>
                    app_state = STATE_CLIENT_ERROR; // Failed to connect to server
 8001090:	4b3d      	ldr	r3, [pc, #244]	; (8001188 <thingSpeakTask+0x200>)
 8001092:	2206      	movs	r2, #6
 8001094:	701a      	strb	r2, [r3, #0]
                break;
 8001096:	e072      	b.n	800117e <thingSpeakTask+0x1f6>

            case STATE_CLIENT_SEND_DATA:
            {
                // Step 1: Get sensor data (using constant values for now)
                // MAX30100_ReadFIFO(ir_data, red_data, 1);
                uint16_t ir_value = getRandom_0_to_50();
 8001098:	f7ff fea0 	bl	8000ddc <getRandom_0_to_50>
 800109c:	4603      	mov	r3, r0
 800109e:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
                uint16_t red_value = getRandom_90_to_110();
 80010a2:	f7ff feb3 	bl	8000e0c <getRandom_90_to_110>
 80010a6:	4603      	mov	r3, r0
 80010a8:	f8a7 320c 	strh.w	r3, [r7, #524]	; 0x20c

                // Step 2: Format the data payload for the request body
                sprintf(data_payload, "api_key=%s&field1=%u&field2=%u", THINGSPEAK_API_KEY, ir_value, red_value);
 80010ac:	f8b7 220e 	ldrh.w	r2, [r7, #526]	; 0x20e
 80010b0:	f8b7 320c 	ldrh.w	r3, [r7, #524]	; 0x20c
 80010b4:	f107 000c 	add.w	r0, r7, #12
 80010b8:	9300      	str	r3, [sp, #0]
 80010ba:	4613      	mov	r3, r2
 80010bc:	4a3e      	ldr	r2, [pc, #248]	; (80011b8 <thingSpeakTask+0x230>)
 80010be:	493f      	ldr	r1, [pc, #252]	; (80011bc <thingSpeakTask+0x234>)
 80010c0:	f005 f8c8 	bl	8006254 <siprintf>

                // Step 3: Format the full HTTP POST request
                sprintf(http_request,
 80010c4:	f107 030c 	add.w	r3, r7, #12
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff f881 	bl	80001d0 <strlen>
 80010ce:	4602      	mov	r2, r0
 80010d0:	f107 008c 	add.w	r0, r7, #140	; 0x8c
 80010d4:	f107 030c 	add.w	r3, r7, #12
 80010d8:	9300      	str	r3, [sp, #0]
 80010da:	4613      	mov	r3, r2
 80010dc:	4a33      	ldr	r2, [pc, #204]	; (80011ac <thingSpeakTask+0x224>)
 80010de:	4938      	ldr	r1, [pc, #224]	; (80011c0 <thingSpeakTask+0x238>)
 80010e0:	f005 f8b8 	bl	8006254 <siprintf>
                        "\r\n"
                        "%s",
                        THINGSPEAK_HOST, strlen(data_payload), data_payload);

                // Step 4: Send the request length to ESP32
                sprintf(command_buffer, "AT+CIPSEND=%d\r\n", strlen(http_request));
 80010e4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80010e8:	4618      	mov	r0, r3
 80010ea:	f7ff f871 	bl	80001d0 <strlen>
 80010ee:	4602      	mov	r2, r0
 80010f0:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 80010f4:	4933      	ldr	r1, [pc, #204]	; (80011c4 <thingSpeakTask+0x23c>)
 80010f6:	4618      	mov	r0, r3
 80010f8:	f005 f8ac 	bl	8006254 <siprintf>
                esp32_send_command(command_buffer);
 80010fc:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 8001100:	4618      	mov	r0, r3
 8001102:	f7ff fe2f 	bl	8000d64 <esp32_send_command>

                // Step 5: Wait for ">" and send the actual request
                if(esp32_wait_for_response(">", 2000)) {
 8001106:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800110a:	482f      	ldr	r0, [pc, #188]	; (80011c8 <thingSpeakTask+0x240>)
 800110c:	f7ff fe42 	bl	8000d94 <esp32_wait_for_response>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d014      	beq.n	8001140 <thingSpeakTask+0x1b8>
                    esp32_send_command(http_request);
 8001116:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800111a:	4618      	mov	r0, r3
 800111c:	f7ff fe22 	bl	8000d64 <esp32_send_command>
                    if(esp32_wait_for_response("SEND OK", 5000)) {
 8001120:	f241 3188 	movw	r1, #5000	; 0x1388
 8001124:	4829      	ldr	r0, [pc, #164]	; (80011cc <thingSpeakTask+0x244>)
 8001126:	f7ff fe35 	bl	8000d94 <esp32_wait_for_response>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d003      	beq.n	8001138 <thingSpeakTask+0x1b0>
                        app_state = STATE_CLIENT_CLOSE_CONNECTION;
 8001130:	4b15      	ldr	r3, [pc, #84]	; (8001188 <thingSpeakTask+0x200>)
 8001132:	2204      	movs	r2, #4
 8001134:	701a      	strb	r2, [r3, #0]
                    } else { app_state = STATE_CLIENT_ERROR; }
                } else { app_state = STATE_CLIENT_ERROR; }
            }
            break;
 8001136:	e022      	b.n	800117e <thingSpeakTask+0x1f6>
                    } else { app_state = STATE_CLIENT_ERROR; }
 8001138:	4b13      	ldr	r3, [pc, #76]	; (8001188 <thingSpeakTask+0x200>)
 800113a:	2206      	movs	r2, #6
 800113c:	701a      	strb	r2, [r3, #0]
            break;
 800113e:	e01e      	b.n	800117e <thingSpeakTask+0x1f6>
                } else { app_state = STATE_CLIENT_ERROR; }
 8001140:	4b11      	ldr	r3, [pc, #68]	; (8001188 <thingSpeakTask+0x200>)
 8001142:	2206      	movs	r2, #6
 8001144:	701a      	strb	r2, [r3, #0]
            break;
 8001146:	e01a      	b.n	800117e <thingSpeakTask+0x1f6>

            case STATE_CLIENT_CLOSE_CONNECTION:
                esp32_send_command("AT+CIPCLOSE\r\n");
 8001148:	4821      	ldr	r0, [pc, #132]	; (80011d0 <thingSpeakTask+0x248>)
 800114a:	f7ff fe0b 	bl	8000d64 <esp32_send_command>
                // We don't strictly need to wait for the response. Move to wait state.
                app_state = STATE_CLIENT_WAIT;
 800114e:	4b0e      	ldr	r3, [pc, #56]	; (8001188 <thingSpeakTask+0x200>)
 8001150:	2205      	movs	r2, #5
 8001152:	701a      	strb	r2, [r3, #0]
                break;
 8001154:	e013      	b.n	800117e <thingSpeakTask+0x1f6>

            case STATE_CLIENT_WAIT:
                // Wait for the defined interval before sending the next update
                vTaskDelay(pdMS_TO_TICKS(UPDATE_INTERVAL_MS));
 8001156:	f644 6020 	movw	r0, #20000	; 0x4e20
 800115a:	f001 f919 	bl	8002390 <vTaskDelay>
                app_state = STATE_CLIENT_START_CONNECTION; // Time to send data again
 800115e:	4b0a      	ldr	r3, [pc, #40]	; (8001188 <thingSpeakTask+0x200>)
 8001160:	2202      	movs	r2, #2
 8001162:	701a      	strb	r2, [r3, #0]
                break;
 8001164:	e00b      	b.n	800117e <thingSpeakTask+0x1f6>

            case STATE_CLIENT_ERROR:
                // An error occurred. Toggle an LED and try to re-initialize after a delay.
//                HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
                vTaskDelay(pdMS_TO_TICKS(500));
 8001166:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800116a:	f001 f911 	bl	8002390 <vTaskDelay>
//                HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
                vTaskDelay(pdMS_TO_TICKS(5000));
 800116e:	f241 3088 	movw	r0, #5000	; 0x1388
 8001172:	f001 f90d 	bl	8002390 <vTaskDelay>
                app_state = STATE_CLIENT_INIT; // Try to recover
 8001176:	4b04      	ldr	r3, [pc, #16]	; (8001188 <thingSpeakTask+0x200>)
 8001178:	2200      	movs	r2, #0
 800117a:	701a      	strb	r2, [r3, #0]
                break;
 800117c:	bf00      	nop
        }
        vTaskDelay(pdMS_TO_TICKS(10));
 800117e:	200a      	movs	r0, #10
 8001180:	f001 f906 	bl	8002390 <vTaskDelay>
        switch(app_state)
 8001184:	e70c      	b.n	8000fa0 <thingSpeakTask+0x18>
 8001186:	bf00      	nop
 8001188:	20013112 	.word	0x20013112
 800118c:	080076a0 	.word	0x080076a0
 8001190:	080076ac 	.word	0x080076ac
 8001194:	080076b4 	.word	0x080076b4
 8001198:	080076b8 	.word	0x080076b8
 800119c:	080076c8 	.word	0x080076c8
 80011a0:	080076d4 	.word	0x080076d4
 80011a4:	080076e0 	.word	0x080076e0
 80011a8:	080076f8 	.word	0x080076f8
 80011ac:	08007704 	.word	0x08007704
 80011b0:	08007718 	.word	0x08007718
 80011b4:	08007734 	.word	0x08007734
 80011b8:	0800773c 	.word	0x0800773c
 80011bc:	08007750 	.word	0x08007750
 80011c0:	08007770 	.word	0x08007770
 80011c4:	080077dc 	.word	0x080077dc
 80011c8:	080077ec 	.word	0x080077ec
 80011cc:	080077f0 	.word	0x080077f0
 80011d0:	080077f8 	.word	0x080077f8

080011d4 <HAL_UART_RxCpltCallback>:
    }
}

// UART Interrupt Service Routine Callback
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a16      	ldr	r2, [pc, #88]	; (800123c <HAL_UART_RxCpltCallback+0x68>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d126      	bne.n	8001234 <HAL_UART_RxCpltCallback+0x60>
    {
        if (app_rx_write_pos < sizeof(app_rx_buffer) - 1)
 80011e6:	4b16      	ldr	r3, [pc, #88]	; (8001240 <HAL_UART_RxCpltCallback+0x6c>)
 80011e8:	881b      	ldrh	r3, [r3, #0]
 80011ea:	b29b      	uxth	r3, r3
 80011ec:	f240 32fe 	movw	r2, #1022	; 0x3fe
 80011f0:	4293      	cmp	r3, r2
 80011f2:	d80c      	bhi.n	800120e <HAL_UART_RxCpltCallback+0x3a>
        {
            app_rx_buffer[app_rx_write_pos++] = uart_rx_buffer[0];
 80011f4:	4b12      	ldr	r3, [pc, #72]	; (8001240 <HAL_UART_RxCpltCallback+0x6c>)
 80011f6:	881b      	ldrh	r3, [r3, #0]
 80011f8:	b29b      	uxth	r3, r3
 80011fa:	1c5a      	adds	r2, r3, #1
 80011fc:	b291      	uxth	r1, r2
 80011fe:	4a10      	ldr	r2, [pc, #64]	; (8001240 <HAL_UART_RxCpltCallback+0x6c>)
 8001200:	8011      	strh	r1, [r2, #0]
 8001202:	461a      	mov	r2, r3
 8001204:	4b0f      	ldr	r3, [pc, #60]	; (8001244 <HAL_UART_RxCpltCallback+0x70>)
 8001206:	7819      	ldrb	r1, [r3, #0]
 8001208:	4b0f      	ldr	r3, [pc, #60]	; (8001248 <HAL_UART_RxCpltCallback+0x74>)
 800120a:	5499      	strb	r1, [r3, r2]
 800120c:	e00d      	b.n	800122a <HAL_UART_RxCpltCallback+0x56>
        }
        else
        {
            // Buffer overflow, clear it and start over
            clear_app_buffer();
 800120e:	f7ff fd97 	bl	8000d40 <clear_app_buffer>
            app_rx_buffer[app_rx_write_pos++] = uart_rx_buffer[0];
 8001212:	4b0b      	ldr	r3, [pc, #44]	; (8001240 <HAL_UART_RxCpltCallback+0x6c>)
 8001214:	881b      	ldrh	r3, [r3, #0]
 8001216:	b29b      	uxth	r3, r3
 8001218:	1c5a      	adds	r2, r3, #1
 800121a:	b291      	uxth	r1, r2
 800121c:	4a08      	ldr	r2, [pc, #32]	; (8001240 <HAL_UART_RxCpltCallback+0x6c>)
 800121e:	8011      	strh	r1, [r2, #0]
 8001220:	461a      	mov	r2, r3
 8001222:	4b08      	ldr	r3, [pc, #32]	; (8001244 <HAL_UART_RxCpltCallback+0x70>)
 8001224:	7819      	ldrb	r1, [r3, #0]
 8001226:	4b08      	ldr	r3, [pc, #32]	; (8001248 <HAL_UART_RxCpltCallback+0x74>)
 8001228:	5499      	strb	r1, [r3, r2]
        }
        // Re-arm the UART interrupt to receive the next byte
        HAL_UART_Receive_IT(&huart3, uart_rx_buffer, 1);
 800122a:	2201      	movs	r2, #1
 800122c:	4905      	ldr	r1, [pc, #20]	; (8001244 <HAL_UART_RxCpltCallback+0x70>)
 800122e:	4807      	ldr	r0, [pc, #28]	; (800124c <HAL_UART_RxCpltCallback+0x78>)
 8001230:	f003 ffcb 	bl	80051ca <HAL_UART_Receive_IT>
    }
}
 8001234:	bf00      	nop
 8001236:	3708      	adds	r7, #8
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	40004800 	.word	0x40004800
 8001240:	20013110 	.word	0x20013110
 8001244:	20012d0c 	.word	0x20012d0c
 8001248:	20012d10 	.word	0x20012d10
 800124c:	20013380 	.word	0x20013380

08001250 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a04      	ldr	r2, [pc, #16]	; (8001270 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800125e:	4293      	cmp	r3, r2
 8001260:	d101      	bne.n	8001266 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001262:	f002 fa69 	bl	8003738 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001266:	bf00      	nop
 8001268:	3708      	adds	r7, #8
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	40010000 	.word	0x40010000

08001274 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001278:	b672      	cpsid	i
}
 800127a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800127c:	e7fe      	b.n	800127c <Error_Handler+0x8>
	...

08001280 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8001280:	b480      	push	{r7}
 8001282:	b085      	sub	sp, #20
 8001284:	af00      	add	r7, sp, #0
 8001286:	60f8      	str	r0, [r7, #12]
 8001288:	60b9      	str	r1, [r7, #8]
 800128a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	3b04      	subs	r3, #4
 8001290:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001298:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	3b04      	subs	r3, #4
 800129e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	f023 0201 	bic.w	r2, r3, #1
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	3b04      	subs	r3, #4
 80012ae:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80012b0:	4a0c      	ldr	r2, [pc, #48]	; (80012e4 <pxPortInitialiseStack+0x64>)
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	3b14      	subs	r3, #20
 80012ba:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80012bc:	687a      	ldr	r2, [r7, #4]
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	3b04      	subs	r3, #4
 80012c6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	f06f 0202 	mvn.w	r2, #2
 80012ce:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	3b20      	subs	r3, #32
 80012d4:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80012d6:	68fb      	ldr	r3, [r7, #12]
}
 80012d8:	4618      	mov	r0, r3
 80012da:	3714      	adds	r7, #20
 80012dc:	46bd      	mov	sp, r7
 80012de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e2:	4770      	bx	lr
 80012e4:	080012e9 	.word	0x080012e9

080012e8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80012e8:	b480      	push	{r7}
 80012ea:	b085      	sub	sp, #20
 80012ec:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80012ee:	2300      	movs	r3, #0
 80012f0:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80012f2:	4b12      	ldr	r3, [pc, #72]	; (800133c <prvTaskExitError+0x54>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012fa:	d00a      	beq.n	8001312 <prvTaskExitError+0x2a>
        __asm volatile
 80012fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001300:	f383 8811 	msr	BASEPRI, r3
 8001304:	f3bf 8f6f 	isb	sy
 8001308:	f3bf 8f4f 	dsb	sy
 800130c:	60fb      	str	r3, [r7, #12]
    }
 800130e:	bf00      	nop
 8001310:	e7fe      	b.n	8001310 <prvTaskExitError+0x28>
        __asm volatile
 8001312:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001316:	f383 8811 	msr	BASEPRI, r3
 800131a:	f3bf 8f6f 	isb	sy
 800131e:	f3bf 8f4f 	dsb	sy
 8001322:	60bb      	str	r3, [r7, #8]
    }
 8001324:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8001326:	bf00      	nop
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d0fc      	beq.n	8001328 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800132e:	bf00      	nop
 8001330:	bf00      	nop
 8001332:	3714      	adds	r7, #20
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr
 800133c:	20000000 	.word	0x20000000

08001340 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8001340:	4b07      	ldr	r3, [pc, #28]	; (8001360 <pxCurrentTCBConst2>)
 8001342:	6819      	ldr	r1, [r3, #0]
 8001344:	6808      	ldr	r0, [r1, #0]
 8001346:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800134a:	f380 8809 	msr	PSP, r0
 800134e:	f3bf 8f6f 	isb	sy
 8001352:	f04f 0000 	mov.w	r0, #0
 8001356:	f380 8811 	msr	BASEPRI, r0
 800135a:	4770      	bx	lr
 800135c:	f3af 8000 	nop.w

08001360 <pxCurrentTCBConst2>:
 8001360:	200131fc 	.word	0x200131fc
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8001364:	bf00      	nop
 8001366:	bf00      	nop

08001368 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8001368:	4808      	ldr	r0, [pc, #32]	; (800138c <prvPortStartFirstTask+0x24>)
 800136a:	6800      	ldr	r0, [r0, #0]
 800136c:	6800      	ldr	r0, [r0, #0]
 800136e:	f380 8808 	msr	MSP, r0
 8001372:	f04f 0000 	mov.w	r0, #0
 8001376:	f380 8814 	msr	CONTROL, r0
 800137a:	b662      	cpsie	i
 800137c:	b661      	cpsie	f
 800137e:	f3bf 8f4f 	dsb	sy
 8001382:	f3bf 8f6f 	isb	sy
 8001386:	df00      	svc	0
 8001388:	bf00      	nop
 800138a:	0000      	.short	0x0000
 800138c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8001390:	bf00      	nop
 8001392:	bf00      	nop

08001394 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b086      	sub	sp, #24
 8001398:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800139a:	4b46      	ldr	r3, [pc, #280]	; (80014b4 <xPortStartScheduler+0x120>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	4a46      	ldr	r2, [pc, #280]	; (80014b8 <xPortStartScheduler+0x124>)
 80013a0:	4293      	cmp	r3, r2
 80013a2:	d10a      	bne.n	80013ba <xPortStartScheduler+0x26>
        __asm volatile
 80013a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013a8:	f383 8811 	msr	BASEPRI, r3
 80013ac:	f3bf 8f6f 	isb	sy
 80013b0:	f3bf 8f4f 	dsb	sy
 80013b4:	613b      	str	r3, [r7, #16]
    }
 80013b6:	bf00      	nop
 80013b8:	e7fe      	b.n	80013b8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80013ba:	4b3e      	ldr	r3, [pc, #248]	; (80014b4 <xPortStartScheduler+0x120>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4a3f      	ldr	r2, [pc, #252]	; (80014bc <xPortStartScheduler+0x128>)
 80013c0:	4293      	cmp	r3, r2
 80013c2:	d10a      	bne.n	80013da <xPortStartScheduler+0x46>
        __asm volatile
 80013c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013c8:	f383 8811 	msr	BASEPRI, r3
 80013cc:	f3bf 8f6f 	isb	sy
 80013d0:	f3bf 8f4f 	dsb	sy
 80013d4:	60fb      	str	r3, [r7, #12]
    }
 80013d6:	bf00      	nop
 80013d8:	e7fe      	b.n	80013d8 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80013da:	4b39      	ldr	r3, [pc, #228]	; (80014c0 <xPortStartScheduler+0x12c>)
 80013dc:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	b2db      	uxtb	r3, r3
 80013e4:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	22ff      	movs	r2, #255	; 0xff
 80013ea:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80013f4:	78fb      	ldrb	r3, [r7, #3]
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80013fc:	b2da      	uxtb	r2, r3
 80013fe:	4b31      	ldr	r3, [pc, #196]	; (80014c4 <xPortStartScheduler+0x130>)
 8001400:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8001402:	4b31      	ldr	r3, [pc, #196]	; (80014c8 <xPortStartScheduler+0x134>)
 8001404:	2207      	movs	r2, #7
 8001406:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001408:	e009      	b.n	800141e <xPortStartScheduler+0x8a>
        {
            ulMaxPRIGROUPValue--;
 800140a:	4b2f      	ldr	r3, [pc, #188]	; (80014c8 <xPortStartScheduler+0x134>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	3b01      	subs	r3, #1
 8001410:	4a2d      	ldr	r2, [pc, #180]	; (80014c8 <xPortStartScheduler+0x134>)
 8001412:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8001414:	78fb      	ldrb	r3, [r7, #3]
 8001416:	b2db      	uxtb	r3, r3
 8001418:	005b      	lsls	r3, r3, #1
 800141a:	b2db      	uxtb	r3, r3
 800141c:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800141e:	78fb      	ldrb	r3, [r7, #3]
 8001420:	b2db      	uxtb	r3, r3
 8001422:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001426:	2b80      	cmp	r3, #128	; 0x80
 8001428:	d0ef      	beq.n	800140a <xPortStartScheduler+0x76>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800142a:	4b27      	ldr	r3, [pc, #156]	; (80014c8 <xPortStartScheduler+0x134>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f1c3 0307 	rsb	r3, r3, #7
 8001432:	2b04      	cmp	r3, #4
 8001434:	d00a      	beq.n	800144c <xPortStartScheduler+0xb8>
        __asm volatile
 8001436:	f04f 0350 	mov.w	r3, #80	; 0x50
 800143a:	f383 8811 	msr	BASEPRI, r3
 800143e:	f3bf 8f6f 	isb	sy
 8001442:	f3bf 8f4f 	dsb	sy
 8001446:	60bb      	str	r3, [r7, #8]
    }
 8001448:	bf00      	nop
 800144a:	e7fe      	b.n	800144a <xPortStartScheduler+0xb6>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800144c:	4b1e      	ldr	r3, [pc, #120]	; (80014c8 <xPortStartScheduler+0x134>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	021b      	lsls	r3, r3, #8
 8001452:	4a1d      	ldr	r2, [pc, #116]	; (80014c8 <xPortStartScheduler+0x134>)
 8001454:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8001456:	4b1c      	ldr	r3, [pc, #112]	; (80014c8 <xPortStartScheduler+0x134>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800145e:	4a1a      	ldr	r2, [pc, #104]	; (80014c8 <xPortStartScheduler+0x134>)
 8001460:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	b2da      	uxtb	r2, r3
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800146a:	4b18      	ldr	r3, [pc, #96]	; (80014cc <xPortStartScheduler+0x138>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4a17      	ldr	r2, [pc, #92]	; (80014cc <xPortStartScheduler+0x138>)
 8001470:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001474:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8001476:	4b15      	ldr	r3, [pc, #84]	; (80014cc <xPortStartScheduler+0x138>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4a14      	ldr	r2, [pc, #80]	; (80014cc <xPortStartScheduler+0x138>)
 800147c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8001480:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8001482:	f000 f8db 	bl	800163c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8001486:	4b12      	ldr	r3, [pc, #72]	; (80014d0 <xPortStartScheduler+0x13c>)
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800148c:	f000 f8fa 	bl	8001684 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8001490:	4b10      	ldr	r3, [pc, #64]	; (80014d4 <xPortStartScheduler+0x140>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a0f      	ldr	r2, [pc, #60]	; (80014d4 <xPortStartScheduler+0x140>)
 8001496:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800149a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800149c:	f7ff ff64 	bl	8001368 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80014a0:	f001 fa2c 	bl	80028fc <vTaskSwitchContext>
    prvTaskExitError();
 80014a4:	f7ff ff20 	bl	80012e8 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80014a8:	2300      	movs	r3, #0
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	3718      	adds	r7, #24
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	e000ed00 	.word	0xe000ed00
 80014b8:	410fc271 	.word	0x410fc271
 80014bc:	410fc270 	.word	0x410fc270
 80014c0:	e000e400 	.word	0xe000e400
 80014c4:	20013113 	.word	0x20013113
 80014c8:	20013114 	.word	0x20013114
 80014cc:	e000ed20 	.word	0xe000ed20
 80014d0:	20000000 	.word	0x20000000
 80014d4:	e000ef34 	.word	0xe000ef34

080014d8 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
        __asm volatile
 80014de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80014e2:	f383 8811 	msr	BASEPRI, r3
 80014e6:	f3bf 8f6f 	isb	sy
 80014ea:	f3bf 8f4f 	dsb	sy
 80014ee:	607b      	str	r3, [r7, #4]
    }
 80014f0:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80014f2:	4b0f      	ldr	r3, [pc, #60]	; (8001530 <vPortEnterCritical+0x58>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	3301      	adds	r3, #1
 80014f8:	4a0d      	ldr	r2, [pc, #52]	; (8001530 <vPortEnterCritical+0x58>)
 80014fa:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80014fc:	4b0c      	ldr	r3, [pc, #48]	; (8001530 <vPortEnterCritical+0x58>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	2b01      	cmp	r3, #1
 8001502:	d10f      	bne.n	8001524 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8001504:	4b0b      	ldr	r3, [pc, #44]	; (8001534 <vPortEnterCritical+0x5c>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	b2db      	uxtb	r3, r3
 800150a:	2b00      	cmp	r3, #0
 800150c:	d00a      	beq.n	8001524 <vPortEnterCritical+0x4c>
        __asm volatile
 800150e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001512:	f383 8811 	msr	BASEPRI, r3
 8001516:	f3bf 8f6f 	isb	sy
 800151a:	f3bf 8f4f 	dsb	sy
 800151e:	603b      	str	r3, [r7, #0]
    }
 8001520:	bf00      	nop
 8001522:	e7fe      	b.n	8001522 <vPortEnterCritical+0x4a>
    }
}
 8001524:	bf00      	nop
 8001526:	370c      	adds	r7, #12
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr
 8001530:	20000000 	.word	0x20000000
 8001534:	e000ed04 	.word	0xe000ed04

08001538 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800153e:	4b12      	ldr	r3, [pc, #72]	; (8001588 <vPortExitCritical+0x50>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d10a      	bne.n	800155c <vPortExitCritical+0x24>
        __asm volatile
 8001546:	f04f 0350 	mov.w	r3, #80	; 0x50
 800154a:	f383 8811 	msr	BASEPRI, r3
 800154e:	f3bf 8f6f 	isb	sy
 8001552:	f3bf 8f4f 	dsb	sy
 8001556:	607b      	str	r3, [r7, #4]
    }
 8001558:	bf00      	nop
 800155a:	e7fe      	b.n	800155a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800155c:	4b0a      	ldr	r3, [pc, #40]	; (8001588 <vPortExitCritical+0x50>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	3b01      	subs	r3, #1
 8001562:	4a09      	ldr	r2, [pc, #36]	; (8001588 <vPortExitCritical+0x50>)
 8001564:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8001566:	4b08      	ldr	r3, [pc, #32]	; (8001588 <vPortExitCritical+0x50>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d105      	bne.n	800157a <vPortExitCritical+0x42>
 800156e:	2300      	movs	r3, #0
 8001570:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8001578:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800157a:	bf00      	nop
 800157c:	370c      	adds	r7, #12
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr
 8001586:	bf00      	nop
 8001588:	20000000 	.word	0x20000000
 800158c:	00000000 	.word	0x00000000

08001590 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8001590:	f3ef 8009 	mrs	r0, PSP
 8001594:	f3bf 8f6f 	isb	sy
 8001598:	4b15      	ldr	r3, [pc, #84]	; (80015f0 <pxCurrentTCBConst>)
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	f01e 0f10 	tst.w	lr, #16
 80015a0:	bf08      	it	eq
 80015a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80015a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80015aa:	6010      	str	r0, [r2, #0]
 80015ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80015b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80015b4:	f380 8811 	msr	BASEPRI, r0
 80015b8:	f3bf 8f4f 	dsb	sy
 80015bc:	f3bf 8f6f 	isb	sy
 80015c0:	f001 f99c 	bl	80028fc <vTaskSwitchContext>
 80015c4:	f04f 0000 	mov.w	r0, #0
 80015c8:	f380 8811 	msr	BASEPRI, r0
 80015cc:	bc09      	pop	{r0, r3}
 80015ce:	6819      	ldr	r1, [r3, #0]
 80015d0:	6808      	ldr	r0, [r1, #0]
 80015d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80015d6:	f01e 0f10 	tst.w	lr, #16
 80015da:	bf08      	it	eq
 80015dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80015e0:	f380 8809 	msr	PSP, r0
 80015e4:	f3bf 8f6f 	isb	sy
 80015e8:	4770      	bx	lr
 80015ea:	bf00      	nop
 80015ec:	f3af 8000 	nop.w

080015f0 <pxCurrentTCBConst>:
 80015f0:	200131fc 	.word	0x200131fc
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80015f4:	bf00      	nop
 80015f6:	bf00      	nop

080015f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
        __asm volatile
 80015fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001602:	f383 8811 	msr	BASEPRI, r3
 8001606:	f3bf 8f6f 	isb	sy
 800160a:	f3bf 8f4f 	dsb	sy
 800160e:	607b      	str	r3, [r7, #4]
    }
 8001610:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8001612:	f001 f85d 	bl	80026d0 <xTaskIncrementTick>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d003      	beq.n	8001624 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800161c:	4b06      	ldr	r3, [pc, #24]	; (8001638 <SysTick_Handler+0x40>)
 800161e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001622:	601a      	str	r2, [r3, #0]
 8001624:	2300      	movs	r3, #0
 8001626:	603b      	str	r3, [r7, #0]
        __asm volatile
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	f383 8811 	msr	BASEPRI, r3
    }
 800162e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8001630:	bf00      	nop
 8001632:	3708      	adds	r7, #8
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	e000ed04 	.word	0xe000ed04

0800163c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8001640:	4b0b      	ldr	r3, [pc, #44]	; (8001670 <vPortSetupTimerInterrupt+0x34>)
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8001646:	4b0b      	ldr	r3, [pc, #44]	; (8001674 <vPortSetupTimerInterrupt+0x38>)
 8001648:	2200      	movs	r2, #0
 800164a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800164c:	4b0a      	ldr	r3, [pc, #40]	; (8001678 <vPortSetupTimerInterrupt+0x3c>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a0a      	ldr	r2, [pc, #40]	; (800167c <vPortSetupTimerInterrupt+0x40>)
 8001652:	fba2 2303 	umull	r2, r3, r2, r3
 8001656:	099b      	lsrs	r3, r3, #6
 8001658:	4a09      	ldr	r2, [pc, #36]	; (8001680 <vPortSetupTimerInterrupt+0x44>)
 800165a:	3b01      	subs	r3, #1
 800165c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800165e:	4b04      	ldr	r3, [pc, #16]	; (8001670 <vPortSetupTimerInterrupt+0x34>)
 8001660:	2207      	movs	r2, #7
 8001662:	601a      	str	r2, [r3, #0]
}
 8001664:	bf00      	nop
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	e000e010 	.word	0xe000e010
 8001674:	e000e018 	.word	0xe000e018
 8001678:	20000004 	.word	0x20000004
 800167c:	10624dd3 	.word	0x10624dd3
 8001680:	e000e014 	.word	0xe000e014

08001684 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8001684:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8001694 <vPortEnableVFP+0x10>
 8001688:	6801      	ldr	r1, [r0, #0]
 800168a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800168e:	6001      	str	r1, [r0, #0]
 8001690:	4770      	bx	lr
 8001692:	0000      	.short	0x0000
 8001694:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8001698:	bf00      	nop
 800169a:	bf00      	nop

0800169c <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b086      	sub	sp, #24
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
 80016a4:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 80016a6:	2301      	movs	r3, #1
 80016a8:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d10a      	bne.n	80016ca <xQueueGenericReset+0x2e>
        __asm volatile
 80016b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80016b8:	f383 8811 	msr	BASEPRI, r3
 80016bc:	f3bf 8f6f 	isb	sy
 80016c0:	f3bf 8f4f 	dsb	sy
 80016c4:	60fb      	str	r3, [r7, #12]
    }
 80016c6:	bf00      	nop
 80016c8:	e7fe      	b.n	80016c8 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d05d      	beq.n	800178c <xQueueGenericReset+0xf0>
        ( pxQueue->uxLength >= 1U ) &&
 80016d0:	693b      	ldr	r3, [r7, #16]
 80016d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d059      	beq.n	800178c <xQueueGenericReset+0xf0>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016e0:	2100      	movs	r1, #0
 80016e2:	fba3 2302 	umull	r2, r3, r3, r2
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d000      	beq.n	80016ec <xQueueGenericReset+0x50>
 80016ea:	2101      	movs	r1, #1
 80016ec:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d14c      	bne.n	800178c <xQueueGenericReset+0xf0>
    {
        taskENTER_CRITICAL();
 80016f2:	f7ff fef1 	bl	80014d8 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80016f6:	693b      	ldr	r3, [r7, #16]
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	693b      	ldr	r3, [r7, #16]
 80016fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016fe:	6939      	ldr	r1, [r7, #16]
 8001700:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001702:	fb01 f303 	mul.w	r3, r1, r3
 8001706:	441a      	add	r2, r3
 8001708:	693b      	ldr	r3, [r7, #16]
 800170a:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800170c:	693b      	ldr	r3, [r7, #16]
 800170e:	2200      	movs	r2, #0
 8001710:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001722:	3b01      	subs	r3, #1
 8001724:	6939      	ldr	r1, [r7, #16]
 8001726:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001728:	fb01 f303 	mul.w	r3, r1, r3
 800172c:	441a      	add	r2, r3
 800172e:	693b      	ldr	r3, [r7, #16]
 8001730:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8001732:	693b      	ldr	r3, [r7, #16]
 8001734:	22ff      	movs	r2, #255	; 0xff
 8001736:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 800173a:	693b      	ldr	r3, [r7, #16]
 800173c:	22ff      	movs	r2, #255	; 0xff
 800173e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

            if( xNewQueue == pdFALSE )
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d114      	bne.n	8001772 <xQueueGenericReset+0xd6>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	691b      	ldr	r3, [r3, #16]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d01a      	beq.n	8001786 <xQueueGenericReset+0xea>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	3310      	adds	r3, #16
 8001754:	4618      	mov	r0, r3
 8001756:	f001 f997 	bl	8002a88 <xTaskRemoveFromEventList>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d012      	beq.n	8001786 <xQueueGenericReset+0xea>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8001760:	4b15      	ldr	r3, [pc, #84]	; (80017b8 <xQueueGenericReset+0x11c>)
 8001762:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001766:	601a      	str	r2, [r3, #0]
 8001768:	f3bf 8f4f 	dsb	sy
 800176c:	f3bf 8f6f 	isb	sy
 8001770:	e009      	b.n	8001786 <xQueueGenericReset+0xea>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	3310      	adds	r3, #16
 8001776:	4618      	mov	r0, r3
 8001778:	f7ff f9d2 	bl	8000b20 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	3324      	adds	r3, #36	; 0x24
 8001780:	4618      	mov	r0, r3
 8001782:	f7ff f9cd 	bl	8000b20 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8001786:	f7ff fed7 	bl	8001538 <vPortExitCritical>
 800178a:	e001      	b.n	8001790 <xQueueGenericReset+0xf4>
    }
    else
    {
        xReturn = pdFAIL;
 800178c:	2300      	movs	r3, #0
 800178e:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d10a      	bne.n	80017ac <xQueueGenericReset+0x110>
        __asm volatile
 8001796:	f04f 0350 	mov.w	r3, #80	; 0x50
 800179a:	f383 8811 	msr	BASEPRI, r3
 800179e:	f3bf 8f6f 	isb	sy
 80017a2:	f3bf 8f4f 	dsb	sy
 80017a6:	60bb      	str	r3, [r7, #8]
    }
 80017a8:	bf00      	nop
 80017aa:	e7fe      	b.n	80017aa <xQueueGenericReset+0x10e>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 80017ac:	697b      	ldr	r3, [r7, #20]
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	3718      	adds	r7, #24
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	e000ed04 	.word	0xe000ed04

080017bc <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80017bc:	b580      	push	{r7, lr}
 80017be:	b08a      	sub	sp, #40	; 0x28
 80017c0:	af02      	add	r7, sp, #8
 80017c2:	60f8      	str	r0, [r7, #12]
 80017c4:	60b9      	str	r1, [r7, #8]
 80017c6:	4613      	mov	r3, r2
 80017c8:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 80017ca:	2300      	movs	r3, #0
 80017cc:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d02e      	beq.n	8001832 <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80017d4:	2100      	movs	r1, #0
 80017d6:	68ba      	ldr	r2, [r7, #8]
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	fba3 2302 	umull	r2, r3, r3, r2
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d000      	beq.n	80017e4 <xQueueGenericCreate+0x28>
 80017e2:	2101      	movs	r1, #1
 80017e4:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d123      	bne.n	8001832 <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	68ba      	ldr	r2, [r7, #8]
 80017ee:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80017f2:	f113 0f51 	cmn.w	r3, #81	; 0x51
 80017f6:	d81c      	bhi.n	8001832 <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	68ba      	ldr	r2, [r7, #8]
 80017fc:	fb02 f303 	mul.w	r3, r2, r3
 8001800:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8001802:	69bb      	ldr	r3, [r7, #24]
 8001804:	3350      	adds	r3, #80	; 0x50
 8001806:	4618      	mov	r0, r3
 8001808:	f7fe ff48 	bl	800069c <pvPortMalloc>
 800180c:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d01c      	beq.n	800184e <xQueueGenericCreate+0x92>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8001814:	69fb      	ldr	r3, [r7, #28]
 8001816:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	3350      	adds	r3, #80	; 0x50
 800181c:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800181e:	79fa      	ldrb	r2, [r7, #7]
 8001820:	69fb      	ldr	r3, [r7, #28]
 8001822:	9300      	str	r3, [sp, #0]
 8001824:	4613      	mov	r3, r2
 8001826:	697a      	ldr	r2, [r7, #20]
 8001828:	68b9      	ldr	r1, [r7, #8]
 800182a:	68f8      	ldr	r0, [r7, #12]
 800182c:	f000 f814 	bl	8001858 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8001830:	e00d      	b.n	800184e <xQueueGenericCreate+0x92>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d10a      	bne.n	800184e <xQueueGenericCreate+0x92>
        __asm volatile
 8001838:	f04f 0350 	mov.w	r3, #80	; 0x50
 800183c:	f383 8811 	msr	BASEPRI, r3
 8001840:	f3bf 8f6f 	isb	sy
 8001844:	f3bf 8f4f 	dsb	sy
 8001848:	613b      	str	r3, [r7, #16]
    }
 800184a:	bf00      	nop
 800184c:	e7fe      	b.n	800184c <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 800184e:	69fb      	ldr	r3, [r7, #28]
    }
 8001850:	4618      	mov	r0, r3
 8001852:	3720      	adds	r7, #32
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}

08001858 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b084      	sub	sp, #16
 800185c:	af00      	add	r7, sp, #0
 800185e:	60f8      	str	r0, [r7, #12]
 8001860:	60b9      	str	r1, [r7, #8]
 8001862:	607a      	str	r2, [r7, #4]
 8001864:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8001866:	68bb      	ldr	r3, [r7, #8]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d103      	bne.n	8001874 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800186c:	69bb      	ldr	r3, [r7, #24]
 800186e:	69ba      	ldr	r2, [r7, #24]
 8001870:	601a      	str	r2, [r3, #0]
 8001872:	e002      	b.n	800187a <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001874:	69bb      	ldr	r3, [r7, #24]
 8001876:	687a      	ldr	r2, [r7, #4]
 8001878:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800187a:	69bb      	ldr	r3, [r7, #24]
 800187c:	68fa      	ldr	r2, [r7, #12]
 800187e:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8001880:	69bb      	ldr	r3, [r7, #24]
 8001882:	68ba      	ldr	r2, [r7, #8]
 8001884:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001886:	2101      	movs	r1, #1
 8001888:	69b8      	ldr	r0, [r7, #24]
 800188a:	f7ff ff07 	bl	800169c <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 800188e:	69bb      	ldr	r3, [r7, #24]
 8001890:	78fa      	ldrb	r2, [r7, #3]
 8001892:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8001896:	bf00      	nop
 8001898:	3710      	adds	r7, #16
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
	...

080018a0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b08c      	sub	sp, #48	; 0x30
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	60f8      	str	r0, [r7, #12]
 80018a8:	60b9      	str	r1, [r7, #8]
 80018aa:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80018ac:	2300      	movs	r3, #0
 80018ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80018b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d10a      	bne.n	80018d0 <xQueueReceive+0x30>
        __asm volatile
 80018ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018be:	f383 8811 	msr	BASEPRI, r3
 80018c2:	f3bf 8f6f 	isb	sy
 80018c6:	f3bf 8f4f 	dsb	sy
 80018ca:	623b      	str	r3, [r7, #32]
    }
 80018cc:	bf00      	nop
 80018ce:	e7fe      	b.n	80018ce <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80018d0:	68bb      	ldr	r3, [r7, #8]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d103      	bne.n	80018de <xQueueReceive+0x3e>
 80018d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d101      	bne.n	80018e2 <xQueueReceive+0x42>
 80018de:	2301      	movs	r3, #1
 80018e0:	e000      	b.n	80018e4 <xQueueReceive+0x44>
 80018e2:	2300      	movs	r3, #0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d10a      	bne.n	80018fe <xQueueReceive+0x5e>
        __asm volatile
 80018e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018ec:	f383 8811 	msr	BASEPRI, r3
 80018f0:	f3bf 8f6f 	isb	sy
 80018f4:	f3bf 8f4f 	dsb	sy
 80018f8:	61fb      	str	r3, [r7, #28]
    }
 80018fa:	bf00      	nop
 80018fc:	e7fe      	b.n	80018fc <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80018fe:	f001 fad3 	bl	8002ea8 <xTaskGetSchedulerState>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d102      	bne.n	800190e <xQueueReceive+0x6e>
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d101      	bne.n	8001912 <xQueueReceive+0x72>
 800190e:	2301      	movs	r3, #1
 8001910:	e000      	b.n	8001914 <xQueueReceive+0x74>
 8001912:	2300      	movs	r3, #0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d10a      	bne.n	800192e <xQueueReceive+0x8e>
        __asm volatile
 8001918:	f04f 0350 	mov.w	r3, #80	; 0x50
 800191c:	f383 8811 	msr	BASEPRI, r3
 8001920:	f3bf 8f6f 	isb	sy
 8001924:	f3bf 8f4f 	dsb	sy
 8001928:	61bb      	str	r3, [r7, #24]
    }
 800192a:	bf00      	nop
 800192c:	e7fe      	b.n	800192c <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800192e:	f7ff fdd3 	bl	80014d8 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001936:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800193a:	2b00      	cmp	r3, #0
 800193c:	d01f      	beq.n	800197e <xQueueReceive+0xde>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 800193e:	68b9      	ldr	r1, [r7, #8]
 8001940:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001942:	f000 f88d 	bl	8001a60 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001948:	1e5a      	subs	r2, r3, #1
 800194a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800194c:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800194e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001950:	691b      	ldr	r3, [r3, #16]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d00f      	beq.n	8001976 <xQueueReceive+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001958:	3310      	adds	r3, #16
 800195a:	4618      	mov	r0, r3
 800195c:	f001 f894 	bl	8002a88 <xTaskRemoveFromEventList>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d007      	beq.n	8001976 <xQueueReceive+0xd6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8001966:	4b3d      	ldr	r3, [pc, #244]	; (8001a5c <xQueueReceive+0x1bc>)
 8001968:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800196c:	601a      	str	r2, [r3, #0]
 800196e:	f3bf 8f4f 	dsb	sy
 8001972:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8001976:	f7ff fddf 	bl	8001538 <vPortExitCritical>
                return pdPASS;
 800197a:	2301      	movs	r3, #1
 800197c:	e069      	b.n	8001a52 <xQueueReceive+0x1b2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d103      	bne.n	800198c <xQueueReceive+0xec>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8001984:	f7ff fdd8 	bl	8001538 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8001988:	2300      	movs	r3, #0
 800198a:	e062      	b.n	8001a52 <xQueueReceive+0x1b2>
                }
                else if( xEntryTimeSet == pdFALSE )
 800198c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800198e:	2b00      	cmp	r3, #0
 8001990:	d106      	bne.n	80019a0 <xQueueReceive+0x100>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8001992:	f107 0310 	add.w	r3, r7, #16
 8001996:	4618      	mov	r0, r3
 8001998:	f001 f94c 	bl	8002c34 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800199c:	2301      	movs	r3, #1
 800199e:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80019a0:	f7ff fdca 	bl	8001538 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80019a4:	f000 fd7a 	bl	800249c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80019a8:	f7ff fd96 	bl	80014d8 <vPortEnterCritical>
 80019ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019ae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80019b2:	b25b      	sxtb	r3, r3
 80019b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019b8:	d103      	bne.n	80019c2 <xQueueReceive+0x122>
 80019ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019bc:	2200      	movs	r2, #0
 80019be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80019c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80019c8:	b25b      	sxtb	r3, r3
 80019ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019ce:	d103      	bne.n	80019d8 <xQueueReceive+0x138>
 80019d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019d2:	2200      	movs	r2, #0
 80019d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80019d8:	f7ff fdae 	bl	8001538 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80019dc:	1d3a      	adds	r2, r7, #4
 80019de:	f107 0310 	add.w	r3, r7, #16
 80019e2:	4611      	mov	r1, r2
 80019e4:	4618      	mov	r0, r3
 80019e6:	f001 f93b 	bl	8002c60 <xTaskCheckForTimeOut>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d123      	bne.n	8001a38 <xQueueReceive+0x198>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80019f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80019f2:	f000 f8ad 	bl	8001b50 <prvIsQueueEmpty>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d017      	beq.n	8001a2c <xQueueReceive+0x18c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80019fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019fe:	3324      	adds	r3, #36	; 0x24
 8001a00:	687a      	ldr	r2, [r7, #4]
 8001a02:	4611      	mov	r1, r2
 8001a04:	4618      	mov	r0, r3
 8001a06:	f000 ffd5 	bl	80029b4 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8001a0a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001a0c:	f000 f84e 	bl	8001aac <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8001a10:	f000 fd52 	bl	80024b8 <xTaskResumeAll>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d189      	bne.n	800192e <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 8001a1a:	4b10      	ldr	r3, [pc, #64]	; (8001a5c <xQueueReceive+0x1bc>)
 8001a1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a20:	601a      	str	r2, [r3, #0]
 8001a22:	f3bf 8f4f 	dsb	sy
 8001a26:	f3bf 8f6f 	isb	sy
 8001a2a:	e780      	b.n	800192e <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8001a2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001a2e:	f000 f83d 	bl	8001aac <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8001a32:	f000 fd41 	bl	80024b8 <xTaskResumeAll>
 8001a36:	e77a      	b.n	800192e <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8001a38:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001a3a:	f000 f837 	bl	8001aac <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001a3e:	f000 fd3b 	bl	80024b8 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001a42:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001a44:	f000 f884 	bl	8001b50 <prvIsQueueEmpty>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	f43f af6f 	beq.w	800192e <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8001a50:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	3730      	adds	r7, #48	; 0x30
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	e000ed04 	.word	0xe000ed04

08001a60 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
 8001a68:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d018      	beq.n	8001aa4 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	68da      	ldr	r2, [r3, #12]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a7a:	441a      	add	r2, r3
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	68da      	ldr	r2, [r3, #12]
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d303      	bcc.n	8001a94 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	68d9      	ldr	r1, [r3, #12]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	6838      	ldr	r0, [r7, #0]
 8001aa0:	f004 fb56 	bl	8006150 <memcpy>
    }
}
 8001aa4:	bf00      	nop
 8001aa6:	3708      	adds	r7, #8
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}

08001aac <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b084      	sub	sp, #16
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8001ab4:	f7ff fd10 	bl	80014d8 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001abe:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8001ac0:	e011      	b.n	8001ae6 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d012      	beq.n	8001af0 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	3324      	adds	r3, #36	; 0x24
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f000 ffda 	bl	8002a88 <xTaskRemoveFromEventList>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8001ada:	f001 f927 	bl	8002d2c <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8001ade:	7bfb      	ldrb	r3, [r7, #15]
 8001ae0:	3b01      	subs	r3, #1
 8001ae2:	b2db      	uxtb	r3, r3
 8001ae4:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8001ae6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	dce9      	bgt.n	8001ac2 <prvUnlockQueue+0x16>
 8001aee:	e000      	b.n	8001af2 <prvUnlockQueue+0x46>
                    break;
 8001af0:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	22ff      	movs	r2, #255	; 0xff
 8001af6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8001afa:	f7ff fd1d 	bl	8001538 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8001afe:	f7ff fceb 	bl	80014d8 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001b08:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8001b0a:	e011      	b.n	8001b30 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	691b      	ldr	r3, [r3, #16]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d012      	beq.n	8001b3a <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	3310      	adds	r3, #16
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f000 ffb5 	bl	8002a88 <xTaskRemoveFromEventList>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8001b24:	f001 f902 	bl	8002d2c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8001b28:	7bbb      	ldrb	r3, [r7, #14]
 8001b2a:	3b01      	subs	r3, #1
 8001b2c:	b2db      	uxtb	r3, r3
 8001b2e:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8001b30:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	dce9      	bgt.n	8001b0c <prvUnlockQueue+0x60>
 8001b38:	e000      	b.n	8001b3c <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8001b3a:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	22ff      	movs	r2, #255	; 0xff
 8001b40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8001b44:	f7ff fcf8 	bl	8001538 <vPortExitCritical>
}
 8001b48:	bf00      	nop
 8001b4a:	3710      	adds	r7, #16
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}

08001b50 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b084      	sub	sp, #16
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8001b58:	f7ff fcbe 	bl	80014d8 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d102      	bne.n	8001b6a <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8001b64:	2301      	movs	r3, #1
 8001b66:	60fb      	str	r3, [r7, #12]
 8001b68:	e001      	b.n	8001b6e <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8001b6e:	f7ff fce3 	bl	8001538 <vPortExitCritical>

    return xReturn;
 8001b72:	68fb      	ldr	r3, [r7, #12]
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	3710      	adds	r7, #16
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}

08001b7c <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8001b7c:	b480      	push	{r7}
 8001b7e:	b087      	sub	sp, #28
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
 8001b84:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8001b86:	2300      	movs	r3, #0
 8001b88:	613b      	str	r3, [r7, #16]

        configASSERT( xQueue );
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d10a      	bne.n	8001ba6 <vQueueAddToRegistry+0x2a>
        __asm volatile
 8001b90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b94:	f383 8811 	msr	BASEPRI, r3
 8001b98:	f3bf 8f6f 	isb	sy
 8001b9c:	f3bf 8f4f 	dsb	sy
 8001ba0:	60fb      	str	r3, [r7, #12]
    }
 8001ba2:	bf00      	nop
 8001ba4:	e7fe      	b.n	8001ba4 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d024      	beq.n	8001bf6 <vQueueAddToRegistry+0x7a>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001bac:	2300      	movs	r3, #0
 8001bae:	617b      	str	r3, [r7, #20]
 8001bb0:	e01e      	b.n	8001bf0 <vQueueAddToRegistry+0x74>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8001bb2:	4a18      	ldr	r2, [pc, #96]	; (8001c14 <vQueueAddToRegistry+0x98>)
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	00db      	lsls	r3, r3, #3
 8001bb8:	4413      	add	r3, r2
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	687a      	ldr	r2, [r7, #4]
 8001bbe:	429a      	cmp	r2, r3
 8001bc0:	d105      	bne.n	8001bce <vQueueAddToRegistry+0x52>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	00db      	lsls	r3, r3, #3
 8001bc6:	4a13      	ldr	r2, [pc, #76]	; (8001c14 <vQueueAddToRegistry+0x98>)
 8001bc8:	4413      	add	r3, r2
 8001bca:	613b      	str	r3, [r7, #16]
                    break;
 8001bcc:	e013      	b.n	8001bf6 <vQueueAddToRegistry+0x7a>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d10a      	bne.n	8001bea <vQueueAddToRegistry+0x6e>
 8001bd4:	4a0f      	ldr	r2, [pc, #60]	; (8001c14 <vQueueAddToRegistry+0x98>)
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d104      	bne.n	8001bea <vQueueAddToRegistry+0x6e>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8001be0:	697b      	ldr	r3, [r7, #20]
 8001be2:	00db      	lsls	r3, r3, #3
 8001be4:	4a0b      	ldr	r2, [pc, #44]	; (8001c14 <vQueueAddToRegistry+0x98>)
 8001be6:	4413      	add	r3, r2
 8001be8:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	3301      	adds	r3, #1
 8001bee:	617b      	str	r3, [r7, #20]
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	2b07      	cmp	r3, #7
 8001bf4:	d9dd      	bls.n	8001bb2 <vQueueAddToRegistry+0x36>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d005      	beq.n	8001c08 <vQueueAddToRegistry+0x8c>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	683a      	ldr	r2, [r7, #0]
 8001c00:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	687a      	ldr	r2, [r7, #4]
 8001c06:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 8001c08:	bf00      	nop
 8001c0a:	371c      	adds	r7, #28
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr
 8001c14:	20013118 	.word	0x20013118

08001c18 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b086      	sub	sp, #24
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	60f8      	str	r0, [r7, #12]
 8001c20:	60b9      	str	r1, [r7, #8]
 8001c22:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8001c28:	f7ff fc56 	bl	80014d8 <vPortEnterCritical>
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001c32:	b25b      	sxtb	r3, r3
 8001c34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c38:	d103      	bne.n	8001c42 <vQueueWaitForMessageRestricted+0x2a>
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001c42:	697b      	ldr	r3, [r7, #20]
 8001c44:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001c48:	b25b      	sxtb	r3, r3
 8001c4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c4e:	d103      	bne.n	8001c58 <vQueueWaitForMessageRestricted+0x40>
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	2200      	movs	r2, #0
 8001c54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001c58:	f7ff fc6e 	bl	8001538 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8001c5c:	697b      	ldr	r3, [r7, #20]
 8001c5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d106      	bne.n	8001c72 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	3324      	adds	r3, #36	; 0x24
 8001c68:	687a      	ldr	r2, [r7, #4]
 8001c6a:	68b9      	ldr	r1, [r7, #8]
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f000 fec5 	bl	80029fc <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8001c72:	6978      	ldr	r0, [r7, #20]
 8001c74:	f7ff ff1a 	bl	8001aac <prvUnlockQueue>
    }
 8001c78:	bf00      	nop
 8001c7a:	3718      	adds	r7, #24
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001c84:	4b17      	ldr	r3, [pc, #92]	; (8001ce4 <MX_SPI1_Init+0x64>)
 8001c86:	4a18      	ldr	r2, [pc, #96]	; (8001ce8 <MX_SPI1_Init+0x68>)
 8001c88:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c8a:	4b16      	ldr	r3, [pc, #88]	; (8001ce4 <MX_SPI1_Init+0x64>)
 8001c8c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001c90:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001c92:	4b14      	ldr	r3, [pc, #80]	; (8001ce4 <MX_SPI1_Init+0x64>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c98:	4b12      	ldr	r3, [pc, #72]	; (8001ce4 <MX_SPI1_Init+0x64>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c9e:	4b11      	ldr	r3, [pc, #68]	; (8001ce4 <MX_SPI1_Init+0x64>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ca4:	4b0f      	ldr	r3, [pc, #60]	; (8001ce4 <MX_SPI1_Init+0x64>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001caa:	4b0e      	ldr	r3, [pc, #56]	; (8001ce4 <MX_SPI1_Init+0x64>)
 8001cac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001cb0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001cb2:	4b0c      	ldr	r3, [pc, #48]	; (8001ce4 <MX_SPI1_Init+0x64>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001cb8:	4b0a      	ldr	r3, [pc, #40]	; (8001ce4 <MX_SPI1_Init+0x64>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001cbe:	4b09      	ldr	r3, [pc, #36]	; (8001ce4 <MX_SPI1_Init+0x64>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cc4:	4b07      	ldr	r3, [pc, #28]	; (8001ce4 <MX_SPI1_Init+0x64>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001cca:	4b06      	ldr	r3, [pc, #24]	; (8001ce4 <MX_SPI1_Init+0x64>)
 8001ccc:	220a      	movs	r2, #10
 8001cce:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001cd0:	4804      	ldr	r0, [pc, #16]	; (8001ce4 <MX_SPI1_Init+0x64>)
 8001cd2:	f002 fe64 	bl	800499e <HAL_SPI_Init>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d001      	beq.n	8001ce0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001cdc:	f7ff faca 	bl	8001274 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001ce0:	bf00      	nop
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	20013158 	.word	0x20013158
 8001ce8:	40013000 	.word	0x40013000

08001cec <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b08a      	sub	sp, #40	; 0x28
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf4:	f107 0314 	add.w	r3, r7, #20
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	601a      	str	r2, [r3, #0]
 8001cfc:	605a      	str	r2, [r3, #4]
 8001cfe:	609a      	str	r2, [r3, #8]
 8001d00:	60da      	str	r2, [r3, #12]
 8001d02:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a19      	ldr	r2, [pc, #100]	; (8001d70 <HAL_SPI_MspInit+0x84>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d12b      	bne.n	8001d66 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d0e:	2300      	movs	r3, #0
 8001d10:	613b      	str	r3, [r7, #16]
 8001d12:	4b18      	ldr	r3, [pc, #96]	; (8001d74 <HAL_SPI_MspInit+0x88>)
 8001d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d16:	4a17      	ldr	r2, [pc, #92]	; (8001d74 <HAL_SPI_MspInit+0x88>)
 8001d18:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001d1c:	6453      	str	r3, [r2, #68]	; 0x44
 8001d1e:	4b15      	ldr	r3, [pc, #84]	; (8001d74 <HAL_SPI_MspInit+0x88>)
 8001d20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d22:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d26:	613b      	str	r3, [r7, #16]
 8001d28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	60fb      	str	r3, [r7, #12]
 8001d2e:	4b11      	ldr	r3, [pc, #68]	; (8001d74 <HAL_SPI_MspInit+0x88>)
 8001d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d32:	4a10      	ldr	r2, [pc, #64]	; (8001d74 <HAL_SPI_MspInit+0x88>)
 8001d34:	f043 0301 	orr.w	r3, r3, #1
 8001d38:	6313      	str	r3, [r2, #48]	; 0x30
 8001d3a:	4b0e      	ldr	r3, [pc, #56]	; (8001d74 <HAL_SPI_MspInit+0x88>)
 8001d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3e:	f003 0301 	and.w	r3, r3, #1
 8001d42:	60fb      	str	r3, [r7, #12]
 8001d44:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001d46:	23e0      	movs	r3, #224	; 0xe0
 8001d48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d4a:	2302      	movs	r3, #2
 8001d4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d52:	2303      	movs	r3, #3
 8001d54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d56:	2305      	movs	r3, #5
 8001d58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d5a:	f107 0314 	add.w	r3, r7, #20
 8001d5e:	4619      	mov	r1, r3
 8001d60:	4805      	ldr	r0, [pc, #20]	; (8001d78 <HAL_SPI_MspInit+0x8c>)
 8001d62:	f001 fe7d 	bl	8003a60 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001d66:	bf00      	nop
 8001d68:	3728      	adds	r7, #40	; 0x28
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	40013000 	.word	0x40013000
 8001d74:	40023800 	.word	0x40023800
 8001d78:	40020000 	.word	0x40020000

08001d7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b083      	sub	sp, #12
 8001d80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d82:	2300      	movs	r3, #0
 8001d84:	607b      	str	r3, [r7, #4]
 8001d86:	4b10      	ldr	r3, [pc, #64]	; (8001dc8 <HAL_MspInit+0x4c>)
 8001d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d8a:	4a0f      	ldr	r2, [pc, #60]	; (8001dc8 <HAL_MspInit+0x4c>)
 8001d8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d90:	6453      	str	r3, [r2, #68]	; 0x44
 8001d92:	4b0d      	ldr	r3, [pc, #52]	; (8001dc8 <HAL_MspInit+0x4c>)
 8001d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d9a:	607b      	str	r3, [r7, #4]
 8001d9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d9e:	2300      	movs	r3, #0
 8001da0:	603b      	str	r3, [r7, #0]
 8001da2:	4b09      	ldr	r3, [pc, #36]	; (8001dc8 <HAL_MspInit+0x4c>)
 8001da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da6:	4a08      	ldr	r2, [pc, #32]	; (8001dc8 <HAL_MspInit+0x4c>)
 8001da8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dac:	6413      	str	r3, [r2, #64]	; 0x40
 8001dae:	4b06      	ldr	r3, [pc, #24]	; (8001dc8 <HAL_MspInit+0x4c>)
 8001db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001db6:	603b      	str	r3, [r7, #0]
 8001db8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dba:	bf00      	nop
 8001dbc:	370c      	adds	r7, #12
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	40023800 	.word	0x40023800

08001dcc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b08c      	sub	sp, #48	; 0x30
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001ddc:	2300      	movs	r3, #0
 8001dde:	60bb      	str	r3, [r7, #8]
 8001de0:	4b2f      	ldr	r3, [pc, #188]	; (8001ea0 <HAL_InitTick+0xd4>)
 8001de2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001de4:	4a2e      	ldr	r2, [pc, #184]	; (8001ea0 <HAL_InitTick+0xd4>)
 8001de6:	f043 0301 	orr.w	r3, r3, #1
 8001dea:	6453      	str	r3, [r2, #68]	; 0x44
 8001dec:	4b2c      	ldr	r3, [pc, #176]	; (8001ea0 <HAL_InitTick+0xd4>)
 8001dee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001df0:	f003 0301 	and.w	r3, r3, #1
 8001df4:	60bb      	str	r3, [r7, #8]
 8001df6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001df8:	f107 020c 	add.w	r2, r7, #12
 8001dfc:	f107 0310 	add.w	r3, r7, #16
 8001e00:	4611      	mov	r1, r2
 8001e02:	4618      	mov	r0, r3
 8001e04:	f002 fd7e 	bl	8004904 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001e08:	f002 fd68 	bl	80048dc <HAL_RCC_GetPCLK2Freq>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	005b      	lsls	r3, r3, #1
 8001e10:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e14:	4a23      	ldr	r2, [pc, #140]	; (8001ea4 <HAL_InitTick+0xd8>)
 8001e16:	fba2 2303 	umull	r2, r3, r2, r3
 8001e1a:	0c9b      	lsrs	r3, r3, #18
 8001e1c:	3b01      	subs	r3, #1
 8001e1e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001e20:	4b21      	ldr	r3, [pc, #132]	; (8001ea8 <HAL_InitTick+0xdc>)
 8001e22:	4a22      	ldr	r2, [pc, #136]	; (8001eac <HAL_InitTick+0xe0>)
 8001e24:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001e26:	4b20      	ldr	r3, [pc, #128]	; (8001ea8 <HAL_InitTick+0xdc>)
 8001e28:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001e2c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001e2e:	4a1e      	ldr	r2, [pc, #120]	; (8001ea8 <HAL_InitTick+0xdc>)
 8001e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e32:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001e34:	4b1c      	ldr	r3, [pc, #112]	; (8001ea8 <HAL_InitTick+0xdc>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e3a:	4b1b      	ldr	r3, [pc, #108]	; (8001ea8 <HAL_InitTick+0xdc>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e40:	4b19      	ldr	r3, [pc, #100]	; (8001ea8 <HAL_InitTick+0xdc>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001e46:	4818      	ldr	r0, [pc, #96]	; (8001ea8 <HAL_InitTick+0xdc>)
 8001e48:	f002 fe32 	bl	8004ab0 <HAL_TIM_Base_Init>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8001e52:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d11b      	bne.n	8001e92 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001e5a:	4813      	ldr	r0, [pc, #76]	; (8001ea8 <HAL_InitTick+0xdc>)
 8001e5c:	f002 fe82 	bl	8004b64 <HAL_TIM_Base_Start_IT>
 8001e60:	4603      	mov	r3, r0
 8001e62:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8001e66:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d111      	bne.n	8001e92 <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001e6e:	2019      	movs	r0, #25
 8001e70:	f001 fd56 	bl	8003920 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2b0f      	cmp	r3, #15
 8001e78:	d808      	bhi.n	8001e8c <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	6879      	ldr	r1, [r7, #4]
 8001e7e:	2019      	movs	r0, #25
 8001e80:	f001 fd32 	bl	80038e8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e84:	4a0a      	ldr	r2, [pc, #40]	; (8001eb0 <HAL_InitTick+0xe4>)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6013      	str	r3, [r2, #0]
 8001e8a:	e002      	b.n	8001e92 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001e92:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3730      	adds	r7, #48	; 0x30
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	40023800 	.word	0x40023800
 8001ea4:	431bde83 	.word	0x431bde83
 8001ea8:	200131b0 	.word	0x200131b0
 8001eac:	40010000 	.word	0x40010000
 8001eb0:	2000000c 	.word	0x2000000c

08001eb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8001eb8:	f002 fd56 	bl	8004968 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ebc:	e7fe      	b.n	8001ebc <NMI_Handler+0x8>

08001ebe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ebe:	b480      	push	{r7}
 8001ec0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ec2:	e7fe      	b.n	8001ec2 <HardFault_Handler+0x4>

08001ec4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ec8:	e7fe      	b.n	8001ec8 <MemManage_Handler+0x4>

08001eca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001eca:	b480      	push	{r7}
 8001ecc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ece:	e7fe      	b.n	8001ece <BusFault_Handler+0x4>

08001ed0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ed4:	e7fe      	b.n	8001ed4 <UsageFault_Handler+0x4>

08001ed6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ed6:	b480      	push	{r7}
 8001ed8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001eda:	bf00      	nop
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr

08001ee4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001ee8:	4802      	ldr	r0, [pc, #8]	; (8001ef4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001eea:	f002 feab 	bl	8004c44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001eee:	bf00      	nop
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	200131b0 	.word	0x200131b0

08001ef8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001efc:	4802      	ldr	r0, [pc, #8]	; (8001f08 <USART3_IRQHandler+0x10>)
 8001efe:	f003 f995 	bl	800522c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001f02:	bf00      	nop
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	20013380 	.word	0x20013380

08001f0c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  return 1;
 8001f10:	2301      	movs	r3, #1
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr

08001f1c <_kill>:

int _kill(int pid, int sig)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b082      	sub	sp, #8
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
 8001f24:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f26:	f004 f8e9 	bl	80060fc <__errno>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2216      	movs	r2, #22
 8001f2e:	601a      	str	r2, [r3, #0]
  return -1;
 8001f30:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	3708      	adds	r7, #8
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}

08001f3c <_exit>:

void _exit (int status)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f44:	f04f 31ff 	mov.w	r1, #4294967295
 8001f48:	6878      	ldr	r0, [r7, #4]
 8001f4a:	f7ff ffe7 	bl	8001f1c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f4e:	e7fe      	b.n	8001f4e <_exit+0x12>

08001f50 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b086      	sub	sp, #24
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	60f8      	str	r0, [r7, #12]
 8001f58:	60b9      	str	r1, [r7, #8]
 8001f5a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	617b      	str	r3, [r7, #20]
 8001f60:	e00a      	b.n	8001f78 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f62:	f3af 8000 	nop.w
 8001f66:	4601      	mov	r1, r0
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	1c5a      	adds	r2, r3, #1
 8001f6c:	60ba      	str	r2, [r7, #8]
 8001f6e:	b2ca      	uxtb	r2, r1
 8001f70:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	3301      	adds	r3, #1
 8001f76:	617b      	str	r3, [r7, #20]
 8001f78:	697a      	ldr	r2, [r7, #20]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	dbf0      	blt.n	8001f62 <_read+0x12>
  }

  return len;
 8001f80:	687b      	ldr	r3, [r7, #4]
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3718      	adds	r7, #24
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}

08001f8a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f8a:	b580      	push	{r7, lr}
 8001f8c:	b086      	sub	sp, #24
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	60f8      	str	r0, [r7, #12]
 8001f92:	60b9      	str	r1, [r7, #8]
 8001f94:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f96:	2300      	movs	r3, #0
 8001f98:	617b      	str	r3, [r7, #20]
 8001f9a:	e009      	b.n	8001fb0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	1c5a      	adds	r2, r3, #1
 8001fa0:	60ba      	str	r2, [r7, #8]
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	3301      	adds	r3, #1
 8001fae:	617b      	str	r3, [r7, #20]
 8001fb0:	697a      	ldr	r2, [r7, #20]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	dbf1      	blt.n	8001f9c <_write+0x12>
  }
  return len;
 8001fb8:	687b      	ldr	r3, [r7, #4]
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3718      	adds	r7, #24
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}

08001fc2 <_close>:

int _close(int file)
{
 8001fc2:	b480      	push	{r7}
 8001fc4:	b083      	sub	sp, #12
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001fca:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	370c      	adds	r7, #12
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr

08001fda <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001fda:	b480      	push	{r7}
 8001fdc:	b083      	sub	sp, #12
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
 8001fe2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001fea:	605a      	str	r2, [r3, #4]
  return 0;
 8001fec:	2300      	movs	r3, #0
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	370c      	adds	r7, #12
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr

08001ffa <_isatty>:

int _isatty(int file)
{
 8001ffa:	b480      	push	{r7}
 8001ffc:	b083      	sub	sp, #12
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002002:	2301      	movs	r3, #1
}
 8002004:	4618      	mov	r0, r3
 8002006:	370c      	adds	r7, #12
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr

08002010 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002010:	b480      	push	{r7}
 8002012:	b085      	sub	sp, #20
 8002014:	af00      	add	r7, sp, #0
 8002016:	60f8      	str	r0, [r7, #12]
 8002018:	60b9      	str	r1, [r7, #8]
 800201a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800201c:	2300      	movs	r3, #0
}
 800201e:	4618      	mov	r0, r3
 8002020:	3714      	adds	r7, #20
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr
	...

0800202c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b086      	sub	sp, #24
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002034:	4a14      	ldr	r2, [pc, #80]	; (8002088 <_sbrk+0x5c>)
 8002036:	4b15      	ldr	r3, [pc, #84]	; (800208c <_sbrk+0x60>)
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002040:	4b13      	ldr	r3, [pc, #76]	; (8002090 <_sbrk+0x64>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d102      	bne.n	800204e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002048:	4b11      	ldr	r3, [pc, #68]	; (8002090 <_sbrk+0x64>)
 800204a:	4a12      	ldr	r2, [pc, #72]	; (8002094 <_sbrk+0x68>)
 800204c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800204e:	4b10      	ldr	r3, [pc, #64]	; (8002090 <_sbrk+0x64>)
 8002050:	681a      	ldr	r2, [r3, #0]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4413      	add	r3, r2
 8002056:	693a      	ldr	r2, [r7, #16]
 8002058:	429a      	cmp	r2, r3
 800205a:	d207      	bcs.n	800206c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800205c:	f004 f84e 	bl	80060fc <__errno>
 8002060:	4603      	mov	r3, r0
 8002062:	220c      	movs	r2, #12
 8002064:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002066:	f04f 33ff 	mov.w	r3, #4294967295
 800206a:	e009      	b.n	8002080 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800206c:	4b08      	ldr	r3, [pc, #32]	; (8002090 <_sbrk+0x64>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002072:	4b07      	ldr	r3, [pc, #28]	; (8002090 <_sbrk+0x64>)
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	4413      	add	r3, r2
 800207a:	4a05      	ldr	r2, [pc, #20]	; (8002090 <_sbrk+0x64>)
 800207c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800207e:	68fb      	ldr	r3, [r7, #12]
}
 8002080:	4618      	mov	r0, r3
 8002082:	3718      	adds	r7, #24
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	20020000 	.word	0x20020000
 800208c:	00000400 	.word	0x00000400
 8002090:	200131f8 	.word	0x200131f8
 8002094:	200133d8 	.word	0x200133d8

08002098 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002098:	b480      	push	{r7}
 800209a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800209c:	4b06      	ldr	r3, [pc, #24]	; (80020b8 <SystemInit+0x20>)
 800209e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020a2:	4a05      	ldr	r2, [pc, #20]	; (80020b8 <SystemInit+0x20>)
 80020a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80020a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020ac:	bf00      	nop
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop
 80020b8:	e000ed00 	.word	0xe000ed00

080020bc <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80020bc:	b580      	push	{r7, lr}
 80020be:	b08c      	sub	sp, #48	; 0x30
 80020c0:	af04      	add	r7, sp, #16
 80020c2:	60f8      	str	r0, [r7, #12]
 80020c4:	60b9      	str	r1, [r7, #8]
 80020c6:	603b      	str	r3, [r7, #0]
 80020c8:	4613      	mov	r3, r2
 80020ca:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80020cc:	88fb      	ldrh	r3, [r7, #6]
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	4618      	mov	r0, r3
 80020d2:	f7fe fae3 	bl	800069c <pvPortMalloc>
 80020d6:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d013      	beq.n	8002106 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80020de:	2058      	movs	r0, #88	; 0x58
 80020e0:	f7fe fadc 	bl	800069c <pvPortMalloc>
 80020e4:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d008      	beq.n	80020fe <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80020ec:	2258      	movs	r2, #88	; 0x58
 80020ee:	2100      	movs	r1, #0
 80020f0:	69f8      	ldr	r0, [r7, #28]
 80020f2:	f004 f83b 	bl	800616c <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 80020f6:	69fb      	ldr	r3, [r7, #28]
 80020f8:	697a      	ldr	r2, [r7, #20]
 80020fa:	631a      	str	r2, [r3, #48]	; 0x30
 80020fc:	e005      	b.n	800210a <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 80020fe:	6978      	ldr	r0, [r7, #20]
 8002100:	f7fe fb86 	bl	8000810 <vPortFree>
 8002104:	e001      	b.n	800210a <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8002106:	2300      	movs	r3, #0
 8002108:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d013      	beq.n	8002138 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002110:	88fa      	ldrh	r2, [r7, #6]
 8002112:	2300      	movs	r3, #0
 8002114:	9303      	str	r3, [sp, #12]
 8002116:	69fb      	ldr	r3, [r7, #28]
 8002118:	9302      	str	r3, [sp, #8]
 800211a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800211c:	9301      	str	r3, [sp, #4]
 800211e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002120:	9300      	str	r3, [sp, #0]
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	68b9      	ldr	r1, [r7, #8]
 8002126:	68f8      	ldr	r0, [r7, #12]
 8002128:	f000 f80e 	bl	8002148 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800212c:	69f8      	ldr	r0, [r7, #28]
 800212e:	f000 f899 	bl	8002264 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002132:	2301      	movs	r3, #1
 8002134:	61bb      	str	r3, [r7, #24]
 8002136:	e002      	b.n	800213e <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002138:	f04f 33ff 	mov.w	r3, #4294967295
 800213c:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800213e:	69bb      	ldr	r3, [r7, #24]
    }
 8002140:	4618      	mov	r0, r3
 8002142:	3720      	adds	r7, #32
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}

08002148 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b088      	sub	sp, #32
 800214c:	af00      	add	r7, sp, #0
 800214e:	60f8      	str	r0, [r7, #12]
 8002150:	60b9      	str	r1, [r7, #8]
 8002152:	607a      	str	r2, [r7, #4]
 8002154:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002156:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002158:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	009b      	lsls	r3, r3, #2
 800215e:	461a      	mov	r2, r3
 8002160:	21a5      	movs	r1, #165	; 0xa5
 8002162:	f004 f803 	bl	800616c <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002168:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002170:	3b01      	subs	r3, #1
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	4413      	add	r3, r2
 8002176:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002178:	69bb      	ldr	r3, [r7, #24]
 800217a:	f023 0307 	bic.w	r3, r3, #7
 800217e:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002180:	69bb      	ldr	r3, [r7, #24]
 8002182:	f003 0307 	and.w	r3, r3, #7
 8002186:	2b00      	cmp	r3, #0
 8002188:	d00a      	beq.n	80021a0 <prvInitialiseNewTask+0x58>
        __asm volatile
 800218a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800218e:	f383 8811 	msr	BASEPRI, r3
 8002192:	f3bf 8f6f 	isb	sy
 8002196:	f3bf 8f4f 	dsb	sy
 800219a:	617b      	str	r3, [r7, #20]
    }
 800219c:	bf00      	nop
 800219e:	e7fe      	b.n	800219e <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d01e      	beq.n	80021e4 <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80021a6:	2300      	movs	r3, #0
 80021a8:	61fb      	str	r3, [r7, #28]
 80021aa:	e012      	b.n	80021d2 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80021ac:	68ba      	ldr	r2, [r7, #8]
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	4413      	add	r3, r2
 80021b2:	7819      	ldrb	r1, [r3, #0]
 80021b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	4413      	add	r3, r2
 80021ba:	3334      	adds	r3, #52	; 0x34
 80021bc:	460a      	mov	r2, r1
 80021be:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80021c0:	68ba      	ldr	r2, [r7, #8]
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	4413      	add	r3, r2
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d006      	beq.n	80021da <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80021cc:	69fb      	ldr	r3, [r7, #28]
 80021ce:	3301      	adds	r3, #1
 80021d0:	61fb      	str	r3, [r7, #28]
 80021d2:	69fb      	ldr	r3, [r7, #28]
 80021d4:	2b09      	cmp	r3, #9
 80021d6:	d9e9      	bls.n	80021ac <prvInitialiseNewTask+0x64>
 80021d8:	e000      	b.n	80021dc <prvInitialiseNewTask+0x94>
            {
                break;
 80021da:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80021dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021de:	2200      	movs	r2, #0
 80021e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 80021e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021e6:	2b04      	cmp	r3, #4
 80021e8:	d90a      	bls.n	8002200 <prvInitialiseNewTask+0xb8>
        __asm volatile
 80021ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021ee:	f383 8811 	msr	BASEPRI, r3
 80021f2:	f3bf 8f6f 	isb	sy
 80021f6:	f3bf 8f4f 	dsb	sy
 80021fa:	613b      	str	r3, [r7, #16]
    }
 80021fc:	bf00      	nop
 80021fe:	e7fe      	b.n	80021fe <prvInitialiseNewTask+0xb6>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002202:	2b04      	cmp	r3, #4
 8002204:	d901      	bls.n	800220a <prvInitialiseNewTask+0xc2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002206:	2304      	movs	r3, #4
 8002208:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800220a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800220c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800220e:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8002210:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002212:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002214:	649a      	str	r2, [r3, #72]	; 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002218:	3304      	adds	r3, #4
 800221a:	4618      	mov	r0, r3
 800221c:	f7fe fca0 	bl	8000b60 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002220:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002222:	3318      	adds	r3, #24
 8002224:	4618      	mov	r0, r3
 8002226:	f7fe fc9b 	bl	8000b60 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800222a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800222c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800222e:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002232:	f1c3 0205 	rsb	r2, r3, #5
 8002236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002238:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800223a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800223c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800223e:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002240:	683a      	ldr	r2, [r7, #0]
 8002242:	68f9      	ldr	r1, [r7, #12]
 8002244:	69b8      	ldr	r0, [r7, #24]
 8002246:	f7ff f81b 	bl	8001280 <pxPortInitialiseStack>
 800224a:	4602      	mov	r2, r0
 800224c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800224e:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8002250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002252:	2b00      	cmp	r3, #0
 8002254:	d002      	beq.n	800225c <prvInitialiseNewTask+0x114>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002256:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002258:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800225a:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800225c:	bf00      	nop
 800225e:	3720      	adds	r7, #32
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}

08002264 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b084      	sub	sp, #16
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 800226c:	f7ff f934 	bl	80014d8 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002270:	4b40      	ldr	r3, [pc, #256]	; (8002374 <prvAddNewTaskToReadyList+0x110>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	3301      	adds	r3, #1
 8002276:	4a3f      	ldr	r2, [pc, #252]	; (8002374 <prvAddNewTaskToReadyList+0x110>)
 8002278:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 800227a:	4b3f      	ldr	r3, [pc, #252]	; (8002378 <prvAddNewTaskToReadyList+0x114>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d109      	bne.n	8002296 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8002282:	4a3d      	ldr	r2, [pc, #244]	; (8002378 <prvAddNewTaskToReadyList+0x114>)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002288:	4b3a      	ldr	r3, [pc, #232]	; (8002374 <prvAddNewTaskToReadyList+0x110>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	2b01      	cmp	r3, #1
 800228e:	d110      	bne.n	80022b2 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002290:	f000 fd70 	bl	8002d74 <prvInitialiseTaskLists>
 8002294:	e00d      	b.n	80022b2 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8002296:	4b39      	ldr	r3, [pc, #228]	; (800237c <prvAddNewTaskToReadyList+0x118>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d109      	bne.n	80022b2 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800229e:	4b36      	ldr	r3, [pc, #216]	; (8002378 <prvAddNewTaskToReadyList+0x114>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d802      	bhi.n	80022b2 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80022ac:	4a32      	ldr	r2, [pc, #200]	; (8002378 <prvAddNewTaskToReadyList+0x114>)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80022b2:	4b33      	ldr	r3, [pc, #204]	; (8002380 <prvAddNewTaskToReadyList+0x11c>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	3301      	adds	r3, #1
 80022b8:	4a31      	ldr	r2, [pc, #196]	; (8002380 <prvAddNewTaskToReadyList+0x11c>)
 80022ba:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 80022bc:	4b30      	ldr	r3, [pc, #192]	; (8002380 <prvAddNewTaskToReadyList+0x11c>)
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	641a      	str	r2, [r3, #64]	; 0x40
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022c8:	2201      	movs	r2, #1
 80022ca:	409a      	lsls	r2, r3
 80022cc:	4b2d      	ldr	r3, [pc, #180]	; (8002384 <prvAddNewTaskToReadyList+0x120>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4313      	orrs	r3, r2
 80022d2:	4a2c      	ldr	r2, [pc, #176]	; (8002384 <prvAddNewTaskToReadyList+0x120>)
 80022d4:	6013      	str	r3, [r2, #0]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022da:	492b      	ldr	r1, [pc, #172]	; (8002388 <prvAddNewTaskToReadyList+0x124>)
 80022dc:	4613      	mov	r3, r2
 80022de:	009b      	lsls	r3, r3, #2
 80022e0:	4413      	add	r3, r2
 80022e2:	009b      	lsls	r3, r3, #2
 80022e4:	440b      	add	r3, r1
 80022e6:	3304      	adds	r3, #4
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	60fb      	str	r3, [r7, #12]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	68fa      	ldr	r2, [r7, #12]
 80022f0:	609a      	str	r2, [r3, #8]
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	689a      	ldr	r2, [r3, #8]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	60da      	str	r2, [r3, #12]
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	687a      	ldr	r2, [r7, #4]
 8002300:	3204      	adds	r2, #4
 8002302:	605a      	str	r2, [r3, #4]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	1d1a      	adds	r2, r3, #4
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	609a      	str	r2, [r3, #8]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002310:	4613      	mov	r3, r2
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	4413      	add	r3, r2
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	4a1b      	ldr	r2, [pc, #108]	; (8002388 <prvAddNewTaskToReadyList+0x124>)
 800231a:	441a      	add	r2, r3
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	615a      	str	r2, [r3, #20]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002324:	4918      	ldr	r1, [pc, #96]	; (8002388 <prvAddNewTaskToReadyList+0x124>)
 8002326:	4613      	mov	r3, r2
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	4413      	add	r3, r2
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	440b      	add	r3, r1
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	1c59      	adds	r1, r3, #1
 8002334:	4814      	ldr	r0, [pc, #80]	; (8002388 <prvAddNewTaskToReadyList+0x124>)
 8002336:	4613      	mov	r3, r2
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	4413      	add	r3, r2
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	4403      	add	r3, r0
 8002340:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8002342:	f7ff f8f9 	bl	8001538 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8002346:	4b0d      	ldr	r3, [pc, #52]	; (800237c <prvAddNewTaskToReadyList+0x118>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d00e      	beq.n	800236c <prvAddNewTaskToReadyList+0x108>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800234e:	4b0a      	ldr	r3, [pc, #40]	; (8002378 <prvAddNewTaskToReadyList+0x114>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002358:	429a      	cmp	r2, r3
 800235a:	d207      	bcs.n	800236c <prvAddNewTaskToReadyList+0x108>
        {
            taskYIELD_IF_USING_PREEMPTION();
 800235c:	4b0b      	ldr	r3, [pc, #44]	; (800238c <prvAddNewTaskToReadyList+0x128>)
 800235e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002362:	601a      	str	r2, [r3, #0]
 8002364:	f3bf 8f4f 	dsb	sy
 8002368:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800236c:	bf00      	nop
 800236e:	3710      	adds	r7, #16
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}
 8002374:	200132d4 	.word	0x200132d4
 8002378:	200131fc 	.word	0x200131fc
 800237c:	200132e0 	.word	0x200132e0
 8002380:	200132f0 	.word	0x200132f0
 8002384:	200132dc 	.word	0x200132dc
 8002388:	20013200 	.word	0x20013200
 800238c:	e000ed04 	.word	0xe000ed04

08002390 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8002390:	b580      	push	{r7, lr}
 8002392:	b084      	sub	sp, #16
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8002398:	2300      	movs	r3, #0
 800239a:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d017      	beq.n	80023d2 <vTaskDelay+0x42>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 80023a2:	4b13      	ldr	r3, [pc, #76]	; (80023f0 <vTaskDelay+0x60>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d00a      	beq.n	80023c0 <vTaskDelay+0x30>
        __asm volatile
 80023aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023ae:	f383 8811 	msr	BASEPRI, r3
 80023b2:	f3bf 8f6f 	isb	sy
 80023b6:	f3bf 8f4f 	dsb	sy
 80023ba:	60bb      	str	r3, [r7, #8]
    }
 80023bc:	bf00      	nop
 80023be:	e7fe      	b.n	80023be <vTaskDelay+0x2e>
            vTaskSuspendAll();
 80023c0:	f000 f86c 	bl	800249c <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80023c4:	2100      	movs	r1, #0
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	f000 fd8c 	bl	8002ee4 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 80023cc:	f000 f874 	bl	80024b8 <xTaskResumeAll>
 80023d0:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d107      	bne.n	80023e8 <vTaskDelay+0x58>
        {
            portYIELD_WITHIN_API();
 80023d8:	4b06      	ldr	r3, [pc, #24]	; (80023f4 <vTaskDelay+0x64>)
 80023da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80023de:	601a      	str	r2, [r3, #0]
 80023e0:	f3bf 8f4f 	dsb	sy
 80023e4:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80023e8:	bf00      	nop
 80023ea:	3710      	adds	r7, #16
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	200132fc 	.word	0x200132fc
 80023f4:	e000ed04 	.word	0xe000ed04

080023f8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b086      	sub	sp, #24
 80023fc:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 80023fe:	4b20      	ldr	r3, [pc, #128]	; (8002480 <vTaskStartScheduler+0x88>)
 8002400:	9301      	str	r3, [sp, #4]
 8002402:	2300      	movs	r3, #0
 8002404:	9300      	str	r3, [sp, #0]
 8002406:	2300      	movs	r3, #0
 8002408:	2282      	movs	r2, #130	; 0x82
 800240a:	491e      	ldr	r1, [pc, #120]	; (8002484 <vTaskStartScheduler+0x8c>)
 800240c:	481e      	ldr	r0, [pc, #120]	; (8002488 <vTaskStartScheduler+0x90>)
 800240e:	f7ff fe55 	bl	80020bc <xTaskCreate>
 8002412:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	2b01      	cmp	r3, #1
 8002418:	d102      	bne.n	8002420 <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 800241a:	f000 fde3 	bl	8002fe4 <xTimerCreateTimerTask>
 800241e:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2b01      	cmp	r3, #1
 8002424:	d116      	bne.n	8002454 <vTaskStartScheduler+0x5c>
        __asm volatile
 8002426:	f04f 0350 	mov.w	r3, #80	; 0x50
 800242a:	f383 8811 	msr	BASEPRI, r3
 800242e:	f3bf 8f6f 	isb	sy
 8002432:	f3bf 8f4f 	dsb	sy
 8002436:	60bb      	str	r3, [r7, #8]
    }
 8002438:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 800243a:	4b14      	ldr	r3, [pc, #80]	; (800248c <vTaskStartScheduler+0x94>)
 800243c:	f04f 32ff 	mov.w	r2, #4294967295
 8002440:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002442:	4b13      	ldr	r3, [pc, #76]	; (8002490 <vTaskStartScheduler+0x98>)
 8002444:	2201      	movs	r2, #1
 8002446:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002448:	4b12      	ldr	r3, [pc, #72]	; (8002494 <vTaskStartScheduler+0x9c>)
 800244a:	2200      	movs	r2, #0
 800244c:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 800244e:	f7fe ffa1 	bl	8001394 <xPortStartScheduler>
 8002452:	e00e      	b.n	8002472 <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	f1b3 3fff 	cmp.w	r3, #4294967295
 800245a:	d10a      	bne.n	8002472 <vTaskStartScheduler+0x7a>
        __asm volatile
 800245c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002460:	f383 8811 	msr	BASEPRI, r3
 8002464:	f3bf 8f6f 	isb	sy
 8002468:	f3bf 8f4f 	dsb	sy
 800246c:	607b      	str	r3, [r7, #4]
    }
 800246e:	bf00      	nop
 8002470:	e7fe      	b.n	8002470 <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8002472:	4b09      	ldr	r3, [pc, #36]	; (8002498 <vTaskStartScheduler+0xa0>)
 8002474:	681b      	ldr	r3, [r3, #0]
}
 8002476:	bf00      	nop
 8002478:	3710      	adds	r7, #16
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	200132f8 	.word	0x200132f8
 8002484:	08007808 	.word	0x08007808
 8002488:	08002d45 	.word	0x08002d45
 800248c:	200132f4 	.word	0x200132f4
 8002490:	200132e0 	.word	0x200132e0
 8002494:	200132d8 	.word	0x200132d8
 8002498:	20000008 	.word	0x20000008

0800249c <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80024a0:	4b04      	ldr	r3, [pc, #16]	; (80024b4 <vTaskSuspendAll+0x18>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	3301      	adds	r3, #1
 80024a6:	4a03      	ldr	r2, [pc, #12]	; (80024b4 <vTaskSuspendAll+0x18>)
 80024a8:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80024aa:	bf00      	nop
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr
 80024b4:	200132fc 	.word	0x200132fc

080024b8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b088      	sub	sp, #32
 80024bc:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80024be:	2300      	movs	r3, #0
 80024c0:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 80024c2:	2300      	movs	r3, #0
 80024c4:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80024c6:	4b71      	ldr	r3, [pc, #452]	; (800268c <xTaskResumeAll+0x1d4>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d10a      	bne.n	80024e4 <xTaskResumeAll+0x2c>
        __asm volatile
 80024ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024d2:	f383 8811 	msr	BASEPRI, r3
 80024d6:	f3bf 8f6f 	isb	sy
 80024da:	f3bf 8f4f 	dsb	sy
 80024de:	607b      	str	r3, [r7, #4]
    }
 80024e0:	bf00      	nop
 80024e2:	e7fe      	b.n	80024e2 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80024e4:	f7fe fff8 	bl	80014d8 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80024e8:	4b68      	ldr	r3, [pc, #416]	; (800268c <xTaskResumeAll+0x1d4>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	3b01      	subs	r3, #1
 80024ee:	4a67      	ldr	r2, [pc, #412]	; (800268c <xTaskResumeAll+0x1d4>)
 80024f0:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80024f2:	4b66      	ldr	r3, [pc, #408]	; (800268c <xTaskResumeAll+0x1d4>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	f040 80c0 	bne.w	800267c <xTaskResumeAll+0x1c4>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80024fc:	4b64      	ldr	r3, [pc, #400]	; (8002690 <xTaskResumeAll+0x1d8>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	2b00      	cmp	r3, #0
 8002502:	f000 80bb 	beq.w	800267c <xTaskResumeAll+0x1c4>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002506:	e08a      	b.n	800261e <xTaskResumeAll+0x166>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002508:	4b62      	ldr	r3, [pc, #392]	; (8002694 <xTaskResumeAll+0x1dc>)
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	68db      	ldr	r3, [r3, #12]
 800250e:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002514:	613b      	str	r3, [r7, #16]
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	69db      	ldr	r3, [r3, #28]
 800251a:	69fa      	ldr	r2, [r7, #28]
 800251c:	6a12      	ldr	r2, [r2, #32]
 800251e:	609a      	str	r2, [r3, #8]
 8002520:	69fb      	ldr	r3, [r7, #28]
 8002522:	6a1b      	ldr	r3, [r3, #32]
 8002524:	69fa      	ldr	r2, [r7, #28]
 8002526:	69d2      	ldr	r2, [r2, #28]
 8002528:	605a      	str	r2, [r3, #4]
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	685a      	ldr	r2, [r3, #4]
 800252e:	69fb      	ldr	r3, [r7, #28]
 8002530:	3318      	adds	r3, #24
 8002532:	429a      	cmp	r2, r3
 8002534:	d103      	bne.n	800253e <xTaskResumeAll+0x86>
 8002536:	69fb      	ldr	r3, [r7, #28]
 8002538:	6a1a      	ldr	r2, [r3, #32]
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	605a      	str	r2, [r3, #4]
 800253e:	69fb      	ldr	r3, [r7, #28]
 8002540:	2200      	movs	r2, #0
 8002542:	629a      	str	r2, [r3, #40]	; 0x28
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	1e5a      	subs	r2, r3, #1
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800254e:	69fb      	ldr	r3, [r7, #28]
 8002550:	695b      	ldr	r3, [r3, #20]
 8002552:	60fb      	str	r3, [r7, #12]
 8002554:	69fb      	ldr	r3, [r7, #28]
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	69fa      	ldr	r2, [r7, #28]
 800255a:	68d2      	ldr	r2, [r2, #12]
 800255c:	609a      	str	r2, [r3, #8]
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	68db      	ldr	r3, [r3, #12]
 8002562:	69fa      	ldr	r2, [r7, #28]
 8002564:	6892      	ldr	r2, [r2, #8]
 8002566:	605a      	str	r2, [r3, #4]
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	685a      	ldr	r2, [r3, #4]
 800256c:	69fb      	ldr	r3, [r7, #28]
 800256e:	3304      	adds	r3, #4
 8002570:	429a      	cmp	r2, r3
 8002572:	d103      	bne.n	800257c <xTaskResumeAll+0xc4>
 8002574:	69fb      	ldr	r3, [r7, #28]
 8002576:	68da      	ldr	r2, [r3, #12]
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	605a      	str	r2, [r3, #4]
 800257c:	69fb      	ldr	r3, [r7, #28]
 800257e:	2200      	movs	r2, #0
 8002580:	615a      	str	r2, [r3, #20]
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	1e5a      	subs	r2, r3, #1
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 800258c:	69fb      	ldr	r3, [r7, #28]
 800258e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002590:	2201      	movs	r2, #1
 8002592:	409a      	lsls	r2, r3
 8002594:	4b40      	ldr	r3, [pc, #256]	; (8002698 <xTaskResumeAll+0x1e0>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4313      	orrs	r3, r2
 800259a:	4a3f      	ldr	r2, [pc, #252]	; (8002698 <xTaskResumeAll+0x1e0>)
 800259c:	6013      	str	r3, [r2, #0]
 800259e:	69fb      	ldr	r3, [r7, #28]
 80025a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025a2:	493e      	ldr	r1, [pc, #248]	; (800269c <xTaskResumeAll+0x1e4>)
 80025a4:	4613      	mov	r3, r2
 80025a6:	009b      	lsls	r3, r3, #2
 80025a8:	4413      	add	r3, r2
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	440b      	add	r3, r1
 80025ae:	3304      	adds	r3, #4
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	60bb      	str	r3, [r7, #8]
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	68ba      	ldr	r2, [r7, #8]
 80025b8:	609a      	str	r2, [r3, #8]
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	689a      	ldr	r2, [r3, #8]
 80025be:	69fb      	ldr	r3, [r7, #28]
 80025c0:	60da      	str	r2, [r3, #12]
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	69fa      	ldr	r2, [r7, #28]
 80025c8:	3204      	adds	r2, #4
 80025ca:	605a      	str	r2, [r3, #4]
 80025cc:	69fb      	ldr	r3, [r7, #28]
 80025ce:	1d1a      	adds	r2, r3, #4
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	609a      	str	r2, [r3, #8]
 80025d4:	69fb      	ldr	r3, [r7, #28]
 80025d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025d8:	4613      	mov	r3, r2
 80025da:	009b      	lsls	r3, r3, #2
 80025dc:	4413      	add	r3, r2
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	4a2e      	ldr	r2, [pc, #184]	; (800269c <xTaskResumeAll+0x1e4>)
 80025e2:	441a      	add	r2, r3
 80025e4:	69fb      	ldr	r3, [r7, #28]
 80025e6:	615a      	str	r2, [r3, #20]
 80025e8:	69fb      	ldr	r3, [r7, #28]
 80025ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025ec:	492b      	ldr	r1, [pc, #172]	; (800269c <xTaskResumeAll+0x1e4>)
 80025ee:	4613      	mov	r3, r2
 80025f0:	009b      	lsls	r3, r3, #2
 80025f2:	4413      	add	r3, r2
 80025f4:	009b      	lsls	r3, r3, #2
 80025f6:	440b      	add	r3, r1
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	1c59      	adds	r1, r3, #1
 80025fc:	4827      	ldr	r0, [pc, #156]	; (800269c <xTaskResumeAll+0x1e4>)
 80025fe:	4613      	mov	r3, r2
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	4413      	add	r3, r2
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	4403      	add	r3, r0
 8002608:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800260e:	4b24      	ldr	r3, [pc, #144]	; (80026a0 <xTaskResumeAll+0x1e8>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002614:	429a      	cmp	r2, r3
 8002616:	d302      	bcc.n	800261e <xTaskResumeAll+0x166>
                    {
                        xYieldPending = pdTRUE;
 8002618:	4b22      	ldr	r3, [pc, #136]	; (80026a4 <xTaskResumeAll+0x1ec>)
 800261a:	2201      	movs	r2, #1
 800261c:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800261e:	4b1d      	ldr	r3, [pc, #116]	; (8002694 <xTaskResumeAll+0x1dc>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	2b00      	cmp	r3, #0
 8002624:	f47f af70 	bne.w	8002508 <xTaskResumeAll+0x50>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002628:	69fb      	ldr	r3, [r7, #28]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d001      	beq.n	8002632 <xTaskResumeAll+0x17a>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 800262e:	f000 fc1f 	bl	8002e70 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002632:	4b1d      	ldr	r3, [pc, #116]	; (80026a8 <xTaskResumeAll+0x1f0>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d010      	beq.n	8002660 <xTaskResumeAll+0x1a8>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 800263e:	f000 f847 	bl	80026d0 <xTaskIncrementTick>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d002      	beq.n	800264e <xTaskResumeAll+0x196>
                            {
                                xYieldPending = pdTRUE;
 8002648:	4b16      	ldr	r3, [pc, #88]	; (80026a4 <xTaskResumeAll+0x1ec>)
 800264a:	2201      	movs	r2, #1
 800264c:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	3b01      	subs	r3, #1
 8002652:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d1f1      	bne.n	800263e <xTaskResumeAll+0x186>

                        xPendedTicks = 0;
 800265a:	4b13      	ldr	r3, [pc, #76]	; (80026a8 <xTaskResumeAll+0x1f0>)
 800265c:	2200      	movs	r2, #0
 800265e:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002660:	4b10      	ldr	r3, [pc, #64]	; (80026a4 <xTaskResumeAll+0x1ec>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d009      	beq.n	800267c <xTaskResumeAll+0x1c4>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8002668:	2301      	movs	r3, #1
 800266a:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 800266c:	4b0f      	ldr	r3, [pc, #60]	; (80026ac <xTaskResumeAll+0x1f4>)
 800266e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002672:	601a      	str	r2, [r3, #0]
 8002674:	f3bf 8f4f 	dsb	sy
 8002678:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 800267c:	f7fe ff5c 	bl	8001538 <vPortExitCritical>

    return xAlreadyYielded;
 8002680:	69bb      	ldr	r3, [r7, #24]
}
 8002682:	4618      	mov	r0, r3
 8002684:	3720      	adds	r7, #32
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	200132fc 	.word	0x200132fc
 8002690:	200132d4 	.word	0x200132d4
 8002694:	20013294 	.word	0x20013294
 8002698:	200132dc 	.word	0x200132dc
 800269c:	20013200 	.word	0x20013200
 80026a0:	200131fc 	.word	0x200131fc
 80026a4:	200132e8 	.word	0x200132e8
 80026a8:	200132e4 	.word	0x200132e4
 80026ac:	e000ed04 	.word	0xe000ed04

080026b0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80026b6:	4b05      	ldr	r3, [pc, #20]	; (80026cc <xTaskGetTickCount+0x1c>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 80026bc:	687b      	ldr	r3, [r7, #4]
}
 80026be:	4618      	mov	r0, r3
 80026c0:	370c      	adds	r7, #12
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop
 80026cc:	200132d8 	.word	0x200132d8

080026d0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b08a      	sub	sp, #40	; 0x28
 80026d4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80026d6:	2300      	movs	r3, #0
 80026d8:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80026da:	4b7d      	ldr	r3, [pc, #500]	; (80028d0 <xTaskIncrementTick+0x200>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	f040 80ec 	bne.w	80028bc <xTaskIncrementTick+0x1ec>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80026e4:	4b7b      	ldr	r3, [pc, #492]	; (80028d4 <xTaskIncrementTick+0x204>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	3301      	adds	r3, #1
 80026ea:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80026ec:	4a79      	ldr	r2, [pc, #484]	; (80028d4 <xTaskIncrementTick+0x204>)
 80026ee:	6a3b      	ldr	r3, [r7, #32]
 80026f0:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80026f2:	6a3b      	ldr	r3, [r7, #32]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d120      	bne.n	800273a <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 80026f8:	4b77      	ldr	r3, [pc, #476]	; (80028d8 <xTaskIncrementTick+0x208>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d00a      	beq.n	8002718 <xTaskIncrementTick+0x48>
        __asm volatile
 8002702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002706:	f383 8811 	msr	BASEPRI, r3
 800270a:	f3bf 8f6f 	isb	sy
 800270e:	f3bf 8f4f 	dsb	sy
 8002712:	607b      	str	r3, [r7, #4]
    }
 8002714:	bf00      	nop
 8002716:	e7fe      	b.n	8002716 <xTaskIncrementTick+0x46>
 8002718:	4b6f      	ldr	r3, [pc, #444]	; (80028d8 <xTaskIncrementTick+0x208>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	61fb      	str	r3, [r7, #28]
 800271e:	4b6f      	ldr	r3, [pc, #444]	; (80028dc <xTaskIncrementTick+0x20c>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a6d      	ldr	r2, [pc, #436]	; (80028d8 <xTaskIncrementTick+0x208>)
 8002724:	6013      	str	r3, [r2, #0]
 8002726:	4a6d      	ldr	r2, [pc, #436]	; (80028dc <xTaskIncrementTick+0x20c>)
 8002728:	69fb      	ldr	r3, [r7, #28]
 800272a:	6013      	str	r3, [r2, #0]
 800272c:	4b6c      	ldr	r3, [pc, #432]	; (80028e0 <xTaskIncrementTick+0x210>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	3301      	adds	r3, #1
 8002732:	4a6b      	ldr	r2, [pc, #428]	; (80028e0 <xTaskIncrementTick+0x210>)
 8002734:	6013      	str	r3, [r2, #0]
 8002736:	f000 fb9b 	bl	8002e70 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800273a:	4b6a      	ldr	r3, [pc, #424]	; (80028e4 <xTaskIncrementTick+0x214>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	6a3a      	ldr	r2, [r7, #32]
 8002740:	429a      	cmp	r2, r3
 8002742:	f0c0 80a6 	bcc.w	8002892 <xTaskIncrementTick+0x1c2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002746:	4b64      	ldr	r3, [pc, #400]	; (80028d8 <xTaskIncrementTick+0x208>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d104      	bne.n	800275a <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002750:	4b64      	ldr	r3, [pc, #400]	; (80028e4 <xTaskIncrementTick+0x214>)
 8002752:	f04f 32ff 	mov.w	r2, #4294967295
 8002756:	601a      	str	r2, [r3, #0]
                    break;
 8002758:	e09b      	b.n	8002892 <xTaskIncrementTick+0x1c2>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800275a:	4b5f      	ldr	r3, [pc, #380]	; (80028d8 <xTaskIncrementTick+0x208>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	68db      	ldr	r3, [r3, #12]
 8002762:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002764:	69bb      	ldr	r3, [r7, #24]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 800276a:	6a3a      	ldr	r2, [r7, #32]
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	429a      	cmp	r2, r3
 8002770:	d203      	bcs.n	800277a <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002772:	4a5c      	ldr	r2, [pc, #368]	; (80028e4 <xTaskIncrementTick+0x214>)
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8002778:	e08b      	b.n	8002892 <xTaskIncrementTick+0x1c2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800277a:	69bb      	ldr	r3, [r7, #24]
 800277c:	695b      	ldr	r3, [r3, #20]
 800277e:	613b      	str	r3, [r7, #16]
 8002780:	69bb      	ldr	r3, [r7, #24]
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	69ba      	ldr	r2, [r7, #24]
 8002786:	68d2      	ldr	r2, [r2, #12]
 8002788:	609a      	str	r2, [r3, #8]
 800278a:	69bb      	ldr	r3, [r7, #24]
 800278c:	68db      	ldr	r3, [r3, #12]
 800278e:	69ba      	ldr	r2, [r7, #24]
 8002790:	6892      	ldr	r2, [r2, #8]
 8002792:	605a      	str	r2, [r3, #4]
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	685a      	ldr	r2, [r3, #4]
 8002798:	69bb      	ldr	r3, [r7, #24]
 800279a:	3304      	adds	r3, #4
 800279c:	429a      	cmp	r2, r3
 800279e:	d103      	bne.n	80027a8 <xTaskIncrementTick+0xd8>
 80027a0:	69bb      	ldr	r3, [r7, #24]
 80027a2:	68da      	ldr	r2, [r3, #12]
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	605a      	str	r2, [r3, #4]
 80027a8:	69bb      	ldr	r3, [r7, #24]
 80027aa:	2200      	movs	r2, #0
 80027ac:	615a      	str	r2, [r3, #20]
 80027ae:	693b      	ldr	r3, [r7, #16]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	1e5a      	subs	r2, r3, #1
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80027b8:	69bb      	ldr	r3, [r7, #24]
 80027ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d01e      	beq.n	80027fe <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80027c0:	69bb      	ldr	r3, [r7, #24]
 80027c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027c4:	60fb      	str	r3, [r7, #12]
 80027c6:	69bb      	ldr	r3, [r7, #24]
 80027c8:	69db      	ldr	r3, [r3, #28]
 80027ca:	69ba      	ldr	r2, [r7, #24]
 80027cc:	6a12      	ldr	r2, [r2, #32]
 80027ce:	609a      	str	r2, [r3, #8]
 80027d0:	69bb      	ldr	r3, [r7, #24]
 80027d2:	6a1b      	ldr	r3, [r3, #32]
 80027d4:	69ba      	ldr	r2, [r7, #24]
 80027d6:	69d2      	ldr	r2, [r2, #28]
 80027d8:	605a      	str	r2, [r3, #4]
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	685a      	ldr	r2, [r3, #4]
 80027de:	69bb      	ldr	r3, [r7, #24]
 80027e0:	3318      	adds	r3, #24
 80027e2:	429a      	cmp	r2, r3
 80027e4:	d103      	bne.n	80027ee <xTaskIncrementTick+0x11e>
 80027e6:	69bb      	ldr	r3, [r7, #24]
 80027e8:	6a1a      	ldr	r2, [r3, #32]
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	605a      	str	r2, [r3, #4]
 80027ee:	69bb      	ldr	r3, [r7, #24]
 80027f0:	2200      	movs	r2, #0
 80027f2:	629a      	str	r2, [r3, #40]	; 0x28
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	1e5a      	subs	r2, r3, #1
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80027fe:	69bb      	ldr	r3, [r7, #24]
 8002800:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002802:	2201      	movs	r2, #1
 8002804:	409a      	lsls	r2, r3
 8002806:	4b38      	ldr	r3, [pc, #224]	; (80028e8 <xTaskIncrementTick+0x218>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4313      	orrs	r3, r2
 800280c:	4a36      	ldr	r2, [pc, #216]	; (80028e8 <xTaskIncrementTick+0x218>)
 800280e:	6013      	str	r3, [r2, #0]
 8002810:	69bb      	ldr	r3, [r7, #24]
 8002812:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002814:	4935      	ldr	r1, [pc, #212]	; (80028ec <xTaskIncrementTick+0x21c>)
 8002816:	4613      	mov	r3, r2
 8002818:	009b      	lsls	r3, r3, #2
 800281a:	4413      	add	r3, r2
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	440b      	add	r3, r1
 8002820:	3304      	adds	r3, #4
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	60bb      	str	r3, [r7, #8]
 8002826:	69bb      	ldr	r3, [r7, #24]
 8002828:	68ba      	ldr	r2, [r7, #8]
 800282a:	609a      	str	r2, [r3, #8]
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	689a      	ldr	r2, [r3, #8]
 8002830:	69bb      	ldr	r3, [r7, #24]
 8002832:	60da      	str	r2, [r3, #12]
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	69ba      	ldr	r2, [r7, #24]
 800283a:	3204      	adds	r2, #4
 800283c:	605a      	str	r2, [r3, #4]
 800283e:	69bb      	ldr	r3, [r7, #24]
 8002840:	1d1a      	adds	r2, r3, #4
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	609a      	str	r2, [r3, #8]
 8002846:	69bb      	ldr	r3, [r7, #24]
 8002848:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800284a:	4613      	mov	r3, r2
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	4413      	add	r3, r2
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	4a26      	ldr	r2, [pc, #152]	; (80028ec <xTaskIncrementTick+0x21c>)
 8002854:	441a      	add	r2, r3
 8002856:	69bb      	ldr	r3, [r7, #24]
 8002858:	615a      	str	r2, [r3, #20]
 800285a:	69bb      	ldr	r3, [r7, #24]
 800285c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800285e:	4923      	ldr	r1, [pc, #140]	; (80028ec <xTaskIncrementTick+0x21c>)
 8002860:	4613      	mov	r3, r2
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	4413      	add	r3, r2
 8002866:	009b      	lsls	r3, r3, #2
 8002868:	440b      	add	r3, r1
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	1c59      	adds	r1, r3, #1
 800286e:	481f      	ldr	r0, [pc, #124]	; (80028ec <xTaskIncrementTick+0x21c>)
 8002870:	4613      	mov	r3, r2
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	4413      	add	r3, r2
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	4403      	add	r3, r0
 800287a:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002880:	4b1b      	ldr	r3, [pc, #108]	; (80028f0 <xTaskIncrementTick+0x220>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002886:	429a      	cmp	r2, r3
 8002888:	f67f af5d 	bls.w	8002746 <xTaskIncrementTick+0x76>
                        {
                            xSwitchRequired = pdTRUE;
 800288c:	2301      	movs	r3, #1
 800288e:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002890:	e759      	b.n	8002746 <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002892:	4b17      	ldr	r3, [pc, #92]	; (80028f0 <xTaskIncrementTick+0x220>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002898:	4914      	ldr	r1, [pc, #80]	; (80028ec <xTaskIncrementTick+0x21c>)
 800289a:	4613      	mov	r3, r2
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	4413      	add	r3, r2
 80028a0:	009b      	lsls	r3, r3, #2
 80028a2:	440b      	add	r3, r1
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d901      	bls.n	80028ae <xTaskIncrementTick+0x1de>
            {
                xSwitchRequired = pdTRUE;
 80028aa:	2301      	movs	r3, #1
 80028ac:	627b      	str	r3, [r7, #36]	; 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 80028ae:	4b11      	ldr	r3, [pc, #68]	; (80028f4 <xTaskIncrementTick+0x224>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d007      	beq.n	80028c6 <xTaskIncrementTick+0x1f6>
            {
                xSwitchRequired = pdTRUE;
 80028b6:	2301      	movs	r3, #1
 80028b8:	627b      	str	r3, [r7, #36]	; 0x24
 80028ba:	e004      	b.n	80028c6 <xTaskIncrementTick+0x1f6>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80028bc:	4b0e      	ldr	r3, [pc, #56]	; (80028f8 <xTaskIncrementTick+0x228>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	3301      	adds	r3, #1
 80028c2:	4a0d      	ldr	r2, [pc, #52]	; (80028f8 <xTaskIncrementTick+0x228>)
 80028c4:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 80028c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	3728      	adds	r7, #40	; 0x28
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}
 80028d0:	200132fc 	.word	0x200132fc
 80028d4:	200132d8 	.word	0x200132d8
 80028d8:	2001328c 	.word	0x2001328c
 80028dc:	20013290 	.word	0x20013290
 80028e0:	200132ec 	.word	0x200132ec
 80028e4:	200132f4 	.word	0x200132f4
 80028e8:	200132dc 	.word	0x200132dc
 80028ec:	20013200 	.word	0x20013200
 80028f0:	200131fc 	.word	0x200131fc
 80028f4:	200132e8 	.word	0x200132e8
 80028f8:	200132e4 	.word	0x200132e4

080028fc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80028fc:	b480      	push	{r7}
 80028fe:	b087      	sub	sp, #28
 8002900:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002902:	4b27      	ldr	r3, [pc, #156]	; (80029a0 <vTaskSwitchContext+0xa4>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d003      	beq.n	8002912 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800290a:	4b26      	ldr	r3, [pc, #152]	; (80029a4 <vTaskSwitchContext+0xa8>)
 800290c:	2201      	movs	r2, #1
 800290e:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8002910:	e03f      	b.n	8002992 <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 8002912:	4b24      	ldr	r3, [pc, #144]	; (80029a4 <vTaskSwitchContext+0xa8>)
 8002914:	2200      	movs	r2, #0
 8002916:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002918:	4b23      	ldr	r3, [pc, #140]	; (80029a8 <vTaskSwitchContext+0xac>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	fab3 f383 	clz	r3, r3
 8002924:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8002926:	7afb      	ldrb	r3, [r7, #11]
 8002928:	f1c3 031f 	rsb	r3, r3, #31
 800292c:	617b      	str	r3, [r7, #20]
 800292e:	491f      	ldr	r1, [pc, #124]	; (80029ac <vTaskSwitchContext+0xb0>)
 8002930:	697a      	ldr	r2, [r7, #20]
 8002932:	4613      	mov	r3, r2
 8002934:	009b      	lsls	r3, r3, #2
 8002936:	4413      	add	r3, r2
 8002938:	009b      	lsls	r3, r3, #2
 800293a:	440b      	add	r3, r1
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d10a      	bne.n	8002958 <vTaskSwitchContext+0x5c>
        __asm volatile
 8002942:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002946:	f383 8811 	msr	BASEPRI, r3
 800294a:	f3bf 8f6f 	isb	sy
 800294e:	f3bf 8f4f 	dsb	sy
 8002952:	607b      	str	r3, [r7, #4]
    }
 8002954:	bf00      	nop
 8002956:	e7fe      	b.n	8002956 <vTaskSwitchContext+0x5a>
 8002958:	697a      	ldr	r2, [r7, #20]
 800295a:	4613      	mov	r3, r2
 800295c:	009b      	lsls	r3, r3, #2
 800295e:	4413      	add	r3, r2
 8002960:	009b      	lsls	r3, r3, #2
 8002962:	4a12      	ldr	r2, [pc, #72]	; (80029ac <vTaskSwitchContext+0xb0>)
 8002964:	4413      	add	r3, r2
 8002966:	613b      	str	r3, [r7, #16]
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	685a      	ldr	r2, [r3, #4]
 800296e:	693b      	ldr	r3, [r7, #16]
 8002970:	605a      	str	r2, [r3, #4]
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	685a      	ldr	r2, [r3, #4]
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	3308      	adds	r3, #8
 800297a:	429a      	cmp	r2, r3
 800297c:	d104      	bne.n	8002988 <vTaskSwitchContext+0x8c>
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	685a      	ldr	r2, [r3, #4]
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	605a      	str	r2, [r3, #4]
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	68db      	ldr	r3, [r3, #12]
 800298e:	4a08      	ldr	r2, [pc, #32]	; (80029b0 <vTaskSwitchContext+0xb4>)
 8002990:	6013      	str	r3, [r2, #0]
}
 8002992:	bf00      	nop
 8002994:	371c      	adds	r7, #28
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	200132fc 	.word	0x200132fc
 80029a4:	200132e8 	.word	0x200132e8
 80029a8:	200132dc 	.word	0x200132dc
 80029ac:	20013200 	.word	0x20013200
 80029b0:	200131fc 	.word	0x200131fc

080029b4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b084      	sub	sp, #16
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
 80029bc:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d10a      	bne.n	80029da <vTaskPlaceOnEventList+0x26>
        __asm volatile
 80029c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029c8:	f383 8811 	msr	BASEPRI, r3
 80029cc:	f3bf 8f6f 	isb	sy
 80029d0:	f3bf 8f4f 	dsb	sy
 80029d4:	60fb      	str	r3, [r7, #12]
    }
 80029d6:	bf00      	nop
 80029d8:	e7fe      	b.n	80029d8 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80029da:	4b07      	ldr	r3, [pc, #28]	; (80029f8 <vTaskPlaceOnEventList+0x44>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	3318      	adds	r3, #24
 80029e0:	4619      	mov	r1, r3
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	f7fe f8c9 	bl	8000b7a <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80029e8:	2101      	movs	r1, #1
 80029ea:	6838      	ldr	r0, [r7, #0]
 80029ec:	f000 fa7a 	bl	8002ee4 <prvAddCurrentTaskToDelayedList>
}
 80029f0:	bf00      	nop
 80029f2:	3710      	adds	r7, #16
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	200131fc 	.word	0x200131fc

080029fc <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b086      	sub	sp, #24
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	60f8      	str	r0, [r7, #12]
 8002a04:	60b9      	str	r1, [r7, #8]
 8002a06:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d10a      	bne.n	8002a24 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 8002a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a12:	f383 8811 	msr	BASEPRI, r3
 8002a16:	f3bf 8f6f 	isb	sy
 8002a1a:	f3bf 8f4f 	dsb	sy
 8002a1e:	613b      	str	r3, [r7, #16]
    }
 8002a20:	bf00      	nop
 8002a22:	e7fe      	b.n	8002a22 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	617b      	str	r3, [r7, #20]
 8002a2a:	4b16      	ldr	r3, [pc, #88]	; (8002a84 <vTaskPlaceOnEventListRestricted+0x88>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	697a      	ldr	r2, [r7, #20]
 8002a30:	61da      	str	r2, [r3, #28]
 8002a32:	4b14      	ldr	r3, [pc, #80]	; (8002a84 <vTaskPlaceOnEventListRestricted+0x88>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	697a      	ldr	r2, [r7, #20]
 8002a38:	6892      	ldr	r2, [r2, #8]
 8002a3a:	621a      	str	r2, [r3, #32]
 8002a3c:	4b11      	ldr	r3, [pc, #68]	; (8002a84 <vTaskPlaceOnEventListRestricted+0x88>)
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	3218      	adds	r2, #24
 8002a46:	605a      	str	r2, [r3, #4]
 8002a48:	4b0e      	ldr	r3, [pc, #56]	; (8002a84 <vTaskPlaceOnEventListRestricted+0x88>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f103 0218 	add.w	r2, r3, #24
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	609a      	str	r2, [r3, #8]
 8002a54:	4b0b      	ldr	r3, [pc, #44]	; (8002a84 <vTaskPlaceOnEventListRestricted+0x88>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	68fa      	ldr	r2, [r7, #12]
 8002a5a:	629a      	str	r2, [r3, #40]	; 0x28
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	1c5a      	adds	r2, r3, #1
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d002      	beq.n	8002a72 <vTaskPlaceOnEventListRestricted+0x76>
        {
            xTicksToWait = portMAX_DELAY;
 8002a6c:	f04f 33ff 	mov.w	r3, #4294967295
 8002a70:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002a72:	6879      	ldr	r1, [r7, #4]
 8002a74:	68b8      	ldr	r0, [r7, #8]
 8002a76:	f000 fa35 	bl	8002ee4 <prvAddCurrentTaskToDelayedList>
    }
 8002a7a:	bf00      	nop
 8002a7c:	3718      	adds	r7, #24
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	200131fc 	.word	0x200131fc

08002a88 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b08b      	sub	sp, #44	; 0x2c
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	68db      	ldr	r3, [r3, #12]
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8002a98:	6a3b      	ldr	r3, [r7, #32]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d10a      	bne.n	8002ab4 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8002a9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002aa2:	f383 8811 	msr	BASEPRI, r3
 8002aa6:	f3bf 8f6f 	isb	sy
 8002aaa:	f3bf 8f4f 	dsb	sy
 8002aae:	60fb      	str	r3, [r7, #12]
    }
 8002ab0:	bf00      	nop
 8002ab2:	e7fe      	b.n	8002ab2 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8002ab4:	6a3b      	ldr	r3, [r7, #32]
 8002ab6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ab8:	61fb      	str	r3, [r7, #28]
 8002aba:	6a3b      	ldr	r3, [r7, #32]
 8002abc:	69db      	ldr	r3, [r3, #28]
 8002abe:	6a3a      	ldr	r2, [r7, #32]
 8002ac0:	6a12      	ldr	r2, [r2, #32]
 8002ac2:	609a      	str	r2, [r3, #8]
 8002ac4:	6a3b      	ldr	r3, [r7, #32]
 8002ac6:	6a1b      	ldr	r3, [r3, #32]
 8002ac8:	6a3a      	ldr	r2, [r7, #32]
 8002aca:	69d2      	ldr	r2, [r2, #28]
 8002acc:	605a      	str	r2, [r3, #4]
 8002ace:	69fb      	ldr	r3, [r7, #28]
 8002ad0:	685a      	ldr	r2, [r3, #4]
 8002ad2:	6a3b      	ldr	r3, [r7, #32]
 8002ad4:	3318      	adds	r3, #24
 8002ad6:	429a      	cmp	r2, r3
 8002ad8:	d103      	bne.n	8002ae2 <xTaskRemoveFromEventList+0x5a>
 8002ada:	6a3b      	ldr	r3, [r7, #32]
 8002adc:	6a1a      	ldr	r2, [r3, #32]
 8002ade:	69fb      	ldr	r3, [r7, #28]
 8002ae0:	605a      	str	r2, [r3, #4]
 8002ae2:	6a3b      	ldr	r3, [r7, #32]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	629a      	str	r2, [r3, #40]	; 0x28
 8002ae8:	69fb      	ldr	r3, [r7, #28]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	1e5a      	subs	r2, r3, #1
 8002aee:	69fb      	ldr	r3, [r7, #28]
 8002af0:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002af2:	4b4a      	ldr	r3, [pc, #296]	; (8002c1c <xTaskRemoveFromEventList+0x194>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d15e      	bne.n	8002bb8 <xTaskRemoveFromEventList+0x130>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8002afa:	6a3b      	ldr	r3, [r7, #32]
 8002afc:	695b      	ldr	r3, [r3, #20]
 8002afe:	617b      	str	r3, [r7, #20]
 8002b00:	6a3b      	ldr	r3, [r7, #32]
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	6a3a      	ldr	r2, [r7, #32]
 8002b06:	68d2      	ldr	r2, [r2, #12]
 8002b08:	609a      	str	r2, [r3, #8]
 8002b0a:	6a3b      	ldr	r3, [r7, #32]
 8002b0c:	68db      	ldr	r3, [r3, #12]
 8002b0e:	6a3a      	ldr	r2, [r7, #32]
 8002b10:	6892      	ldr	r2, [r2, #8]
 8002b12:	605a      	str	r2, [r3, #4]
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	685a      	ldr	r2, [r3, #4]
 8002b18:	6a3b      	ldr	r3, [r7, #32]
 8002b1a:	3304      	adds	r3, #4
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d103      	bne.n	8002b28 <xTaskRemoveFromEventList+0xa0>
 8002b20:	6a3b      	ldr	r3, [r7, #32]
 8002b22:	68da      	ldr	r2, [r3, #12]
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	605a      	str	r2, [r3, #4]
 8002b28:	6a3b      	ldr	r3, [r7, #32]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	615a      	str	r2, [r3, #20]
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	1e5a      	subs	r2, r3, #1
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8002b38:	6a3b      	ldr	r3, [r7, #32]
 8002b3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	409a      	lsls	r2, r3
 8002b40:	4b37      	ldr	r3, [pc, #220]	; (8002c20 <xTaskRemoveFromEventList+0x198>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	4a36      	ldr	r2, [pc, #216]	; (8002c20 <xTaskRemoveFromEventList+0x198>)
 8002b48:	6013      	str	r3, [r2, #0]
 8002b4a:	6a3b      	ldr	r3, [r7, #32]
 8002b4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b4e:	4935      	ldr	r1, [pc, #212]	; (8002c24 <xTaskRemoveFromEventList+0x19c>)
 8002b50:	4613      	mov	r3, r2
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	4413      	add	r3, r2
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	440b      	add	r3, r1
 8002b5a:	3304      	adds	r3, #4
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	613b      	str	r3, [r7, #16]
 8002b60:	6a3b      	ldr	r3, [r7, #32]
 8002b62:	693a      	ldr	r2, [r7, #16]
 8002b64:	609a      	str	r2, [r3, #8]
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	689a      	ldr	r2, [r3, #8]
 8002b6a:	6a3b      	ldr	r3, [r7, #32]
 8002b6c:	60da      	str	r2, [r3, #12]
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	6a3a      	ldr	r2, [r7, #32]
 8002b74:	3204      	adds	r2, #4
 8002b76:	605a      	str	r2, [r3, #4]
 8002b78:	6a3b      	ldr	r3, [r7, #32]
 8002b7a:	1d1a      	adds	r2, r3, #4
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	609a      	str	r2, [r3, #8]
 8002b80:	6a3b      	ldr	r3, [r7, #32]
 8002b82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b84:	4613      	mov	r3, r2
 8002b86:	009b      	lsls	r3, r3, #2
 8002b88:	4413      	add	r3, r2
 8002b8a:	009b      	lsls	r3, r3, #2
 8002b8c:	4a25      	ldr	r2, [pc, #148]	; (8002c24 <xTaskRemoveFromEventList+0x19c>)
 8002b8e:	441a      	add	r2, r3
 8002b90:	6a3b      	ldr	r3, [r7, #32]
 8002b92:	615a      	str	r2, [r3, #20]
 8002b94:	6a3b      	ldr	r3, [r7, #32]
 8002b96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b98:	4922      	ldr	r1, [pc, #136]	; (8002c24 <xTaskRemoveFromEventList+0x19c>)
 8002b9a:	4613      	mov	r3, r2
 8002b9c:	009b      	lsls	r3, r3, #2
 8002b9e:	4413      	add	r3, r2
 8002ba0:	009b      	lsls	r3, r3, #2
 8002ba2:	440b      	add	r3, r1
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	1c59      	adds	r1, r3, #1
 8002ba8:	481e      	ldr	r0, [pc, #120]	; (8002c24 <xTaskRemoveFromEventList+0x19c>)
 8002baa:	4613      	mov	r3, r2
 8002bac:	009b      	lsls	r3, r3, #2
 8002bae:	4413      	add	r3, r2
 8002bb0:	009b      	lsls	r3, r3, #2
 8002bb2:	4403      	add	r3, r0
 8002bb4:	6019      	str	r1, [r3, #0]
 8002bb6:	e01b      	b.n	8002bf0 <xTaskRemoveFromEventList+0x168>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002bb8:	4b1b      	ldr	r3, [pc, #108]	; (8002c28 <xTaskRemoveFromEventList+0x1a0>)
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	61bb      	str	r3, [r7, #24]
 8002bbe:	6a3b      	ldr	r3, [r7, #32]
 8002bc0:	69ba      	ldr	r2, [r7, #24]
 8002bc2:	61da      	str	r2, [r3, #28]
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	689a      	ldr	r2, [r3, #8]
 8002bc8:	6a3b      	ldr	r3, [r7, #32]
 8002bca:	621a      	str	r2, [r3, #32]
 8002bcc:	69bb      	ldr	r3, [r7, #24]
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	6a3a      	ldr	r2, [r7, #32]
 8002bd2:	3218      	adds	r2, #24
 8002bd4:	605a      	str	r2, [r3, #4]
 8002bd6:	6a3b      	ldr	r3, [r7, #32]
 8002bd8:	f103 0218 	add.w	r2, r3, #24
 8002bdc:	69bb      	ldr	r3, [r7, #24]
 8002bde:	609a      	str	r2, [r3, #8]
 8002be0:	6a3b      	ldr	r3, [r7, #32]
 8002be2:	4a11      	ldr	r2, [pc, #68]	; (8002c28 <xTaskRemoveFromEventList+0x1a0>)
 8002be4:	629a      	str	r2, [r3, #40]	; 0x28
 8002be6:	4b10      	ldr	r3, [pc, #64]	; (8002c28 <xTaskRemoveFromEventList+0x1a0>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	3301      	adds	r3, #1
 8002bec:	4a0e      	ldr	r2, [pc, #56]	; (8002c28 <xTaskRemoveFromEventList+0x1a0>)
 8002bee:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002bf0:	6a3b      	ldr	r3, [r7, #32]
 8002bf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bf4:	4b0d      	ldr	r3, [pc, #52]	; (8002c2c <xTaskRemoveFromEventList+0x1a4>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d905      	bls.n	8002c0a <xTaskRemoveFromEventList+0x182>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	627b      	str	r3, [r7, #36]	; 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8002c02:	4b0b      	ldr	r3, [pc, #44]	; (8002c30 <xTaskRemoveFromEventList+0x1a8>)
 8002c04:	2201      	movs	r2, #1
 8002c06:	601a      	str	r2, [r3, #0]
 8002c08:	e001      	b.n	8002c0e <xTaskRemoveFromEventList+0x186>
    }
    else
    {
        xReturn = pdFALSE;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return xReturn;
 8002c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	372c      	adds	r7, #44	; 0x2c
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr
 8002c1c:	200132fc 	.word	0x200132fc
 8002c20:	200132dc 	.word	0x200132dc
 8002c24:	20013200 	.word	0x20013200
 8002c28:	20013294 	.word	0x20013294
 8002c2c:	200131fc 	.word	0x200131fc
 8002c30:	200132e8 	.word	0x200132e8

08002c34 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002c34:	b480      	push	{r7}
 8002c36:	b083      	sub	sp, #12
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002c3c:	4b06      	ldr	r3, [pc, #24]	; (8002c58 <vTaskInternalSetTimeOutState+0x24>)
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8002c44:	4b05      	ldr	r3, [pc, #20]	; (8002c5c <vTaskInternalSetTimeOutState+0x28>)
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	605a      	str	r2, [r3, #4]
}
 8002c4c:	bf00      	nop
 8002c4e:	370c      	adds	r7, #12
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr
 8002c58:	200132ec 	.word	0x200132ec
 8002c5c:	200132d8 	.word	0x200132d8

08002c60 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b088      	sub	sp, #32
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
 8002c68:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d10a      	bne.n	8002c86 <xTaskCheckForTimeOut+0x26>
        __asm volatile
 8002c70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c74:	f383 8811 	msr	BASEPRI, r3
 8002c78:	f3bf 8f6f 	isb	sy
 8002c7c:	f3bf 8f4f 	dsb	sy
 8002c80:	613b      	str	r3, [r7, #16]
    }
 8002c82:	bf00      	nop
 8002c84:	e7fe      	b.n	8002c84 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d10a      	bne.n	8002ca2 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8002c8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c90:	f383 8811 	msr	BASEPRI, r3
 8002c94:	f3bf 8f6f 	isb	sy
 8002c98:	f3bf 8f4f 	dsb	sy
 8002c9c:	60fb      	str	r3, [r7, #12]
    }
 8002c9e:	bf00      	nop
 8002ca0:	e7fe      	b.n	8002ca0 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 8002ca2:	f7fe fc19 	bl	80014d8 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8002ca6:	4b1f      	ldr	r3, [pc, #124]	; (8002d24 <xTaskCheckForTimeOut+0xc4>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	69ba      	ldr	r2, [r7, #24]
 8002cb2:	1ad3      	subs	r3, r2, r3
 8002cb4:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cbe:	d102      	bne.n	8002cc6 <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	61fb      	str	r3, [r7, #28]
 8002cc4:	e026      	b.n	8002d14 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	4b17      	ldr	r3, [pc, #92]	; (8002d28 <xTaskCheckForTimeOut+0xc8>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d00a      	beq.n	8002ce8 <xTaskCheckForTimeOut+0x88>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	69ba      	ldr	r2, [r7, #24]
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d305      	bcc.n	8002ce8 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	601a      	str	r2, [r3, #0]
 8002ce6:	e015      	b.n	8002d14 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	697a      	ldr	r2, [r7, #20]
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d20b      	bcs.n	8002d0a <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	1ad2      	subs	r2, r2, r3
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8002cfe:	6878      	ldr	r0, [r7, #4]
 8002d00:	f7ff ff98 	bl	8002c34 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8002d04:	2300      	movs	r3, #0
 8002d06:	61fb      	str	r3, [r7, #28]
 8002d08:	e004      	b.n	8002d14 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8002d10:	2301      	movs	r3, #1
 8002d12:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8002d14:	f7fe fc10 	bl	8001538 <vPortExitCritical>

    return xReturn;
 8002d18:	69fb      	ldr	r3, [r7, #28]
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	3720      	adds	r7, #32
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	200132d8 	.word	0x200132d8
 8002d28:	200132ec 	.word	0x200132ec

08002d2c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8002d30:	4b03      	ldr	r3, [pc, #12]	; (8002d40 <vTaskMissedYield+0x14>)
 8002d32:	2201      	movs	r2, #1
 8002d34:	601a      	str	r2, [r3, #0]
}
 8002d36:	bf00      	nop
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3e:	4770      	bx	lr
 8002d40:	200132e8 	.word	0x200132e8

08002d44 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b082      	sub	sp, #8
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002d4c:	f000 f852 	bl	8002df4 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002d50:	4b06      	ldr	r3, [pc, #24]	; (8002d6c <prvIdleTask+0x28>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	d9f9      	bls.n	8002d4c <prvIdleTask+0x8>
            {
                taskYIELD();
 8002d58:	4b05      	ldr	r3, [pc, #20]	; (8002d70 <prvIdleTask+0x2c>)
 8002d5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d5e:	601a      	str	r2, [r3, #0]
 8002d60:	f3bf 8f4f 	dsb	sy
 8002d64:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8002d68:	e7f0      	b.n	8002d4c <prvIdleTask+0x8>
 8002d6a:	bf00      	nop
 8002d6c:	20013200 	.word	0x20013200
 8002d70:	e000ed04 	.word	0xe000ed04

08002d74 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b082      	sub	sp, #8
 8002d78:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	607b      	str	r3, [r7, #4]
 8002d7e:	e00c      	b.n	8002d9a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002d80:	687a      	ldr	r2, [r7, #4]
 8002d82:	4613      	mov	r3, r2
 8002d84:	009b      	lsls	r3, r3, #2
 8002d86:	4413      	add	r3, r2
 8002d88:	009b      	lsls	r3, r3, #2
 8002d8a:	4a12      	ldr	r2, [pc, #72]	; (8002dd4 <prvInitialiseTaskLists+0x60>)
 8002d8c:	4413      	add	r3, r2
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f7fd fec6 	bl	8000b20 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	3301      	adds	r3, #1
 8002d98:	607b      	str	r3, [r7, #4]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2b04      	cmp	r3, #4
 8002d9e:	d9ef      	bls.n	8002d80 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002da0:	480d      	ldr	r0, [pc, #52]	; (8002dd8 <prvInitialiseTaskLists+0x64>)
 8002da2:	f7fd febd 	bl	8000b20 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8002da6:	480d      	ldr	r0, [pc, #52]	; (8002ddc <prvInitialiseTaskLists+0x68>)
 8002da8:	f7fd feba 	bl	8000b20 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002dac:	480c      	ldr	r0, [pc, #48]	; (8002de0 <prvInitialiseTaskLists+0x6c>)
 8002dae:	f7fd feb7 	bl	8000b20 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8002db2:	480c      	ldr	r0, [pc, #48]	; (8002de4 <prvInitialiseTaskLists+0x70>)
 8002db4:	f7fd feb4 	bl	8000b20 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8002db8:	480b      	ldr	r0, [pc, #44]	; (8002de8 <prvInitialiseTaskLists+0x74>)
 8002dba:	f7fd feb1 	bl	8000b20 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002dbe:	4b0b      	ldr	r3, [pc, #44]	; (8002dec <prvInitialiseTaskLists+0x78>)
 8002dc0:	4a05      	ldr	r2, [pc, #20]	; (8002dd8 <prvInitialiseTaskLists+0x64>)
 8002dc2:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002dc4:	4b0a      	ldr	r3, [pc, #40]	; (8002df0 <prvInitialiseTaskLists+0x7c>)
 8002dc6:	4a05      	ldr	r2, [pc, #20]	; (8002ddc <prvInitialiseTaskLists+0x68>)
 8002dc8:	601a      	str	r2, [r3, #0]
}
 8002dca:	bf00      	nop
 8002dcc:	3708      	adds	r7, #8
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	20013200 	.word	0x20013200
 8002dd8:	20013264 	.word	0x20013264
 8002ddc:	20013278 	.word	0x20013278
 8002de0:	20013294 	.word	0x20013294
 8002de4:	200132a8 	.word	0x200132a8
 8002de8:	200132c0 	.word	0x200132c0
 8002dec:	2001328c 	.word	0x2001328c
 8002df0:	20013290 	.word	0x20013290

08002df4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b082      	sub	sp, #8
 8002df8:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002dfa:	e019      	b.n	8002e30 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8002dfc:	f7fe fb6c 	bl	80014d8 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e00:	4b10      	ldr	r3, [pc, #64]	; (8002e44 <prvCheckTasksWaitingTermination+0x50>)
 8002e02:	68db      	ldr	r3, [r3, #12]
 8002e04:	68db      	ldr	r3, [r3, #12]
 8002e06:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	3304      	adds	r3, #4
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f7fd feed 	bl	8000bec <uxListRemove>
                --uxCurrentNumberOfTasks;
 8002e12:	4b0d      	ldr	r3, [pc, #52]	; (8002e48 <prvCheckTasksWaitingTermination+0x54>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	3b01      	subs	r3, #1
 8002e18:	4a0b      	ldr	r2, [pc, #44]	; (8002e48 <prvCheckTasksWaitingTermination+0x54>)
 8002e1a:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8002e1c:	4b0b      	ldr	r3, [pc, #44]	; (8002e4c <prvCheckTasksWaitingTermination+0x58>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	3b01      	subs	r3, #1
 8002e22:	4a0a      	ldr	r2, [pc, #40]	; (8002e4c <prvCheckTasksWaitingTermination+0x58>)
 8002e24:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8002e26:	f7fe fb87 	bl	8001538 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f000 f810 	bl	8002e50 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002e30:	4b06      	ldr	r3, [pc, #24]	; (8002e4c <prvCheckTasksWaitingTermination+0x58>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d1e1      	bne.n	8002dfc <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8002e38:	bf00      	nop
 8002e3a:	bf00      	nop
 8002e3c:	3708      	adds	r7, #8
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	200132a8 	.word	0x200132a8
 8002e48:	200132d4 	.word	0x200132d4
 8002e4c:	200132bc 	.word	0x200132bc

08002e50 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b082      	sub	sp, #8
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f7fd fcd7 	bl	8000810 <vPortFree>
            vPortFree( pxTCB );
 8002e62:	6878      	ldr	r0, [r7, #4]
 8002e64:	f7fd fcd4 	bl	8000810 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002e68:	bf00      	nop
 8002e6a:	3708      	adds	r7, #8
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd80      	pop	{r7, pc}

08002e70 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002e70:	b480      	push	{r7}
 8002e72:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002e74:	4b0a      	ldr	r3, [pc, #40]	; (8002ea0 <prvResetNextTaskUnblockTime+0x30>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d104      	bne.n	8002e88 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002e7e:	4b09      	ldr	r3, [pc, #36]	; (8002ea4 <prvResetNextTaskUnblockTime+0x34>)
 8002e80:	f04f 32ff 	mov.w	r2, #4294967295
 8002e84:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002e86:	e005      	b.n	8002e94 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002e88:	4b05      	ldr	r3, [pc, #20]	; (8002ea0 <prvResetNextTaskUnblockTime+0x30>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	68db      	ldr	r3, [r3, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a04      	ldr	r2, [pc, #16]	; (8002ea4 <prvResetNextTaskUnblockTime+0x34>)
 8002e92:	6013      	str	r3, [r2, #0]
}
 8002e94:	bf00      	nop
 8002e96:	46bd      	mov	sp, r7
 8002e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9c:	4770      	bx	lr
 8002e9e:	bf00      	nop
 8002ea0:	2001328c 	.word	0x2001328c
 8002ea4:	200132f4 	.word	0x200132f4

08002ea8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8002ea8:	b480      	push	{r7}
 8002eaa:	b083      	sub	sp, #12
 8002eac:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8002eae:	4b0b      	ldr	r3, [pc, #44]	; (8002edc <xTaskGetSchedulerState+0x34>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d102      	bne.n	8002ebc <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	607b      	str	r3, [r7, #4]
 8002eba:	e008      	b.n	8002ece <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002ebc:	4b08      	ldr	r3, [pc, #32]	; (8002ee0 <xTaskGetSchedulerState+0x38>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d102      	bne.n	8002eca <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8002ec4:	2302      	movs	r3, #2
 8002ec6:	607b      	str	r3, [r7, #4]
 8002ec8:	e001      	b.n	8002ece <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8002ece:	687b      	ldr	r3, [r7, #4]
    }
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	370c      	adds	r7, #12
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr
 8002edc:	200132e0 	.word	0x200132e0
 8002ee0:	200132fc 	.word	0x200132fc

08002ee4 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b086      	sub	sp, #24
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
 8002eec:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8002eee:	4b36      	ldr	r3, [pc, #216]	; (8002fc8 <prvAddCurrentTaskToDelayedList+0xe4>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002ef4:	4b35      	ldr	r3, [pc, #212]	; (8002fcc <prvAddCurrentTaskToDelayedList+0xe8>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	3304      	adds	r3, #4
 8002efa:	4618      	mov	r0, r3
 8002efc:	f7fd fe76 	bl	8000bec <uxListRemove>
 8002f00:	4603      	mov	r3, r0
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d10b      	bne.n	8002f1e <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002f06:	4b31      	ldr	r3, [pc, #196]	; (8002fcc <prvAddCurrentTaskToDelayedList+0xe8>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f12:	43da      	mvns	r2, r3
 8002f14:	4b2e      	ldr	r3, [pc, #184]	; (8002fd0 <prvAddCurrentTaskToDelayedList+0xec>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4013      	ands	r3, r2
 8002f1a:	4a2d      	ldr	r2, [pc, #180]	; (8002fd0 <prvAddCurrentTaskToDelayedList+0xec>)
 8002f1c:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f24:	d124      	bne.n	8002f70 <prvAddCurrentTaskToDelayedList+0x8c>
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d021      	beq.n	8002f70 <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002f2c:	4b29      	ldr	r3, [pc, #164]	; (8002fd4 <prvAddCurrentTaskToDelayedList+0xf0>)
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	613b      	str	r3, [r7, #16]
 8002f32:	4b26      	ldr	r3, [pc, #152]	; (8002fcc <prvAddCurrentTaskToDelayedList+0xe8>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	693a      	ldr	r2, [r7, #16]
 8002f38:	609a      	str	r2, [r3, #8]
 8002f3a:	4b24      	ldr	r3, [pc, #144]	; (8002fcc <prvAddCurrentTaskToDelayedList+0xe8>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	693a      	ldr	r2, [r7, #16]
 8002f40:	6892      	ldr	r2, [r2, #8]
 8002f42:	60da      	str	r2, [r3, #12]
 8002f44:	4b21      	ldr	r3, [pc, #132]	; (8002fcc <prvAddCurrentTaskToDelayedList+0xe8>)
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	3204      	adds	r2, #4
 8002f4e:	605a      	str	r2, [r3, #4]
 8002f50:	4b1e      	ldr	r3, [pc, #120]	; (8002fcc <prvAddCurrentTaskToDelayedList+0xe8>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	1d1a      	adds	r2, r3, #4
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	609a      	str	r2, [r3, #8]
 8002f5a:	4b1c      	ldr	r3, [pc, #112]	; (8002fcc <prvAddCurrentTaskToDelayedList+0xe8>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a1d      	ldr	r2, [pc, #116]	; (8002fd4 <prvAddCurrentTaskToDelayedList+0xf0>)
 8002f60:	615a      	str	r2, [r3, #20]
 8002f62:	4b1c      	ldr	r3, [pc, #112]	; (8002fd4 <prvAddCurrentTaskToDelayedList+0xf0>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	3301      	adds	r3, #1
 8002f68:	4a1a      	ldr	r2, [pc, #104]	; (8002fd4 <prvAddCurrentTaskToDelayedList+0xf0>)
 8002f6a:	6013      	str	r3, [r2, #0]
 8002f6c:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8002f6e:	e026      	b.n	8002fbe <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8002f70:	697a      	ldr	r2, [r7, #20]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	4413      	add	r3, r2
 8002f76:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002f78:	4b14      	ldr	r3, [pc, #80]	; (8002fcc <prvAddCurrentTaskToDelayedList+0xe8>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	68fa      	ldr	r2, [r7, #12]
 8002f7e:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8002f80:	68fa      	ldr	r2, [r7, #12]
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d209      	bcs.n	8002f9c <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002f88:	4b13      	ldr	r3, [pc, #76]	; (8002fd8 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	4b0f      	ldr	r3, [pc, #60]	; (8002fcc <prvAddCurrentTaskToDelayedList+0xe8>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	3304      	adds	r3, #4
 8002f92:	4619      	mov	r1, r3
 8002f94:	4610      	mov	r0, r2
 8002f96:	f7fd fdf0 	bl	8000b7a <vListInsert>
}
 8002f9a:	e010      	b.n	8002fbe <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002f9c:	4b0f      	ldr	r3, [pc, #60]	; (8002fdc <prvAddCurrentTaskToDelayedList+0xf8>)
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	4b0a      	ldr	r3, [pc, #40]	; (8002fcc <prvAddCurrentTaskToDelayedList+0xe8>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	3304      	adds	r3, #4
 8002fa6:	4619      	mov	r1, r3
 8002fa8:	4610      	mov	r0, r2
 8002faa:	f7fd fde6 	bl	8000b7a <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8002fae:	4b0c      	ldr	r3, [pc, #48]	; (8002fe0 <prvAddCurrentTaskToDelayedList+0xfc>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	68fa      	ldr	r2, [r7, #12]
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	d202      	bcs.n	8002fbe <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 8002fb8:	4a09      	ldr	r2, [pc, #36]	; (8002fe0 <prvAddCurrentTaskToDelayedList+0xfc>)
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	6013      	str	r3, [r2, #0]
}
 8002fbe:	bf00      	nop
 8002fc0:	3718      	adds	r7, #24
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	200132d8 	.word	0x200132d8
 8002fcc:	200131fc 	.word	0x200131fc
 8002fd0:	200132dc 	.word	0x200132dc
 8002fd4:	200132c0 	.word	0x200132c0
 8002fd8:	20013290 	.word	0x20013290
 8002fdc:	2001328c 	.word	0x2001328c
 8002fe0:	200132f4 	.word	0x200132f4

08002fe4 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b084      	sub	sp, #16
 8002fe8:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8002fea:	2300      	movs	r3, #0
 8002fec:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8002fee:	f000 fa47 	bl	8003480 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8002ff2:	4b11      	ldr	r3, [pc, #68]	; (8003038 <xTimerCreateTimerTask+0x54>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d00b      	beq.n	8003012 <xTimerCreateTimerTask+0x2e>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 8002ffa:	4b10      	ldr	r3, [pc, #64]	; (800303c <xTimerCreateTimerTask+0x58>)
 8002ffc:	9301      	str	r3, [sp, #4]
 8002ffe:	2302      	movs	r3, #2
 8003000:	9300      	str	r3, [sp, #0]
 8003002:	2300      	movs	r3, #0
 8003004:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003008:	490d      	ldr	r1, [pc, #52]	; (8003040 <xTimerCreateTimerTask+0x5c>)
 800300a:	480e      	ldr	r0, [pc, #56]	; (8003044 <xTimerCreateTimerTask+0x60>)
 800300c:	f7ff f856 	bl	80020bc <xTaskCreate>
 8003010:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d10a      	bne.n	800302e <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8003018:	f04f 0350 	mov.w	r3, #80	; 0x50
 800301c:	f383 8811 	msr	BASEPRI, r3
 8003020:	f3bf 8f6f 	isb	sy
 8003024:	f3bf 8f4f 	dsb	sy
 8003028:	603b      	str	r3, [r7, #0]
    }
 800302a:	bf00      	nop
 800302c:	e7fe      	b.n	800302c <xTimerCreateTimerTask+0x48>
        return xReturn;
 800302e:	687b      	ldr	r3, [r7, #4]
    }
 8003030:	4618      	mov	r0, r3
 8003032:	3708      	adds	r7, #8
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}
 8003038:	20013330 	.word	0x20013330
 800303c:	20013334 	.word	0x20013334
 8003040:	08007810 	.word	0x08007810
 8003044:	080030ed 	.word	0x080030ed

08003048 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	60f8      	str	r0, [r7, #12]
 8003050:	60b9      	str	r1, [r7, #8]
 8003052:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8003054:	e008      	b.n	8003068 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	699b      	ldr	r3, [r3, #24]
 800305a:	68ba      	ldr	r2, [r7, #8]
 800305c:	4413      	add	r3, r2
 800305e:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	6a1b      	ldr	r3, [r3, #32]
 8003064:	68f8      	ldr	r0, [r7, #12]
 8003066:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	699a      	ldr	r2, [r3, #24]
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	18d1      	adds	r1, r2, r3
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	687a      	ldr	r2, [r7, #4]
 8003074:	68f8      	ldr	r0, [r7, #12]
 8003076:	f000 f8dd 	bl	8003234 <prvInsertTimerInActiveList>
 800307a:	4603      	mov	r3, r0
 800307c:	2b00      	cmp	r3, #0
 800307e:	d1ea      	bne.n	8003056 <prvReloadTimer+0xe>
        }
    }
 8003080:	bf00      	nop
 8003082:	bf00      	nop
 8003084:	3710      	adds	r7, #16
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}
	...

0800308c <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 800308c:	b580      	push	{r7, lr}
 800308e:	b084      	sub	sp, #16
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
 8003094:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003096:	4b14      	ldr	r3, [pc, #80]	; (80030e8 <prvProcessExpiredTimer+0x5c>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	68db      	ldr	r3, [r3, #12]
 800309c:	68db      	ldr	r3, [r3, #12]
 800309e:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	3304      	adds	r3, #4
 80030a4:	4618      	mov	r0, r3
 80030a6:	f7fd fda1 	bl	8000bec <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80030b0:	f003 0304 	and.w	r3, r3, #4
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d005      	beq.n	80030c4 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 80030b8:	683a      	ldr	r2, [r7, #0]
 80030ba:	6879      	ldr	r1, [r7, #4]
 80030bc:	68f8      	ldr	r0, [r7, #12]
 80030be:	f7ff ffc3 	bl	8003048 <prvReloadTimer>
 80030c2:	e008      	b.n	80030d6 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80030ca:	f023 0301 	bic.w	r3, r3, #1
 80030ce:	b2da      	uxtb	r2, r3
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	6a1b      	ldr	r3, [r3, #32]
 80030da:	68f8      	ldr	r0, [r7, #12]
 80030dc:	4798      	blx	r3
    }
 80030de:	bf00      	nop
 80030e0:	3710      	adds	r7, #16
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}
 80030e6:	bf00      	nop
 80030e8:	20013328 	.word	0x20013328

080030ec <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80030f4:	f107 0308 	add.w	r3, r7, #8
 80030f8:	4618      	mov	r0, r3
 80030fa:	f000 f857 	bl	80031ac <prvGetNextExpireTime>
 80030fe:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	4619      	mov	r1, r3
 8003104:	68f8      	ldr	r0, [r7, #12]
 8003106:	f000 f803 	bl	8003110 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800310a:	f000 f8d5 	bl	80032b8 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800310e:	e7f1      	b.n	80030f4 <prvTimerTask+0x8>

08003110 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003110:	b580      	push	{r7, lr}
 8003112:	b084      	sub	sp, #16
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
 8003118:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800311a:	f7ff f9bf 	bl	800249c <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800311e:	f107 0308 	add.w	r3, r7, #8
 8003122:	4618      	mov	r0, r3
 8003124:	f000 f866 	bl	80031f4 <prvSampleTimeNow>
 8003128:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d130      	bne.n	8003192 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d10a      	bne.n	800314c <prvProcessTimerOrBlockTask+0x3c>
 8003136:	687a      	ldr	r2, [r7, #4]
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	429a      	cmp	r2, r3
 800313c:	d806      	bhi.n	800314c <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800313e:	f7ff f9bb 	bl	80024b8 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003142:	68f9      	ldr	r1, [r7, #12]
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	f7ff ffa1 	bl	800308c <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800314a:	e024      	b.n	8003196 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d008      	beq.n	8003164 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003152:	4b13      	ldr	r3, [pc, #76]	; (80031a0 <prvProcessTimerOrBlockTask+0x90>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d101      	bne.n	8003160 <prvProcessTimerOrBlockTask+0x50>
 800315c:	2301      	movs	r3, #1
 800315e:	e000      	b.n	8003162 <prvProcessTimerOrBlockTask+0x52>
 8003160:	2300      	movs	r3, #0
 8003162:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003164:	4b0f      	ldr	r3, [pc, #60]	; (80031a4 <prvProcessTimerOrBlockTask+0x94>)
 8003166:	6818      	ldr	r0, [r3, #0]
 8003168:	687a      	ldr	r2, [r7, #4]
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	1ad3      	subs	r3, r2, r3
 800316e:	683a      	ldr	r2, [r7, #0]
 8003170:	4619      	mov	r1, r3
 8003172:	f7fe fd51 	bl	8001c18 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8003176:	f7ff f99f 	bl	80024b8 <xTaskResumeAll>
 800317a:	4603      	mov	r3, r0
 800317c:	2b00      	cmp	r3, #0
 800317e:	d10a      	bne.n	8003196 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8003180:	4b09      	ldr	r3, [pc, #36]	; (80031a8 <prvProcessTimerOrBlockTask+0x98>)
 8003182:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003186:	601a      	str	r2, [r3, #0]
 8003188:	f3bf 8f4f 	dsb	sy
 800318c:	f3bf 8f6f 	isb	sy
    }
 8003190:	e001      	b.n	8003196 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8003192:	f7ff f991 	bl	80024b8 <xTaskResumeAll>
    }
 8003196:	bf00      	nop
 8003198:	3710      	adds	r7, #16
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	2001332c 	.word	0x2001332c
 80031a4:	20013330 	.word	0x20013330
 80031a8:	e000ed04 	.word	0xe000ed04

080031ac <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80031ac:	b480      	push	{r7}
 80031ae:	b085      	sub	sp, #20
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80031b4:	4b0e      	ldr	r3, [pc, #56]	; (80031f0 <prvGetNextExpireTime+0x44>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d101      	bne.n	80031c2 <prvGetNextExpireTime+0x16>
 80031be:	2201      	movs	r2, #1
 80031c0:	e000      	b.n	80031c4 <prvGetNextExpireTime+0x18>
 80031c2:	2200      	movs	r2, #0
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d105      	bne.n	80031dc <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80031d0:	4b07      	ldr	r3, [pc, #28]	; (80031f0 <prvGetNextExpireTime+0x44>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	60fb      	str	r3, [r7, #12]
 80031da:	e001      	b.n	80031e0 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80031dc:	2300      	movs	r3, #0
 80031de:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80031e0:	68fb      	ldr	r3, [r7, #12]
    }
 80031e2:	4618      	mov	r0, r3
 80031e4:	3714      	adds	r7, #20
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr
 80031ee:	bf00      	nop
 80031f0:	20013328 	.word	0x20013328

080031f4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 80031fc:	f7ff fa58 	bl	80026b0 <xTaskGetTickCount>
 8003200:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8003202:	4b0b      	ldr	r3, [pc, #44]	; (8003230 <prvSampleTimeNow+0x3c>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	68fa      	ldr	r2, [r7, #12]
 8003208:	429a      	cmp	r2, r3
 800320a:	d205      	bcs.n	8003218 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 800320c:	f000 f912 	bl	8003434 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2201      	movs	r2, #1
 8003214:	601a      	str	r2, [r3, #0]
 8003216:	e002      	b.n	800321e <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2200      	movs	r2, #0
 800321c:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800321e:	4a04      	ldr	r2, [pc, #16]	; (8003230 <prvSampleTimeNow+0x3c>)
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8003224:	68fb      	ldr	r3, [r7, #12]
    }
 8003226:	4618      	mov	r0, r3
 8003228:	3710      	adds	r7, #16
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	20013338 	.word	0x20013338

08003234 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8003234:	b580      	push	{r7, lr}
 8003236:	b086      	sub	sp, #24
 8003238:	af00      	add	r7, sp, #0
 800323a:	60f8      	str	r0, [r7, #12]
 800323c:	60b9      	str	r1, [r7, #8]
 800323e:	607a      	str	r2, [r7, #4]
 8003240:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8003242:	2300      	movs	r3, #0
 8003244:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	68ba      	ldr	r2, [r7, #8]
 800324a:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	68fa      	ldr	r2, [r7, #12]
 8003250:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8003252:	68ba      	ldr	r2, [r7, #8]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	429a      	cmp	r2, r3
 8003258:	d812      	bhi.n	8003280 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800325a:	687a      	ldr	r2, [r7, #4]
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	1ad2      	subs	r2, r2, r3
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	699b      	ldr	r3, [r3, #24]
 8003264:	429a      	cmp	r2, r3
 8003266:	d302      	bcc.n	800326e <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8003268:	2301      	movs	r3, #1
 800326a:	617b      	str	r3, [r7, #20]
 800326c:	e01b      	b.n	80032a6 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800326e:	4b10      	ldr	r3, [pc, #64]	; (80032b0 <prvInsertTimerInActiveList+0x7c>)
 8003270:	681a      	ldr	r2, [r3, #0]
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	3304      	adds	r3, #4
 8003276:	4619      	mov	r1, r3
 8003278:	4610      	mov	r0, r2
 800327a:	f7fd fc7e 	bl	8000b7a <vListInsert>
 800327e:	e012      	b.n	80032a6 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003280:	687a      	ldr	r2, [r7, #4]
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	429a      	cmp	r2, r3
 8003286:	d206      	bcs.n	8003296 <prvInsertTimerInActiveList+0x62>
 8003288:	68ba      	ldr	r2, [r7, #8]
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	429a      	cmp	r2, r3
 800328e:	d302      	bcc.n	8003296 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8003290:	2301      	movs	r3, #1
 8003292:	617b      	str	r3, [r7, #20]
 8003294:	e007      	b.n	80032a6 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003296:	4b07      	ldr	r3, [pc, #28]	; (80032b4 <prvInsertTimerInActiveList+0x80>)
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	3304      	adds	r3, #4
 800329e:	4619      	mov	r1, r3
 80032a0:	4610      	mov	r0, r2
 80032a2:	f7fd fc6a 	bl	8000b7a <vListInsert>
            }
        }

        return xProcessTimerNow;
 80032a6:	697b      	ldr	r3, [r7, #20]
    }
 80032a8:	4618      	mov	r0, r3
 80032aa:	3718      	adds	r7, #24
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	2001332c 	.word	0x2001332c
 80032b4:	20013328 	.word	0x20013328

080032b8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b088      	sub	sp, #32
 80032bc:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80032be:	e0a6      	b.n	800340e <prvProcessReceivedCommands+0x156>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	f2c0 80a2 	blt.w	800340c <prvProcessReceivedCommands+0x154>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80032cc:	69fb      	ldr	r3, [r7, #28]
 80032ce:	695b      	ldr	r3, [r3, #20]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d004      	beq.n	80032de <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	3304      	adds	r3, #4
 80032d8:	4618      	mov	r0, r3
 80032da:	f7fd fc87 	bl	8000bec <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80032de:	1d3b      	adds	r3, r7, #4
 80032e0:	4618      	mov	r0, r3
 80032e2:	f7ff ff87 	bl	80031f4 <prvSampleTimeNow>
 80032e6:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	3b01      	subs	r3, #1
 80032ec:	2b08      	cmp	r3, #8
 80032ee:	f200 808e 	bhi.w	800340e <prvProcessReceivedCommands+0x156>
 80032f2:	a201      	add	r2, pc, #4	; (adr r2, 80032f8 <prvProcessReceivedCommands+0x40>)
 80032f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032f8:	0800331d 	.word	0x0800331d
 80032fc:	0800331d 	.word	0x0800331d
 8003300:	08003385 	.word	0x08003385
 8003304:	08003399 	.word	0x08003399
 8003308:	080033e3 	.word	0x080033e3
 800330c:	0800331d 	.word	0x0800331d
 8003310:	0800331d 	.word	0x0800331d
 8003314:	08003385 	.word	0x08003385
 8003318:	08003399 	.word	0x08003399
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800331c:	69fb      	ldr	r3, [r7, #28]
 800331e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003322:	f043 0301 	orr.w	r3, r3, #1
 8003326:	b2da      	uxtb	r2, r3
 8003328:	69fb      	ldr	r3, [r7, #28]
 800332a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800332e:	68fa      	ldr	r2, [r7, #12]
 8003330:	69fb      	ldr	r3, [r7, #28]
 8003332:	699b      	ldr	r3, [r3, #24]
 8003334:	18d1      	adds	r1, r2, r3
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	69ba      	ldr	r2, [r7, #24]
 800333a:	69f8      	ldr	r0, [r7, #28]
 800333c:	f7ff ff7a 	bl	8003234 <prvInsertTimerInActiveList>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d063      	beq.n	800340e <prvProcessReceivedCommands+0x156>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800334c:	f003 0304 	and.w	r3, r3, #4
 8003350:	2b00      	cmp	r3, #0
 8003352:	d009      	beq.n	8003368 <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8003354:	68fa      	ldr	r2, [r7, #12]
 8003356:	69fb      	ldr	r3, [r7, #28]
 8003358:	699b      	ldr	r3, [r3, #24]
 800335a:	4413      	add	r3, r2
 800335c:	69ba      	ldr	r2, [r7, #24]
 800335e:	4619      	mov	r1, r3
 8003360:	69f8      	ldr	r0, [r7, #28]
 8003362:	f7ff fe71 	bl	8003048 <prvReloadTimer>
 8003366:	e008      	b.n	800337a <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003368:	69fb      	ldr	r3, [r7, #28]
 800336a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800336e:	f023 0301 	bic.w	r3, r3, #1
 8003372:	b2da      	uxtb	r2, r3
 8003374:	69fb      	ldr	r3, [r7, #28]
 8003376:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	6a1b      	ldr	r3, [r3, #32]
 800337e:	69f8      	ldr	r0, [r7, #28]
 8003380:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8003382:	e044      	b.n	800340e <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800338a:	f023 0301 	bic.w	r3, r3, #1
 800338e:	b2da      	uxtb	r2, r3
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8003396:	e03a      	b.n	800340e <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003398:	69fb      	ldr	r3, [r7, #28]
 800339a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800339e:	f043 0301 	orr.w	r3, r3, #1
 80033a2:	b2da      	uxtb	r2, r3
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80033aa:	68fa      	ldr	r2, [r7, #12]
 80033ac:	69fb      	ldr	r3, [r7, #28]
 80033ae:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80033b0:	69fb      	ldr	r3, [r7, #28]
 80033b2:	699b      	ldr	r3, [r3, #24]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d10a      	bne.n	80033ce <prvProcessReceivedCommands+0x116>
        __asm volatile
 80033b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033bc:	f383 8811 	msr	BASEPRI, r3
 80033c0:	f3bf 8f6f 	isb	sy
 80033c4:	f3bf 8f4f 	dsb	sy
 80033c8:	617b      	str	r3, [r7, #20]
    }
 80033ca:	bf00      	nop
 80033cc:	e7fe      	b.n	80033cc <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	699a      	ldr	r2, [r3, #24]
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	18d1      	adds	r1, r2, r3
 80033d6:	69bb      	ldr	r3, [r7, #24]
 80033d8:	69ba      	ldr	r2, [r7, #24]
 80033da:	69f8      	ldr	r0, [r7, #28]
 80033dc:	f7ff ff2a 	bl	8003234 <prvInsertTimerInActiveList>
                        break;
 80033e0:	e015      	b.n	800340e <prvProcessReceivedCommands+0x156>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80033e2:	69fb      	ldr	r3, [r7, #28]
 80033e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80033e8:	f003 0302 	and.w	r3, r3, #2
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d103      	bne.n	80033f8 <prvProcessReceivedCommands+0x140>
                            {
                                vPortFree( pxTimer );
 80033f0:	69f8      	ldr	r0, [r7, #28]
 80033f2:	f7fd fa0d 	bl	8000810 <vPortFree>
 80033f6:	e00a      	b.n	800340e <prvProcessReceivedCommands+0x156>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80033f8:	69fb      	ldr	r3, [r7, #28]
 80033fa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80033fe:	f023 0301 	bic.w	r3, r3, #1
 8003402:	b2da      	uxtb	r2, r3
 8003404:	69fb      	ldr	r3, [r7, #28]
 8003406:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800340a:	e000      	b.n	800340e <prvProcessReceivedCommands+0x156>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 800340c:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800340e:	4b08      	ldr	r3, [pc, #32]	; (8003430 <prvProcessReceivedCommands+0x178>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f107 0108 	add.w	r1, r7, #8
 8003416:	2200      	movs	r2, #0
 8003418:	4618      	mov	r0, r3
 800341a:	f7fe fa41 	bl	80018a0 <xQueueReceive>
 800341e:	4603      	mov	r3, r0
 8003420:	2b00      	cmp	r3, #0
 8003422:	f47f af4d 	bne.w	80032c0 <prvProcessReceivedCommands+0x8>
        }
    }
 8003426:	bf00      	nop
 8003428:	bf00      	nop
 800342a:	3720      	adds	r7, #32
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}
 8003430:	20013330 	.word	0x20013330

08003434 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8003434:	b580      	push	{r7, lr}
 8003436:	b082      	sub	sp, #8
 8003438:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800343a:	e009      	b.n	8003450 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800343c:	4b0e      	ldr	r3, [pc, #56]	; (8003478 <prvSwitchTimerLists+0x44>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	68db      	ldr	r3, [r3, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8003446:	f04f 31ff 	mov.w	r1, #4294967295
 800344a:	6838      	ldr	r0, [r7, #0]
 800344c:	f7ff fe1e 	bl	800308c <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003450:	4b09      	ldr	r3, [pc, #36]	; (8003478 <prvSwitchTimerLists+0x44>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d1f0      	bne.n	800343c <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 800345a:	4b07      	ldr	r3, [pc, #28]	; (8003478 <prvSwitchTimerLists+0x44>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8003460:	4b06      	ldr	r3, [pc, #24]	; (800347c <prvSwitchTimerLists+0x48>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a04      	ldr	r2, [pc, #16]	; (8003478 <prvSwitchTimerLists+0x44>)
 8003466:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8003468:	4a04      	ldr	r2, [pc, #16]	; (800347c <prvSwitchTimerLists+0x48>)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6013      	str	r3, [r2, #0]
    }
 800346e:	bf00      	nop
 8003470:	3708      	adds	r7, #8
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}
 8003476:	bf00      	nop
 8003478:	20013328 	.word	0x20013328
 800347c:	2001332c 	.word	0x2001332c

08003480 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8003480:	b580      	push	{r7, lr}
 8003482:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8003484:	f7fe f828 	bl	80014d8 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8003488:	4b12      	ldr	r3, [pc, #72]	; (80034d4 <prvCheckForValidListAndQueue+0x54>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d11d      	bne.n	80034cc <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8003490:	4811      	ldr	r0, [pc, #68]	; (80034d8 <prvCheckForValidListAndQueue+0x58>)
 8003492:	f7fd fb45 	bl	8000b20 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8003496:	4811      	ldr	r0, [pc, #68]	; (80034dc <prvCheckForValidListAndQueue+0x5c>)
 8003498:	f7fd fb42 	bl	8000b20 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800349c:	4b10      	ldr	r3, [pc, #64]	; (80034e0 <prvCheckForValidListAndQueue+0x60>)
 800349e:	4a0e      	ldr	r2, [pc, #56]	; (80034d8 <prvCheckForValidListAndQueue+0x58>)
 80034a0:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 80034a2:	4b10      	ldr	r3, [pc, #64]	; (80034e4 <prvCheckForValidListAndQueue+0x64>)
 80034a4:	4a0d      	ldr	r2, [pc, #52]	; (80034dc <prvCheckForValidListAndQueue+0x5c>)
 80034a6:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80034a8:	2200      	movs	r2, #0
 80034aa:	210c      	movs	r1, #12
 80034ac:	200a      	movs	r0, #10
 80034ae:	f7fe f985 	bl	80017bc <xQueueGenericCreate>
 80034b2:	4603      	mov	r3, r0
 80034b4:	4a07      	ldr	r2, [pc, #28]	; (80034d4 <prvCheckForValidListAndQueue+0x54>)
 80034b6:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 80034b8:	4b06      	ldr	r3, [pc, #24]	; (80034d4 <prvCheckForValidListAndQueue+0x54>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d005      	beq.n	80034cc <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80034c0:	4b04      	ldr	r3, [pc, #16]	; (80034d4 <prvCheckForValidListAndQueue+0x54>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4908      	ldr	r1, [pc, #32]	; (80034e8 <prvCheckForValidListAndQueue+0x68>)
 80034c6:	4618      	mov	r0, r3
 80034c8:	f7fe fb58 	bl	8001b7c <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80034cc:	f7fe f834 	bl	8001538 <vPortExitCritical>
    }
 80034d0:	bf00      	nop
 80034d2:	bd80      	pop	{r7, pc}
 80034d4:	20013330 	.word	0x20013330
 80034d8:	20013300 	.word	0x20013300
 80034dc:	20013314 	.word	0x20013314
 80034e0:	20013328 	.word	0x20013328
 80034e4:	2001332c 	.word	0x2001332c
 80034e8:	08007818 	.word	0x08007818

080034ec <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80034f0:	4b11      	ldr	r3, [pc, #68]	; (8003538 <MX_USART2_UART_Init+0x4c>)
 80034f2:	4a12      	ldr	r2, [pc, #72]	; (800353c <MX_USART2_UART_Init+0x50>)
 80034f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80034f6:	4b10      	ldr	r3, [pc, #64]	; (8003538 <MX_USART2_UART_Init+0x4c>)
 80034f8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80034fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80034fe:	4b0e      	ldr	r3, [pc, #56]	; (8003538 <MX_USART2_UART_Init+0x4c>)
 8003500:	2200      	movs	r2, #0
 8003502:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003504:	4b0c      	ldr	r3, [pc, #48]	; (8003538 <MX_USART2_UART_Init+0x4c>)
 8003506:	2200      	movs	r2, #0
 8003508:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800350a:	4b0b      	ldr	r3, [pc, #44]	; (8003538 <MX_USART2_UART_Init+0x4c>)
 800350c:	2200      	movs	r2, #0
 800350e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003510:	4b09      	ldr	r3, [pc, #36]	; (8003538 <MX_USART2_UART_Init+0x4c>)
 8003512:	220c      	movs	r2, #12
 8003514:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003516:	4b08      	ldr	r3, [pc, #32]	; (8003538 <MX_USART2_UART_Init+0x4c>)
 8003518:	2200      	movs	r2, #0
 800351a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800351c:	4b06      	ldr	r3, [pc, #24]	; (8003538 <MX_USART2_UART_Init+0x4c>)
 800351e:	2200      	movs	r2, #0
 8003520:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003522:	4805      	ldr	r0, [pc, #20]	; (8003538 <MX_USART2_UART_Init+0x4c>)
 8003524:	f001 fd72 	bl	800500c <HAL_UART_Init>
 8003528:	4603      	mov	r3, r0
 800352a:	2b00      	cmp	r3, #0
 800352c:	d001      	beq.n	8003532 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800352e:	f7fd fea1 	bl	8001274 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003532:	bf00      	nop
 8003534:	bd80      	pop	{r7, pc}
 8003536:	bf00      	nop
 8003538:	2001333c 	.word	0x2001333c
 800353c:	40004400 	.word	0x40004400

08003540 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003544:	4b11      	ldr	r3, [pc, #68]	; (800358c <MX_USART3_UART_Init+0x4c>)
 8003546:	4a12      	ldr	r2, [pc, #72]	; (8003590 <MX_USART3_UART_Init+0x50>)
 8003548:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800354a:	4b10      	ldr	r3, [pc, #64]	; (800358c <MX_USART3_UART_Init+0x4c>)
 800354c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003550:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003552:	4b0e      	ldr	r3, [pc, #56]	; (800358c <MX_USART3_UART_Init+0x4c>)
 8003554:	2200      	movs	r2, #0
 8003556:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003558:	4b0c      	ldr	r3, [pc, #48]	; (800358c <MX_USART3_UART_Init+0x4c>)
 800355a:	2200      	movs	r2, #0
 800355c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800355e:	4b0b      	ldr	r3, [pc, #44]	; (800358c <MX_USART3_UART_Init+0x4c>)
 8003560:	2200      	movs	r2, #0
 8003562:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003564:	4b09      	ldr	r3, [pc, #36]	; (800358c <MX_USART3_UART_Init+0x4c>)
 8003566:	220c      	movs	r2, #12
 8003568:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800356a:	4b08      	ldr	r3, [pc, #32]	; (800358c <MX_USART3_UART_Init+0x4c>)
 800356c:	2200      	movs	r2, #0
 800356e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003570:	4b06      	ldr	r3, [pc, #24]	; (800358c <MX_USART3_UART_Init+0x4c>)
 8003572:	2200      	movs	r2, #0
 8003574:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003576:	4805      	ldr	r0, [pc, #20]	; (800358c <MX_USART3_UART_Init+0x4c>)
 8003578:	f001 fd48 	bl	800500c <HAL_UART_Init>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d001      	beq.n	8003586 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003582:	f7fd fe77 	bl	8001274 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003586:	bf00      	nop
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	20013380 	.word	0x20013380
 8003590:	40004800 	.word	0x40004800

08003594 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b08c      	sub	sp, #48	; 0x30
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800359c:	f107 031c 	add.w	r3, r7, #28
 80035a0:	2200      	movs	r2, #0
 80035a2:	601a      	str	r2, [r3, #0]
 80035a4:	605a      	str	r2, [r3, #4]
 80035a6:	609a      	str	r2, [r3, #8]
 80035a8:	60da      	str	r2, [r3, #12]
 80035aa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a36      	ldr	r2, [pc, #216]	; (800368c <HAL_UART_MspInit+0xf8>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d12c      	bne.n	8003610 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80035b6:	2300      	movs	r3, #0
 80035b8:	61bb      	str	r3, [r7, #24]
 80035ba:	4b35      	ldr	r3, [pc, #212]	; (8003690 <HAL_UART_MspInit+0xfc>)
 80035bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035be:	4a34      	ldr	r2, [pc, #208]	; (8003690 <HAL_UART_MspInit+0xfc>)
 80035c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035c4:	6413      	str	r3, [r2, #64]	; 0x40
 80035c6:	4b32      	ldr	r3, [pc, #200]	; (8003690 <HAL_UART_MspInit+0xfc>)
 80035c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035ce:	61bb      	str	r3, [r7, #24]
 80035d0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035d2:	2300      	movs	r3, #0
 80035d4:	617b      	str	r3, [r7, #20]
 80035d6:	4b2e      	ldr	r3, [pc, #184]	; (8003690 <HAL_UART_MspInit+0xfc>)
 80035d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035da:	4a2d      	ldr	r2, [pc, #180]	; (8003690 <HAL_UART_MspInit+0xfc>)
 80035dc:	f043 0301 	orr.w	r3, r3, #1
 80035e0:	6313      	str	r3, [r2, #48]	; 0x30
 80035e2:	4b2b      	ldr	r3, [pc, #172]	; (8003690 <HAL_UART_MspInit+0xfc>)
 80035e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e6:	f003 0301 	and.w	r3, r3, #1
 80035ea:	617b      	str	r3, [r7, #20]
 80035ec:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80035ee:	230c      	movs	r3, #12
 80035f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035f2:	2302      	movs	r3, #2
 80035f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035f6:	2300      	movs	r3, #0
 80035f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035fa:	2303      	movs	r3, #3
 80035fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80035fe:	2307      	movs	r3, #7
 8003600:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003602:	f107 031c 	add.w	r3, r7, #28
 8003606:	4619      	mov	r1, r3
 8003608:	4822      	ldr	r0, [pc, #136]	; (8003694 <HAL_UART_MspInit+0x100>)
 800360a:	f000 fa29 	bl	8003a60 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800360e:	e039      	b.n	8003684 <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART3)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a20      	ldr	r2, [pc, #128]	; (8003698 <HAL_UART_MspInit+0x104>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d134      	bne.n	8003684 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART3_CLK_ENABLE();
 800361a:	2300      	movs	r3, #0
 800361c:	613b      	str	r3, [r7, #16]
 800361e:	4b1c      	ldr	r3, [pc, #112]	; (8003690 <HAL_UART_MspInit+0xfc>)
 8003620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003622:	4a1b      	ldr	r2, [pc, #108]	; (8003690 <HAL_UART_MspInit+0xfc>)
 8003624:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003628:	6413      	str	r3, [r2, #64]	; 0x40
 800362a:	4b19      	ldr	r3, [pc, #100]	; (8003690 <HAL_UART_MspInit+0xfc>)
 800362c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800362e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003632:	613b      	str	r3, [r7, #16]
 8003634:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003636:	2300      	movs	r3, #0
 8003638:	60fb      	str	r3, [r7, #12]
 800363a:	4b15      	ldr	r3, [pc, #84]	; (8003690 <HAL_UART_MspInit+0xfc>)
 800363c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363e:	4a14      	ldr	r2, [pc, #80]	; (8003690 <HAL_UART_MspInit+0xfc>)
 8003640:	f043 0302 	orr.w	r3, r3, #2
 8003644:	6313      	str	r3, [r2, #48]	; 0x30
 8003646:	4b12      	ldr	r3, [pc, #72]	; (8003690 <HAL_UART_MspInit+0xfc>)
 8003648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800364a:	f003 0302 	and.w	r3, r3, #2
 800364e:	60fb      	str	r3, [r7, #12]
 8003650:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003652:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003656:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003658:	2302      	movs	r3, #2
 800365a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800365c:	2300      	movs	r3, #0
 800365e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003660:	2303      	movs	r3, #3
 8003662:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003664:	2307      	movs	r3, #7
 8003666:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003668:	f107 031c 	add.w	r3, r7, #28
 800366c:	4619      	mov	r1, r3
 800366e:	480b      	ldr	r0, [pc, #44]	; (800369c <HAL_UART_MspInit+0x108>)
 8003670:	f000 f9f6 	bl	8003a60 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003674:	2200      	movs	r2, #0
 8003676:	2100      	movs	r1, #0
 8003678:	2027      	movs	r0, #39	; 0x27
 800367a:	f000 f935 	bl	80038e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800367e:	2027      	movs	r0, #39	; 0x27
 8003680:	f000 f94e 	bl	8003920 <HAL_NVIC_EnableIRQ>
}
 8003684:	bf00      	nop
 8003686:	3730      	adds	r7, #48	; 0x30
 8003688:	46bd      	mov	sp, r7
 800368a:	bd80      	pop	{r7, pc}
 800368c:	40004400 	.word	0x40004400
 8003690:	40023800 	.word	0x40023800
 8003694:	40020000 	.word	0x40020000
 8003698:	40004800 	.word	0x40004800
 800369c:	40020400 	.word	0x40020400

080036a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80036a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80036d8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80036a4:	480d      	ldr	r0, [pc, #52]	; (80036dc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80036a6:	490e      	ldr	r1, [pc, #56]	; (80036e0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80036a8:	4a0e      	ldr	r2, [pc, #56]	; (80036e4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80036aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80036ac:	e002      	b.n	80036b4 <LoopCopyDataInit>

080036ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80036ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80036b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80036b2:	3304      	adds	r3, #4

080036b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80036b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80036b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80036b8:	d3f9      	bcc.n	80036ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80036ba:	4a0b      	ldr	r2, [pc, #44]	; (80036e8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80036bc:	4c0b      	ldr	r4, [pc, #44]	; (80036ec <LoopFillZerobss+0x26>)
  movs r3, #0
 80036be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80036c0:	e001      	b.n	80036c6 <LoopFillZerobss>

080036c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80036c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80036c4:	3204      	adds	r2, #4

080036c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80036c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80036c8:	d3fb      	bcc.n	80036c2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80036ca:	f7fe fce5 	bl	8002098 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80036ce:	f002 fd1b 	bl	8006108 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80036d2:	f7fd fbb3 	bl	8000e3c <main>
  bx  lr    
 80036d6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80036d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80036dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80036e0:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80036e4:	08007990 	.word	0x08007990
  ldr r2, =_sbss
 80036e8:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80036ec:	200133d8 	.word	0x200133d8

080036f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80036f0:	e7fe      	b.n	80036f0 <ADC_IRQHandler>
	...

080036f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80036f8:	4b0e      	ldr	r3, [pc, #56]	; (8003734 <HAL_Init+0x40>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a0d      	ldr	r2, [pc, #52]	; (8003734 <HAL_Init+0x40>)
 80036fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003702:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003704:	4b0b      	ldr	r3, [pc, #44]	; (8003734 <HAL_Init+0x40>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a0a      	ldr	r2, [pc, #40]	; (8003734 <HAL_Init+0x40>)
 800370a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800370e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003710:	4b08      	ldr	r3, [pc, #32]	; (8003734 <HAL_Init+0x40>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a07      	ldr	r2, [pc, #28]	; (8003734 <HAL_Init+0x40>)
 8003716:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800371a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800371c:	2003      	movs	r0, #3
 800371e:	f000 f8d8 	bl	80038d2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003722:	200f      	movs	r0, #15
 8003724:	f7fe fb52 	bl	8001dcc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003728:	f7fe fb28 	bl	8001d7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800372c:	2300      	movs	r3, #0
}
 800372e:	4618      	mov	r0, r3
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop
 8003734:	40023c00 	.word	0x40023c00

08003738 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003738:	b480      	push	{r7}
 800373a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800373c:	4b06      	ldr	r3, [pc, #24]	; (8003758 <HAL_IncTick+0x20>)
 800373e:	781b      	ldrb	r3, [r3, #0]
 8003740:	461a      	mov	r2, r3
 8003742:	4b06      	ldr	r3, [pc, #24]	; (800375c <HAL_IncTick+0x24>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4413      	add	r3, r2
 8003748:	4a04      	ldr	r2, [pc, #16]	; (800375c <HAL_IncTick+0x24>)
 800374a:	6013      	str	r3, [r2, #0]
}
 800374c:	bf00      	nop
 800374e:	46bd      	mov	sp, r7
 8003750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003754:	4770      	bx	lr
 8003756:	bf00      	nop
 8003758:	20000010 	.word	0x20000010
 800375c:	200133c4 	.word	0x200133c4

08003760 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003760:	b480      	push	{r7}
 8003762:	af00      	add	r7, sp, #0
  return uwTick;
 8003764:	4b03      	ldr	r3, [pc, #12]	; (8003774 <HAL_GetTick+0x14>)
 8003766:	681b      	ldr	r3, [r3, #0]
}
 8003768:	4618      	mov	r0, r3
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr
 8003772:	bf00      	nop
 8003774:	200133c4 	.word	0x200133c4

08003778 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003778:	b480      	push	{r7}
 800377a:	b085      	sub	sp, #20
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	f003 0307 	and.w	r3, r3, #7
 8003786:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003788:	4b0c      	ldr	r3, [pc, #48]	; (80037bc <__NVIC_SetPriorityGrouping+0x44>)
 800378a:	68db      	ldr	r3, [r3, #12]
 800378c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800378e:	68ba      	ldr	r2, [r7, #8]
 8003790:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003794:	4013      	ands	r3, r2
 8003796:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80037a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037aa:	4a04      	ldr	r2, [pc, #16]	; (80037bc <__NVIC_SetPriorityGrouping+0x44>)
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	60d3      	str	r3, [r2, #12]
}
 80037b0:	bf00      	nop
 80037b2:	3714      	adds	r7, #20
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr
 80037bc:	e000ed00 	.word	0xe000ed00

080037c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80037c0:	b480      	push	{r7}
 80037c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037c4:	4b04      	ldr	r3, [pc, #16]	; (80037d8 <__NVIC_GetPriorityGrouping+0x18>)
 80037c6:	68db      	ldr	r3, [r3, #12]
 80037c8:	0a1b      	lsrs	r3, r3, #8
 80037ca:	f003 0307 	and.w	r3, r3, #7
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	46bd      	mov	sp, r7
 80037d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d6:	4770      	bx	lr
 80037d8:	e000ed00 	.word	0xe000ed00

080037dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037dc:	b480      	push	{r7}
 80037de:	b083      	sub	sp, #12
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	4603      	mov	r3, r0
 80037e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	db0b      	blt.n	8003806 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037ee:	79fb      	ldrb	r3, [r7, #7]
 80037f0:	f003 021f 	and.w	r2, r3, #31
 80037f4:	4907      	ldr	r1, [pc, #28]	; (8003814 <__NVIC_EnableIRQ+0x38>)
 80037f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037fa:	095b      	lsrs	r3, r3, #5
 80037fc:	2001      	movs	r0, #1
 80037fe:	fa00 f202 	lsl.w	r2, r0, r2
 8003802:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003806:	bf00      	nop
 8003808:	370c      	adds	r7, #12
 800380a:	46bd      	mov	sp, r7
 800380c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003810:	4770      	bx	lr
 8003812:	bf00      	nop
 8003814:	e000e100 	.word	0xe000e100

08003818 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003818:	b480      	push	{r7}
 800381a:	b083      	sub	sp, #12
 800381c:	af00      	add	r7, sp, #0
 800381e:	4603      	mov	r3, r0
 8003820:	6039      	str	r1, [r7, #0]
 8003822:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003824:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003828:	2b00      	cmp	r3, #0
 800382a:	db0a      	blt.n	8003842 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	b2da      	uxtb	r2, r3
 8003830:	490c      	ldr	r1, [pc, #48]	; (8003864 <__NVIC_SetPriority+0x4c>)
 8003832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003836:	0112      	lsls	r2, r2, #4
 8003838:	b2d2      	uxtb	r2, r2
 800383a:	440b      	add	r3, r1
 800383c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003840:	e00a      	b.n	8003858 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	b2da      	uxtb	r2, r3
 8003846:	4908      	ldr	r1, [pc, #32]	; (8003868 <__NVIC_SetPriority+0x50>)
 8003848:	79fb      	ldrb	r3, [r7, #7]
 800384a:	f003 030f 	and.w	r3, r3, #15
 800384e:	3b04      	subs	r3, #4
 8003850:	0112      	lsls	r2, r2, #4
 8003852:	b2d2      	uxtb	r2, r2
 8003854:	440b      	add	r3, r1
 8003856:	761a      	strb	r2, [r3, #24]
}
 8003858:	bf00      	nop
 800385a:	370c      	adds	r7, #12
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr
 8003864:	e000e100 	.word	0xe000e100
 8003868:	e000ed00 	.word	0xe000ed00

0800386c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800386c:	b480      	push	{r7}
 800386e:	b089      	sub	sp, #36	; 0x24
 8003870:	af00      	add	r7, sp, #0
 8003872:	60f8      	str	r0, [r7, #12]
 8003874:	60b9      	str	r1, [r7, #8]
 8003876:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	f003 0307 	and.w	r3, r3, #7
 800387e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003880:	69fb      	ldr	r3, [r7, #28]
 8003882:	f1c3 0307 	rsb	r3, r3, #7
 8003886:	2b04      	cmp	r3, #4
 8003888:	bf28      	it	cs
 800388a:	2304      	movcs	r3, #4
 800388c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800388e:	69fb      	ldr	r3, [r7, #28]
 8003890:	3304      	adds	r3, #4
 8003892:	2b06      	cmp	r3, #6
 8003894:	d902      	bls.n	800389c <NVIC_EncodePriority+0x30>
 8003896:	69fb      	ldr	r3, [r7, #28]
 8003898:	3b03      	subs	r3, #3
 800389a:	e000      	b.n	800389e <NVIC_EncodePriority+0x32>
 800389c:	2300      	movs	r3, #0
 800389e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038a0:	f04f 32ff 	mov.w	r2, #4294967295
 80038a4:	69bb      	ldr	r3, [r7, #24]
 80038a6:	fa02 f303 	lsl.w	r3, r2, r3
 80038aa:	43da      	mvns	r2, r3
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	401a      	ands	r2, r3
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038b4:	f04f 31ff 	mov.w	r1, #4294967295
 80038b8:	697b      	ldr	r3, [r7, #20]
 80038ba:	fa01 f303 	lsl.w	r3, r1, r3
 80038be:	43d9      	mvns	r1, r3
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038c4:	4313      	orrs	r3, r2
         );
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	3724      	adds	r7, #36	; 0x24
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr

080038d2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038d2:	b580      	push	{r7, lr}
 80038d4:	b082      	sub	sp, #8
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f7ff ff4c 	bl	8003778 <__NVIC_SetPriorityGrouping>
}
 80038e0:	bf00      	nop
 80038e2:	3708      	adds	r7, #8
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}

080038e8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b086      	sub	sp, #24
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	4603      	mov	r3, r0
 80038f0:	60b9      	str	r1, [r7, #8]
 80038f2:	607a      	str	r2, [r7, #4]
 80038f4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80038f6:	2300      	movs	r3, #0
 80038f8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80038fa:	f7ff ff61 	bl	80037c0 <__NVIC_GetPriorityGrouping>
 80038fe:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003900:	687a      	ldr	r2, [r7, #4]
 8003902:	68b9      	ldr	r1, [r7, #8]
 8003904:	6978      	ldr	r0, [r7, #20]
 8003906:	f7ff ffb1 	bl	800386c <NVIC_EncodePriority>
 800390a:	4602      	mov	r2, r0
 800390c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003910:	4611      	mov	r1, r2
 8003912:	4618      	mov	r0, r3
 8003914:	f7ff ff80 	bl	8003818 <__NVIC_SetPriority>
}
 8003918:	bf00      	nop
 800391a:	3718      	adds	r7, #24
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}

08003920 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b082      	sub	sp, #8
 8003924:	af00      	add	r7, sp, #0
 8003926:	4603      	mov	r3, r0
 8003928:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800392a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800392e:	4618      	mov	r0, r3
 8003930:	f7ff ff54 	bl	80037dc <__NVIC_EnableIRQ>
}
 8003934:	bf00      	nop
 8003936:	3708      	adds	r7, #8
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}

0800393c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b084      	sub	sp, #16
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003948:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800394a:	f7ff ff09 	bl	8003760 <HAL_GetTick>
 800394e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003956:	b2db      	uxtb	r3, r3
 8003958:	2b02      	cmp	r3, #2
 800395a:	d008      	beq.n	800396e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2280      	movs	r2, #128	; 0x80
 8003960:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2200      	movs	r2, #0
 8003966:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e052      	b.n	8003a14 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f022 0216 	bic.w	r2, r2, #22
 800397c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	695a      	ldr	r2, [r3, #20]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800398c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003992:	2b00      	cmp	r3, #0
 8003994:	d103      	bne.n	800399e <HAL_DMA_Abort+0x62>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800399a:	2b00      	cmp	r3, #0
 800399c:	d007      	beq.n	80039ae <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f022 0208 	bic.w	r2, r2, #8
 80039ac:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f022 0201 	bic.w	r2, r2, #1
 80039bc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039be:	e013      	b.n	80039e8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80039c0:	f7ff fece 	bl	8003760 <HAL_GetTick>
 80039c4:	4602      	mov	r2, r0
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	2b05      	cmp	r3, #5
 80039cc:	d90c      	bls.n	80039e8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2220      	movs	r2, #32
 80039d2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2203      	movs	r2, #3
 80039d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2200      	movs	r2, #0
 80039e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80039e4:	2303      	movs	r3, #3
 80039e6:	e015      	b.n	8003a14 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f003 0301 	and.w	r3, r3, #1
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d1e4      	bne.n	80039c0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039fa:	223f      	movs	r2, #63	; 0x3f
 80039fc:	409a      	lsls	r2, r3
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2201      	movs	r2, #1
 8003a06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003a12:	2300      	movs	r3, #0
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	3710      	adds	r7, #16
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}

08003a1c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b083      	sub	sp, #12
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	2b02      	cmp	r3, #2
 8003a2e:	d004      	beq.n	8003a3a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2280      	movs	r2, #128	; 0x80
 8003a34:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e00c      	b.n	8003a54 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2205      	movs	r2, #5
 8003a3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f022 0201 	bic.w	r2, r2, #1
 8003a50:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003a52:	2300      	movs	r3, #0
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	370c      	adds	r7, #12
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr

08003a60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b089      	sub	sp, #36	; 0x24
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003a72:	2300      	movs	r3, #0
 8003a74:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a76:	2300      	movs	r3, #0
 8003a78:	61fb      	str	r3, [r7, #28]
 8003a7a:	e16b      	b.n	8003d54 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	fa02 f303 	lsl.w	r3, r2, r3
 8003a84:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	697a      	ldr	r2, [r7, #20]
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003a90:	693a      	ldr	r2, [r7, #16]
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	429a      	cmp	r2, r3
 8003a96:	f040 815a 	bne.w	8003d4e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	f003 0303 	and.w	r3, r3, #3
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d005      	beq.n	8003ab2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003aae:	2b02      	cmp	r3, #2
 8003ab0:	d130      	bne.n	8003b14 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ab8:	69fb      	ldr	r3, [r7, #28]
 8003aba:	005b      	lsls	r3, r3, #1
 8003abc:	2203      	movs	r2, #3
 8003abe:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac2:	43db      	mvns	r3, r3
 8003ac4:	69ba      	ldr	r2, [r7, #24]
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	68da      	ldr	r2, [r3, #12]
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	005b      	lsls	r3, r3, #1
 8003ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad6:	69ba      	ldr	r2, [r7, #24]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	69ba      	ldr	r2, [r7, #24]
 8003ae0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ae8:	2201      	movs	r2, #1
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	fa02 f303 	lsl.w	r3, r2, r3
 8003af0:	43db      	mvns	r3, r3
 8003af2:	69ba      	ldr	r2, [r7, #24]
 8003af4:	4013      	ands	r3, r2
 8003af6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	091b      	lsrs	r3, r3, #4
 8003afe:	f003 0201 	and.w	r2, r3, #1
 8003b02:	69fb      	ldr	r3, [r7, #28]
 8003b04:	fa02 f303 	lsl.w	r3, r2, r3
 8003b08:	69ba      	ldr	r2, [r7, #24]
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	69ba      	ldr	r2, [r7, #24]
 8003b12:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f003 0303 	and.w	r3, r3, #3
 8003b1c:	2b03      	cmp	r3, #3
 8003b1e:	d017      	beq.n	8003b50 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003b26:	69fb      	ldr	r3, [r7, #28]
 8003b28:	005b      	lsls	r3, r3, #1
 8003b2a:	2203      	movs	r2, #3
 8003b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b30:	43db      	mvns	r3, r3
 8003b32:	69ba      	ldr	r2, [r7, #24]
 8003b34:	4013      	ands	r3, r2
 8003b36:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	689a      	ldr	r2, [r3, #8]
 8003b3c:	69fb      	ldr	r3, [r7, #28]
 8003b3e:	005b      	lsls	r3, r3, #1
 8003b40:	fa02 f303 	lsl.w	r3, r2, r3
 8003b44:	69ba      	ldr	r2, [r7, #24]
 8003b46:	4313      	orrs	r3, r2
 8003b48:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	69ba      	ldr	r2, [r7, #24]
 8003b4e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	f003 0303 	and.w	r3, r3, #3
 8003b58:	2b02      	cmp	r3, #2
 8003b5a:	d123      	bne.n	8003ba4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003b5c:	69fb      	ldr	r3, [r7, #28]
 8003b5e:	08da      	lsrs	r2, r3, #3
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	3208      	adds	r2, #8
 8003b64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b68:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003b6a:	69fb      	ldr	r3, [r7, #28]
 8003b6c:	f003 0307 	and.w	r3, r3, #7
 8003b70:	009b      	lsls	r3, r3, #2
 8003b72:	220f      	movs	r2, #15
 8003b74:	fa02 f303 	lsl.w	r3, r2, r3
 8003b78:	43db      	mvns	r3, r3
 8003b7a:	69ba      	ldr	r2, [r7, #24]
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	691a      	ldr	r2, [r3, #16]
 8003b84:	69fb      	ldr	r3, [r7, #28]
 8003b86:	f003 0307 	and.w	r3, r3, #7
 8003b8a:	009b      	lsls	r3, r3, #2
 8003b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b90:	69ba      	ldr	r2, [r7, #24]
 8003b92:	4313      	orrs	r3, r2
 8003b94:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	08da      	lsrs	r2, r3, #3
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	3208      	adds	r2, #8
 8003b9e:	69b9      	ldr	r1, [r7, #24]
 8003ba0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003baa:	69fb      	ldr	r3, [r7, #28]
 8003bac:	005b      	lsls	r3, r3, #1
 8003bae:	2203      	movs	r2, #3
 8003bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb4:	43db      	mvns	r3, r3
 8003bb6:	69ba      	ldr	r2, [r7, #24]
 8003bb8:	4013      	ands	r3, r2
 8003bba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	f003 0203 	and.w	r2, r3, #3
 8003bc4:	69fb      	ldr	r3, [r7, #28]
 8003bc6:	005b      	lsls	r3, r3, #1
 8003bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bcc:	69ba      	ldr	r2, [r7, #24]
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	69ba      	ldr	r2, [r7, #24]
 8003bd6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	f000 80b4 	beq.w	8003d4e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003be6:	2300      	movs	r3, #0
 8003be8:	60fb      	str	r3, [r7, #12]
 8003bea:	4b60      	ldr	r3, [pc, #384]	; (8003d6c <HAL_GPIO_Init+0x30c>)
 8003bec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bee:	4a5f      	ldr	r2, [pc, #380]	; (8003d6c <HAL_GPIO_Init+0x30c>)
 8003bf0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003bf4:	6453      	str	r3, [r2, #68]	; 0x44
 8003bf6:	4b5d      	ldr	r3, [pc, #372]	; (8003d6c <HAL_GPIO_Init+0x30c>)
 8003bf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bfa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003bfe:	60fb      	str	r3, [r7, #12]
 8003c00:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c02:	4a5b      	ldr	r2, [pc, #364]	; (8003d70 <HAL_GPIO_Init+0x310>)
 8003c04:	69fb      	ldr	r3, [r7, #28]
 8003c06:	089b      	lsrs	r3, r3, #2
 8003c08:	3302      	adds	r3, #2
 8003c0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003c10:	69fb      	ldr	r3, [r7, #28]
 8003c12:	f003 0303 	and.w	r3, r3, #3
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	220f      	movs	r2, #15
 8003c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1e:	43db      	mvns	r3, r3
 8003c20:	69ba      	ldr	r2, [r7, #24]
 8003c22:	4013      	ands	r3, r2
 8003c24:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	4a52      	ldr	r2, [pc, #328]	; (8003d74 <HAL_GPIO_Init+0x314>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d02b      	beq.n	8003c86 <HAL_GPIO_Init+0x226>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	4a51      	ldr	r2, [pc, #324]	; (8003d78 <HAL_GPIO_Init+0x318>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d025      	beq.n	8003c82 <HAL_GPIO_Init+0x222>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	4a50      	ldr	r2, [pc, #320]	; (8003d7c <HAL_GPIO_Init+0x31c>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d01f      	beq.n	8003c7e <HAL_GPIO_Init+0x21e>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	4a4f      	ldr	r2, [pc, #316]	; (8003d80 <HAL_GPIO_Init+0x320>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d019      	beq.n	8003c7a <HAL_GPIO_Init+0x21a>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	4a4e      	ldr	r2, [pc, #312]	; (8003d84 <HAL_GPIO_Init+0x324>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d013      	beq.n	8003c76 <HAL_GPIO_Init+0x216>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	4a4d      	ldr	r2, [pc, #308]	; (8003d88 <HAL_GPIO_Init+0x328>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d00d      	beq.n	8003c72 <HAL_GPIO_Init+0x212>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	4a4c      	ldr	r2, [pc, #304]	; (8003d8c <HAL_GPIO_Init+0x32c>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d007      	beq.n	8003c6e <HAL_GPIO_Init+0x20e>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	4a4b      	ldr	r2, [pc, #300]	; (8003d90 <HAL_GPIO_Init+0x330>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d101      	bne.n	8003c6a <HAL_GPIO_Init+0x20a>
 8003c66:	2307      	movs	r3, #7
 8003c68:	e00e      	b.n	8003c88 <HAL_GPIO_Init+0x228>
 8003c6a:	2308      	movs	r3, #8
 8003c6c:	e00c      	b.n	8003c88 <HAL_GPIO_Init+0x228>
 8003c6e:	2306      	movs	r3, #6
 8003c70:	e00a      	b.n	8003c88 <HAL_GPIO_Init+0x228>
 8003c72:	2305      	movs	r3, #5
 8003c74:	e008      	b.n	8003c88 <HAL_GPIO_Init+0x228>
 8003c76:	2304      	movs	r3, #4
 8003c78:	e006      	b.n	8003c88 <HAL_GPIO_Init+0x228>
 8003c7a:	2303      	movs	r3, #3
 8003c7c:	e004      	b.n	8003c88 <HAL_GPIO_Init+0x228>
 8003c7e:	2302      	movs	r3, #2
 8003c80:	e002      	b.n	8003c88 <HAL_GPIO_Init+0x228>
 8003c82:	2301      	movs	r3, #1
 8003c84:	e000      	b.n	8003c88 <HAL_GPIO_Init+0x228>
 8003c86:	2300      	movs	r3, #0
 8003c88:	69fa      	ldr	r2, [r7, #28]
 8003c8a:	f002 0203 	and.w	r2, r2, #3
 8003c8e:	0092      	lsls	r2, r2, #2
 8003c90:	4093      	lsls	r3, r2
 8003c92:	69ba      	ldr	r2, [r7, #24]
 8003c94:	4313      	orrs	r3, r2
 8003c96:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c98:	4935      	ldr	r1, [pc, #212]	; (8003d70 <HAL_GPIO_Init+0x310>)
 8003c9a:	69fb      	ldr	r3, [r7, #28]
 8003c9c:	089b      	lsrs	r3, r3, #2
 8003c9e:	3302      	adds	r3, #2
 8003ca0:	69ba      	ldr	r2, [r7, #24]
 8003ca2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003ca6:	4b3b      	ldr	r3, [pc, #236]	; (8003d94 <HAL_GPIO_Init+0x334>)
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cac:	693b      	ldr	r3, [r7, #16]
 8003cae:	43db      	mvns	r3, r3
 8003cb0:	69ba      	ldr	r2, [r7, #24]
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d003      	beq.n	8003cca <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003cc2:	69ba      	ldr	r2, [r7, #24]
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003cca:	4a32      	ldr	r2, [pc, #200]	; (8003d94 <HAL_GPIO_Init+0x334>)
 8003ccc:	69bb      	ldr	r3, [r7, #24]
 8003cce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003cd0:	4b30      	ldr	r3, [pc, #192]	; (8003d94 <HAL_GPIO_Init+0x334>)
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	43db      	mvns	r3, r3
 8003cda:	69ba      	ldr	r2, [r7, #24]
 8003cdc:	4013      	ands	r3, r2
 8003cde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d003      	beq.n	8003cf4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003cec:	69ba      	ldr	r2, [r7, #24]
 8003cee:	693b      	ldr	r3, [r7, #16]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003cf4:	4a27      	ldr	r2, [pc, #156]	; (8003d94 <HAL_GPIO_Init+0x334>)
 8003cf6:	69bb      	ldr	r3, [r7, #24]
 8003cf8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003cfa:	4b26      	ldr	r3, [pc, #152]	; (8003d94 <HAL_GPIO_Init+0x334>)
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	43db      	mvns	r3, r3
 8003d04:	69ba      	ldr	r2, [r7, #24]
 8003d06:	4013      	ands	r3, r2
 8003d08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d003      	beq.n	8003d1e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003d16:	69ba      	ldr	r2, [r7, #24]
 8003d18:	693b      	ldr	r3, [r7, #16]
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003d1e:	4a1d      	ldr	r2, [pc, #116]	; (8003d94 <HAL_GPIO_Init+0x334>)
 8003d20:	69bb      	ldr	r3, [r7, #24]
 8003d22:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d24:	4b1b      	ldr	r3, [pc, #108]	; (8003d94 <HAL_GPIO_Init+0x334>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	43db      	mvns	r3, r3
 8003d2e:	69ba      	ldr	r2, [r7, #24]
 8003d30:	4013      	ands	r3, r2
 8003d32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d003      	beq.n	8003d48 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003d40:	69ba      	ldr	r2, [r7, #24]
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	4313      	orrs	r3, r2
 8003d46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003d48:	4a12      	ldr	r2, [pc, #72]	; (8003d94 <HAL_GPIO_Init+0x334>)
 8003d4a:	69bb      	ldr	r3, [r7, #24]
 8003d4c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d4e:	69fb      	ldr	r3, [r7, #28]
 8003d50:	3301      	adds	r3, #1
 8003d52:	61fb      	str	r3, [r7, #28]
 8003d54:	69fb      	ldr	r3, [r7, #28]
 8003d56:	2b0f      	cmp	r3, #15
 8003d58:	f67f ae90 	bls.w	8003a7c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003d5c:	bf00      	nop
 8003d5e:	bf00      	nop
 8003d60:	3724      	adds	r7, #36	; 0x24
 8003d62:	46bd      	mov	sp, r7
 8003d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d68:	4770      	bx	lr
 8003d6a:	bf00      	nop
 8003d6c:	40023800 	.word	0x40023800
 8003d70:	40013800 	.word	0x40013800
 8003d74:	40020000 	.word	0x40020000
 8003d78:	40020400 	.word	0x40020400
 8003d7c:	40020800 	.word	0x40020800
 8003d80:	40020c00 	.word	0x40020c00
 8003d84:	40021000 	.word	0x40021000
 8003d88:	40021400 	.word	0x40021400
 8003d8c:	40021800 	.word	0x40021800
 8003d90:	40021c00 	.word	0x40021c00
 8003d94:	40013c00 	.word	0x40013c00

08003d98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b083      	sub	sp, #12
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
 8003da0:	460b      	mov	r3, r1
 8003da2:	807b      	strh	r3, [r7, #2]
 8003da4:	4613      	mov	r3, r2
 8003da6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003da8:	787b      	ldrb	r3, [r7, #1]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d003      	beq.n	8003db6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003dae:	887a      	ldrh	r2, [r7, #2]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003db4:	e003      	b.n	8003dbe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003db6:	887b      	ldrh	r3, [r7, #2]
 8003db8:	041a      	lsls	r2, r3, #16
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	619a      	str	r2, [r3, #24]
}
 8003dbe:	bf00      	nop
 8003dc0:	370c      	adds	r7, #12
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc8:	4770      	bx	lr
	...

08003dcc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b084      	sub	sp, #16
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d101      	bne.n	8003dde <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e12b      	b.n	8004036 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d106      	bne.n	8003df8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2200      	movs	r2, #0
 8003dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f7fc fe4c 	bl	8000a90 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2224      	movs	r2, #36	; 0x24
 8003dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f022 0201 	bic.w	r2, r2, #1
 8003e0e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003e1e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	681a      	ldr	r2, [r3, #0]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003e2e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003e30:	f000 fd40 	bl	80048b4 <HAL_RCC_GetPCLK1Freq>
 8003e34:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	4a81      	ldr	r2, [pc, #516]	; (8004040 <HAL_I2C_Init+0x274>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d807      	bhi.n	8003e50 <HAL_I2C_Init+0x84>
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	4a80      	ldr	r2, [pc, #512]	; (8004044 <HAL_I2C_Init+0x278>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	bf94      	ite	ls
 8003e48:	2301      	movls	r3, #1
 8003e4a:	2300      	movhi	r3, #0
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	e006      	b.n	8003e5e <HAL_I2C_Init+0x92>
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	4a7d      	ldr	r2, [pc, #500]	; (8004048 <HAL_I2C_Init+0x27c>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	bf94      	ite	ls
 8003e58:	2301      	movls	r3, #1
 8003e5a:	2300      	movhi	r3, #0
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d001      	beq.n	8003e66 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e0e7      	b.n	8004036 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	4a78      	ldr	r2, [pc, #480]	; (800404c <HAL_I2C_Init+0x280>)
 8003e6a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e6e:	0c9b      	lsrs	r3, r3, #18
 8003e70:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	68ba      	ldr	r2, [r7, #8]
 8003e82:	430a      	orrs	r2, r1
 8003e84:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	6a1b      	ldr	r3, [r3, #32]
 8003e8c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	4a6a      	ldr	r2, [pc, #424]	; (8004040 <HAL_I2C_Init+0x274>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d802      	bhi.n	8003ea0 <HAL_I2C_Init+0xd4>
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	3301      	adds	r3, #1
 8003e9e:	e009      	b.n	8003eb4 <HAL_I2C_Init+0xe8>
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003ea6:	fb02 f303 	mul.w	r3, r2, r3
 8003eaa:	4a69      	ldr	r2, [pc, #420]	; (8004050 <HAL_I2C_Init+0x284>)
 8003eac:	fba2 2303 	umull	r2, r3, r2, r3
 8003eb0:	099b      	lsrs	r3, r3, #6
 8003eb2:	3301      	adds	r3, #1
 8003eb4:	687a      	ldr	r2, [r7, #4]
 8003eb6:	6812      	ldr	r2, [r2, #0]
 8003eb8:	430b      	orrs	r3, r1
 8003eba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	69db      	ldr	r3, [r3, #28]
 8003ec2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003ec6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	495c      	ldr	r1, [pc, #368]	; (8004040 <HAL_I2C_Init+0x274>)
 8003ed0:	428b      	cmp	r3, r1
 8003ed2:	d819      	bhi.n	8003f08 <HAL_I2C_Init+0x13c>
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	1e59      	subs	r1, r3, #1
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	005b      	lsls	r3, r3, #1
 8003ede:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ee2:	1c59      	adds	r1, r3, #1
 8003ee4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003ee8:	400b      	ands	r3, r1
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d00a      	beq.n	8003f04 <HAL_I2C_Init+0x138>
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	1e59      	subs	r1, r3, #1
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	005b      	lsls	r3, r3, #1
 8003ef8:	fbb1 f3f3 	udiv	r3, r1, r3
 8003efc:	3301      	adds	r3, #1
 8003efe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f02:	e051      	b.n	8003fa8 <HAL_I2C_Init+0x1dc>
 8003f04:	2304      	movs	r3, #4
 8003f06:	e04f      	b.n	8003fa8 <HAL_I2C_Init+0x1dc>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d111      	bne.n	8003f34 <HAL_I2C_Init+0x168>
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	1e58      	subs	r0, r3, #1
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6859      	ldr	r1, [r3, #4]
 8003f18:	460b      	mov	r3, r1
 8003f1a:	005b      	lsls	r3, r3, #1
 8003f1c:	440b      	add	r3, r1
 8003f1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f22:	3301      	adds	r3, #1
 8003f24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	bf0c      	ite	eq
 8003f2c:	2301      	moveq	r3, #1
 8003f2e:	2300      	movne	r3, #0
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	e012      	b.n	8003f5a <HAL_I2C_Init+0x18e>
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	1e58      	subs	r0, r3, #1
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6859      	ldr	r1, [r3, #4]
 8003f3c:	460b      	mov	r3, r1
 8003f3e:	009b      	lsls	r3, r3, #2
 8003f40:	440b      	add	r3, r1
 8003f42:	0099      	lsls	r1, r3, #2
 8003f44:	440b      	add	r3, r1
 8003f46:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f4a:	3301      	adds	r3, #1
 8003f4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	bf0c      	ite	eq
 8003f54:	2301      	moveq	r3, #1
 8003f56:	2300      	movne	r3, #0
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d001      	beq.n	8003f62 <HAL_I2C_Init+0x196>
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e022      	b.n	8003fa8 <HAL_I2C_Init+0x1dc>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d10e      	bne.n	8003f88 <HAL_I2C_Init+0x1bc>
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	1e58      	subs	r0, r3, #1
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6859      	ldr	r1, [r3, #4]
 8003f72:	460b      	mov	r3, r1
 8003f74:	005b      	lsls	r3, r3, #1
 8003f76:	440b      	add	r3, r1
 8003f78:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f7c:	3301      	adds	r3, #1
 8003f7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f86:	e00f      	b.n	8003fa8 <HAL_I2C_Init+0x1dc>
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	1e58      	subs	r0, r3, #1
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6859      	ldr	r1, [r3, #4]
 8003f90:	460b      	mov	r3, r1
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	440b      	add	r3, r1
 8003f96:	0099      	lsls	r1, r3, #2
 8003f98:	440b      	add	r3, r1
 8003f9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f9e:	3301      	adds	r3, #1
 8003fa0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fa4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003fa8:	6879      	ldr	r1, [r7, #4]
 8003faa:	6809      	ldr	r1, [r1, #0]
 8003fac:	4313      	orrs	r3, r2
 8003fae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	69da      	ldr	r2, [r3, #28]
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6a1b      	ldr	r3, [r3, #32]
 8003fc2:	431a      	orrs	r2, r3
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	430a      	orrs	r2, r1
 8003fca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003fd6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003fda:	687a      	ldr	r2, [r7, #4]
 8003fdc:	6911      	ldr	r1, [r2, #16]
 8003fde:	687a      	ldr	r2, [r7, #4]
 8003fe0:	68d2      	ldr	r2, [r2, #12]
 8003fe2:	4311      	orrs	r1, r2
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	6812      	ldr	r2, [r2, #0]
 8003fe8:	430b      	orrs	r3, r1
 8003fea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	68db      	ldr	r3, [r3, #12]
 8003ff2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	695a      	ldr	r2, [r3, #20]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	699b      	ldr	r3, [r3, #24]
 8003ffe:	431a      	orrs	r2, r3
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	430a      	orrs	r2, r1
 8004006:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f042 0201 	orr.w	r2, r2, #1
 8004016:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2200      	movs	r2, #0
 800401c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2220      	movs	r2, #32
 8004022:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2200      	movs	r2, #0
 800402a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2200      	movs	r2, #0
 8004030:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004034:	2300      	movs	r3, #0
}
 8004036:	4618      	mov	r0, r3
 8004038:	3710      	adds	r7, #16
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}
 800403e:	bf00      	nop
 8004040:	000186a0 	.word	0x000186a0
 8004044:	001e847f 	.word	0x001e847f
 8004048:	003d08ff 	.word	0x003d08ff
 800404c:	431bde83 	.word	0x431bde83
 8004050:	10624dd3 	.word	0x10624dd3

08004054 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b086      	sub	sp, #24
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d101      	bne.n	8004066 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e267      	b.n	8004536 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f003 0301 	and.w	r3, r3, #1
 800406e:	2b00      	cmp	r3, #0
 8004070:	d075      	beq.n	800415e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004072:	4b88      	ldr	r3, [pc, #544]	; (8004294 <HAL_RCC_OscConfig+0x240>)
 8004074:	689b      	ldr	r3, [r3, #8]
 8004076:	f003 030c 	and.w	r3, r3, #12
 800407a:	2b04      	cmp	r3, #4
 800407c:	d00c      	beq.n	8004098 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800407e:	4b85      	ldr	r3, [pc, #532]	; (8004294 <HAL_RCC_OscConfig+0x240>)
 8004080:	689b      	ldr	r3, [r3, #8]
 8004082:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004086:	2b08      	cmp	r3, #8
 8004088:	d112      	bne.n	80040b0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800408a:	4b82      	ldr	r3, [pc, #520]	; (8004294 <HAL_RCC_OscConfig+0x240>)
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004092:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004096:	d10b      	bne.n	80040b0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004098:	4b7e      	ldr	r3, [pc, #504]	; (8004294 <HAL_RCC_OscConfig+0x240>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d05b      	beq.n	800415c <HAL_RCC_OscConfig+0x108>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d157      	bne.n	800415c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80040ac:	2301      	movs	r3, #1
 80040ae:	e242      	b.n	8004536 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040b8:	d106      	bne.n	80040c8 <HAL_RCC_OscConfig+0x74>
 80040ba:	4b76      	ldr	r3, [pc, #472]	; (8004294 <HAL_RCC_OscConfig+0x240>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a75      	ldr	r2, [pc, #468]	; (8004294 <HAL_RCC_OscConfig+0x240>)
 80040c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040c4:	6013      	str	r3, [r2, #0]
 80040c6:	e01d      	b.n	8004104 <HAL_RCC_OscConfig+0xb0>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80040d0:	d10c      	bne.n	80040ec <HAL_RCC_OscConfig+0x98>
 80040d2:	4b70      	ldr	r3, [pc, #448]	; (8004294 <HAL_RCC_OscConfig+0x240>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a6f      	ldr	r2, [pc, #444]	; (8004294 <HAL_RCC_OscConfig+0x240>)
 80040d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80040dc:	6013      	str	r3, [r2, #0]
 80040de:	4b6d      	ldr	r3, [pc, #436]	; (8004294 <HAL_RCC_OscConfig+0x240>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a6c      	ldr	r2, [pc, #432]	; (8004294 <HAL_RCC_OscConfig+0x240>)
 80040e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040e8:	6013      	str	r3, [r2, #0]
 80040ea:	e00b      	b.n	8004104 <HAL_RCC_OscConfig+0xb0>
 80040ec:	4b69      	ldr	r3, [pc, #420]	; (8004294 <HAL_RCC_OscConfig+0x240>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a68      	ldr	r2, [pc, #416]	; (8004294 <HAL_RCC_OscConfig+0x240>)
 80040f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040f6:	6013      	str	r3, [r2, #0]
 80040f8:	4b66      	ldr	r3, [pc, #408]	; (8004294 <HAL_RCC_OscConfig+0x240>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a65      	ldr	r2, [pc, #404]	; (8004294 <HAL_RCC_OscConfig+0x240>)
 80040fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004102:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d013      	beq.n	8004134 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800410c:	f7ff fb28 	bl	8003760 <HAL_GetTick>
 8004110:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004112:	e008      	b.n	8004126 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004114:	f7ff fb24 	bl	8003760 <HAL_GetTick>
 8004118:	4602      	mov	r2, r0
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	1ad3      	subs	r3, r2, r3
 800411e:	2b64      	cmp	r3, #100	; 0x64
 8004120:	d901      	bls.n	8004126 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004122:	2303      	movs	r3, #3
 8004124:	e207      	b.n	8004536 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004126:	4b5b      	ldr	r3, [pc, #364]	; (8004294 <HAL_RCC_OscConfig+0x240>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800412e:	2b00      	cmp	r3, #0
 8004130:	d0f0      	beq.n	8004114 <HAL_RCC_OscConfig+0xc0>
 8004132:	e014      	b.n	800415e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004134:	f7ff fb14 	bl	8003760 <HAL_GetTick>
 8004138:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800413a:	e008      	b.n	800414e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800413c:	f7ff fb10 	bl	8003760 <HAL_GetTick>
 8004140:	4602      	mov	r2, r0
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	1ad3      	subs	r3, r2, r3
 8004146:	2b64      	cmp	r3, #100	; 0x64
 8004148:	d901      	bls.n	800414e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800414a:	2303      	movs	r3, #3
 800414c:	e1f3      	b.n	8004536 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800414e:	4b51      	ldr	r3, [pc, #324]	; (8004294 <HAL_RCC_OscConfig+0x240>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004156:	2b00      	cmp	r3, #0
 8004158:	d1f0      	bne.n	800413c <HAL_RCC_OscConfig+0xe8>
 800415a:	e000      	b.n	800415e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800415c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 0302 	and.w	r3, r3, #2
 8004166:	2b00      	cmp	r3, #0
 8004168:	d063      	beq.n	8004232 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800416a:	4b4a      	ldr	r3, [pc, #296]	; (8004294 <HAL_RCC_OscConfig+0x240>)
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	f003 030c 	and.w	r3, r3, #12
 8004172:	2b00      	cmp	r3, #0
 8004174:	d00b      	beq.n	800418e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004176:	4b47      	ldr	r3, [pc, #284]	; (8004294 <HAL_RCC_OscConfig+0x240>)
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800417e:	2b08      	cmp	r3, #8
 8004180:	d11c      	bne.n	80041bc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004182:	4b44      	ldr	r3, [pc, #272]	; (8004294 <HAL_RCC_OscConfig+0x240>)
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800418a:	2b00      	cmp	r3, #0
 800418c:	d116      	bne.n	80041bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800418e:	4b41      	ldr	r3, [pc, #260]	; (8004294 <HAL_RCC_OscConfig+0x240>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f003 0302 	and.w	r3, r3, #2
 8004196:	2b00      	cmp	r3, #0
 8004198:	d005      	beq.n	80041a6 <HAL_RCC_OscConfig+0x152>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	2b01      	cmp	r3, #1
 80041a0:	d001      	beq.n	80041a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e1c7      	b.n	8004536 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041a6:	4b3b      	ldr	r3, [pc, #236]	; (8004294 <HAL_RCC_OscConfig+0x240>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	691b      	ldr	r3, [r3, #16]
 80041b2:	00db      	lsls	r3, r3, #3
 80041b4:	4937      	ldr	r1, [pc, #220]	; (8004294 <HAL_RCC_OscConfig+0x240>)
 80041b6:	4313      	orrs	r3, r2
 80041b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041ba:	e03a      	b.n	8004232 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d020      	beq.n	8004206 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041c4:	4b34      	ldr	r3, [pc, #208]	; (8004298 <HAL_RCC_OscConfig+0x244>)
 80041c6:	2201      	movs	r2, #1
 80041c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041ca:	f7ff fac9 	bl	8003760 <HAL_GetTick>
 80041ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041d0:	e008      	b.n	80041e4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041d2:	f7ff fac5 	bl	8003760 <HAL_GetTick>
 80041d6:	4602      	mov	r2, r0
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	2b02      	cmp	r3, #2
 80041de:	d901      	bls.n	80041e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80041e0:	2303      	movs	r3, #3
 80041e2:	e1a8      	b.n	8004536 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041e4:	4b2b      	ldr	r3, [pc, #172]	; (8004294 <HAL_RCC_OscConfig+0x240>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f003 0302 	and.w	r3, r3, #2
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d0f0      	beq.n	80041d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041f0:	4b28      	ldr	r3, [pc, #160]	; (8004294 <HAL_RCC_OscConfig+0x240>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	691b      	ldr	r3, [r3, #16]
 80041fc:	00db      	lsls	r3, r3, #3
 80041fe:	4925      	ldr	r1, [pc, #148]	; (8004294 <HAL_RCC_OscConfig+0x240>)
 8004200:	4313      	orrs	r3, r2
 8004202:	600b      	str	r3, [r1, #0]
 8004204:	e015      	b.n	8004232 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004206:	4b24      	ldr	r3, [pc, #144]	; (8004298 <HAL_RCC_OscConfig+0x244>)
 8004208:	2200      	movs	r2, #0
 800420a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800420c:	f7ff faa8 	bl	8003760 <HAL_GetTick>
 8004210:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004212:	e008      	b.n	8004226 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004214:	f7ff faa4 	bl	8003760 <HAL_GetTick>
 8004218:	4602      	mov	r2, r0
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	1ad3      	subs	r3, r2, r3
 800421e:	2b02      	cmp	r3, #2
 8004220:	d901      	bls.n	8004226 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004222:	2303      	movs	r3, #3
 8004224:	e187      	b.n	8004536 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004226:	4b1b      	ldr	r3, [pc, #108]	; (8004294 <HAL_RCC_OscConfig+0x240>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f003 0302 	and.w	r3, r3, #2
 800422e:	2b00      	cmp	r3, #0
 8004230:	d1f0      	bne.n	8004214 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f003 0308 	and.w	r3, r3, #8
 800423a:	2b00      	cmp	r3, #0
 800423c:	d036      	beq.n	80042ac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	695b      	ldr	r3, [r3, #20]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d016      	beq.n	8004274 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004246:	4b15      	ldr	r3, [pc, #84]	; (800429c <HAL_RCC_OscConfig+0x248>)
 8004248:	2201      	movs	r2, #1
 800424a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800424c:	f7ff fa88 	bl	8003760 <HAL_GetTick>
 8004250:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004252:	e008      	b.n	8004266 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004254:	f7ff fa84 	bl	8003760 <HAL_GetTick>
 8004258:	4602      	mov	r2, r0
 800425a:	693b      	ldr	r3, [r7, #16]
 800425c:	1ad3      	subs	r3, r2, r3
 800425e:	2b02      	cmp	r3, #2
 8004260:	d901      	bls.n	8004266 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004262:	2303      	movs	r3, #3
 8004264:	e167      	b.n	8004536 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004266:	4b0b      	ldr	r3, [pc, #44]	; (8004294 <HAL_RCC_OscConfig+0x240>)
 8004268:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800426a:	f003 0302 	and.w	r3, r3, #2
 800426e:	2b00      	cmp	r3, #0
 8004270:	d0f0      	beq.n	8004254 <HAL_RCC_OscConfig+0x200>
 8004272:	e01b      	b.n	80042ac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004274:	4b09      	ldr	r3, [pc, #36]	; (800429c <HAL_RCC_OscConfig+0x248>)
 8004276:	2200      	movs	r2, #0
 8004278:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800427a:	f7ff fa71 	bl	8003760 <HAL_GetTick>
 800427e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004280:	e00e      	b.n	80042a0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004282:	f7ff fa6d 	bl	8003760 <HAL_GetTick>
 8004286:	4602      	mov	r2, r0
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	1ad3      	subs	r3, r2, r3
 800428c:	2b02      	cmp	r3, #2
 800428e:	d907      	bls.n	80042a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004290:	2303      	movs	r3, #3
 8004292:	e150      	b.n	8004536 <HAL_RCC_OscConfig+0x4e2>
 8004294:	40023800 	.word	0x40023800
 8004298:	42470000 	.word	0x42470000
 800429c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042a0:	4b88      	ldr	r3, [pc, #544]	; (80044c4 <HAL_RCC_OscConfig+0x470>)
 80042a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042a4:	f003 0302 	and.w	r3, r3, #2
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d1ea      	bne.n	8004282 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f003 0304 	and.w	r3, r3, #4
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	f000 8097 	beq.w	80043e8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042ba:	2300      	movs	r3, #0
 80042bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042be:	4b81      	ldr	r3, [pc, #516]	; (80044c4 <HAL_RCC_OscConfig+0x470>)
 80042c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d10f      	bne.n	80042ea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042ca:	2300      	movs	r3, #0
 80042cc:	60bb      	str	r3, [r7, #8]
 80042ce:	4b7d      	ldr	r3, [pc, #500]	; (80044c4 <HAL_RCC_OscConfig+0x470>)
 80042d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d2:	4a7c      	ldr	r2, [pc, #496]	; (80044c4 <HAL_RCC_OscConfig+0x470>)
 80042d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042d8:	6413      	str	r3, [r2, #64]	; 0x40
 80042da:	4b7a      	ldr	r3, [pc, #488]	; (80044c4 <HAL_RCC_OscConfig+0x470>)
 80042dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042e2:	60bb      	str	r3, [r7, #8]
 80042e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042e6:	2301      	movs	r3, #1
 80042e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ea:	4b77      	ldr	r3, [pc, #476]	; (80044c8 <HAL_RCC_OscConfig+0x474>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d118      	bne.n	8004328 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042f6:	4b74      	ldr	r3, [pc, #464]	; (80044c8 <HAL_RCC_OscConfig+0x474>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a73      	ldr	r2, [pc, #460]	; (80044c8 <HAL_RCC_OscConfig+0x474>)
 80042fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004300:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004302:	f7ff fa2d 	bl	8003760 <HAL_GetTick>
 8004306:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004308:	e008      	b.n	800431c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800430a:	f7ff fa29 	bl	8003760 <HAL_GetTick>
 800430e:	4602      	mov	r2, r0
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	1ad3      	subs	r3, r2, r3
 8004314:	2b02      	cmp	r3, #2
 8004316:	d901      	bls.n	800431c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004318:	2303      	movs	r3, #3
 800431a:	e10c      	b.n	8004536 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800431c:	4b6a      	ldr	r3, [pc, #424]	; (80044c8 <HAL_RCC_OscConfig+0x474>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004324:	2b00      	cmp	r3, #0
 8004326:	d0f0      	beq.n	800430a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	2b01      	cmp	r3, #1
 800432e:	d106      	bne.n	800433e <HAL_RCC_OscConfig+0x2ea>
 8004330:	4b64      	ldr	r3, [pc, #400]	; (80044c4 <HAL_RCC_OscConfig+0x470>)
 8004332:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004334:	4a63      	ldr	r2, [pc, #396]	; (80044c4 <HAL_RCC_OscConfig+0x470>)
 8004336:	f043 0301 	orr.w	r3, r3, #1
 800433a:	6713      	str	r3, [r2, #112]	; 0x70
 800433c:	e01c      	b.n	8004378 <HAL_RCC_OscConfig+0x324>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	2b05      	cmp	r3, #5
 8004344:	d10c      	bne.n	8004360 <HAL_RCC_OscConfig+0x30c>
 8004346:	4b5f      	ldr	r3, [pc, #380]	; (80044c4 <HAL_RCC_OscConfig+0x470>)
 8004348:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800434a:	4a5e      	ldr	r2, [pc, #376]	; (80044c4 <HAL_RCC_OscConfig+0x470>)
 800434c:	f043 0304 	orr.w	r3, r3, #4
 8004350:	6713      	str	r3, [r2, #112]	; 0x70
 8004352:	4b5c      	ldr	r3, [pc, #368]	; (80044c4 <HAL_RCC_OscConfig+0x470>)
 8004354:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004356:	4a5b      	ldr	r2, [pc, #364]	; (80044c4 <HAL_RCC_OscConfig+0x470>)
 8004358:	f043 0301 	orr.w	r3, r3, #1
 800435c:	6713      	str	r3, [r2, #112]	; 0x70
 800435e:	e00b      	b.n	8004378 <HAL_RCC_OscConfig+0x324>
 8004360:	4b58      	ldr	r3, [pc, #352]	; (80044c4 <HAL_RCC_OscConfig+0x470>)
 8004362:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004364:	4a57      	ldr	r2, [pc, #348]	; (80044c4 <HAL_RCC_OscConfig+0x470>)
 8004366:	f023 0301 	bic.w	r3, r3, #1
 800436a:	6713      	str	r3, [r2, #112]	; 0x70
 800436c:	4b55      	ldr	r3, [pc, #340]	; (80044c4 <HAL_RCC_OscConfig+0x470>)
 800436e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004370:	4a54      	ldr	r2, [pc, #336]	; (80044c4 <HAL_RCC_OscConfig+0x470>)
 8004372:	f023 0304 	bic.w	r3, r3, #4
 8004376:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	689b      	ldr	r3, [r3, #8]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d015      	beq.n	80043ac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004380:	f7ff f9ee 	bl	8003760 <HAL_GetTick>
 8004384:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004386:	e00a      	b.n	800439e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004388:	f7ff f9ea 	bl	8003760 <HAL_GetTick>
 800438c:	4602      	mov	r2, r0
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	1ad3      	subs	r3, r2, r3
 8004392:	f241 3288 	movw	r2, #5000	; 0x1388
 8004396:	4293      	cmp	r3, r2
 8004398:	d901      	bls.n	800439e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800439a:	2303      	movs	r3, #3
 800439c:	e0cb      	b.n	8004536 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800439e:	4b49      	ldr	r3, [pc, #292]	; (80044c4 <HAL_RCC_OscConfig+0x470>)
 80043a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043a2:	f003 0302 	and.w	r3, r3, #2
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d0ee      	beq.n	8004388 <HAL_RCC_OscConfig+0x334>
 80043aa:	e014      	b.n	80043d6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043ac:	f7ff f9d8 	bl	8003760 <HAL_GetTick>
 80043b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043b2:	e00a      	b.n	80043ca <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043b4:	f7ff f9d4 	bl	8003760 <HAL_GetTick>
 80043b8:	4602      	mov	r2, r0
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	1ad3      	subs	r3, r2, r3
 80043be:	f241 3288 	movw	r2, #5000	; 0x1388
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d901      	bls.n	80043ca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80043c6:	2303      	movs	r3, #3
 80043c8:	e0b5      	b.n	8004536 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043ca:	4b3e      	ldr	r3, [pc, #248]	; (80044c4 <HAL_RCC_OscConfig+0x470>)
 80043cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043ce:	f003 0302 	and.w	r3, r3, #2
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d1ee      	bne.n	80043b4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80043d6:	7dfb      	ldrb	r3, [r7, #23]
 80043d8:	2b01      	cmp	r3, #1
 80043da:	d105      	bne.n	80043e8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043dc:	4b39      	ldr	r3, [pc, #228]	; (80044c4 <HAL_RCC_OscConfig+0x470>)
 80043de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043e0:	4a38      	ldr	r2, [pc, #224]	; (80044c4 <HAL_RCC_OscConfig+0x470>)
 80043e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043e6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	699b      	ldr	r3, [r3, #24]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	f000 80a1 	beq.w	8004534 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80043f2:	4b34      	ldr	r3, [pc, #208]	; (80044c4 <HAL_RCC_OscConfig+0x470>)
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	f003 030c 	and.w	r3, r3, #12
 80043fa:	2b08      	cmp	r3, #8
 80043fc:	d05c      	beq.n	80044b8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	699b      	ldr	r3, [r3, #24]
 8004402:	2b02      	cmp	r3, #2
 8004404:	d141      	bne.n	800448a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004406:	4b31      	ldr	r3, [pc, #196]	; (80044cc <HAL_RCC_OscConfig+0x478>)
 8004408:	2200      	movs	r2, #0
 800440a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800440c:	f7ff f9a8 	bl	8003760 <HAL_GetTick>
 8004410:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004412:	e008      	b.n	8004426 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004414:	f7ff f9a4 	bl	8003760 <HAL_GetTick>
 8004418:	4602      	mov	r2, r0
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	2b02      	cmp	r3, #2
 8004420:	d901      	bls.n	8004426 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004422:	2303      	movs	r3, #3
 8004424:	e087      	b.n	8004536 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004426:	4b27      	ldr	r3, [pc, #156]	; (80044c4 <HAL_RCC_OscConfig+0x470>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800442e:	2b00      	cmp	r3, #0
 8004430:	d1f0      	bne.n	8004414 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	69da      	ldr	r2, [r3, #28]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6a1b      	ldr	r3, [r3, #32]
 800443a:	431a      	orrs	r2, r3
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004440:	019b      	lsls	r3, r3, #6
 8004442:	431a      	orrs	r2, r3
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004448:	085b      	lsrs	r3, r3, #1
 800444a:	3b01      	subs	r3, #1
 800444c:	041b      	lsls	r3, r3, #16
 800444e:	431a      	orrs	r2, r3
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004454:	061b      	lsls	r3, r3, #24
 8004456:	491b      	ldr	r1, [pc, #108]	; (80044c4 <HAL_RCC_OscConfig+0x470>)
 8004458:	4313      	orrs	r3, r2
 800445a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800445c:	4b1b      	ldr	r3, [pc, #108]	; (80044cc <HAL_RCC_OscConfig+0x478>)
 800445e:	2201      	movs	r2, #1
 8004460:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004462:	f7ff f97d 	bl	8003760 <HAL_GetTick>
 8004466:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004468:	e008      	b.n	800447c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800446a:	f7ff f979 	bl	8003760 <HAL_GetTick>
 800446e:	4602      	mov	r2, r0
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	1ad3      	subs	r3, r2, r3
 8004474:	2b02      	cmp	r3, #2
 8004476:	d901      	bls.n	800447c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004478:	2303      	movs	r3, #3
 800447a:	e05c      	b.n	8004536 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800447c:	4b11      	ldr	r3, [pc, #68]	; (80044c4 <HAL_RCC_OscConfig+0x470>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004484:	2b00      	cmp	r3, #0
 8004486:	d0f0      	beq.n	800446a <HAL_RCC_OscConfig+0x416>
 8004488:	e054      	b.n	8004534 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800448a:	4b10      	ldr	r3, [pc, #64]	; (80044cc <HAL_RCC_OscConfig+0x478>)
 800448c:	2200      	movs	r2, #0
 800448e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004490:	f7ff f966 	bl	8003760 <HAL_GetTick>
 8004494:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004496:	e008      	b.n	80044aa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004498:	f7ff f962 	bl	8003760 <HAL_GetTick>
 800449c:	4602      	mov	r2, r0
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	1ad3      	subs	r3, r2, r3
 80044a2:	2b02      	cmp	r3, #2
 80044a4:	d901      	bls.n	80044aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80044a6:	2303      	movs	r3, #3
 80044a8:	e045      	b.n	8004536 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044aa:	4b06      	ldr	r3, [pc, #24]	; (80044c4 <HAL_RCC_OscConfig+0x470>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d1f0      	bne.n	8004498 <HAL_RCC_OscConfig+0x444>
 80044b6:	e03d      	b.n	8004534 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	699b      	ldr	r3, [r3, #24]
 80044bc:	2b01      	cmp	r3, #1
 80044be:	d107      	bne.n	80044d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80044c0:	2301      	movs	r3, #1
 80044c2:	e038      	b.n	8004536 <HAL_RCC_OscConfig+0x4e2>
 80044c4:	40023800 	.word	0x40023800
 80044c8:	40007000 	.word	0x40007000
 80044cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80044d0:	4b1b      	ldr	r3, [pc, #108]	; (8004540 <HAL_RCC_OscConfig+0x4ec>)
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	699b      	ldr	r3, [r3, #24]
 80044da:	2b01      	cmp	r3, #1
 80044dc:	d028      	beq.n	8004530 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044e8:	429a      	cmp	r2, r3
 80044ea:	d121      	bne.n	8004530 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044f6:	429a      	cmp	r2, r3
 80044f8:	d11a      	bne.n	8004530 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044fa:	68fa      	ldr	r2, [r7, #12]
 80044fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004500:	4013      	ands	r3, r2
 8004502:	687a      	ldr	r2, [r7, #4]
 8004504:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004506:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004508:	4293      	cmp	r3, r2
 800450a:	d111      	bne.n	8004530 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004516:	085b      	lsrs	r3, r3, #1
 8004518:	3b01      	subs	r3, #1
 800451a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800451c:	429a      	cmp	r2, r3
 800451e:	d107      	bne.n	8004530 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800452a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800452c:	429a      	cmp	r2, r3
 800452e:	d001      	beq.n	8004534 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	e000      	b.n	8004536 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004534:	2300      	movs	r3, #0
}
 8004536:	4618      	mov	r0, r3
 8004538:	3718      	adds	r7, #24
 800453a:	46bd      	mov	sp, r7
 800453c:	bd80      	pop	{r7, pc}
 800453e:	bf00      	nop
 8004540:	40023800 	.word	0x40023800

08004544 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b084      	sub	sp, #16
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
 800454c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d101      	bne.n	8004558 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004554:	2301      	movs	r3, #1
 8004556:	e0cc      	b.n	80046f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004558:	4b68      	ldr	r3, [pc, #416]	; (80046fc <HAL_RCC_ClockConfig+0x1b8>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f003 0307 	and.w	r3, r3, #7
 8004560:	683a      	ldr	r2, [r7, #0]
 8004562:	429a      	cmp	r2, r3
 8004564:	d90c      	bls.n	8004580 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004566:	4b65      	ldr	r3, [pc, #404]	; (80046fc <HAL_RCC_ClockConfig+0x1b8>)
 8004568:	683a      	ldr	r2, [r7, #0]
 800456a:	b2d2      	uxtb	r2, r2
 800456c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800456e:	4b63      	ldr	r3, [pc, #396]	; (80046fc <HAL_RCC_ClockConfig+0x1b8>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f003 0307 	and.w	r3, r3, #7
 8004576:	683a      	ldr	r2, [r7, #0]
 8004578:	429a      	cmp	r2, r3
 800457a:	d001      	beq.n	8004580 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800457c:	2301      	movs	r3, #1
 800457e:	e0b8      	b.n	80046f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f003 0302 	and.w	r3, r3, #2
 8004588:	2b00      	cmp	r3, #0
 800458a:	d020      	beq.n	80045ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f003 0304 	and.w	r3, r3, #4
 8004594:	2b00      	cmp	r3, #0
 8004596:	d005      	beq.n	80045a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004598:	4b59      	ldr	r3, [pc, #356]	; (8004700 <HAL_RCC_ClockConfig+0x1bc>)
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	4a58      	ldr	r2, [pc, #352]	; (8004700 <HAL_RCC_ClockConfig+0x1bc>)
 800459e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80045a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f003 0308 	and.w	r3, r3, #8
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d005      	beq.n	80045bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80045b0:	4b53      	ldr	r3, [pc, #332]	; (8004700 <HAL_RCC_ClockConfig+0x1bc>)
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	4a52      	ldr	r2, [pc, #328]	; (8004700 <HAL_RCC_ClockConfig+0x1bc>)
 80045b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80045ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045bc:	4b50      	ldr	r3, [pc, #320]	; (8004700 <HAL_RCC_ClockConfig+0x1bc>)
 80045be:	689b      	ldr	r3, [r3, #8]
 80045c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	689b      	ldr	r3, [r3, #8]
 80045c8:	494d      	ldr	r1, [pc, #308]	; (8004700 <HAL_RCC_ClockConfig+0x1bc>)
 80045ca:	4313      	orrs	r3, r2
 80045cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 0301 	and.w	r3, r3, #1
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d044      	beq.n	8004664 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	2b01      	cmp	r3, #1
 80045e0:	d107      	bne.n	80045f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045e2:	4b47      	ldr	r3, [pc, #284]	; (8004700 <HAL_RCC_ClockConfig+0x1bc>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d119      	bne.n	8004622 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	e07f      	b.n	80046f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	2b02      	cmp	r3, #2
 80045f8:	d003      	beq.n	8004602 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045fe:	2b03      	cmp	r3, #3
 8004600:	d107      	bne.n	8004612 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004602:	4b3f      	ldr	r3, [pc, #252]	; (8004700 <HAL_RCC_ClockConfig+0x1bc>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800460a:	2b00      	cmp	r3, #0
 800460c:	d109      	bne.n	8004622 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	e06f      	b.n	80046f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004612:	4b3b      	ldr	r3, [pc, #236]	; (8004700 <HAL_RCC_ClockConfig+0x1bc>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f003 0302 	and.w	r3, r3, #2
 800461a:	2b00      	cmp	r3, #0
 800461c:	d101      	bne.n	8004622 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	e067      	b.n	80046f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004622:	4b37      	ldr	r3, [pc, #220]	; (8004700 <HAL_RCC_ClockConfig+0x1bc>)
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	f023 0203 	bic.w	r2, r3, #3
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	4934      	ldr	r1, [pc, #208]	; (8004700 <HAL_RCC_ClockConfig+0x1bc>)
 8004630:	4313      	orrs	r3, r2
 8004632:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004634:	f7ff f894 	bl	8003760 <HAL_GetTick>
 8004638:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800463a:	e00a      	b.n	8004652 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800463c:	f7ff f890 	bl	8003760 <HAL_GetTick>
 8004640:	4602      	mov	r2, r0
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	1ad3      	subs	r3, r2, r3
 8004646:	f241 3288 	movw	r2, #5000	; 0x1388
 800464a:	4293      	cmp	r3, r2
 800464c:	d901      	bls.n	8004652 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800464e:	2303      	movs	r3, #3
 8004650:	e04f      	b.n	80046f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004652:	4b2b      	ldr	r3, [pc, #172]	; (8004700 <HAL_RCC_ClockConfig+0x1bc>)
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	f003 020c 	and.w	r2, r3, #12
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	009b      	lsls	r3, r3, #2
 8004660:	429a      	cmp	r2, r3
 8004662:	d1eb      	bne.n	800463c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004664:	4b25      	ldr	r3, [pc, #148]	; (80046fc <HAL_RCC_ClockConfig+0x1b8>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f003 0307 	and.w	r3, r3, #7
 800466c:	683a      	ldr	r2, [r7, #0]
 800466e:	429a      	cmp	r2, r3
 8004670:	d20c      	bcs.n	800468c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004672:	4b22      	ldr	r3, [pc, #136]	; (80046fc <HAL_RCC_ClockConfig+0x1b8>)
 8004674:	683a      	ldr	r2, [r7, #0]
 8004676:	b2d2      	uxtb	r2, r2
 8004678:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800467a:	4b20      	ldr	r3, [pc, #128]	; (80046fc <HAL_RCC_ClockConfig+0x1b8>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f003 0307 	and.w	r3, r3, #7
 8004682:	683a      	ldr	r2, [r7, #0]
 8004684:	429a      	cmp	r2, r3
 8004686:	d001      	beq.n	800468c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004688:	2301      	movs	r3, #1
 800468a:	e032      	b.n	80046f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f003 0304 	and.w	r3, r3, #4
 8004694:	2b00      	cmp	r3, #0
 8004696:	d008      	beq.n	80046aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004698:	4b19      	ldr	r3, [pc, #100]	; (8004700 <HAL_RCC_ClockConfig+0x1bc>)
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	4916      	ldr	r1, [pc, #88]	; (8004700 <HAL_RCC_ClockConfig+0x1bc>)
 80046a6:	4313      	orrs	r3, r2
 80046a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f003 0308 	and.w	r3, r3, #8
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d009      	beq.n	80046ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80046b6:	4b12      	ldr	r3, [pc, #72]	; (8004700 <HAL_RCC_ClockConfig+0x1bc>)
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	691b      	ldr	r3, [r3, #16]
 80046c2:	00db      	lsls	r3, r3, #3
 80046c4:	490e      	ldr	r1, [pc, #56]	; (8004700 <HAL_RCC_ClockConfig+0x1bc>)
 80046c6:	4313      	orrs	r3, r2
 80046c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80046ca:	f000 f821 	bl	8004710 <HAL_RCC_GetSysClockFreq>
 80046ce:	4602      	mov	r2, r0
 80046d0:	4b0b      	ldr	r3, [pc, #44]	; (8004700 <HAL_RCC_ClockConfig+0x1bc>)
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	091b      	lsrs	r3, r3, #4
 80046d6:	f003 030f 	and.w	r3, r3, #15
 80046da:	490a      	ldr	r1, [pc, #40]	; (8004704 <HAL_RCC_ClockConfig+0x1c0>)
 80046dc:	5ccb      	ldrb	r3, [r1, r3]
 80046de:	fa22 f303 	lsr.w	r3, r2, r3
 80046e2:	4a09      	ldr	r2, [pc, #36]	; (8004708 <HAL_RCC_ClockConfig+0x1c4>)
 80046e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80046e6:	4b09      	ldr	r3, [pc, #36]	; (800470c <HAL_RCC_ClockConfig+0x1c8>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4618      	mov	r0, r3
 80046ec:	f7fd fb6e 	bl	8001dcc <HAL_InitTick>

  return HAL_OK;
 80046f0:	2300      	movs	r3, #0
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3710      	adds	r7, #16
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}
 80046fa:	bf00      	nop
 80046fc:	40023c00 	.word	0x40023c00
 8004700:	40023800 	.word	0x40023800
 8004704:	08007820 	.word	0x08007820
 8004708:	20000004 	.word	0x20000004
 800470c:	2000000c 	.word	0x2000000c

08004710 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004710:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004714:	b090      	sub	sp, #64	; 0x40
 8004716:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004718:	2300      	movs	r3, #0
 800471a:	637b      	str	r3, [r7, #52]	; 0x34
 800471c:	2300      	movs	r3, #0
 800471e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004720:	2300      	movs	r3, #0
 8004722:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004724:	2300      	movs	r3, #0
 8004726:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004728:	4b59      	ldr	r3, [pc, #356]	; (8004890 <HAL_RCC_GetSysClockFreq+0x180>)
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	f003 030c 	and.w	r3, r3, #12
 8004730:	2b08      	cmp	r3, #8
 8004732:	d00d      	beq.n	8004750 <HAL_RCC_GetSysClockFreq+0x40>
 8004734:	2b08      	cmp	r3, #8
 8004736:	f200 80a1 	bhi.w	800487c <HAL_RCC_GetSysClockFreq+0x16c>
 800473a:	2b00      	cmp	r3, #0
 800473c:	d002      	beq.n	8004744 <HAL_RCC_GetSysClockFreq+0x34>
 800473e:	2b04      	cmp	r3, #4
 8004740:	d003      	beq.n	800474a <HAL_RCC_GetSysClockFreq+0x3a>
 8004742:	e09b      	b.n	800487c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004744:	4b53      	ldr	r3, [pc, #332]	; (8004894 <HAL_RCC_GetSysClockFreq+0x184>)
 8004746:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004748:	e09b      	b.n	8004882 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800474a:	4b53      	ldr	r3, [pc, #332]	; (8004898 <HAL_RCC_GetSysClockFreq+0x188>)
 800474c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800474e:	e098      	b.n	8004882 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004750:	4b4f      	ldr	r3, [pc, #316]	; (8004890 <HAL_RCC_GetSysClockFreq+0x180>)
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004758:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800475a:	4b4d      	ldr	r3, [pc, #308]	; (8004890 <HAL_RCC_GetSysClockFreq+0x180>)
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004762:	2b00      	cmp	r3, #0
 8004764:	d028      	beq.n	80047b8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004766:	4b4a      	ldr	r3, [pc, #296]	; (8004890 <HAL_RCC_GetSysClockFreq+0x180>)
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	099b      	lsrs	r3, r3, #6
 800476c:	2200      	movs	r2, #0
 800476e:	623b      	str	r3, [r7, #32]
 8004770:	627a      	str	r2, [r7, #36]	; 0x24
 8004772:	6a3b      	ldr	r3, [r7, #32]
 8004774:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004778:	2100      	movs	r1, #0
 800477a:	4b47      	ldr	r3, [pc, #284]	; (8004898 <HAL_RCC_GetSysClockFreq+0x188>)
 800477c:	fb03 f201 	mul.w	r2, r3, r1
 8004780:	2300      	movs	r3, #0
 8004782:	fb00 f303 	mul.w	r3, r0, r3
 8004786:	4413      	add	r3, r2
 8004788:	4a43      	ldr	r2, [pc, #268]	; (8004898 <HAL_RCC_GetSysClockFreq+0x188>)
 800478a:	fba0 1202 	umull	r1, r2, r0, r2
 800478e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004790:	460a      	mov	r2, r1
 8004792:	62ba      	str	r2, [r7, #40]	; 0x28
 8004794:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004796:	4413      	add	r3, r2
 8004798:	62fb      	str	r3, [r7, #44]	; 0x2c
 800479a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800479c:	2200      	movs	r2, #0
 800479e:	61bb      	str	r3, [r7, #24]
 80047a0:	61fa      	str	r2, [r7, #28]
 80047a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80047a6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80047aa:	f7fb fd69 	bl	8000280 <__aeabi_uldivmod>
 80047ae:	4602      	mov	r2, r0
 80047b0:	460b      	mov	r3, r1
 80047b2:	4613      	mov	r3, r2
 80047b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80047b6:	e053      	b.n	8004860 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047b8:	4b35      	ldr	r3, [pc, #212]	; (8004890 <HAL_RCC_GetSysClockFreq+0x180>)
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	099b      	lsrs	r3, r3, #6
 80047be:	2200      	movs	r2, #0
 80047c0:	613b      	str	r3, [r7, #16]
 80047c2:	617a      	str	r2, [r7, #20]
 80047c4:	693b      	ldr	r3, [r7, #16]
 80047c6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80047ca:	f04f 0b00 	mov.w	fp, #0
 80047ce:	4652      	mov	r2, sl
 80047d0:	465b      	mov	r3, fp
 80047d2:	f04f 0000 	mov.w	r0, #0
 80047d6:	f04f 0100 	mov.w	r1, #0
 80047da:	0159      	lsls	r1, r3, #5
 80047dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047e0:	0150      	lsls	r0, r2, #5
 80047e2:	4602      	mov	r2, r0
 80047e4:	460b      	mov	r3, r1
 80047e6:	ebb2 080a 	subs.w	r8, r2, sl
 80047ea:	eb63 090b 	sbc.w	r9, r3, fp
 80047ee:	f04f 0200 	mov.w	r2, #0
 80047f2:	f04f 0300 	mov.w	r3, #0
 80047f6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80047fa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80047fe:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004802:	ebb2 0408 	subs.w	r4, r2, r8
 8004806:	eb63 0509 	sbc.w	r5, r3, r9
 800480a:	f04f 0200 	mov.w	r2, #0
 800480e:	f04f 0300 	mov.w	r3, #0
 8004812:	00eb      	lsls	r3, r5, #3
 8004814:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004818:	00e2      	lsls	r2, r4, #3
 800481a:	4614      	mov	r4, r2
 800481c:	461d      	mov	r5, r3
 800481e:	eb14 030a 	adds.w	r3, r4, sl
 8004822:	603b      	str	r3, [r7, #0]
 8004824:	eb45 030b 	adc.w	r3, r5, fp
 8004828:	607b      	str	r3, [r7, #4]
 800482a:	f04f 0200 	mov.w	r2, #0
 800482e:	f04f 0300 	mov.w	r3, #0
 8004832:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004836:	4629      	mov	r1, r5
 8004838:	028b      	lsls	r3, r1, #10
 800483a:	4621      	mov	r1, r4
 800483c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004840:	4621      	mov	r1, r4
 8004842:	028a      	lsls	r2, r1, #10
 8004844:	4610      	mov	r0, r2
 8004846:	4619      	mov	r1, r3
 8004848:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800484a:	2200      	movs	r2, #0
 800484c:	60bb      	str	r3, [r7, #8]
 800484e:	60fa      	str	r2, [r7, #12]
 8004850:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004854:	f7fb fd14 	bl	8000280 <__aeabi_uldivmod>
 8004858:	4602      	mov	r2, r0
 800485a:	460b      	mov	r3, r1
 800485c:	4613      	mov	r3, r2
 800485e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004860:	4b0b      	ldr	r3, [pc, #44]	; (8004890 <HAL_RCC_GetSysClockFreq+0x180>)
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	0c1b      	lsrs	r3, r3, #16
 8004866:	f003 0303 	and.w	r3, r3, #3
 800486a:	3301      	adds	r3, #1
 800486c:	005b      	lsls	r3, r3, #1
 800486e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8004870:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004874:	fbb2 f3f3 	udiv	r3, r2, r3
 8004878:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800487a:	e002      	b.n	8004882 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800487c:	4b05      	ldr	r3, [pc, #20]	; (8004894 <HAL_RCC_GetSysClockFreq+0x184>)
 800487e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004880:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004882:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004884:	4618      	mov	r0, r3
 8004886:	3740      	adds	r7, #64	; 0x40
 8004888:	46bd      	mov	sp, r7
 800488a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800488e:	bf00      	nop
 8004890:	40023800 	.word	0x40023800
 8004894:	00f42400 	.word	0x00f42400
 8004898:	017d7840 	.word	0x017d7840

0800489c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800489c:	b480      	push	{r7}
 800489e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80048a0:	4b03      	ldr	r3, [pc, #12]	; (80048b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80048a2:	681b      	ldr	r3, [r3, #0]
}
 80048a4:	4618      	mov	r0, r3
 80048a6:	46bd      	mov	sp, r7
 80048a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ac:	4770      	bx	lr
 80048ae:	bf00      	nop
 80048b0:	20000004 	.word	0x20000004

080048b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80048b8:	f7ff fff0 	bl	800489c <HAL_RCC_GetHCLKFreq>
 80048bc:	4602      	mov	r2, r0
 80048be:	4b05      	ldr	r3, [pc, #20]	; (80048d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	0a9b      	lsrs	r3, r3, #10
 80048c4:	f003 0307 	and.w	r3, r3, #7
 80048c8:	4903      	ldr	r1, [pc, #12]	; (80048d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80048ca:	5ccb      	ldrb	r3, [r1, r3]
 80048cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	bd80      	pop	{r7, pc}
 80048d4:	40023800 	.word	0x40023800
 80048d8:	08007830 	.word	0x08007830

080048dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80048e0:	f7ff ffdc 	bl	800489c <HAL_RCC_GetHCLKFreq>
 80048e4:	4602      	mov	r2, r0
 80048e6:	4b05      	ldr	r3, [pc, #20]	; (80048fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80048e8:	689b      	ldr	r3, [r3, #8]
 80048ea:	0b5b      	lsrs	r3, r3, #13
 80048ec:	f003 0307 	and.w	r3, r3, #7
 80048f0:	4903      	ldr	r1, [pc, #12]	; (8004900 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048f2:	5ccb      	ldrb	r3, [r1, r3]
 80048f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048f8:	4618      	mov	r0, r3
 80048fa:	bd80      	pop	{r7, pc}
 80048fc:	40023800 	.word	0x40023800
 8004900:	08007830 	.word	0x08007830

08004904 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004904:	b480      	push	{r7}
 8004906:	b083      	sub	sp, #12
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
 800490c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	220f      	movs	r2, #15
 8004912:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004914:	4b12      	ldr	r3, [pc, #72]	; (8004960 <HAL_RCC_GetClockConfig+0x5c>)
 8004916:	689b      	ldr	r3, [r3, #8]
 8004918:	f003 0203 	and.w	r2, r3, #3
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004920:	4b0f      	ldr	r3, [pc, #60]	; (8004960 <HAL_RCC_GetClockConfig+0x5c>)
 8004922:	689b      	ldr	r3, [r3, #8]
 8004924:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800492c:	4b0c      	ldr	r3, [pc, #48]	; (8004960 <HAL_RCC_GetClockConfig+0x5c>)
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004938:	4b09      	ldr	r3, [pc, #36]	; (8004960 <HAL_RCC_GetClockConfig+0x5c>)
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	08db      	lsrs	r3, r3, #3
 800493e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004946:	4b07      	ldr	r3, [pc, #28]	; (8004964 <HAL_RCC_GetClockConfig+0x60>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f003 0207 	and.w	r2, r3, #7
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	601a      	str	r2, [r3, #0]
}
 8004952:	bf00      	nop
 8004954:	370c      	adds	r7, #12
 8004956:	46bd      	mov	sp, r7
 8004958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495c:	4770      	bx	lr
 800495e:	bf00      	nop
 8004960:	40023800 	.word	0x40023800
 8004964:	40023c00 	.word	0x40023c00

08004968 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 800496c:	4b06      	ldr	r3, [pc, #24]	; (8004988 <HAL_RCC_NMI_IRQHandler+0x20>)
 800496e:	68db      	ldr	r3, [r3, #12]
 8004970:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004974:	2b80      	cmp	r3, #128	; 0x80
 8004976:	d104      	bne.n	8004982 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8004978:	f000 f80a 	bl	8004990 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800497c:	4b03      	ldr	r3, [pc, #12]	; (800498c <HAL_RCC_NMI_IRQHandler+0x24>)
 800497e:	2280      	movs	r2, #128	; 0x80
 8004980:	701a      	strb	r2, [r3, #0]
  }
}
 8004982:	bf00      	nop
 8004984:	bd80      	pop	{r7, pc}
 8004986:	bf00      	nop
 8004988:	40023800 	.word	0x40023800
 800498c:	4002380e 	.word	0x4002380e

08004990 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8004990:	b480      	push	{r7}
 8004992:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8004994:	bf00      	nop
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr

0800499e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800499e:	b580      	push	{r7, lr}
 80049a0:	b082      	sub	sp, #8
 80049a2:	af00      	add	r7, sp, #0
 80049a4:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d101      	bne.n	80049b0 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	e07b      	b.n	8004aa8 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d108      	bne.n	80049ca <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80049c0:	d009      	beq.n	80049d6 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2200      	movs	r2, #0
 80049c6:	61da      	str	r2, [r3, #28]
 80049c8:	e005      	b.n	80049d6 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2200      	movs	r2, #0
 80049ce:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2200      	movs	r2, #0
 80049d4:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2200      	movs	r2, #0
 80049da:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80049e2:	b2db      	uxtb	r3, r3
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d106      	bne.n	80049f6 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2200      	movs	r2, #0
 80049ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	f7fd f97b 	bl	8001cec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2202      	movs	r2, #2
 80049fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	681a      	ldr	r2, [r3, #0]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a0c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004a1e:	431a      	orrs	r2, r3
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	68db      	ldr	r3, [r3, #12]
 8004a24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a28:	431a      	orrs	r2, r3
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	691b      	ldr	r3, [r3, #16]
 8004a2e:	f003 0302 	and.w	r3, r3, #2
 8004a32:	431a      	orrs	r2, r3
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	695b      	ldr	r3, [r3, #20]
 8004a38:	f003 0301 	and.w	r3, r3, #1
 8004a3c:	431a      	orrs	r2, r3
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	699b      	ldr	r3, [r3, #24]
 8004a42:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a46:	431a      	orrs	r2, r3
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	69db      	ldr	r3, [r3, #28]
 8004a4c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004a50:	431a      	orrs	r2, r3
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6a1b      	ldr	r3, [r3, #32]
 8004a56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a5a:	ea42 0103 	orr.w	r1, r2, r3
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a62:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	430a      	orrs	r2, r1
 8004a6c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	699b      	ldr	r3, [r3, #24]
 8004a72:	0c1b      	lsrs	r3, r3, #16
 8004a74:	f003 0104 	and.w	r1, r3, #4
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a7c:	f003 0210 	and.w	r2, r3, #16
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	430a      	orrs	r2, r1
 8004a86:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	69da      	ldr	r2, [r3, #28]
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a96:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004aa6:	2300      	movs	r3, #0
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	3708      	adds	r7, #8
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bd80      	pop	{r7, pc}

08004ab0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b082      	sub	sp, #8
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d101      	bne.n	8004ac2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	e041      	b.n	8004b46 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ac8:	b2db      	uxtb	r3, r3
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d106      	bne.n	8004adc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f000 f839 	bl	8004b4e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2202      	movs	r2, #2
 8004ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681a      	ldr	r2, [r3, #0]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	3304      	adds	r3, #4
 8004aec:	4619      	mov	r1, r3
 8004aee:	4610      	mov	r0, r2
 8004af0:	f000 f9d8 	bl	8004ea4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2201      	movs	r2, #1
 8004af8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2201      	movs	r2, #1
 8004b00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2201      	movs	r2, #1
 8004b08:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2201      	movs	r2, #1
 8004b18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2201      	movs	r2, #1
 8004b28:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2201      	movs	r2, #1
 8004b38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2201      	movs	r2, #1
 8004b40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b44:	2300      	movs	r3, #0
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3708      	adds	r7, #8
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}

08004b4e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004b4e:	b480      	push	{r7}
 8004b50:	b083      	sub	sp, #12
 8004b52:	af00      	add	r7, sp, #0
 8004b54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004b56:	bf00      	nop
 8004b58:	370c      	adds	r7, #12
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b60:	4770      	bx	lr
	...

08004b64 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004b64:	b480      	push	{r7}
 8004b66:	b085      	sub	sp, #20
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b72:	b2db      	uxtb	r3, r3
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d001      	beq.n	8004b7c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	e04e      	b.n	8004c1a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2202      	movs	r2, #2
 8004b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	68da      	ldr	r2, [r3, #12]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f042 0201 	orr.w	r2, r2, #1
 8004b92:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a23      	ldr	r2, [pc, #140]	; (8004c28 <HAL_TIM_Base_Start_IT+0xc4>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d022      	beq.n	8004be4 <HAL_TIM_Base_Start_IT+0x80>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ba6:	d01d      	beq.n	8004be4 <HAL_TIM_Base_Start_IT+0x80>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a1f      	ldr	r2, [pc, #124]	; (8004c2c <HAL_TIM_Base_Start_IT+0xc8>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d018      	beq.n	8004be4 <HAL_TIM_Base_Start_IT+0x80>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a1e      	ldr	r2, [pc, #120]	; (8004c30 <HAL_TIM_Base_Start_IT+0xcc>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d013      	beq.n	8004be4 <HAL_TIM_Base_Start_IT+0x80>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a1c      	ldr	r2, [pc, #112]	; (8004c34 <HAL_TIM_Base_Start_IT+0xd0>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d00e      	beq.n	8004be4 <HAL_TIM_Base_Start_IT+0x80>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a1b      	ldr	r2, [pc, #108]	; (8004c38 <HAL_TIM_Base_Start_IT+0xd4>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d009      	beq.n	8004be4 <HAL_TIM_Base_Start_IT+0x80>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4a19      	ldr	r2, [pc, #100]	; (8004c3c <HAL_TIM_Base_Start_IT+0xd8>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d004      	beq.n	8004be4 <HAL_TIM_Base_Start_IT+0x80>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a18      	ldr	r2, [pc, #96]	; (8004c40 <HAL_TIM_Base_Start_IT+0xdc>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d111      	bne.n	8004c08 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	689b      	ldr	r3, [r3, #8]
 8004bea:	f003 0307 	and.w	r3, r3, #7
 8004bee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2b06      	cmp	r3, #6
 8004bf4:	d010      	beq.n	8004c18 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	681a      	ldr	r2, [r3, #0]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f042 0201 	orr.w	r2, r2, #1
 8004c04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c06:	e007      	b.n	8004c18 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f042 0201 	orr.w	r2, r2, #1
 8004c16:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c18:	2300      	movs	r3, #0
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	3714      	adds	r7, #20
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c24:	4770      	bx	lr
 8004c26:	bf00      	nop
 8004c28:	40010000 	.word	0x40010000
 8004c2c:	40000400 	.word	0x40000400
 8004c30:	40000800 	.word	0x40000800
 8004c34:	40000c00 	.word	0x40000c00
 8004c38:	40010400 	.word	0x40010400
 8004c3c:	40014000 	.word	0x40014000
 8004c40:	40001800 	.word	0x40001800

08004c44 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b082      	sub	sp, #8
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	691b      	ldr	r3, [r3, #16]
 8004c52:	f003 0302 	and.w	r3, r3, #2
 8004c56:	2b02      	cmp	r3, #2
 8004c58:	d122      	bne.n	8004ca0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	68db      	ldr	r3, [r3, #12]
 8004c60:	f003 0302 	and.w	r3, r3, #2
 8004c64:	2b02      	cmp	r3, #2
 8004c66:	d11b      	bne.n	8004ca0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f06f 0202 	mvn.w	r2, #2
 8004c70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2201      	movs	r2, #1
 8004c76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	699b      	ldr	r3, [r3, #24]
 8004c7e:	f003 0303 	and.w	r3, r3, #3
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d003      	beq.n	8004c8e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c86:	6878      	ldr	r0, [r7, #4]
 8004c88:	f000 f8ee 	bl	8004e68 <HAL_TIM_IC_CaptureCallback>
 8004c8c:	e005      	b.n	8004c9a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f000 f8e0 	bl	8004e54 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	f000 f8f1 	bl	8004e7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	691b      	ldr	r3, [r3, #16]
 8004ca6:	f003 0304 	and.w	r3, r3, #4
 8004caa:	2b04      	cmp	r3, #4
 8004cac:	d122      	bne.n	8004cf4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	68db      	ldr	r3, [r3, #12]
 8004cb4:	f003 0304 	and.w	r3, r3, #4
 8004cb8:	2b04      	cmp	r3, #4
 8004cba:	d11b      	bne.n	8004cf4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f06f 0204 	mvn.w	r2, #4
 8004cc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2202      	movs	r2, #2
 8004cca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	699b      	ldr	r3, [r3, #24]
 8004cd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d003      	beq.n	8004ce2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f000 f8c4 	bl	8004e68 <HAL_TIM_IC_CaptureCallback>
 8004ce0:	e005      	b.n	8004cee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	f000 f8b6 	bl	8004e54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ce8:	6878      	ldr	r0, [r7, #4]
 8004cea:	f000 f8c7 	bl	8004e7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	691b      	ldr	r3, [r3, #16]
 8004cfa:	f003 0308 	and.w	r3, r3, #8
 8004cfe:	2b08      	cmp	r3, #8
 8004d00:	d122      	bne.n	8004d48 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	68db      	ldr	r3, [r3, #12]
 8004d08:	f003 0308 	and.w	r3, r3, #8
 8004d0c:	2b08      	cmp	r3, #8
 8004d0e:	d11b      	bne.n	8004d48 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f06f 0208 	mvn.w	r2, #8
 8004d18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2204      	movs	r2, #4
 8004d1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	69db      	ldr	r3, [r3, #28]
 8004d26:	f003 0303 	and.w	r3, r3, #3
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d003      	beq.n	8004d36 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	f000 f89a 	bl	8004e68 <HAL_TIM_IC_CaptureCallback>
 8004d34:	e005      	b.n	8004d42 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f000 f88c 	bl	8004e54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d3c:	6878      	ldr	r0, [r7, #4]
 8004d3e:	f000 f89d 	bl	8004e7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	691b      	ldr	r3, [r3, #16]
 8004d4e:	f003 0310 	and.w	r3, r3, #16
 8004d52:	2b10      	cmp	r3, #16
 8004d54:	d122      	bne.n	8004d9c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	68db      	ldr	r3, [r3, #12]
 8004d5c:	f003 0310 	and.w	r3, r3, #16
 8004d60:	2b10      	cmp	r3, #16
 8004d62:	d11b      	bne.n	8004d9c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f06f 0210 	mvn.w	r2, #16
 8004d6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2208      	movs	r2, #8
 8004d72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	69db      	ldr	r3, [r3, #28]
 8004d7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d003      	beq.n	8004d8a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d82:	6878      	ldr	r0, [r7, #4]
 8004d84:	f000 f870 	bl	8004e68 <HAL_TIM_IC_CaptureCallback>
 8004d88:	e005      	b.n	8004d96 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f000 f862 	bl	8004e54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d90:	6878      	ldr	r0, [r7, #4]
 8004d92:	f000 f873 	bl	8004e7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	691b      	ldr	r3, [r3, #16]
 8004da2:	f003 0301 	and.w	r3, r3, #1
 8004da6:	2b01      	cmp	r3, #1
 8004da8:	d10e      	bne.n	8004dc8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	68db      	ldr	r3, [r3, #12]
 8004db0:	f003 0301 	and.w	r3, r3, #1
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d107      	bne.n	8004dc8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f06f 0201 	mvn.w	r2, #1
 8004dc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004dc2:	6878      	ldr	r0, [r7, #4]
 8004dc4:	f7fc fa44 	bl	8001250 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	691b      	ldr	r3, [r3, #16]
 8004dce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dd2:	2b80      	cmp	r3, #128	; 0x80
 8004dd4:	d10e      	bne.n	8004df4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	68db      	ldr	r3, [r3, #12]
 8004ddc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004de0:	2b80      	cmp	r3, #128	; 0x80
 8004de2:	d107      	bne.n	8004df4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004dec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	f000 f902 	bl	8004ff8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	691b      	ldr	r3, [r3, #16]
 8004dfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dfe:	2b40      	cmp	r3, #64	; 0x40
 8004e00:	d10e      	bne.n	8004e20 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e0c:	2b40      	cmp	r3, #64	; 0x40
 8004e0e:	d107      	bne.n	8004e20 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004e18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004e1a:	6878      	ldr	r0, [r7, #4]
 8004e1c:	f000 f838 	bl	8004e90 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	691b      	ldr	r3, [r3, #16]
 8004e26:	f003 0320 	and.w	r3, r3, #32
 8004e2a:	2b20      	cmp	r3, #32
 8004e2c:	d10e      	bne.n	8004e4c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	68db      	ldr	r3, [r3, #12]
 8004e34:	f003 0320 	and.w	r3, r3, #32
 8004e38:	2b20      	cmp	r3, #32
 8004e3a:	d107      	bne.n	8004e4c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f06f 0220 	mvn.w	r2, #32
 8004e44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	f000 f8cc 	bl	8004fe4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e4c:	bf00      	nop
 8004e4e:	3708      	adds	r7, #8
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}

08004e54 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b083      	sub	sp, #12
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e5c:	bf00      	nop
 8004e5e:	370c      	adds	r7, #12
 8004e60:	46bd      	mov	sp, r7
 8004e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e66:	4770      	bx	lr

08004e68 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b083      	sub	sp, #12
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e70:	bf00      	nop
 8004e72:	370c      	adds	r7, #12
 8004e74:	46bd      	mov	sp, r7
 8004e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7a:	4770      	bx	lr

08004e7c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	b083      	sub	sp, #12
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e84:	bf00      	nop
 8004e86:	370c      	adds	r7, #12
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8e:	4770      	bx	lr

08004e90 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e90:	b480      	push	{r7}
 8004e92:	b083      	sub	sp, #12
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e98:	bf00      	nop
 8004e9a:	370c      	adds	r7, #12
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea2:	4770      	bx	lr

08004ea4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b085      	sub	sp, #20
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
 8004eac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	4a40      	ldr	r2, [pc, #256]	; (8004fb8 <TIM_Base_SetConfig+0x114>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d013      	beq.n	8004ee4 <TIM_Base_SetConfig+0x40>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ec2:	d00f      	beq.n	8004ee4 <TIM_Base_SetConfig+0x40>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	4a3d      	ldr	r2, [pc, #244]	; (8004fbc <TIM_Base_SetConfig+0x118>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d00b      	beq.n	8004ee4 <TIM_Base_SetConfig+0x40>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	4a3c      	ldr	r2, [pc, #240]	; (8004fc0 <TIM_Base_SetConfig+0x11c>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d007      	beq.n	8004ee4 <TIM_Base_SetConfig+0x40>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	4a3b      	ldr	r2, [pc, #236]	; (8004fc4 <TIM_Base_SetConfig+0x120>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d003      	beq.n	8004ee4 <TIM_Base_SetConfig+0x40>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	4a3a      	ldr	r2, [pc, #232]	; (8004fc8 <TIM_Base_SetConfig+0x124>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d108      	bne.n	8004ef6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004eea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	68fa      	ldr	r2, [r7, #12]
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	4a2f      	ldr	r2, [pc, #188]	; (8004fb8 <TIM_Base_SetConfig+0x114>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d02b      	beq.n	8004f56 <TIM_Base_SetConfig+0xb2>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f04:	d027      	beq.n	8004f56 <TIM_Base_SetConfig+0xb2>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	4a2c      	ldr	r2, [pc, #176]	; (8004fbc <TIM_Base_SetConfig+0x118>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d023      	beq.n	8004f56 <TIM_Base_SetConfig+0xb2>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	4a2b      	ldr	r2, [pc, #172]	; (8004fc0 <TIM_Base_SetConfig+0x11c>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d01f      	beq.n	8004f56 <TIM_Base_SetConfig+0xb2>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	4a2a      	ldr	r2, [pc, #168]	; (8004fc4 <TIM_Base_SetConfig+0x120>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d01b      	beq.n	8004f56 <TIM_Base_SetConfig+0xb2>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	4a29      	ldr	r2, [pc, #164]	; (8004fc8 <TIM_Base_SetConfig+0x124>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d017      	beq.n	8004f56 <TIM_Base_SetConfig+0xb2>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	4a28      	ldr	r2, [pc, #160]	; (8004fcc <TIM_Base_SetConfig+0x128>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d013      	beq.n	8004f56 <TIM_Base_SetConfig+0xb2>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	4a27      	ldr	r2, [pc, #156]	; (8004fd0 <TIM_Base_SetConfig+0x12c>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d00f      	beq.n	8004f56 <TIM_Base_SetConfig+0xb2>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	4a26      	ldr	r2, [pc, #152]	; (8004fd4 <TIM_Base_SetConfig+0x130>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d00b      	beq.n	8004f56 <TIM_Base_SetConfig+0xb2>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	4a25      	ldr	r2, [pc, #148]	; (8004fd8 <TIM_Base_SetConfig+0x134>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d007      	beq.n	8004f56 <TIM_Base_SetConfig+0xb2>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	4a24      	ldr	r2, [pc, #144]	; (8004fdc <TIM_Base_SetConfig+0x138>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d003      	beq.n	8004f56 <TIM_Base_SetConfig+0xb2>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4a23      	ldr	r2, [pc, #140]	; (8004fe0 <TIM_Base_SetConfig+0x13c>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d108      	bne.n	8004f68 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	68db      	ldr	r3, [r3, #12]
 8004f62:	68fa      	ldr	r2, [r7, #12]
 8004f64:	4313      	orrs	r3, r2
 8004f66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	695b      	ldr	r3, [r3, #20]
 8004f72:	4313      	orrs	r3, r2
 8004f74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	68fa      	ldr	r2, [r7, #12]
 8004f7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	689a      	ldr	r2, [r3, #8]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	681a      	ldr	r2, [r3, #0]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	4a0a      	ldr	r2, [pc, #40]	; (8004fb8 <TIM_Base_SetConfig+0x114>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d003      	beq.n	8004f9c <TIM_Base_SetConfig+0xf8>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	4a0c      	ldr	r2, [pc, #48]	; (8004fc8 <TIM_Base_SetConfig+0x124>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d103      	bne.n	8004fa4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	691a      	ldr	r2, [r3, #16]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	615a      	str	r2, [r3, #20]
}
 8004faa:	bf00      	nop
 8004fac:	3714      	adds	r7, #20
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb4:	4770      	bx	lr
 8004fb6:	bf00      	nop
 8004fb8:	40010000 	.word	0x40010000
 8004fbc:	40000400 	.word	0x40000400
 8004fc0:	40000800 	.word	0x40000800
 8004fc4:	40000c00 	.word	0x40000c00
 8004fc8:	40010400 	.word	0x40010400
 8004fcc:	40014000 	.word	0x40014000
 8004fd0:	40014400 	.word	0x40014400
 8004fd4:	40014800 	.word	0x40014800
 8004fd8:	40001800 	.word	0x40001800
 8004fdc:	40001c00 	.word	0x40001c00
 8004fe0:	40002000 	.word	0x40002000

08004fe4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b083      	sub	sp, #12
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004fec:	bf00      	nop
 8004fee:	370c      	adds	r7, #12
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr

08004ff8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b083      	sub	sp, #12
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005000:	bf00      	nop
 8005002:	370c      	adds	r7, #12
 8005004:	46bd      	mov	sp, r7
 8005006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500a:	4770      	bx	lr

0800500c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b082      	sub	sp, #8
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d101      	bne.n	800501e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	e03f      	b.n	800509e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005024:	b2db      	uxtb	r3, r3
 8005026:	2b00      	cmp	r3, #0
 8005028:	d106      	bne.n	8005038 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2200      	movs	r2, #0
 800502e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005032:	6878      	ldr	r0, [r7, #4]
 8005034:	f7fe faae 	bl	8003594 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2224      	movs	r2, #36	; 0x24
 800503c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	68da      	ldr	r2, [r3, #12]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800504e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005050:	6878      	ldr	r0, [r7, #4]
 8005052:	f000 fddf 	bl	8005c14 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	691a      	ldr	r2, [r3, #16]
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005064:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	695a      	ldr	r2, [r3, #20]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005074:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	68da      	ldr	r2, [r3, #12]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005084:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2200      	movs	r2, #0
 800508a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2220      	movs	r2, #32
 8005090:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2220      	movs	r2, #32
 8005098:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800509c:	2300      	movs	r3, #0
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3708      	adds	r7, #8
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}

080050a6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050a6:	b580      	push	{r7, lr}
 80050a8:	b08a      	sub	sp, #40	; 0x28
 80050aa:	af02      	add	r7, sp, #8
 80050ac:	60f8      	str	r0, [r7, #12]
 80050ae:	60b9      	str	r1, [r7, #8]
 80050b0:	603b      	str	r3, [r7, #0]
 80050b2:	4613      	mov	r3, r2
 80050b4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80050b6:	2300      	movs	r3, #0
 80050b8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050c0:	b2db      	uxtb	r3, r3
 80050c2:	2b20      	cmp	r3, #32
 80050c4:	d17c      	bne.n	80051c0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d002      	beq.n	80050d2 <HAL_UART_Transmit+0x2c>
 80050cc:	88fb      	ldrh	r3, [r7, #6]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d101      	bne.n	80050d6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80050d2:	2301      	movs	r3, #1
 80050d4:	e075      	b.n	80051c2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050dc:	2b01      	cmp	r3, #1
 80050de:	d101      	bne.n	80050e4 <HAL_UART_Transmit+0x3e>
 80050e0:	2302      	movs	r3, #2
 80050e2:	e06e      	b.n	80051c2 <HAL_UART_Transmit+0x11c>
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2201      	movs	r2, #1
 80050e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2200      	movs	r2, #0
 80050f0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	2221      	movs	r2, #33	; 0x21
 80050f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80050fa:	f7fe fb31 	bl	8003760 <HAL_GetTick>
 80050fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	88fa      	ldrh	r2, [r7, #6]
 8005104:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	88fa      	ldrh	r2, [r7, #6]
 800510a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005114:	d108      	bne.n	8005128 <HAL_UART_Transmit+0x82>
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	691b      	ldr	r3, [r3, #16]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d104      	bne.n	8005128 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800511e:	2300      	movs	r3, #0
 8005120:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	61bb      	str	r3, [r7, #24]
 8005126:	e003      	b.n	8005130 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800512c:	2300      	movs	r3, #0
 800512e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2200      	movs	r2, #0
 8005134:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005138:	e02a      	b.n	8005190 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	9300      	str	r3, [sp, #0]
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	2200      	movs	r2, #0
 8005142:	2180      	movs	r1, #128	; 0x80
 8005144:	68f8      	ldr	r0, [r7, #12]
 8005146:	f000 fb1f 	bl	8005788 <UART_WaitOnFlagUntilTimeout>
 800514a:	4603      	mov	r3, r0
 800514c:	2b00      	cmp	r3, #0
 800514e:	d001      	beq.n	8005154 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005150:	2303      	movs	r3, #3
 8005152:	e036      	b.n	80051c2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005154:	69fb      	ldr	r3, [r7, #28]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d10b      	bne.n	8005172 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800515a:	69bb      	ldr	r3, [r7, #24]
 800515c:	881b      	ldrh	r3, [r3, #0]
 800515e:	461a      	mov	r2, r3
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005168:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800516a:	69bb      	ldr	r3, [r7, #24]
 800516c:	3302      	adds	r3, #2
 800516e:	61bb      	str	r3, [r7, #24]
 8005170:	e007      	b.n	8005182 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005172:	69fb      	ldr	r3, [r7, #28]
 8005174:	781a      	ldrb	r2, [r3, #0]
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800517c:	69fb      	ldr	r3, [r7, #28]
 800517e:	3301      	adds	r3, #1
 8005180:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005186:	b29b      	uxth	r3, r3
 8005188:	3b01      	subs	r3, #1
 800518a:	b29a      	uxth	r2, r3
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005194:	b29b      	uxth	r3, r3
 8005196:	2b00      	cmp	r3, #0
 8005198:	d1cf      	bne.n	800513a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	9300      	str	r3, [sp, #0]
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	2200      	movs	r2, #0
 80051a2:	2140      	movs	r1, #64	; 0x40
 80051a4:	68f8      	ldr	r0, [r7, #12]
 80051a6:	f000 faef 	bl	8005788 <UART_WaitOnFlagUntilTimeout>
 80051aa:	4603      	mov	r3, r0
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d001      	beq.n	80051b4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80051b0:	2303      	movs	r3, #3
 80051b2:	e006      	b.n	80051c2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	2220      	movs	r2, #32
 80051b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80051bc:	2300      	movs	r3, #0
 80051be:	e000      	b.n	80051c2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80051c0:	2302      	movs	r3, #2
  }
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3720      	adds	r7, #32
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}

080051ca <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80051ca:	b580      	push	{r7, lr}
 80051cc:	b084      	sub	sp, #16
 80051ce:	af00      	add	r7, sp, #0
 80051d0:	60f8      	str	r0, [r7, #12]
 80051d2:	60b9      	str	r1, [r7, #8]
 80051d4:	4613      	mov	r3, r2
 80051d6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80051de:	b2db      	uxtb	r3, r3
 80051e0:	2b20      	cmp	r3, #32
 80051e2:	d11d      	bne.n	8005220 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d002      	beq.n	80051f0 <HAL_UART_Receive_IT+0x26>
 80051ea:	88fb      	ldrh	r3, [r7, #6]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d101      	bne.n	80051f4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80051f0:	2301      	movs	r3, #1
 80051f2:	e016      	b.n	8005222 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051fa:	2b01      	cmp	r3, #1
 80051fc:	d101      	bne.n	8005202 <HAL_UART_Receive_IT+0x38>
 80051fe:	2302      	movs	r3, #2
 8005200:	e00f      	b.n	8005222 <HAL_UART_Receive_IT+0x58>
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2201      	movs	r2, #1
 8005206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2200      	movs	r2, #0
 800520e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005210:	88fb      	ldrh	r3, [r7, #6]
 8005212:	461a      	mov	r2, r3
 8005214:	68b9      	ldr	r1, [r7, #8]
 8005216:	68f8      	ldr	r0, [r7, #12]
 8005218:	f000 fb24 	bl	8005864 <UART_Start_Receive_IT>
 800521c:	4603      	mov	r3, r0
 800521e:	e000      	b.n	8005222 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005220:	2302      	movs	r3, #2
  }
}
 8005222:	4618      	mov	r0, r3
 8005224:	3710      	adds	r7, #16
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}
	...

0800522c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b0ba      	sub	sp, #232	; 0xe8
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	68db      	ldr	r3, [r3, #12]
 8005244:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	695b      	ldr	r3, [r3, #20]
 800524e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005252:	2300      	movs	r3, #0
 8005254:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005258:	2300      	movs	r3, #0
 800525a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800525e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005262:	f003 030f 	and.w	r3, r3, #15
 8005266:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800526a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800526e:	2b00      	cmp	r3, #0
 8005270:	d10f      	bne.n	8005292 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005272:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005276:	f003 0320 	and.w	r3, r3, #32
 800527a:	2b00      	cmp	r3, #0
 800527c:	d009      	beq.n	8005292 <HAL_UART_IRQHandler+0x66>
 800527e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005282:	f003 0320 	and.w	r3, r3, #32
 8005286:	2b00      	cmp	r3, #0
 8005288:	d003      	beq.n	8005292 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f000 fc07 	bl	8005a9e <UART_Receive_IT>
      return;
 8005290:	e256      	b.n	8005740 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005292:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005296:	2b00      	cmp	r3, #0
 8005298:	f000 80de 	beq.w	8005458 <HAL_UART_IRQHandler+0x22c>
 800529c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80052a0:	f003 0301 	and.w	r3, r3, #1
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d106      	bne.n	80052b6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80052a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80052ac:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	f000 80d1 	beq.w	8005458 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80052b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052ba:	f003 0301 	and.w	r3, r3, #1
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d00b      	beq.n	80052da <HAL_UART_IRQHandler+0xae>
 80052c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80052c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d005      	beq.n	80052da <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052d2:	f043 0201 	orr.w	r2, r3, #1
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80052da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052de:	f003 0304 	and.w	r3, r3, #4
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d00b      	beq.n	80052fe <HAL_UART_IRQHandler+0xd2>
 80052e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80052ea:	f003 0301 	and.w	r3, r3, #1
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d005      	beq.n	80052fe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052f6:	f043 0202 	orr.w	r2, r3, #2
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80052fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005302:	f003 0302 	and.w	r3, r3, #2
 8005306:	2b00      	cmp	r3, #0
 8005308:	d00b      	beq.n	8005322 <HAL_UART_IRQHandler+0xf6>
 800530a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800530e:	f003 0301 	and.w	r3, r3, #1
 8005312:	2b00      	cmp	r3, #0
 8005314:	d005      	beq.n	8005322 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800531a:	f043 0204 	orr.w	r2, r3, #4
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005322:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005326:	f003 0308 	and.w	r3, r3, #8
 800532a:	2b00      	cmp	r3, #0
 800532c:	d011      	beq.n	8005352 <HAL_UART_IRQHandler+0x126>
 800532e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005332:	f003 0320 	and.w	r3, r3, #32
 8005336:	2b00      	cmp	r3, #0
 8005338:	d105      	bne.n	8005346 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800533a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800533e:	f003 0301 	and.w	r3, r3, #1
 8005342:	2b00      	cmp	r3, #0
 8005344:	d005      	beq.n	8005352 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800534a:	f043 0208 	orr.w	r2, r3, #8
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005356:	2b00      	cmp	r3, #0
 8005358:	f000 81ed 	beq.w	8005736 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800535c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005360:	f003 0320 	and.w	r3, r3, #32
 8005364:	2b00      	cmp	r3, #0
 8005366:	d008      	beq.n	800537a <HAL_UART_IRQHandler+0x14e>
 8005368:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800536c:	f003 0320 	and.w	r3, r3, #32
 8005370:	2b00      	cmp	r3, #0
 8005372:	d002      	beq.n	800537a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005374:	6878      	ldr	r0, [r7, #4]
 8005376:	f000 fb92 	bl	8005a9e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	695b      	ldr	r3, [r3, #20]
 8005380:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005384:	2b40      	cmp	r3, #64	; 0x40
 8005386:	bf0c      	ite	eq
 8005388:	2301      	moveq	r3, #1
 800538a:	2300      	movne	r3, #0
 800538c:	b2db      	uxtb	r3, r3
 800538e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005396:	f003 0308 	and.w	r3, r3, #8
 800539a:	2b00      	cmp	r3, #0
 800539c:	d103      	bne.n	80053a6 <HAL_UART_IRQHandler+0x17a>
 800539e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d04f      	beq.n	8005446 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80053a6:	6878      	ldr	r0, [r7, #4]
 80053a8:	f000 fa9a 	bl	80058e0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	695b      	ldr	r3, [r3, #20]
 80053b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053b6:	2b40      	cmp	r3, #64	; 0x40
 80053b8:	d141      	bne.n	800543e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	3314      	adds	r3, #20
 80053c0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80053c8:	e853 3f00 	ldrex	r3, [r3]
 80053cc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80053d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80053d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80053d8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	3314      	adds	r3, #20
 80053e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80053e6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80053ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80053f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80053f6:	e841 2300 	strex	r3, r2, [r1]
 80053fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80053fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005402:	2b00      	cmp	r3, #0
 8005404:	d1d9      	bne.n	80053ba <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800540a:	2b00      	cmp	r3, #0
 800540c:	d013      	beq.n	8005436 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005412:	4a7d      	ldr	r2, [pc, #500]	; (8005608 <HAL_UART_IRQHandler+0x3dc>)
 8005414:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800541a:	4618      	mov	r0, r3
 800541c:	f7fe fafe 	bl	8003a1c <HAL_DMA_Abort_IT>
 8005420:	4603      	mov	r3, r0
 8005422:	2b00      	cmp	r3, #0
 8005424:	d016      	beq.n	8005454 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800542a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800542c:	687a      	ldr	r2, [r7, #4]
 800542e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005430:	4610      	mov	r0, r2
 8005432:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005434:	e00e      	b.n	8005454 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f000 f990 	bl	800575c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800543c:	e00a      	b.n	8005454 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f000 f98c 	bl	800575c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005444:	e006      	b.n	8005454 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f000 f988 	bl	800575c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2200      	movs	r2, #0
 8005450:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005452:	e170      	b.n	8005736 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005454:	bf00      	nop
    return;
 8005456:	e16e      	b.n	8005736 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800545c:	2b01      	cmp	r3, #1
 800545e:	f040 814a 	bne.w	80056f6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005462:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005466:	f003 0310 	and.w	r3, r3, #16
 800546a:	2b00      	cmp	r3, #0
 800546c:	f000 8143 	beq.w	80056f6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005470:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005474:	f003 0310 	and.w	r3, r3, #16
 8005478:	2b00      	cmp	r3, #0
 800547a:	f000 813c 	beq.w	80056f6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800547e:	2300      	movs	r3, #0
 8005480:	60bb      	str	r3, [r7, #8]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	60bb      	str	r3, [r7, #8]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	60bb      	str	r3, [r7, #8]
 8005492:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	695b      	ldr	r3, [r3, #20]
 800549a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800549e:	2b40      	cmp	r3, #64	; 0x40
 80054a0:	f040 80b4 	bne.w	800560c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80054b0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	f000 8140 	beq.w	800573a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80054be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80054c2:	429a      	cmp	r2, r3
 80054c4:	f080 8139 	bcs.w	800573a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80054ce:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054d4:	69db      	ldr	r3, [r3, #28]
 80054d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054da:	f000 8088 	beq.w	80055ee <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	330c      	adds	r3, #12
 80054e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80054ec:	e853 3f00 	ldrex	r3, [r3]
 80054f0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80054f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80054f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80054fc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	330c      	adds	r3, #12
 8005506:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800550a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800550e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005512:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005516:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800551a:	e841 2300 	strex	r3, r2, [r1]
 800551e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005522:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005526:	2b00      	cmp	r3, #0
 8005528:	d1d9      	bne.n	80054de <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	3314      	adds	r3, #20
 8005530:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005532:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005534:	e853 3f00 	ldrex	r3, [r3]
 8005538:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800553a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800553c:	f023 0301 	bic.w	r3, r3, #1
 8005540:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	3314      	adds	r3, #20
 800554a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800554e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005552:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005554:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005556:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800555a:	e841 2300 	strex	r3, r2, [r1]
 800555e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005560:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005562:	2b00      	cmp	r3, #0
 8005564:	d1e1      	bne.n	800552a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	3314      	adds	r3, #20
 800556c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800556e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005570:	e853 3f00 	ldrex	r3, [r3]
 8005574:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005576:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005578:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800557c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	3314      	adds	r3, #20
 8005586:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800558a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800558c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800558e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005590:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005592:	e841 2300 	strex	r3, r2, [r1]
 8005596:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005598:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800559a:	2b00      	cmp	r3, #0
 800559c:	d1e3      	bne.n	8005566 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2220      	movs	r2, #32
 80055a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2200      	movs	r2, #0
 80055aa:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	330c      	adds	r3, #12
 80055b2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055b6:	e853 3f00 	ldrex	r3, [r3]
 80055ba:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80055bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80055be:	f023 0310 	bic.w	r3, r3, #16
 80055c2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	330c      	adds	r3, #12
 80055cc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80055d0:	65ba      	str	r2, [r7, #88]	; 0x58
 80055d2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055d4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80055d6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80055d8:	e841 2300 	strex	r3, r2, [r1]
 80055dc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80055de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d1e3      	bne.n	80055ac <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055e8:	4618      	mov	r0, r3
 80055ea:	f7fe f9a7 	bl	800393c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80055f6:	b29b      	uxth	r3, r3
 80055f8:	1ad3      	subs	r3, r2, r3
 80055fa:	b29b      	uxth	r3, r3
 80055fc:	4619      	mov	r1, r3
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f000 f8b6 	bl	8005770 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005604:	e099      	b.n	800573a <HAL_UART_IRQHandler+0x50e>
 8005606:	bf00      	nop
 8005608:	080059a7 	.word	0x080059a7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005614:	b29b      	uxth	r3, r3
 8005616:	1ad3      	subs	r3, r2, r3
 8005618:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005620:	b29b      	uxth	r3, r3
 8005622:	2b00      	cmp	r3, #0
 8005624:	f000 808b 	beq.w	800573e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005628:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800562c:	2b00      	cmp	r3, #0
 800562e:	f000 8086 	beq.w	800573e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	330c      	adds	r3, #12
 8005638:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800563a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800563c:	e853 3f00 	ldrex	r3, [r3]
 8005640:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005642:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005644:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005648:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	330c      	adds	r3, #12
 8005652:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005656:	647a      	str	r2, [r7, #68]	; 0x44
 8005658:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800565a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800565c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800565e:	e841 2300 	strex	r3, r2, [r1]
 8005662:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005664:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005666:	2b00      	cmp	r3, #0
 8005668:	d1e3      	bne.n	8005632 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	3314      	adds	r3, #20
 8005670:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005674:	e853 3f00 	ldrex	r3, [r3]
 8005678:	623b      	str	r3, [r7, #32]
   return(result);
 800567a:	6a3b      	ldr	r3, [r7, #32]
 800567c:	f023 0301 	bic.w	r3, r3, #1
 8005680:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	3314      	adds	r3, #20
 800568a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800568e:	633a      	str	r2, [r7, #48]	; 0x30
 8005690:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005692:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005694:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005696:	e841 2300 	strex	r3, r2, [r1]
 800569a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800569c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d1e3      	bne.n	800566a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2220      	movs	r2, #32
 80056a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2200      	movs	r2, #0
 80056ae:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	330c      	adds	r3, #12
 80056b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	e853 3f00 	ldrex	r3, [r3]
 80056be:	60fb      	str	r3, [r7, #12]
   return(result);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f023 0310 	bic.w	r3, r3, #16
 80056c6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	330c      	adds	r3, #12
 80056d0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80056d4:	61fa      	str	r2, [r7, #28]
 80056d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056d8:	69b9      	ldr	r1, [r7, #24]
 80056da:	69fa      	ldr	r2, [r7, #28]
 80056dc:	e841 2300 	strex	r3, r2, [r1]
 80056e0:	617b      	str	r3, [r7, #20]
   return(result);
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d1e3      	bne.n	80056b0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80056e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80056ec:	4619      	mov	r1, r3
 80056ee:	6878      	ldr	r0, [r7, #4]
 80056f0:	f000 f83e 	bl	8005770 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80056f4:	e023      	b.n	800573e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80056f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d009      	beq.n	8005716 <HAL_UART_IRQHandler+0x4ea>
 8005702:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005706:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800570a:	2b00      	cmp	r3, #0
 800570c:	d003      	beq.n	8005716 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	f000 f95d 	bl	80059ce <UART_Transmit_IT>
    return;
 8005714:	e014      	b.n	8005740 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005716:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800571a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800571e:	2b00      	cmp	r3, #0
 8005720:	d00e      	beq.n	8005740 <HAL_UART_IRQHandler+0x514>
 8005722:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005726:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800572a:	2b00      	cmp	r3, #0
 800572c:	d008      	beq.n	8005740 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f000 f99d 	bl	8005a6e <UART_EndTransmit_IT>
    return;
 8005734:	e004      	b.n	8005740 <HAL_UART_IRQHandler+0x514>
    return;
 8005736:	bf00      	nop
 8005738:	e002      	b.n	8005740 <HAL_UART_IRQHandler+0x514>
      return;
 800573a:	bf00      	nop
 800573c:	e000      	b.n	8005740 <HAL_UART_IRQHandler+0x514>
      return;
 800573e:	bf00      	nop
  }
}
 8005740:	37e8      	adds	r7, #232	; 0xe8
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}
 8005746:	bf00      	nop

08005748 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005748:	b480      	push	{r7}
 800574a:	b083      	sub	sp, #12
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005750:	bf00      	nop
 8005752:	370c      	adds	r7, #12
 8005754:	46bd      	mov	sp, r7
 8005756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575a:	4770      	bx	lr

0800575c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800575c:	b480      	push	{r7}
 800575e:	b083      	sub	sp, #12
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005764:	bf00      	nop
 8005766:	370c      	adds	r7, #12
 8005768:	46bd      	mov	sp, r7
 800576a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576e:	4770      	bx	lr

08005770 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005770:	b480      	push	{r7}
 8005772:	b083      	sub	sp, #12
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
 8005778:	460b      	mov	r3, r1
 800577a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800577c:	bf00      	nop
 800577e:	370c      	adds	r7, #12
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr

08005788 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b090      	sub	sp, #64	; 0x40
 800578c:	af00      	add	r7, sp, #0
 800578e:	60f8      	str	r0, [r7, #12]
 8005790:	60b9      	str	r1, [r7, #8]
 8005792:	603b      	str	r3, [r7, #0]
 8005794:	4613      	mov	r3, r2
 8005796:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005798:	e050      	b.n	800583c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800579a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800579c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057a0:	d04c      	beq.n	800583c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80057a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d007      	beq.n	80057b8 <UART_WaitOnFlagUntilTimeout+0x30>
 80057a8:	f7fd ffda 	bl	8003760 <HAL_GetTick>
 80057ac:	4602      	mov	r2, r0
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	1ad3      	subs	r3, r2, r3
 80057b2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80057b4:	429a      	cmp	r2, r3
 80057b6:	d241      	bcs.n	800583c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	330c      	adds	r3, #12
 80057be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057c2:	e853 3f00 	ldrex	r3, [r3]
 80057c6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80057c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ca:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80057ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	330c      	adds	r3, #12
 80057d6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80057d8:	637a      	str	r2, [r7, #52]	; 0x34
 80057da:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057dc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80057de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80057e0:	e841 2300 	strex	r3, r2, [r1]
 80057e4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80057e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d1e5      	bne.n	80057b8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	3314      	adds	r3, #20
 80057f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057f4:	697b      	ldr	r3, [r7, #20]
 80057f6:	e853 3f00 	ldrex	r3, [r3]
 80057fa:	613b      	str	r3, [r7, #16]
   return(result);
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	f023 0301 	bic.w	r3, r3, #1
 8005802:	63bb      	str	r3, [r7, #56]	; 0x38
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	3314      	adds	r3, #20
 800580a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800580c:	623a      	str	r2, [r7, #32]
 800580e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005810:	69f9      	ldr	r1, [r7, #28]
 8005812:	6a3a      	ldr	r2, [r7, #32]
 8005814:	e841 2300 	strex	r3, r2, [r1]
 8005818:	61bb      	str	r3, [r7, #24]
   return(result);
 800581a:	69bb      	ldr	r3, [r7, #24]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d1e5      	bne.n	80057ec <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2220      	movs	r2, #32
 8005824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2220      	movs	r2, #32
 800582c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	2200      	movs	r2, #0
 8005834:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005838:	2303      	movs	r3, #3
 800583a:	e00f      	b.n	800585c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	681a      	ldr	r2, [r3, #0]
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	4013      	ands	r3, r2
 8005846:	68ba      	ldr	r2, [r7, #8]
 8005848:	429a      	cmp	r2, r3
 800584a:	bf0c      	ite	eq
 800584c:	2301      	moveq	r3, #1
 800584e:	2300      	movne	r3, #0
 8005850:	b2db      	uxtb	r3, r3
 8005852:	461a      	mov	r2, r3
 8005854:	79fb      	ldrb	r3, [r7, #7]
 8005856:	429a      	cmp	r2, r3
 8005858:	d09f      	beq.n	800579a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800585a:	2300      	movs	r3, #0
}
 800585c:	4618      	mov	r0, r3
 800585e:	3740      	adds	r7, #64	; 0x40
 8005860:	46bd      	mov	sp, r7
 8005862:	bd80      	pop	{r7, pc}

08005864 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005864:	b480      	push	{r7}
 8005866:	b085      	sub	sp, #20
 8005868:	af00      	add	r7, sp, #0
 800586a:	60f8      	str	r0, [r7, #12]
 800586c:	60b9      	str	r1, [r7, #8]
 800586e:	4613      	mov	r3, r2
 8005870:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	68ba      	ldr	r2, [r7, #8]
 8005876:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	88fa      	ldrh	r2, [r7, #6]
 800587c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	88fa      	ldrh	r2, [r7, #6]
 8005882:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2200      	movs	r2, #0
 8005888:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	2222      	movs	r2, #34	; 0x22
 800588e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2200      	movs	r2, #0
 8005896:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	691b      	ldr	r3, [r3, #16]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d007      	beq.n	80058b2 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	68da      	ldr	r2, [r3, #12]
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80058b0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	695a      	ldr	r2, [r3, #20]
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f042 0201 	orr.w	r2, r2, #1
 80058c0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	68da      	ldr	r2, [r3, #12]
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f042 0220 	orr.w	r2, r2, #32
 80058d0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80058d2:	2300      	movs	r3, #0
}
 80058d4:	4618      	mov	r0, r3
 80058d6:	3714      	adds	r7, #20
 80058d8:	46bd      	mov	sp, r7
 80058da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058de:	4770      	bx	lr

080058e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b095      	sub	sp, #84	; 0x54
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	330c      	adds	r3, #12
 80058ee:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058f2:	e853 3f00 	ldrex	r3, [r3]
 80058f6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80058f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058fa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80058fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	330c      	adds	r3, #12
 8005906:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005908:	643a      	str	r2, [r7, #64]	; 0x40
 800590a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800590c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800590e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005910:	e841 2300 	strex	r3, r2, [r1]
 8005914:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005916:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005918:	2b00      	cmp	r3, #0
 800591a:	d1e5      	bne.n	80058e8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	3314      	adds	r3, #20
 8005922:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005924:	6a3b      	ldr	r3, [r7, #32]
 8005926:	e853 3f00 	ldrex	r3, [r3]
 800592a:	61fb      	str	r3, [r7, #28]
   return(result);
 800592c:	69fb      	ldr	r3, [r7, #28]
 800592e:	f023 0301 	bic.w	r3, r3, #1
 8005932:	64bb      	str	r3, [r7, #72]	; 0x48
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	3314      	adds	r3, #20
 800593a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800593c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800593e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005940:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005942:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005944:	e841 2300 	strex	r3, r2, [r1]
 8005948:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800594a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800594c:	2b00      	cmp	r3, #0
 800594e:	d1e5      	bne.n	800591c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005954:	2b01      	cmp	r3, #1
 8005956:	d119      	bne.n	800598c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	330c      	adds	r3, #12
 800595e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	e853 3f00 	ldrex	r3, [r3]
 8005966:	60bb      	str	r3, [r7, #8]
   return(result);
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	f023 0310 	bic.w	r3, r3, #16
 800596e:	647b      	str	r3, [r7, #68]	; 0x44
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	330c      	adds	r3, #12
 8005976:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005978:	61ba      	str	r2, [r7, #24]
 800597a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800597c:	6979      	ldr	r1, [r7, #20]
 800597e:	69ba      	ldr	r2, [r7, #24]
 8005980:	e841 2300 	strex	r3, r2, [r1]
 8005984:	613b      	str	r3, [r7, #16]
   return(result);
 8005986:	693b      	ldr	r3, [r7, #16]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d1e5      	bne.n	8005958 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2220      	movs	r2, #32
 8005990:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2200      	movs	r2, #0
 8005998:	631a      	str	r2, [r3, #48]	; 0x30
}
 800599a:	bf00      	nop
 800599c:	3754      	adds	r7, #84	; 0x54
 800599e:	46bd      	mov	sp, r7
 80059a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a4:	4770      	bx	lr

080059a6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80059a6:	b580      	push	{r7, lr}
 80059a8:	b084      	sub	sp, #16
 80059aa:	af00      	add	r7, sp, #0
 80059ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059b2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	2200      	movs	r2, #0
 80059b8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2200      	movs	r2, #0
 80059be:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80059c0:	68f8      	ldr	r0, [r7, #12]
 80059c2:	f7ff fecb 	bl	800575c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059c6:	bf00      	nop
 80059c8:	3710      	adds	r7, #16
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bd80      	pop	{r7, pc}

080059ce <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80059ce:	b480      	push	{r7}
 80059d0:	b085      	sub	sp, #20
 80059d2:	af00      	add	r7, sp, #0
 80059d4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059dc:	b2db      	uxtb	r3, r3
 80059de:	2b21      	cmp	r3, #33	; 0x21
 80059e0:	d13e      	bne.n	8005a60 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059ea:	d114      	bne.n	8005a16 <UART_Transmit_IT+0x48>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	691b      	ldr	r3, [r3, #16]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d110      	bne.n	8005a16 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6a1b      	ldr	r3, [r3, #32]
 80059f8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	881b      	ldrh	r3, [r3, #0]
 80059fe:	461a      	mov	r2, r3
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a08:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6a1b      	ldr	r3, [r3, #32]
 8005a0e:	1c9a      	adds	r2, r3, #2
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	621a      	str	r2, [r3, #32]
 8005a14:	e008      	b.n	8005a28 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6a1b      	ldr	r3, [r3, #32]
 8005a1a:	1c59      	adds	r1, r3, #1
 8005a1c:	687a      	ldr	r2, [r7, #4]
 8005a1e:	6211      	str	r1, [r2, #32]
 8005a20:	781a      	ldrb	r2, [r3, #0]
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005a2c:	b29b      	uxth	r3, r3
 8005a2e:	3b01      	subs	r3, #1
 8005a30:	b29b      	uxth	r3, r3
 8005a32:	687a      	ldr	r2, [r7, #4]
 8005a34:	4619      	mov	r1, r3
 8005a36:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d10f      	bne.n	8005a5c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	68da      	ldr	r2, [r3, #12]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005a4a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	68da      	ldr	r2, [r3, #12]
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a5a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	e000      	b.n	8005a62 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005a60:	2302      	movs	r3, #2
  }
}
 8005a62:	4618      	mov	r0, r3
 8005a64:	3714      	adds	r7, #20
 8005a66:	46bd      	mov	sp, r7
 8005a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6c:	4770      	bx	lr

08005a6e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005a6e:	b580      	push	{r7, lr}
 8005a70:	b082      	sub	sp, #8
 8005a72:	af00      	add	r7, sp, #0
 8005a74:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	68da      	ldr	r2, [r3, #12]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a84:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2220      	movs	r2, #32
 8005a8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005a8e:	6878      	ldr	r0, [r7, #4]
 8005a90:	f7ff fe5a 	bl	8005748 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005a94:	2300      	movs	r3, #0
}
 8005a96:	4618      	mov	r0, r3
 8005a98:	3708      	adds	r7, #8
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}

08005a9e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005a9e:	b580      	push	{r7, lr}
 8005aa0:	b08c      	sub	sp, #48	; 0x30
 8005aa2:	af00      	add	r7, sp, #0
 8005aa4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005aac:	b2db      	uxtb	r3, r3
 8005aae:	2b22      	cmp	r3, #34	; 0x22
 8005ab0:	f040 80ab 	bne.w	8005c0a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	689b      	ldr	r3, [r3, #8]
 8005ab8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005abc:	d117      	bne.n	8005aee <UART_Receive_IT+0x50>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	691b      	ldr	r3, [r3, #16]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d113      	bne.n	8005aee <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ace:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	b29b      	uxth	r3, r3
 8005ad8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005adc:	b29a      	uxth	r2, r3
 8005ade:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ae0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ae6:	1c9a      	adds	r2, r3, #2
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	629a      	str	r2, [r3, #40]	; 0x28
 8005aec:	e026      	b.n	8005b3c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005af2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005af4:	2300      	movs	r3, #0
 8005af6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	689b      	ldr	r3, [r3, #8]
 8005afc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b00:	d007      	beq.n	8005b12 <UART_Receive_IT+0x74>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	689b      	ldr	r3, [r3, #8]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d10a      	bne.n	8005b20 <UART_Receive_IT+0x82>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	691b      	ldr	r3, [r3, #16]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d106      	bne.n	8005b20 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	685b      	ldr	r3, [r3, #4]
 8005b18:	b2da      	uxtb	r2, r3
 8005b1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b1c:	701a      	strb	r2, [r3, #0]
 8005b1e:	e008      	b.n	8005b32 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	b2db      	uxtb	r3, r3
 8005b28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b2c:	b2da      	uxtb	r2, r3
 8005b2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b30:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b36:	1c5a      	adds	r2, r3, #1
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b40:	b29b      	uxth	r3, r3
 8005b42:	3b01      	subs	r3, #1
 8005b44:	b29b      	uxth	r3, r3
 8005b46:	687a      	ldr	r2, [r7, #4]
 8005b48:	4619      	mov	r1, r3
 8005b4a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d15a      	bne.n	8005c06 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	68da      	ldr	r2, [r3, #12]
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f022 0220 	bic.w	r2, r2, #32
 8005b5e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	68da      	ldr	r2, [r3, #12]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005b6e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	695a      	ldr	r2, [r3, #20]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f022 0201 	bic.w	r2, r2, #1
 8005b7e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2220      	movs	r2, #32
 8005b84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d135      	bne.n	8005bfc <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2200      	movs	r2, #0
 8005b94:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	330c      	adds	r3, #12
 8005b9c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b9e:	697b      	ldr	r3, [r7, #20]
 8005ba0:	e853 3f00 	ldrex	r3, [r3]
 8005ba4:	613b      	str	r3, [r7, #16]
   return(result);
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	f023 0310 	bic.w	r3, r3, #16
 8005bac:	627b      	str	r3, [r7, #36]	; 0x24
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	330c      	adds	r3, #12
 8005bb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bb6:	623a      	str	r2, [r7, #32]
 8005bb8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bba:	69f9      	ldr	r1, [r7, #28]
 8005bbc:	6a3a      	ldr	r2, [r7, #32]
 8005bbe:	e841 2300 	strex	r3, r2, [r1]
 8005bc2:	61bb      	str	r3, [r7, #24]
   return(result);
 8005bc4:	69bb      	ldr	r3, [r7, #24]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d1e5      	bne.n	8005b96 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f003 0310 	and.w	r3, r3, #16
 8005bd4:	2b10      	cmp	r3, #16
 8005bd6:	d10a      	bne.n	8005bee <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005bd8:	2300      	movs	r3, #0
 8005bda:	60fb      	str	r3, [r7, #12]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	60fb      	str	r3, [r7, #12]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	60fb      	str	r3, [r7, #12]
 8005bec:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005bf2:	4619      	mov	r1, r3
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	f7ff fdbb 	bl	8005770 <HAL_UARTEx_RxEventCallback>
 8005bfa:	e002      	b.n	8005c02 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005bfc:	6878      	ldr	r0, [r7, #4]
 8005bfe:	f7fb fae9 	bl	80011d4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005c02:	2300      	movs	r3, #0
 8005c04:	e002      	b.n	8005c0c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005c06:	2300      	movs	r3, #0
 8005c08:	e000      	b.n	8005c0c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005c0a:	2302      	movs	r3, #2
  }
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3730      	adds	r7, #48	; 0x30
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}

08005c14 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c18:	b0c0      	sub	sp, #256	; 0x100
 8005c1a:	af00      	add	r7, sp, #0
 8005c1c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	691b      	ldr	r3, [r3, #16]
 8005c28:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005c2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c30:	68d9      	ldr	r1, [r3, #12]
 8005c32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c36:	681a      	ldr	r2, [r3, #0]
 8005c38:	ea40 0301 	orr.w	r3, r0, r1
 8005c3c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005c3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c42:	689a      	ldr	r2, [r3, #8]
 8005c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c48:	691b      	ldr	r3, [r3, #16]
 8005c4a:	431a      	orrs	r2, r3
 8005c4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c50:	695b      	ldr	r3, [r3, #20]
 8005c52:	431a      	orrs	r2, r3
 8005c54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c58:	69db      	ldr	r3, [r3, #28]
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	68db      	ldr	r3, [r3, #12]
 8005c68:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005c6c:	f021 010c 	bic.w	r1, r1, #12
 8005c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005c7a:	430b      	orrs	r3, r1
 8005c7c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005c7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	695b      	ldr	r3, [r3, #20]
 8005c86:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005c8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c8e:	6999      	ldr	r1, [r3, #24]
 8005c90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c94:	681a      	ldr	r2, [r3, #0]
 8005c96:	ea40 0301 	orr.w	r3, r0, r1
 8005c9a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005c9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	4b8f      	ldr	r3, [pc, #572]	; (8005ee0 <UART_SetConfig+0x2cc>)
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	d005      	beq.n	8005cb4 <UART_SetConfig+0xa0>
 8005ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cac:	681a      	ldr	r2, [r3, #0]
 8005cae:	4b8d      	ldr	r3, [pc, #564]	; (8005ee4 <UART_SetConfig+0x2d0>)
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d104      	bne.n	8005cbe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005cb4:	f7fe fe12 	bl	80048dc <HAL_RCC_GetPCLK2Freq>
 8005cb8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005cbc:	e003      	b.n	8005cc6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005cbe:	f7fe fdf9 	bl	80048b4 <HAL_RCC_GetPCLK1Freq>
 8005cc2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005cc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cca:	69db      	ldr	r3, [r3, #28]
 8005ccc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005cd0:	f040 810c 	bne.w	8005eec <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005cd4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005cd8:	2200      	movs	r2, #0
 8005cda:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005cde:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005ce2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005ce6:	4622      	mov	r2, r4
 8005ce8:	462b      	mov	r3, r5
 8005cea:	1891      	adds	r1, r2, r2
 8005cec:	65b9      	str	r1, [r7, #88]	; 0x58
 8005cee:	415b      	adcs	r3, r3
 8005cf0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005cf2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005cf6:	4621      	mov	r1, r4
 8005cf8:	eb12 0801 	adds.w	r8, r2, r1
 8005cfc:	4629      	mov	r1, r5
 8005cfe:	eb43 0901 	adc.w	r9, r3, r1
 8005d02:	f04f 0200 	mov.w	r2, #0
 8005d06:	f04f 0300 	mov.w	r3, #0
 8005d0a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005d0e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005d12:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005d16:	4690      	mov	r8, r2
 8005d18:	4699      	mov	r9, r3
 8005d1a:	4623      	mov	r3, r4
 8005d1c:	eb18 0303 	adds.w	r3, r8, r3
 8005d20:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005d24:	462b      	mov	r3, r5
 8005d26:	eb49 0303 	adc.w	r3, r9, r3
 8005d2a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005d2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	2200      	movs	r2, #0
 8005d36:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005d3a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005d3e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005d42:	460b      	mov	r3, r1
 8005d44:	18db      	adds	r3, r3, r3
 8005d46:	653b      	str	r3, [r7, #80]	; 0x50
 8005d48:	4613      	mov	r3, r2
 8005d4a:	eb42 0303 	adc.w	r3, r2, r3
 8005d4e:	657b      	str	r3, [r7, #84]	; 0x54
 8005d50:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005d54:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005d58:	f7fa fa92 	bl	8000280 <__aeabi_uldivmod>
 8005d5c:	4602      	mov	r2, r0
 8005d5e:	460b      	mov	r3, r1
 8005d60:	4b61      	ldr	r3, [pc, #388]	; (8005ee8 <UART_SetConfig+0x2d4>)
 8005d62:	fba3 2302 	umull	r2, r3, r3, r2
 8005d66:	095b      	lsrs	r3, r3, #5
 8005d68:	011c      	lsls	r4, r3, #4
 8005d6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d6e:	2200      	movs	r2, #0
 8005d70:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005d74:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005d78:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005d7c:	4642      	mov	r2, r8
 8005d7e:	464b      	mov	r3, r9
 8005d80:	1891      	adds	r1, r2, r2
 8005d82:	64b9      	str	r1, [r7, #72]	; 0x48
 8005d84:	415b      	adcs	r3, r3
 8005d86:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005d88:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005d8c:	4641      	mov	r1, r8
 8005d8e:	eb12 0a01 	adds.w	sl, r2, r1
 8005d92:	4649      	mov	r1, r9
 8005d94:	eb43 0b01 	adc.w	fp, r3, r1
 8005d98:	f04f 0200 	mov.w	r2, #0
 8005d9c:	f04f 0300 	mov.w	r3, #0
 8005da0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005da4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005da8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005dac:	4692      	mov	sl, r2
 8005dae:	469b      	mov	fp, r3
 8005db0:	4643      	mov	r3, r8
 8005db2:	eb1a 0303 	adds.w	r3, sl, r3
 8005db6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005dba:	464b      	mov	r3, r9
 8005dbc:	eb4b 0303 	adc.w	r3, fp, r3
 8005dc0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005dc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005dd0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005dd4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005dd8:	460b      	mov	r3, r1
 8005dda:	18db      	adds	r3, r3, r3
 8005ddc:	643b      	str	r3, [r7, #64]	; 0x40
 8005dde:	4613      	mov	r3, r2
 8005de0:	eb42 0303 	adc.w	r3, r2, r3
 8005de4:	647b      	str	r3, [r7, #68]	; 0x44
 8005de6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005dea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005dee:	f7fa fa47 	bl	8000280 <__aeabi_uldivmod>
 8005df2:	4602      	mov	r2, r0
 8005df4:	460b      	mov	r3, r1
 8005df6:	4611      	mov	r1, r2
 8005df8:	4b3b      	ldr	r3, [pc, #236]	; (8005ee8 <UART_SetConfig+0x2d4>)
 8005dfa:	fba3 2301 	umull	r2, r3, r3, r1
 8005dfe:	095b      	lsrs	r3, r3, #5
 8005e00:	2264      	movs	r2, #100	; 0x64
 8005e02:	fb02 f303 	mul.w	r3, r2, r3
 8005e06:	1acb      	subs	r3, r1, r3
 8005e08:	00db      	lsls	r3, r3, #3
 8005e0a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005e0e:	4b36      	ldr	r3, [pc, #216]	; (8005ee8 <UART_SetConfig+0x2d4>)
 8005e10:	fba3 2302 	umull	r2, r3, r3, r2
 8005e14:	095b      	lsrs	r3, r3, #5
 8005e16:	005b      	lsls	r3, r3, #1
 8005e18:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005e1c:	441c      	add	r4, r3
 8005e1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e22:	2200      	movs	r2, #0
 8005e24:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005e28:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005e2c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005e30:	4642      	mov	r2, r8
 8005e32:	464b      	mov	r3, r9
 8005e34:	1891      	adds	r1, r2, r2
 8005e36:	63b9      	str	r1, [r7, #56]	; 0x38
 8005e38:	415b      	adcs	r3, r3
 8005e3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e3c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005e40:	4641      	mov	r1, r8
 8005e42:	1851      	adds	r1, r2, r1
 8005e44:	6339      	str	r1, [r7, #48]	; 0x30
 8005e46:	4649      	mov	r1, r9
 8005e48:	414b      	adcs	r3, r1
 8005e4a:	637b      	str	r3, [r7, #52]	; 0x34
 8005e4c:	f04f 0200 	mov.w	r2, #0
 8005e50:	f04f 0300 	mov.w	r3, #0
 8005e54:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005e58:	4659      	mov	r1, fp
 8005e5a:	00cb      	lsls	r3, r1, #3
 8005e5c:	4651      	mov	r1, sl
 8005e5e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e62:	4651      	mov	r1, sl
 8005e64:	00ca      	lsls	r2, r1, #3
 8005e66:	4610      	mov	r0, r2
 8005e68:	4619      	mov	r1, r3
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	4642      	mov	r2, r8
 8005e6e:	189b      	adds	r3, r3, r2
 8005e70:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005e74:	464b      	mov	r3, r9
 8005e76:	460a      	mov	r2, r1
 8005e78:	eb42 0303 	adc.w	r3, r2, r3
 8005e7c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005e80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	2200      	movs	r2, #0
 8005e88:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005e8c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005e90:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005e94:	460b      	mov	r3, r1
 8005e96:	18db      	adds	r3, r3, r3
 8005e98:	62bb      	str	r3, [r7, #40]	; 0x28
 8005e9a:	4613      	mov	r3, r2
 8005e9c:	eb42 0303 	adc.w	r3, r2, r3
 8005ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ea2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005ea6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005eaa:	f7fa f9e9 	bl	8000280 <__aeabi_uldivmod>
 8005eae:	4602      	mov	r2, r0
 8005eb0:	460b      	mov	r3, r1
 8005eb2:	4b0d      	ldr	r3, [pc, #52]	; (8005ee8 <UART_SetConfig+0x2d4>)
 8005eb4:	fba3 1302 	umull	r1, r3, r3, r2
 8005eb8:	095b      	lsrs	r3, r3, #5
 8005eba:	2164      	movs	r1, #100	; 0x64
 8005ebc:	fb01 f303 	mul.w	r3, r1, r3
 8005ec0:	1ad3      	subs	r3, r2, r3
 8005ec2:	00db      	lsls	r3, r3, #3
 8005ec4:	3332      	adds	r3, #50	; 0x32
 8005ec6:	4a08      	ldr	r2, [pc, #32]	; (8005ee8 <UART_SetConfig+0x2d4>)
 8005ec8:	fba2 2303 	umull	r2, r3, r2, r3
 8005ecc:	095b      	lsrs	r3, r3, #5
 8005ece:	f003 0207 	and.w	r2, r3, #7
 8005ed2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4422      	add	r2, r4
 8005eda:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005edc:	e105      	b.n	80060ea <UART_SetConfig+0x4d6>
 8005ede:	bf00      	nop
 8005ee0:	40011000 	.word	0x40011000
 8005ee4:	40011400 	.word	0x40011400
 8005ee8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005eec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005ef6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005efa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005efe:	4642      	mov	r2, r8
 8005f00:	464b      	mov	r3, r9
 8005f02:	1891      	adds	r1, r2, r2
 8005f04:	6239      	str	r1, [r7, #32]
 8005f06:	415b      	adcs	r3, r3
 8005f08:	627b      	str	r3, [r7, #36]	; 0x24
 8005f0a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005f0e:	4641      	mov	r1, r8
 8005f10:	1854      	adds	r4, r2, r1
 8005f12:	4649      	mov	r1, r9
 8005f14:	eb43 0501 	adc.w	r5, r3, r1
 8005f18:	f04f 0200 	mov.w	r2, #0
 8005f1c:	f04f 0300 	mov.w	r3, #0
 8005f20:	00eb      	lsls	r3, r5, #3
 8005f22:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005f26:	00e2      	lsls	r2, r4, #3
 8005f28:	4614      	mov	r4, r2
 8005f2a:	461d      	mov	r5, r3
 8005f2c:	4643      	mov	r3, r8
 8005f2e:	18e3      	adds	r3, r4, r3
 8005f30:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005f34:	464b      	mov	r3, r9
 8005f36:	eb45 0303 	adc.w	r3, r5, r3
 8005f3a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005f3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f42:	685b      	ldr	r3, [r3, #4]
 8005f44:	2200      	movs	r2, #0
 8005f46:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005f4a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005f4e:	f04f 0200 	mov.w	r2, #0
 8005f52:	f04f 0300 	mov.w	r3, #0
 8005f56:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005f5a:	4629      	mov	r1, r5
 8005f5c:	008b      	lsls	r3, r1, #2
 8005f5e:	4621      	mov	r1, r4
 8005f60:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f64:	4621      	mov	r1, r4
 8005f66:	008a      	lsls	r2, r1, #2
 8005f68:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005f6c:	f7fa f988 	bl	8000280 <__aeabi_uldivmod>
 8005f70:	4602      	mov	r2, r0
 8005f72:	460b      	mov	r3, r1
 8005f74:	4b60      	ldr	r3, [pc, #384]	; (80060f8 <UART_SetConfig+0x4e4>)
 8005f76:	fba3 2302 	umull	r2, r3, r3, r2
 8005f7a:	095b      	lsrs	r3, r3, #5
 8005f7c:	011c      	lsls	r4, r3, #4
 8005f7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f82:	2200      	movs	r2, #0
 8005f84:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005f88:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005f8c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005f90:	4642      	mov	r2, r8
 8005f92:	464b      	mov	r3, r9
 8005f94:	1891      	adds	r1, r2, r2
 8005f96:	61b9      	str	r1, [r7, #24]
 8005f98:	415b      	adcs	r3, r3
 8005f9a:	61fb      	str	r3, [r7, #28]
 8005f9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005fa0:	4641      	mov	r1, r8
 8005fa2:	1851      	adds	r1, r2, r1
 8005fa4:	6139      	str	r1, [r7, #16]
 8005fa6:	4649      	mov	r1, r9
 8005fa8:	414b      	adcs	r3, r1
 8005faa:	617b      	str	r3, [r7, #20]
 8005fac:	f04f 0200 	mov.w	r2, #0
 8005fb0:	f04f 0300 	mov.w	r3, #0
 8005fb4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005fb8:	4659      	mov	r1, fp
 8005fba:	00cb      	lsls	r3, r1, #3
 8005fbc:	4651      	mov	r1, sl
 8005fbe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005fc2:	4651      	mov	r1, sl
 8005fc4:	00ca      	lsls	r2, r1, #3
 8005fc6:	4610      	mov	r0, r2
 8005fc8:	4619      	mov	r1, r3
 8005fca:	4603      	mov	r3, r0
 8005fcc:	4642      	mov	r2, r8
 8005fce:	189b      	adds	r3, r3, r2
 8005fd0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005fd4:	464b      	mov	r3, r9
 8005fd6:	460a      	mov	r2, r1
 8005fd8:	eb42 0303 	adc.w	r3, r2, r3
 8005fdc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	67bb      	str	r3, [r7, #120]	; 0x78
 8005fea:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005fec:	f04f 0200 	mov.w	r2, #0
 8005ff0:	f04f 0300 	mov.w	r3, #0
 8005ff4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005ff8:	4649      	mov	r1, r9
 8005ffa:	008b      	lsls	r3, r1, #2
 8005ffc:	4641      	mov	r1, r8
 8005ffe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006002:	4641      	mov	r1, r8
 8006004:	008a      	lsls	r2, r1, #2
 8006006:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800600a:	f7fa f939 	bl	8000280 <__aeabi_uldivmod>
 800600e:	4602      	mov	r2, r0
 8006010:	460b      	mov	r3, r1
 8006012:	4b39      	ldr	r3, [pc, #228]	; (80060f8 <UART_SetConfig+0x4e4>)
 8006014:	fba3 1302 	umull	r1, r3, r3, r2
 8006018:	095b      	lsrs	r3, r3, #5
 800601a:	2164      	movs	r1, #100	; 0x64
 800601c:	fb01 f303 	mul.w	r3, r1, r3
 8006020:	1ad3      	subs	r3, r2, r3
 8006022:	011b      	lsls	r3, r3, #4
 8006024:	3332      	adds	r3, #50	; 0x32
 8006026:	4a34      	ldr	r2, [pc, #208]	; (80060f8 <UART_SetConfig+0x4e4>)
 8006028:	fba2 2303 	umull	r2, r3, r2, r3
 800602c:	095b      	lsrs	r3, r3, #5
 800602e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006032:	441c      	add	r4, r3
 8006034:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006038:	2200      	movs	r2, #0
 800603a:	673b      	str	r3, [r7, #112]	; 0x70
 800603c:	677a      	str	r2, [r7, #116]	; 0x74
 800603e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006042:	4642      	mov	r2, r8
 8006044:	464b      	mov	r3, r9
 8006046:	1891      	adds	r1, r2, r2
 8006048:	60b9      	str	r1, [r7, #8]
 800604a:	415b      	adcs	r3, r3
 800604c:	60fb      	str	r3, [r7, #12]
 800604e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006052:	4641      	mov	r1, r8
 8006054:	1851      	adds	r1, r2, r1
 8006056:	6039      	str	r1, [r7, #0]
 8006058:	4649      	mov	r1, r9
 800605a:	414b      	adcs	r3, r1
 800605c:	607b      	str	r3, [r7, #4]
 800605e:	f04f 0200 	mov.w	r2, #0
 8006062:	f04f 0300 	mov.w	r3, #0
 8006066:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800606a:	4659      	mov	r1, fp
 800606c:	00cb      	lsls	r3, r1, #3
 800606e:	4651      	mov	r1, sl
 8006070:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006074:	4651      	mov	r1, sl
 8006076:	00ca      	lsls	r2, r1, #3
 8006078:	4610      	mov	r0, r2
 800607a:	4619      	mov	r1, r3
 800607c:	4603      	mov	r3, r0
 800607e:	4642      	mov	r2, r8
 8006080:	189b      	adds	r3, r3, r2
 8006082:	66bb      	str	r3, [r7, #104]	; 0x68
 8006084:	464b      	mov	r3, r9
 8006086:	460a      	mov	r2, r1
 8006088:	eb42 0303 	adc.w	r3, r2, r3
 800608c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800608e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	2200      	movs	r2, #0
 8006096:	663b      	str	r3, [r7, #96]	; 0x60
 8006098:	667a      	str	r2, [r7, #100]	; 0x64
 800609a:	f04f 0200 	mov.w	r2, #0
 800609e:	f04f 0300 	mov.w	r3, #0
 80060a2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80060a6:	4649      	mov	r1, r9
 80060a8:	008b      	lsls	r3, r1, #2
 80060aa:	4641      	mov	r1, r8
 80060ac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80060b0:	4641      	mov	r1, r8
 80060b2:	008a      	lsls	r2, r1, #2
 80060b4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80060b8:	f7fa f8e2 	bl	8000280 <__aeabi_uldivmod>
 80060bc:	4602      	mov	r2, r0
 80060be:	460b      	mov	r3, r1
 80060c0:	4b0d      	ldr	r3, [pc, #52]	; (80060f8 <UART_SetConfig+0x4e4>)
 80060c2:	fba3 1302 	umull	r1, r3, r3, r2
 80060c6:	095b      	lsrs	r3, r3, #5
 80060c8:	2164      	movs	r1, #100	; 0x64
 80060ca:	fb01 f303 	mul.w	r3, r1, r3
 80060ce:	1ad3      	subs	r3, r2, r3
 80060d0:	011b      	lsls	r3, r3, #4
 80060d2:	3332      	adds	r3, #50	; 0x32
 80060d4:	4a08      	ldr	r2, [pc, #32]	; (80060f8 <UART_SetConfig+0x4e4>)
 80060d6:	fba2 2303 	umull	r2, r3, r2, r3
 80060da:	095b      	lsrs	r3, r3, #5
 80060dc:	f003 020f 	and.w	r2, r3, #15
 80060e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	4422      	add	r2, r4
 80060e8:	609a      	str	r2, [r3, #8]
}
 80060ea:	bf00      	nop
 80060ec:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80060f0:	46bd      	mov	sp, r7
 80060f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80060f6:	bf00      	nop
 80060f8:	51eb851f 	.word	0x51eb851f

080060fc <__errno>:
 80060fc:	4b01      	ldr	r3, [pc, #4]	; (8006104 <__errno+0x8>)
 80060fe:	6818      	ldr	r0, [r3, #0]
 8006100:	4770      	bx	lr
 8006102:	bf00      	nop
 8006104:	20000014 	.word	0x20000014

08006108 <__libc_init_array>:
 8006108:	b570      	push	{r4, r5, r6, lr}
 800610a:	4d0d      	ldr	r5, [pc, #52]	; (8006140 <__libc_init_array+0x38>)
 800610c:	4c0d      	ldr	r4, [pc, #52]	; (8006144 <__libc_init_array+0x3c>)
 800610e:	1b64      	subs	r4, r4, r5
 8006110:	10a4      	asrs	r4, r4, #2
 8006112:	2600      	movs	r6, #0
 8006114:	42a6      	cmp	r6, r4
 8006116:	d109      	bne.n	800612c <__libc_init_array+0x24>
 8006118:	4d0b      	ldr	r5, [pc, #44]	; (8006148 <__libc_init_array+0x40>)
 800611a:	4c0c      	ldr	r4, [pc, #48]	; (800614c <__libc_init_array+0x44>)
 800611c:	f001 faac 	bl	8007678 <_init>
 8006120:	1b64      	subs	r4, r4, r5
 8006122:	10a4      	asrs	r4, r4, #2
 8006124:	2600      	movs	r6, #0
 8006126:	42a6      	cmp	r6, r4
 8006128:	d105      	bne.n	8006136 <__libc_init_array+0x2e>
 800612a:	bd70      	pop	{r4, r5, r6, pc}
 800612c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006130:	4798      	blx	r3
 8006132:	3601      	adds	r6, #1
 8006134:	e7ee      	b.n	8006114 <__libc_init_array+0xc>
 8006136:	f855 3b04 	ldr.w	r3, [r5], #4
 800613a:	4798      	blx	r3
 800613c:	3601      	adds	r6, #1
 800613e:	e7f2      	b.n	8006126 <__libc_init_array+0x1e>
 8006140:	08007988 	.word	0x08007988
 8006144:	08007988 	.word	0x08007988
 8006148:	08007988 	.word	0x08007988
 800614c:	0800798c 	.word	0x0800798c

08006150 <memcpy>:
 8006150:	440a      	add	r2, r1
 8006152:	4291      	cmp	r1, r2
 8006154:	f100 33ff 	add.w	r3, r0, #4294967295
 8006158:	d100      	bne.n	800615c <memcpy+0xc>
 800615a:	4770      	bx	lr
 800615c:	b510      	push	{r4, lr}
 800615e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006162:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006166:	4291      	cmp	r1, r2
 8006168:	d1f9      	bne.n	800615e <memcpy+0xe>
 800616a:	bd10      	pop	{r4, pc}

0800616c <memset>:
 800616c:	4402      	add	r2, r0
 800616e:	4603      	mov	r3, r0
 8006170:	4293      	cmp	r3, r2
 8006172:	d100      	bne.n	8006176 <memset+0xa>
 8006174:	4770      	bx	lr
 8006176:	f803 1b01 	strb.w	r1, [r3], #1
 800617a:	e7f9      	b.n	8006170 <memset+0x4>

0800617c <srand>:
 800617c:	b538      	push	{r3, r4, r5, lr}
 800617e:	4b10      	ldr	r3, [pc, #64]	; (80061c0 <srand+0x44>)
 8006180:	681d      	ldr	r5, [r3, #0]
 8006182:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8006184:	4604      	mov	r4, r0
 8006186:	b9b3      	cbnz	r3, 80061b6 <srand+0x3a>
 8006188:	2018      	movs	r0, #24
 800618a:	f000 f8f5 	bl	8006378 <malloc>
 800618e:	4602      	mov	r2, r0
 8006190:	63a8      	str	r0, [r5, #56]	; 0x38
 8006192:	b920      	cbnz	r0, 800619e <srand+0x22>
 8006194:	4b0b      	ldr	r3, [pc, #44]	; (80061c4 <srand+0x48>)
 8006196:	480c      	ldr	r0, [pc, #48]	; (80061c8 <srand+0x4c>)
 8006198:	2142      	movs	r1, #66	; 0x42
 800619a:	f000 f8ab 	bl	80062f4 <__assert_func>
 800619e:	490b      	ldr	r1, [pc, #44]	; (80061cc <srand+0x50>)
 80061a0:	4b0b      	ldr	r3, [pc, #44]	; (80061d0 <srand+0x54>)
 80061a2:	e9c0 1300 	strd	r1, r3, [r0]
 80061a6:	4b0b      	ldr	r3, [pc, #44]	; (80061d4 <srand+0x58>)
 80061a8:	6083      	str	r3, [r0, #8]
 80061aa:	230b      	movs	r3, #11
 80061ac:	8183      	strh	r3, [r0, #12]
 80061ae:	2100      	movs	r1, #0
 80061b0:	2001      	movs	r0, #1
 80061b2:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80061b6:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80061b8:	2200      	movs	r2, #0
 80061ba:	611c      	str	r4, [r3, #16]
 80061bc:	615a      	str	r2, [r3, #20]
 80061be:	bd38      	pop	{r3, r4, r5, pc}
 80061c0:	20000014 	.word	0x20000014
 80061c4:	0800783c 	.word	0x0800783c
 80061c8:	08007853 	.word	0x08007853
 80061cc:	abcd330e 	.word	0xabcd330e
 80061d0:	e66d1234 	.word	0xe66d1234
 80061d4:	0005deec 	.word	0x0005deec

080061d8 <rand>:
 80061d8:	4b16      	ldr	r3, [pc, #88]	; (8006234 <rand+0x5c>)
 80061da:	b510      	push	{r4, lr}
 80061dc:	681c      	ldr	r4, [r3, #0]
 80061de:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80061e0:	b9b3      	cbnz	r3, 8006210 <rand+0x38>
 80061e2:	2018      	movs	r0, #24
 80061e4:	f000 f8c8 	bl	8006378 <malloc>
 80061e8:	63a0      	str	r0, [r4, #56]	; 0x38
 80061ea:	b928      	cbnz	r0, 80061f8 <rand+0x20>
 80061ec:	4602      	mov	r2, r0
 80061ee:	4b12      	ldr	r3, [pc, #72]	; (8006238 <rand+0x60>)
 80061f0:	4812      	ldr	r0, [pc, #72]	; (800623c <rand+0x64>)
 80061f2:	214e      	movs	r1, #78	; 0x4e
 80061f4:	f000 f87e 	bl	80062f4 <__assert_func>
 80061f8:	4a11      	ldr	r2, [pc, #68]	; (8006240 <rand+0x68>)
 80061fa:	4b12      	ldr	r3, [pc, #72]	; (8006244 <rand+0x6c>)
 80061fc:	e9c0 2300 	strd	r2, r3, [r0]
 8006200:	4b11      	ldr	r3, [pc, #68]	; (8006248 <rand+0x70>)
 8006202:	6083      	str	r3, [r0, #8]
 8006204:	230b      	movs	r3, #11
 8006206:	8183      	strh	r3, [r0, #12]
 8006208:	2201      	movs	r2, #1
 800620a:	2300      	movs	r3, #0
 800620c:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8006210:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8006212:	4a0e      	ldr	r2, [pc, #56]	; (800624c <rand+0x74>)
 8006214:	6920      	ldr	r0, [r4, #16]
 8006216:	6963      	ldr	r3, [r4, #20]
 8006218:	490d      	ldr	r1, [pc, #52]	; (8006250 <rand+0x78>)
 800621a:	4342      	muls	r2, r0
 800621c:	fb01 2203 	mla	r2, r1, r3, r2
 8006220:	fba0 0101 	umull	r0, r1, r0, r1
 8006224:	1c43      	adds	r3, r0, #1
 8006226:	eb42 0001 	adc.w	r0, r2, r1
 800622a:	e9c4 3004 	strd	r3, r0, [r4, #16]
 800622e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8006232:	bd10      	pop	{r4, pc}
 8006234:	20000014 	.word	0x20000014
 8006238:	0800783c 	.word	0x0800783c
 800623c:	08007853 	.word	0x08007853
 8006240:	abcd330e 	.word	0xabcd330e
 8006244:	e66d1234 	.word	0xe66d1234
 8006248:	0005deec 	.word	0x0005deec
 800624c:	5851f42d 	.word	0x5851f42d
 8006250:	4c957f2d 	.word	0x4c957f2d

08006254 <siprintf>:
 8006254:	b40e      	push	{r1, r2, r3}
 8006256:	b500      	push	{lr}
 8006258:	b09c      	sub	sp, #112	; 0x70
 800625a:	ab1d      	add	r3, sp, #116	; 0x74
 800625c:	9002      	str	r0, [sp, #8]
 800625e:	9006      	str	r0, [sp, #24]
 8006260:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006264:	4809      	ldr	r0, [pc, #36]	; (800628c <siprintf+0x38>)
 8006266:	9107      	str	r1, [sp, #28]
 8006268:	9104      	str	r1, [sp, #16]
 800626a:	4909      	ldr	r1, [pc, #36]	; (8006290 <siprintf+0x3c>)
 800626c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006270:	9105      	str	r1, [sp, #20]
 8006272:	6800      	ldr	r0, [r0, #0]
 8006274:	9301      	str	r3, [sp, #4]
 8006276:	a902      	add	r1, sp, #8
 8006278:	f000 f9c2 	bl	8006600 <_svfiprintf_r>
 800627c:	9b02      	ldr	r3, [sp, #8]
 800627e:	2200      	movs	r2, #0
 8006280:	701a      	strb	r2, [r3, #0]
 8006282:	b01c      	add	sp, #112	; 0x70
 8006284:	f85d eb04 	ldr.w	lr, [sp], #4
 8006288:	b003      	add	sp, #12
 800628a:	4770      	bx	lr
 800628c:	20000014 	.word	0x20000014
 8006290:	ffff0208 	.word	0xffff0208

08006294 <strstr>:
 8006294:	780a      	ldrb	r2, [r1, #0]
 8006296:	b570      	push	{r4, r5, r6, lr}
 8006298:	b96a      	cbnz	r2, 80062b6 <strstr+0x22>
 800629a:	bd70      	pop	{r4, r5, r6, pc}
 800629c:	429a      	cmp	r2, r3
 800629e:	d109      	bne.n	80062b4 <strstr+0x20>
 80062a0:	460c      	mov	r4, r1
 80062a2:	4605      	mov	r5, r0
 80062a4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d0f6      	beq.n	800629a <strstr+0x6>
 80062ac:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80062b0:	429e      	cmp	r6, r3
 80062b2:	d0f7      	beq.n	80062a4 <strstr+0x10>
 80062b4:	3001      	adds	r0, #1
 80062b6:	7803      	ldrb	r3, [r0, #0]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d1ef      	bne.n	800629c <strstr+0x8>
 80062bc:	4618      	mov	r0, r3
 80062be:	e7ec      	b.n	800629a <strstr+0x6>

080062c0 <time>:
 80062c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80062c2:	4b0b      	ldr	r3, [pc, #44]	; (80062f0 <time+0x30>)
 80062c4:	2200      	movs	r2, #0
 80062c6:	4669      	mov	r1, sp
 80062c8:	4604      	mov	r4, r0
 80062ca:	6818      	ldr	r0, [r3, #0]
 80062cc:	f000 f842 	bl	8006354 <_gettimeofday_r>
 80062d0:	2800      	cmp	r0, #0
 80062d2:	bfbe      	ittt	lt
 80062d4:	f04f 32ff 	movlt.w	r2, #4294967295
 80062d8:	f04f 33ff 	movlt.w	r3, #4294967295
 80062dc:	e9cd 2300 	strdlt	r2, r3, [sp]
 80062e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80062e4:	b10c      	cbz	r4, 80062ea <time+0x2a>
 80062e6:	e9c4 0100 	strd	r0, r1, [r4]
 80062ea:	b004      	add	sp, #16
 80062ec:	bd10      	pop	{r4, pc}
 80062ee:	bf00      	nop
 80062f0:	20000014 	.word	0x20000014

080062f4 <__assert_func>:
 80062f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80062f6:	4614      	mov	r4, r2
 80062f8:	461a      	mov	r2, r3
 80062fa:	4b09      	ldr	r3, [pc, #36]	; (8006320 <__assert_func+0x2c>)
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	4605      	mov	r5, r0
 8006300:	68d8      	ldr	r0, [r3, #12]
 8006302:	b14c      	cbz	r4, 8006318 <__assert_func+0x24>
 8006304:	4b07      	ldr	r3, [pc, #28]	; (8006324 <__assert_func+0x30>)
 8006306:	9100      	str	r1, [sp, #0]
 8006308:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800630c:	4906      	ldr	r1, [pc, #24]	; (8006328 <__assert_func+0x34>)
 800630e:	462b      	mov	r3, r5
 8006310:	f000 f80e 	bl	8006330 <fiprintf>
 8006314:	f000 fe32 	bl	8006f7c <abort>
 8006318:	4b04      	ldr	r3, [pc, #16]	; (800632c <__assert_func+0x38>)
 800631a:	461c      	mov	r4, r3
 800631c:	e7f3      	b.n	8006306 <__assert_func+0x12>
 800631e:	bf00      	nop
 8006320:	20000014 	.word	0x20000014
 8006324:	080078ae 	.word	0x080078ae
 8006328:	080078bb 	.word	0x080078bb
 800632c:	080078e9 	.word	0x080078e9

08006330 <fiprintf>:
 8006330:	b40e      	push	{r1, r2, r3}
 8006332:	b503      	push	{r0, r1, lr}
 8006334:	4601      	mov	r1, r0
 8006336:	ab03      	add	r3, sp, #12
 8006338:	4805      	ldr	r0, [pc, #20]	; (8006350 <fiprintf+0x20>)
 800633a:	f853 2b04 	ldr.w	r2, [r3], #4
 800633e:	6800      	ldr	r0, [r0, #0]
 8006340:	9301      	str	r3, [sp, #4]
 8006342:	f000 fa87 	bl	8006854 <_vfiprintf_r>
 8006346:	b002      	add	sp, #8
 8006348:	f85d eb04 	ldr.w	lr, [sp], #4
 800634c:	b003      	add	sp, #12
 800634e:	4770      	bx	lr
 8006350:	20000014 	.word	0x20000014

08006354 <_gettimeofday_r>:
 8006354:	b538      	push	{r3, r4, r5, lr}
 8006356:	4d07      	ldr	r5, [pc, #28]	; (8006374 <_gettimeofday_r+0x20>)
 8006358:	2300      	movs	r3, #0
 800635a:	4604      	mov	r4, r0
 800635c:	4608      	mov	r0, r1
 800635e:	4611      	mov	r1, r2
 8006360:	602b      	str	r3, [r5, #0]
 8006362:	f001 f981 	bl	8007668 <_gettimeofday>
 8006366:	1c43      	adds	r3, r0, #1
 8006368:	d102      	bne.n	8006370 <_gettimeofday_r+0x1c>
 800636a:	682b      	ldr	r3, [r5, #0]
 800636c:	b103      	cbz	r3, 8006370 <_gettimeofday_r+0x1c>
 800636e:	6023      	str	r3, [r4, #0]
 8006370:	bd38      	pop	{r3, r4, r5, pc}
 8006372:	bf00      	nop
 8006374:	200133d0 	.word	0x200133d0

08006378 <malloc>:
 8006378:	4b02      	ldr	r3, [pc, #8]	; (8006384 <malloc+0xc>)
 800637a:	4601      	mov	r1, r0
 800637c:	6818      	ldr	r0, [r3, #0]
 800637e:	f000 b86f 	b.w	8006460 <_malloc_r>
 8006382:	bf00      	nop
 8006384:	20000014 	.word	0x20000014

08006388 <_free_r>:
 8006388:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800638a:	2900      	cmp	r1, #0
 800638c:	d044      	beq.n	8006418 <_free_r+0x90>
 800638e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006392:	9001      	str	r0, [sp, #4]
 8006394:	2b00      	cmp	r3, #0
 8006396:	f1a1 0404 	sub.w	r4, r1, #4
 800639a:	bfb8      	it	lt
 800639c:	18e4      	addlt	r4, r4, r3
 800639e:	f001 f82f 	bl	8007400 <__malloc_lock>
 80063a2:	4a1e      	ldr	r2, [pc, #120]	; (800641c <_free_r+0x94>)
 80063a4:	9801      	ldr	r0, [sp, #4]
 80063a6:	6813      	ldr	r3, [r2, #0]
 80063a8:	b933      	cbnz	r3, 80063b8 <_free_r+0x30>
 80063aa:	6063      	str	r3, [r4, #4]
 80063ac:	6014      	str	r4, [r2, #0]
 80063ae:	b003      	add	sp, #12
 80063b0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80063b4:	f001 b82a 	b.w	800740c <__malloc_unlock>
 80063b8:	42a3      	cmp	r3, r4
 80063ba:	d908      	bls.n	80063ce <_free_r+0x46>
 80063bc:	6825      	ldr	r5, [r4, #0]
 80063be:	1961      	adds	r1, r4, r5
 80063c0:	428b      	cmp	r3, r1
 80063c2:	bf01      	itttt	eq
 80063c4:	6819      	ldreq	r1, [r3, #0]
 80063c6:	685b      	ldreq	r3, [r3, #4]
 80063c8:	1949      	addeq	r1, r1, r5
 80063ca:	6021      	streq	r1, [r4, #0]
 80063cc:	e7ed      	b.n	80063aa <_free_r+0x22>
 80063ce:	461a      	mov	r2, r3
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	b10b      	cbz	r3, 80063d8 <_free_r+0x50>
 80063d4:	42a3      	cmp	r3, r4
 80063d6:	d9fa      	bls.n	80063ce <_free_r+0x46>
 80063d8:	6811      	ldr	r1, [r2, #0]
 80063da:	1855      	adds	r5, r2, r1
 80063dc:	42a5      	cmp	r5, r4
 80063de:	d10b      	bne.n	80063f8 <_free_r+0x70>
 80063e0:	6824      	ldr	r4, [r4, #0]
 80063e2:	4421      	add	r1, r4
 80063e4:	1854      	adds	r4, r2, r1
 80063e6:	42a3      	cmp	r3, r4
 80063e8:	6011      	str	r1, [r2, #0]
 80063ea:	d1e0      	bne.n	80063ae <_free_r+0x26>
 80063ec:	681c      	ldr	r4, [r3, #0]
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	6053      	str	r3, [r2, #4]
 80063f2:	4421      	add	r1, r4
 80063f4:	6011      	str	r1, [r2, #0]
 80063f6:	e7da      	b.n	80063ae <_free_r+0x26>
 80063f8:	d902      	bls.n	8006400 <_free_r+0x78>
 80063fa:	230c      	movs	r3, #12
 80063fc:	6003      	str	r3, [r0, #0]
 80063fe:	e7d6      	b.n	80063ae <_free_r+0x26>
 8006400:	6825      	ldr	r5, [r4, #0]
 8006402:	1961      	adds	r1, r4, r5
 8006404:	428b      	cmp	r3, r1
 8006406:	bf04      	itt	eq
 8006408:	6819      	ldreq	r1, [r3, #0]
 800640a:	685b      	ldreq	r3, [r3, #4]
 800640c:	6063      	str	r3, [r4, #4]
 800640e:	bf04      	itt	eq
 8006410:	1949      	addeq	r1, r1, r5
 8006412:	6021      	streq	r1, [r4, #0]
 8006414:	6054      	str	r4, [r2, #4]
 8006416:	e7ca      	b.n	80063ae <_free_r+0x26>
 8006418:	b003      	add	sp, #12
 800641a:	bd30      	pop	{r4, r5, pc}
 800641c:	200133c8 	.word	0x200133c8

08006420 <sbrk_aligned>:
 8006420:	b570      	push	{r4, r5, r6, lr}
 8006422:	4e0e      	ldr	r6, [pc, #56]	; (800645c <sbrk_aligned+0x3c>)
 8006424:	460c      	mov	r4, r1
 8006426:	6831      	ldr	r1, [r6, #0]
 8006428:	4605      	mov	r5, r0
 800642a:	b911      	cbnz	r1, 8006432 <sbrk_aligned+0x12>
 800642c:	f000 fcd6 	bl	8006ddc <_sbrk_r>
 8006430:	6030      	str	r0, [r6, #0]
 8006432:	4621      	mov	r1, r4
 8006434:	4628      	mov	r0, r5
 8006436:	f000 fcd1 	bl	8006ddc <_sbrk_r>
 800643a:	1c43      	adds	r3, r0, #1
 800643c:	d00a      	beq.n	8006454 <sbrk_aligned+0x34>
 800643e:	1cc4      	adds	r4, r0, #3
 8006440:	f024 0403 	bic.w	r4, r4, #3
 8006444:	42a0      	cmp	r0, r4
 8006446:	d007      	beq.n	8006458 <sbrk_aligned+0x38>
 8006448:	1a21      	subs	r1, r4, r0
 800644a:	4628      	mov	r0, r5
 800644c:	f000 fcc6 	bl	8006ddc <_sbrk_r>
 8006450:	3001      	adds	r0, #1
 8006452:	d101      	bne.n	8006458 <sbrk_aligned+0x38>
 8006454:	f04f 34ff 	mov.w	r4, #4294967295
 8006458:	4620      	mov	r0, r4
 800645a:	bd70      	pop	{r4, r5, r6, pc}
 800645c:	200133cc 	.word	0x200133cc

08006460 <_malloc_r>:
 8006460:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006464:	1ccd      	adds	r5, r1, #3
 8006466:	f025 0503 	bic.w	r5, r5, #3
 800646a:	3508      	adds	r5, #8
 800646c:	2d0c      	cmp	r5, #12
 800646e:	bf38      	it	cc
 8006470:	250c      	movcc	r5, #12
 8006472:	2d00      	cmp	r5, #0
 8006474:	4607      	mov	r7, r0
 8006476:	db01      	blt.n	800647c <_malloc_r+0x1c>
 8006478:	42a9      	cmp	r1, r5
 800647a:	d905      	bls.n	8006488 <_malloc_r+0x28>
 800647c:	230c      	movs	r3, #12
 800647e:	603b      	str	r3, [r7, #0]
 8006480:	2600      	movs	r6, #0
 8006482:	4630      	mov	r0, r6
 8006484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006488:	4e2e      	ldr	r6, [pc, #184]	; (8006544 <_malloc_r+0xe4>)
 800648a:	f000 ffb9 	bl	8007400 <__malloc_lock>
 800648e:	6833      	ldr	r3, [r6, #0]
 8006490:	461c      	mov	r4, r3
 8006492:	bb34      	cbnz	r4, 80064e2 <_malloc_r+0x82>
 8006494:	4629      	mov	r1, r5
 8006496:	4638      	mov	r0, r7
 8006498:	f7ff ffc2 	bl	8006420 <sbrk_aligned>
 800649c:	1c43      	adds	r3, r0, #1
 800649e:	4604      	mov	r4, r0
 80064a0:	d14d      	bne.n	800653e <_malloc_r+0xde>
 80064a2:	6834      	ldr	r4, [r6, #0]
 80064a4:	4626      	mov	r6, r4
 80064a6:	2e00      	cmp	r6, #0
 80064a8:	d140      	bne.n	800652c <_malloc_r+0xcc>
 80064aa:	6823      	ldr	r3, [r4, #0]
 80064ac:	4631      	mov	r1, r6
 80064ae:	4638      	mov	r0, r7
 80064b0:	eb04 0803 	add.w	r8, r4, r3
 80064b4:	f000 fc92 	bl	8006ddc <_sbrk_r>
 80064b8:	4580      	cmp	r8, r0
 80064ba:	d13a      	bne.n	8006532 <_malloc_r+0xd2>
 80064bc:	6821      	ldr	r1, [r4, #0]
 80064be:	3503      	adds	r5, #3
 80064c0:	1a6d      	subs	r5, r5, r1
 80064c2:	f025 0503 	bic.w	r5, r5, #3
 80064c6:	3508      	adds	r5, #8
 80064c8:	2d0c      	cmp	r5, #12
 80064ca:	bf38      	it	cc
 80064cc:	250c      	movcc	r5, #12
 80064ce:	4629      	mov	r1, r5
 80064d0:	4638      	mov	r0, r7
 80064d2:	f7ff ffa5 	bl	8006420 <sbrk_aligned>
 80064d6:	3001      	adds	r0, #1
 80064d8:	d02b      	beq.n	8006532 <_malloc_r+0xd2>
 80064da:	6823      	ldr	r3, [r4, #0]
 80064dc:	442b      	add	r3, r5
 80064de:	6023      	str	r3, [r4, #0]
 80064e0:	e00e      	b.n	8006500 <_malloc_r+0xa0>
 80064e2:	6822      	ldr	r2, [r4, #0]
 80064e4:	1b52      	subs	r2, r2, r5
 80064e6:	d41e      	bmi.n	8006526 <_malloc_r+0xc6>
 80064e8:	2a0b      	cmp	r2, #11
 80064ea:	d916      	bls.n	800651a <_malloc_r+0xba>
 80064ec:	1961      	adds	r1, r4, r5
 80064ee:	42a3      	cmp	r3, r4
 80064f0:	6025      	str	r5, [r4, #0]
 80064f2:	bf18      	it	ne
 80064f4:	6059      	strne	r1, [r3, #4]
 80064f6:	6863      	ldr	r3, [r4, #4]
 80064f8:	bf08      	it	eq
 80064fa:	6031      	streq	r1, [r6, #0]
 80064fc:	5162      	str	r2, [r4, r5]
 80064fe:	604b      	str	r3, [r1, #4]
 8006500:	4638      	mov	r0, r7
 8006502:	f104 060b 	add.w	r6, r4, #11
 8006506:	f000 ff81 	bl	800740c <__malloc_unlock>
 800650a:	f026 0607 	bic.w	r6, r6, #7
 800650e:	1d23      	adds	r3, r4, #4
 8006510:	1af2      	subs	r2, r6, r3
 8006512:	d0b6      	beq.n	8006482 <_malloc_r+0x22>
 8006514:	1b9b      	subs	r3, r3, r6
 8006516:	50a3      	str	r3, [r4, r2]
 8006518:	e7b3      	b.n	8006482 <_malloc_r+0x22>
 800651a:	6862      	ldr	r2, [r4, #4]
 800651c:	42a3      	cmp	r3, r4
 800651e:	bf0c      	ite	eq
 8006520:	6032      	streq	r2, [r6, #0]
 8006522:	605a      	strne	r2, [r3, #4]
 8006524:	e7ec      	b.n	8006500 <_malloc_r+0xa0>
 8006526:	4623      	mov	r3, r4
 8006528:	6864      	ldr	r4, [r4, #4]
 800652a:	e7b2      	b.n	8006492 <_malloc_r+0x32>
 800652c:	4634      	mov	r4, r6
 800652e:	6876      	ldr	r6, [r6, #4]
 8006530:	e7b9      	b.n	80064a6 <_malloc_r+0x46>
 8006532:	230c      	movs	r3, #12
 8006534:	603b      	str	r3, [r7, #0]
 8006536:	4638      	mov	r0, r7
 8006538:	f000 ff68 	bl	800740c <__malloc_unlock>
 800653c:	e7a1      	b.n	8006482 <_malloc_r+0x22>
 800653e:	6025      	str	r5, [r4, #0]
 8006540:	e7de      	b.n	8006500 <_malloc_r+0xa0>
 8006542:	bf00      	nop
 8006544:	200133c8 	.word	0x200133c8

08006548 <__ssputs_r>:
 8006548:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800654c:	688e      	ldr	r6, [r1, #8]
 800654e:	429e      	cmp	r6, r3
 8006550:	4682      	mov	sl, r0
 8006552:	460c      	mov	r4, r1
 8006554:	4690      	mov	r8, r2
 8006556:	461f      	mov	r7, r3
 8006558:	d838      	bhi.n	80065cc <__ssputs_r+0x84>
 800655a:	898a      	ldrh	r2, [r1, #12]
 800655c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006560:	d032      	beq.n	80065c8 <__ssputs_r+0x80>
 8006562:	6825      	ldr	r5, [r4, #0]
 8006564:	6909      	ldr	r1, [r1, #16]
 8006566:	eba5 0901 	sub.w	r9, r5, r1
 800656a:	6965      	ldr	r5, [r4, #20]
 800656c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006570:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006574:	3301      	adds	r3, #1
 8006576:	444b      	add	r3, r9
 8006578:	106d      	asrs	r5, r5, #1
 800657a:	429d      	cmp	r5, r3
 800657c:	bf38      	it	cc
 800657e:	461d      	movcc	r5, r3
 8006580:	0553      	lsls	r3, r2, #21
 8006582:	d531      	bpl.n	80065e8 <__ssputs_r+0xa0>
 8006584:	4629      	mov	r1, r5
 8006586:	f7ff ff6b 	bl	8006460 <_malloc_r>
 800658a:	4606      	mov	r6, r0
 800658c:	b950      	cbnz	r0, 80065a4 <__ssputs_r+0x5c>
 800658e:	230c      	movs	r3, #12
 8006590:	f8ca 3000 	str.w	r3, [sl]
 8006594:	89a3      	ldrh	r3, [r4, #12]
 8006596:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800659a:	81a3      	strh	r3, [r4, #12]
 800659c:	f04f 30ff 	mov.w	r0, #4294967295
 80065a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065a4:	6921      	ldr	r1, [r4, #16]
 80065a6:	464a      	mov	r2, r9
 80065a8:	f7ff fdd2 	bl	8006150 <memcpy>
 80065ac:	89a3      	ldrh	r3, [r4, #12]
 80065ae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80065b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80065b6:	81a3      	strh	r3, [r4, #12]
 80065b8:	6126      	str	r6, [r4, #16]
 80065ba:	6165      	str	r5, [r4, #20]
 80065bc:	444e      	add	r6, r9
 80065be:	eba5 0509 	sub.w	r5, r5, r9
 80065c2:	6026      	str	r6, [r4, #0]
 80065c4:	60a5      	str	r5, [r4, #8]
 80065c6:	463e      	mov	r6, r7
 80065c8:	42be      	cmp	r6, r7
 80065ca:	d900      	bls.n	80065ce <__ssputs_r+0x86>
 80065cc:	463e      	mov	r6, r7
 80065ce:	6820      	ldr	r0, [r4, #0]
 80065d0:	4632      	mov	r2, r6
 80065d2:	4641      	mov	r1, r8
 80065d4:	f000 fefa 	bl	80073cc <memmove>
 80065d8:	68a3      	ldr	r3, [r4, #8]
 80065da:	1b9b      	subs	r3, r3, r6
 80065dc:	60a3      	str	r3, [r4, #8]
 80065de:	6823      	ldr	r3, [r4, #0]
 80065e0:	4433      	add	r3, r6
 80065e2:	6023      	str	r3, [r4, #0]
 80065e4:	2000      	movs	r0, #0
 80065e6:	e7db      	b.n	80065a0 <__ssputs_r+0x58>
 80065e8:	462a      	mov	r2, r5
 80065ea:	f000 ff15 	bl	8007418 <_realloc_r>
 80065ee:	4606      	mov	r6, r0
 80065f0:	2800      	cmp	r0, #0
 80065f2:	d1e1      	bne.n	80065b8 <__ssputs_r+0x70>
 80065f4:	6921      	ldr	r1, [r4, #16]
 80065f6:	4650      	mov	r0, sl
 80065f8:	f7ff fec6 	bl	8006388 <_free_r>
 80065fc:	e7c7      	b.n	800658e <__ssputs_r+0x46>
	...

08006600 <_svfiprintf_r>:
 8006600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006604:	4698      	mov	r8, r3
 8006606:	898b      	ldrh	r3, [r1, #12]
 8006608:	061b      	lsls	r3, r3, #24
 800660a:	b09d      	sub	sp, #116	; 0x74
 800660c:	4607      	mov	r7, r0
 800660e:	460d      	mov	r5, r1
 8006610:	4614      	mov	r4, r2
 8006612:	d50e      	bpl.n	8006632 <_svfiprintf_r+0x32>
 8006614:	690b      	ldr	r3, [r1, #16]
 8006616:	b963      	cbnz	r3, 8006632 <_svfiprintf_r+0x32>
 8006618:	2140      	movs	r1, #64	; 0x40
 800661a:	f7ff ff21 	bl	8006460 <_malloc_r>
 800661e:	6028      	str	r0, [r5, #0]
 8006620:	6128      	str	r0, [r5, #16]
 8006622:	b920      	cbnz	r0, 800662e <_svfiprintf_r+0x2e>
 8006624:	230c      	movs	r3, #12
 8006626:	603b      	str	r3, [r7, #0]
 8006628:	f04f 30ff 	mov.w	r0, #4294967295
 800662c:	e0d1      	b.n	80067d2 <_svfiprintf_r+0x1d2>
 800662e:	2340      	movs	r3, #64	; 0x40
 8006630:	616b      	str	r3, [r5, #20]
 8006632:	2300      	movs	r3, #0
 8006634:	9309      	str	r3, [sp, #36]	; 0x24
 8006636:	2320      	movs	r3, #32
 8006638:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800663c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006640:	2330      	movs	r3, #48	; 0x30
 8006642:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80067ec <_svfiprintf_r+0x1ec>
 8006646:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800664a:	f04f 0901 	mov.w	r9, #1
 800664e:	4623      	mov	r3, r4
 8006650:	469a      	mov	sl, r3
 8006652:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006656:	b10a      	cbz	r2, 800665c <_svfiprintf_r+0x5c>
 8006658:	2a25      	cmp	r2, #37	; 0x25
 800665a:	d1f9      	bne.n	8006650 <_svfiprintf_r+0x50>
 800665c:	ebba 0b04 	subs.w	fp, sl, r4
 8006660:	d00b      	beq.n	800667a <_svfiprintf_r+0x7a>
 8006662:	465b      	mov	r3, fp
 8006664:	4622      	mov	r2, r4
 8006666:	4629      	mov	r1, r5
 8006668:	4638      	mov	r0, r7
 800666a:	f7ff ff6d 	bl	8006548 <__ssputs_r>
 800666e:	3001      	adds	r0, #1
 8006670:	f000 80aa 	beq.w	80067c8 <_svfiprintf_r+0x1c8>
 8006674:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006676:	445a      	add	r2, fp
 8006678:	9209      	str	r2, [sp, #36]	; 0x24
 800667a:	f89a 3000 	ldrb.w	r3, [sl]
 800667e:	2b00      	cmp	r3, #0
 8006680:	f000 80a2 	beq.w	80067c8 <_svfiprintf_r+0x1c8>
 8006684:	2300      	movs	r3, #0
 8006686:	f04f 32ff 	mov.w	r2, #4294967295
 800668a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800668e:	f10a 0a01 	add.w	sl, sl, #1
 8006692:	9304      	str	r3, [sp, #16]
 8006694:	9307      	str	r3, [sp, #28]
 8006696:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800669a:	931a      	str	r3, [sp, #104]	; 0x68
 800669c:	4654      	mov	r4, sl
 800669e:	2205      	movs	r2, #5
 80066a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066a4:	4851      	ldr	r0, [pc, #324]	; (80067ec <_svfiprintf_r+0x1ec>)
 80066a6:	f7f9 fd9b 	bl	80001e0 <memchr>
 80066aa:	9a04      	ldr	r2, [sp, #16]
 80066ac:	b9d8      	cbnz	r0, 80066e6 <_svfiprintf_r+0xe6>
 80066ae:	06d0      	lsls	r0, r2, #27
 80066b0:	bf44      	itt	mi
 80066b2:	2320      	movmi	r3, #32
 80066b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80066b8:	0711      	lsls	r1, r2, #28
 80066ba:	bf44      	itt	mi
 80066bc:	232b      	movmi	r3, #43	; 0x2b
 80066be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80066c2:	f89a 3000 	ldrb.w	r3, [sl]
 80066c6:	2b2a      	cmp	r3, #42	; 0x2a
 80066c8:	d015      	beq.n	80066f6 <_svfiprintf_r+0xf6>
 80066ca:	9a07      	ldr	r2, [sp, #28]
 80066cc:	4654      	mov	r4, sl
 80066ce:	2000      	movs	r0, #0
 80066d0:	f04f 0c0a 	mov.w	ip, #10
 80066d4:	4621      	mov	r1, r4
 80066d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80066da:	3b30      	subs	r3, #48	; 0x30
 80066dc:	2b09      	cmp	r3, #9
 80066de:	d94e      	bls.n	800677e <_svfiprintf_r+0x17e>
 80066e0:	b1b0      	cbz	r0, 8006710 <_svfiprintf_r+0x110>
 80066e2:	9207      	str	r2, [sp, #28]
 80066e4:	e014      	b.n	8006710 <_svfiprintf_r+0x110>
 80066e6:	eba0 0308 	sub.w	r3, r0, r8
 80066ea:	fa09 f303 	lsl.w	r3, r9, r3
 80066ee:	4313      	orrs	r3, r2
 80066f0:	9304      	str	r3, [sp, #16]
 80066f2:	46a2      	mov	sl, r4
 80066f4:	e7d2      	b.n	800669c <_svfiprintf_r+0x9c>
 80066f6:	9b03      	ldr	r3, [sp, #12]
 80066f8:	1d19      	adds	r1, r3, #4
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	9103      	str	r1, [sp, #12]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	bfbb      	ittet	lt
 8006702:	425b      	neglt	r3, r3
 8006704:	f042 0202 	orrlt.w	r2, r2, #2
 8006708:	9307      	strge	r3, [sp, #28]
 800670a:	9307      	strlt	r3, [sp, #28]
 800670c:	bfb8      	it	lt
 800670e:	9204      	strlt	r2, [sp, #16]
 8006710:	7823      	ldrb	r3, [r4, #0]
 8006712:	2b2e      	cmp	r3, #46	; 0x2e
 8006714:	d10c      	bne.n	8006730 <_svfiprintf_r+0x130>
 8006716:	7863      	ldrb	r3, [r4, #1]
 8006718:	2b2a      	cmp	r3, #42	; 0x2a
 800671a:	d135      	bne.n	8006788 <_svfiprintf_r+0x188>
 800671c:	9b03      	ldr	r3, [sp, #12]
 800671e:	1d1a      	adds	r2, r3, #4
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	9203      	str	r2, [sp, #12]
 8006724:	2b00      	cmp	r3, #0
 8006726:	bfb8      	it	lt
 8006728:	f04f 33ff 	movlt.w	r3, #4294967295
 800672c:	3402      	adds	r4, #2
 800672e:	9305      	str	r3, [sp, #20]
 8006730:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80067fc <_svfiprintf_r+0x1fc>
 8006734:	7821      	ldrb	r1, [r4, #0]
 8006736:	2203      	movs	r2, #3
 8006738:	4650      	mov	r0, sl
 800673a:	f7f9 fd51 	bl	80001e0 <memchr>
 800673e:	b140      	cbz	r0, 8006752 <_svfiprintf_r+0x152>
 8006740:	2340      	movs	r3, #64	; 0x40
 8006742:	eba0 000a 	sub.w	r0, r0, sl
 8006746:	fa03 f000 	lsl.w	r0, r3, r0
 800674a:	9b04      	ldr	r3, [sp, #16]
 800674c:	4303      	orrs	r3, r0
 800674e:	3401      	adds	r4, #1
 8006750:	9304      	str	r3, [sp, #16]
 8006752:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006756:	4826      	ldr	r0, [pc, #152]	; (80067f0 <_svfiprintf_r+0x1f0>)
 8006758:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800675c:	2206      	movs	r2, #6
 800675e:	f7f9 fd3f 	bl	80001e0 <memchr>
 8006762:	2800      	cmp	r0, #0
 8006764:	d038      	beq.n	80067d8 <_svfiprintf_r+0x1d8>
 8006766:	4b23      	ldr	r3, [pc, #140]	; (80067f4 <_svfiprintf_r+0x1f4>)
 8006768:	bb1b      	cbnz	r3, 80067b2 <_svfiprintf_r+0x1b2>
 800676a:	9b03      	ldr	r3, [sp, #12]
 800676c:	3307      	adds	r3, #7
 800676e:	f023 0307 	bic.w	r3, r3, #7
 8006772:	3308      	adds	r3, #8
 8006774:	9303      	str	r3, [sp, #12]
 8006776:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006778:	4433      	add	r3, r6
 800677a:	9309      	str	r3, [sp, #36]	; 0x24
 800677c:	e767      	b.n	800664e <_svfiprintf_r+0x4e>
 800677e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006782:	460c      	mov	r4, r1
 8006784:	2001      	movs	r0, #1
 8006786:	e7a5      	b.n	80066d4 <_svfiprintf_r+0xd4>
 8006788:	2300      	movs	r3, #0
 800678a:	3401      	adds	r4, #1
 800678c:	9305      	str	r3, [sp, #20]
 800678e:	4619      	mov	r1, r3
 8006790:	f04f 0c0a 	mov.w	ip, #10
 8006794:	4620      	mov	r0, r4
 8006796:	f810 2b01 	ldrb.w	r2, [r0], #1
 800679a:	3a30      	subs	r2, #48	; 0x30
 800679c:	2a09      	cmp	r2, #9
 800679e:	d903      	bls.n	80067a8 <_svfiprintf_r+0x1a8>
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d0c5      	beq.n	8006730 <_svfiprintf_r+0x130>
 80067a4:	9105      	str	r1, [sp, #20]
 80067a6:	e7c3      	b.n	8006730 <_svfiprintf_r+0x130>
 80067a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80067ac:	4604      	mov	r4, r0
 80067ae:	2301      	movs	r3, #1
 80067b0:	e7f0      	b.n	8006794 <_svfiprintf_r+0x194>
 80067b2:	ab03      	add	r3, sp, #12
 80067b4:	9300      	str	r3, [sp, #0]
 80067b6:	462a      	mov	r2, r5
 80067b8:	4b0f      	ldr	r3, [pc, #60]	; (80067f8 <_svfiprintf_r+0x1f8>)
 80067ba:	a904      	add	r1, sp, #16
 80067bc:	4638      	mov	r0, r7
 80067be:	f3af 8000 	nop.w
 80067c2:	1c42      	adds	r2, r0, #1
 80067c4:	4606      	mov	r6, r0
 80067c6:	d1d6      	bne.n	8006776 <_svfiprintf_r+0x176>
 80067c8:	89ab      	ldrh	r3, [r5, #12]
 80067ca:	065b      	lsls	r3, r3, #25
 80067cc:	f53f af2c 	bmi.w	8006628 <_svfiprintf_r+0x28>
 80067d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80067d2:	b01d      	add	sp, #116	; 0x74
 80067d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067d8:	ab03      	add	r3, sp, #12
 80067da:	9300      	str	r3, [sp, #0]
 80067dc:	462a      	mov	r2, r5
 80067de:	4b06      	ldr	r3, [pc, #24]	; (80067f8 <_svfiprintf_r+0x1f8>)
 80067e0:	a904      	add	r1, sp, #16
 80067e2:	4638      	mov	r0, r7
 80067e4:	f000 f9d4 	bl	8006b90 <_printf_i>
 80067e8:	e7eb      	b.n	80067c2 <_svfiprintf_r+0x1c2>
 80067ea:	bf00      	nop
 80067ec:	080078ea 	.word	0x080078ea
 80067f0:	080078f4 	.word	0x080078f4
 80067f4:	00000000 	.word	0x00000000
 80067f8:	08006549 	.word	0x08006549
 80067fc:	080078f0 	.word	0x080078f0

08006800 <__sfputc_r>:
 8006800:	6893      	ldr	r3, [r2, #8]
 8006802:	3b01      	subs	r3, #1
 8006804:	2b00      	cmp	r3, #0
 8006806:	b410      	push	{r4}
 8006808:	6093      	str	r3, [r2, #8]
 800680a:	da08      	bge.n	800681e <__sfputc_r+0x1e>
 800680c:	6994      	ldr	r4, [r2, #24]
 800680e:	42a3      	cmp	r3, r4
 8006810:	db01      	blt.n	8006816 <__sfputc_r+0x16>
 8006812:	290a      	cmp	r1, #10
 8006814:	d103      	bne.n	800681e <__sfputc_r+0x1e>
 8006816:	f85d 4b04 	ldr.w	r4, [sp], #4
 800681a:	f000 baef 	b.w	8006dfc <__swbuf_r>
 800681e:	6813      	ldr	r3, [r2, #0]
 8006820:	1c58      	adds	r0, r3, #1
 8006822:	6010      	str	r0, [r2, #0]
 8006824:	7019      	strb	r1, [r3, #0]
 8006826:	4608      	mov	r0, r1
 8006828:	f85d 4b04 	ldr.w	r4, [sp], #4
 800682c:	4770      	bx	lr

0800682e <__sfputs_r>:
 800682e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006830:	4606      	mov	r6, r0
 8006832:	460f      	mov	r7, r1
 8006834:	4614      	mov	r4, r2
 8006836:	18d5      	adds	r5, r2, r3
 8006838:	42ac      	cmp	r4, r5
 800683a:	d101      	bne.n	8006840 <__sfputs_r+0x12>
 800683c:	2000      	movs	r0, #0
 800683e:	e007      	b.n	8006850 <__sfputs_r+0x22>
 8006840:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006844:	463a      	mov	r2, r7
 8006846:	4630      	mov	r0, r6
 8006848:	f7ff ffda 	bl	8006800 <__sfputc_r>
 800684c:	1c43      	adds	r3, r0, #1
 800684e:	d1f3      	bne.n	8006838 <__sfputs_r+0xa>
 8006850:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006854 <_vfiprintf_r>:
 8006854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006858:	460d      	mov	r5, r1
 800685a:	b09d      	sub	sp, #116	; 0x74
 800685c:	4614      	mov	r4, r2
 800685e:	4698      	mov	r8, r3
 8006860:	4606      	mov	r6, r0
 8006862:	b118      	cbz	r0, 800686c <_vfiprintf_r+0x18>
 8006864:	6983      	ldr	r3, [r0, #24]
 8006866:	b90b      	cbnz	r3, 800686c <_vfiprintf_r+0x18>
 8006868:	f000 fcaa 	bl	80071c0 <__sinit>
 800686c:	4b89      	ldr	r3, [pc, #548]	; (8006a94 <_vfiprintf_r+0x240>)
 800686e:	429d      	cmp	r5, r3
 8006870:	d11b      	bne.n	80068aa <_vfiprintf_r+0x56>
 8006872:	6875      	ldr	r5, [r6, #4]
 8006874:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006876:	07d9      	lsls	r1, r3, #31
 8006878:	d405      	bmi.n	8006886 <_vfiprintf_r+0x32>
 800687a:	89ab      	ldrh	r3, [r5, #12]
 800687c:	059a      	lsls	r2, r3, #22
 800687e:	d402      	bmi.n	8006886 <_vfiprintf_r+0x32>
 8006880:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006882:	f000 fd3b 	bl	80072fc <__retarget_lock_acquire_recursive>
 8006886:	89ab      	ldrh	r3, [r5, #12]
 8006888:	071b      	lsls	r3, r3, #28
 800688a:	d501      	bpl.n	8006890 <_vfiprintf_r+0x3c>
 800688c:	692b      	ldr	r3, [r5, #16]
 800688e:	b9eb      	cbnz	r3, 80068cc <_vfiprintf_r+0x78>
 8006890:	4629      	mov	r1, r5
 8006892:	4630      	mov	r0, r6
 8006894:	f000 fb04 	bl	8006ea0 <__swsetup_r>
 8006898:	b1c0      	cbz	r0, 80068cc <_vfiprintf_r+0x78>
 800689a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800689c:	07dc      	lsls	r4, r3, #31
 800689e:	d50e      	bpl.n	80068be <_vfiprintf_r+0x6a>
 80068a0:	f04f 30ff 	mov.w	r0, #4294967295
 80068a4:	b01d      	add	sp, #116	; 0x74
 80068a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068aa:	4b7b      	ldr	r3, [pc, #492]	; (8006a98 <_vfiprintf_r+0x244>)
 80068ac:	429d      	cmp	r5, r3
 80068ae:	d101      	bne.n	80068b4 <_vfiprintf_r+0x60>
 80068b0:	68b5      	ldr	r5, [r6, #8]
 80068b2:	e7df      	b.n	8006874 <_vfiprintf_r+0x20>
 80068b4:	4b79      	ldr	r3, [pc, #484]	; (8006a9c <_vfiprintf_r+0x248>)
 80068b6:	429d      	cmp	r5, r3
 80068b8:	bf08      	it	eq
 80068ba:	68f5      	ldreq	r5, [r6, #12]
 80068bc:	e7da      	b.n	8006874 <_vfiprintf_r+0x20>
 80068be:	89ab      	ldrh	r3, [r5, #12]
 80068c0:	0598      	lsls	r0, r3, #22
 80068c2:	d4ed      	bmi.n	80068a0 <_vfiprintf_r+0x4c>
 80068c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80068c6:	f000 fd1a 	bl	80072fe <__retarget_lock_release_recursive>
 80068ca:	e7e9      	b.n	80068a0 <_vfiprintf_r+0x4c>
 80068cc:	2300      	movs	r3, #0
 80068ce:	9309      	str	r3, [sp, #36]	; 0x24
 80068d0:	2320      	movs	r3, #32
 80068d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80068d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80068da:	2330      	movs	r3, #48	; 0x30
 80068dc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006aa0 <_vfiprintf_r+0x24c>
 80068e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80068e4:	f04f 0901 	mov.w	r9, #1
 80068e8:	4623      	mov	r3, r4
 80068ea:	469a      	mov	sl, r3
 80068ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80068f0:	b10a      	cbz	r2, 80068f6 <_vfiprintf_r+0xa2>
 80068f2:	2a25      	cmp	r2, #37	; 0x25
 80068f4:	d1f9      	bne.n	80068ea <_vfiprintf_r+0x96>
 80068f6:	ebba 0b04 	subs.w	fp, sl, r4
 80068fa:	d00b      	beq.n	8006914 <_vfiprintf_r+0xc0>
 80068fc:	465b      	mov	r3, fp
 80068fe:	4622      	mov	r2, r4
 8006900:	4629      	mov	r1, r5
 8006902:	4630      	mov	r0, r6
 8006904:	f7ff ff93 	bl	800682e <__sfputs_r>
 8006908:	3001      	adds	r0, #1
 800690a:	f000 80aa 	beq.w	8006a62 <_vfiprintf_r+0x20e>
 800690e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006910:	445a      	add	r2, fp
 8006912:	9209      	str	r2, [sp, #36]	; 0x24
 8006914:	f89a 3000 	ldrb.w	r3, [sl]
 8006918:	2b00      	cmp	r3, #0
 800691a:	f000 80a2 	beq.w	8006a62 <_vfiprintf_r+0x20e>
 800691e:	2300      	movs	r3, #0
 8006920:	f04f 32ff 	mov.w	r2, #4294967295
 8006924:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006928:	f10a 0a01 	add.w	sl, sl, #1
 800692c:	9304      	str	r3, [sp, #16]
 800692e:	9307      	str	r3, [sp, #28]
 8006930:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006934:	931a      	str	r3, [sp, #104]	; 0x68
 8006936:	4654      	mov	r4, sl
 8006938:	2205      	movs	r2, #5
 800693a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800693e:	4858      	ldr	r0, [pc, #352]	; (8006aa0 <_vfiprintf_r+0x24c>)
 8006940:	f7f9 fc4e 	bl	80001e0 <memchr>
 8006944:	9a04      	ldr	r2, [sp, #16]
 8006946:	b9d8      	cbnz	r0, 8006980 <_vfiprintf_r+0x12c>
 8006948:	06d1      	lsls	r1, r2, #27
 800694a:	bf44      	itt	mi
 800694c:	2320      	movmi	r3, #32
 800694e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006952:	0713      	lsls	r3, r2, #28
 8006954:	bf44      	itt	mi
 8006956:	232b      	movmi	r3, #43	; 0x2b
 8006958:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800695c:	f89a 3000 	ldrb.w	r3, [sl]
 8006960:	2b2a      	cmp	r3, #42	; 0x2a
 8006962:	d015      	beq.n	8006990 <_vfiprintf_r+0x13c>
 8006964:	9a07      	ldr	r2, [sp, #28]
 8006966:	4654      	mov	r4, sl
 8006968:	2000      	movs	r0, #0
 800696a:	f04f 0c0a 	mov.w	ip, #10
 800696e:	4621      	mov	r1, r4
 8006970:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006974:	3b30      	subs	r3, #48	; 0x30
 8006976:	2b09      	cmp	r3, #9
 8006978:	d94e      	bls.n	8006a18 <_vfiprintf_r+0x1c4>
 800697a:	b1b0      	cbz	r0, 80069aa <_vfiprintf_r+0x156>
 800697c:	9207      	str	r2, [sp, #28]
 800697e:	e014      	b.n	80069aa <_vfiprintf_r+0x156>
 8006980:	eba0 0308 	sub.w	r3, r0, r8
 8006984:	fa09 f303 	lsl.w	r3, r9, r3
 8006988:	4313      	orrs	r3, r2
 800698a:	9304      	str	r3, [sp, #16]
 800698c:	46a2      	mov	sl, r4
 800698e:	e7d2      	b.n	8006936 <_vfiprintf_r+0xe2>
 8006990:	9b03      	ldr	r3, [sp, #12]
 8006992:	1d19      	adds	r1, r3, #4
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	9103      	str	r1, [sp, #12]
 8006998:	2b00      	cmp	r3, #0
 800699a:	bfbb      	ittet	lt
 800699c:	425b      	neglt	r3, r3
 800699e:	f042 0202 	orrlt.w	r2, r2, #2
 80069a2:	9307      	strge	r3, [sp, #28]
 80069a4:	9307      	strlt	r3, [sp, #28]
 80069a6:	bfb8      	it	lt
 80069a8:	9204      	strlt	r2, [sp, #16]
 80069aa:	7823      	ldrb	r3, [r4, #0]
 80069ac:	2b2e      	cmp	r3, #46	; 0x2e
 80069ae:	d10c      	bne.n	80069ca <_vfiprintf_r+0x176>
 80069b0:	7863      	ldrb	r3, [r4, #1]
 80069b2:	2b2a      	cmp	r3, #42	; 0x2a
 80069b4:	d135      	bne.n	8006a22 <_vfiprintf_r+0x1ce>
 80069b6:	9b03      	ldr	r3, [sp, #12]
 80069b8:	1d1a      	adds	r2, r3, #4
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	9203      	str	r2, [sp, #12]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	bfb8      	it	lt
 80069c2:	f04f 33ff 	movlt.w	r3, #4294967295
 80069c6:	3402      	adds	r4, #2
 80069c8:	9305      	str	r3, [sp, #20]
 80069ca:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006ab0 <_vfiprintf_r+0x25c>
 80069ce:	7821      	ldrb	r1, [r4, #0]
 80069d0:	2203      	movs	r2, #3
 80069d2:	4650      	mov	r0, sl
 80069d4:	f7f9 fc04 	bl	80001e0 <memchr>
 80069d8:	b140      	cbz	r0, 80069ec <_vfiprintf_r+0x198>
 80069da:	2340      	movs	r3, #64	; 0x40
 80069dc:	eba0 000a 	sub.w	r0, r0, sl
 80069e0:	fa03 f000 	lsl.w	r0, r3, r0
 80069e4:	9b04      	ldr	r3, [sp, #16]
 80069e6:	4303      	orrs	r3, r0
 80069e8:	3401      	adds	r4, #1
 80069ea:	9304      	str	r3, [sp, #16]
 80069ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069f0:	482c      	ldr	r0, [pc, #176]	; (8006aa4 <_vfiprintf_r+0x250>)
 80069f2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80069f6:	2206      	movs	r2, #6
 80069f8:	f7f9 fbf2 	bl	80001e0 <memchr>
 80069fc:	2800      	cmp	r0, #0
 80069fe:	d03f      	beq.n	8006a80 <_vfiprintf_r+0x22c>
 8006a00:	4b29      	ldr	r3, [pc, #164]	; (8006aa8 <_vfiprintf_r+0x254>)
 8006a02:	bb1b      	cbnz	r3, 8006a4c <_vfiprintf_r+0x1f8>
 8006a04:	9b03      	ldr	r3, [sp, #12]
 8006a06:	3307      	adds	r3, #7
 8006a08:	f023 0307 	bic.w	r3, r3, #7
 8006a0c:	3308      	adds	r3, #8
 8006a0e:	9303      	str	r3, [sp, #12]
 8006a10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a12:	443b      	add	r3, r7
 8006a14:	9309      	str	r3, [sp, #36]	; 0x24
 8006a16:	e767      	b.n	80068e8 <_vfiprintf_r+0x94>
 8006a18:	fb0c 3202 	mla	r2, ip, r2, r3
 8006a1c:	460c      	mov	r4, r1
 8006a1e:	2001      	movs	r0, #1
 8006a20:	e7a5      	b.n	800696e <_vfiprintf_r+0x11a>
 8006a22:	2300      	movs	r3, #0
 8006a24:	3401      	adds	r4, #1
 8006a26:	9305      	str	r3, [sp, #20]
 8006a28:	4619      	mov	r1, r3
 8006a2a:	f04f 0c0a 	mov.w	ip, #10
 8006a2e:	4620      	mov	r0, r4
 8006a30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006a34:	3a30      	subs	r2, #48	; 0x30
 8006a36:	2a09      	cmp	r2, #9
 8006a38:	d903      	bls.n	8006a42 <_vfiprintf_r+0x1ee>
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d0c5      	beq.n	80069ca <_vfiprintf_r+0x176>
 8006a3e:	9105      	str	r1, [sp, #20]
 8006a40:	e7c3      	b.n	80069ca <_vfiprintf_r+0x176>
 8006a42:	fb0c 2101 	mla	r1, ip, r1, r2
 8006a46:	4604      	mov	r4, r0
 8006a48:	2301      	movs	r3, #1
 8006a4a:	e7f0      	b.n	8006a2e <_vfiprintf_r+0x1da>
 8006a4c:	ab03      	add	r3, sp, #12
 8006a4e:	9300      	str	r3, [sp, #0]
 8006a50:	462a      	mov	r2, r5
 8006a52:	4b16      	ldr	r3, [pc, #88]	; (8006aac <_vfiprintf_r+0x258>)
 8006a54:	a904      	add	r1, sp, #16
 8006a56:	4630      	mov	r0, r6
 8006a58:	f3af 8000 	nop.w
 8006a5c:	4607      	mov	r7, r0
 8006a5e:	1c78      	adds	r0, r7, #1
 8006a60:	d1d6      	bne.n	8006a10 <_vfiprintf_r+0x1bc>
 8006a62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006a64:	07d9      	lsls	r1, r3, #31
 8006a66:	d405      	bmi.n	8006a74 <_vfiprintf_r+0x220>
 8006a68:	89ab      	ldrh	r3, [r5, #12]
 8006a6a:	059a      	lsls	r2, r3, #22
 8006a6c:	d402      	bmi.n	8006a74 <_vfiprintf_r+0x220>
 8006a6e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006a70:	f000 fc45 	bl	80072fe <__retarget_lock_release_recursive>
 8006a74:	89ab      	ldrh	r3, [r5, #12]
 8006a76:	065b      	lsls	r3, r3, #25
 8006a78:	f53f af12 	bmi.w	80068a0 <_vfiprintf_r+0x4c>
 8006a7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006a7e:	e711      	b.n	80068a4 <_vfiprintf_r+0x50>
 8006a80:	ab03      	add	r3, sp, #12
 8006a82:	9300      	str	r3, [sp, #0]
 8006a84:	462a      	mov	r2, r5
 8006a86:	4b09      	ldr	r3, [pc, #36]	; (8006aac <_vfiprintf_r+0x258>)
 8006a88:	a904      	add	r1, sp, #16
 8006a8a:	4630      	mov	r0, r6
 8006a8c:	f000 f880 	bl	8006b90 <_printf_i>
 8006a90:	e7e4      	b.n	8006a5c <_vfiprintf_r+0x208>
 8006a92:	bf00      	nop
 8006a94:	08007940 	.word	0x08007940
 8006a98:	08007960 	.word	0x08007960
 8006a9c:	08007920 	.word	0x08007920
 8006aa0:	080078ea 	.word	0x080078ea
 8006aa4:	080078f4 	.word	0x080078f4
 8006aa8:	00000000 	.word	0x00000000
 8006aac:	0800682f 	.word	0x0800682f
 8006ab0:	080078f0 	.word	0x080078f0

08006ab4 <_printf_common>:
 8006ab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ab8:	4616      	mov	r6, r2
 8006aba:	4699      	mov	r9, r3
 8006abc:	688a      	ldr	r2, [r1, #8]
 8006abe:	690b      	ldr	r3, [r1, #16]
 8006ac0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	bfb8      	it	lt
 8006ac8:	4613      	movlt	r3, r2
 8006aca:	6033      	str	r3, [r6, #0]
 8006acc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006ad0:	4607      	mov	r7, r0
 8006ad2:	460c      	mov	r4, r1
 8006ad4:	b10a      	cbz	r2, 8006ada <_printf_common+0x26>
 8006ad6:	3301      	adds	r3, #1
 8006ad8:	6033      	str	r3, [r6, #0]
 8006ada:	6823      	ldr	r3, [r4, #0]
 8006adc:	0699      	lsls	r1, r3, #26
 8006ade:	bf42      	ittt	mi
 8006ae0:	6833      	ldrmi	r3, [r6, #0]
 8006ae2:	3302      	addmi	r3, #2
 8006ae4:	6033      	strmi	r3, [r6, #0]
 8006ae6:	6825      	ldr	r5, [r4, #0]
 8006ae8:	f015 0506 	ands.w	r5, r5, #6
 8006aec:	d106      	bne.n	8006afc <_printf_common+0x48>
 8006aee:	f104 0a19 	add.w	sl, r4, #25
 8006af2:	68e3      	ldr	r3, [r4, #12]
 8006af4:	6832      	ldr	r2, [r6, #0]
 8006af6:	1a9b      	subs	r3, r3, r2
 8006af8:	42ab      	cmp	r3, r5
 8006afa:	dc26      	bgt.n	8006b4a <_printf_common+0x96>
 8006afc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006b00:	1e13      	subs	r3, r2, #0
 8006b02:	6822      	ldr	r2, [r4, #0]
 8006b04:	bf18      	it	ne
 8006b06:	2301      	movne	r3, #1
 8006b08:	0692      	lsls	r2, r2, #26
 8006b0a:	d42b      	bmi.n	8006b64 <_printf_common+0xb0>
 8006b0c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006b10:	4649      	mov	r1, r9
 8006b12:	4638      	mov	r0, r7
 8006b14:	47c0      	blx	r8
 8006b16:	3001      	adds	r0, #1
 8006b18:	d01e      	beq.n	8006b58 <_printf_common+0xa4>
 8006b1a:	6823      	ldr	r3, [r4, #0]
 8006b1c:	68e5      	ldr	r5, [r4, #12]
 8006b1e:	6832      	ldr	r2, [r6, #0]
 8006b20:	f003 0306 	and.w	r3, r3, #6
 8006b24:	2b04      	cmp	r3, #4
 8006b26:	bf08      	it	eq
 8006b28:	1aad      	subeq	r5, r5, r2
 8006b2a:	68a3      	ldr	r3, [r4, #8]
 8006b2c:	6922      	ldr	r2, [r4, #16]
 8006b2e:	bf0c      	ite	eq
 8006b30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b34:	2500      	movne	r5, #0
 8006b36:	4293      	cmp	r3, r2
 8006b38:	bfc4      	itt	gt
 8006b3a:	1a9b      	subgt	r3, r3, r2
 8006b3c:	18ed      	addgt	r5, r5, r3
 8006b3e:	2600      	movs	r6, #0
 8006b40:	341a      	adds	r4, #26
 8006b42:	42b5      	cmp	r5, r6
 8006b44:	d11a      	bne.n	8006b7c <_printf_common+0xc8>
 8006b46:	2000      	movs	r0, #0
 8006b48:	e008      	b.n	8006b5c <_printf_common+0xa8>
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	4652      	mov	r2, sl
 8006b4e:	4649      	mov	r1, r9
 8006b50:	4638      	mov	r0, r7
 8006b52:	47c0      	blx	r8
 8006b54:	3001      	adds	r0, #1
 8006b56:	d103      	bne.n	8006b60 <_printf_common+0xac>
 8006b58:	f04f 30ff 	mov.w	r0, #4294967295
 8006b5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b60:	3501      	adds	r5, #1
 8006b62:	e7c6      	b.n	8006af2 <_printf_common+0x3e>
 8006b64:	18e1      	adds	r1, r4, r3
 8006b66:	1c5a      	adds	r2, r3, #1
 8006b68:	2030      	movs	r0, #48	; 0x30
 8006b6a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006b6e:	4422      	add	r2, r4
 8006b70:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006b74:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006b78:	3302      	adds	r3, #2
 8006b7a:	e7c7      	b.n	8006b0c <_printf_common+0x58>
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	4622      	mov	r2, r4
 8006b80:	4649      	mov	r1, r9
 8006b82:	4638      	mov	r0, r7
 8006b84:	47c0      	blx	r8
 8006b86:	3001      	adds	r0, #1
 8006b88:	d0e6      	beq.n	8006b58 <_printf_common+0xa4>
 8006b8a:	3601      	adds	r6, #1
 8006b8c:	e7d9      	b.n	8006b42 <_printf_common+0x8e>
	...

08006b90 <_printf_i>:
 8006b90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b94:	7e0f      	ldrb	r7, [r1, #24]
 8006b96:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006b98:	2f78      	cmp	r7, #120	; 0x78
 8006b9a:	4691      	mov	r9, r2
 8006b9c:	4680      	mov	r8, r0
 8006b9e:	460c      	mov	r4, r1
 8006ba0:	469a      	mov	sl, r3
 8006ba2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006ba6:	d807      	bhi.n	8006bb8 <_printf_i+0x28>
 8006ba8:	2f62      	cmp	r7, #98	; 0x62
 8006baa:	d80a      	bhi.n	8006bc2 <_printf_i+0x32>
 8006bac:	2f00      	cmp	r7, #0
 8006bae:	f000 80d8 	beq.w	8006d62 <_printf_i+0x1d2>
 8006bb2:	2f58      	cmp	r7, #88	; 0x58
 8006bb4:	f000 80a3 	beq.w	8006cfe <_printf_i+0x16e>
 8006bb8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006bbc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006bc0:	e03a      	b.n	8006c38 <_printf_i+0xa8>
 8006bc2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006bc6:	2b15      	cmp	r3, #21
 8006bc8:	d8f6      	bhi.n	8006bb8 <_printf_i+0x28>
 8006bca:	a101      	add	r1, pc, #4	; (adr r1, 8006bd0 <_printf_i+0x40>)
 8006bcc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006bd0:	08006c29 	.word	0x08006c29
 8006bd4:	08006c3d 	.word	0x08006c3d
 8006bd8:	08006bb9 	.word	0x08006bb9
 8006bdc:	08006bb9 	.word	0x08006bb9
 8006be0:	08006bb9 	.word	0x08006bb9
 8006be4:	08006bb9 	.word	0x08006bb9
 8006be8:	08006c3d 	.word	0x08006c3d
 8006bec:	08006bb9 	.word	0x08006bb9
 8006bf0:	08006bb9 	.word	0x08006bb9
 8006bf4:	08006bb9 	.word	0x08006bb9
 8006bf8:	08006bb9 	.word	0x08006bb9
 8006bfc:	08006d49 	.word	0x08006d49
 8006c00:	08006c6d 	.word	0x08006c6d
 8006c04:	08006d2b 	.word	0x08006d2b
 8006c08:	08006bb9 	.word	0x08006bb9
 8006c0c:	08006bb9 	.word	0x08006bb9
 8006c10:	08006d6b 	.word	0x08006d6b
 8006c14:	08006bb9 	.word	0x08006bb9
 8006c18:	08006c6d 	.word	0x08006c6d
 8006c1c:	08006bb9 	.word	0x08006bb9
 8006c20:	08006bb9 	.word	0x08006bb9
 8006c24:	08006d33 	.word	0x08006d33
 8006c28:	682b      	ldr	r3, [r5, #0]
 8006c2a:	1d1a      	adds	r2, r3, #4
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	602a      	str	r2, [r5, #0]
 8006c30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006c34:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006c38:	2301      	movs	r3, #1
 8006c3a:	e0a3      	b.n	8006d84 <_printf_i+0x1f4>
 8006c3c:	6820      	ldr	r0, [r4, #0]
 8006c3e:	6829      	ldr	r1, [r5, #0]
 8006c40:	0606      	lsls	r6, r0, #24
 8006c42:	f101 0304 	add.w	r3, r1, #4
 8006c46:	d50a      	bpl.n	8006c5e <_printf_i+0xce>
 8006c48:	680e      	ldr	r6, [r1, #0]
 8006c4a:	602b      	str	r3, [r5, #0]
 8006c4c:	2e00      	cmp	r6, #0
 8006c4e:	da03      	bge.n	8006c58 <_printf_i+0xc8>
 8006c50:	232d      	movs	r3, #45	; 0x2d
 8006c52:	4276      	negs	r6, r6
 8006c54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c58:	485e      	ldr	r0, [pc, #376]	; (8006dd4 <_printf_i+0x244>)
 8006c5a:	230a      	movs	r3, #10
 8006c5c:	e019      	b.n	8006c92 <_printf_i+0x102>
 8006c5e:	680e      	ldr	r6, [r1, #0]
 8006c60:	602b      	str	r3, [r5, #0]
 8006c62:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006c66:	bf18      	it	ne
 8006c68:	b236      	sxthne	r6, r6
 8006c6a:	e7ef      	b.n	8006c4c <_printf_i+0xbc>
 8006c6c:	682b      	ldr	r3, [r5, #0]
 8006c6e:	6820      	ldr	r0, [r4, #0]
 8006c70:	1d19      	adds	r1, r3, #4
 8006c72:	6029      	str	r1, [r5, #0]
 8006c74:	0601      	lsls	r1, r0, #24
 8006c76:	d501      	bpl.n	8006c7c <_printf_i+0xec>
 8006c78:	681e      	ldr	r6, [r3, #0]
 8006c7a:	e002      	b.n	8006c82 <_printf_i+0xf2>
 8006c7c:	0646      	lsls	r6, r0, #25
 8006c7e:	d5fb      	bpl.n	8006c78 <_printf_i+0xe8>
 8006c80:	881e      	ldrh	r6, [r3, #0]
 8006c82:	4854      	ldr	r0, [pc, #336]	; (8006dd4 <_printf_i+0x244>)
 8006c84:	2f6f      	cmp	r7, #111	; 0x6f
 8006c86:	bf0c      	ite	eq
 8006c88:	2308      	moveq	r3, #8
 8006c8a:	230a      	movne	r3, #10
 8006c8c:	2100      	movs	r1, #0
 8006c8e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006c92:	6865      	ldr	r5, [r4, #4]
 8006c94:	60a5      	str	r5, [r4, #8]
 8006c96:	2d00      	cmp	r5, #0
 8006c98:	bfa2      	ittt	ge
 8006c9a:	6821      	ldrge	r1, [r4, #0]
 8006c9c:	f021 0104 	bicge.w	r1, r1, #4
 8006ca0:	6021      	strge	r1, [r4, #0]
 8006ca2:	b90e      	cbnz	r6, 8006ca8 <_printf_i+0x118>
 8006ca4:	2d00      	cmp	r5, #0
 8006ca6:	d04d      	beq.n	8006d44 <_printf_i+0x1b4>
 8006ca8:	4615      	mov	r5, r2
 8006caa:	fbb6 f1f3 	udiv	r1, r6, r3
 8006cae:	fb03 6711 	mls	r7, r3, r1, r6
 8006cb2:	5dc7      	ldrb	r7, [r0, r7]
 8006cb4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006cb8:	4637      	mov	r7, r6
 8006cba:	42bb      	cmp	r3, r7
 8006cbc:	460e      	mov	r6, r1
 8006cbe:	d9f4      	bls.n	8006caa <_printf_i+0x11a>
 8006cc0:	2b08      	cmp	r3, #8
 8006cc2:	d10b      	bne.n	8006cdc <_printf_i+0x14c>
 8006cc4:	6823      	ldr	r3, [r4, #0]
 8006cc6:	07de      	lsls	r6, r3, #31
 8006cc8:	d508      	bpl.n	8006cdc <_printf_i+0x14c>
 8006cca:	6923      	ldr	r3, [r4, #16]
 8006ccc:	6861      	ldr	r1, [r4, #4]
 8006cce:	4299      	cmp	r1, r3
 8006cd0:	bfde      	ittt	le
 8006cd2:	2330      	movle	r3, #48	; 0x30
 8006cd4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006cd8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006cdc:	1b52      	subs	r2, r2, r5
 8006cde:	6122      	str	r2, [r4, #16]
 8006ce0:	f8cd a000 	str.w	sl, [sp]
 8006ce4:	464b      	mov	r3, r9
 8006ce6:	aa03      	add	r2, sp, #12
 8006ce8:	4621      	mov	r1, r4
 8006cea:	4640      	mov	r0, r8
 8006cec:	f7ff fee2 	bl	8006ab4 <_printf_common>
 8006cf0:	3001      	adds	r0, #1
 8006cf2:	d14c      	bne.n	8006d8e <_printf_i+0x1fe>
 8006cf4:	f04f 30ff 	mov.w	r0, #4294967295
 8006cf8:	b004      	add	sp, #16
 8006cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cfe:	4835      	ldr	r0, [pc, #212]	; (8006dd4 <_printf_i+0x244>)
 8006d00:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006d04:	6829      	ldr	r1, [r5, #0]
 8006d06:	6823      	ldr	r3, [r4, #0]
 8006d08:	f851 6b04 	ldr.w	r6, [r1], #4
 8006d0c:	6029      	str	r1, [r5, #0]
 8006d0e:	061d      	lsls	r5, r3, #24
 8006d10:	d514      	bpl.n	8006d3c <_printf_i+0x1ac>
 8006d12:	07df      	lsls	r7, r3, #31
 8006d14:	bf44      	itt	mi
 8006d16:	f043 0320 	orrmi.w	r3, r3, #32
 8006d1a:	6023      	strmi	r3, [r4, #0]
 8006d1c:	b91e      	cbnz	r6, 8006d26 <_printf_i+0x196>
 8006d1e:	6823      	ldr	r3, [r4, #0]
 8006d20:	f023 0320 	bic.w	r3, r3, #32
 8006d24:	6023      	str	r3, [r4, #0]
 8006d26:	2310      	movs	r3, #16
 8006d28:	e7b0      	b.n	8006c8c <_printf_i+0xfc>
 8006d2a:	6823      	ldr	r3, [r4, #0]
 8006d2c:	f043 0320 	orr.w	r3, r3, #32
 8006d30:	6023      	str	r3, [r4, #0]
 8006d32:	2378      	movs	r3, #120	; 0x78
 8006d34:	4828      	ldr	r0, [pc, #160]	; (8006dd8 <_printf_i+0x248>)
 8006d36:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006d3a:	e7e3      	b.n	8006d04 <_printf_i+0x174>
 8006d3c:	0659      	lsls	r1, r3, #25
 8006d3e:	bf48      	it	mi
 8006d40:	b2b6      	uxthmi	r6, r6
 8006d42:	e7e6      	b.n	8006d12 <_printf_i+0x182>
 8006d44:	4615      	mov	r5, r2
 8006d46:	e7bb      	b.n	8006cc0 <_printf_i+0x130>
 8006d48:	682b      	ldr	r3, [r5, #0]
 8006d4a:	6826      	ldr	r6, [r4, #0]
 8006d4c:	6961      	ldr	r1, [r4, #20]
 8006d4e:	1d18      	adds	r0, r3, #4
 8006d50:	6028      	str	r0, [r5, #0]
 8006d52:	0635      	lsls	r5, r6, #24
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	d501      	bpl.n	8006d5c <_printf_i+0x1cc>
 8006d58:	6019      	str	r1, [r3, #0]
 8006d5a:	e002      	b.n	8006d62 <_printf_i+0x1d2>
 8006d5c:	0670      	lsls	r0, r6, #25
 8006d5e:	d5fb      	bpl.n	8006d58 <_printf_i+0x1c8>
 8006d60:	8019      	strh	r1, [r3, #0]
 8006d62:	2300      	movs	r3, #0
 8006d64:	6123      	str	r3, [r4, #16]
 8006d66:	4615      	mov	r5, r2
 8006d68:	e7ba      	b.n	8006ce0 <_printf_i+0x150>
 8006d6a:	682b      	ldr	r3, [r5, #0]
 8006d6c:	1d1a      	adds	r2, r3, #4
 8006d6e:	602a      	str	r2, [r5, #0]
 8006d70:	681d      	ldr	r5, [r3, #0]
 8006d72:	6862      	ldr	r2, [r4, #4]
 8006d74:	2100      	movs	r1, #0
 8006d76:	4628      	mov	r0, r5
 8006d78:	f7f9 fa32 	bl	80001e0 <memchr>
 8006d7c:	b108      	cbz	r0, 8006d82 <_printf_i+0x1f2>
 8006d7e:	1b40      	subs	r0, r0, r5
 8006d80:	6060      	str	r0, [r4, #4]
 8006d82:	6863      	ldr	r3, [r4, #4]
 8006d84:	6123      	str	r3, [r4, #16]
 8006d86:	2300      	movs	r3, #0
 8006d88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d8c:	e7a8      	b.n	8006ce0 <_printf_i+0x150>
 8006d8e:	6923      	ldr	r3, [r4, #16]
 8006d90:	462a      	mov	r2, r5
 8006d92:	4649      	mov	r1, r9
 8006d94:	4640      	mov	r0, r8
 8006d96:	47d0      	blx	sl
 8006d98:	3001      	adds	r0, #1
 8006d9a:	d0ab      	beq.n	8006cf4 <_printf_i+0x164>
 8006d9c:	6823      	ldr	r3, [r4, #0]
 8006d9e:	079b      	lsls	r3, r3, #30
 8006da0:	d413      	bmi.n	8006dca <_printf_i+0x23a>
 8006da2:	68e0      	ldr	r0, [r4, #12]
 8006da4:	9b03      	ldr	r3, [sp, #12]
 8006da6:	4298      	cmp	r0, r3
 8006da8:	bfb8      	it	lt
 8006daa:	4618      	movlt	r0, r3
 8006dac:	e7a4      	b.n	8006cf8 <_printf_i+0x168>
 8006dae:	2301      	movs	r3, #1
 8006db0:	4632      	mov	r2, r6
 8006db2:	4649      	mov	r1, r9
 8006db4:	4640      	mov	r0, r8
 8006db6:	47d0      	blx	sl
 8006db8:	3001      	adds	r0, #1
 8006dba:	d09b      	beq.n	8006cf4 <_printf_i+0x164>
 8006dbc:	3501      	adds	r5, #1
 8006dbe:	68e3      	ldr	r3, [r4, #12]
 8006dc0:	9903      	ldr	r1, [sp, #12]
 8006dc2:	1a5b      	subs	r3, r3, r1
 8006dc4:	42ab      	cmp	r3, r5
 8006dc6:	dcf2      	bgt.n	8006dae <_printf_i+0x21e>
 8006dc8:	e7eb      	b.n	8006da2 <_printf_i+0x212>
 8006dca:	2500      	movs	r5, #0
 8006dcc:	f104 0619 	add.w	r6, r4, #25
 8006dd0:	e7f5      	b.n	8006dbe <_printf_i+0x22e>
 8006dd2:	bf00      	nop
 8006dd4:	080078fb 	.word	0x080078fb
 8006dd8:	0800790c 	.word	0x0800790c

08006ddc <_sbrk_r>:
 8006ddc:	b538      	push	{r3, r4, r5, lr}
 8006dde:	4d06      	ldr	r5, [pc, #24]	; (8006df8 <_sbrk_r+0x1c>)
 8006de0:	2300      	movs	r3, #0
 8006de2:	4604      	mov	r4, r0
 8006de4:	4608      	mov	r0, r1
 8006de6:	602b      	str	r3, [r5, #0]
 8006de8:	f7fb f920 	bl	800202c <_sbrk>
 8006dec:	1c43      	adds	r3, r0, #1
 8006dee:	d102      	bne.n	8006df6 <_sbrk_r+0x1a>
 8006df0:	682b      	ldr	r3, [r5, #0]
 8006df2:	b103      	cbz	r3, 8006df6 <_sbrk_r+0x1a>
 8006df4:	6023      	str	r3, [r4, #0]
 8006df6:	bd38      	pop	{r3, r4, r5, pc}
 8006df8:	200133d0 	.word	0x200133d0

08006dfc <__swbuf_r>:
 8006dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dfe:	460e      	mov	r6, r1
 8006e00:	4614      	mov	r4, r2
 8006e02:	4605      	mov	r5, r0
 8006e04:	b118      	cbz	r0, 8006e0e <__swbuf_r+0x12>
 8006e06:	6983      	ldr	r3, [r0, #24]
 8006e08:	b90b      	cbnz	r3, 8006e0e <__swbuf_r+0x12>
 8006e0a:	f000 f9d9 	bl	80071c0 <__sinit>
 8006e0e:	4b21      	ldr	r3, [pc, #132]	; (8006e94 <__swbuf_r+0x98>)
 8006e10:	429c      	cmp	r4, r3
 8006e12:	d12b      	bne.n	8006e6c <__swbuf_r+0x70>
 8006e14:	686c      	ldr	r4, [r5, #4]
 8006e16:	69a3      	ldr	r3, [r4, #24]
 8006e18:	60a3      	str	r3, [r4, #8]
 8006e1a:	89a3      	ldrh	r3, [r4, #12]
 8006e1c:	071a      	lsls	r2, r3, #28
 8006e1e:	d52f      	bpl.n	8006e80 <__swbuf_r+0x84>
 8006e20:	6923      	ldr	r3, [r4, #16]
 8006e22:	b36b      	cbz	r3, 8006e80 <__swbuf_r+0x84>
 8006e24:	6923      	ldr	r3, [r4, #16]
 8006e26:	6820      	ldr	r0, [r4, #0]
 8006e28:	1ac0      	subs	r0, r0, r3
 8006e2a:	6963      	ldr	r3, [r4, #20]
 8006e2c:	b2f6      	uxtb	r6, r6
 8006e2e:	4283      	cmp	r3, r0
 8006e30:	4637      	mov	r7, r6
 8006e32:	dc04      	bgt.n	8006e3e <__swbuf_r+0x42>
 8006e34:	4621      	mov	r1, r4
 8006e36:	4628      	mov	r0, r5
 8006e38:	f000 f92e 	bl	8007098 <_fflush_r>
 8006e3c:	bb30      	cbnz	r0, 8006e8c <__swbuf_r+0x90>
 8006e3e:	68a3      	ldr	r3, [r4, #8]
 8006e40:	3b01      	subs	r3, #1
 8006e42:	60a3      	str	r3, [r4, #8]
 8006e44:	6823      	ldr	r3, [r4, #0]
 8006e46:	1c5a      	adds	r2, r3, #1
 8006e48:	6022      	str	r2, [r4, #0]
 8006e4a:	701e      	strb	r6, [r3, #0]
 8006e4c:	6963      	ldr	r3, [r4, #20]
 8006e4e:	3001      	adds	r0, #1
 8006e50:	4283      	cmp	r3, r0
 8006e52:	d004      	beq.n	8006e5e <__swbuf_r+0x62>
 8006e54:	89a3      	ldrh	r3, [r4, #12]
 8006e56:	07db      	lsls	r3, r3, #31
 8006e58:	d506      	bpl.n	8006e68 <__swbuf_r+0x6c>
 8006e5a:	2e0a      	cmp	r6, #10
 8006e5c:	d104      	bne.n	8006e68 <__swbuf_r+0x6c>
 8006e5e:	4621      	mov	r1, r4
 8006e60:	4628      	mov	r0, r5
 8006e62:	f000 f919 	bl	8007098 <_fflush_r>
 8006e66:	b988      	cbnz	r0, 8006e8c <__swbuf_r+0x90>
 8006e68:	4638      	mov	r0, r7
 8006e6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e6c:	4b0a      	ldr	r3, [pc, #40]	; (8006e98 <__swbuf_r+0x9c>)
 8006e6e:	429c      	cmp	r4, r3
 8006e70:	d101      	bne.n	8006e76 <__swbuf_r+0x7a>
 8006e72:	68ac      	ldr	r4, [r5, #8]
 8006e74:	e7cf      	b.n	8006e16 <__swbuf_r+0x1a>
 8006e76:	4b09      	ldr	r3, [pc, #36]	; (8006e9c <__swbuf_r+0xa0>)
 8006e78:	429c      	cmp	r4, r3
 8006e7a:	bf08      	it	eq
 8006e7c:	68ec      	ldreq	r4, [r5, #12]
 8006e7e:	e7ca      	b.n	8006e16 <__swbuf_r+0x1a>
 8006e80:	4621      	mov	r1, r4
 8006e82:	4628      	mov	r0, r5
 8006e84:	f000 f80c 	bl	8006ea0 <__swsetup_r>
 8006e88:	2800      	cmp	r0, #0
 8006e8a:	d0cb      	beq.n	8006e24 <__swbuf_r+0x28>
 8006e8c:	f04f 37ff 	mov.w	r7, #4294967295
 8006e90:	e7ea      	b.n	8006e68 <__swbuf_r+0x6c>
 8006e92:	bf00      	nop
 8006e94:	08007940 	.word	0x08007940
 8006e98:	08007960 	.word	0x08007960
 8006e9c:	08007920 	.word	0x08007920

08006ea0 <__swsetup_r>:
 8006ea0:	4b32      	ldr	r3, [pc, #200]	; (8006f6c <__swsetup_r+0xcc>)
 8006ea2:	b570      	push	{r4, r5, r6, lr}
 8006ea4:	681d      	ldr	r5, [r3, #0]
 8006ea6:	4606      	mov	r6, r0
 8006ea8:	460c      	mov	r4, r1
 8006eaa:	b125      	cbz	r5, 8006eb6 <__swsetup_r+0x16>
 8006eac:	69ab      	ldr	r3, [r5, #24]
 8006eae:	b913      	cbnz	r3, 8006eb6 <__swsetup_r+0x16>
 8006eb0:	4628      	mov	r0, r5
 8006eb2:	f000 f985 	bl	80071c0 <__sinit>
 8006eb6:	4b2e      	ldr	r3, [pc, #184]	; (8006f70 <__swsetup_r+0xd0>)
 8006eb8:	429c      	cmp	r4, r3
 8006eba:	d10f      	bne.n	8006edc <__swsetup_r+0x3c>
 8006ebc:	686c      	ldr	r4, [r5, #4]
 8006ebe:	89a3      	ldrh	r3, [r4, #12]
 8006ec0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006ec4:	0719      	lsls	r1, r3, #28
 8006ec6:	d42c      	bmi.n	8006f22 <__swsetup_r+0x82>
 8006ec8:	06dd      	lsls	r5, r3, #27
 8006eca:	d411      	bmi.n	8006ef0 <__swsetup_r+0x50>
 8006ecc:	2309      	movs	r3, #9
 8006ece:	6033      	str	r3, [r6, #0]
 8006ed0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006ed4:	81a3      	strh	r3, [r4, #12]
 8006ed6:	f04f 30ff 	mov.w	r0, #4294967295
 8006eda:	e03e      	b.n	8006f5a <__swsetup_r+0xba>
 8006edc:	4b25      	ldr	r3, [pc, #148]	; (8006f74 <__swsetup_r+0xd4>)
 8006ede:	429c      	cmp	r4, r3
 8006ee0:	d101      	bne.n	8006ee6 <__swsetup_r+0x46>
 8006ee2:	68ac      	ldr	r4, [r5, #8]
 8006ee4:	e7eb      	b.n	8006ebe <__swsetup_r+0x1e>
 8006ee6:	4b24      	ldr	r3, [pc, #144]	; (8006f78 <__swsetup_r+0xd8>)
 8006ee8:	429c      	cmp	r4, r3
 8006eea:	bf08      	it	eq
 8006eec:	68ec      	ldreq	r4, [r5, #12]
 8006eee:	e7e6      	b.n	8006ebe <__swsetup_r+0x1e>
 8006ef0:	0758      	lsls	r0, r3, #29
 8006ef2:	d512      	bpl.n	8006f1a <__swsetup_r+0x7a>
 8006ef4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006ef6:	b141      	cbz	r1, 8006f0a <__swsetup_r+0x6a>
 8006ef8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006efc:	4299      	cmp	r1, r3
 8006efe:	d002      	beq.n	8006f06 <__swsetup_r+0x66>
 8006f00:	4630      	mov	r0, r6
 8006f02:	f7ff fa41 	bl	8006388 <_free_r>
 8006f06:	2300      	movs	r3, #0
 8006f08:	6363      	str	r3, [r4, #52]	; 0x34
 8006f0a:	89a3      	ldrh	r3, [r4, #12]
 8006f0c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006f10:	81a3      	strh	r3, [r4, #12]
 8006f12:	2300      	movs	r3, #0
 8006f14:	6063      	str	r3, [r4, #4]
 8006f16:	6923      	ldr	r3, [r4, #16]
 8006f18:	6023      	str	r3, [r4, #0]
 8006f1a:	89a3      	ldrh	r3, [r4, #12]
 8006f1c:	f043 0308 	orr.w	r3, r3, #8
 8006f20:	81a3      	strh	r3, [r4, #12]
 8006f22:	6923      	ldr	r3, [r4, #16]
 8006f24:	b94b      	cbnz	r3, 8006f3a <__swsetup_r+0x9a>
 8006f26:	89a3      	ldrh	r3, [r4, #12]
 8006f28:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006f2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f30:	d003      	beq.n	8006f3a <__swsetup_r+0x9a>
 8006f32:	4621      	mov	r1, r4
 8006f34:	4630      	mov	r0, r6
 8006f36:	f000 fa09 	bl	800734c <__smakebuf_r>
 8006f3a:	89a0      	ldrh	r0, [r4, #12]
 8006f3c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006f40:	f010 0301 	ands.w	r3, r0, #1
 8006f44:	d00a      	beq.n	8006f5c <__swsetup_r+0xbc>
 8006f46:	2300      	movs	r3, #0
 8006f48:	60a3      	str	r3, [r4, #8]
 8006f4a:	6963      	ldr	r3, [r4, #20]
 8006f4c:	425b      	negs	r3, r3
 8006f4e:	61a3      	str	r3, [r4, #24]
 8006f50:	6923      	ldr	r3, [r4, #16]
 8006f52:	b943      	cbnz	r3, 8006f66 <__swsetup_r+0xc6>
 8006f54:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006f58:	d1ba      	bne.n	8006ed0 <__swsetup_r+0x30>
 8006f5a:	bd70      	pop	{r4, r5, r6, pc}
 8006f5c:	0781      	lsls	r1, r0, #30
 8006f5e:	bf58      	it	pl
 8006f60:	6963      	ldrpl	r3, [r4, #20]
 8006f62:	60a3      	str	r3, [r4, #8]
 8006f64:	e7f4      	b.n	8006f50 <__swsetup_r+0xb0>
 8006f66:	2000      	movs	r0, #0
 8006f68:	e7f7      	b.n	8006f5a <__swsetup_r+0xba>
 8006f6a:	bf00      	nop
 8006f6c:	20000014 	.word	0x20000014
 8006f70:	08007940 	.word	0x08007940
 8006f74:	08007960 	.word	0x08007960
 8006f78:	08007920 	.word	0x08007920

08006f7c <abort>:
 8006f7c:	b508      	push	{r3, lr}
 8006f7e:	2006      	movs	r0, #6
 8006f80:	f000 faa2 	bl	80074c8 <raise>
 8006f84:	2001      	movs	r0, #1
 8006f86:	f7fa ffd9 	bl	8001f3c <_exit>
	...

08006f8c <__sflush_r>:
 8006f8c:	898a      	ldrh	r2, [r1, #12]
 8006f8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f92:	4605      	mov	r5, r0
 8006f94:	0710      	lsls	r0, r2, #28
 8006f96:	460c      	mov	r4, r1
 8006f98:	d458      	bmi.n	800704c <__sflush_r+0xc0>
 8006f9a:	684b      	ldr	r3, [r1, #4]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	dc05      	bgt.n	8006fac <__sflush_r+0x20>
 8006fa0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	dc02      	bgt.n	8006fac <__sflush_r+0x20>
 8006fa6:	2000      	movs	r0, #0
 8006fa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006fae:	2e00      	cmp	r6, #0
 8006fb0:	d0f9      	beq.n	8006fa6 <__sflush_r+0x1a>
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006fb8:	682f      	ldr	r7, [r5, #0]
 8006fba:	602b      	str	r3, [r5, #0]
 8006fbc:	d032      	beq.n	8007024 <__sflush_r+0x98>
 8006fbe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006fc0:	89a3      	ldrh	r3, [r4, #12]
 8006fc2:	075a      	lsls	r2, r3, #29
 8006fc4:	d505      	bpl.n	8006fd2 <__sflush_r+0x46>
 8006fc6:	6863      	ldr	r3, [r4, #4]
 8006fc8:	1ac0      	subs	r0, r0, r3
 8006fca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006fcc:	b10b      	cbz	r3, 8006fd2 <__sflush_r+0x46>
 8006fce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006fd0:	1ac0      	subs	r0, r0, r3
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	4602      	mov	r2, r0
 8006fd6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006fd8:	6a21      	ldr	r1, [r4, #32]
 8006fda:	4628      	mov	r0, r5
 8006fdc:	47b0      	blx	r6
 8006fde:	1c43      	adds	r3, r0, #1
 8006fe0:	89a3      	ldrh	r3, [r4, #12]
 8006fe2:	d106      	bne.n	8006ff2 <__sflush_r+0x66>
 8006fe4:	6829      	ldr	r1, [r5, #0]
 8006fe6:	291d      	cmp	r1, #29
 8006fe8:	d82c      	bhi.n	8007044 <__sflush_r+0xb8>
 8006fea:	4a2a      	ldr	r2, [pc, #168]	; (8007094 <__sflush_r+0x108>)
 8006fec:	40ca      	lsrs	r2, r1
 8006fee:	07d6      	lsls	r6, r2, #31
 8006ff0:	d528      	bpl.n	8007044 <__sflush_r+0xb8>
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	6062      	str	r2, [r4, #4]
 8006ff6:	04d9      	lsls	r1, r3, #19
 8006ff8:	6922      	ldr	r2, [r4, #16]
 8006ffa:	6022      	str	r2, [r4, #0]
 8006ffc:	d504      	bpl.n	8007008 <__sflush_r+0x7c>
 8006ffe:	1c42      	adds	r2, r0, #1
 8007000:	d101      	bne.n	8007006 <__sflush_r+0x7a>
 8007002:	682b      	ldr	r3, [r5, #0]
 8007004:	b903      	cbnz	r3, 8007008 <__sflush_r+0x7c>
 8007006:	6560      	str	r0, [r4, #84]	; 0x54
 8007008:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800700a:	602f      	str	r7, [r5, #0]
 800700c:	2900      	cmp	r1, #0
 800700e:	d0ca      	beq.n	8006fa6 <__sflush_r+0x1a>
 8007010:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007014:	4299      	cmp	r1, r3
 8007016:	d002      	beq.n	800701e <__sflush_r+0x92>
 8007018:	4628      	mov	r0, r5
 800701a:	f7ff f9b5 	bl	8006388 <_free_r>
 800701e:	2000      	movs	r0, #0
 8007020:	6360      	str	r0, [r4, #52]	; 0x34
 8007022:	e7c1      	b.n	8006fa8 <__sflush_r+0x1c>
 8007024:	6a21      	ldr	r1, [r4, #32]
 8007026:	2301      	movs	r3, #1
 8007028:	4628      	mov	r0, r5
 800702a:	47b0      	blx	r6
 800702c:	1c41      	adds	r1, r0, #1
 800702e:	d1c7      	bne.n	8006fc0 <__sflush_r+0x34>
 8007030:	682b      	ldr	r3, [r5, #0]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d0c4      	beq.n	8006fc0 <__sflush_r+0x34>
 8007036:	2b1d      	cmp	r3, #29
 8007038:	d001      	beq.n	800703e <__sflush_r+0xb2>
 800703a:	2b16      	cmp	r3, #22
 800703c:	d101      	bne.n	8007042 <__sflush_r+0xb6>
 800703e:	602f      	str	r7, [r5, #0]
 8007040:	e7b1      	b.n	8006fa6 <__sflush_r+0x1a>
 8007042:	89a3      	ldrh	r3, [r4, #12]
 8007044:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007048:	81a3      	strh	r3, [r4, #12]
 800704a:	e7ad      	b.n	8006fa8 <__sflush_r+0x1c>
 800704c:	690f      	ldr	r7, [r1, #16]
 800704e:	2f00      	cmp	r7, #0
 8007050:	d0a9      	beq.n	8006fa6 <__sflush_r+0x1a>
 8007052:	0793      	lsls	r3, r2, #30
 8007054:	680e      	ldr	r6, [r1, #0]
 8007056:	bf08      	it	eq
 8007058:	694b      	ldreq	r3, [r1, #20]
 800705a:	600f      	str	r7, [r1, #0]
 800705c:	bf18      	it	ne
 800705e:	2300      	movne	r3, #0
 8007060:	eba6 0807 	sub.w	r8, r6, r7
 8007064:	608b      	str	r3, [r1, #8]
 8007066:	f1b8 0f00 	cmp.w	r8, #0
 800706a:	dd9c      	ble.n	8006fa6 <__sflush_r+0x1a>
 800706c:	6a21      	ldr	r1, [r4, #32]
 800706e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007070:	4643      	mov	r3, r8
 8007072:	463a      	mov	r2, r7
 8007074:	4628      	mov	r0, r5
 8007076:	47b0      	blx	r6
 8007078:	2800      	cmp	r0, #0
 800707a:	dc06      	bgt.n	800708a <__sflush_r+0xfe>
 800707c:	89a3      	ldrh	r3, [r4, #12]
 800707e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007082:	81a3      	strh	r3, [r4, #12]
 8007084:	f04f 30ff 	mov.w	r0, #4294967295
 8007088:	e78e      	b.n	8006fa8 <__sflush_r+0x1c>
 800708a:	4407      	add	r7, r0
 800708c:	eba8 0800 	sub.w	r8, r8, r0
 8007090:	e7e9      	b.n	8007066 <__sflush_r+0xda>
 8007092:	bf00      	nop
 8007094:	20400001 	.word	0x20400001

08007098 <_fflush_r>:
 8007098:	b538      	push	{r3, r4, r5, lr}
 800709a:	690b      	ldr	r3, [r1, #16]
 800709c:	4605      	mov	r5, r0
 800709e:	460c      	mov	r4, r1
 80070a0:	b913      	cbnz	r3, 80070a8 <_fflush_r+0x10>
 80070a2:	2500      	movs	r5, #0
 80070a4:	4628      	mov	r0, r5
 80070a6:	bd38      	pop	{r3, r4, r5, pc}
 80070a8:	b118      	cbz	r0, 80070b2 <_fflush_r+0x1a>
 80070aa:	6983      	ldr	r3, [r0, #24]
 80070ac:	b90b      	cbnz	r3, 80070b2 <_fflush_r+0x1a>
 80070ae:	f000 f887 	bl	80071c0 <__sinit>
 80070b2:	4b14      	ldr	r3, [pc, #80]	; (8007104 <_fflush_r+0x6c>)
 80070b4:	429c      	cmp	r4, r3
 80070b6:	d11b      	bne.n	80070f0 <_fflush_r+0x58>
 80070b8:	686c      	ldr	r4, [r5, #4]
 80070ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d0ef      	beq.n	80070a2 <_fflush_r+0xa>
 80070c2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80070c4:	07d0      	lsls	r0, r2, #31
 80070c6:	d404      	bmi.n	80070d2 <_fflush_r+0x3a>
 80070c8:	0599      	lsls	r1, r3, #22
 80070ca:	d402      	bmi.n	80070d2 <_fflush_r+0x3a>
 80070cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80070ce:	f000 f915 	bl	80072fc <__retarget_lock_acquire_recursive>
 80070d2:	4628      	mov	r0, r5
 80070d4:	4621      	mov	r1, r4
 80070d6:	f7ff ff59 	bl	8006f8c <__sflush_r>
 80070da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80070dc:	07da      	lsls	r2, r3, #31
 80070de:	4605      	mov	r5, r0
 80070e0:	d4e0      	bmi.n	80070a4 <_fflush_r+0xc>
 80070e2:	89a3      	ldrh	r3, [r4, #12]
 80070e4:	059b      	lsls	r3, r3, #22
 80070e6:	d4dd      	bmi.n	80070a4 <_fflush_r+0xc>
 80070e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80070ea:	f000 f908 	bl	80072fe <__retarget_lock_release_recursive>
 80070ee:	e7d9      	b.n	80070a4 <_fflush_r+0xc>
 80070f0:	4b05      	ldr	r3, [pc, #20]	; (8007108 <_fflush_r+0x70>)
 80070f2:	429c      	cmp	r4, r3
 80070f4:	d101      	bne.n	80070fa <_fflush_r+0x62>
 80070f6:	68ac      	ldr	r4, [r5, #8]
 80070f8:	e7df      	b.n	80070ba <_fflush_r+0x22>
 80070fa:	4b04      	ldr	r3, [pc, #16]	; (800710c <_fflush_r+0x74>)
 80070fc:	429c      	cmp	r4, r3
 80070fe:	bf08      	it	eq
 8007100:	68ec      	ldreq	r4, [r5, #12]
 8007102:	e7da      	b.n	80070ba <_fflush_r+0x22>
 8007104:	08007940 	.word	0x08007940
 8007108:	08007960 	.word	0x08007960
 800710c:	08007920 	.word	0x08007920

08007110 <std>:
 8007110:	2300      	movs	r3, #0
 8007112:	b510      	push	{r4, lr}
 8007114:	4604      	mov	r4, r0
 8007116:	e9c0 3300 	strd	r3, r3, [r0]
 800711a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800711e:	6083      	str	r3, [r0, #8]
 8007120:	8181      	strh	r1, [r0, #12]
 8007122:	6643      	str	r3, [r0, #100]	; 0x64
 8007124:	81c2      	strh	r2, [r0, #14]
 8007126:	6183      	str	r3, [r0, #24]
 8007128:	4619      	mov	r1, r3
 800712a:	2208      	movs	r2, #8
 800712c:	305c      	adds	r0, #92	; 0x5c
 800712e:	f7ff f81d 	bl	800616c <memset>
 8007132:	4b05      	ldr	r3, [pc, #20]	; (8007148 <std+0x38>)
 8007134:	6263      	str	r3, [r4, #36]	; 0x24
 8007136:	4b05      	ldr	r3, [pc, #20]	; (800714c <std+0x3c>)
 8007138:	62a3      	str	r3, [r4, #40]	; 0x28
 800713a:	4b05      	ldr	r3, [pc, #20]	; (8007150 <std+0x40>)
 800713c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800713e:	4b05      	ldr	r3, [pc, #20]	; (8007154 <std+0x44>)
 8007140:	6224      	str	r4, [r4, #32]
 8007142:	6323      	str	r3, [r4, #48]	; 0x30
 8007144:	bd10      	pop	{r4, pc}
 8007146:	bf00      	nop
 8007148:	08007501 	.word	0x08007501
 800714c:	08007523 	.word	0x08007523
 8007150:	0800755b 	.word	0x0800755b
 8007154:	0800757f 	.word	0x0800757f

08007158 <_cleanup_r>:
 8007158:	4901      	ldr	r1, [pc, #4]	; (8007160 <_cleanup_r+0x8>)
 800715a:	f000 b8af 	b.w	80072bc <_fwalk_reent>
 800715e:	bf00      	nop
 8007160:	08007099 	.word	0x08007099

08007164 <__sfmoreglue>:
 8007164:	b570      	push	{r4, r5, r6, lr}
 8007166:	2268      	movs	r2, #104	; 0x68
 8007168:	1e4d      	subs	r5, r1, #1
 800716a:	4355      	muls	r5, r2
 800716c:	460e      	mov	r6, r1
 800716e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007172:	f7ff f975 	bl	8006460 <_malloc_r>
 8007176:	4604      	mov	r4, r0
 8007178:	b140      	cbz	r0, 800718c <__sfmoreglue+0x28>
 800717a:	2100      	movs	r1, #0
 800717c:	e9c0 1600 	strd	r1, r6, [r0]
 8007180:	300c      	adds	r0, #12
 8007182:	60a0      	str	r0, [r4, #8]
 8007184:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007188:	f7fe fff0 	bl	800616c <memset>
 800718c:	4620      	mov	r0, r4
 800718e:	bd70      	pop	{r4, r5, r6, pc}

08007190 <__sfp_lock_acquire>:
 8007190:	4801      	ldr	r0, [pc, #4]	; (8007198 <__sfp_lock_acquire+0x8>)
 8007192:	f000 b8b3 	b.w	80072fc <__retarget_lock_acquire_recursive>
 8007196:	bf00      	nop
 8007198:	200133d5 	.word	0x200133d5

0800719c <__sfp_lock_release>:
 800719c:	4801      	ldr	r0, [pc, #4]	; (80071a4 <__sfp_lock_release+0x8>)
 800719e:	f000 b8ae 	b.w	80072fe <__retarget_lock_release_recursive>
 80071a2:	bf00      	nop
 80071a4:	200133d5 	.word	0x200133d5

080071a8 <__sinit_lock_acquire>:
 80071a8:	4801      	ldr	r0, [pc, #4]	; (80071b0 <__sinit_lock_acquire+0x8>)
 80071aa:	f000 b8a7 	b.w	80072fc <__retarget_lock_acquire_recursive>
 80071ae:	bf00      	nop
 80071b0:	200133d6 	.word	0x200133d6

080071b4 <__sinit_lock_release>:
 80071b4:	4801      	ldr	r0, [pc, #4]	; (80071bc <__sinit_lock_release+0x8>)
 80071b6:	f000 b8a2 	b.w	80072fe <__retarget_lock_release_recursive>
 80071ba:	bf00      	nop
 80071bc:	200133d6 	.word	0x200133d6

080071c0 <__sinit>:
 80071c0:	b510      	push	{r4, lr}
 80071c2:	4604      	mov	r4, r0
 80071c4:	f7ff fff0 	bl	80071a8 <__sinit_lock_acquire>
 80071c8:	69a3      	ldr	r3, [r4, #24]
 80071ca:	b11b      	cbz	r3, 80071d4 <__sinit+0x14>
 80071cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071d0:	f7ff bff0 	b.w	80071b4 <__sinit_lock_release>
 80071d4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80071d8:	6523      	str	r3, [r4, #80]	; 0x50
 80071da:	4b13      	ldr	r3, [pc, #76]	; (8007228 <__sinit+0x68>)
 80071dc:	4a13      	ldr	r2, [pc, #76]	; (800722c <__sinit+0x6c>)
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	62a2      	str	r2, [r4, #40]	; 0x28
 80071e2:	42a3      	cmp	r3, r4
 80071e4:	bf04      	itt	eq
 80071e6:	2301      	moveq	r3, #1
 80071e8:	61a3      	streq	r3, [r4, #24]
 80071ea:	4620      	mov	r0, r4
 80071ec:	f000 f820 	bl	8007230 <__sfp>
 80071f0:	6060      	str	r0, [r4, #4]
 80071f2:	4620      	mov	r0, r4
 80071f4:	f000 f81c 	bl	8007230 <__sfp>
 80071f8:	60a0      	str	r0, [r4, #8]
 80071fa:	4620      	mov	r0, r4
 80071fc:	f000 f818 	bl	8007230 <__sfp>
 8007200:	2200      	movs	r2, #0
 8007202:	60e0      	str	r0, [r4, #12]
 8007204:	2104      	movs	r1, #4
 8007206:	6860      	ldr	r0, [r4, #4]
 8007208:	f7ff ff82 	bl	8007110 <std>
 800720c:	68a0      	ldr	r0, [r4, #8]
 800720e:	2201      	movs	r2, #1
 8007210:	2109      	movs	r1, #9
 8007212:	f7ff ff7d 	bl	8007110 <std>
 8007216:	68e0      	ldr	r0, [r4, #12]
 8007218:	2202      	movs	r2, #2
 800721a:	2112      	movs	r1, #18
 800721c:	f7ff ff78 	bl	8007110 <std>
 8007220:	2301      	movs	r3, #1
 8007222:	61a3      	str	r3, [r4, #24]
 8007224:	e7d2      	b.n	80071cc <__sinit+0xc>
 8007226:	bf00      	nop
 8007228:	08007838 	.word	0x08007838
 800722c:	08007159 	.word	0x08007159

08007230 <__sfp>:
 8007230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007232:	4607      	mov	r7, r0
 8007234:	f7ff ffac 	bl	8007190 <__sfp_lock_acquire>
 8007238:	4b1e      	ldr	r3, [pc, #120]	; (80072b4 <__sfp+0x84>)
 800723a:	681e      	ldr	r6, [r3, #0]
 800723c:	69b3      	ldr	r3, [r6, #24]
 800723e:	b913      	cbnz	r3, 8007246 <__sfp+0x16>
 8007240:	4630      	mov	r0, r6
 8007242:	f7ff ffbd 	bl	80071c0 <__sinit>
 8007246:	3648      	adds	r6, #72	; 0x48
 8007248:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800724c:	3b01      	subs	r3, #1
 800724e:	d503      	bpl.n	8007258 <__sfp+0x28>
 8007250:	6833      	ldr	r3, [r6, #0]
 8007252:	b30b      	cbz	r3, 8007298 <__sfp+0x68>
 8007254:	6836      	ldr	r6, [r6, #0]
 8007256:	e7f7      	b.n	8007248 <__sfp+0x18>
 8007258:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800725c:	b9d5      	cbnz	r5, 8007294 <__sfp+0x64>
 800725e:	4b16      	ldr	r3, [pc, #88]	; (80072b8 <__sfp+0x88>)
 8007260:	60e3      	str	r3, [r4, #12]
 8007262:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007266:	6665      	str	r5, [r4, #100]	; 0x64
 8007268:	f000 f847 	bl	80072fa <__retarget_lock_init_recursive>
 800726c:	f7ff ff96 	bl	800719c <__sfp_lock_release>
 8007270:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007274:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007278:	6025      	str	r5, [r4, #0]
 800727a:	61a5      	str	r5, [r4, #24]
 800727c:	2208      	movs	r2, #8
 800727e:	4629      	mov	r1, r5
 8007280:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007284:	f7fe ff72 	bl	800616c <memset>
 8007288:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800728c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007290:	4620      	mov	r0, r4
 8007292:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007294:	3468      	adds	r4, #104	; 0x68
 8007296:	e7d9      	b.n	800724c <__sfp+0x1c>
 8007298:	2104      	movs	r1, #4
 800729a:	4638      	mov	r0, r7
 800729c:	f7ff ff62 	bl	8007164 <__sfmoreglue>
 80072a0:	4604      	mov	r4, r0
 80072a2:	6030      	str	r0, [r6, #0]
 80072a4:	2800      	cmp	r0, #0
 80072a6:	d1d5      	bne.n	8007254 <__sfp+0x24>
 80072a8:	f7ff ff78 	bl	800719c <__sfp_lock_release>
 80072ac:	230c      	movs	r3, #12
 80072ae:	603b      	str	r3, [r7, #0]
 80072b0:	e7ee      	b.n	8007290 <__sfp+0x60>
 80072b2:	bf00      	nop
 80072b4:	08007838 	.word	0x08007838
 80072b8:	ffff0001 	.word	0xffff0001

080072bc <_fwalk_reent>:
 80072bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072c0:	4606      	mov	r6, r0
 80072c2:	4688      	mov	r8, r1
 80072c4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80072c8:	2700      	movs	r7, #0
 80072ca:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80072ce:	f1b9 0901 	subs.w	r9, r9, #1
 80072d2:	d505      	bpl.n	80072e0 <_fwalk_reent+0x24>
 80072d4:	6824      	ldr	r4, [r4, #0]
 80072d6:	2c00      	cmp	r4, #0
 80072d8:	d1f7      	bne.n	80072ca <_fwalk_reent+0xe>
 80072da:	4638      	mov	r0, r7
 80072dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072e0:	89ab      	ldrh	r3, [r5, #12]
 80072e2:	2b01      	cmp	r3, #1
 80072e4:	d907      	bls.n	80072f6 <_fwalk_reent+0x3a>
 80072e6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80072ea:	3301      	adds	r3, #1
 80072ec:	d003      	beq.n	80072f6 <_fwalk_reent+0x3a>
 80072ee:	4629      	mov	r1, r5
 80072f0:	4630      	mov	r0, r6
 80072f2:	47c0      	blx	r8
 80072f4:	4307      	orrs	r7, r0
 80072f6:	3568      	adds	r5, #104	; 0x68
 80072f8:	e7e9      	b.n	80072ce <_fwalk_reent+0x12>

080072fa <__retarget_lock_init_recursive>:
 80072fa:	4770      	bx	lr

080072fc <__retarget_lock_acquire_recursive>:
 80072fc:	4770      	bx	lr

080072fe <__retarget_lock_release_recursive>:
 80072fe:	4770      	bx	lr

08007300 <__swhatbuf_r>:
 8007300:	b570      	push	{r4, r5, r6, lr}
 8007302:	460e      	mov	r6, r1
 8007304:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007308:	2900      	cmp	r1, #0
 800730a:	b096      	sub	sp, #88	; 0x58
 800730c:	4614      	mov	r4, r2
 800730e:	461d      	mov	r5, r3
 8007310:	da08      	bge.n	8007324 <__swhatbuf_r+0x24>
 8007312:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007316:	2200      	movs	r2, #0
 8007318:	602a      	str	r2, [r5, #0]
 800731a:	061a      	lsls	r2, r3, #24
 800731c:	d410      	bmi.n	8007340 <__swhatbuf_r+0x40>
 800731e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007322:	e00e      	b.n	8007342 <__swhatbuf_r+0x42>
 8007324:	466a      	mov	r2, sp
 8007326:	f000 f951 	bl	80075cc <_fstat_r>
 800732a:	2800      	cmp	r0, #0
 800732c:	dbf1      	blt.n	8007312 <__swhatbuf_r+0x12>
 800732e:	9a01      	ldr	r2, [sp, #4]
 8007330:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007334:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007338:	425a      	negs	r2, r3
 800733a:	415a      	adcs	r2, r3
 800733c:	602a      	str	r2, [r5, #0]
 800733e:	e7ee      	b.n	800731e <__swhatbuf_r+0x1e>
 8007340:	2340      	movs	r3, #64	; 0x40
 8007342:	2000      	movs	r0, #0
 8007344:	6023      	str	r3, [r4, #0]
 8007346:	b016      	add	sp, #88	; 0x58
 8007348:	bd70      	pop	{r4, r5, r6, pc}
	...

0800734c <__smakebuf_r>:
 800734c:	898b      	ldrh	r3, [r1, #12]
 800734e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007350:	079d      	lsls	r5, r3, #30
 8007352:	4606      	mov	r6, r0
 8007354:	460c      	mov	r4, r1
 8007356:	d507      	bpl.n	8007368 <__smakebuf_r+0x1c>
 8007358:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800735c:	6023      	str	r3, [r4, #0]
 800735e:	6123      	str	r3, [r4, #16]
 8007360:	2301      	movs	r3, #1
 8007362:	6163      	str	r3, [r4, #20]
 8007364:	b002      	add	sp, #8
 8007366:	bd70      	pop	{r4, r5, r6, pc}
 8007368:	ab01      	add	r3, sp, #4
 800736a:	466a      	mov	r2, sp
 800736c:	f7ff ffc8 	bl	8007300 <__swhatbuf_r>
 8007370:	9900      	ldr	r1, [sp, #0]
 8007372:	4605      	mov	r5, r0
 8007374:	4630      	mov	r0, r6
 8007376:	f7ff f873 	bl	8006460 <_malloc_r>
 800737a:	b948      	cbnz	r0, 8007390 <__smakebuf_r+0x44>
 800737c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007380:	059a      	lsls	r2, r3, #22
 8007382:	d4ef      	bmi.n	8007364 <__smakebuf_r+0x18>
 8007384:	f023 0303 	bic.w	r3, r3, #3
 8007388:	f043 0302 	orr.w	r3, r3, #2
 800738c:	81a3      	strh	r3, [r4, #12]
 800738e:	e7e3      	b.n	8007358 <__smakebuf_r+0xc>
 8007390:	4b0d      	ldr	r3, [pc, #52]	; (80073c8 <__smakebuf_r+0x7c>)
 8007392:	62b3      	str	r3, [r6, #40]	; 0x28
 8007394:	89a3      	ldrh	r3, [r4, #12]
 8007396:	6020      	str	r0, [r4, #0]
 8007398:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800739c:	81a3      	strh	r3, [r4, #12]
 800739e:	9b00      	ldr	r3, [sp, #0]
 80073a0:	6163      	str	r3, [r4, #20]
 80073a2:	9b01      	ldr	r3, [sp, #4]
 80073a4:	6120      	str	r0, [r4, #16]
 80073a6:	b15b      	cbz	r3, 80073c0 <__smakebuf_r+0x74>
 80073a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80073ac:	4630      	mov	r0, r6
 80073ae:	f000 f91f 	bl	80075f0 <_isatty_r>
 80073b2:	b128      	cbz	r0, 80073c0 <__smakebuf_r+0x74>
 80073b4:	89a3      	ldrh	r3, [r4, #12]
 80073b6:	f023 0303 	bic.w	r3, r3, #3
 80073ba:	f043 0301 	orr.w	r3, r3, #1
 80073be:	81a3      	strh	r3, [r4, #12]
 80073c0:	89a0      	ldrh	r0, [r4, #12]
 80073c2:	4305      	orrs	r5, r0
 80073c4:	81a5      	strh	r5, [r4, #12]
 80073c6:	e7cd      	b.n	8007364 <__smakebuf_r+0x18>
 80073c8:	08007159 	.word	0x08007159

080073cc <memmove>:
 80073cc:	4288      	cmp	r0, r1
 80073ce:	b510      	push	{r4, lr}
 80073d0:	eb01 0402 	add.w	r4, r1, r2
 80073d4:	d902      	bls.n	80073dc <memmove+0x10>
 80073d6:	4284      	cmp	r4, r0
 80073d8:	4623      	mov	r3, r4
 80073da:	d807      	bhi.n	80073ec <memmove+0x20>
 80073dc:	1e43      	subs	r3, r0, #1
 80073de:	42a1      	cmp	r1, r4
 80073e0:	d008      	beq.n	80073f4 <memmove+0x28>
 80073e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80073e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80073ea:	e7f8      	b.n	80073de <memmove+0x12>
 80073ec:	4402      	add	r2, r0
 80073ee:	4601      	mov	r1, r0
 80073f0:	428a      	cmp	r2, r1
 80073f2:	d100      	bne.n	80073f6 <memmove+0x2a>
 80073f4:	bd10      	pop	{r4, pc}
 80073f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80073fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80073fe:	e7f7      	b.n	80073f0 <memmove+0x24>

08007400 <__malloc_lock>:
 8007400:	4801      	ldr	r0, [pc, #4]	; (8007408 <__malloc_lock+0x8>)
 8007402:	f7ff bf7b 	b.w	80072fc <__retarget_lock_acquire_recursive>
 8007406:	bf00      	nop
 8007408:	200133d4 	.word	0x200133d4

0800740c <__malloc_unlock>:
 800740c:	4801      	ldr	r0, [pc, #4]	; (8007414 <__malloc_unlock+0x8>)
 800740e:	f7ff bf76 	b.w	80072fe <__retarget_lock_release_recursive>
 8007412:	bf00      	nop
 8007414:	200133d4 	.word	0x200133d4

08007418 <_realloc_r>:
 8007418:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800741c:	4680      	mov	r8, r0
 800741e:	4614      	mov	r4, r2
 8007420:	460e      	mov	r6, r1
 8007422:	b921      	cbnz	r1, 800742e <_realloc_r+0x16>
 8007424:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007428:	4611      	mov	r1, r2
 800742a:	f7ff b819 	b.w	8006460 <_malloc_r>
 800742e:	b92a      	cbnz	r2, 800743c <_realloc_r+0x24>
 8007430:	f7fe ffaa 	bl	8006388 <_free_r>
 8007434:	4625      	mov	r5, r4
 8007436:	4628      	mov	r0, r5
 8007438:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800743c:	f000 f8fa 	bl	8007634 <_malloc_usable_size_r>
 8007440:	4284      	cmp	r4, r0
 8007442:	4607      	mov	r7, r0
 8007444:	d802      	bhi.n	800744c <_realloc_r+0x34>
 8007446:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800744a:	d812      	bhi.n	8007472 <_realloc_r+0x5a>
 800744c:	4621      	mov	r1, r4
 800744e:	4640      	mov	r0, r8
 8007450:	f7ff f806 	bl	8006460 <_malloc_r>
 8007454:	4605      	mov	r5, r0
 8007456:	2800      	cmp	r0, #0
 8007458:	d0ed      	beq.n	8007436 <_realloc_r+0x1e>
 800745a:	42bc      	cmp	r4, r7
 800745c:	4622      	mov	r2, r4
 800745e:	4631      	mov	r1, r6
 8007460:	bf28      	it	cs
 8007462:	463a      	movcs	r2, r7
 8007464:	f7fe fe74 	bl	8006150 <memcpy>
 8007468:	4631      	mov	r1, r6
 800746a:	4640      	mov	r0, r8
 800746c:	f7fe ff8c 	bl	8006388 <_free_r>
 8007470:	e7e1      	b.n	8007436 <_realloc_r+0x1e>
 8007472:	4635      	mov	r5, r6
 8007474:	e7df      	b.n	8007436 <_realloc_r+0x1e>

08007476 <_raise_r>:
 8007476:	291f      	cmp	r1, #31
 8007478:	b538      	push	{r3, r4, r5, lr}
 800747a:	4604      	mov	r4, r0
 800747c:	460d      	mov	r5, r1
 800747e:	d904      	bls.n	800748a <_raise_r+0x14>
 8007480:	2316      	movs	r3, #22
 8007482:	6003      	str	r3, [r0, #0]
 8007484:	f04f 30ff 	mov.w	r0, #4294967295
 8007488:	bd38      	pop	{r3, r4, r5, pc}
 800748a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800748c:	b112      	cbz	r2, 8007494 <_raise_r+0x1e>
 800748e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007492:	b94b      	cbnz	r3, 80074a8 <_raise_r+0x32>
 8007494:	4620      	mov	r0, r4
 8007496:	f000 f831 	bl	80074fc <_getpid_r>
 800749a:	462a      	mov	r2, r5
 800749c:	4601      	mov	r1, r0
 800749e:	4620      	mov	r0, r4
 80074a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80074a4:	f000 b818 	b.w	80074d8 <_kill_r>
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	d00a      	beq.n	80074c2 <_raise_r+0x4c>
 80074ac:	1c59      	adds	r1, r3, #1
 80074ae:	d103      	bne.n	80074b8 <_raise_r+0x42>
 80074b0:	2316      	movs	r3, #22
 80074b2:	6003      	str	r3, [r0, #0]
 80074b4:	2001      	movs	r0, #1
 80074b6:	e7e7      	b.n	8007488 <_raise_r+0x12>
 80074b8:	2400      	movs	r4, #0
 80074ba:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80074be:	4628      	mov	r0, r5
 80074c0:	4798      	blx	r3
 80074c2:	2000      	movs	r0, #0
 80074c4:	e7e0      	b.n	8007488 <_raise_r+0x12>
	...

080074c8 <raise>:
 80074c8:	4b02      	ldr	r3, [pc, #8]	; (80074d4 <raise+0xc>)
 80074ca:	4601      	mov	r1, r0
 80074cc:	6818      	ldr	r0, [r3, #0]
 80074ce:	f7ff bfd2 	b.w	8007476 <_raise_r>
 80074d2:	bf00      	nop
 80074d4:	20000014 	.word	0x20000014

080074d8 <_kill_r>:
 80074d8:	b538      	push	{r3, r4, r5, lr}
 80074da:	4d07      	ldr	r5, [pc, #28]	; (80074f8 <_kill_r+0x20>)
 80074dc:	2300      	movs	r3, #0
 80074de:	4604      	mov	r4, r0
 80074e0:	4608      	mov	r0, r1
 80074e2:	4611      	mov	r1, r2
 80074e4:	602b      	str	r3, [r5, #0]
 80074e6:	f7fa fd19 	bl	8001f1c <_kill>
 80074ea:	1c43      	adds	r3, r0, #1
 80074ec:	d102      	bne.n	80074f4 <_kill_r+0x1c>
 80074ee:	682b      	ldr	r3, [r5, #0]
 80074f0:	b103      	cbz	r3, 80074f4 <_kill_r+0x1c>
 80074f2:	6023      	str	r3, [r4, #0]
 80074f4:	bd38      	pop	{r3, r4, r5, pc}
 80074f6:	bf00      	nop
 80074f8:	200133d0 	.word	0x200133d0

080074fc <_getpid_r>:
 80074fc:	f7fa bd06 	b.w	8001f0c <_getpid>

08007500 <__sread>:
 8007500:	b510      	push	{r4, lr}
 8007502:	460c      	mov	r4, r1
 8007504:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007508:	f000 f89c 	bl	8007644 <_read_r>
 800750c:	2800      	cmp	r0, #0
 800750e:	bfab      	itete	ge
 8007510:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007512:	89a3      	ldrhlt	r3, [r4, #12]
 8007514:	181b      	addge	r3, r3, r0
 8007516:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800751a:	bfac      	ite	ge
 800751c:	6563      	strge	r3, [r4, #84]	; 0x54
 800751e:	81a3      	strhlt	r3, [r4, #12]
 8007520:	bd10      	pop	{r4, pc}

08007522 <__swrite>:
 8007522:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007526:	461f      	mov	r7, r3
 8007528:	898b      	ldrh	r3, [r1, #12]
 800752a:	05db      	lsls	r3, r3, #23
 800752c:	4605      	mov	r5, r0
 800752e:	460c      	mov	r4, r1
 8007530:	4616      	mov	r6, r2
 8007532:	d505      	bpl.n	8007540 <__swrite+0x1e>
 8007534:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007538:	2302      	movs	r3, #2
 800753a:	2200      	movs	r2, #0
 800753c:	f000 f868 	bl	8007610 <_lseek_r>
 8007540:	89a3      	ldrh	r3, [r4, #12]
 8007542:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007546:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800754a:	81a3      	strh	r3, [r4, #12]
 800754c:	4632      	mov	r2, r6
 800754e:	463b      	mov	r3, r7
 8007550:	4628      	mov	r0, r5
 8007552:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007556:	f000 b817 	b.w	8007588 <_write_r>

0800755a <__sseek>:
 800755a:	b510      	push	{r4, lr}
 800755c:	460c      	mov	r4, r1
 800755e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007562:	f000 f855 	bl	8007610 <_lseek_r>
 8007566:	1c43      	adds	r3, r0, #1
 8007568:	89a3      	ldrh	r3, [r4, #12]
 800756a:	bf15      	itete	ne
 800756c:	6560      	strne	r0, [r4, #84]	; 0x54
 800756e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007572:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007576:	81a3      	strheq	r3, [r4, #12]
 8007578:	bf18      	it	ne
 800757a:	81a3      	strhne	r3, [r4, #12]
 800757c:	bd10      	pop	{r4, pc}

0800757e <__sclose>:
 800757e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007582:	f000 b813 	b.w	80075ac <_close_r>
	...

08007588 <_write_r>:
 8007588:	b538      	push	{r3, r4, r5, lr}
 800758a:	4d07      	ldr	r5, [pc, #28]	; (80075a8 <_write_r+0x20>)
 800758c:	4604      	mov	r4, r0
 800758e:	4608      	mov	r0, r1
 8007590:	4611      	mov	r1, r2
 8007592:	2200      	movs	r2, #0
 8007594:	602a      	str	r2, [r5, #0]
 8007596:	461a      	mov	r2, r3
 8007598:	f7fa fcf7 	bl	8001f8a <_write>
 800759c:	1c43      	adds	r3, r0, #1
 800759e:	d102      	bne.n	80075a6 <_write_r+0x1e>
 80075a0:	682b      	ldr	r3, [r5, #0]
 80075a2:	b103      	cbz	r3, 80075a6 <_write_r+0x1e>
 80075a4:	6023      	str	r3, [r4, #0]
 80075a6:	bd38      	pop	{r3, r4, r5, pc}
 80075a8:	200133d0 	.word	0x200133d0

080075ac <_close_r>:
 80075ac:	b538      	push	{r3, r4, r5, lr}
 80075ae:	4d06      	ldr	r5, [pc, #24]	; (80075c8 <_close_r+0x1c>)
 80075b0:	2300      	movs	r3, #0
 80075b2:	4604      	mov	r4, r0
 80075b4:	4608      	mov	r0, r1
 80075b6:	602b      	str	r3, [r5, #0]
 80075b8:	f7fa fd03 	bl	8001fc2 <_close>
 80075bc:	1c43      	adds	r3, r0, #1
 80075be:	d102      	bne.n	80075c6 <_close_r+0x1a>
 80075c0:	682b      	ldr	r3, [r5, #0]
 80075c2:	b103      	cbz	r3, 80075c6 <_close_r+0x1a>
 80075c4:	6023      	str	r3, [r4, #0]
 80075c6:	bd38      	pop	{r3, r4, r5, pc}
 80075c8:	200133d0 	.word	0x200133d0

080075cc <_fstat_r>:
 80075cc:	b538      	push	{r3, r4, r5, lr}
 80075ce:	4d07      	ldr	r5, [pc, #28]	; (80075ec <_fstat_r+0x20>)
 80075d0:	2300      	movs	r3, #0
 80075d2:	4604      	mov	r4, r0
 80075d4:	4608      	mov	r0, r1
 80075d6:	4611      	mov	r1, r2
 80075d8:	602b      	str	r3, [r5, #0]
 80075da:	f7fa fcfe 	bl	8001fda <_fstat>
 80075de:	1c43      	adds	r3, r0, #1
 80075e0:	d102      	bne.n	80075e8 <_fstat_r+0x1c>
 80075e2:	682b      	ldr	r3, [r5, #0]
 80075e4:	b103      	cbz	r3, 80075e8 <_fstat_r+0x1c>
 80075e6:	6023      	str	r3, [r4, #0]
 80075e8:	bd38      	pop	{r3, r4, r5, pc}
 80075ea:	bf00      	nop
 80075ec:	200133d0 	.word	0x200133d0

080075f0 <_isatty_r>:
 80075f0:	b538      	push	{r3, r4, r5, lr}
 80075f2:	4d06      	ldr	r5, [pc, #24]	; (800760c <_isatty_r+0x1c>)
 80075f4:	2300      	movs	r3, #0
 80075f6:	4604      	mov	r4, r0
 80075f8:	4608      	mov	r0, r1
 80075fa:	602b      	str	r3, [r5, #0]
 80075fc:	f7fa fcfd 	bl	8001ffa <_isatty>
 8007600:	1c43      	adds	r3, r0, #1
 8007602:	d102      	bne.n	800760a <_isatty_r+0x1a>
 8007604:	682b      	ldr	r3, [r5, #0]
 8007606:	b103      	cbz	r3, 800760a <_isatty_r+0x1a>
 8007608:	6023      	str	r3, [r4, #0]
 800760a:	bd38      	pop	{r3, r4, r5, pc}
 800760c:	200133d0 	.word	0x200133d0

08007610 <_lseek_r>:
 8007610:	b538      	push	{r3, r4, r5, lr}
 8007612:	4d07      	ldr	r5, [pc, #28]	; (8007630 <_lseek_r+0x20>)
 8007614:	4604      	mov	r4, r0
 8007616:	4608      	mov	r0, r1
 8007618:	4611      	mov	r1, r2
 800761a:	2200      	movs	r2, #0
 800761c:	602a      	str	r2, [r5, #0]
 800761e:	461a      	mov	r2, r3
 8007620:	f7fa fcf6 	bl	8002010 <_lseek>
 8007624:	1c43      	adds	r3, r0, #1
 8007626:	d102      	bne.n	800762e <_lseek_r+0x1e>
 8007628:	682b      	ldr	r3, [r5, #0]
 800762a:	b103      	cbz	r3, 800762e <_lseek_r+0x1e>
 800762c:	6023      	str	r3, [r4, #0]
 800762e:	bd38      	pop	{r3, r4, r5, pc}
 8007630:	200133d0 	.word	0x200133d0

08007634 <_malloc_usable_size_r>:
 8007634:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007638:	1f18      	subs	r0, r3, #4
 800763a:	2b00      	cmp	r3, #0
 800763c:	bfbc      	itt	lt
 800763e:	580b      	ldrlt	r3, [r1, r0]
 8007640:	18c0      	addlt	r0, r0, r3
 8007642:	4770      	bx	lr

08007644 <_read_r>:
 8007644:	b538      	push	{r3, r4, r5, lr}
 8007646:	4d07      	ldr	r5, [pc, #28]	; (8007664 <_read_r+0x20>)
 8007648:	4604      	mov	r4, r0
 800764a:	4608      	mov	r0, r1
 800764c:	4611      	mov	r1, r2
 800764e:	2200      	movs	r2, #0
 8007650:	602a      	str	r2, [r5, #0]
 8007652:	461a      	mov	r2, r3
 8007654:	f7fa fc7c 	bl	8001f50 <_read>
 8007658:	1c43      	adds	r3, r0, #1
 800765a:	d102      	bne.n	8007662 <_read_r+0x1e>
 800765c:	682b      	ldr	r3, [r5, #0]
 800765e:	b103      	cbz	r3, 8007662 <_read_r+0x1e>
 8007660:	6023      	str	r3, [r4, #0]
 8007662:	bd38      	pop	{r3, r4, r5, pc}
 8007664:	200133d0 	.word	0x200133d0

08007668 <_gettimeofday>:
 8007668:	4b02      	ldr	r3, [pc, #8]	; (8007674 <_gettimeofday+0xc>)
 800766a:	2258      	movs	r2, #88	; 0x58
 800766c:	601a      	str	r2, [r3, #0]
 800766e:	f04f 30ff 	mov.w	r0, #4294967295
 8007672:	4770      	bx	lr
 8007674:	200133d0 	.word	0x200133d0

08007678 <_init>:
 8007678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800767a:	bf00      	nop
 800767c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800767e:	bc08      	pop	{r3}
 8007680:	469e      	mov	lr, r3
 8007682:	4770      	bx	lr

08007684 <_fini>:
 8007684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007686:	bf00      	nop
 8007688:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800768a:	bc08      	pop	{r3}
 800768c:	469e      	mov	lr, r3
 800768e:	4770      	bx	lr
