[05/08 21:20:41      0s] 
[05/08 21:20:41      0s] Cadence Innovus(TM) Implementation System.
[05/08 21:20:41      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/08 21:20:41      0s] 
[05/08 21:20:41      0s] Version:	v19.12-s087_1, built Mon Nov 11 17:32:01 PST 2019
[05/08 21:20:41      0s] Options:	
[05/08 21:20:41      0s] Date:		Wed May  8 21:20:41 2024
[05/08 21:20:41      0s] Host:		islabx5 (x86_64 w/Linux 2.6.32-642.el6.x86_64) (6cores*24cpus*Intel(R) Xeon(R) CPU E5-2630 0 @ 2.30GHz 15360KB)
[05/08 21:20:41      0s] OS:		CentOS release 6.8 (Final)
[05/08 21:20:41      0s] 
[05/08 21:20:41      0s] License:
[05/08 21:20:41      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[05/08 21:20:41      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/08 21:20:57     15s] @(#)CDS: Innovus v19.12-s087_1 (64bit) 11/11/2019 17:32 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/08 21:20:57     15s] @(#)CDS: NanoRoute 19.12-s087_1 NR191024-1807/19_12-UB (database version 18.20, 485.7.1) {superthreading v1.51}
[05/08 21:20:57     15s] @(#)CDS: AAE 19.12-s033 (64bit) 11/11/2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/08 21:20:57     15s] @(#)CDS: CTE 19.12-s033_1 () Oct 24 2019 14:09:28 ( )
[05/08 21:20:57     15s] @(#)CDS: SYNTECH 19.12-s008_1 () Oct  6 2019 23:25:36 ( )
[05/08 21:20:57     15s] @(#)CDS: CPE v19.12-s079
[05/08 21:20:57     15s] @(#)CDS: IQuantus/TQuantus 19.1.3-s095 (64bit) Fri Aug 30 18:16:09 PDT 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/08 21:20:57     15s] @(#)CDS: OA 22.60-p024 Thu Sep  5 03:05:12 2019
[05/08 21:20:57     15s] @(#)CDS: SGN 18.10-d003 (18-Jul-2018) (64 bit executable, Qt5.9.1)
[05/08 21:20:57     15s] @(#)CDS: RCDB 11.14.18
[05/08 21:20:57     15s] @(#)CDS: STYLUS 19.10-s011_1 (09/04/2019 02:55 PDT)
[05/08 21:20:57     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_29307_islabx5_mm53_5AGxjv.

[05/08 21:20:57     15s] Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.
[05/08 21:20:58     16s] 
[05/08 21:20:58     16s] **INFO:  MMMC transition support version v31-84 
[05/08 21:20:58     16s] 
[05/08 21:20:58     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/08 21:20:58     16s] <CMD> suppressMessage ENCEXT-2799
[05/08 21:20:58     16s] <CMD> win
[05/08 21:22:25     34s] <CMD> set init_gnd_net VSS
[05/08 21:22:25     34s] <CMD> set init_lef_file {../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tsmc18_6lm_cic.lef ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tpb973gv_6lm.lef ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tpz973gv_6lm_cic.lef ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/antenna.lef ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tsmc18_6lm_antenna_cic.lef}
[05/08 21:22:25     34s] <CMD> set init_verilog CONV_scan.v
[05/08 21:22:25     34s] <CMD> set init_mmmc_file mmmc.view
[05/08 21:22:25     34s] <CMD> set init_io_file CONV.io
[05/08 21:22:25     34s] <CMD> set init_top_cell CHIP
[05/08 21:22:25     34s] <CMD> set init_pwr_net VDD
[05/08 21:22:25     34s] <CMD> init_design
[05/08 21:22:25     35s] #% Begin Load MMMC data ... (date=05/08 21:22:25, mem=527.3M)
[05/08 21:22:25     35s] #% End Load MMMC data ... (date=05/08 21:22:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=527.5M, current mem=527.5M)
[05/08 21:22:25     35s] 
[05/08 21:22:25     35s] Loading LEF file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tsmc18_6lm_cic.lef ...
[05/08 21:22:25     35s] Set DBUPerIGU to M2 pitch 1320.
[05/08 21:22:25     35s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[05/08 21:22:25     35s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/08 21:22:25     35s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tsmc18_6lm_cic.lef at line 65026.
[05/08 21:22:25     35s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[05/08 21:22:25     35s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[05/08 21:22:25     35s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tsmc18_6lm_cic.lef at line 65026.
[05/08 21:22:25     35s] 
[05/08 21:22:25     35s] Loading LEF file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tpb973gv_6lm.lef ...
[05/08 21:22:25     35s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tpb973gv_6lm.lef at line 103.
[05/08 21:22:25     35s] 
[05/08 21:22:25     35s] Loading LEF file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tpz973gv_6lm_cic.lef ...
[05/08 21:22:26     35s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tpz973gv_6lm_cic.lef at line 12794.
[05/08 21:22:26     35s] 
[05/08 21:22:26     35s] Loading LEF file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/antenna.lef ...
[05/08 21:22:26     35s] **WARN: (IMPLF-58):	MACRO 'PCI33DGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-58' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPLF-58):	MACRO 'PCI33SDGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-58' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPLF-58):	MACRO 'PCI66DGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-58' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPLF-58):	MACRO 'PCI66SDGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-58' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPLF-58):	MACRO 'PDB02DGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-58' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPLF-58):	MACRO 'PDB02SDGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-58' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPLF-58):	MACRO 'PDB04DGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-58' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPLF-58):	MACRO 'PDB04SDGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-58' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPLF-58):	MACRO 'PDB08DGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-58' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPLF-58):	MACRO 'PDB08SDGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-58' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPLF-58):	MACRO 'PDB12DGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-58' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPLF-58):	MACRO 'PDB12SDGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-58' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPLF-58):	MACRO 'PDB16DGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-58' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPLF-58):	MACRO 'PDB16SDGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-58' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPLF-58):	MACRO 'PDB24DGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-58' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPLF-58):	MACRO 'PDB24SDGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-58' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPLF-58):	MACRO 'PDD02DGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-58' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPLF-58):	MACRO 'PDD02SDGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-58' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPLF-58):	MACRO 'PDD04DGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-58' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPLF-58):	MACRO 'PDD04SDGZ' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-58' for more detail.
[05/08 21:22:26     35s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[05/08 21:22:26     35s] To increase the message display limit, refer to the product command reference manual.
[05/08 21:22:26     35s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/antenna.lef at line 1836.
[05/08 21:22:26     35s] 
[05/08 21:22:26     35s] Loading LEF file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tsmc18_6lm_antenna_cic.lef ...
[05/08 21:22:26     35s] **WARN: (IMPLF-119):	LAYER 'METAL1' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-119' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPLF-119):	LAYER 'VIA12' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-119' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPLF-119):	LAYER 'METAL2' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-119' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPLF-119):	LAYER 'VIA23' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-119' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPLF-119):	LAYER 'METAL3' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-119' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPLF-119):	LAYER 'VIA34' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-119' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPLF-119):	LAYER 'METAL4' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-119' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPLF-119):	LAYER 'VIA45' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-119' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPLF-119):	LAYER 'METAL5' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-119' for more detail.
[05/08 21:22:26     35s] WARNING (LEFPARS-2002): NAMESCASESENSITIVE is a required statement on LEF file with version 5.5 and earlier.
[05/08 21:22:26     35s] Without NAMESCASESENSITIVE defined, the LEF file is technically incorrect.
[05/08 21:22:26     35s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tsmc18_6lm_antenna_cic.lef at line 7769.
[05/08 21:22:26     35s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[05/08 21:22:26     35s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/08 21:22:26     35s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tsmc18_6lm_antenna_cic.lef at line 7769.
[05/08 21:22:26     35s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[05/08 21:22:26     35s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[05/08 21:22:26     35s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lef/tsmc18_6lm_antenna_cic.lef at line 7769.
[05/08 21:22:26     35s] **WARN: (IMPLF-61):	596 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[05/08 21:22:26     35s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/08 21:22:26     35s] Type 'man IMPLF-61' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/08 21:22:26     35s] Type 'man IMPLF-200' for more detail.
[05/08 21:22:26     35s] 
[05/08 21:22:26     35s] viaInitial starts at Wed May  8 21:22:26 2024
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[05/08 21:22:26     35s] Type 'man IMPPP-557' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[05/08 21:22:26     35s] Type 'man IMPPP-557' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[05/08 21:22:26     35s] Type 'man IMPPP-557' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[05/08 21:22:26     35s] Type 'man IMPPP-557' for more detail.
[05/08 21:22:26     35s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[05/08 21:22:26     35s] Type 'man IMPPP-557' for more detail.
[05/08 21:22:26     35s] viaInitial ends at Wed May  8 21:22:26 2024

##  Check design process and node:  
##  Both design process and tech node are not set.

[05/08 21:22:26     35s] Loading view definition file from mmmc.view
[05/08 21:22:26     35s] Reading lib_max timing library '/opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lib/slow.lib' ...
[05/08 21:22:26     36s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lib/slow.lib)
[05/08 21:22:26     36s] Read 470 cells in library 'slow' 
[05/08 21:22:26     36s] Reading lib_max timing library '/opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lib/tpz973gvwc.lib' ...
[05/08 21:22:27     36s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS3DGZ'. The cell will only be used for analysis. (File /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lib/tpz973gvwc.lib)
[05/08 21:22:27     36s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS2DGZ'. The cell will only be used for analysis. (File /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lib/tpz973gvwc.lib)
[05/08 21:22:27     36s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS2ANA'. The cell will only be used for analysis. (File /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lib/tpz973gvwc.lib)
[05/08 21:22:27     36s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lib/tpz973gvwc.lib)
[05/08 21:22:27     36s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS1ANA'. The cell will only be used for analysis. (File /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lib/tpz973gvwc.lib)
[05/08 21:22:27     36s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD2POC'. The cell will only be used for analysis. (File /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lib/tpz973gvwc.lib)
[05/08 21:22:27     36s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD2DGZ'. The cell will only be used for analysis. (File /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lib/tpz973gvwc.lib)
[05/08 21:22:27     36s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD2ANA'. The cell will only be used for analysis. (File /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lib/tpz973gvwc.lib)
[05/08 21:22:27     36s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lib/tpz973gvwc.lib)
[05/08 21:22:27     36s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD1ANA'. The cell will only be used for analysis. (File /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lib/tpz973gvwc.lib)
[05/08 21:22:27     36s] **WARN: (TECHLIB-302):	No function defined for cell 'PRCUT'. The cell will only be used for analysis. (File /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/lib/tpz973gvwc.lib)
[05/08 21:22:27     36s] Read 129 cells in library 'tpz973gvwc' 
[05/08 21:22:27     36s] *** End library_loading (cpu=0.02min, real=0.02min, mem=12.5M, fe_cpu=0.61min, fe_real=1.77min, fe_mem=696.5M) ***
[05/08 21:22:27     36s] #% Begin Load netlist data ... (date=05/08 21:22:27, mem=548.7M)
[05/08 21:22:27     36s] *** Begin netlist parsing (mem=696.5M) ***
[05/08 21:22:27     36s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[05/08 21:22:27     36s] Type 'man IMPVL-159' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[05/08 21:22:27     36s] Type 'man IMPVL-159' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[05/08 21:22:27     36s] Type 'man IMPVL-159' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[05/08 21:22:27     36s] Type 'man IMPVL-159' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[05/08 21:22:27     36s] Type 'man IMPVL-159' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[05/08 21:22:27     36s] Type 'man IMPVL-159' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[05/08 21:22:27     36s] Type 'man IMPVL-159' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[05/08 21:22:27     36s] Type 'man IMPVL-159' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[05/08 21:22:27     36s] Type 'man IMPVL-159' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[05/08 21:22:27     36s] Type 'man IMPVL-159' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[05/08 21:22:27     36s] Type 'man IMPVL-159' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[05/08 21:22:27     36s] Type 'man IMPVL-159' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[05/08 21:22:27     36s] Type 'man IMPVL-159' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[05/08 21:22:27     36s] Type 'man IMPVL-159' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X2' is defined in LEF but not in the timing library.
[05/08 21:22:27     36s] Type 'man IMPVL-159' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X2' is defined in LEF but not in the timing library.
[05/08 21:22:27     36s] Type 'man IMPVL-159' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[05/08 21:22:27     36s] Type 'man IMPVL-159' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[05/08 21:22:27     36s] Type 'man IMPVL-159' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[05/08 21:22:27     36s] Type 'man IMPVL-159' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[05/08 21:22:27     36s] Type 'man IMPVL-159' for more detail.
[05/08 21:22:27     36s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[05/08 21:22:27     36s] To increase the message display limit, refer to the product command reference manual.
[05/08 21:22:27     36s] Pin 'VSS' of cell 'PVSS3DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[05/08 21:22:27     36s] Pin 'VSS' of cell 'PVSS1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[05/08 21:22:27     36s] Pin 'VDD' of cell 'PVDD1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[05/08 21:22:27     36s] Created 599 new cells from 2 timing libraries.
[05/08 21:22:27     36s] Reading netlist ...
[05/08 21:22:27     36s] Backslashed names will retain backslash and a trailing blank character.
[05/08 21:22:27     36s] Reading verilog netlist 'CONV_scan.v'
[05/08 21:22:27     36s] 
[05/08 21:22:27     36s] *** Memory Usage v#1 (Current mem = 701.488M, initial mem = 281.531M) ***
[05/08 21:22:27     36s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=701.5M) ***
[05/08 21:22:27     36s] #% End Load netlist data ... (date=05/08 21:22:27, total cpu=0:00:00.2, real=0:00:00.0, peak res=561.5M, current mem=561.5M)
[05/08 21:22:27     36s] Set top cell to CHIP.
[05/08 21:22:27     36s] **WARN: (IMPTS-282):	Cell 'PRT24DGZ' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[05/08 21:22:27     36s] Type 'man IMPTS-282' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPTS-282):	Cell 'PRT16DGZ' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[05/08 21:22:27     36s] Type 'man IMPTS-282' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPTS-282):	Cell 'PRT12DGZ' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[05/08 21:22:27     36s] Type 'man IMPTS-282' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPTS-282):	Cell 'PRT08DGZ' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[05/08 21:22:27     36s] Type 'man IMPTS-282' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPTS-282):	Cell 'PRO24CDG' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[05/08 21:22:27     36s] Type 'man IMPTS-282' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPTS-282):	Cell 'PRO16CDG' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[05/08 21:22:27     36s] Type 'man IMPTS-282' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPTS-282):	Cell 'PRO12CDG' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[05/08 21:22:27     36s] Type 'man IMPTS-282' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPTS-282):	Cell 'PRO08CDG' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[05/08 21:22:27     36s] Type 'man IMPTS-282' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPTS-282):	Cell 'PDUWDGZ' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[05/08 21:22:27     36s] Type 'man IMPTS-282' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPTS-282):	Cell 'PDUSDGZ' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[05/08 21:22:27     36s] Type 'man IMPTS-282' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPTS-282):	Cell 'PDUDGZ' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[05/08 21:22:27     36s] Type 'man IMPTS-282' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPTS-282):	Cell 'PDT24DGZ' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[05/08 21:22:27     36s] Type 'man IMPTS-282' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPTS-282):	Cell 'PDT16DGZ' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[05/08 21:22:27     36s] Type 'man IMPTS-282' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPTS-282):	Cell 'PDT12DGZ' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[05/08 21:22:27     36s] Type 'man IMPTS-282' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPTS-282):	Cell 'PDT08DGZ' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[05/08 21:22:27     36s] Type 'man IMPTS-282' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPTS-282):	Cell 'PDT04DGZ' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[05/08 21:22:27     36s] Type 'man IMPTS-282' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPTS-282):	Cell 'PDT02DGZ' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[05/08 21:22:27     36s] Type 'man IMPTS-282' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPTS-282):	Cell 'PDO24CDG' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[05/08 21:22:27     36s] Type 'man IMPTS-282' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPTS-282):	Cell 'PDO16CDG' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[05/08 21:22:27     36s] Type 'man IMPTS-282' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPTS-282):	Cell 'PDO12CDG' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[05/08 21:22:27     36s] Type 'man IMPTS-282' for more detail.
[05/08 21:22:27     36s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[05/08 21:22:27     36s] To increase the message display limit, refer to the product command reference manual.
[05/08 21:22:27     36s] Hooked 599 DB cells to tlib cells.
[05/08 21:22:27     36s] Starting recursive module instantiation check.
[05/08 21:22:27     36s] No recursion found.
[05/08 21:22:27     36s] Building hierarchical netlist for Cell CHIP ...
[05/08 21:22:27     36s] *** Netlist is unique.
[05/08 21:22:27     36s] Setting Std. cell height to 10080 DBU (smallest netlist inst).
[05/08 21:22:27     36s] ** info: there are 664 modules.
[05/08 21:22:27     36s] ** info: there are 13147 stdCell insts.
[05/08 21:22:27     36s] ** info: there are 108 Pad insts.
[05/08 21:22:27     36s] 
[05/08 21:22:27     36s] *** Memory Usage v#1 (Current mem = 745.410M, initial mem = 281.531M) ***
[05/08 21:22:27     36s] Reading IO assignment file "CONV.io" ...
[05/08 21:22:27     36s] Adjusting Core to Left to: 0.4600. Core to Bottom to: 0.3600.
[05/08 21:22:27     36s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/08 21:22:27     36s] Type 'man IMPFP-3961' for more detail.
[05/08 21:22:27     36s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/08 21:22:27     36s] Type 'man IMPFP-3961' for more detail.
[05/08 21:22:27     36s] Horizontal Layer M1 offset = 560 (derived)
[05/08 21:22:27     36s] Vertical Layer M2 offset = 660 (derived)
[05/08 21:22:27     36s] Generated pitch 0.56 in METAL5 is different from 1.12 defined in technology file in preferred direction.
[05/08 21:22:27     36s] Set Default Net Delay as 1000 ps.
[05/08 21:22:27     36s] Set Default Net Load as 0.5 pF. 
[05/08 21:22:27     36s] Set Default Input Pin Transition as 0.1 ps.
[05/08 21:22:27     37s] Extraction setup Started 
[05/08 21:22:27     37s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/08 21:22:27     37s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[05/08 21:22:27     37s] Type 'man IMPEXT-6202' for more detail.
[05/08 21:22:27     37s] Reading Capacitance Table File ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/tsmc018.capTbl ...
[05/08 21:22:27     37s] Cap table was created using Encounter 04.10-p003_1.
[05/08 21:22:27     37s] Process name: t018s5mm_rf.
[05/08 21:22:27     37s] Importing multi-corner RC tables ... 
[05/08 21:22:27     37s] Summary of Active RC-Corners : 
[05/08 21:22:27     37s]  
[05/08 21:22:27     37s]  Analysis View: av_func_mode_max
[05/08 21:22:27     37s]     RC-Corner Name        : RC_corner
[05/08 21:22:27     37s]     RC-Corner Index       : 0
[05/08 21:22:27     37s]     RC-Corner Temperature : 25 Celsius
[05/08 21:22:27     37s]     RC-Corner Cap Table   : '../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/tsmc018.capTbl'
[05/08 21:22:27     37s]     RC-Corner PreRoute Res Factor         : 1
[05/08 21:22:27     37s]     RC-Corner PreRoute Cap Factor         : 1
[05/08 21:22:27     37s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/08 21:22:27     37s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/08 21:22:27     37s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/08 21:22:27     37s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/08 21:22:27     37s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/08 21:22:27     37s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/08 21:22:27     37s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/08 21:22:27     37s]     RC-Corner Technology file: '../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/FireIce/icecaps_5lm.tch'
[05/08 21:22:27     37s]  
[05/08 21:22:27     37s]  Analysis View: av_func_mode_min
[05/08 21:22:27     37s]     RC-Corner Name        : RC_corner
[05/08 21:22:27     37s]     RC-Corner Index       : 0
[05/08 21:22:27     37s]     RC-Corner Temperature : 25 Celsius
[05/08 21:22:27     37s]     RC-Corner Cap Table   : '../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/tsmc018.capTbl'
[05/08 21:22:27     37s]     RC-Corner PreRoute Res Factor         : 1
[05/08 21:22:27     37s]     RC-Corner PreRoute Cap Factor         : 1
[05/08 21:22:27     37s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/08 21:22:27     37s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/08 21:22:27     37s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/08 21:22:27     37s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/08 21:22:27     37s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/08 21:22:27     37s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/08 21:22:27     37s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/08 21:22:27     37s]     RC-Corner Technology file: '../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/FireIce/icecaps_5lm.tch'
[05/08 21:22:27     37s] LayerId::1 widthSet size::4
[05/08 21:22:27     37s] LayerId::2 widthSet size::4
[05/08 21:22:27     37s] LayerId::3 widthSet size::4
[05/08 21:22:27     37s] LayerId::4 widthSet size::4
[05/08 21:22:27     37s] LayerId::5 widthSet size::3
[05/08 21:22:27     37s] Updating RC grid for preRoute extraction ...
[05/08 21:22:27     37s] Initializing multi-corner capacitance tables ... 
[05/08 21:22:27     37s] Initializing multi-corner resistance tables ...
[05/08 21:22:27     37s] *Info: initialize multi-corner CTS.
[05/08 21:22:28     37s] Reading timing constraints file 'CONV.sdc' ...
[05/08 21:22:28     37s] Current (total cpu=0:00:37.4, real=0:01:47, peak res=764.3M, current mem=764.3M)
[05/08 21:22:28     37s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File CONV.sdc, Line 8).
[05/08 21:22:28     37s] 
[05/08 21:22:28     37s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File CONV.sdc, Line 10).
[05/08 21:22:28     37s] 
[05/08 21:22:28     37s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONV.sdc, Line 222).
[05/08 21:22:28     37s] 
[05/08 21:22:28     37s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONV.sdc, Line 223).
[05/08 21:22:28     37s] 
[05/08 21:22:28     37s] INFO (CTE): Reading of timing constraints file CONV.sdc completed, with 4 WARNING
[05/08 21:22:28     37s] WARNING (CTE-25): Line: 12 of File CONV.sdc : Skipped unsupported command: set_max_area
[05/08 21:22:28     37s] 
[05/08 21:22:28     37s] 
[05/08 21:22:28     37s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=783.9M, current mem=783.9M)
[05/08 21:22:28     37s] Current (total cpu=0:00:37.5, real=0:01:47, peak res=783.9M, current mem=783.9M)
[05/08 21:22:28     37s] Creating Cell Server ...(0, 1, 1, 1)
[05/08 21:22:28     37s] Summary for sequential cells identification: 
[05/08 21:22:28     37s]   Identified SBFF number: 116
[05/08 21:22:28     37s]   Identified MBFF number: 0
[05/08 21:22:28     37s]   Identified SB Latch number: 0
[05/08 21:22:28     37s]   Identified MB Latch number: 0
[05/08 21:22:28     37s]   Not identified SBFF number: 24
[05/08 21:22:28     37s]   Not identified MBFF number: 0
[05/08 21:22:28     37s]   Not identified SB Latch number: 0
[05/08 21:22:28     37s]   Not identified MB Latch number: 0
[05/08 21:22:28     37s]   Number of sequential cells which are not FFs: 46
[05/08 21:22:28     37s] Total number of combinational cells: 266
[05/08 21:22:28     37s] Total number of sequential cells: 186
[05/08 21:22:28     37s] Total number of tristate cells: 18
[05/08 21:22:28     37s] Total number of level shifter cells: 0
[05/08 21:22:28     37s] Total number of power gating cells: 0
[05/08 21:22:28     37s] Total number of isolation cells: 0
[05/08 21:22:28     37s] Total number of power switch cells: 0
[05/08 21:22:28     37s] Total number of pulse generator cells: 0
[05/08 21:22:28     37s] Total number of always on buffers: 0
[05/08 21:22:28     37s] Total number of retention cells: 0
[05/08 21:22:28     37s] List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
[05/08 21:22:28     37s] Total number of usable buffers: 18
[05/08 21:22:28     37s] List of unusable buffers:
[05/08 21:22:28     37s] Total number of unusable buffers: 0
[05/08 21:22:28     37s] List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
[05/08 21:22:28     37s] Total number of usable inverters: 18
[05/08 21:22:28     37s] List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
[05/08 21:22:28     37s] Total number of unusable inverters: 3
[05/08 21:22:28     37s] List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
[05/08 21:22:28     37s] Total number of identified usable delay cells: 4
[05/08 21:22:28     37s] List of identified unusable delay cells:
[05/08 21:22:28     37s] Total number of identified unusable delay cells: 0
[05/08 21:22:28     37s] Creating Cell Server, finished. 
[05/08 21:22:28     37s] 
[05/08 21:22:28     37s] Deleting Cell Server ...
[05/08 21:22:28     37s] 
[05/08 21:22:28     37s] *** Summary of all messages that are not suppressed in this session:
[05/08 21:22:28     37s] Severity  ID               Count  Summary                                  
[05/08 21:22:28     37s] WARNING   IMPLF-58           596  MACRO '%s' has been found in the databas...
[05/08 21:22:28     37s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[05/08 21:22:28     37s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/08 21:22:28     37s] WARNING   IMPLF-119            9  LAYER '%s' has been found in the databas...
[05/08 21:22:28     37s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[05/08 21:22:28     37s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[05/08 21:22:28     37s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[05/08 21:22:28     37s] WARNING   IMPVL-159          940  Pin '%s' of cell '%s' is defined in LEF ...
[05/08 21:22:28     37s] WARNING   IMPPP-557            5  A single-layer VIARULE GENERATE for turn...
[05/08 21:22:28     37s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[05/08 21:22:28     37s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[05/08 21:22:28     37s] WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
[05/08 21:22:28     37s] WARNING   TECHLIB-302         12  No function defined for cell '%s'. The c...
[05/08 21:22:28     37s] *** Message Summary: 1599 warning(s), 0 error(s)
[05/08 21:22:28     37s] 
[05/08 21:22:36     38s] <CMD> setDrawView fplan
[05/08 21:22:52     41s] <CMD> clearGlobalNets
[05/08 21:22:52     41s] net ignore based on current view = 0
[05/08 21:22:52     41s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
[05/08 21:22:52     41s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
[05/08 21:23:08     43s] <CMD> getIoFlowFlag
[05/08 21:23:40     47s] <CMD> setIoFlowFlag 0
[05/08 21:23:40     47s] <CMD> floorPlan -site tsm3site -r 1 0.05 121 121 121 121
[05/08 21:23:40     47s] Adjusting Core to Left to: 121.9000. Core to Bottom to: 121.8800.
[05/08 21:23:40     47s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/08 21:23:40     47s] Type 'man IMPFP-3961' for more detail.
[05/08 21:23:40     47s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/08 21:23:40     47s] Type 'man IMPFP-3961' for more detail.
[05/08 21:23:40     47s] Horizontal Layer M1 offset = 560 (derived)
[05/08 21:23:40     47s] Vertical Layer M2 offset = 660 (derived)
[05/08 21:23:40     47s] Generated pitch 0.56 in METAL5 is different from 1.12 defined in technology file in preferred direction.
[05/08 21:23:40     47s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/08 21:23:40     47s] <CMD> uiSetTool select
[05/08 21:23:40     47s] <CMD> getIoFlowFlag
[05/08 21:23:40     47s] <CMD> fit
[05/08 21:23:46     48s] <CMD> ::mp::clearAllSeed
[05/08 21:23:46     48s] <CMD> setPlanDesignMode -effort high -incremental false -boundaryPlace true -fixPlacedMacros false -noColorize false
[05/08 21:23:46     48s] <CMD> planDesign
[05/08 21:23:46     48s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1020.8M
[05/08 21:23:46     48s] Deleted 0 physical inst  (cell - / prefix -).
[05/08 21:23:46     48s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1020.8M
[05/08 21:23:46     48s] ***** New seed flow = 1. *****  
[05/08 21:23:46     48s] Ignore PD Guides: numIgnoredGuide = 0 
[05/08 21:23:46     48s] INFO: #ExclusiveGroups=0
[05/08 21:23:46     48s] INFO: There are no Exclusive Groups.
[05/08 21:23:46     48s] Extracting standard cell pins and blockage ...... 
[05/08 21:23:46     48s] Pin and blockage extraction finished
[05/08 21:23:46     48s] Extracting macro/IO cell pins and blockage ...... 
[05/08 21:23:46     48s] Pin and blockage extraction finished
[05/08 21:23:46     48s] *** Starting "NanoPlace(TM) placement v#6 (mem=1021.4M)" ...
[05/08 21:23:46     48s] Wait...
[05/08 21:23:48     50s] *** Build Buffered Sizing Timing Model
[05/08 21:23:48     50s] (cpu=0:00:01.9 mem=1044.1M) ***
[05/08 21:23:48     51s] *** Build Virtual Sizing Timing Model
[05/08 21:23:48     51s] (cpu=0:00:02.1 mem=1054.3M) ***
[05/08 21:23:48     51s] No user-set net weight.
[05/08 21:23:48     51s] Net fanout histogram:
[05/08 21:23:48     51s] 2		: 6838 (47.7%) nets
[05/08 21:23:48     51s] 3		: 4523 (31.5%) nets
[05/08 21:23:48     51s] 4     -	14	: 2853 (19.9%) nets
[05/08 21:23:48     51s] 15    -	39	: 129 (0.9%) nets
[05/08 21:23:48     51s] 40    -	79	: 0 (0.0%) nets
[05/08 21:23:48     51s] 80    -	159	: 0 (0.0%) nets
[05/08 21:23:48     51s] 160   -	319	: 0 (0.0%) nets
[05/08 21:23:48     51s] 320   -	639	: 2 (0.0%) nets
[05/08 21:23:48     51s] 640   -	1279	: 0 (0.0%) nets
[05/08 21:23:48     51s] 1280  -	2559	: 0 (0.0%) nets
[05/08 21:23:48     51s] 2560  -	5119	: 0 (0.0%) nets
[05/08 21:23:48     51s] 5120+		: 0 (0.0%) nets
[05/08 21:23:48     51s] no activity file in design. spp won't run.
[05/08 21:23:48     51s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[05/08 21:23:48     51s] #std cell=13147 (0 fixed + 13147 movable) #buf cell=302 #inv cell=2330 #block=0 (0 floating + 0 preplaced)
[05/08 21:23:48     51s] #ioInst=148 #net=14345 #term=44766 #term/net=3.12, #fixedIo=148, #floatIo=0, #fixedPin=108, #floatPin=0
[05/08 21:23:48     51s] stdCell: 13147 single + 0 double + 0 multi
[05/08 21:23:48     51s] Total standard cell length = 71.0939 (mm), area = 0.3583 (mm^2)
[05/08 21:23:48     51s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1064.9M
[05/08 21:23:48     51s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1064.9M
[05/08 21:23:48     51s] Core basic site is tsm3site
[05/08 21:23:49     51s] Use non-trimmed site array because memory saving is not enough.
[05/08 21:23:49     51s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 21:23:49     51s] SiteArray: use 8,699,904 bytes
[05/08 21:23:49     51s] SiteArray: current memory after site array memory allocation 1073.2M
[05/08 21:23:49     51s] SiteArray: FP blocked sites are writable
[05/08 21:23:49     51s] Estimated cell power/ground rail width = 0.630 um
[05/08 21:23:49     51s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 21:23:49     51s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1073.2M
[05/08 21:23:49     51s] Process 0 wires and vias for routing blockage and capacity analysis
[05/08 21:23:49     51s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1073.2M
[05/08 21:23:49     51s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.120, REAL:0.105, MEM:1073.2M
[05/08 21:23:49     51s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.480, REAL:0.474, MEM:1073.3M
[05/08 21:23:49     51s] OPERPROF: Starting pre-place ADS at level 1, MEM:1073.3M
[05/08 21:23:49     51s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1074.0M
[05/08 21:23:49     51s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1074.0M
[05/08 21:23:49     51s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1074.6M
[05/08 21:23:49     51s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1074.6M
[05/08 21:23:49     51s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1074.6M
[05/08 21:23:49     51s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1074.6M
[05/08 21:23:49     51s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1074.6M
[05/08 21:23:49     51s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1074.6M
[05/08 21:23:49     51s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1074.6M
[05/08 21:23:49     51s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.004, MEM:1074.0M
[05/08 21:23:49     51s] ADSU 0.050 -> 0.050. GS 40.320
[05/08 21:23:49     51s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.210, REAL:0.204, MEM:1073.5M
[05/08 21:23:49     51s] Average module density = 0.050.
[05/08 21:23:49     51s] Density for the design = 0.050.
[05/08 21:23:49     51s]        = stdcell_area 107718 sites (358313 um^2) / alloc_area 2154798 sites (7167720 um^2).
[05/08 21:23:49     51s] Pin Density = 0.02078.
[05/08 21:23:49     51s]             = total # of pins 44766 / total area 2154798.
[05/08 21:23:49     51s] OPERPROF: Starting spMPad at level 1, MEM:1073.5M
[05/08 21:23:49     51s] OPERPROF:   Starting spContextMPad at level 2, MEM:1073.5M
[05/08 21:23:49     51s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1073.5M
[05/08 21:23:49     51s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1073.5M
[05/08 21:23:49     52s] Initial padding reaches pin density 0.401 for top
[05/08 21:23:49     52s] InitPadU 0.050 -> 0.076 for top
[05/08 21:23:49     52s] Fence Initialization: numPrefixFence = 0,  numAutoFence = 0, numPrefixGuide = 0  numAutoGuide = 0 numNoCon = 0 
[05/08 21:23:49     52s] === lastAutoLevel = 10 
[05/08 21:23:49     52s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1073.7M
[05/08 21:23:49     52s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.040, REAL:0.042, MEM:1075.5M
[05/08 21:23:49     52s] OPERPROF: Starting spInitNetWt at level 1, MEM:1075.5M
[05/08 21:23:49     52s] 0 delay mode for cte enabled initNetWt.
[05/08 21:23:49     52s] no activity file in design. spp won't run.
[05/08 21:23:49     52s] [spp] 0
[05/08 21:23:49     52s] [adp] 0:1:1:3
[05/08 21:23:49     52s] 0 delay mode for cte disabled initNetWt.
[05/08 21:23:49     52s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.030, REAL:0.030, MEM:1076.5M
[05/08 21:23:49     52s] OPERPROF: Starting npMain at level 1, MEM:1076.5M
[05/08 21:23:51     52s] Iteration  1: Total net bbox = 3.944e+05 (1.84e+05 2.11e+05)
[05/08 21:23:51     52s]               Est.  stn bbox = 4.462e+05 (2.11e+05 2.36e+05)
[05/08 21:23:51     52s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1125.7M
[05/08 21:23:51     52s] OPERPROF: Finished npMain at level 1, CPU:0.620, REAL:1.630, MEM:1093.7M
[05/08 21:23:51     52s] User specified -module_cluster_mode =  0 
[05/08 21:23:51     52s] OPERPROF: Starting npMain at level 1, MEM:1093.7M
[05/08 21:23:52     53s] Iteration  2: Total net bbox = 3.944e+05 (1.84e+05 2.11e+05)
[05/08 21:23:52     53s]               Est.  stn bbox = 4.462e+05 (2.11e+05 2.36e+05)
[05/08 21:23:52     53s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1124.7M
[05/08 21:23:52     53s] Iteration  3: Total net bbox = 3.949e+05 (1.84e+05 2.11e+05)
[05/08 21:23:52     53s]               Est.  stn bbox = 4.467e+05 (2.11e+05 2.36e+05)
[05/08 21:23:52     53s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1147.3M
[05/08 21:23:52     53s] OPERPROF: Finished npMain at level 1, CPU:0.540, REAL:0.544, MEM:1094.0M
[05/08 21:23:52     53s] OPERPROF: Starting npMain at level 1, MEM:1094.0M
[05/08 21:23:52     53s] Iteration  4: Total net bbox = 3.949e+05 (1.84e+05 2.11e+05)
[05/08 21:23:52     53s]               Est.  stn bbox = 4.467e+05 (2.11e+05 2.36e+05)
[05/08 21:23:52     53s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1147.3M
[05/08 21:23:52     53s] OPERPROF: Finished npMain at level 1, CPU:0.540, REAL:0.538, MEM:1094.0M
[05/08 21:23:52     54s] OPERPROF: Starting npMain at level 1, MEM:1094.0M
[05/08 21:23:53     54s] exp_mt_sequential is set from setPlaceMode option to 1
[05/08 21:23:53     54s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/08 21:23:53     54s] place_exp_mt_interval set to default 32
[05/08 21:23:53     54s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/08 21:23:56     57s] Iteration  5: Total net bbox = 5.382e+05 (2.11e+05 3.27e+05)
[05/08 21:23:56     57s]               Est.  stn bbox = 6.166e+05 (2.45e+05 3.71e+05)
[05/08 21:23:56     57s]               cpu = 0:00:03.2 real = 0:00:03.0 mem = 1148.4M
[05/08 21:23:56     57s] OPERPROF: Finished npMain at level 1, CPU:3.600, REAL:3.609, MEM:1095.1M
[05/08 21:23:59     60s] nrCritNet: 0.00% ( 0 / 14345 ) cutoffSlk: 214748364.7ps stdDelay: 52.4ps
[05/08 21:23:59     60s] Iteration  6: Total net bbox = 5.555e+05 (2.28e+05 3.28e+05)
[05/08 21:23:59     60s]               Est.  stn bbox = 6.346e+05 (2.62e+05 3.72e+05)
[05/08 21:23:59     60s]               cpu = 0:01:00 real = 476437:23:59 mem = 1150.3M
[05/08 21:23:59     60s] OPERPROF: Starting npMain at level 1, MEM:1150.3M
[05/08 21:24:04     65s] OPERPROF: Finished npMain at level 1, CPU:5.190, REAL:5.179, MEM:1152.7M
[05/08 21:24:04     65s] Iteration  7: Total net bbox = 7.521e+05 (3.82e+05 3.70e+05)
[05/08 21:24:04     65s]               Est.  stn bbox = 8.601e+05 (4.40e+05 4.20e+05)
[05/08 21:24:04     65s]               cpu = 0:00:05.2 real = 0:00:05.0 mem = 1152.7M
[05/08 21:24:06     68s] nrCritNet: 0.00% ( 0 / 14345 ) cutoffSlk: 214748364.7ps stdDelay: 52.4ps
[05/08 21:24:06     68s] Iteration  8: Total net bbox = 7.521e+05 (3.82e+05 3.70e+05)
[05/08 21:24:06     68s]               Est.  stn bbox = 8.601e+05 (4.40e+05 4.20e+05)
[05/08 21:24:06     68s]               cpu = 0:00:02.6 real = 0:00:02.0 mem = 1150.9M
[05/08 21:24:06     68s] OPERPROF: Starting npMain at level 1, MEM:1150.9M
[05/08 21:24:10     71s] OPERPROF: Finished npMain at level 1, CPU:3.170, REAL:3.170, MEM:1154.7M
[05/08 21:24:10     71s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1154.7M
[05/08 21:24:10     71s] Starting Early Global Route rough congestion estimation: mem = 1154.7M
[05/08 21:24:10     71s] (I)       Started Loading and Dumping File ( Curr Mem: 1154.71 MB )
[05/08 21:24:10     71s] (I)       Reading DB...
[05/08 21:24:10     71s] (I)       Read data from FE... (mem=1170.2M)
[05/08 21:24:10     71s] (I)       Read nodes and places... (mem=1170.2M)
[05/08 21:24:10     71s] (I)       Done Read nodes and places (cpu=0.010s, mem=1172.3M)
[05/08 21:24:10     71s] (I)       Read nets... (mem=1172.3M)
[05/08 21:24:10     71s] (I)       Done Read nets (cpu=0.040s, mem=1174.3M)
[05/08 21:24:10     71s] (I)       Done Read data from FE (cpu=0.050s, mem=1174.3M)
[05/08 21:24:10     71s] (I)       before initializing RouteDB syMemory usage = 1158.9 MB
[05/08 21:24:10     71s] (I)       Print mode             : 2
[05/08 21:24:10     71s] (I)       Stop if highly congested: false
[05/08 21:24:10     71s] (I)       Honor MSV route constraint: false
[05/08 21:24:10     71s] (I)       Maximum routing layer  : 127
[05/08 21:24:10     71s] (I)       Minimum routing layer  : 2
[05/08 21:24:10     71s] (I)       Supply scale factor H  : 1.00
[05/08 21:24:10     71s] (I)       Supply scale factor V  : 1.00
[05/08 21:24:10     71s] (I)       Tracks used by clock wire: 0
[05/08 21:24:10     71s] (I)       Reverse direction      : 
[05/08 21:24:10     71s] (I)       Honor partition pin guides: true
[05/08 21:24:10     71s] (I)       Route selected nets only: false
[05/08 21:24:10     71s] (I)       Route secondary PG pins: false
[05/08 21:24:10     71s] (I)       Second PG max fanout   : 2147483647
[05/08 21:24:10     71s] (I)       Assign partition pins  : false
[05/08 21:24:10     71s] (I)       Support large GCell    : true
[05/08 21:24:10     71s] (I)       Number of rows per GCell: 17
[05/08 21:24:10     71s] (I)       Max num rows per GCell : 32
[05/08 21:24:10     71s] (I)       Apply function for special wires: true
[05/08 21:24:10     71s] (I)       Layer by layer blockage reading: true
[05/08 21:24:10     71s] (I)       Offset calculation fix : true
[05/08 21:24:10     71s] (I)       Route stripe layer range: 
[05/08 21:24:10     71s] (I)       Honor partition fences : 
[05/08 21:24:10     71s] (I)       Honor partition pin    : 
[05/08 21:24:10     71s] (I)       Honor partition fences with feedthrough: 
[05/08 21:24:10     71s] (I)       Counted 0 PG shapes. We will not process PG shapes layer by layer.
[05/08 21:24:10     71s] (I)       build grid graph
[05/08 21:24:10     71s] (I)       build grid graph start
[05/08 21:24:10     71s] [NR-eGR] Track table information for default rule: 
[05/08 21:24:10     71s] [NR-eGR] METAL1 has no routable track
[05/08 21:24:10     71s] [NR-eGR] METAL2 has single uniform track structure
[05/08 21:24:10     71s] [NR-eGR] METAL3 has single uniform track structure
[05/08 21:24:10     71s] [NR-eGR] METAL4 has single uniform track structure
[05/08 21:24:10     71s] [NR-eGR] METAL5 has single uniform track structure
[05/08 21:24:10     71s] (I)       build grid graph end
[05/08 21:24:10     71s] (I)       ===========================================================================
[05/08 21:24:10     71s] (I)       == Report All Rule Vias ==
[05/08 21:24:10     71s] (I)       ===========================================================================
[05/08 21:24:10     71s] (I)        Via Rule : (Default)
[05/08 21:24:10     71s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/08 21:24:10     71s] (I)       ---------------------------------------------------------------------------
[05/08 21:24:10     71s] (I)        1    1 : via1                        1 : via1                     
[05/08 21:24:10     71s] (I)        2    2 : via2                        2 : via2                     
[05/08 21:24:10     71s] (I)        3    4 : via3                        4 : via3                     
[05/08 21:24:10     71s] (I)        4    6 : via4                        6 : via4                     
[05/08 21:24:10     71s] (I)        5    0 : ---                         0 : ---                      
[05/08 21:24:10     71s] (I)       ===========================================================================
[05/08 21:24:10     71s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1158.98 MB )
[05/08 21:24:10     71s] (I)       Num PG vias on layer 1 : 0
[05/08 21:24:10     71s] (I)       Num PG vias on layer 2 : 0
[05/08 21:24:10     71s] (I)       Num PG vias on layer 3 : 0
[05/08 21:24:10     71s] (I)       Num PG vias on layer 4 : 0
[05/08 21:24:10     71s] (I)       Num PG vias on layer 5 : 0
[05/08 21:24:10     71s] [NR-eGR] Read 0 PG shapes
[05/08 21:24:10     71s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1158.98 MB )
[05/08 21:24:10     71s] [NR-eGR] #Routing Blockages  : 0
[05/08 21:24:10     71s] [NR-eGR] #Instance Blockages : 1155
[05/08 21:24:10     71s] [NR-eGR] #PG Blockages       : 0
[05/08 21:24:10     71s] [NR-eGR] #Bump Blockages     : 0
[05/08 21:24:10     71s] [NR-eGR] #Boundary Blockages : 0
[05/08 21:24:10     71s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/08 21:24:10     71s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 21:24:10     71s] (I)       readDataFromPlaceDB
[05/08 21:24:10     71s] (I)       Read net information..
[05/08 21:24:10     71s] [NR-eGR] Read numTotalNets=14345  numIgnoredNets=0
[05/08 21:24:10     71s] (I)       Read testcase time = 0.010 seconds
[05/08 21:24:10     71s] 
[05/08 21:24:10     71s] (I)       early_global_route_priority property id does not exist.
[05/08 21:24:10     71s] (I)       Start initializing grid graph
[05/08 21:24:10     71s] (I)       End initializing grid graph
[05/08 21:24:10     71s] (I)       Model blockages into capacity
[05/08 21:24:10     71s] (I)       Read Num Blocks=2469  Num Prerouted Wires=0  Num CS=0
[05/08 21:24:10     71s] (I)       Started Modeling ( Curr Mem: 1161.39 MB )
[05/08 21:24:10     71s] (I)       Started Modeling Layer 1 ( Curr Mem: 1161.39 MB )
[05/08 21:24:10     71s] (I)       Started Modeling Layer 2 ( Curr Mem: 1161.39 MB )
[05/08 21:24:10     71s] (I)       Layer 1 (V) : #blockages 877 : #preroutes 0
[05/08 21:24:10     71s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1162.17 MB )
[05/08 21:24:10     71s] (I)       Started Modeling Layer 3 ( Curr Mem: 1162.17 MB )
[05/08 21:24:10     71s] (I)       Layer 2 (H) : #blockages 580 : #preroutes 0
[05/08 21:24:10     71s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1163.09 MB )
[05/08 21:24:10     71s] (I)       Started Modeling Layer 4 ( Curr Mem: 1163.09 MB )
[05/08 21:24:10     71s] (I)       Layer 3 (V) : #blockages 1012 : #preroutes 0
[05/08 21:24:10     71s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.09 MB )
[05/08 21:24:10     71s] (I)       Started Modeling Layer 5 ( Curr Mem: 1163.09 MB )
[05/08 21:24:10     71s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[05/08 21:24:10     71s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.09 MB )
[05/08 21:24:10     71s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1163.09 MB )
[05/08 21:24:10     71s] (I)       Number of ignored nets = 0
[05/08 21:24:10     71s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 21:24:10     71s] (I)       Number of clock nets = 2.  Ignored: No
[05/08 21:24:10     71s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 21:24:10     71s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 21:24:10     71s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 21:24:10     71s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 21:24:10     71s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 21:24:10     71s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 21:24:10     71s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 21:24:10     71s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 21:24:10     71s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1163.1 MB
[05/08 21:24:10     71s] (I)       Ndr track 0 does not exist
[05/08 21:24:10     71s] (I)       Layer1  viaCost=200.00
[05/08 21:24:10     71s] (I)       Layer2  viaCost=100.00
[05/08 21:24:10     71s] (I)       Layer3  viaCost=100.00
[05/08 21:24:10     71s] (I)       Layer4  viaCost=100.00
[05/08 21:24:10     71s] (I)       ---------------------Grid Graph Info--------------------
[05/08 21:24:10     71s] (I)       Routing area        : (0, 0) - (6583240, 6579280)
[05/08 21:24:10     71s] (I)       Core area           : (613800, 613760) - (5970360, 5966240)
[05/08 21:24:10     71s] (I)       Site width          :  1320  (dbu)
[05/08 21:24:10     71s] (I)       Row height          : 10080  (dbu)
[05/08 21:24:10     71s] (I)       GCell width         : 171360  (dbu)
[05/08 21:24:10     71s] (I)       GCell height        : 171360  (dbu)
[05/08 21:24:10     71s] (I)       Grid                :    39    39     5
[05/08 21:24:10     71s] (I)       Layer numbers       :     1     2     3     4     5
[05/08 21:24:10     71s] (I)       Vertical capacity   :     0 171360     0 171360     0
[05/08 21:24:10     71s] (I)       Horizontal capacity :     0     0 171360     0 171360
[05/08 21:24:10     71s] (I)       Default wire width  :   460   560   560   560   560
[05/08 21:24:10     71s] (I)       Default wire space  :   460   560   560   560   560
[05/08 21:24:10     71s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[05/08 21:24:10     71s] (I)       Default pitch size  :   920  1320  1120  1320  1120
[05/08 21:24:10     71s] (I)       First track coord   :     0   660   560   660   560
[05/08 21:24:10     71s] (I)       Num tracks per GCell: 186.26 129.82 153.00 129.82 153.00
[05/08 21:24:10     71s] (I)       Total num of tracks :     0  4987  5874  4987  5874
[05/08 21:24:10     71s] (I)       Num of masks        :     1     1     1     1     1
[05/08 21:24:10     71s] (I)       Num of trim masks   :     0     0     0     0     0
[05/08 21:24:10     71s] (I)       --------------------------------------------------------
[05/08 21:24:10     71s] 
[05/08 21:24:10     71s] [NR-eGR] ============ Routing rule table ============
[05/08 21:24:10     71s] [NR-eGR] Rule id: 0  Nets: 14237 
[05/08 21:24:10     71s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 21:24:10     71s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120
[05/08 21:24:10     71s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:24:10     71s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:24:10     71s] [NR-eGR] ========================================
[05/08 21:24:10     71s] [NR-eGR] 
[05/08 21:24:10     71s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 21:24:10     71s] (I)       blocked tracks on layer2 : = 32010 / 194493 (16.46%)
[05/08 21:24:10     71s] (I)       blocked tracks on layer3 : = 37716 / 229086 (16.46%)
[05/08 21:24:10     71s] (I)       blocked tracks on layer4 : = 32010 / 194493 (16.46%)
[05/08 21:24:10     71s] (I)       blocked tracks on layer5 : = 0 / 229086 (0.00%)
[05/08 21:24:10     71s] (I)       After initializing earlyGlobalRoute syMemory usage = 1163.1 MB
[05/08 21:24:10     71s] (I)       Finished Loading and Dumping File ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1163.11 MB )
[05/08 21:24:10     71s] (I)       ============= Initialization =============
[05/08 21:24:10     71s] (I)       numLocalWires=49870  numGlobalNetBranches=7603  numLocalNetBranches=17384
[05/08 21:24:10     71s] (I)       totalPins=44550  totalGlobalPin=9190 (20.63%)
[05/08 21:24:10     71s] (I)       Started Build MST ( Curr Mem: 1159.06 MB )
[05/08 21:24:10     71s] (I)       Generate topology with single threads
[05/08 21:24:10     71s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1159.12 MB )
[05/08 21:24:10     71s] (I)       total 2D Cap : 778895 = (433829 H, 345066 V)
[05/08 21:24:10     71s] (I)       ============  Phase 1a Route ============
[05/08 21:24:10     71s] (I)       Started Phase 1a ( Curr Mem: 1159.34 MB )
[05/08 21:24:10     71s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1159.34 MB )
[05/08 21:24:10     71s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1159.34 MB )
[05/08 21:24:10     71s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/08 21:24:10     71s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1159.34 MB )
[05/08 21:24:10     71s] (I)       Usage: 8633 = (4286 H, 4347 V) = (0.99% H, 1.26% V) = (3.672e+05um H, 3.725e+05um V)
[05/08 21:24:10     71s] (I)       
[05/08 21:24:10     71s] (I)       ============  Phase 1b Route ============
[05/08 21:24:10     71s] (I)       Usage: 8633 = (4286 H, 4347 V) = (0.99% H, 1.26% V) = (3.672e+05um H, 3.725e+05um V)
[05/08 21:24:10     71s] (I)       
[05/08 21:24:10     71s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/08 21:24:10     71s] 
[05/08 21:24:10     71s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/08 21:24:10     71s] Finished Early Global Route rough congestion estimation: mem = 1159.3M
[05/08 21:24:10     71s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.120, REAL:0.113, MEM:1154.4M
[05/08 21:24:10     71s] earlyGlobalRoute rough estimation gcell size 17 row height
[05/08 21:24:10     71s] OPERPROF: Starting CDPad at level 1, MEM:1154.4M
[05/08 21:24:10     71s] CDPadU 0.076 -> 0.075. R=0.050, N=13147, GS=85.680
[05/08 21:24:10     71s] OPERPROF: Finished CDPad at level 1, CPU:0.240, REAL:0.245, MEM:1153.8M
[05/08 21:24:10     71s] OPERPROF: Starting npMain at level 1, MEM:1153.8M
[05/08 21:24:10     71s] OPERPROF:   Starting npPlace at level 2, MEM:1161.8M
[05/08 21:24:10     72s] Total number of setup views is 1.
[05/08 21:24:10     72s] Total number of active setup views is 1.
[05/08 21:24:10     72s] Active setup views:
[05/08 21:24:10     72s]     av_func_mode_max
[05/08 21:24:10     72s] OPERPROF:   Finished npPlace at level 2, CPU:0.350, REAL:0.358, MEM:1190.2M
[05/08 21:24:10     72s] OPERPROF: Finished npMain at level 1, CPU:0.500, REAL:0.507, MEM:1156.2M
[05/08 21:24:10     72s] Global placement CDP skipped at cutLevel 9.
[05/08 21:24:10     72s] Iteration  9: Total net bbox = 7.228e+05 (3.67e+05 3.56e+05)
[05/08 21:24:10     72s]               Est.  stn bbox = 8.332e+05 (4.27e+05 4.07e+05)
[05/08 21:24:10     72s]               cpu = 0:00:04.1 real = 0:00:04.0 mem = 1156.2M
[05/08 21:24:10     72s]  RelinkConst: Total constraint = 0, Relinked 0 constraints . 
[05/08 21:24:10     72s] User specified -fenceSpacing =  -1.0000 
[05/08 21:24:10     72s] User specified fence spacing: -1.0000 um
[05/08 21:24:10     72s] *** The nonConstraint instance area ratio is 0.119540 
[05/08 21:24:10     72s] *** The prefixed-fenceArea/coreBoxArea is 0.000000, The auto-ConstraintArea/coreBoxArea is 0.000000 
[05/08 21:24:10     72s] Start Auto fence creation, hasNoConInst = 1  .
[05/08 21:24:10     72s] 
[05/08 21:24:10     72s] ================== Start Auto-Fence Creation ==================
[05/08 21:24:10     72s] User define fence spacing: -1.0000 um
[05/08 21:24:10     72s] Number of Movable Guide      : 0
[05/08 21:24:10     72s] Number of Movable Region     : 0
[05/08 21:24:10     72s] Number of Movable Fence      : 0
[05/08 21:24:10     72s] Number of Movable Soft Guide : 0
[05/08 21:24:10     72s] Total Movable Objects        : 0 (non-group: 0, group: 0)
[05/08 21:24:10     72s] Total Prefixed Objects       : 0
[05/08 21:24:10     72s] Total Partition Cut Objects  : 0
[05/08 21:24:10     72s] 
[05/08 21:24:10     72s] 
[05/08 21:24:10     72s] 
[05/08 21:24:10     72s] Number of Nested Objects    : 0
[05/08 21:24:10     72s] Number of Non-Nested Objects: 0
[05/08 21:24:10     72s] Number of Nested Sets       : 0
[05/08 21:24:10     72s] Number of Master&Clone Pairs: 0
[05/08 21:24:10     72s] 
[05/08 21:24:10     72s] Fence Spacing: 2.0000 um
[05/08 21:24:10     72s] Snap Spacing: X(0.6600 um), Y(5.0400 um)
[05/08 21:24:10     72s] Fence2Core Spaceing: 0.0000 um
[05/08 21:24:10     72s] 
[05/08 21:24:10     72s] ==== Design Information ====
[05/08 21:24:10     72s] Core site: (613800, 613760) - (5970360, 5966240)
[05/08 21:24:10     72s] Design Whitespace% : 100.00%
[05/08 21:24:10     72s] Maximum Logical Level: 0
[05/08 21:24:10     72s] Has Non-constraint Instance: 1
[05/08 21:24:10     72s] Allow Disjoint Whitespace: 0
[05/08 21:24:10     72s] 
[05/08 21:24:10     72s] ==To Place Non-Nested Objects==
[05/08 21:24:10     72s] Targets: 
[05/08 21:24:10     72s] Number of Total Targets: 0
[05/08 21:24:10     72s] 
[05/08 21:24:10     72s] ================== Finished Auto-Fence Creation ===============
[05/08 21:24:10     72s] *** Done Auto-Fence Creation, (cpu = 0:00:00.0, mem = 1156.2M, mem_delta = 0.0M) ***
[05/08 21:24:10     72s] End Auto fence creation 1.
[05/08 21:24:10     72s] Iteration 10: Total net bbox = 7.228e+05 (3.67e+05 3.56e+05)
[05/08 21:24:10     72s]               Est.  stn bbox = 8.332e+05 (4.27e+05 4.07e+05)
[05/08 21:24:10     72s]               cpu = 0:00:20.1 real = 476437:24:10 mem = 1156.2M
[05/08 21:24:10     72s] *** cost = 7.228e+05 (3.67e+05 3.56e+05) (cpu for global=0:00:20.1) real=476437:24:10***
[05/08 21:24:11     72s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1156.2M
[05/08 21:24:11     72s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1147.9M
[05/08 21:24:11     72s] Solver runtime cpu: 0:00:10.4 real: 0:00:10.4
[05/08 21:24:11     72s] Core Placement runtime cpu: 0:00:14.2 real: 0:00:16.0
[05/08 21:24:11     72s] *** Free Virtual Timing Model ...(mem=1117.1M)
[05/08 21:24:11     72s] checkFence: found no fence violation.
[05/08 21:24:11     72s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 21:24:11     72s] Checking routing tracks.....
[05/08 21:24:11     72s] Checking other grids.....
[05/08 21:24:11     72s] Checking FINFET Grid is on Manufacture Grid.....
[05/08 21:24:11     72s] Checking core/die box is on Grid.....
[05/08 21:24:11     72s] **WARN: (IMPFP-7236):	DIE's corner: (3291.6200000000 , 3289.6400000000) is NOT on PlacementGrid,  Please use command fpiGetSnapRule to check current Grid settings. And use command fpiSetSnapRule to change which grid to snap to. Command floorplan can be used to fix this issue.
[05/08 21:24:11     72s] Checking snap rule ......
[05/08 21:24:11     72s] Checking Row is on grid......
[05/08 21:24:11     72s] Checking AreaIO row.....
[05/08 21:24:11     72s] Checking row out of die ...
[05/08 21:24:11     72s] Checking routing blockage.....
[05/08 21:24:11     72s] Checking components.....
[05/08 21:24:11     72s] Checking IO Pads out of die...
[05/08 21:24:11     72s] Checking constraints (guide/region/fence).....
[05/08 21:24:11     72s] Checking groups.....
[05/08 21:24:11     72s] 
[05/08 21:24:11     72s] Checking Preroutes.....
[05/08 21:24:11     72s] No. of regular pre-routes not on tracks : 0 
[05/08 21:24:11     72s] 
[05/08 21:24:11     72s] Reporting Utilizations.....
[05/08 21:24:11     72s] 
[05/08 21:24:11     72s] Core utilization  = 4.998984
[05/08 21:24:11     72s] Effective Utilizations
[05/08 21:24:11     72s] All LLGs are deleted
[05/08 21:24:11     72s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1079.7M
[05/08 21:24:11     72s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1079.8M
[05/08 21:24:11     72s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1080.3M
[05/08 21:24:11     72s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1080.3M
[05/08 21:24:11     72s] Core basic site is tsm3site
[05/08 21:24:11     72s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 21:24:11     72s] SiteArray: use 8,699,904 bytes
[05/08 21:24:11     72s] SiteArray: current memory after site array memory allocation 1088.6M
[05/08 21:24:11     72s] SiteArray: FP blocked sites are writable
[05/08 21:24:11     72s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 21:24:11     72s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1088.6M
[05/08 21:24:11     72s] Process 0 wires and vias for routing blockage and capacity analysis
[05/08 21:24:11     72s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1088.6M
[05/08 21:24:11     72s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.097, MEM:1088.6M
[05/08 21:24:11     72s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.109, MEM:1088.7M
[05/08 21:24:11     72s] Average module density = 0.050.
[05/08 21:24:11     72s] Density for the design = 0.050.
[05/08 21:24:11     72s]        = stdcell_area 107718 sites (358313 um^2) / alloc_area 2154798 sites (7167720 um^2).
[05/08 21:24:11     72s] Pin Density = 0.02078.
[05/08 21:24:11     72s]             = total # of pins 44766 / total area 2154798.
[05/08 21:24:11     72s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1088.7M
[05/08 21:24:11     72s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1080.4M
[05/08 21:24:11     72s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 21:24:11     72s] 
[05/08 21:24:11     72s] *** Summary of all messages that are not suppressed in this session:
[05/08 21:24:11     72s] Severity  ID               Count  Summary                                  
[05/08 21:24:11     72s] WARNING   IMPFP-7236           1  DIE's corner: %s is NOT on %s,  Please u...
[05/08 21:24:11     72s] *** Message Summary: 1 warning(s), 0 error(s)
[05/08 21:24:11     72s] 
[05/08 21:24:52     78s] <CMD> setMultiCpuUsage -localCpu 10 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[05/08 21:24:52     78s] Setting releaseMultiCpuLicenseMode to false.
[05/08 21:24:52     78s] <CMD> setDistributeHost -local
[05/08 21:24:52     78s] The timeout for a remote job to respond is 3600 seconds.
[05/08 21:24:52     78s] Submit command for task runs will be: local
[05/08 21:24:53     78s] **WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 21:24:53     78s] **WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[05/08 21:25:06     80s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[05/08 21:25:06     80s] <CMD> setEndCapMode -reset
[05/08 21:25:06     80s] <CMD> setEndCapMode -boundary_tap false
[05/08 21:25:06     80s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[05/08 21:25:06     80s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[05/08 21:25:06     80s] **WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 21:25:06     80s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFXL CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 CLKBUFX1 BUFXL BUFX8 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 BUFX1 INVXL INVX8 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVXL CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[05/08 21:25:06     80s] <CMD> setPlaceMode -reset
[05/08 21:25:06     80s] <CMD> setPlaceMode -fp true -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxDensity 0.1 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[05/08 21:25:07     80s] <CMD> setPlaceMode -fp true
[05/08 21:25:07     80s] <CMD> place_design
[05/08 21:25:07     80s] -place_design_floorplan_mode true          # bool, default=false, user setting
[05/08 21:25:07     80s] 
[05/08 21:25:07     80s] pdi colorize_geometry "" ""
[05/08 21:25:07     80s] 
[05/08 21:25:07     80s] ### Time Record (colorize_geometry) is installed.
[05/08 21:25:07     80s] #Start colorize_geometry on Wed May  8 21:25:07 2024
[05/08 21:25:07     80s] #
[05/08 21:25:07     80s] ### Time Record (Pre Callback) is installed.
[05/08 21:25:07     80s] ### Time Record (Pre Callback) is uninstalled.
[05/08 21:25:07     80s] ### Time Record (DB Import) is installed.
[05/08 21:25:08     81s] #WARNING (NRDB-733) PIN VSSPST in CELL_VIEW PVSS2DGZ does not have physical port.
[05/08 21:25:08     81s] #WARNING (NRDB-733) PIN VD33 in CELL_VIEW PVDD2POC does not have physical port.
[05/08 21:25:08     81s] #WARNING (NRDB-733) PIN VD33 in CELL_VIEW PVDD2DGZ does not have physical port.
[05/08 21:25:08     81s] #WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
[05/08 21:25:08     81s] #WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
[05/08 21:25:08     81s] #WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
[05/08 21:25:08     81s] #WARNING (NRDB-733) PIN busy in CELL_VIEW CHIP does not have physical port.
[05/08 21:25:08     81s] #WARNING (NRDB-733) PIN caddr_rd[0] in CELL_VIEW CHIP does not have physical port.
[05/08 21:25:08     81s] #WARNING (NRDB-733) PIN caddr_rd[10] in CELL_VIEW CHIP does not have physical port.
[05/08 21:25:08     81s] #WARNING (NRDB-733) PIN caddr_rd[11] in CELL_VIEW CHIP does not have physical port.
[05/08 21:25:08     81s] #WARNING (NRDB-733) PIN caddr_rd[1] in CELL_VIEW CHIP does not have physical port.
[05/08 21:25:08     81s] #WARNING (NRDB-733) PIN caddr_rd[2] in CELL_VIEW CHIP does not have physical port.
[05/08 21:25:08     81s] #WARNING (NRDB-733) PIN caddr_rd[3] in CELL_VIEW CHIP does not have physical port.
[05/08 21:25:08     81s] #WARNING (NRDB-733) PIN caddr_rd[4] in CELL_VIEW CHIP does not have physical port.
[05/08 21:25:08     81s] #WARNING (NRDB-733) PIN caddr_rd[5] in CELL_VIEW CHIP does not have physical port.
[05/08 21:25:08     81s] #WARNING (NRDB-733) PIN caddr_rd[6] in CELL_VIEW CHIP does not have physical port.
[05/08 21:25:08     81s] #WARNING (NRDB-733) PIN caddr_rd[7] in CELL_VIEW CHIP does not have physical port.
[05/08 21:25:08     81s] #WARNING (NRDB-733) PIN caddr_rd[8] in CELL_VIEW CHIP does not have physical port.
[05/08 21:25:08     81s] #WARNING (NRDB-733) PIN caddr_rd[9] in CELL_VIEW CHIP does not have physical port.
[05/08 21:25:08     81s] #WARNING (NRDB-733) PIN caddr_wr[0] in CELL_VIEW CHIP does not have physical port.
[05/08 21:25:08     81s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[05/08 21:25:08     81s] #To increase the message display limit, refer to the product command reference manual.
[05/08 21:25:08     81s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER METAL5. This will cause routability problems for NanoRoute.
[05/08 21:25:08     81s] ### Time Record (DB Import) is uninstalled.
[05/08 21:25:08     81s] ### Time Record (Post Callback) is installed.
[05/08 21:25:08     81s] ### Time Record (Post Callback) is uninstalled.
[05/08 21:25:08     81s] #Cpu time = 00:00:01
[05/08 21:25:08     81s] #Elapsed time = 00:00:01
[05/08 21:25:08     81s] #Increased memory = 27.72 (MB)
[05/08 21:25:08     81s] #Total memory = 943.09 (MB)
[05/08 21:25:08     81s] #Peak memory = 1016.57 (MB)
[05/08 21:25:08     81s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Wed May  8 21:25:08 2024
[05/08 21:25:08     81s] #
[05/08 21:25:08     81s] ### Time Record (colorize_geometry) is uninstalled.
[05/08 21:25:08     81s] ### 
[05/08 21:25:08     81s] ###   Scalability Statistics
[05/08 21:25:08     81s] ### 
[05/08 21:25:08     81s] ### ------------------------+----------------+----------------+----------------+
[05/08 21:25:08     81s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/08 21:25:08     81s] ### ------------------------+----------------+----------------+----------------+
[05/08 21:25:08     81s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/08 21:25:08     81s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/08 21:25:08     81s] ###   DB Import             |        00:00:01|        00:00:01|             1.0|
[05/08 21:25:08     81s] ###   Entire Command        |        00:00:01|        00:00:01|             1.1|
[05/08 21:25:08     81s] ### ------------------------+----------------+----------------+----------------+
[05/08 21:25:08     81s] ### 
[05/08 21:25:08     81s] *** Starting placeDesign default flow ***
[05/08 21:25:08     81s] ### Creating LA Mngr. totSessionCpu=0:01:22 mem=1140.2M
[05/08 21:25:08     81s] ### Creating LA Mngr, finished. totSessionCpu=0:01:22 mem=1140.2M
[05/08 21:25:08     81s] *** Start deleteBufferTree ***
[05/08 21:25:09     82s] Total CPU(s) requested: 10
[05/08 21:25:09     82s] Total CPU(s) enabled with current License(s): 8
[05/08 21:25:09     82s] Current free CPU(s): 8
[05/08 21:25:09     82s] Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
[05/08 21:25:09     82s] Total CPU(s) now enabled: 16
[05/08 21:25:09     82s] Multithreaded Timing Analysis is initialized with 10 threads
[05/08 21:25:09     82s] 
[05/08 21:25:09     82s] Info: Detect buffers to remove automatically.
[05/08 21:25:09     82s] Analyzing netlist ...
[05/08 21:25:10     82s] Updating netlist
[05/08 21:25:10     83s] AAE DB initialization (MEM=1331.37 CPU=0:00:00.3 REAL=0:00:00.0) 
[05/08 21:25:11     83s] siFlow : Timing analysis mode is single, using late cdB files
[05/08 21:25:11     83s] AAE_INFO: Cdb files are: 
[05/08 21:25:11     83s]  	../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB
[05/08 21:25:11     83s]  
[05/08 21:25:11     83s] Start AAE Lib Loading. (MEM=1331)
[05/08 21:25:11     84s] End AAE Lib Loading. (MEM=1362.61 CPU=0:00:00.4 Real=0:00:00.0)
[05/08 21:25:11     84s] 
[05/08 21:25:12     84s] *summary: 999 instances (buffers/inverters) removed
[05/08 21:25:12     84s] *** Finish deleteBufferTree (0:00:02.9) ***
[05/08 21:25:12     84s] Deleting Cell Server ...
[05/08 21:25:12     84s] Enhanced MH flow has been turned off for floorplan mode.
[05/08 21:25:12     84s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1347.5M
[05/08 21:25:12     84s] Deleted 0 physical inst  (cell - / prefix -).
[05/08 21:25:12     84s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.010, REAL:0.002, MEM:1347.5M
[05/08 21:25:12     84s] INFO: #ExclusiveGroups=0
[05/08 21:25:12     84s] INFO: There are no Exclusive Groups.
[05/08 21:25:12     84s] *** Starting "NanoPlace(TM) placement v#6 (mem=1347.5M)" ...
[05/08 21:25:12     84s] No user-set net weight.
[05/08 21:25:12     84s] Net fanout histogram:
[05/08 21:25:12     84s] 2		: 6430 (47.5%) nets
[05/08 21:25:12     84s] 3		: 4203 (31.1%) nets
[05/08 21:25:12     84s] 4     -	14	: 2749 (20.3%) nets
[05/08 21:25:12     84s] 15    -	39	: 147 (1.1%) nets
[05/08 21:25:12     84s] 40    -	79	: 1 (0.0%) nets
[05/08 21:25:12     84s] 80    -	159	: 0 (0.0%) nets
[05/08 21:25:12     84s] 160   -	319	: 0 (0.0%) nets
[05/08 21:25:12     84s] 320   -	639	: 3 (0.0%) nets
[05/08 21:25:12     84s] 640   -	1279	: 0 (0.0%) nets
[05/08 21:25:12     84s] 1280  -	2559	: 0 (0.0%) nets
[05/08 21:25:12     84s] 2560  -	5119	: 0 (0.0%) nets
[05/08 21:25:12     84s] 5120+		: 0 (0.0%) nets
[05/08 21:25:12     84s] no activity file in design. spp won't run.
[05/08 21:25:12     84s] Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
[05/08 21:25:12     84s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[05/08 21:25:12     84s] Define the scan chains before using this option.
[05/08 21:25:12     84s] Type 'man IMPSP-9042' for more detail.
[05/08 21:25:12     84s] All LLGs are deleted
[05/08 21:25:12     84s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1356.0M
[05/08 21:25:12     84s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1356.0M
[05/08 21:25:12     84s] #std cell=12335 (0 fixed + 12335 movable) #buf cell=0 #inv cell=1820 #block=0 (0 floating + 0 preplaced)
[05/08 21:25:12     84s] #ioInst=148 #net=13533 #term=43029 #term/net=3.18, #fixedIo=148, #floatIo=0, #fixedPin=108, #floatPin=0
[05/08 21:25:12     84s] stdCell: 12335 single + 0 double + 0 multi
[05/08 21:25:12     84s] Total standard cell length = 67.8414 (mm), area = 0.3419 (mm^2)
[05/08 21:25:12     84s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1356.6M
[05/08 21:25:12     84s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1356.6M
[05/08 21:25:12     84s] Core basic site is tsm3site
[05/08 21:25:12     84s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 21:25:12     84s] SiteArray: use 8,699,904 bytes
[05/08 21:25:12     84s] SiteArray: current memory after site array memory allocation 1364.9M
[05/08 21:25:12     84s] SiteArray: FP blocked sites are writable
[05/08 21:25:12     85s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.028, MEM:1397.2M
[05/08 21:25:12     85s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.440, REAL:0.403, MEM:1397.2M
[05/08 21:25:12     85s] Average module density = 0.477.
[05/08 21:25:12     85s] Density for the design = 0.477.
[05/08 21:25:12     85s]        = stdcell_area 102790 sites (341921 um^2) / alloc_area 215480 sites (716772 um^2).
[05/08 21:25:12     85s] Pin Density = 0.01997.
[05/08 21:25:12     85s]             = total # of pins 43029 / total area 2154798.
[05/08 21:25:12     85s] OPERPROF: Starting spMPad at level 1, MEM:1397.2M
[05/08 21:25:12     85s] OPERPROF:   Starting spContextMPad at level 2, MEM:1397.2M
[05/08 21:25:12     85s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1397.2M
[05/08 21:25:12     85s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1397.2M
[05/08 21:25:13     85s] Initial padding reaches pin density 0.481 for top
[05/08 21:25:13     85s] InitPadU 0.477 -> 0.630 for top
[05/08 21:25:13     85s] Enabling multi-CPU acceleration with 10 CPU(s) for placement
[05/08 21:25:13     85s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1397.2M
[05/08 21:25:13     85s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.030, REAL:0.036, MEM:1398.1M
[05/08 21:25:13     85s] === lastAutoLevel = 10 
[05/08 21:25:13     85s] OPERPROF: Starting spInitNetWt at level 1, MEM:1398.1M
[05/08 21:25:13     85s] 0 delay mode for cte enabled initNetWt.
[05/08 21:25:13     85s] no activity file in design. spp won't run.
[05/08 21:25:13     85s] [spp] 0
[05/08 21:25:13     85s] [adp] 0:1:1:3
[05/08 21:25:13     85s] 0 delay mode for cte disabled initNetWt.
[05/08 21:25:13     85s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.070, REAL:0.066, MEM:1398.1M
[05/08 21:25:13     85s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[05/08 21:25:13     85s] OPERPROF: Starting npMain at level 1, MEM:1398.1M
[05/08 21:25:14     85s] OPERPROF:   Starting npPlace at level 2, MEM:1475.6M
[05/08 21:25:14     86s] Iteration  1: Total net bbox = 4.092e+05 (1.95e+05 2.14e+05)
[05/08 21:25:14     86s]               Est.  stn bbox = 4.624e+05 (2.22e+05 2.40e+05)
[05/08 21:25:14     86s]               cpu = 0:00:00.7 real = 0:00:00.0 mem = 1537.5M
[05/08 21:25:14     86s] Iteration  2: Total net bbox = 4.092e+05 (1.95e+05 2.14e+05)
[05/08 21:25:14     86s]               Est.  stn bbox = 4.624e+05 (2.22e+05 2.40e+05)
[05/08 21:25:14     86s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1537.5M
[05/08 21:25:15     88s] Iteration  3: Total net bbox = 4.970e+05 (2.44e+05 2.53e+05)
[05/08 21:25:15     88s]               Est.  stn bbox = 5.896e+05 (2.91e+05 2.99e+05)
[05/08 21:25:15     88s]               cpu = 0:00:02.0 real = 0:00:01.0 mem = 1688.3M
[05/08 21:25:15     92s] Iteration  4: Total net bbox = 1.836e+06 (8.90e+05 9.47e+05)
[05/08 21:25:15     92s]               Est.  stn bbox = 2.089e+06 (1.01e+06 1.08e+06)
[05/08 21:25:15     92s]               cpu = 0:00:03.9 real = 0:00:00.0 mem = 1688.3M
[05/08 21:25:16     96s] Iteration  5: Total net bbox = 1.797e+06 (8.90e+05 9.07e+05)
[05/08 21:25:16     96s]               Est.  stn bbox = 2.061e+06 (1.02e+06 1.04e+06)
[05/08 21:25:16     96s]               cpu = 0:00:03.9 real = 0:00:01.0 mem = 1688.5M
[05/08 21:25:16     96s] OPERPROF:   Finished npPlace at level 2, CPU:10.550, REAL:2.365, MEM:1539.9M
[05/08 21:25:16     96s] OPERPROF: Finished npMain at level 1, CPU:10.690, REAL:3.495, MEM:1504.2M
[05/08 21:25:16     96s] OPERPROF: Starting npMain at level 1, MEM:1504.2M
[05/08 21:25:16     96s] OPERPROF:   Starting npPlace at level 2, MEM:1641.2M
[05/08 21:25:18    102s] Iteration  6: Total net bbox = 1.694e+06 (8.41e+05 8.54e+05)
[05/08 21:25:18    102s]               Est.  stn bbox = 1.958e+06 (9.76e+05 9.83e+05)
[05/08 21:25:18    102s]               cpu = 0:00:05.2 real = 0:00:01.0 mem = 1939.2M
[05/08 21:25:18    102s] OPERPROF:   Finished npPlace at level 2, CPU:5.480, REAL:1.203, MEM:1790.6M
[05/08 21:25:18    102s] OPERPROF: Finished npMain at level 1, CPU:5.710, REAL:1.354, MEM:1597.1M
[05/08 21:25:18    102s] Iteration  7: Total net bbox = 1.697e+06 (8.43e+05 8.54e+05)
[05/08 21:25:18    102s]               Est.  stn bbox = 1.962e+06 (9.78e+05 9.83e+05)
[05/08 21:25:18    102s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1597.1M
[05/08 21:25:18    102s] Iteration  8: Total net bbox = 1.697e+06 (8.43e+05 8.54e+05)
[05/08 21:25:18    102s]               Est.  stn bbox = 1.962e+06 (9.78e+05 9.83e+05)
[05/08 21:25:18    102s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1597.1M
[05/08 21:25:18    102s] OPERPROF: Starting npMain at level 1, MEM:1597.1M
[05/08 21:25:18    102s] OPERPROF:   Starting npPlace at level 2, MEM:1732.0M
[05/08 21:25:19    107s] OPERPROF:   Finished npPlace at level 2, CPU:5.290, REAL:1.172, MEM:1790.9M
[05/08 21:25:19    107s] OPERPROF: Finished npMain at level 1, CPU:5.500, REAL:1.327, MEM:1597.3M
[05/08 21:25:19    107s] Iteration  9: Total net bbox = 1.657e+06 (8.23e+05 8.34e+05)
[05/08 21:25:19    107s]               Est.  stn bbox = 1.924e+06 (9.60e+05 9.64e+05)
[05/08 21:25:19    107s]               cpu = 0:00:05.5 real = 0:00:01.0 mem = 1597.3M
[05/08 21:25:19    107s] Iteration 10: Total net bbox = 1.657e+06 (8.23e+05 8.34e+05)
[05/08 21:25:19    107s]               Est.  stn bbox = 1.924e+06 (9.60e+05 9.64e+05)
[05/08 21:25:19    107s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1597.3M
[05/08 21:25:19    107s] OPERPROF: Starting npMain at level 1, MEM:1597.3M
[05/08 21:25:19    107s] OPERPROF:   Starting npPlace at level 2, MEM:1732.8M
[05/08 21:25:21    113s] OPERPROF:   Finished npPlace at level 2, CPU:5.360, REAL:1.266, MEM:1792.7M
[05/08 21:25:21    113s] OPERPROF: Finished npMain at level 1, CPU:5.560, REAL:1.420, MEM:1599.5M
[05/08 21:25:21    113s] Iteration 11: Total net bbox = 1.669e+06 (8.28e+05 8.41e+05)
[05/08 21:25:21    113s]               Est.  stn bbox = 1.937e+06 (9.66e+05 9.71e+05)
[05/08 21:25:21    113s]               cpu = 0:00:05.6 real = 0:00:02.0 mem = 1599.5M
[05/08 21:25:21    113s] Iteration 12: Total net bbox = 1.669e+06 (8.28e+05 8.41e+05)
[05/08 21:25:21    113s]               Est.  stn bbox = 1.937e+06 (9.66e+05 9.71e+05)
[05/08 21:25:21    113s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1599.5M
[05/08 21:25:21    113s] OPERPROF: Starting npMain at level 1, MEM:1599.5M
[05/08 21:25:21    113s] OPERPROF:   Starting npPlace at level 2, MEM:1735.1M
[05/08 21:25:24    127s] OPERPROF:   Finished npPlace at level 2, CPU:13.740, REAL:3.577, MEM:1796.7M
[05/08 21:25:24    127s] OPERPROF: Finished npMain at level 1, CPU:13.930, REAL:3.722, MEM:1603.1M
[05/08 21:25:24    127s] Iteration 13: Total net bbox = 1.757e+06 (8.72e+05 8.85e+05)
[05/08 21:25:24    127s]               Est.  stn bbox = 2.027e+06 (1.01e+06 1.02e+06)
[05/08 21:25:24    127s]               cpu = 0:00:14.0 real = 0:00:03.0 mem = 1603.1M
[05/08 21:25:24    127s] Iteration 14: Total net bbox = 1.757e+06 (8.72e+05 8.85e+05)
[05/08 21:25:24    127s]               Est.  stn bbox = 2.027e+06 (1.01e+06 1.02e+06)
[05/08 21:25:24    127s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1603.1M
[05/08 21:25:24    127s] OPERPROF: Starting npMain at level 1, MEM:1603.1M
[05/08 21:25:25    127s] OPERPROF:   Starting npPlace at level 2, MEM:1741.6M
[05/08 21:25:28    140s] OPERPROF:   Finished npPlace at level 2, CPU:12.710, REAL:3.349, MEM:1803.8M
[05/08 21:25:28    140s] OPERPROF: Finished npMain at level 1, CPU:12.930, REAL:3.501, MEM:1609.8M
[05/08 21:25:28    140s] Iteration 15: Total net bbox = 1.770e+06 (8.80e+05 8.90e+05)
[05/08 21:25:28    140s]               Est.  stn bbox = 2.037e+06 (1.02e+06 1.02e+06)
[05/08 21:25:28    140s]               cpu = 0:00:13.0 real = 0:00:04.0 mem = 1609.8M
[05/08 21:25:28    140s] [adp] clock
[05/08 21:25:28    140s] [adp] weight, nr nets, wire length
[05/08 21:25:28    140s] [adp]      0        2  4463.914000
[05/08 21:25:28    140s] [adp] data
[05/08 21:25:28    140s] [adp] weight, nr nets, wire length
[05/08 21:25:28    140s] [adp]      0    13531  1765765.450500
[05/08 21:25:28    140s] [adp] 0.000000|0.000000|0.000000
[05/08 21:25:28    140s] Iteration 16: Total net bbox = 1.770e+06 (8.80e+05 8.90e+05)
[05/08 21:25:28    140s]               Est.  stn bbox = 2.037e+06 (1.02e+06 1.02e+06)
[05/08 21:25:28    140s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1609.8M
[05/08 21:25:28    140s] *** cost = 1.770e+06 (8.80e+05 8.90e+05) (cpu for global=0:00:54.8) real=0:00:15.0***
[05/08 21:25:28    140s] Placement multithread real runtime: 0:00:15.0 with 10 threads.
[05/08 21:25:28    140s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1609.8M
[05/08 21:25:28    140s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1601.5M
[05/08 21:25:28    140s] Solver runtime cpu: 0:00:49.7 real: 0:00:10.0
[05/08 21:25:28    140s] Core Placement runtime cpu: 0:00:54.3 real: 0:00:15.0
[05/08 21:25:28    140s] *** End of Placement (cpu=0:00:55.9, real=0:00:16.0, mem=1584.0M) ***
[05/08 21:25:28    140s] *** Finishing placeDesign default flow ***
[05/08 21:25:28    140s] **placeDesign ... cpu = 0: 1: 0, real = 0: 0:21, mem = 1584.1M **
[05/08 21:25:28    140s] Tdgp not successfully inited but do clear!
[05/08 21:25:28    140s] 0 delay mode for cte disabled.
[05/08 21:25:28    140s] SKP cleared!
[05/08 21:25:28    140s] INFO: Finished place_design in floorplan mode - no legalization done.
[05/08 21:25:28    140s] 
[05/08 21:25:28    140s] 
[05/08 21:25:28    140s] *** Summary of all messages that are not suppressed in this session:
[05/08 21:25:28    140s] Severity  ID               Count  Summary                                  
[05/08 21:25:28    140s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[05/08 21:25:28    140s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[05/08 21:25:28    140s] *** Message Summary: 2 warning(s), 0 error(s)
[05/08 21:25:28    140s] 
[05/08 21:25:36    141s] <CMD> setDrawView place
[05/08 21:25:51    144s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/08 21:25:51    144s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
[05/08 21:25:51    145s] AAE DB initialization (MEM=1595.64 CPU=0:00:00.3 REAL=0:00:00.0) 
[05/08 21:25:51    145s] #optDebug: fT-S <1 1 0 0 0>
[05/08 21:25:51    145s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/08 21:25:51    145s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/08 21:25:51    145s] All LLGs are deleted
[05/08 21:25:52    145s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1595.9M
[05/08 21:25:52    145s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1595.9M
[05/08 21:25:52    145s] Start to check current routing status for nets...
[05/08 21:25:52    145s] All nets will be re-routed.
[05/08 21:25:52    145s] End to check current routing status for nets (mem=1595.9M)
[05/08 21:25:52    145s] ### Creating LA Mngr. totSessionCpu=0:02:25 mem=1595.9M
[05/08 21:25:52    145s] ### Creating LA Mngr, finished. totSessionCpu=0:02:25 mem=1595.9M
[05/08 21:25:52    145s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1595.97 MB )
[05/08 21:25:52    145s] (I)       Started Loading and Dumping File ( Curr Mem: 1595.97 MB )
[05/08 21:25:52    145s] (I)       Reading DB...
[05/08 21:25:52    145s] (I)       Read data from FE... (mem=1633.3M)
[05/08 21:25:52    145s] (I)       Read nodes and places... (mem=1633.3M)
[05/08 21:25:52    145s] (I)       Done Read nodes and places (cpu=0.010s, mem=1635.4M)
[05/08 21:25:52    145s] (I)       Read nets... (mem=1635.4M)
[05/08 21:25:52    145s] (I)       Done Read nets (cpu=0.060s, mem=1637.4M)
[05/08 21:25:52    145s] (I)       Done Read data from FE (cpu=0.070s, mem=1637.4M)
[05/08 21:25:52    145s] (I)       before initializing RouteDB syMemory usage = 1601.8 MB
[05/08 21:25:52    145s] (I)       Honor MSV route constraint: false
[05/08 21:25:52    145s] (I)       Maximum routing layer  : 127
[05/08 21:25:52    145s] (I)       Minimum routing layer  : 2
[05/08 21:25:52    145s] (I)       Supply scale factor H  : 1.00
[05/08 21:25:52    145s] (I)       Supply scale factor V  : 1.00
[05/08 21:25:52    145s] (I)       Tracks used by clock wire: 0
[05/08 21:25:52    145s] (I)       Reverse direction      : 
[05/08 21:25:52    145s] (I)       Honor partition pin guides: true
[05/08 21:25:52    145s] (I)       Route selected nets only: false
[05/08 21:25:52    145s] (I)       Route secondary PG pins: false
[05/08 21:25:52    145s] (I)       Second PG max fanout   : 2147483647
[05/08 21:25:52    145s] (I)       Number threads         : 10
[05/08 21:25:52    145s] (I)       Apply function for special wires: true
[05/08 21:25:52    145s] (I)       Layer by layer blockage reading: true
[05/08 21:25:52    145s] (I)       Offset calculation fix : true
[05/08 21:25:52    145s] (I)       Route stripe layer range: 
[05/08 21:25:52    145s] (I)       Honor partition fences : 
[05/08 21:25:52    145s] (I)       Honor partition pin    : 
[05/08 21:25:52    145s] (I)       Honor partition fences with feedthrough: 
[05/08 21:25:52    145s] (I)       Counted 0 PG shapes. We will not process PG shapes layer by layer.
[05/08 21:25:52    145s] (I)       build grid graph
[05/08 21:25:52    145s] (I)       build grid graph start
[05/08 21:25:52    145s] [NR-eGR] Track table information for default rule: 
[05/08 21:25:52    145s] [NR-eGR] METAL1 has no routable track
[05/08 21:25:52    145s] [NR-eGR] METAL2 has single uniform track structure
[05/08 21:25:52    145s] [NR-eGR] METAL3 has single uniform track structure
[05/08 21:25:52    145s] [NR-eGR] METAL4 has single uniform track structure
[05/08 21:25:52    145s] [NR-eGR] METAL5 has single uniform track structure
[05/08 21:25:52    145s] (I)       build grid graph end
[05/08 21:25:52    145s] (I)       ===========================================================================
[05/08 21:25:52    145s] (I)       == Report All Rule Vias ==
[05/08 21:25:52    145s] (I)       ===========================================================================
[05/08 21:25:52    145s] (I)        Via Rule : (Default)
[05/08 21:25:52    145s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/08 21:25:52    145s] (I)       ---------------------------------------------------------------------------
[05/08 21:25:52    145s] (I)        1    1 : via1                        1 : via1                     
[05/08 21:25:52    145s] (I)        2    2 : via2                        2 : via2                     
[05/08 21:25:52    145s] (I)        3    4 : via3                        4 : via3                     
[05/08 21:25:52    145s] (I)        4    6 : via4                        6 : via4                     
[05/08 21:25:52    145s] (I)        5    0 : ---                         0 : ---                      
[05/08 21:25:52    145s] (I)       ===========================================================================
[05/08 21:25:52    145s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1601.80 MB )
[05/08 21:25:52    145s] (I)       Num PG vias on layer 1 : 0
[05/08 21:25:52    145s] (I)       Num PG vias on layer 2 : 0
[05/08 21:25:52    145s] (I)       Num PG vias on layer 3 : 0
[05/08 21:25:52    145s] (I)       Num PG vias on layer 4 : 0
[05/08 21:25:52    145s] (I)       Num PG vias on layer 5 : 0
[05/08 21:25:52    145s] [NR-eGR] Read 0 PG shapes
[05/08 21:25:52    145s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1601.80 MB )
[05/08 21:25:52    145s] [NR-eGR] #Routing Blockages  : 0
[05/08 21:25:52    145s] [NR-eGR] #Instance Blockages : 1155
[05/08 21:25:52    145s] [NR-eGR] #PG Blockages       : 0
[05/08 21:25:52    145s] [NR-eGR] #Bump Blockages     : 0
[05/08 21:25:52    145s] [NR-eGR] #Boundary Blockages : 0
[05/08 21:25:52    145s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/08 21:25:52    145s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 21:25:52    145s] (I)       readDataFromPlaceDB
[05/08 21:25:52    145s] (I)       Read net information..
[05/08 21:25:52    145s] [NR-eGR] Read numTotalNets=13533  numIgnoredNets=0
[05/08 21:25:52    145s] (I)       Read testcase time = 0.000 seconds
[05/08 21:25:52    145s] 
[05/08 21:25:52    145s] (I)       early_global_route_priority property id does not exist.
[05/08 21:25:52    145s] (I)       Start initializing grid graph
[05/08 21:25:52    145s] (I)       End initializing grid graph
[05/08 21:25:52    145s] (I)       Model blockages into capacity
[05/08 21:25:52    145s] (I)       Read Num Blocks=2469  Num Prerouted Wires=0  Num CS=0
[05/08 21:25:52    145s] (I)       Started Modeling ( Curr Mem: 1619.43 MB )
[05/08 21:25:52    145s] (I)       Started Modeling Layer 1 ( Curr Mem: 1619.43 MB )
[05/08 21:25:52    145s] (I)       Started Modeling Layer 2 ( Curr Mem: 1619.43 MB )
[05/08 21:25:52    145s] (I)       Layer 1 (V) : #blockages 877 : #preroutes 0
[05/08 21:25:52    145s] (I)       Finished Modeling Layer 2 ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1631.88 MB )
[05/08 21:25:52    145s] (I)       Started Modeling Layer 3 ( Curr Mem: 1622.79 MB )
[05/08 21:25:52    145s] (I)       Layer 2 (H) : #blockages 580 : #preroutes 0
[05/08 21:25:52    145s] (I)       Finished Modeling Layer 3 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1637.66 MB )
[05/08 21:25:52    145s] (I)       Started Modeling Layer 4 ( Curr Mem: 1624.06 MB )
[05/08 21:25:52    145s] (I)       Layer 3 (V) : #blockages 1012 : #preroutes 0
[05/08 21:25:52    145s] (I)       Finished Modeling Layer 4 ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1635.21 MB )
[05/08 21:25:52    145s] (I)       Started Modeling Layer 5 ( Curr Mem: 1625.29 MB )
[05/08 21:25:52    145s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[05/08 21:25:52    145s] (I)       Finished Modeling Layer 5 ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 1638.34 MB )
[05/08 21:25:52    145s] (I)       Finished Modeling ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1624.63 MB )
[05/08 21:25:52    145s] (I)       Number of ignored nets = 0
[05/08 21:25:52    145s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 21:25:52    145s] (I)       Number of clock nets = 2.  Ignored: No
[05/08 21:25:52    145s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 21:25:52    145s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 21:25:52    145s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 21:25:52    145s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 21:25:52    145s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 21:25:52    145s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 21:25:52    145s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 21:25:52    145s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 21:25:52    145s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1625.8 MB
[05/08 21:25:52    145s] (I)       Ndr track 0 does not exist
[05/08 21:25:52    145s] (I)       Layer1  viaCost=200.00
[05/08 21:25:52    145s] (I)       Layer2  viaCost=100.00
[05/08 21:25:52    145s] (I)       Layer3  viaCost=100.00
[05/08 21:25:52    145s] (I)       Layer4  viaCost=100.00
[05/08 21:25:52    145s] (I)       ---------------------Grid Graph Info--------------------
[05/08 21:25:52    145s] (I)       Routing area        : (0, 0) - (6583240, 6579280)
[05/08 21:25:52    145s] (I)       Core area           : (613800, 613760) - (5970360, 5966240)
[05/08 21:25:52    145s] (I)       Site width          :  1320  (dbu)
[05/08 21:25:52    145s] (I)       Row height          : 10080  (dbu)
[05/08 21:25:52    145s] (I)       GCell width         : 10080  (dbu)
[05/08 21:25:52    145s] (I)       GCell height        : 10080  (dbu)
[05/08 21:25:52    145s] (I)       Grid                :   653   652     5
[05/08 21:25:52    145s] (I)       Layer numbers       :     1     2     3     4     5
[05/08 21:25:52    145s] (I)       Vertical capacity   :     0 10080     0 10080     0
[05/08 21:25:52    145s] (I)       Horizontal capacity :     0     0 10080     0 10080
[05/08 21:25:52    145s] (I)       Default wire width  :   460   560   560   560   560
[05/08 21:25:52    145s] (I)       Default wire space  :   460   560   560   560   560
[05/08 21:25:52    145s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[05/08 21:25:52    145s] (I)       Default pitch size  :   920  1320  1120  1320  1120
[05/08 21:25:52    145s] (I)       First track coord   :     0   660   560   660   560
[05/08 21:25:52    145s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00
[05/08 21:25:52    145s] (I)       Total num of tracks :     0  4987  5874  4987  5874
[05/08 21:25:52    145s] (I)       Num of masks        :     1     1     1     1     1
[05/08 21:25:52    145s] (I)       Num of trim masks   :     0     0     0     0     0
[05/08 21:25:52    145s] (I)       --------------------------------------------------------
[05/08 21:25:52    145s] 
[05/08 21:25:52    145s] [NR-eGR] ============ Routing rule table ============
[05/08 21:25:52    145s] [NR-eGR] Rule id: 0  Nets: 13425 
[05/08 21:25:52    145s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 21:25:52    145s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120
[05/08 21:25:52    145s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:25:52    145s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:25:52    145s] [NR-eGR] ========================================
[05/08 21:25:52    145s] [NR-eGR] 
[05/08 21:25:52    145s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 21:25:52    145s] (I)       blocked tracks on layer2 : = 330718 / 3251524 (10.17%)
[05/08 21:25:52    145s] (I)       blocked tracks on layer3 : = 393000 / 3835722 (10.25%)
[05/08 21:25:52    145s] (I)       blocked tracks on layer4 : = 330058 / 3251524 (10.15%)
[05/08 21:25:52    145s] (I)       blocked tracks on layer5 : = 0 / 3835722 (0.00%)
[05/08 21:25:52    145s] (I)       After initializing earlyGlobalRoute syMemory usage = 1649.6 MB
[05/08 21:25:52    145s] (I)       Finished Loading and Dumping File ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 1649.59 MB )
[05/08 21:25:52    145s] (I)       Started Global Routing ( Curr Mem: 1644.21 MB )
[05/08 21:25:52    145s] (I)       ============= Initialization =============
[05/08 21:25:52    145s] (I)       totalPins=42926  totalGlobalPin=42771 (99.64%)
[05/08 21:25:52    145s] (I)       Started Build MST ( Curr Mem: 1646.92 MB )
[05/08 21:25:52    145s] (I)       Generate topology with 10 threads
[05/08 21:25:52    145s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.01 sec, Curr Mem: 1691.81 MB )
[05/08 21:25:52    145s] (I)       total 2D Cap : 13176187 = (7300031 H, 5876156 V)
[05/08 21:25:52    145s] [NR-eGR] Layer group 1: route 13425 net(s) in layer range [2, 5]
[05/08 21:25:52    145s] (I)       ============  Phase 1a Route ============
[05/08 21:25:52    145s] (I)       Started Phase 1a ( Curr Mem: 1699.31 MB )
[05/08 21:25:52    145s] (I)       Finished Phase 1a ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1703.52 MB )
[05/08 21:25:52    145s] (I)       Usage: 391431 = (192953 H, 198478 V) = (2.64% H, 3.38% V) = (9.725e+05um H, 1.000e+06um V)
[05/08 21:25:52    145s] (I)       
[05/08 21:25:52    145s] (I)       ============  Phase 1b Route ============
[05/08 21:25:52    145s] (I)       Usage: 391431 = (192953 H, 198478 V) = (2.64% H, 3.38% V) = (9.725e+05um H, 1.000e+06um V)
[05/08 21:25:52    145s] (I)       
[05/08 21:25:52    145s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.972812e+06um
[05/08 21:25:52    145s] (I)       ============  Phase 1c Route ============
[05/08 21:25:52    145s] (I)       Usage: 391431 = (192953 H, 198478 V) = (2.64% H, 3.38% V) = (9.725e+05um H, 1.000e+06um V)
[05/08 21:25:52    145s] (I)       
[05/08 21:25:52    145s] (I)       ============  Phase 1d Route ============
[05/08 21:25:52    145s] (I)       Usage: 391431 = (192953 H, 198478 V) = (2.64% H, 3.38% V) = (9.725e+05um H, 1.000e+06um V)
[05/08 21:25:52    145s] (I)       
[05/08 21:25:52    145s] (I)       ============  Phase 1e Route ============
[05/08 21:25:52    145s] (I)       Started Phase 1e ( Curr Mem: 1703.52 MB )
[05/08 21:25:52    145s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1703.52 MB )
[05/08 21:25:52    145s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1703.52 MB )
[05/08 21:25:52    145s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1703.52 MB )
[05/08 21:25:52    145s] (I)       Usage: 391431 = (192953 H, 198478 V) = (2.64% H, 3.38% V) = (9.725e+05um H, 1.000e+06um V)
[05/08 21:25:52    145s] (I)       
[05/08 21:25:52    145s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.972812e+06um
[05/08 21:25:52    145s] [NR-eGR] 
[05/08 21:25:52    146s] (I)       Current Phase 1l[Initialization] ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1676.82 MB )
[05/08 21:25:52    146s] (I)       Run Multi-thread layer assignment with 10 threads
[05/08 21:25:52    146s] (I)       Finished Phase 1l ( CPU: 0.74 sec, Real: 0.13 sec, Curr Mem: 1670.64 MB )
[05/08 21:25:52    146s] (I)       ============  Phase 1l Route ============
[05/08 21:25:52    146s] (I)       
[05/08 21:25:52    146s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 21:25:52    146s] [NR-eGR]                        OverCon            
[05/08 21:25:52    146s] [NR-eGR]                         #Gcell     %Gcell
[05/08 21:25:52    146s] [NR-eGR]       Layer                (1)    OverCon 
[05/08 21:25:52    146s] [NR-eGR] ----------------------------------------------
[05/08 21:25:52    146s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[05/08 21:25:52    146s] [NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[05/08 21:25:52    146s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[05/08 21:25:52    146s] [NR-eGR]  METAL4  (4)         5( 0.00%)   ( 0.00%) 
[05/08 21:25:52    146s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[05/08 21:25:52    146s] [NR-eGR] ----------------------------------------------
[05/08 21:25:52    146s] [NR-eGR] Total                5( 0.00%)   ( 0.00%) 
[05/08 21:25:52    146s] [NR-eGR] 
[05/08 21:25:52    146s] (I)       Finished Global Routing ( CPU: 1.13 sec, Real: 0.47 sec, Curr Mem: 1670.64 MB )
[05/08 21:25:52    146s] (I)       total 2D Cap : 13183793 = (7304342 H, 5879451 V)
[05/08 21:25:52    146s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/08 21:25:52    146s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/08 21:25:52    146s] (I)       ============= track Assignment ============
[05/08 21:25:52    146s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1669.73 MB )
[05/08 21:25:52    146s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1660.61 MB )
[05/08 21:25:52    146s] (I)       Started Greedy Track Assignment ( Curr Mem: 1660.61 MB )
[05/08 21:25:52    146s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer6, numCutBoxes=0)
[05/08 21:25:52    146s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1661.23 MB )
[05/08 21:25:52    146s] (I)       Run Multi-thread track assignment
[05/08 21:25:53    147s] (I)       Finished Greedy Track Assignment ( CPU: 0.79 sec, Real: 0.13 sec, Curr Mem: 1666.28 MB )
[05/08 21:25:53    147s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:25:53    147s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 42814
[05/08 21:25:53    147s] [NR-eGR] METAL2  (2V) length: 8.381795e+05um, number of vias: 64984
[05/08 21:25:53    147s] [NR-eGR] METAL3  (3H) length: 9.134381e+05um, number of vias: 949
[05/08 21:25:53    147s] [NR-eGR] METAL4  (4V) length: 1.776161e+05um, number of vias: 229
[05/08 21:25:53    147s] [NR-eGR] METAL5  (5H) length: 6.363984e+04um, number of vias: 0
[05/08 21:25:53    147s] [NR-eGR] Total length: 1.992874e+06um, number of vias: 108976
[05/08 21:25:53    147s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:25:53    147s] [NR-eGR] Total eGR-routed clock nets wire length: 1.650853e+04um 
[05/08 21:25:53    147s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:25:53    147s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.53 sec, Real: 1.18 sec, Curr Mem: 1663.17 MB )
[05/08 21:25:53    147s] Extraction called for design 'CHIP' of instances=12483 and nets=14206 using extraction engine 'preRoute' .
[05/08 21:25:53    147s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 21:25:53    147s] Type 'man IMPEXT-3530' for more detail.
[05/08 21:25:53    147s] PreRoute RC Extraction called for design CHIP.
[05/08 21:25:53    147s] RC Extraction called in multi-corner(1) mode.
[05/08 21:25:53    147s] RCMode: PreRoute
[05/08 21:25:53    147s]       RC Corner Indexes            0   
[05/08 21:25:53    147s] Capacitance Scaling Factor   : 1.00000 
[05/08 21:25:53    147s] Resistance Scaling Factor    : 1.00000 
[05/08 21:25:53    147s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 21:25:53    147s] Clock Res. Scaling Factor    : 1.00000 
[05/08 21:25:53    147s] Shrink Factor                : 1.00000
[05/08 21:25:53    147s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 21:25:53    147s] Using capacitance table file ...
[05/08 21:25:53    147s] LayerId::1 widthSet size::4
[05/08 21:25:53    147s] LayerId::2 widthSet size::4
[05/08 21:25:53    147s] LayerId::3 widthSet size::4
[05/08 21:25:53    147s] LayerId::4 widthSet size::4
[05/08 21:25:53    147s] LayerId::5 widthSet size::3
[05/08 21:25:53    147s] Updating RC grid for preRoute extraction ...
[05/08 21:25:53    147s] Initializing multi-corner capacitance tables ... 
[05/08 21:25:53    147s] Initializing multi-corner resistance tables ...
[05/08 21:25:53    148s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1663.172M)
[05/08 21:25:53    148s] Effort level <high> specified for reg2reg path_group
[05/08 21:25:53    149s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1829.5M
[05/08 21:25:53    149s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1829.5M
[05/08 21:25:53    149s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.038, MEM:1839.8M
[05/08 21:25:53    149s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.063, MEM:1839.8M
[05/08 21:25:53    149s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1839.8M
[05/08 21:25:53    149s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1831.5M
[05/08 21:25:53    149s] Starting delay calculation for Setup views
[05/08 21:25:53    149s] #################################################################################
[05/08 21:25:53    149s] # Design Stage: PreRoute
[05/08 21:25:53    149s] # Design Name: CHIP
[05/08 21:25:53    149s] # Design Mode: 90nm
[05/08 21:25:53    149s] # Analysis Mode: MMMC Non-OCV 
[05/08 21:25:53    149s] # Parasitics Mode: No SPEF/RCDB
[05/08 21:25:53    149s] # Signoff Settings: SI Off 
[05/08 21:25:53    149s] #################################################################################
[05/08 21:25:53    149s] Topological Sorting (REAL = 0:00:00.0, MEM = 1826.1M, InitMEM = 1823.1M)
[05/08 21:25:53    149s] Calculate delays in Single mode...
[05/08 21:25:53    149s] Start delay calculation (fullDC) (10 T). (MEM=1826.06)
[05/08 21:25:54    150s] siFlow : Timing analysis mode is single, using late cdB files
[05/08 21:25:54    150s] AAE_INFO: Cdb files are: 
[05/08 21:25:54    150s]  	../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB
[05/08 21:25:54    150s]  
[05/08 21:25:54    150s] Start AAE Lib Loading. (MEM=1842.4)
[05/08 21:25:54    150s] End AAE Lib Loading. (MEM=1862.19 CPU=0:00:00.4 Real=0:00:00.0)
[05/08 21:25:54    150s] End AAE Lib Interpolated Model. (MEM=1862.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:25:54    150s] First Iteration Infinite Tw... 
[05/08 21:25:55    151s] **WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973gvwc' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 21:25:55    151s] Type 'man IMPESI-3086' for more detail.
[05/08 21:25:55    152s] **WARN: (IMPESI-3086):	The cell 'PDO12CDG' does not have characterized noise model(s) for 'tpz973gvwc' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 21:25:55    152s] Type 'man IMPESI-3086' for more detail.
[05/08 21:25:55    156s] Total number of fetched objects 13536
[05/08 21:25:55    156s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/08 21:25:55    156s] End delay calculation. (MEM=1945.93 CPU=0:00:05.1 REAL=0:00:00.0)
[05/08 21:25:55    157s] End delay calculation (fullDC). (MEM=1856.39 CPU=0:00:07.5 REAL=0:00:02.0)
[05/08 21:25:55    157s] *** CDM Built up (cpu=0:00:07.6  real=0:00:02.0  mem= 1856.4M) ***
[05/08 21:25:56    157s] *** Done Building Timing Graph (cpu=0:00:08.5 real=0:00:03.0 totSessionCpu=0:02:38 mem=1954.3M)
[05/08 21:25:58    159s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -28.028 | -8.427  | -28.028 |
|           TNS (ns):| -9918.6 | -1923.9 | -9918.6 |
|    Violating Paths:|   720   |   348   |   720   |
|          All Paths:|  1454   |   695   |  1107   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    161 (161)     |   -3.266   |    204 (204)     |
|   max_tran     |    105 (1394)    |  -39.643   |    147 (1436)    |
|   max_fanout   |      1 (1)       |    -328    |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.770%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[05/08 21:25:58    159s] Total CPU time: 14.94 sec
[05/08 21:25:58    159s] Total Real time: 7.0 sec
[05/08 21:25:58    159s] Total Memory Usage: 1981.582031 Mbytes
[05/08 21:25:58    159s] 
[05/08 21:25:58    159s] =============================================================================================
[05/08 21:25:58    159s]  Final TAT Report for timeDesign
[05/08 21:25:58    159s] =============================================================================================
[05/08 21:25:58    159s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 21:25:58    159s] ---------------------------------------------------------------------------------------------
[05/08 21:25:58    159s] [ TimingUpdate           ]      1   0:00:00.1  (   2.1 % )     0:00:02.3 /  0:00:08.5    3.7
[05/08 21:25:58    159s] [ FullDelayCalc          ]      1   0:00:02.1  (  34.8 % )     0:00:02.1 /  0:00:07.7    3.6
[05/08 21:25:58    159s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 21:25:58    159s] [ TimingReport           ]      2   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.2    2.8
[05/08 21:25:58    159s] [ DrvReport              ]      1   0:00:01.6  (  26.8 % )     0:00:01.6 /  0:00:01.3    0.8
[05/08 21:25:58    159s] [ MISC                   ]          0:00:02.2  (  35.2 % )     0:00:02.2 /  0:00:04.6    2.1
[05/08 21:25:58    159s] ---------------------------------------------------------------------------------------------
[05/08 21:25:58    159s]  timeDesign TOTAL                   0:00:06.1  ( 100.0 % )     0:00:06.1 /  0:00:14.6    2.4
[05/08 21:25:58    159s] ---------------------------------------------------------------------------------------------
[05/08 21:25:58    159s] 
[05/08 21:25:58    159s] Info: pop threads available for lower-level modules during optimization.
[05/08 21:26:03    160s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[05/08 21:26:03    160s] <CMD> optDesign -preCTS
[05/08 21:26:03    160s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1448.4M, totSessionCpu=0:02:41 **
[05/08 21:26:03    160s] Executing: place_opt_design -opt
[05/08 21:26:03    160s] **ERROR: (IMPSP-9537):	'setPlaceMode -place_design_floorplan_mode true' is not supported in place_opt_design. Please use place_design instead.<CMD> setPlaceMode -place_design_floorplan_mode false
[05/08 21:26:19    162s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[05/08 21:26:19    162s] <CMD> optDesign -preCTS
[05/08 21:26:19    162s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1448.4M, totSessionCpu=0:02:43 **
[05/08 21:26:19    162s] Executing: place_opt_design -opt
[05/08 21:26:19    162s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/08 21:26:19    162s] *** Starting GigaPlace ***
[05/08 21:26:19    162s] **INFO: user set placement options
[05/08 21:26:19    162s] setPlaceMode -place_design_floorplan_mode false -place_detail_check_route false -place_detail_preserve_routing true -place_detail_remove_affected_routing false -place_detail_swap_eeq_cells false -place_global_clock_gate_aware true -place_global_ignore_scan true -place_global_ignore_spare false -place_global_max_density 0.1 -place_global_module_aware_spare false -place_global_place_io_pins false -place_global_reorder_scan true -powerDriven false -timingDriven true
[05/08 21:26:19    162s] **INFO: user set opt options
[05/08 21:26:19    162s] setOptMode -fixCap true -fixFanoutLoad true -fixTran true
[05/08 21:26:19    162s] #optDebug: fT-E <X 2 3 1 0>
[05/08 21:26:19    162s] OPERPROF: Starting DPlace-Init at level 1, MEM:1981.2M
[05/08 21:26:19    162s] #spOpts: VtWidth mergeVia=F 
[05/08 21:26:19    162s] All LLGs are deleted
[05/08 21:26:19    162s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1984.7M
[05/08 21:26:19    162s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1984.8M
[05/08 21:26:19    162s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1985.3M
[05/08 21:26:19    162s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1985.3M
[05/08 21:26:19    162s] Core basic site is tsm3site
[05/08 21:26:19    162s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 21:26:19    162s] SiteArray: use 8,699,904 bytes
[05/08 21:26:19    162s] SiteArray: current memory after site array memory allocation 1993.6M
[05/08 21:26:19    162s] SiteArray: FP blocked sites are writable
[05/08 21:26:19    162s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 21:26:19    162s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1995.1M
[05/08 21:26:19    162s] Process 0 wires and vias for routing blockage analysis
[05/08 21:26:19    162s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.006, MEM:1995.9M
[05/08 21:26:19    162s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.140, REAL:0.093, MEM:1995.9M
[05/08 21:26:19    162s] OPERPROF:     Starting CMU at level 3, MEM:1995.9M
[05/08 21:26:19    162s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:1996.0M
[05/08 21:26:19    162s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.126, MEM:1996.0M
[05/08 21:26:19    162s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1996.0MB).
[05/08 21:26:19    162s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.181, MEM:1996.0M
[05/08 21:26:19    162s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1994.1M
[05/08 21:26:19    162s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1985.8M
[05/08 21:26:19    162s] All LLGs are deleted
[05/08 21:26:19    162s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1979.4M
[05/08 21:26:19    162s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1979.4M
[05/08 21:26:19    162s] VSMManager cleared!
[05/08 21:26:19    162s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1448.8M, totSessionCpu=0:02:43 **
[05/08 21:26:20    162s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/08 21:26:20    162s] GigaOpt running with 10 threads.
[05/08 21:26:20    162s] Info: 10 threads available for lower-level modules during optimization.
[05/08 21:26:20    162s] OPERPROF: Starting DPlace-Init at level 1, MEM:1979.4M
[05/08 21:26:20    162s] #spOpts: VtWidth minPadR=1.1 mergeVia=F 
[05/08 21:26:20    162s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1979.4M
[05/08 21:26:20    162s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1979.4M
[05/08 21:26:20    162s] Core basic site is tsm3site
[05/08 21:26:20    163s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 21:26:20    163s] SiteArray: use 8,699,904 bytes
[05/08 21:26:20    163s] SiteArray: current memory after site array memory allocation 1987.7M
[05/08 21:26:20    163s] SiteArray: FP blocked sites are writable
[05/08 21:26:20    163s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 21:26:20    163s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1989.7M
[05/08 21:26:20    163s] Process 0 wires and vias for routing blockage analysis
[05/08 21:26:20    163s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.007, MEM:1990.0M
[05/08 21:26:20    163s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.160, REAL:0.094, MEM:1990.0M
[05/08 21:26:20    163s] OPERPROF:     Starting CMU at level 3, MEM:1990.0M
[05/08 21:26:20    163s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1990.0M
[05/08 21:26:20    163s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.123, MEM:1990.0M
[05/08 21:26:20    163s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1990.0MB).
[05/08 21:26:20    163s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.175, MEM:1990.0M
[05/08 21:26:20    163s] Creating Cell Server ...(0, 0, 0, 0)
[05/08 21:26:20    163s] Summary for sequential cells identification: 
[05/08 21:26:20    163s]   Identified SBFF number: 116
[05/08 21:26:20    163s]   Identified MBFF number: 0
[05/08 21:26:20    163s]   Identified SB Latch number: 0
[05/08 21:26:20    163s]   Identified MB Latch number: 0
[05/08 21:26:20    163s]   Not identified SBFF number: 24
[05/08 21:26:20    163s]   Not identified MBFF number: 0
[05/08 21:26:20    163s]   Not identified SB Latch number: 0
[05/08 21:26:20    163s]   Not identified MB Latch number: 0
[05/08 21:26:20    163s]   Number of sequential cells which are not FFs: 46
[05/08 21:26:20    163s]  Visiting view : av_func_mode_max
[05/08 21:26:20    163s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000) with rcCorner = 0
[05/08 21:26:20    163s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[05/08 21:26:20    163s]  Visiting view : av_func_mode_min
[05/08 21:26:20    163s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000) with rcCorner = 0
[05/08 21:26:20    163s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[05/08 21:26:20    163s]  Setting StdDelay to 52.40
[05/08 21:26:20    163s] Creating Cell Server, finished. 
[05/08 21:26:20    163s] 
[05/08 21:26:20    163s] 
[05/08 21:26:20    163s] Creating Lib Analyzer ...
[05/08 21:26:20    163s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[05/08 21:26:20    163s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/08 21:26:20    163s] Total number of usable buffers from Lib Analyzer: 18 ( CLKBUFXL CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/08 21:26:20    163s] Total number of usable inverters from Lib Analyzer: 18 ( INVXL INVX1 INVX2 CLKINVXL CLKINVX3 CLKINVX2 CLKINVX1 INVX4 INVX3 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/08 21:26:20    163s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[05/08 21:26:20    163s] 
[05/08 21:26:25    168s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:49 mem=1995.5M
[05/08 21:26:25    168s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:49 mem=1995.5M
[05/08 21:26:25    168s] Creating Lib Analyzer, finished. 
[05/08 21:26:25    168s] #optDebug: fT-S <1 2 3 1 0>
[05/08 21:26:26    169s] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1462.5M, totSessionCpu=0:02:49 **
[05/08 21:26:26    169s] *** optDesign -preCTS ***
[05/08 21:26:26    169s] DRC Margin: user margin 0.0; extra margin 0.2
[05/08 21:26:26    169s] Setup Target Slack: user slack 0; extra slack 0.0
[05/08 21:26:26    169s] Hold Target Slack: user slack 0
[05/08 21:26:26    169s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2000.2M
[05/08 21:26:26    169s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.098, MEM:2000.2M
[05/08 21:26:26    169s] Deleting Cell Server ...
[05/08 21:26:26    169s] Deleting Lib Analyzer.
[05/08 21:26:26    169s] Multi-VT timing optimization disabled based on library information.
[05/08 21:26:26    169s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/08 21:26:26    169s] Creating Cell Server ...(0, 0, 0, 0)
[05/08 21:26:26    169s] Summary for sequential cells identification: 
[05/08 21:26:26    169s]   Identified SBFF number: 116
[05/08 21:26:26    169s]   Identified MBFF number: 0
[05/08 21:26:26    169s]   Identified SB Latch number: 0
[05/08 21:26:26    169s]   Identified MB Latch number: 0
[05/08 21:26:26    169s]   Not identified SBFF number: 24
[05/08 21:26:26    169s]   Not identified MBFF number: 0
[05/08 21:26:26    169s]   Not identified SB Latch number: 0
[05/08 21:26:26    169s]   Not identified MB Latch number: 0
[05/08 21:26:26    169s]   Number of sequential cells which are not FFs: 46
[05/08 21:26:26    169s]  Visiting view : av_func_mode_max
[05/08 21:26:26    169s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000) with rcCorner = 0
[05/08 21:26:26    169s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[05/08 21:26:26    169s]  Visiting view : av_func_mode_min
[05/08 21:26:26    169s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000) with rcCorner = 0
[05/08 21:26:26    169s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[05/08 21:26:26    169s]  Setting StdDelay to 52.40
[05/08 21:26:26    169s] Creating Cell Server, finished. 
[05/08 21:26:26    169s] 
[05/08 21:26:26    169s] Deleting Cell Server ...
[05/08 21:26:26    169s] 
[05/08 21:26:26    169s] Creating Lib Analyzer ...
[05/08 21:26:26    169s] Creating Cell Server ...(0, 0, 0, 0)
[05/08 21:26:26    169s] Summary for sequential cells identification: 
[05/08 21:26:26    169s]   Identified SBFF number: 116
[05/08 21:26:26    169s]   Identified MBFF number: 0
[05/08 21:26:26    169s]   Identified SB Latch number: 0
[05/08 21:26:26    169s]   Identified MB Latch number: 0
[05/08 21:26:26    169s]   Not identified SBFF number: 24
[05/08 21:26:26    169s]   Not identified MBFF number: 0
[05/08 21:26:26    169s]   Not identified SB Latch number: 0
[05/08 21:26:26    169s]   Not identified MB Latch number: 0
[05/08 21:26:26    169s]   Number of sequential cells which are not FFs: 46
[05/08 21:26:26    169s]  Visiting view : av_func_mode_max
[05/08 21:26:26    169s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000) with rcCorner = 0
[05/08 21:26:26    169s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[05/08 21:26:26    169s]  Visiting view : av_func_mode_min
[05/08 21:26:26    169s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000) with rcCorner = 0
[05/08 21:26:26    169s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[05/08 21:26:26    169s]  Setting StdDelay to 52.40
[05/08 21:26:26    169s] Creating Cell Server, finished. 
[05/08 21:26:26    169s] 
[05/08 21:26:26    169s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[05/08 21:26:26    169s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/08 21:26:26    169s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/08 21:26:26    169s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/08 21:26:26    169s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[05/08 21:26:26    169s] 
[05/08 21:26:30    173s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:54 mem=1995.3M
[05/08 21:26:30    173s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:54 mem=1995.3M
[05/08 21:26:30    173s] Creating Lib Analyzer, finished. 
[05/08 21:26:30    173s] All LLGs are deleted
[05/08 21:26:30    173s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1995.3M
[05/08 21:26:30    173s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1987.0M
[05/08 21:26:30    173s] ### Creating LA Mngr. totSessionCpu=0:02:54 mem=1980.5M
[05/08 21:26:30    173s] ### Creating LA Mngr, finished. totSessionCpu=0:02:54 mem=1980.5M
[05/08 21:26:30    173s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1980.54 MB )
[05/08 21:26:30    173s] (I)       Started Loading and Dumping File ( Curr Mem: 1980.54 MB )
[05/08 21:26:30    173s] (I)       Reading DB...
[05/08 21:26:30    173s] (I)       Read data from FE... (mem=2012.0M)
[05/08 21:26:30    173s] (I)       Read nodes and places... (mem=2012.0M)
[05/08 21:26:30    173s] (I)       Number of ignored instance 0
[05/08 21:26:30    173s] (I)       Number of inbound cells 148
[05/08 21:26:30    173s] (I)       numMoveCells=12335, numMacros=148  numPads=108  numMultiRowHeightInsts=0
[05/08 21:26:30    173s] (I)       cell height: 10080, count: 12335
[05/08 21:26:30    173s] (I)       Done Read nodes and places (cpu=0.020s, mem=2015.2M)
[05/08 21:26:30    173s] (I)       Read nets... (mem=2015.2M)
[05/08 21:26:30    173s] (I)       numNets=13533  ignoredNets=0
[05/08 21:26:30    173s] (I)       Done Read nets (cpu=0.040s, mem=2018.5M)
[05/08 21:26:30    173s] (I)       Read rows... (mem=2018.5M)
[05/08 21:26:30    173s] (I)       Done Read rows (cpu=0.000s, mem=2018.5M)
[05/08 21:26:30    173s] (I)       Identified Clock instances: Flop 348, Clock buffer/inverter 1, Gate 0, Logic 0
[05/08 21:26:30    173s] (I)       Read module constraints... (mem=2018.5M)
[05/08 21:26:30    173s] (I)       Done Read module constraints (cpu=0.000s, mem=2018.5M)
[05/08 21:26:30    173s] (I)       Done Read data from FE (cpu=0.070s, mem=2018.5M)
[05/08 21:26:30    173s] (I)       before initializing RouteDB syMemory usage = 1986.7 MB
[05/08 21:26:30    173s] (I)       Honor MSV route constraint: false
[05/08 21:26:30    173s] (I)       Maximum routing layer  : 127
[05/08 21:26:30    173s] (I)       Minimum routing layer  : 2
[05/08 21:26:30    173s] (I)       Supply scale factor H  : 1.00
[05/08 21:26:30    173s] (I)       Supply scale factor V  : 1.00
[05/08 21:26:30    173s] (I)       Tracks used by clock wire: 0
[05/08 21:26:30    173s] (I)       Reverse direction      : 
[05/08 21:26:30    173s] (I)       Honor partition pin guides: true
[05/08 21:26:30    173s] (I)       Route selected nets only: false
[05/08 21:26:30    173s] (I)       Route secondary PG pins: false
[05/08 21:26:30    173s] (I)       Second PG max fanout   : 2147483647
[05/08 21:26:30    173s] (I)       Buffering-aware routing: true
[05/08 21:26:30    173s] (I)       Spread congestion away from blockages: true
[05/08 21:26:30    173s] (I)       Number threads         : 10
[05/08 21:26:30    173s] (I)       Overflow penalty cost  : 10
[05/08 21:26:30    173s] (I)       punchThroughDistance   : 10000.00
[05/08 21:26:30    173s] (I)       source-to-sink ratio   : 0.30
[05/08 21:26:30    173s] (I)       Apply function for special wires: true
[05/08 21:26:30    173s] (I)       Layer by layer blockage reading: true
[05/08 21:26:30    173s] (I)       Offset calculation fix : true
[05/08 21:26:30    173s] (I)       Route stripe layer range: 
[05/08 21:26:30    173s] (I)       Honor partition fences : 
[05/08 21:26:30    173s] (I)       Honor partition pin    : 
[05/08 21:26:30    173s] (I)       Honor partition fences with feedthrough: 
[05/08 21:26:30    173s] (I)       Counted 0 PG shapes. We will not process PG shapes layer by layer.
[05/08 21:26:30    173s] (I)       build grid graph
[05/08 21:26:30    173s] (I)       build grid graph start
[05/08 21:26:30    173s] [NR-eGR] Track table information for default rule: 
[05/08 21:26:30    173s] [NR-eGR] METAL1 has no routable track
[05/08 21:26:30    173s] [NR-eGR] METAL2 has single uniform track structure
[05/08 21:26:30    173s] [NR-eGR] METAL3 has single uniform track structure
[05/08 21:26:30    173s] [NR-eGR] METAL4 has single uniform track structure
[05/08 21:26:30    173s] [NR-eGR] METAL5 has single uniform track structure
[05/08 21:26:30    173s] (I)       build grid graph end
[05/08 21:26:30    173s] (I)       ===========================================================================
[05/08 21:26:30    173s] (I)       == Report All Rule Vias ==
[05/08 21:26:30    173s] (I)       ===========================================================================
[05/08 21:26:30    173s] (I)        Via Rule : (Default)
[05/08 21:26:30    173s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/08 21:26:30    173s] (I)       ---------------------------------------------------------------------------
[05/08 21:26:30    173s] (I)        1    1 : via1                        1 : via1                     
[05/08 21:26:30    173s] (I)        2    2 : via2                        2 : via2                     
[05/08 21:26:30    173s] (I)        3    4 : via3                        4 : via3                     
[05/08 21:26:30    173s] (I)        4    6 : via4                        6 : via4                     
[05/08 21:26:30    173s] (I)        5    0 : ---                         0 : ---                      
[05/08 21:26:30    173s] (I)       ===========================================================================
[05/08 21:26:30    173s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1986.71 MB )
[05/08 21:26:30    173s] (I)       Num PG vias on layer 1 : 0
[05/08 21:26:30    173s] (I)       Num PG vias on layer 2 : 0
[05/08 21:26:30    173s] (I)       Num PG vias on layer 3 : 0
[05/08 21:26:30    173s] (I)       Num PG vias on layer 4 : 0
[05/08 21:26:30    173s] (I)       Num PG vias on layer 5 : 0
[05/08 21:26:30    173s] [NR-eGR] Read 0 PG shapes
[05/08 21:26:30    173s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1986.71 MB )
[05/08 21:26:30    173s] [NR-eGR] #Routing Blockages  : 0
[05/08 21:26:30    173s] [NR-eGR] #Instance Blockages : 1155
[05/08 21:26:30    173s] [NR-eGR] #PG Blockages       : 0
[05/08 21:26:30    173s] [NR-eGR] #Bump Blockages     : 0
[05/08 21:26:30    173s] [NR-eGR] #Boundary Blockages : 0
[05/08 21:26:30    173s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/08 21:26:30    173s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 21:26:30    173s] (I)       readDataFromPlaceDB
[05/08 21:26:30    173s] (I)       Read net information..
[05/08 21:26:30    173s] [NR-eGR] Read numTotalNets=13533  numIgnoredNets=0
[05/08 21:26:30    173s] (I)       Read testcase time = 0.010 seconds
[05/08 21:26:30    173s] 
[05/08 21:26:30    173s] (I)       early_global_route_priority property id does not exist.
[05/08 21:26:30    173s] (I)       Start initializing grid graph
[05/08 21:26:30    173s] (I)       End initializing grid graph
[05/08 21:26:30    173s] (I)       Model blockages into capacity
[05/08 21:26:30    173s] (I)       Read Num Blocks=2469  Num Prerouted Wires=0  Num CS=0
[05/08 21:26:30    173s] (I)       Started Modeling ( Curr Mem: 2003.29 MB )
[05/08 21:26:30    173s] (I)       Started Modeling Layer 1 ( Curr Mem: 2003.29 MB )
[05/08 21:26:30    173s] (I)       Started Modeling Layer 2 ( Curr Mem: 2003.29 MB )
[05/08 21:26:31    174s] (I)       Layer 1 (V) : #blockages 877 : #preroutes 0
[05/08 21:26:31    174s] (I)       Finished Modeling Layer 2 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2015.12 MB )
[05/08 21:26:31    174s] (I)       Started Modeling Layer 3 ( Curr Mem: 2008.22 MB )
[05/08 21:26:31    174s] (I)       Layer 2 (H) : #blockages 580 : #preroutes 0
[05/08 21:26:31    174s] (I)       Finished Modeling Layer 3 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2022.71 MB )
[05/08 21:26:31    174s] (I)       Started Modeling Layer 4 ( Curr Mem: 2006.71 MB )
[05/08 21:26:31    174s] (I)       Layer 3 (V) : #blockages 1012 : #preroutes 0
[05/08 21:26:31    174s] (I)       Finished Modeling Layer 4 ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2017.50 MB )
[05/08 21:26:31    174s] (I)       Started Modeling Layer 5 ( Curr Mem: 2005.71 MB )
[05/08 21:26:31    174s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[05/08 21:26:31    174s] (I)       Finished Modeling Layer 5 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2018.69 MB )
[05/08 21:26:31    174s] (I)       Finished Modeling ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 2006.86 MB )
[05/08 21:26:31    174s] (I)       Number of ignored nets = 0
[05/08 21:26:31    174s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 21:26:31    174s] (I)       Number of clock nets = 2.  Ignored: No
[05/08 21:26:31    174s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 21:26:31    174s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 21:26:31    174s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 21:26:31    174s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 21:26:31    174s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 21:26:31    174s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 21:26:31    174s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 21:26:31    174s] (I)       Constructing bin map
[05/08 21:26:31    174s] (I)       Initialize bin information with width=20160 height=20160
[05/08 21:26:31    174s] (I)       Done constructing bin map
[05/08 21:26:31    174s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 21:26:31    174s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2010.9 MB
[05/08 21:26:31    174s] (I)       Ndr track 0 does not exist
[05/08 21:26:31    174s] (I)       Layer1  viaCost=200.00
[05/08 21:26:31    174s] (I)       Layer2  viaCost=100.00
[05/08 21:26:31    174s] (I)       Layer3  viaCost=100.00
[05/08 21:26:31    174s] (I)       Layer4  viaCost=100.00
[05/08 21:26:31    174s] (I)       ---------------------Grid Graph Info--------------------
[05/08 21:26:31    174s] (I)       Routing area        : (0, 0) - (6583240, 6579280)
[05/08 21:26:31    174s] (I)       Core area           : (613800, 613760) - (5970360, 5966240)
[05/08 21:26:31    174s] (I)       Site width          :  1320  (dbu)
[05/08 21:26:31    174s] (I)       Row height          : 10080  (dbu)
[05/08 21:26:31    174s] (I)       GCell width         : 10080  (dbu)
[05/08 21:26:31    174s] (I)       GCell height        : 10080  (dbu)
[05/08 21:26:31    174s] (I)       Grid                :   653   652     5
[05/08 21:26:31    174s] (I)       Layer numbers       :     1     2     3     4     5
[05/08 21:26:31    174s] (I)       Vertical capacity   :     0 10080     0 10080     0
[05/08 21:26:31    174s] (I)       Horizontal capacity :     0     0 10080     0 10080
[05/08 21:26:31    174s] (I)       Default wire width  :   460   560   560   560   560
[05/08 21:26:31    174s] (I)       Default wire space  :   460   560   560   560   560
[05/08 21:26:31    174s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[05/08 21:26:31    174s] (I)       Default pitch size  :   920  1320  1120  1320  1120
[05/08 21:26:31    174s] (I)       First track coord   :     0   660   560   660   560
[05/08 21:26:31    174s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00
[05/08 21:26:31    174s] (I)       Total num of tracks :     0  4987  5874  4987  5874
[05/08 21:26:31    174s] (I)       Num of masks        :     1     1     1     1     1
[05/08 21:26:31    174s] (I)       Num of trim masks   :     0     0     0     0     0
[05/08 21:26:31    174s] (I)       --------------------------------------------------------
[05/08 21:26:31    174s] 
[05/08 21:26:31    174s] [NR-eGR] ============ Routing rule table ============
[05/08 21:26:31    174s] [NR-eGR] Rule id: 0  Nets: 13425 
[05/08 21:26:31    174s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 21:26:31    174s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120
[05/08 21:26:31    174s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:26:31    174s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:26:31    174s] [NR-eGR] ========================================
[05/08 21:26:31    174s] [NR-eGR] 
[05/08 21:26:31    174s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 21:26:31    174s] (I)       blocked tracks on layer2 : = 330718 / 3251524 (10.17%)
[05/08 21:26:31    174s] (I)       blocked tracks on layer3 : = 393000 / 3835722 (10.25%)
[05/08 21:26:31    174s] (I)       blocked tracks on layer4 : = 330058 / 3251524 (10.15%)
[05/08 21:26:31    174s] (I)       blocked tracks on layer5 : = 0 / 3835722 (0.00%)
[05/08 21:26:31    174s] (I)       After initializing earlyGlobalRoute syMemory usage = 2038.5 MB
[05/08 21:26:31    174s] (I)       Finished Loading and Dumping File ( CPU: 0.37 sec, Real: 0.38 sec, Curr Mem: 2038.49 MB )
[05/08 21:26:31    174s] (I)       Started Global Routing ( Curr Mem: 2019.71 MB )
[05/08 21:26:31    174s] (I)       ============= Initialization =============
[05/08 21:26:31    174s] (I)       totalPins=42926  totalGlobalPin=42771 (99.64%)
[05/08 21:26:31    174s] (I)       Started Build MST ( Curr Mem: 2015.18 MB )
[05/08 21:26:31    174s] (I)       Generate topology with 10 threads
[05/08 21:26:31    174s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.01 sec, Curr Mem: 2058.71 MB )
[05/08 21:26:31    174s] (I)       total 2D Cap : 13176187 = (7300031 H, 5876156 V)
[05/08 21:26:31    174s] (I)       #blocked areas for congestion spreading : 4
[05/08 21:26:31    174s] [NR-eGR] Layer group 1: route 13425 net(s) in layer range [2, 5]
[05/08 21:26:31    174s] (I)       ============  Phase 1a Route ============
[05/08 21:26:31    174s] (I)       Started Phase 1a ( Curr Mem: 2034.22 MB )
[05/08 21:26:31    174s] (I)       Finished Phase 1a ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2039.12 MB )
[05/08 21:26:31    174s] (I)       Usage: 393492 = (195504 H, 197988 V) = (2.68% H, 3.37% V) = (9.853e+05um H, 9.979e+05um V)
[05/08 21:26:31    174s] (I)       
[05/08 21:26:31    174s] (I)       ============  Phase 1b Route ============
[05/08 21:26:31    174s] (I)       Usage: 393492 = (195504 H, 197988 V) = (2.68% H, 3.37% V) = (9.853e+05um H, 9.979e+05um V)
[05/08 21:26:31    174s] (I)       
[05/08 21:26:31    174s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.983200e+06um
[05/08 21:26:31    174s] (I)       ============  Phase 1c Route ============
[05/08 21:26:31    174s] (I)       Usage: 393492 = (195504 H, 197988 V) = (2.68% H, 3.37% V) = (9.853e+05um H, 9.979e+05um V)
[05/08 21:26:31    174s] (I)       
[05/08 21:26:31    174s] (I)       ============  Phase 1d Route ============
[05/08 21:26:31    174s] (I)       Usage: 393492 = (195504 H, 197988 V) = (2.68% H, 3.37% V) = (9.853e+05um H, 9.979e+05um V)
[05/08 21:26:31    174s] (I)       
[05/08 21:26:31    174s] (I)       ============  Phase 1e Route ============
[05/08 21:26:31    174s] (I)       Started Phase 1e ( Curr Mem: 2039.12 MB )
[05/08 21:26:31    174s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2039.12 MB )
[05/08 21:26:31    174s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2039.12 MB )
[05/08 21:26:31    174s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 2039.12 MB )
[05/08 21:26:31    174s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2039.12 MB )
[05/08 21:26:31    174s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2039.12 MB )
[05/08 21:26:31    174s] (I)       Usage: 393492 = (195504 H, 197988 V) = (2.68% H, 3.37% V) = (9.853e+05um H, 9.979e+05um V)
[05/08 21:26:31    174s] (I)       
[05/08 21:26:31    174s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.983200e+06um
[05/08 21:26:31    174s] [NR-eGR] 
[05/08 21:26:31    174s] (I)       Current Phase 1l[Initialization] ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2013.14 MB )
[05/08 21:26:31    174s] (I)       Run Multi-thread layer assignment with 10 threads
[05/08 21:26:31    175s] (I)       Finished Phase 1l ( CPU: 0.81 sec, Real: 0.14 sec, Curr Mem: 2008.24 MB )
[05/08 21:26:31    175s] (I)       ============  Phase 1l Route ============
[05/08 21:26:31    175s] (I)       
[05/08 21:26:31    175s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 21:26:31    175s] [NR-eGR]                        OverCon            
[05/08 21:26:31    175s] [NR-eGR]                         #Gcell     %Gcell
[05/08 21:26:31    175s] [NR-eGR]       Layer                (0)    OverCon 
[05/08 21:26:31    175s] [NR-eGR] ----------------------------------------------
[05/08 21:26:31    175s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[05/08 21:26:31    175s] [NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[05/08 21:26:31    175s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[05/08 21:26:31    175s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[05/08 21:26:31    175s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[05/08 21:26:31    175s] [NR-eGR] ----------------------------------------------
[05/08 21:26:31    175s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/08 21:26:31    175s] [NR-eGR] 
[05/08 21:26:31    175s] (I)       Finished Global Routing ( CPU: 1.23 sec, Real: 0.50 sec, Curr Mem: 2008.24 MB )
[05/08 21:26:31    175s] (I)       total 2D Cap : 13183793 = (7304342 H, 5879451 V)
[05/08 21:26:31    175s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/08 21:26:31    175s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/08 21:26:31    175s] (I)       ============= track Assignment ============
[05/08 21:26:31    175s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2006.50 MB )
[05/08 21:26:31    175s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1998.74 MB )
[05/08 21:26:31    175s] (I)       Started Greedy Track Assignment ( Curr Mem: 1998.74 MB )
[05/08 21:26:31    175s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer6, numCutBoxes=0)
[05/08 21:26:31    175s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1999.37 MB )
[05/08 21:26:31    175s] (I)       Run Multi-thread track assignment
[05/08 21:26:32    176s] (I)       Finished Greedy Track Assignment ( CPU: 0.92 sec, Real: 0.15 sec, Curr Mem: 1999.85 MB )
[05/08 21:26:32    176s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:26:32    176s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 42814
[05/08 21:26:32    176s] [NR-eGR] METAL2  (2V) length: 8.341477e+05um, number of vias: 64920
[05/08 21:26:32    176s] [NR-eGR] METAL3  (3H) length: 9.228794e+05um, number of vias: 1007
[05/08 21:26:32    176s] [NR-eGR] METAL4  (4V) length: 1.790697e+05um, number of vias: 254
[05/08 21:26:32    176s] [NR-eGR] METAL5  (5H) length: 6.679215e+04um, number of vias: 0
[05/08 21:26:32    176s] [NR-eGR] Total length: 2.002889e+06um, number of vias: 108995
[05/08 21:26:32    176s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:26:32    176s] [NR-eGR] Total eGR-routed clock nets wire length: 1.741594e+04um 
[05/08 21:26:32    176s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:26:32    176s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.91 sec, Real: 1.39 sec, Curr Mem: 1874.06 MB )
[05/08 21:26:32    176s] Extraction called for design 'CHIP' of instances=12483 and nets=14206 using extraction engine 'preRoute' .
[05/08 21:26:32    176s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 21:26:32    176s] Type 'man IMPEXT-3530' for more detail.
[05/08 21:26:32    176s] PreRoute RC Extraction called for design CHIP.
[05/08 21:26:32    176s] RC Extraction called in multi-corner(1) mode.
[05/08 21:26:32    176s] RCMode: PreRoute
[05/08 21:26:32    176s]       RC Corner Indexes            0   
[05/08 21:26:32    176s] Capacitance Scaling Factor   : 1.00000 
[05/08 21:26:32    176s] Resistance Scaling Factor    : 1.00000 
[05/08 21:26:32    176s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 21:26:32    176s] Clock Res. Scaling Factor    : 1.00000 
[05/08 21:26:32    176s] Shrink Factor                : 1.00000
[05/08 21:26:32    176s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 21:26:32    176s] Using capacitance table file ...
[05/08 21:26:32    176s] LayerId::1 widthSet size::4
[05/08 21:26:32    176s] LayerId::2 widthSet size::4
[05/08 21:26:32    176s] LayerId::3 widthSet size::4
[05/08 21:26:32    176s] LayerId::4 widthSet size::4
[05/08 21:26:32    176s] LayerId::5 widthSet size::3
[05/08 21:26:32    176s] Updating RC grid for preRoute extraction ...
[05/08 21:26:32    176s] Initializing multi-corner capacitance tables ... 
[05/08 21:26:32    176s] Initializing multi-corner resistance tables ...
[05/08 21:26:32    176s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1874.523M)
[05/08 21:26:32    177s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1874.9M
[05/08 21:26:32    177s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1874.9M
[05/08 21:26:32    177s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1885.2M
[05/08 21:26:32    177s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.008, MEM:1885.2M
[05/08 21:26:32    177s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.150, REAL:0.097, MEM:1885.2M
[05/08 21:26:32    177s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.180, REAL:0.124, MEM:1885.2M
[05/08 21:26:32    177s] Starting delay calculation for Setup views
[05/08 21:26:32    177s] #################################################################################
[05/08 21:26:32    177s] # Design Stage: PreRoute
[05/08 21:26:32    177s] # Design Name: CHIP
[05/08 21:26:32    177s] # Design Mode: 90nm
[05/08 21:26:32    177s] # Analysis Mode: MMMC Non-OCV 
[05/08 21:26:32    177s] # Parasitics Mode: No SPEF/RCDB
[05/08 21:26:32    177s] # Signoff Settings: SI Off 
[05/08 21:26:32    177s] #################################################################################
[05/08 21:26:32    178s] Topological Sorting (REAL = 0:00:00.0, MEM = 1982.8M, InitMEM = 1977.5M)
[05/08 21:26:32    178s] Calculate delays in Single mode...
[05/08 21:26:32    178s] Start delay calculation (fullDC) (10 T). (MEM=1985.33)
[05/08 21:26:33    178s] End AAE Lib Interpolated Model. (MEM=2001.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:26:34    184s] Total number of fetched objects 13536
[05/08 21:26:34    184s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/08 21:26:34    184s] End delay calculation. (MEM=1986.27 CPU=0:00:04.5 REAL=0:00:01.0)
[05/08 21:26:34    184s] End delay calculation (fullDC). (MEM=1986.27 CPU=0:00:06.3 REAL=0:00:02.0)
[05/08 21:26:34    184s] *** CDM Built up (cpu=0:00:07.5  real=0:00:02.0  mem= 1986.3M) ***
[05/08 21:26:34    185s] *** Done Building Timing Graph (cpu=0:00:08.4 real=0:00:02.0 totSessionCpu=0:03:06 mem=1984.8M)
[05/08 21:26:34    186s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -29.482 |
|           TNS (ns):|-10236.4 |
|    Violating Paths:|   720   |
|          All Paths:|  1454   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    165 (165)     |   -3.400   |    208 (208)     |
|   max_tran     |    105 (1063)    |  -40.754   |    147 (1105)    |
|   max_fanout   |      1 (1)       |    -328    |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.770%
------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:15, mem = 1493.1M, totSessionCpu=0:03:07 **
[05/08 21:26:34    186s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/08 21:26:34    186s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 21:26:34    186s] ### Creating PhyDesignMc. totSessionCpu=0:03:07 mem=2015.8M
[05/08 21:26:34    186s] OPERPROF: Starting DPlace-Init at level 1, MEM:2015.8M
[05/08 21:26:34    186s] #spOpts: VtWidth minPadR=1.1 mergeVia=F 
[05/08 21:26:34    186s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2016.3M
[05/08 21:26:34    186s] OPERPROF:     Starting CMU at level 3, MEM:2016.3M
[05/08 21:26:34    186s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2016.3M
[05/08 21:26:34    186s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.096, MEM:2016.3M
[05/08 21:26:34    186s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2016.3MB).
[05/08 21:26:34    186s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.116, MEM:2016.3M
[05/08 21:26:34    186s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:07 mem=2018.2M
[05/08 21:26:34    186s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 21:26:34    186s] ### Creating PhyDesignMc. totSessionCpu=0:03:07 mem=2013.0M
[05/08 21:26:34    186s] OPERPROF: Starting DPlace-Init at level 1, MEM:2013.0M
[05/08 21:26:34    186s] #spOpts: VtWidth minPadR=1.1 mergeVia=F 
[05/08 21:26:34    186s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2013.0M
[05/08 21:26:34    186s] OPERPROF:     Starting CMU at level 3, MEM:2013.0M
[05/08 21:26:34    186s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2013.0M
[05/08 21:26:34    186s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.096, MEM:2013.0M
[05/08 21:26:34    186s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2013.0MB).
[05/08 21:26:34    186s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.116, MEM:2013.0M
[05/08 21:26:34    186s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:07 mem=2013.0M
[05/08 21:26:34    187s] *** Starting optimizing excluded clock nets MEM= 2013.1M) ***
[05/08 21:26:34    187s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2013.2M) ***
[05/08 21:26:34    187s] The useful skew maximum allowed delay set by user is: 1
[05/08 21:26:35    188s] Deleting Lib Analyzer.
[05/08 21:26:35    188s] Info: 108 io nets excluded
[05/08 21:26:35    188s] Info: 2 clock nets excluded from IPO operation.
[05/08 21:26:35    188s] ### Creating LA Mngr. totSessionCpu=0:03:08 mem=2007.2M
[05/08 21:26:35    188s] ### Creating LA Mngr, finished. totSessionCpu=0:03:08 mem=2007.2M
[05/08 21:26:35    188s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/08 21:26:35    188s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:08.1/0:05:52.1 (0.5), mem = 2007.2M
[05/08 21:26:35    188s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.29307.1
[05/08 21:26:35    188s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 21:26:35    188s] ### Creating PhyDesignMc. totSessionCpu=0:03:08 mem=2007.2M
[05/08 21:26:35    188s] OPERPROF: Starting DPlace-Init at level 1, MEM:2007.2M
[05/08 21:26:35    188s] #spOpts: VtWidth minPadR=1.1 mergeVia=F 
[05/08 21:26:35    188s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2007.2M
[05/08 21:26:35    188s] OPERPROF:     Starting CMU at level 3, MEM:2007.2M
[05/08 21:26:35    188s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2007.2M
[05/08 21:26:35    188s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.097, MEM:2007.2M
[05/08 21:26:35    188s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2007.2MB).
[05/08 21:26:35    188s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.117, MEM:2007.2M
[05/08 21:26:35    188s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:08 mem=2008.0M
[05/08 21:26:35    188s] 
[05/08 21:26:35    188s] Footprint cell information for calculating maxBufDist
[05/08 21:26:35    188s] *info: There are 17 candidate Buffer cells
[05/08 21:26:35    188s] *info: There are 15 candidate Inverter cells
[05/08 21:26:35    188s] 
[05/08 21:26:36    189s] 
[05/08 21:26:36    189s] Creating Lib Analyzer ...
[05/08 21:26:36    189s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[05/08 21:26:36    189s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/08 21:26:36    189s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/08 21:26:36    189s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/08 21:26:36    189s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[05/08 21:26:36    189s] 
[05/08 21:26:40    192s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:13 mem=2062.0M
[05/08 21:26:40    192s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:13 mem=2062.0M
[05/08 21:26:40    192s] Creating Lib Analyzer, finished. 
[05/08 21:26:40    192s] 
[05/08 21:26:40    192s] #optDebug: {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8500} {5, 0.250, 0.6840} 
[05/08 21:26:41    194s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2327.1M
[05/08 21:26:41    194s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2327.2M
[05/08 21:26:41    194s] 
[05/08 21:26:41    194s] Netlist preparation processing... 
[05/08 21:26:41    194s] Removed 0 instance
[05/08 21:26:41    194s] *info: Marking 0 isolation instances dont touch
[05/08 21:26:41    194s] *info: Marking 0 level shifter instances dont touch
[05/08 21:26:41    194s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.29307.1
[05/08 21:26:41    194s] *** AreaOpt [finish] : cpu/real = 0:00:06.8/0:00:06.3 (1.1), totSession cpu/real = 0:03:14.9/0:05:58.4 (0.5), mem = 2066.4M
[05/08 21:26:41    195s] Deleting Lib Analyzer.
[05/08 21:26:41    195s] Begin: GigaOpt high fanout net optimization
[05/08 21:26:41    195s] GigaOpt HFN: use maxLocalDensity 1.2
[05/08 21:26:41    195s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 10 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/08 21:26:41    195s] Info: 108 io nets excluded
[05/08 21:26:41    195s] Info: 2 clock nets excluded from IPO operation.
[05/08 21:26:41    195s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:15.2/0:05:58.6 (0.5), mem = 2062.7M
[05/08 21:26:41    195s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.29307.2
[05/08 21:26:41    195s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 21:26:41    195s] ### Creating PhyDesignMc. totSessionCpu=0:03:15 mem=2062.7M
[05/08 21:26:41    195s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/08 21:26:41    195s] OPERPROF: Starting DPlace-Init at level 1, MEM:2062.7M
[05/08 21:26:41    195s] #spOpts: VtWidth minPadR=1.1 mergeVia=F 
[05/08 21:26:41    195s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2062.7M
[05/08 21:26:42    195s] OPERPROF:     Starting CMU at level 3, MEM:2062.7M
[05/08 21:26:42    195s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2062.7M
[05/08 21:26:42    195s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.082, MEM:2062.7M
[05/08 21:26:42    195s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2062.7MB).
[05/08 21:26:42    195s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.099, MEM:2062.7M
[05/08 21:26:42    195s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:15 mem=2062.7M
[05/08 21:26:42    195s] 
[05/08 21:26:42    195s] Creating Lib Analyzer ...
[05/08 21:26:42    195s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[05/08 21:26:42    195s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/08 21:26:42    195s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/08 21:26:42    195s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/08 21:26:42    195s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[05/08 21:26:42    195s] 
[05/08 21:26:45    199s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:19 mem=2068.8M
[05/08 21:26:45    199s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:19 mem=2068.8M
[05/08 21:26:45    199s] Creating Lib Analyzer, finished. 
[05/08 21:26:45    199s] 
[05/08 21:26:45    199s] #optDebug: {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8390} {5, 0.250, 0.5472} 
[05/08 21:26:48    202s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 10 threads.
[05/08 21:26:48    202s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/08 21:26:48    202s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 21:26:48    202s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.29307.2
[05/08 21:26:48    202s] *** DrvOpt [finish] : cpu/real = 0:00:07.0/0:00:06.2 (1.1), totSession cpu/real = 0:03:22.2/0:06:04.8 (0.6), mem = 2064.8M
[05/08 21:26:48    202s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/08 21:26:48    202s] End: GigaOpt high fanout net optimization
[05/08 21:26:48    202s] Begin: GigaOpt DRV Optimization
[05/08 21:26:48    202s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 10 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/08 21:26:48    202s] Info: 108 io nets excluded
[05/08 21:26:48    202s] Info: 2 clock nets excluded from IPO operation.
[05/08 21:26:48    202s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:22.2/0:06:04.8 (0.6), mem = 2064.8M
[05/08 21:26:48    202s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.29307.3
[05/08 21:26:48    202s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 21:26:48    202s] ### Creating PhyDesignMc. totSessionCpu=0:03:22 mem=2064.8M
[05/08 21:26:48    202s] OPERPROF: Starting DPlace-Init at level 1, MEM:2064.8M
[05/08 21:26:48    202s] #spOpts: VtWidth minPadR=1.1 mergeVia=F 
[05/08 21:26:48    202s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2064.8M
[05/08 21:26:48    202s] OPERPROF:     Starting CMU at level 3, MEM:2064.8M
[05/08 21:26:48    202s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2064.8M
[05/08 21:26:48    202s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.080, MEM:2064.8M
[05/08 21:26:48    202s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2064.8MB).
[05/08 21:26:48    202s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.097, MEM:2064.8M
[05/08 21:26:48    202s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:22 mem=2064.8M
[05/08 21:26:48    202s] 
[05/08 21:26:48    202s] #optDebug: {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8390} {5, 0.250, 0.5472} 
[05/08 21:26:50    205s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2329.1M
[05/08 21:26:50    205s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2329.2M
[05/08 21:26:50    205s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 21:26:50    205s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/08 21:26:50    205s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 21:26:50    205s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/08 21:26:50    205s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 21:26:50    205s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 10 threads.
[05/08 21:26:50    205s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/08 21:26:50    205s] Info: violation cost 6804.662598 (cap = 167.891708, tran = 6614.370117, len = 0.000000, fanout load = 16.400000, fanout count = 6.000000, glitch 0.000000)
[05/08 21:26:50    205s] |   206|  1961|   -41.65|   247|   247|    -3.46|     1|     1|     0|     0|   -29.48|-10236.39|       0|       0|       0|   4.77|          |         |
[05/08 21:26:52    212s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 10 threads.
[05/08 21:26:52    212s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/08 21:26:52    212s] Info: violation cost 0.000611 (cap = 0.000000, tran = 0.000611, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 21:26:52    212s] |    43|    44|   -33.01|    42|    42|    -2.43|     0|     0|     0|     0|    -6.83| -2093.14|     108|      34|     107|   4.80| 0:00:02.0|  2754.1M|
[05/08 21:26:52    212s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 10 threads.
[05/08 21:26:52    212s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/08 21:26:52    212s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 21:26:52    212s] |    42|    42|   -33.01|    42|    42|    -2.43|     0|     0|     0|     0|    -6.83| -2092.94|       0|       2|       0|   4.80| 0:00:00.0|  2754.3M|
[05/08 21:26:52    212s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 21:26:52    212s] 
[05/08 21:26:52    212s] ###############################################################################
[05/08 21:26:52    212s] #
[05/08 21:26:52    212s] #  Large fanout net report:  
[05/08 21:26:52    212s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/08 21:26:52    212s] #     - current density: 4.80
[05/08 21:26:52    212s] #
[05/08 21:26:52    212s] #  List of high fanout nets:
[05/08 21:26:52    212s] #
[05/08 21:26:52    212s] ###############################################################################
[05/08 21:26:52    212s] **** Begin NDR-Layer Usage Statistics ****
[05/08 21:26:52    212s] 0 Ndr or Layer constraints added by optimization 
[05/08 21:26:52    212s] **** End NDR-Layer Usage Statistics ****
[05/08 21:26:52    212s] 
[05/08 21:26:52    212s] 
[05/08 21:26:52    212s] =======================================================================
[05/08 21:26:52    212s]                 Reasons for remaining drv violations
[05/08 21:26:52    212s] =======================================================================
[05/08 21:26:52    212s] *info: Total 42 net(s) have violations which can't be fixed by DRV optimization.
[05/08 21:26:52    212s] 
[05/08 21:26:52    212s] MultiBuffering failure reasons
[05/08 21:26:52    212s] ------------------------------------------------
[05/08 21:26:52    212s] *info:    42 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[05/08 21:26:52    212s] 
[05/08 21:26:52    212s] 
[05/08 21:26:52    212s] *** Finish DRV Fixing (cpu=0:00:07.2 real=0:00:02.0 mem=2752.3M) ***
[05/08 21:26:52    212s] 
[05/08 21:26:52    212s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.29307.3
[05/08 21:26:52    212s] *** DrvOpt [finish] : cpu/real = 0:00:10.5/0:00:04.1 (2.6), totSession cpu/real = 0:03:32.7/0:06:08.9 (0.6), mem = 2083.3M
[05/08 21:26:52    212s] End: GigaOpt DRV Optimization
[05/08 21:26:52    212s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/08 21:26:52    212s] **optDesign ... cpu = 0:00:50, real = 0:00:33, mem = 1567.3M, totSessionCpu=0:03:33 **
[05/08 21:26:52    212s] 
[05/08 21:26:52    212s] Active setup views:
[05/08 21:26:52    212s]  av_func_mode_max
[05/08 21:26:52    212s]   Dominating endpoints: 0
[05/08 21:26:52    212s]   Dominating TNS: -0.000
[05/08 21:26:52    212s] 
[05/08 21:26:52    212s] Deleting Lib Analyzer.
[05/08 21:26:52    212s] Begin: GigaOpt Global Optimization
[05/08 21:26:52    212s] *info: use new DP (enabled)
[05/08 21:26:52    212s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 10 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/08 21:26:52    212s] Info: 108 io nets excluded
[05/08 21:26:52    212s] Info: 2 clock nets excluded from IPO operation.
[05/08 21:26:52    212s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:32.9/0:06:09.0 (0.6), mem = 2078.4M
[05/08 21:26:52    212s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.29307.4
[05/08 21:26:52    212s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 21:26:52    212s] ### Creating PhyDesignMc. totSessionCpu=0:03:33 mem=2078.4M
[05/08 21:26:52    212s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/08 21:26:52    212s] OPERPROF: Starting DPlace-Init at level 1, MEM:2078.4M
[05/08 21:26:52    212s] #spOpts: VtWidth minPadR=1.1 mergeVia=F 
[05/08 21:26:52    212s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2078.6M
[05/08 21:26:52    212s] OPERPROF:     Starting CMU at level 3, MEM:2078.6M
[05/08 21:26:52    212s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2078.6M
[05/08 21:26:52    212s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.099, MEM:2078.6M
[05/08 21:26:52    212s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2078.6MB).
[05/08 21:26:52    212s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.120, MEM:2078.6M
[05/08 21:26:52    213s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:33 mem=2078.0M
[05/08 21:26:52    213s] 
[05/08 21:26:52    213s] Creating Lib Analyzer ...
[05/08 21:26:52    213s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[05/08 21:26:52    213s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/08 21:26:52    213s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/08 21:26:52    213s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/08 21:26:52    213s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[05/08 21:26:52    213s] 
[05/08 21:26:56    217s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:37 mem=2084.3M
[05/08 21:26:56    217s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:37 mem=2084.3M
[05/08 21:26:56    217s] Creating Lib Analyzer, finished. 
[05/08 21:26:56    217s] 
[05/08 21:26:56    217s] #optDebug: {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8500} {5, 0.250, 0.6840} 
[05/08 21:27:01    222s] *info: 108 io nets excluded
[05/08 21:27:01    222s] *info: 2 clock nets excluded
[05/08 21:27:01    222s] *info: 2 special nets excluded.
[05/08 21:27:01    222s] *info: 671 no-driver nets excluded.
[05/08 21:27:03    224s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2381.1M
[05/08 21:27:03    224s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2381.2M
[05/08 21:27:03    224s] Info: Begin MT loop @oiCellDelayCachingJob with 10 threads.
[05/08 21:27:03    224s] Info: End MT loop @oiCellDelayCachingJob.
[05/08 21:27:03    224s] ** GigaOpt Global Opt WNS Slack -6.833  TNS Slack -2092.936 
[05/08 21:27:03    224s] +--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:27:03    224s] |  WNS   |   TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|          End Point          |
[05/08 21:27:03    224s] +--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:27:03    224s] |  -6.833|-2092.936|     4.80%|   0:00:00.0| 2416.2M|av_func_mode_max|  default| CONV/register_reg[2][2]/D   |
[05/08 21:27:07    243s] |  -4.066|-1007.872|     4.82%|   0:00:04.0| 2907.9M|av_func_mode_max|  default| CONV/register_reg[2][2]/D   |
[05/08 21:27:09    253s] |  -2.514| -329.808|     4.88%|   0:00:02.0| 2913.7M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
[05/08 21:27:09    254s] |  -2.514| -329.808|     4.88%|   0:00:00.0| 2915.0M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
[05/08 21:27:10    265s] |  -2.018| -274.191|     4.86%|   0:00:01.0| 2926.8M|av_func_mode_max|  default| CONV/a_cnt_reg[9]/D         |
[05/08 21:27:13    275s] |  -1.698| -196.086|     4.87%|   0:00:03.0| 2930.5M|av_func_mode_max|  default| CONV/a_cnt_reg[9]/D         |
[05/08 21:27:13    279s] |  -1.698| -157.904|     4.89%|   0:00:00.0| 2928.9M|av_func_mode_max|  default| CONV/a_cnt_reg[9]/D         |
[05/08 21:27:13    279s] |  -1.698| -157.904|     4.89%|   0:00:00.0| 2927.6M|av_func_mode_max|  default| CONV/a_cnt_reg[9]/D         |
[05/08 21:27:14    282s] |  -1.598| -134.180|     4.89%|   0:00:01.0| 2927.6M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
[05/08 21:27:15    286s] |  -1.541| -129.315|     4.89%|   0:00:01.0| 2929.3M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
[05/08 21:27:15    288s] |  -1.541| -126.339|     4.89%|   0:00:00.0| 2928.5M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
[05/08 21:27:15    289s] |  -1.541| -126.339|     4.89%|   0:00:00.0| 2929.0M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
[05/08 21:27:16    290s] |  -1.498| -121.603|     4.89%|   0:00:01.0| 2929.0M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
[05/08 21:27:16    292s] |  -1.498| -109.920|     4.90%|   0:00:00.0| 2930.3M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
[05/08 21:27:16    294s] |  -1.498| -108.760|     4.90%|   0:00:00.0| 2928.5M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
[05/08 21:27:17    294s] |  -1.498| -108.760|     4.90%|   0:00:01.0| 2928.7M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
[05/08 21:27:17    295s] |  -1.463| -105.463|     4.90%|   0:00:00.0| 2928.8M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
[05/08 21:27:17    297s] |  -1.463| -105.463|     4.90%|   0:00:00.0| 2929.7M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
[05/08 21:27:18    298s] |  -1.463| -105.463|     4.90%|   0:00:01.0| 2929.8M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
[05/08 21:27:18    298s] |  -1.463| -105.463|     4.90%|   0:00:00.0| 2930.0M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
[05/08 21:27:18    300s] |  -1.463| -104.362|     4.90%|   0:00:00.0| 2930.0M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
[05/08 21:27:18    301s] |  -1.463| -104.334|     4.91%|   0:00:00.0| 2931.0M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
[05/08 21:27:19    302s] |  -1.463| -104.334|     4.91%|   0:00:01.0| 2931.6M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
[05/08 21:27:19    303s] |  -1.463| -104.334|     4.91%|   0:00:00.0| 2931.0M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
[05/08 21:27:19    303s] |  -1.463| -104.074|     4.91%|   0:00:00.0| 2931.0M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
[05/08 21:27:20    307s] |  -1.444| -102.932|     4.91%|   0:00:01.0| 2934.3M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
[05/08 21:27:20    307s] +--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:27:20    307s] 
[05/08 21:27:20    307s] *** Finish pre-CTS Global Setup Fixing (cpu=0:01:23 real=0:00:17.0 mem=2926.1M) ***
[05/08 21:27:20    307s] 
[05/08 21:27:20    307s] *** Finish pre-CTS Setup Fixing (cpu=0:01:23 real=0:00:17.0 mem=2926.1M) ***
[05/08 21:27:20    307s] **** Begin NDR-Layer Usage Statistics ****
[05/08 21:27:20    307s] 0 Ndr or Layer constraints added by optimization 
[05/08 21:27:20    307s] **** End NDR-Layer Usage Statistics ****
[05/08 21:27:20    307s] ** GigaOpt Global Opt End WNS Slack -1.444  TNS Slack -102.932 
[05/08 21:27:20    307s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.29307.4
[05/08 21:27:20    307s] *** SetupOpt [finish] : cpu/real = 0:01:34.8/0:00:27.9 (3.4), totSession cpu/real = 0:05:07.7/0:06:36.9 (0.8), mem = 2173.6M
[05/08 21:27:20    307s] End: GigaOpt Global Optimization
[05/08 21:27:20    307s] *** Timing NOT met, worst failing slack is -1.444
[05/08 21:27:20    307s] *** Check timing (0:00:00.0)
[05/08 21:27:20    307s] Deleting Lib Analyzer.
[05/08 21:27:20    307s] GigaOpt Checkpoint: Internal reclaim -numThreads 10 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/08 21:27:20    307s] Info: 108 io nets excluded
[05/08 21:27:20    307s] Info: 2 clock nets excluded from IPO operation.
[05/08 21:27:20    307s] ### Creating LA Mngr. totSessionCpu=0:05:08 mem=2166.1M
[05/08 21:27:20    307s] ### Creating LA Mngr, finished. totSessionCpu=0:05:08 mem=2166.1M
[05/08 21:27:20    307s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/08 21:27:20    307s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2166.3M
[05/08 21:27:20    307s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.098, MEM:2166.3M
[05/08 21:27:20    308s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2160.6M
[05/08 21:27:20    308s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.093, MEM:2160.6M
[05/08 21:27:20    308s] **INFO: Flow update: Design is easy to close.
[05/08 21:27:20    308s] 
[05/08 21:27:20    308s] *** Start incrementalPlace ***
[05/08 21:27:20    308s] User Input Parameters:
[05/08 21:27:20    308s] - Congestion Driven    : On
[05/08 21:27:20    308s] - Timing Driven        : On
[05/08 21:27:20    308s] - Area-Violation Based : On
[05/08 21:27:20    308s] - Start Rollback Level : -5
[05/08 21:27:20    308s] - Legalized            : On
[05/08 21:27:20    308s] - Window Based         : Off
[05/08 21:27:20    308s] - eDen incr mode       : Off
[05/08 21:27:20    308s] 
[05/08 21:27:20    308s] no activity file in design. spp won't run.
[05/08 21:27:21    308s] Effort level <high> specified for reg2reg path_group
[05/08 21:27:21    309s] Collecting buffer chain nets ...
[05/08 21:27:21    309s] No Views given, use default active views for adaptive view pruning
[05/08 21:27:21    309s] SKP will enable view:
[05/08 21:27:21    309s]   av_func_mode_max
[05/08 21:27:21    309s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2171.8M
[05/08 21:27:21    309s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.040, REAL:0.030, MEM:2171.8M
[05/08 21:27:21    309s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2171.8M
[05/08 21:27:21    309s] Starting Early Global Route congestion estimation: mem = 2171.8M
[05/08 21:27:21    309s] (I)       Started Loading and Dumping File ( Curr Mem: 2171.77 MB )
[05/08 21:27:21    309s] (I)       Reading DB...
[05/08 21:27:21    309s] (I)       Read data from FE... (mem=2288.8M)
[05/08 21:27:21    309s] (I)       Read nodes and places... (mem=2288.8M)
[05/08 21:27:21    309s] (I)       Done Read nodes and places (cpu=0.020s, mem=2290.9M)
[05/08 21:27:21    309s] (I)       Read nets... (mem=2290.9M)
[05/08 21:27:21    309s] (I)       Done Read nets (cpu=0.040s, mem=2292.9M)
[05/08 21:27:21    309s] (I)       Done Read data from FE (cpu=0.060s, mem=2292.9M)
[05/08 21:27:21    309s] (I)       before initializing RouteDB syMemory usage = 2177.5 MB
[05/08 21:27:21    309s] (I)       Honor MSV route constraint: false
[05/08 21:27:21    309s] (I)       Maximum routing layer  : 127
[05/08 21:27:21    309s] (I)       Minimum routing layer  : 2
[05/08 21:27:21    309s] (I)       Supply scale factor H  : 1.00
[05/08 21:27:21    309s] (I)       Supply scale factor V  : 1.00
[05/08 21:27:21    309s] (I)       Tracks used by clock wire: 0
[05/08 21:27:21    309s] (I)       Reverse direction      : 
[05/08 21:27:21    309s] (I)       Honor partition pin guides: true
[05/08 21:27:21    309s] (I)       Route selected nets only: false
[05/08 21:27:21    309s] (I)       Route secondary PG pins: false
[05/08 21:27:21    309s] (I)       Second PG max fanout   : 2147483647
[05/08 21:27:21    309s] (I)       Number threads         : 10
[05/08 21:27:21    309s] (I)       Apply function for special wires: true
[05/08 21:27:21    309s] (I)       Layer by layer blockage reading: true
[05/08 21:27:21    309s] (I)       Offset calculation fix : true
[05/08 21:27:21    309s] (I)       Route stripe layer range: 
[05/08 21:27:21    309s] (I)       Honor partition fences : 
[05/08 21:27:21    309s] (I)       Honor partition pin    : 
[05/08 21:27:21    309s] (I)       Honor partition fences with feedthrough: 
[05/08 21:27:21    309s] (I)       Counted 0 PG shapes. We will not process PG shapes layer by layer.
[05/08 21:27:21    309s] (I)       build grid graph
[05/08 21:27:21    309s] (I)       build grid graph start
[05/08 21:27:21    309s] [NR-eGR] Track table information for default rule: 
[05/08 21:27:21    309s] [NR-eGR] METAL1 has no routable track
[05/08 21:27:21    309s] [NR-eGR] METAL2 has single uniform track structure
[05/08 21:27:21    309s] [NR-eGR] METAL3 has single uniform track structure
[05/08 21:27:21    309s] [NR-eGR] METAL4 has single uniform track structure
[05/08 21:27:21    309s] [NR-eGR] METAL5 has single uniform track structure
[05/08 21:27:21    309s] (I)       build grid graph end
[05/08 21:27:21    309s] (I)       ===========================================================================
[05/08 21:27:21    309s] (I)       == Report All Rule Vias ==
[05/08 21:27:21    309s] (I)       ===========================================================================
[05/08 21:27:21    309s] (I)        Via Rule : (Default)
[05/08 21:27:21    309s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/08 21:27:21    309s] (I)       ---------------------------------------------------------------------------
[05/08 21:27:21    309s] (I)        1    1 : via1                        1 : via1                     
[05/08 21:27:21    309s] (I)        2    2 : via2                        2 : via2                     
[05/08 21:27:21    309s] (I)        3    4 : via3                        4 : via3                     
[05/08 21:27:21    309s] (I)        4    6 : via4                        6 : via4                     
[05/08 21:27:21    309s] (I)        5    0 : ---                         0 : ---                      
[05/08 21:27:21    309s] (I)       ===========================================================================
[05/08 21:27:21    309s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2177.55 MB )
[05/08 21:27:21    309s] (I)       Num PG vias on layer 1 : 0
[05/08 21:27:21    309s] (I)       Num PG vias on layer 2 : 0
[05/08 21:27:21    309s] (I)       Num PG vias on layer 3 : 0
[05/08 21:27:21    309s] (I)       Num PG vias on layer 4 : 0
[05/08 21:27:21    309s] (I)       Num PG vias on layer 5 : 0
[05/08 21:27:21    309s] [NR-eGR] Read 0 PG shapes
[05/08 21:27:21    309s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2177.55 MB )
[05/08 21:27:21    309s] [NR-eGR] #Routing Blockages  : 0
[05/08 21:27:21    309s] [NR-eGR] #Instance Blockages : 1155
[05/08 21:27:21    309s] [NR-eGR] #PG Blockages       : 0
[05/08 21:27:21    309s] [NR-eGR] #Bump Blockages     : 0
[05/08 21:27:21    309s] [NR-eGR] #Boundary Blockages : 0
[05/08 21:27:21    309s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/08 21:27:21    309s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 21:27:21    309s] (I)       readDataFromPlaceDB
[05/08 21:27:21    309s] (I)       Read net information..
[05/08 21:27:21    309s] [NR-eGR] Read numTotalNets=14218  numIgnoredNets=0
[05/08 21:27:21    309s] (I)       Read testcase time = 0.000 seconds
[05/08 21:27:21    309s] 
[05/08 21:27:21    309s] (I)       early_global_route_priority property id does not exist.
[05/08 21:27:21    309s] (I)       Start initializing grid graph
[05/08 21:27:21    309s] (I)       End initializing grid graph
[05/08 21:27:21    309s] (I)       Model blockages into capacity
[05/08 21:27:21    309s] (I)       Read Num Blocks=2469  Num Prerouted Wires=0  Num CS=0
[05/08 21:27:21    309s] (I)       Started Modeling ( Curr Mem: 2194.54 MB )
[05/08 21:27:21    309s] (I)       Started Modeling Layer 1 ( Curr Mem: 2194.54 MB )
[05/08 21:27:21    309s] (I)       Started Modeling Layer 2 ( Curr Mem: 2194.54 MB )
[05/08 21:27:21    309s] (I)       Layer 1 (V) : #blockages 877 : #preroutes 0
[05/08 21:27:21    309s] (I)       Finished Modeling Layer 2 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2205.55 MB )
[05/08 21:27:21    309s] (I)       Started Modeling Layer 3 ( Curr Mem: 2199.54 MB )
[05/08 21:27:21    309s] (I)       Layer 2 (H) : #blockages 580 : #preroutes 0
[05/08 21:27:21    309s] (I)       Finished Modeling Layer 3 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2214.30 MB )
[05/08 21:27:21    309s] (I)       Started Modeling Layer 4 ( Curr Mem: 2199.97 MB )
[05/08 21:27:21    309s] (I)       Layer 3 (V) : #blockages 1012 : #preroutes 0
[05/08 21:27:21    309s] (I)       Finished Modeling Layer 4 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2210.12 MB )
[05/08 21:27:21    309s] (I)       Started Modeling Layer 5 ( Curr Mem: 2199.02 MB )
[05/08 21:27:21    309s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[05/08 21:27:21    309s] (I)       Finished Modeling Layer 5 ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2211.95 MB )
[05/08 21:27:21    309s] (I)       Finished Modeling ( CPU: 0.22 sec, Real: 0.21 sec, Curr Mem: 2201.56 MB )
[05/08 21:27:21    309s] (I)       Number of ignored nets = 0
[05/08 21:27:21    309s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 21:27:21    309s] (I)       Number of clock nets = 2.  Ignored: No
[05/08 21:27:21    309s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 21:27:21    309s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 21:27:21    309s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 21:27:21    309s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 21:27:21    309s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 21:27:21    309s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 21:27:21    309s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 21:27:21    309s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 21:27:21    309s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2197.1 MB
[05/08 21:27:21    309s] (I)       Ndr track 0 does not exist
[05/08 21:27:21    309s] (I)       Layer1  viaCost=200.00
[05/08 21:27:21    309s] (I)       Layer2  viaCost=100.00
[05/08 21:27:21    309s] (I)       Layer3  viaCost=100.00
[05/08 21:27:21    309s] (I)       Layer4  viaCost=100.00
[05/08 21:27:21    309s] (I)       ---------------------Grid Graph Info--------------------
[05/08 21:27:21    309s] (I)       Routing area        : (0, 0) - (6583240, 6579280)
[05/08 21:27:21    309s] (I)       Core area           : (613800, 613760) - (5970360, 5966240)
[05/08 21:27:21    309s] (I)       Site width          :  1320  (dbu)
[05/08 21:27:21    309s] (I)       Row height          : 10080  (dbu)
[05/08 21:27:21    309s] (I)       GCell width         : 10080  (dbu)
[05/08 21:27:21    309s] (I)       GCell height        : 10080  (dbu)
[05/08 21:27:21    309s] (I)       Grid                :   653   652     5
[05/08 21:27:21    309s] (I)       Layer numbers       :     1     2     3     4     5
[05/08 21:27:21    309s] (I)       Vertical capacity   :     0 10080     0 10080     0
[05/08 21:27:21    309s] (I)       Horizontal capacity :     0     0 10080     0 10080
[05/08 21:27:21    309s] (I)       Default wire width  :   460   560   560   560   560
[05/08 21:27:21    309s] (I)       Default wire space  :   460   560   560   560   560
[05/08 21:27:21    309s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[05/08 21:27:21    309s] (I)       Default pitch size  :   920  1320  1120  1320  1120
[05/08 21:27:21    309s] (I)       First track coord   :     0   660   560   660   560
[05/08 21:27:21    309s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00
[05/08 21:27:21    309s] (I)       Total num of tracks :     0  4987  5874  4987  5874
[05/08 21:27:21    309s] (I)       Num of masks        :     1     1     1     1     1
[05/08 21:27:21    309s] (I)       Num of trim masks   :     0     0     0     0     0
[05/08 21:27:21    309s] (I)       --------------------------------------------------------
[05/08 21:27:21    309s] 
[05/08 21:27:21    309s] [NR-eGR] ============ Routing rule table ============
[05/08 21:27:21    309s] [NR-eGR] Rule id: 0  Nets: 14105 
[05/08 21:27:21    309s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 21:27:21    309s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120
[05/08 21:27:21    309s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:27:21    309s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:27:21    309s] [NR-eGR] ========================================
[05/08 21:27:21    309s] [NR-eGR] 
[05/08 21:27:21    309s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 21:27:21    309s] (I)       blocked tracks on layer2 : = 330718 / 3251524 (10.17%)
[05/08 21:27:21    309s] (I)       blocked tracks on layer3 : = 393000 / 3835722 (10.25%)
[05/08 21:27:21    309s] (I)       blocked tracks on layer4 : = 330058 / 3251524 (10.15%)
[05/08 21:27:21    309s] (I)       blocked tracks on layer5 : = 0 / 3835722 (0.00%)
[05/08 21:27:21    309s] (I)       After initializing earlyGlobalRoute syMemory usage = 2224.7 MB
[05/08 21:27:21    309s] (I)       Finished Loading and Dumping File ( CPU: 0.33 sec, Real: 0.34 sec, Curr Mem: 2224.70 MB )
[05/08 21:27:21    309s] (I)       Started Global Routing ( Curr Mem: 2205.91 MB )
[05/08 21:27:21    309s] (I)       ============= Initialization =============
[05/08 21:27:21    309s] (I)       totalPins=44286  totalGlobalPin=43709 (98.70%)
[05/08 21:27:21    309s] (I)       Started Build MST ( Curr Mem: 2202.05 MB )
[05/08 21:27:21    309s] (I)       Generate topology with 10 threads
[05/08 21:27:21    309s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.01 sec, Curr Mem: 2226.16 MB )
[05/08 21:27:21    309s] (I)       total 2D Cap : 13176187 = (7300031 H, 5876156 V)
[05/08 21:27:21    309s] [NR-eGR] Layer group 1: route 14105 net(s) in layer range [2, 5]
[05/08 21:27:21    309s] (I)       ============  Phase 1a Route ============
[05/08 21:27:21    309s] (I)       Started Phase 1a ( Curr Mem: 2215.73 MB )
[05/08 21:27:21    309s] (I)       Finished Phase 1a ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 2219.06 MB )
[05/08 21:27:21    309s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2219.06 MB )
[05/08 21:27:21    309s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/08 21:27:21    309s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2223.31 MB )
[05/08 21:27:21    309s] (I)       Usage: 390581 = (192554 H, 198027 V) = (2.64% H, 3.37% V) = (9.705e+05um H, 9.981e+05um V)
[05/08 21:27:21    309s] (I)       
[05/08 21:27:21    309s] (I)       ============  Phase 1b Route ============
[05/08 21:27:21    309s] (I)       Started Phase 1b ( Curr Mem: 2223.31 MB )
[05/08 21:27:21    309s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2223.31 MB )
[05/08 21:27:21    309s] (I)       Usage: 390583 = (192556 H, 198027 V) = (2.64% H, 3.37% V) = (9.705e+05um H, 9.981e+05um V)
[05/08 21:27:21    309s] (I)       
[05/08 21:27:21    309s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.968538e+06um
[05/08 21:27:21    309s] (I)       ============  Phase 1c Route ============
[05/08 21:27:21    309s] (I)       Usage: 390583 = (192556 H, 198027 V) = (2.64% H, 3.37% V) = (9.705e+05um H, 9.981e+05um V)
[05/08 21:27:21    309s] (I)       
[05/08 21:27:21    309s] (I)       ============  Phase 1d Route ============
[05/08 21:27:21    309s] (I)       Usage: 390583 = (192556 H, 198027 V) = (2.64% H, 3.37% V) = (9.705e+05um H, 9.981e+05um V)
[05/08 21:27:21    309s] (I)       
[05/08 21:27:21    309s] (I)       ============  Phase 1e Route ============
[05/08 21:27:21    309s] (I)       Started Phase 1e ( Curr Mem: 2223.31 MB )
[05/08 21:27:21    309s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2223.31 MB )
[05/08 21:27:21    309s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2223.31 MB )
[05/08 21:27:21    309s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2223.31 MB )
[05/08 21:27:21    309s] (I)       Usage: 390583 = (192556 H, 198027 V) = (2.64% H, 3.37% V) = (9.705e+05um H, 9.981e+05um V)
[05/08 21:27:21    309s] (I)       
[05/08 21:27:21    309s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.968538e+06um
[05/08 21:27:21    309s] [NR-eGR] 
[05/08 21:27:21    309s] (I)       Current Phase 1l[Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2197.45 MB )
[05/08 21:27:21    309s] (I)       Run Multi-thread layer assignment with 10 threads
[05/08 21:27:22    310s] (I)       Finished Phase 1l ( CPU: 0.78 sec, Real: 0.13 sec, Curr Mem: 2191.39 MB )
[05/08 21:27:22    310s] (I)       ============  Phase 1l Route ============
[05/08 21:27:22    310s] (I)       
[05/08 21:27:22    310s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 21:27:22    310s] [NR-eGR]                        OverCon            
[05/08 21:27:22    310s] [NR-eGR]                         #Gcell     %Gcell
[05/08 21:27:22    310s] [NR-eGR]       Layer                (2)    OverCon 
[05/08 21:27:22    310s] [NR-eGR] ----------------------------------------------
[05/08 21:27:22    310s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[05/08 21:27:22    310s] [NR-eGR]  METAL2  (2)         1( 0.00%)   ( 0.00%) 
[05/08 21:27:22    310s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[05/08 21:27:22    310s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[05/08 21:27:22    310s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[05/08 21:27:22    310s] [NR-eGR] ----------------------------------------------
[05/08 21:27:22    310s] [NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[05/08 21:27:22    310s] [NR-eGR] 
[05/08 21:27:22    310s] (I)       Finished Global Routing ( CPU: 1.13 sec, Real: 0.44 sec, Curr Mem: 2191.39 MB )
[05/08 21:27:22    310s] (I)       total 2D Cap : 13183793 = (7304342 H, 5879451 V)
[05/08 21:27:22    310s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/08 21:27:22    310s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/08 21:27:22    310s] Early Global Route congestion estimation runtime: 1.57 seconds, mem = 2189.9M
[05/08 21:27:22    310s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.570, REAL:0.878, MEM:2189.9M
[05/08 21:27:22    310s] OPERPROF: Starting HotSpotCal at level 1, MEM:2189.9M
[05/08 21:27:22    310s] [hotspot] +------------+---------------+---------------+
[05/08 21:27:22    310s] [hotspot] |            |   max hotspot | total hotspot |
[05/08 21:27:22    310s] [hotspot] +------------+---------------+---------------+
[05/08 21:27:22    310s] [hotspot] | normalized |          0.00 |          0.00 |
[05/08 21:27:22    310s] [hotspot] +------------+---------------+---------------+
[05/08 21:27:22    310s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/08 21:27:22    310s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/08 21:27:22    310s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.060, REAL:0.021, MEM:2193.8M
[05/08 21:27:22    310s] 
[05/08 21:27:22    310s] === incrementalPlace Internal Loop 1 ===
[05/08 21:27:22    310s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/08 21:27:22    310s] OPERPROF: Starting IPInitSPData at level 1, MEM:2193.8M
[05/08 21:27:22    310s] #spOpts: minPadR=1.1 
[05/08 21:27:22    310s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2193.9M
[05/08 21:27:22    311s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.450, REAL:0.452, MEM:2193.9M
[05/08 21:27:22    311s] OPERPROF:   Starting post-place ADS at level 2, MEM:2193.9M
[05/08 21:27:22    311s] ADSU 0.491 -> 0.492. GS 40.320
[05/08 21:27:22    311s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.170, REAL:0.167, MEM:2193.9M
[05/08 21:27:22    311s] OPERPROF:   Starting spMPad at level 2, MEM:2193.9M
[05/08 21:27:22    311s] OPERPROF:     Starting spContextMPad at level 3, MEM:2193.9M
[05/08 21:27:22    311s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2193.9M
[05/08 21:27:22    311s] OPERPROF:   Finished spMPad at level 2, CPU:0.050, REAL:0.036, MEM:2193.9M
[05/08 21:27:22    311s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2193.9M
[05/08 21:27:22    311s] no activity file in design. spp won't run.
[05/08 21:27:22    311s] [spp] 0
[05/08 21:27:22    311s] [adp] 0:1:1:3
[05/08 21:27:22    311s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.004, MEM:2193.9M
[05/08 21:27:22    311s] SP #FI/SF FL/PI 0/0 13020/0
[05/08 21:27:22    311s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.730, REAL:0.717, MEM:2193.9M
[05/08 21:27:22    311s] PP off. flexM 0
[05/08 21:27:22    311s] OPERPROF: Starting CDPad at level 1, MEM:2195.6M
[05/08 21:27:22    311s] 3DP is on.
[05/08 21:27:22    311s] 3DP OF M2 0.000, M4 0.000. Diff 0
[05/08 21:27:23    311s] design sh 0.128.
[05/08 21:27:23    311s] design sh 0.128.
[05/08 21:27:23    311s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[05/08 21:27:23    311s] design sh 0.128.
[05/08 21:27:23    313s] CDPadU 0.668 -> 0.544. R=0.492, N=13020, GS=5.040
[05/08 21:27:23    313s] OPERPROF: Finished CDPad at level 1, CPU:2.300, REAL:0.945, MEM:2195.2M
[05/08 21:27:23    313s] OPERPROF: Starting InitSKP at level 1, MEM:2195.2M
[05/08 21:27:23    313s] no activity file in design. spp won't run.
[05/08 21:27:24    315s] no activity file in design. spp won't run.
[05/08 21:27:25    317s] *** Finished SKP initialization (cpu=0:00:03.8, real=0:00:02.0)***
[05/08 21:27:25    317s] OPERPROF: Finished InitSKP at level 1, CPU:3.840, REAL:1.454, MEM:2568.8M
[05/08 21:27:25    317s] NP #FI/FS/SF FL/PI: 0/148/0 13020/0
[05/08 21:27:25    317s] no activity file in design. spp won't run.
[05/08 21:27:25    317s] 
[05/08 21:27:25    317s] AB Est...
[05/08 21:27:25    317s] OPERPROF: Starting npPlace at level 1, MEM:2574.7M
[05/08 21:27:25    318s] OPERPROF: Finished npPlace at level 1, CPU:0.390, REAL:0.374, MEM:2638.4M
[05/08 21:27:25    318s] Iteration  5: Skipped, with CDP Off
[05/08 21:27:25    318s] 
[05/08 21:27:25    318s] AB Est...
[05/08 21:27:25    318s] OPERPROF: Starting npPlace at level 1, MEM:2610.2M
[05/08 21:27:26    318s] OPERPROF: Finished npPlace at level 1, CPU:0.410, REAL:0.375, MEM:2634.6M
[05/08 21:27:26    318s] Iteration  6: Skipped, with CDP Off
[05/08 21:27:26    318s] 
[05/08 21:27:26    318s] AB Est...
[05/08 21:27:26    318s] OPERPROF: Starting npPlace at level 1, MEM:2612.9M
[05/08 21:27:26    319s] OPERPROF: Finished npPlace at level 1, CPU:0.380, REAL:0.366, MEM:2635.7M
[05/08 21:27:26    319s] Iteration  7: Skipped, with CDP Off
[05/08 21:27:26    319s] OPERPROF: Starting npPlace at level 1, MEM:2745.8M
[05/08 21:27:26    319s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[05/08 21:27:26    319s] No instances found in the vector
[05/08 21:27:26    319s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2765.9M, DRC: 0)
[05/08 21:27:26    319s] 0 (out of 0) MH cells were successfully legalized.
[05/08 21:27:35    359s] Iteration  8: Total net bbox = 1.529e+06 (7.55e+05 7.74e+05)
[05/08 21:27:35    359s]               Est.  stn bbox = 1.736e+06 (8.60e+05 8.76e+05)
[05/08 21:27:35    359s]               cpu = 0:00:39.5 real = 0:00:09.0 mem = 2829.8M
[05/08 21:27:35    359s] OPERPROF: Finished npPlace at level 1, CPU:39.830, REAL:8.512, MEM:2694.5M
[05/08 21:27:35    359s] no activity file in design. spp won't run.
[05/08 21:27:35    359s] NP #FI/FS/SF FL/PI: 0/148/0 13020/0
[05/08 21:27:35    359s] no activity file in design. spp won't run.
[05/08 21:27:35    359s] OPERPROF: Starting npPlace at level 1, MEM:2636.5M
[05/08 21:27:35    359s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/08 21:27:35    359s] No instances found in the vector
[05/08 21:27:35    359s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2658.7M, DRC: 0)
[05/08 21:27:35    359s] 0 (out of 0) MH cells were successfully legalized.
[05/08 21:28:25    579s] Iteration  9: Total net bbox = 1.621e+06 (8.02e+05 8.19e+05)
[05/08 21:28:25    579s]               Est.  stn bbox = 1.831e+06 (9.09e+05 9.22e+05)
[05/08 21:28:25    579s]               cpu = 0:03:40 real = 0:00:50.0 mem = 2860.6M
[05/08 21:28:25    579s] OPERPROF: Finished npPlace at level 1, CPU:220.430, REAL:50.194, MEM:2693.3M
[05/08 21:28:25    579s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2504.1M
[05/08 21:28:25    579s] Starting Early Global Route rough congestion estimation: mem = 2504.1M
[05/08 21:28:25    579s] (I)       Started Loading and Dumping File ( Curr Mem: 2504.10 MB )
[05/08 21:28:25    579s] (I)       Reading DB...
[05/08 21:28:25    579s] (I)       Read data from FE... (mem=2621.9M)
[05/08 21:28:25    579s] (I)       Read nodes and places... (mem=2621.9M)
[05/08 21:28:25    579s] (I)       Done Read nodes and places (cpu=0.020s, mem=2624.1M)
[05/08 21:28:25    579s] (I)       Read nets... (mem=2624.1M)
[05/08 21:28:25    579s] (I)       Done Read nets (cpu=0.050s, mem=2626.1M)
[05/08 21:28:25    579s] (I)       Done Read data from FE (cpu=0.070s, mem=2626.1M)
[05/08 21:28:25    579s] (I)       before initializing RouteDB syMemory usage = 2509.8 MB
[05/08 21:28:25    579s] (I)       Print mode             : 2
[05/08 21:28:25    579s] (I)       Stop if highly congested: false
[05/08 21:28:25    579s] (I)       Honor MSV route constraint: false
[05/08 21:28:25    579s] (I)       Maximum routing layer  : 127
[05/08 21:28:25    579s] (I)       Minimum routing layer  : 2
[05/08 21:28:25    579s] (I)       Supply scale factor H  : 1.00
[05/08 21:28:25    579s] (I)       Supply scale factor V  : 1.00
[05/08 21:28:25    579s] (I)       Tracks used by clock wire: 0
[05/08 21:28:25    579s] (I)       Reverse direction      : 
[05/08 21:28:25    579s] (I)       Honor partition pin guides: true
[05/08 21:28:25    579s] (I)       Route selected nets only: false
[05/08 21:28:25    579s] (I)       Route secondary PG pins: false
[05/08 21:28:25    579s] (I)       Second PG max fanout   : 2147483647
[05/08 21:28:25    579s] (I)       Assign partition pins  : false
[05/08 21:28:25    579s] (I)       Support large GCell    : true
[05/08 21:28:25    579s] (I)       Number threads         : 10
[05/08 21:28:25    579s] (I)       Number of rows per GCell: 4
[05/08 21:28:25    579s] (I)       Max num rows per GCell : 32
[05/08 21:28:25    579s] (I)       Apply function for special wires: true
[05/08 21:28:25    579s] (I)       Layer by layer blockage reading: true
[05/08 21:28:25    579s] (I)       Offset calculation fix : true
[05/08 21:28:25    579s] (I)       Route stripe layer range: 
[05/08 21:28:25    579s] (I)       Honor partition fences : 
[05/08 21:28:25    579s] (I)       Honor partition pin    : 
[05/08 21:28:25    579s] (I)       Honor partition fences with feedthrough: 
[05/08 21:28:25    579s] (I)       Counted 0 PG shapes. We will not process PG shapes layer by layer.
[05/08 21:28:25    579s] (I)       build grid graph
[05/08 21:28:25    579s] (I)       build grid graph start
[05/08 21:28:25    579s] [NR-eGR] Track table information for default rule: 
[05/08 21:28:25    579s] [NR-eGR] METAL1 has no routable track
[05/08 21:28:25    579s] [NR-eGR] METAL2 has single uniform track structure
[05/08 21:28:25    579s] [NR-eGR] METAL3 has single uniform track structure
[05/08 21:28:25    579s] [NR-eGR] METAL4 has single uniform track structure
[05/08 21:28:25    579s] [NR-eGR] METAL5 has single uniform track structure
[05/08 21:28:25    579s] (I)       build grid graph end
[05/08 21:28:25    579s] (I)       ===========================================================================
[05/08 21:28:25    579s] (I)       == Report All Rule Vias ==
[05/08 21:28:25    579s] (I)       ===========================================================================
[05/08 21:28:25    579s] (I)        Via Rule : (Default)
[05/08 21:28:25    579s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/08 21:28:25    579s] (I)       ---------------------------------------------------------------------------
[05/08 21:28:25    579s] (I)        1    1 : via1                        1 : via1                     
[05/08 21:28:25    579s] (I)        2    2 : via2                        2 : via2                     
[05/08 21:28:25    579s] (I)        3    4 : via3                        4 : via3                     
[05/08 21:28:25    579s] (I)        4    6 : via4                        6 : via4                     
[05/08 21:28:25    579s] (I)        5    0 : ---                         0 : ---                      
[05/08 21:28:25    579s] (I)       ===========================================================================
[05/08 21:28:25    579s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2509.88 MB )
[05/08 21:28:25    579s] (I)       Num PG vias on layer 1 : 0
[05/08 21:28:25    579s] (I)       Num PG vias on layer 2 : 0
[05/08 21:28:25    579s] (I)       Num PG vias on layer 3 : 0
[05/08 21:28:25    579s] (I)       Num PG vias on layer 4 : 0
[05/08 21:28:25    579s] (I)       Num PG vias on layer 5 : 0
[05/08 21:28:25    579s] [NR-eGR] Read 0 PG shapes
[05/08 21:28:25    579s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2509.88 MB )
[05/08 21:28:25    579s] [NR-eGR] #Routing Blockages  : 0
[05/08 21:28:25    579s] [NR-eGR] #Instance Blockages : 1155
[05/08 21:28:25    579s] [NR-eGR] #PG Blockages       : 0
[05/08 21:28:25    579s] [NR-eGR] #Bump Blockages     : 0
[05/08 21:28:25    579s] [NR-eGR] #Boundary Blockages : 0
[05/08 21:28:25    579s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/08 21:28:25    579s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 21:28:25    579s] (I)       readDataFromPlaceDB
[05/08 21:28:25    579s] (I)       Read net information..
[05/08 21:28:25    579s] [NR-eGR] Read numTotalNets=14218  numIgnoredNets=0
[05/08 21:28:25    579s] (I)       Read testcase time = 0.000 seconds
[05/08 21:28:25    579s] 
[05/08 21:28:25    579s] (I)       early_global_route_priority property id does not exist.
[05/08 21:28:25    579s] (I)       Start initializing grid graph
[05/08 21:28:25    579s] (I)       End initializing grid graph
[05/08 21:28:25    579s] (I)       Model blockages into capacity
[05/08 21:28:25    579s] (I)       Read Num Blocks=2469  Num Prerouted Wires=0  Num CS=0
[05/08 21:28:25    579s] (I)       Started Modeling ( Curr Mem: 2512.27 MB )
[05/08 21:28:25    579s] (I)       Started Modeling Layer 1 ( Curr Mem: 2512.27 MB )
[05/08 21:28:25    579s] (I)       Started Modeling Layer 2 ( Curr Mem: 2512.27 MB )
[05/08 21:28:25    579s] (I)       Layer 1 (V) : #blockages 877 : #preroutes 0
[05/08 21:28:25    579s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2514.53 MB )
[05/08 21:28:25    579s] (I)       Started Modeling Layer 3 ( Curr Mem: 2514.53 MB )
[05/08 21:28:25    579s] (I)       Layer 2 (H) : #blockages 580 : #preroutes 0
[05/08 21:28:25    579s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2517.51 MB )
[05/08 21:28:25    579s] (I)       Started Modeling Layer 4 ( Curr Mem: 2515.53 MB )
[05/08 21:28:25    579s] (I)       Layer 3 (V) : #blockages 1012 : #preroutes 0
[05/08 21:28:25    579s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2515.53 MB )
[05/08 21:28:25    579s] (I)       Started Modeling Layer 5 ( Curr Mem: 2515.53 MB )
[05/08 21:28:25    579s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[05/08 21:28:25    579s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2515.53 MB )
[05/08 21:28:25    579s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2515.53 MB )
[05/08 21:28:25    579s] (I)       Number of ignored nets = 0
[05/08 21:28:25    579s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 21:28:25    579s] (I)       Number of clock nets = 2.  Ignored: No
[05/08 21:28:25    579s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 21:28:25    579s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 21:28:25    579s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 21:28:25    579s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 21:28:25    579s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 21:28:25    579s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 21:28:25    579s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 21:28:25    579s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 21:28:25    579s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2515.5 MB
[05/08 21:28:25    579s] (I)       Ndr track 0 does not exist
[05/08 21:28:25    579s] (I)       Layer1  viaCost=200.00
[05/08 21:28:25    579s] (I)       Layer2  viaCost=100.00
[05/08 21:28:25    579s] (I)       Layer3  viaCost=100.00
[05/08 21:28:25    579s] (I)       Layer4  viaCost=100.00
[05/08 21:28:25    579s] (I)       ---------------------Grid Graph Info--------------------
[05/08 21:28:25    579s] (I)       Routing area        : (0, 0) - (6583240, 6579280)
[05/08 21:28:25    579s] (I)       Core area           : (613800, 613760) - (5970360, 5966240)
[05/08 21:28:25    579s] (I)       Site width          :  1320  (dbu)
[05/08 21:28:25    579s] (I)       Row height          : 10080  (dbu)
[05/08 21:28:25    579s] (I)       GCell width         : 40320  (dbu)
[05/08 21:28:25    579s] (I)       GCell height        : 40320  (dbu)
[05/08 21:28:25    579s] (I)       Grid                :   164   163     5
[05/08 21:28:25    579s] (I)       Layer numbers       :     1     2     3     4     5
[05/08 21:28:25    579s] (I)       Vertical capacity   :     0 40320     0 40320     0
[05/08 21:28:25    579s] (I)       Horizontal capacity :     0     0 40320     0 40320
[05/08 21:28:25    579s] (I)       Default wire width  :   460   560   560   560   560
[05/08 21:28:25    579s] (I)       Default wire space  :   460   560   560   560   560
[05/08 21:28:25    579s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[05/08 21:28:25    579s] (I)       Default pitch size  :   920  1320  1120  1320  1120
[05/08 21:28:25    579s] (I)       First track coord   :     0   660   560   660   560
[05/08 21:28:25    579s] (I)       Num tracks per GCell: 43.83 30.55 36.00 30.55 36.00
[05/08 21:28:25    579s] (I)       Total num of tracks :     0  4987  5874  4987  5874
[05/08 21:28:25    579s] (I)       Num of masks        :     1     1     1     1     1
[05/08 21:28:25    579s] (I)       Num of trim masks   :     0     0     0     0     0
[05/08 21:28:25    579s] (I)       --------------------------------------------------------
[05/08 21:28:25    579s] 
[05/08 21:28:25    579s] [NR-eGR] ============ Routing rule table ============
[05/08 21:28:25    579s] [NR-eGR] Rule id: 0  Nets: 14110 
[05/08 21:28:25    579s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 21:28:25    579s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120
[05/08 21:28:25    579s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:28:25    579s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:28:25    579s] [NR-eGR] ========================================
[05/08 21:28:25    579s] [NR-eGR] 
[05/08 21:28:25    579s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 21:28:25    579s] (I)       blocked tracks on layer2 : = 99394 / 812881 (12.23%)
[05/08 21:28:25    579s] (I)       blocked tracks on layer3 : = 120421 / 963336 (12.50%)
[05/08 21:28:25    579s] (I)       blocked tracks on layer4 : = 99394 / 812881 (12.23%)
[05/08 21:28:25    579s] (I)       blocked tracks on layer5 : = 0 / 963336 (0.00%)
[05/08 21:28:25    579s] (I)       After initializing earlyGlobalRoute syMemory usage = 2517.0 MB
[05/08 21:28:25    579s] (I)       Finished Loading and Dumping File ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 2517.03 MB )
[05/08 21:28:25    579s] (I)       ============= Initialization =============
[05/08 21:28:25    580s] (I)       numLocalWires=16628  numGlobalNetBranches=5582  numLocalNetBranches=2786
[05/08 21:28:25    580s] (I)       totalPins=44296  totalGlobalPin=33631 (75.92%)
[05/08 21:28:25    580s] (I)       Started Build MST ( Curr Mem: 2512.44 MB )
[05/08 21:28:25    580s] (I)       Generate topology with 10 threads
[05/08 21:28:25    580s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2540.42 MB )
[05/08 21:28:25    580s] (I)       total 2D Cap : 3292727 = (1832381 H, 1460346 V)
[05/08 21:28:25    580s] (I)       ============  Phase 1a Route ============
[05/08 21:28:25    580s] (I)       Started Phase 1a ( Curr Mem: 2521.45 MB )
[05/08 21:28:25    580s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2521.45 MB )
[05/08 21:28:25    580s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2521.45 MB )
[05/08 21:28:25    580s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/08 21:28:25    580s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2521.45 MB )
[05/08 21:28:25    580s] (I)       Usage: 87722 = (43214 H, 44508 V) = (2.36% H, 3.05% V) = (8.712e+05um H, 8.973e+05um V)
[05/08 21:28:25    580s] (I)       
[05/08 21:28:25    580s] (I)       ============  Phase 1b Route ============
[05/08 21:28:25    580s] (I)       Usage: 87722 = (43214 H, 44508 V) = (2.36% H, 3.05% V) = (8.712e+05um H, 8.973e+05um V)
[05/08 21:28:25    580s] (I)       
[05/08 21:28:25    580s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/08 21:28:25    580s] 
[05/08 21:28:25    580s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/08 21:28:25    580s] Finished Early Global Route rough congestion estimation: mem = 2506.5M
[05/08 21:28:25    580s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.290, REAL:0.252, MEM:2498.6M
[05/08 21:28:25    580s] earlyGlobalRoute rough estimation gcell size 4 row height
[05/08 21:28:25    580s] OPERPROF: Starting CDPad at level 1, MEM:2498.6M
[05/08 21:28:26    580s] CDPadU 0.544 -> 0.544. R=0.492, N=13020, GS=20.160
[05/08 21:28:26    580s] OPERPROF: Finished CDPad at level 1, CPU:0.430, REAL:0.317, MEM:2496.1M
[05/08 21:28:26    580s] no activity file in design. spp won't run.
[05/08 21:28:26    580s] NP #FI/FS/SF FL/PI: 0/148/0 13020/0
[05/08 21:28:26    580s] no activity file in design. spp won't run.
[05/08 21:28:26    580s] OPERPROF: Starting npPlace at level 1, MEM:2622.6M
[05/08 21:28:26    581s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/08 21:28:26    581s] No instances found in the vector
[05/08 21:28:26    581s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2647.0M, DRC: 0)
[05/08 21:28:26    581s] 0 (out of 0) MH cells were successfully legalized.
[05/08 21:28:28    587s] OPERPROF: Finished npPlace at level 1, CPU:6.460, REAL:1.907, MEM:2682.0M
[05/08 21:28:28    587s] no activity file in design. spp won't run.
[05/08 21:28:28    587s] NP #FI/FS/SF FL/PI: 0/148/0 13020/0
[05/08 21:28:28    587s] no activity file in design. spp won't run.
[05/08 21:28:28    587s] OPERPROF: Starting npPlace at level 1, MEM:2624.0M
[05/08 21:28:28    587s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/08 21:28:28    587s] No instances found in the vector
[05/08 21:28:28    587s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2646.9M, DRC: 0)
[05/08 21:28:28    587s] 0 (out of 0) MH cells were successfully legalized.
[05/08 21:28:55    707s] Iteration 10: Total net bbox = 1.688e+06 (8.41e+05 8.47e+05)
[05/08 21:28:55    707s]               Est.  stn bbox = 1.896e+06 (9.48e+05 9.48e+05)
[05/08 21:28:55    707s]               cpu = 0:02:00 real = 0:00:27.0 mem = 2849.0M
[05/08 21:28:55    707s] OPERPROF: Finished npPlace at level 1, CPU:119.830, REAL:27.014, MEM:2681.4M
[05/08 21:28:55    707s] no activity file in design. spp won't run.
[05/08 21:28:55    707s] NP #FI/FS/SF FL/PI: 0/148/0 13020/0
[05/08 21:28:55    707s] no activity file in design. spp won't run.
[05/08 21:28:55    707s] OPERPROF: Starting npPlace at level 1, MEM:2626.1M
[05/08 21:28:55    707s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/08 21:28:55    707s] No instances found in the vector
[05/08 21:28:55    707s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2648.0M, DRC: 0)
[05/08 21:28:55    707s] 0 (out of 0) MH cells were successfully legalized.
[05/08 21:29:08    766s] Iteration 11: Total net bbox = 1.613e+06 (7.96e+05 8.17e+05)
[05/08 21:29:08    766s]               Est.  stn bbox = 1.813e+06 (8.98e+05 9.15e+05)
[05/08 21:29:08    766s]               cpu = 0:00:58.4 real = 0:00:13.0 mem = 2849.8M
[05/08 21:29:08    766s] OPERPROF: Finished npPlace at level 1, CPU:58.740, REAL:13.382, MEM:2681.4M
[05/08 21:29:08    766s] no activity file in design. spp won't run.
[05/08 21:29:08    766s] NP #FI/FS/SF FL/PI: 0/148/0 13020/0
[05/08 21:29:08    766s] no activity file in design. spp won't run.
[05/08 21:29:09    766s] OPERPROF: Starting npPlace at level 1, MEM:2627.2M
[05/08 21:29:09    766s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[05/08 21:29:09    766s] No instances found in the vector
[05/08 21:29:09    766s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2649.3M, DRC: 0)
[05/08 21:29:09    766s] 0 (out of 0) MH cells were successfully legalized.
[05/08 21:29:16    797s] Iteration 12: Total net bbox = 1.519e+06 (7.59e+05 7.60e+05)
[05/08 21:29:16    797s]               Est.  stn bbox = 1.715e+06 (8.59e+05 8.57e+05)
[05/08 21:29:16    797s]               cpu = 0:00:30.4 real = 0:00:07.0 mem = 2854.2M
[05/08 21:29:16    797s] OPERPROF: Finished npPlace at level 1, CPU:30.710, REAL:7.171, MEM:2682.8M
[05/08 21:29:16    797s] Move report: Timing Driven Placement moves 13020 insts, mean move: 116.80 um, max move: 1156.96 um
[05/08 21:29:16    797s] 	Max move on inst (CONV/FE_OFC606_n5104): (945.78, 2559.76) --> (1327.91, 1784.92)
[05/08 21:29:16    797s] no activity file in design. spp won't run.
[05/08 21:29:16    797s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2492.5M
[05/08 21:29:16    797s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2492.5M
[05/08 21:29:16    797s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.050, REAL:0.052, MEM:2494.4M
[05/08 21:29:16    797s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2494.4M
[05/08 21:29:16    797s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2486.1M
[05/08 21:29:16    797s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.090, REAL:0.098, MEM:2480.6M
[05/08 21:29:16    797s] 
[05/08 21:29:16    797s] Finished Incremental Placement (cpu=0:08:07, real=0:01:54, mem=2476.5M)
[05/08 21:29:16    797s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/08 21:29:16    797s] Type 'man IMPSP-9025' for more detail.
[05/08 21:29:16    797s] CongRepair sets shifter mode to gplace
[05/08 21:29:16    797s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2476.5M
[05/08 21:29:16    797s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2476.5M
[05/08 21:29:16    797s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2476.5M
[05/08 21:29:16    797s] #spOpts: minPadR=1.1 mergeVia=F 
[05/08 21:29:16    797s] All LLGs are deleted
[05/08 21:29:16    797s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2476.5M
[05/08 21:29:16    797s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.010, REAL:0.001, MEM:2476.5M
[05/08 21:29:16    797s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2476.5M
[05/08 21:29:16    797s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2476.5M
[05/08 21:29:16    797s] Core basic site is tsm3site
[05/08 21:29:16    797s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 21:29:16    797s] SiteArray: use 8,699,904 bytes
[05/08 21:29:16    797s] SiteArray: current memory after site array memory allocation 2484.8M
[05/08 21:29:16    797s] SiteArray: FP blocked sites are writable
[05/08 21:29:16    797s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 21:29:16    797s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2486.8M
[05/08 21:29:16    797s] Process 0 wires and vias for routing blockage analysis
[05/08 21:29:16    797s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.030, REAL:0.009, MEM:2486.8M
[05/08 21:29:16    797s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.170, REAL:0.100, MEM:2486.8M
[05/08 21:29:16    797s] OPERPROF:         Starting CMU at level 5, MEM:2486.8M
[05/08 21:29:16    797s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.007, MEM:2486.8M
[05/08 21:29:16    797s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.210, REAL:0.136, MEM:2486.8M
[05/08 21:29:16    797s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2486.8MB).
[05/08 21:29:16    797s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.230, REAL:0.163, MEM:2486.8M
[05/08 21:29:16    797s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.230, REAL:0.163, MEM:2486.8M
[05/08 21:29:16    797s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.29307.1
[05/08 21:29:16    797s] OPERPROF:   Starting RefinePlace at level 2, MEM:2486.8M
[05/08 21:29:16    797s] *** Starting refinePlace (0:13:18 mem=2486.8M) ***
[05/08 21:29:16    797s] Total net bbox length = 1.530e+06 (7.667e+05 7.635e+05) (ext = 1.668e+05)
[05/08 21:29:16    797s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:29:16    797s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2486.8M
[05/08 21:29:16    797s] Starting refinePlace ...
[05/08 21:29:16    797s]   Spread Effort: high, pre-route mode, useDDP on.
[05/08 21:29:16    797s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2487.1MB) @(0:13:18 - 0:13:18).
[05/08 21:29:16    797s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:29:16    797s] wireLenOptFixPriorityInst 0 inst fixed
[05/08 21:29:16    797s] tweakage running in 10 threads.
[05/08 21:29:16    797s] Placement tweakage begins.
[05/08 21:29:16    798s] wire length = 1.687e+06
[05/08 21:29:17    798s] wire length = 1.656e+06
[05/08 21:29:17    798s] Placement tweakage ends.
[05/08 21:29:17    798s] Move report: tweak moves 36 insts, mean move: 7.40 um, max move: 26.17 um
[05/08 21:29:17    798s] 	Max move on inst (CONV/U4802): (1671.54, 2027.97) --> (1645.37, 2027.97)
[05/08 21:29:17    798s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.8, real=0:00:01.0, mem=2486.3MB) @(0:13:18 - 0:13:19).
[05/08 21:29:17    798s] 
[05/08 21:29:17    798s] Running Spiral MT with 10 threads  fetchWidth=676 
[05/08 21:29:17    799s] Move report: legalization moves 13020 insts, mean move: 2.85 um, max move: 5.67 um
[05/08 21:29:17    799s] 	Max move on inst (CONV/r2238/U421): (2176.01, 1466.07) --> (2175.36, 1461.04)
[05/08 21:29:17    799s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:00.0, mem=2486.3MB) @(0:13:19 - 0:13:19).
[05/08 21:29:17    799s] Move report: Detail placement moves 13020 insts, mean move: 2.87 um, max move: 29.27 um
[05/08 21:29:17    799s] 	Max move on inst (CONV/U4802): (1671.54, 2027.97) --> (1644.72, 2025.52)
[05/08 21:29:17    799s] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 2486.3MB
[05/08 21:29:17    799s] Statistics of distance of Instance movement in refine placement:
[05/08 21:29:17    799s]   maximum (X+Y) =        29.27 um
[05/08 21:29:17    799s]   inst (CONV/U4802) with max move: (1671.54, 2027.97) -> (1644.72, 2025.52)
[05/08 21:29:17    799s]   mean    (X+Y) =         2.87 um
[05/08 21:29:17    799s] Summary Report:
[05/08 21:29:17    799s] Instances move: 13020 (out of 13020 movable)
[05/08 21:29:17    799s] Instances flipped: 0
[05/08 21:29:17    799s] Mean displacement: 2.87 um
[05/08 21:29:17    799s] Max displacement: 29.27 um (Instance: CONV/U4802) (1671.54, 2027.97) -> (1644.72, 2025.52)
[05/08 21:29:17    799s] 	Length: 2 sites, height: 1 rows, site name: tsm3site, cell type: INVXL
[05/08 21:29:17    799s] Total instances moved : 13020
[05/08 21:29:17    799s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.690, REAL:1.132, MEM:2486.3M
[05/08 21:29:17    799s] Total net bbox length = 1.503e+06 (7.389e+05 7.642e+05) (ext = 1.670e+05)
[05/08 21:29:17    799s] Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 2486.3MB
[05/08 21:29:17    799s] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:01.0, mem=2486.3MB) @(0:13:18 - 0:13:19).
[05/08 21:29:17    799s] *** Finished refinePlace (0:13:19 mem=2486.3M) ***
[05/08 21:29:17    799s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.29307.1
[05/08 21:29:17    799s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.740, REAL:1.181, MEM:2486.3M
[05/08 21:29:17    799s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.030, REAL:1.365, MEM:2483.0M
[05/08 21:29:17    799s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2483.0M
[05/08 21:29:17    799s] Starting Early Global Route congestion estimation: mem = 2483.0M
[05/08 21:29:17    799s] (I)       Started Loading and Dumping File ( Curr Mem: 2483.04 MB )
[05/08 21:29:17    799s] (I)       Reading DB...
[05/08 21:29:17    799s] (I)       Read data from FE... (mem=2610.5M)
[05/08 21:29:17    799s] (I)       Read nodes and places... (mem=2610.5M)
[05/08 21:29:17    799s] (I)       Done Read nodes and places (cpu=0.010s, mem=2612.7M)
[05/08 21:29:17    799s] (I)       Read nets... (mem=2612.7M)
[05/08 21:29:17    799s] (I)       Done Read nets (cpu=0.060s, mem=2614.7M)
[05/08 21:29:17    799s] (I)       Done Read data from FE (cpu=0.070s, mem=2614.7M)
[05/08 21:29:17    799s] (I)       before initializing RouteDB syMemory usage = 2488.7 MB
[05/08 21:29:17    799s] (I)       Honor MSV route constraint: false
[05/08 21:29:17    799s] (I)       Maximum routing layer  : 127
[05/08 21:29:17    799s] (I)       Minimum routing layer  : 2
[05/08 21:29:17    799s] (I)       Supply scale factor H  : 1.00
[05/08 21:29:17    799s] (I)       Supply scale factor V  : 1.00
[05/08 21:29:17    799s] (I)       Tracks used by clock wire: 0
[05/08 21:29:17    799s] (I)       Reverse direction      : 
[05/08 21:29:17    799s] (I)       Honor partition pin guides: true
[05/08 21:29:17    799s] (I)       Route selected nets only: false
[05/08 21:29:17    799s] (I)       Route secondary PG pins: false
[05/08 21:29:17    799s] (I)       Second PG max fanout   : 2147483647
[05/08 21:29:17    799s] (I)       Number threads         : 10
[05/08 21:29:17    799s] (I)       Apply function for special wires: true
[05/08 21:29:17    799s] (I)       Layer by layer blockage reading: true
[05/08 21:29:17    799s] (I)       Offset calculation fix : true
[05/08 21:29:17    799s] (I)       Route stripe layer range: 
[05/08 21:29:17    799s] (I)       Honor partition fences : 
[05/08 21:29:17    799s] (I)       Honor partition pin    : 
[05/08 21:29:17    799s] (I)       Honor partition fences with feedthrough: 
[05/08 21:29:17    799s] (I)       Counted 0 PG shapes. We will not process PG shapes layer by layer.
[05/08 21:29:17    799s] (I)       build grid graph
[05/08 21:29:17    799s] (I)       build grid graph start
[05/08 21:29:17    799s] [NR-eGR] Track table information for default rule: 
[05/08 21:29:17    799s] [NR-eGR] METAL1 has no routable track
[05/08 21:29:17    799s] [NR-eGR] METAL2 has single uniform track structure
[05/08 21:29:17    799s] [NR-eGR] METAL3 has single uniform track structure
[05/08 21:29:17    799s] [NR-eGR] METAL4 has single uniform track structure
[05/08 21:29:17    799s] [NR-eGR] METAL5 has single uniform track structure
[05/08 21:29:17    799s] (I)       build grid graph end
[05/08 21:29:17    799s] (I)       ===========================================================================
[05/08 21:29:17    799s] (I)       == Report All Rule Vias ==
[05/08 21:29:17    799s] (I)       ===========================================================================
[05/08 21:29:17    799s] (I)        Via Rule : (Default)
[05/08 21:29:17    799s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/08 21:29:17    799s] (I)       ---------------------------------------------------------------------------
[05/08 21:29:17    799s] (I)        1    1 : via1                        1 : via1                     
[05/08 21:29:17    799s] (I)        2    2 : via2                        2 : via2                     
[05/08 21:29:17    799s] (I)        3    4 : via3                        4 : via3                     
[05/08 21:29:17    799s] (I)        4    6 : via4                        6 : via4                     
[05/08 21:29:17    799s] (I)        5    0 : ---                         0 : ---                      
[05/08 21:29:17    799s] (I)       ===========================================================================
[05/08 21:29:17    799s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2484.38 MB )
[05/08 21:29:17    799s] (I)       Num PG vias on layer 1 : 0
[05/08 21:29:17    799s] (I)       Num PG vias on layer 2 : 0
[05/08 21:29:17    799s] (I)       Num PG vias on layer 3 : 0
[05/08 21:29:17    799s] (I)       Num PG vias on layer 4 : 0
[05/08 21:29:17    799s] (I)       Num PG vias on layer 5 : 0
[05/08 21:29:17    799s] [NR-eGR] Read 0 PG shapes
[05/08 21:29:17    799s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2484.38 MB )
[05/08 21:29:17    799s] [NR-eGR] #Routing Blockages  : 0
[05/08 21:29:17    799s] [NR-eGR] #Instance Blockages : 1155
[05/08 21:29:17    799s] [NR-eGR] #PG Blockages       : 0
[05/08 21:29:17    799s] [NR-eGR] #Bump Blockages     : 0
[05/08 21:29:17    799s] [NR-eGR] #Boundary Blockages : 0
[05/08 21:29:17    799s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/08 21:29:17    799s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 21:29:17    799s] (I)       readDataFromPlaceDB
[05/08 21:29:17    799s] (I)       Read net information..
[05/08 21:29:17    799s] [NR-eGR] Read numTotalNets=14218  numIgnoredNets=0
[05/08 21:29:17    799s] (I)       Read testcase time = 0.010 seconds
[05/08 21:29:17    799s] 
[05/08 21:29:17    799s] (I)       early_global_route_priority property id does not exist.
[05/08 21:29:17    799s] (I)       Start initializing grid graph
[05/08 21:29:17    799s] (I)       End initializing grid graph
[05/08 21:29:17    799s] (I)       Model blockages into capacity
[05/08 21:29:17    799s] (I)       Read Num Blocks=2469  Num Prerouted Wires=0  Num CS=0
[05/08 21:29:17    799s] (I)       Started Modeling ( Curr Mem: 2501.16 MB )
[05/08 21:29:17    799s] (I)       Started Modeling Layer 1 ( Curr Mem: 2501.16 MB )
[05/08 21:29:17    799s] (I)       Started Modeling Layer 2 ( Curr Mem: 2501.16 MB )
[05/08 21:29:17    799s] (I)       Layer 1 (V) : #blockages 877 : #preroutes 0
[05/08 21:29:17    799s] (I)       Finished Modeling Layer 2 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2512.92 MB )
[05/08 21:29:17    799s] (I)       Started Modeling Layer 3 ( Curr Mem: 2505.51 MB )
[05/08 21:29:17    799s] (I)       Layer 2 (H) : #blockages 580 : #preroutes 0
[05/08 21:29:17    799s] (I)       Finished Modeling Layer 3 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2519.95 MB )
[05/08 21:29:17    799s] (I)       Started Modeling Layer 4 ( Curr Mem: 2506.30 MB )
[05/08 21:29:18    799s] (I)       Layer 3 (V) : #blockages 1012 : #preroutes 0
[05/08 21:29:18    799s] (I)       Finished Modeling Layer 4 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2516.70 MB )
[05/08 21:29:18    799s] (I)       Started Modeling Layer 5 ( Curr Mem: 2507.59 MB )
[05/08 21:29:18    799s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[05/08 21:29:18    799s] (I)       Finished Modeling Layer 5 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2519.52 MB )
[05/08 21:29:18    799s] (I)       Finished Modeling ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 2510.61 MB )
[05/08 21:29:18    799s] (I)       Number of ignored nets = 0
[05/08 21:29:18    799s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 21:29:18    799s] (I)       Number of clock nets = 2.  Ignored: No
[05/08 21:29:18    799s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 21:29:18    799s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 21:29:18    799s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 21:29:18    799s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 21:29:18    799s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 21:29:18    799s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 21:29:18    799s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 21:29:18    799s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 21:29:18    799s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2505.7 MB
[05/08 21:29:18    799s] (I)       Ndr track 0 does not exist
[05/08 21:29:18    799s] (I)       Layer1  viaCost=200.00
[05/08 21:29:18    799s] (I)       Layer2  viaCost=100.00
[05/08 21:29:18    799s] (I)       Layer3  viaCost=100.00
[05/08 21:29:18    799s] (I)       Layer4  viaCost=100.00
[05/08 21:29:18    799s] (I)       ---------------------Grid Graph Info--------------------
[05/08 21:29:18    799s] (I)       Routing area        : (0, 0) - (6583240, 6579280)
[05/08 21:29:18    799s] (I)       Core area           : (613800, 613760) - (5970360, 5966240)
[05/08 21:29:18    799s] (I)       Site width          :  1320  (dbu)
[05/08 21:29:18    799s] (I)       Row height          : 10080  (dbu)
[05/08 21:29:18    799s] (I)       GCell width         : 10080  (dbu)
[05/08 21:29:18    799s] (I)       GCell height        : 10080  (dbu)
[05/08 21:29:18    799s] (I)       Grid                :   653   652     5
[05/08 21:29:18    799s] (I)       Layer numbers       :     1     2     3     4     5
[05/08 21:29:18    799s] (I)       Vertical capacity   :     0 10080     0 10080     0
[05/08 21:29:18    799s] (I)       Horizontal capacity :     0     0 10080     0 10080
[05/08 21:29:18    799s] (I)       Default wire width  :   460   560   560   560   560
[05/08 21:29:18    799s] (I)       Default wire space  :   460   560   560   560   560
[05/08 21:29:18    799s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[05/08 21:29:18    799s] (I)       Default pitch size  :   920  1320  1120  1320  1120
[05/08 21:29:18    799s] (I)       First track coord   :     0   660   560   660   560
[05/08 21:29:18    799s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00
[05/08 21:29:18    799s] (I)       Total num of tracks :     0  4987  5874  4987  5874
[05/08 21:29:18    799s] (I)       Num of masks        :     1     1     1     1     1
[05/08 21:29:18    799s] (I)       Num of trim masks   :     0     0     0     0     0
[05/08 21:29:18    799s] (I)       --------------------------------------------------------
[05/08 21:29:18    799s] 
[05/08 21:29:18    799s] [NR-eGR] ============ Routing rule table ============
[05/08 21:29:18    799s] [NR-eGR] Rule id: 0  Nets: 14110 
[05/08 21:29:18    799s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 21:29:18    799s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120
[05/08 21:29:18    799s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:29:18    799s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:29:18    799s] [NR-eGR] ========================================
[05/08 21:29:18    799s] [NR-eGR] 
[05/08 21:29:18    799s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 21:29:18    799s] (I)       blocked tracks on layer2 : = 330718 / 3251524 (10.17%)
[05/08 21:29:18    799s] (I)       blocked tracks on layer3 : = 393000 / 3835722 (10.25%)
[05/08 21:29:18    799s] (I)       blocked tracks on layer4 : = 330058 / 3251524 (10.15%)
[05/08 21:29:18    799s] (I)       blocked tracks on layer5 : = 0 / 3835722 (0.00%)
[05/08 21:29:18    799s] (I)       After initializing earlyGlobalRoute syMemory usage = 2521.0 MB
[05/08 21:29:18    799s] (I)       Finished Loading and Dumping File ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 2521.01 MB )
[05/08 21:29:18    799s] (I)       Started Global Routing ( Curr Mem: 2515.63 MB )
[05/08 21:29:18    799s] (I)       ============= Initialization =============
[05/08 21:29:18    799s] (I)       totalPins=44296  totalGlobalPin=43944 (99.21%)
[05/08 21:29:18    799s] (I)       Started Build MST ( Curr Mem: 2515.63 MB )
[05/08 21:29:18    799s] (I)       Generate topology with 10 threads
[05/08 21:29:18    799s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.01 sec, Curr Mem: 2539.71 MB )
[05/08 21:29:18    800s] (I)       total 2D Cap : 13176187 = (7300031 H, 5876156 V)
[05/08 21:29:18    800s] [NR-eGR] Layer group 1: route 14110 net(s) in layer range [2, 5]
[05/08 21:29:18    800s] (I)       ============  Phase 1a Route ============
[05/08 21:29:18    800s] (I)       Started Phase 1a ( Curr Mem: 2527.29 MB )
[05/08 21:29:18    800s] (I)       Finished Phase 1a ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2527.29 MB )
[05/08 21:29:18    800s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2527.29 MB )
[05/08 21:29:18    800s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/08 21:29:18    800s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2528.98 MB )
[05/08 21:29:18    800s] (I)       Usage: 322316 = (158340 H, 163976 V) = (2.17% H, 2.79% V) = (7.980e+05um H, 8.264e+05um V)
[05/08 21:29:18    800s] (I)       
[05/08 21:29:18    800s] (I)       ============  Phase 1b Route ============
[05/08 21:29:18    800s] (I)       Started Phase 1b ( Curr Mem: 2528.98 MB )
[05/08 21:29:18    800s] (I)       Finished Phase 1b ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2528.98 MB )
[05/08 21:29:18    800s] (I)       Usage: 322317 = (158341 H, 163976 V) = (2.17% H, 2.79% V) = (7.980e+05um H, 8.264e+05um V)
[05/08 21:29:18    800s] (I)       
[05/08 21:29:18    800s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.624478e+06um
[05/08 21:29:18    800s] (I)       ============  Phase 1c Route ============
[05/08 21:29:18    800s] (I)       Started Phase 1c ( Curr Mem: 2528.98 MB )
[05/08 21:29:18    800s] (I)       Level2 Grid: 131 x 131
[05/08 21:29:18    800s] (I)       Started Two Level Routing ( Curr Mem: 2529.38 MB )
[05/08 21:29:18    800s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2529.38 MB )
[05/08 21:29:18    800s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2529.38 MB )
[05/08 21:29:18    800s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2529.38 MB )
[05/08 21:29:18    800s] (I)       Finished Phase 1c ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2528.98 MB )
[05/08 21:29:18    800s] (I)       Usage: 322317 = (158341 H, 163976 V) = (2.17% H, 2.79% V) = (7.980e+05um H, 8.264e+05um V)
[05/08 21:29:18    800s] (I)       
[05/08 21:29:18    800s] (I)       ============  Phase 1d Route ============
[05/08 21:29:18    800s] (I)       Usage: 322317 = (158341 H, 163976 V) = (2.17% H, 2.79% V) = (7.980e+05um H, 8.264e+05um V)
[05/08 21:29:18    800s] (I)       
[05/08 21:29:18    800s] (I)       ============  Phase 1e Route ============
[05/08 21:29:18    800s] (I)       Started Phase 1e ( Curr Mem: 2528.98 MB )
[05/08 21:29:18    800s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2528.98 MB )
[05/08 21:29:18    800s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2528.98 MB )
[05/08 21:29:18    800s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2528.98 MB )
[05/08 21:29:18    800s] (I)       Usage: 322317 = (158341 H, 163976 V) = (2.17% H, 2.79% V) = (7.980e+05um H, 8.264e+05um V)
[05/08 21:29:18    800s] (I)       
[05/08 21:29:18    800s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.624478e+06um
[05/08 21:29:18    800s] [NR-eGR] 
[05/08 21:29:18    800s] (I)       Current Phase 1l[Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2501.94 MB )
[05/08 21:29:18    800s] (I)       Run Multi-thread layer assignment with 10 threads
[05/08 21:29:18    801s] (I)       Finished Phase 1l ( CPU: 0.73 sec, Real: 0.13 sec, Curr Mem: 2499.14 MB )
[05/08 21:29:18    801s] (I)       ============  Phase 1l Route ============
[05/08 21:29:18    801s] (I)       
[05/08 21:29:18    801s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 21:29:18    801s] [NR-eGR]                        OverCon            
[05/08 21:29:18    801s] [NR-eGR]                         #Gcell     %Gcell
[05/08 21:29:18    801s] [NR-eGR]       Layer                (1)    OverCon 
[05/08 21:29:18    801s] [NR-eGR] ----------------------------------------------
[05/08 21:29:18    801s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[05/08 21:29:18    801s] [NR-eGR]  METAL2  (2)         1( 0.00%)   ( 0.00%) 
[05/08 21:29:18    801s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[05/08 21:29:18    801s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[05/08 21:29:18    801s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[05/08 21:29:18    801s] [NR-eGR] ----------------------------------------------
[05/08 21:29:18    801s] [NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[05/08 21:29:18    801s] [NR-eGR] 
[05/08 21:29:18    801s] (I)       Finished Global Routing ( CPU: 1.18 sec, Real: 0.53 sec, Curr Mem: 2499.14 MB )
[05/08 21:29:18    801s] (I)       total 2D Cap : 13183793 = (7304342 H, 5879451 V)
[05/08 21:29:18    801s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/08 21:29:18    801s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/08 21:29:18    801s] Early Global Route congestion estimation runtime: 1.63 seconds, mem = 2501.6M
[05/08 21:29:18    801s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.630, REAL:0.996, MEM:2501.6M
[05/08 21:29:18    801s] OPERPROF: Starting HotSpotCal at level 1, MEM:2501.6M
[05/08 21:29:18    801s] [hotspot] +------------+---------------+---------------+
[05/08 21:29:18    801s] [hotspot] |            |   max hotspot | total hotspot |
[05/08 21:29:18    801s] [hotspot] +------------+---------------+---------------+
[05/08 21:29:18    801s] [hotspot] | normalized |          0.00 |          0.00 |
[05/08 21:29:18    801s] [hotspot] +------------+---------------+---------------+
[05/08 21:29:18    801s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/08 21:29:18    801s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/08 21:29:18    801s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.060, REAL:0.017, MEM:2498.8M
[05/08 21:29:18    801s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2498.8M
[05/08 21:29:18    801s] Starting Early Global Route wiring: mem = 2498.8M
[05/08 21:29:18    801s] (I)       ============= track Assignment ============
[05/08 21:29:18    801s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2498.78 MB )
[05/08 21:29:18    801s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2494.67 MB )
[05/08 21:29:18    801s] (I)       Started Greedy Track Assignment ( Curr Mem: 2494.67 MB )
[05/08 21:29:18    801s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer6, numCutBoxes=0)
[05/08 21:29:18    801s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2495.32 MB )
[05/08 21:29:18    801s] (I)       Run Multi-thread track assignment
[05/08 21:29:18    802s] (I)       Finished Greedy Track Assignment ( CPU: 0.75 sec, Real: 0.13 sec, Curr Mem: 2492.34 MB )
[05/08 21:29:19    802s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:29:19    802s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 44188
[05/08 21:29:19    802s] [NR-eGR] METAL2  (2V) length: 6.427187e+05um, number of vias: 61837
[05/08 21:29:19    802s] [NR-eGR] METAL3  (3H) length: 7.360921e+05um, number of vias: 1160
[05/08 21:29:19    802s] [NR-eGR] METAL4  (4V) length: 1.938832e+05um, number of vias: 273
[05/08 21:29:19    802s] [NR-eGR] METAL5  (5H) length: 6.605370e+04um, number of vias: 0
[05/08 21:29:19    802s] [NR-eGR] Total length: 1.638748e+06um, number of vias: 107458
[05/08 21:29:19    802s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:29:19    802s] [NR-eGR] Total eGR-routed clock nets wire length: 1.383278e+04um 
[05/08 21:29:19    802s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:29:19    802s] Early Global Route wiring runtime: 0.96 seconds, mem = 2490.1M
[05/08 21:29:19    802s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.960, REAL:0.308, MEM:2490.1M
[05/08 21:29:19    802s] 0 delay mode for cte disabled.
[05/08 21:29:19    802s] SKP cleared!
[05/08 21:29:19    802s] 
[05/08 21:29:19    802s] *** Finished incrementalPlace (cpu=0:08:14, real=0:01:59)***
[05/08 21:29:19    802s] All LLGs are deleted
[05/08 21:29:19    802s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2047.8M
[05/08 21:29:19    802s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.020, REAL:0.014, MEM:2034.7M
[05/08 21:29:19    802s] Start to check current routing status for nets...
[05/08 21:29:19    802s] All nets are already routed correctly.
[05/08 21:29:19    802s] End to check current routing status for nets (mem=2034.7M)
[05/08 21:29:19    802s] Extraction called for design 'CHIP' of instances=13168 and nets=14881 using extraction engine 'preRoute' .
[05/08 21:29:19    802s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 21:29:19    802s] Type 'man IMPEXT-3530' for more detail.
[05/08 21:29:19    802s] PreRoute RC Extraction called for design CHIP.
[05/08 21:29:19    802s] RC Extraction called in multi-corner(1) mode.
[05/08 21:29:19    802s] RCMode: PreRoute
[05/08 21:29:19    802s]       RC Corner Indexes            0   
[05/08 21:29:19    802s] Capacitance Scaling Factor   : 1.00000 
[05/08 21:29:19    802s] Resistance Scaling Factor    : 1.00000 
[05/08 21:29:19    802s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 21:29:19    802s] Clock Res. Scaling Factor    : 1.00000 
[05/08 21:29:19    802s] Shrink Factor                : 1.00000
[05/08 21:29:19    802s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 21:29:19    802s] Using capacitance table file ...
[05/08 21:29:19    802s] LayerId::1 widthSet size::4
[05/08 21:29:19    802s] LayerId::2 widthSet size::4
[05/08 21:29:19    802s] LayerId::3 widthSet size::4
[05/08 21:29:19    802s] LayerId::4 widthSet size::4
[05/08 21:29:19    802s] LayerId::5 widthSet size::3
[05/08 21:29:19    802s] Updating RC grid for preRoute extraction ...
[05/08 21:29:19    802s] Initializing multi-corner capacitance tables ... 
[05/08 21:29:19    802s] Initializing multi-corner resistance tables ...
[05/08 21:29:19    802s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2034.695M)
[05/08 21:29:20    803s] Compute RC Scale Done ...
[05/08 21:29:20    803s] **optDesign ... cpu = 0:10:41, real = 0:03:01, mem = 1458.5M, totSessionCpu=0:13:24 **
[05/08 21:29:20    803s] #################################################################################
[05/08 21:29:20    803s] # Design Stage: PreRoute
[05/08 21:29:20    803s] # Design Name: CHIP
[05/08 21:29:20    803s] # Design Mode: 90nm
[05/08 21:29:20    803s] # Analysis Mode: MMMC Non-OCV 
[05/08 21:29:20    803s] # Parasitics Mode: No SPEF/RCDB
[05/08 21:29:20    803s] # Signoff Settings: SI Off 
[05/08 21:29:20    803s] #################################################################################
[05/08 21:29:20    804s] Topological Sorting (REAL = 0:00:00.0, MEM = 2075.6M, InitMEM = 2064.8M)
[05/08 21:29:20    804s] Calculate delays in Single mode...
[05/08 21:29:20    805s] Start delay calculation (fullDC) (10 T). (MEM=2078.1)
[05/08 21:29:21    805s] End AAE Lib Interpolated Model. (MEM=2094.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:29:22    811s] Total number of fetched objects 14221
[05/08 21:29:22    811s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/08 21:29:22    811s] End delay calculation. (MEM=2073.54 CPU=0:00:04.6 REAL=0:00:01.0)
[05/08 21:29:22    811s] End delay calculation (fullDC). (MEM=2073.54 CPU=0:00:06.2 REAL=0:00:02.0)
[05/08 21:29:22    811s] *** CDM Built up (cpu=0:00:07.4  real=0:00:02.0  mem= 2073.5M) ***
[05/08 21:29:22    813s] *** Timing NOT met, worst failing slack is -1.248
[05/08 21:29:22    813s] *** Check timing (0:00:00.0)
[05/08 21:29:22    813s] Begin: GigaOpt Optimization in WNS mode
[05/08 21:29:22    813s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 10 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[05/08 21:29:22    813s] Info: 108 io nets excluded
[05/08 21:29:22    813s] Info: 2 clock nets excluded from IPO operation.
[05/08 21:29:22    813s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:33.3/0:08:39.5 (1.6), mem = 2105.1M
[05/08 21:29:22    813s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.29307.5
[05/08 21:29:22    813s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 21:29:22    813s] ### Creating PhyDesignMc. totSessionCpu=0:13:33 mem=2105.2M
[05/08 21:29:22    813s] OPERPROF: Starting DPlace-Init at level 1, MEM:2105.2M
[05/08 21:29:22    813s] #spOpts: minPadR=1.1 
[05/08 21:29:22    813s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2105.2M
[05/08 21:29:22    813s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2105.2M
[05/08 21:29:22    813s] Core basic site is tsm3site
[05/08 21:29:22    813s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 21:29:22    813s] SiteArray: use 8,699,904 bytes
[05/08 21:29:22    813s] SiteArray: current memory after site array memory allocation 2113.5M
[05/08 21:29:22    813s] SiteArray: FP blocked sites are writable
[05/08 21:29:22    813s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 21:29:22    813s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2113.5M
[05/08 21:29:22    813s] Process 0 wires and vias for routing blockage analysis
[05/08 21:29:22    813s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.010, MEM:2113.5M
[05/08 21:29:22    813s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.170, REAL:0.102, MEM:2113.5M
[05/08 21:29:23    813s] OPERPROF:     Starting CMU at level 3, MEM:2113.6M
[05/08 21:29:23    813s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2113.6M
[05/08 21:29:23    813s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.200, REAL:0.132, MEM:2113.6M
[05/08 21:29:23    813s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2113.6MB).
[05/08 21:29:23    813s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.158, MEM:2113.6M
[05/08 21:29:23    813s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:34 mem=2111.6M
[05/08 21:29:23    813s] 
[05/08 21:29:23    813s] Creating Lib Analyzer ...
[05/08 21:29:23    813s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[05/08 21:29:23    813s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/08 21:29:23    813s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/08 21:29:23    813s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/08 21:29:23    813s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[05/08 21:29:23    813s] 
[05/08 21:29:27    818s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:38 mem=2120.6M
[05/08 21:29:27    818s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:38 mem=2120.6M
[05/08 21:29:27    818s] Creating Lib Analyzer, finished. 
[05/08 21:29:27    818s] 
[05/08 21:29:27    818s] #optDebug: {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8500} {5, 0.250, 0.8500} 
[05/08 21:29:27    818s] ### Creating LA Mngr. totSessionCpu=0:13:38 mem=2120.7M
[05/08 21:29:27    818s] ### Creating LA Mngr, finished. totSessionCpu=0:13:38 mem=2120.7M
[05/08 21:29:33    824s] *info: 108 io nets excluded
[05/08 21:29:33    824s] *info: 2 clock nets excluded
[05/08 21:29:33    824s] *info: 2 special nets excluded.
[05/08 21:29:33    824s] *info: 663 no-driver nets excluded.
[05/08 21:29:35    826s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.29307.1
[05/08 21:29:35    827s] PathGroup :  reg2reg  TargetSlack : 0.0524 
[05/08 21:29:35    827s] ** GigaOpt Optimizer WNS Slack -1.248 TNS Slack -90.387 Density 4.91
[05/08 21:29:35    828s] Optimizer WNS Pass 0
[05/08 21:29:35    828s] OptDebug: Start of Optimizer WNS Pass 0: default* WNS -1.248 TNS -90.387; reg2reg* WNS -0.121 TNS -0.353; HEPG WNS -0.121 TNS -0.353; all paths WNS -1.248 TNS -90.387
[05/08 21:29:35    828s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2427.7M
[05/08 21:29:35    828s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2427.7M
[05/08 21:29:35    828s] Info: Begin MT loop @oiCellDelayCachingJob with 10 threads.
[05/08 21:29:35    828s] Info: End MT loop @oiCellDelayCachingJob.
[05/08 21:29:35    828s] Active Path Group: reg2reg  
[05/08 21:29:35    828s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:29:35    828s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|          End Point          |
[05/08 21:29:35    828s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:29:35    828s] |  -0.121|   -1.248|  -0.353|  -90.387|     4.91%|   0:00:00.0| 2459.1M|av_func_mode_max|  reg2reg| CONV/CMF1_reg[33]/D         |
[05/08 21:29:36    829s] |   0.045|   -1.248|   0.000|  -90.639|     4.91%|   0:00:01.0| 2873.2M|av_func_mode_max|  reg2reg| CONV/CMF0_reg[35]/D         |
[05/08 21:29:36    830s] |   0.079|   -1.248|   0.000|  -90.639|     4.91%|   0:00:00.0| 2876.8M|              NA|       NA| NA                          |
[05/08 21:29:36    830s] |   0.079|   -1.248|   0.000|  -90.639|     4.91%|   0:00:00.0| 2868.6M|av_func_mode_max|       NA| NA                          |
[05/08 21:29:36    830s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:29:36    830s] 
[05/08 21:29:36    830s] *** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:01.0 mem=2868.6M) ***
[05/08 21:29:36    830s] Active Path Group: default 
[05/08 21:29:36    830s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:29:36    830s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|          End Point          |
[05/08 21:29:36    830s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:29:36    830s] |  -1.248|   -1.248| -90.639|  -90.639|     4.91%|   0:00:00.0| 2868.6M|av_func_mode_max|  default| CONV/a_cnt_reg[4]/D         |
[05/08 21:29:37    833s] |  -0.997|   -0.997|-126.196| -126.196|     4.91%|   0:00:01.0| 2893.7M|av_func_mode_max|  default| CONV/CMF1_reg[6]/D          |
[05/08 21:29:37    833s] |  -0.953|   -0.953|-121.995| -121.995|     4.91%|   0:00:00.0| 2895.9M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
[05/08 21:29:37    834s] |  -0.931|   -0.931|-118.891| -118.891|     4.91%|   0:00:00.0| 2897.1M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
[05/08 21:29:37    834s] |  -0.874|   -0.874|-116.818| -116.818|     4.91%|   0:00:00.0| 2897.8M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
[05/08 21:29:37    835s] |  -0.835|   -0.835|-114.906| -114.906|     4.91%|   0:00:00.0| 2906.8M|av_func_mode_max|  default| CONV/CMF1_reg[6]/D          |
[05/08 21:29:37    836s] |  -0.807|   -0.807|-108.780| -108.780|     4.92%|   0:00:00.0| 2907.6M|av_func_mode_max|  default| CONV/CMF1_reg[6]/D          |
[05/08 21:29:38    837s] |  -0.793|   -0.793|-104.478| -104.478|     4.92%|   0:00:01.0| 2908.2M|av_func_mode_max|  default| CONV/a_cnt_reg[6]/D         |
[05/08 21:29:38    837s] |  -0.763|   -0.763|-104.358| -104.358|     4.92%|   0:00:00.0| 2905.6M|av_func_mode_max|  default| CONV/a_cnt_reg[6]/D         |
[05/08 21:29:38    838s] |  -0.745|   -0.745|-105.876| -105.876|     4.92%|   0:00:00.0| 2905.9M|av_func_mode_max|  default| CONV/a_cnt_reg[6]/D         |
[05/08 21:29:38    838s] |  -0.706|   -0.706|-105.730| -105.730|     4.92%|   0:00:00.0| 2905.9M|av_func_mode_max|  default| CONV/a_cnt_reg[4]/D         |
[05/08 21:29:39    840s] |  -0.705|   -0.705|-101.896| -101.896|     4.92%|   0:00:01.0| 2914.1M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
[05/08 21:29:39    841s] |  -0.682|   -0.682|-101.800| -101.800|     4.92%|   0:00:00.0| 2915.3M|av_func_mode_max|  default| CONV/a_cnt_reg[6]/D         |
[05/08 21:29:40    843s] |  -0.642|   -0.642| -84.094|  -84.094|     4.92%|   0:00:01.0| 2930.4M|av_func_mode_max|  default| CONV/CMF0_reg[8]/D          |
[05/08 21:29:40    844s] |  -0.628|   -0.628| -82.550|  -82.550|     4.92%|   0:00:00.0| 2930.2M|av_func_mode_max|  default| CONV/a_cnt_reg[6]/D         |
[05/08 21:29:40    846s] |  -0.620|   -0.620| -82.169|  -82.169|     4.92%|   0:00:00.0| 2931.8M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
[05/08 21:29:41    848s] |  -0.601|   -0.601| -67.872|  -67.872|     4.92%|   0:00:01.0| 2933.3M|av_func_mode_max|  default| CONV/a_cnt_reg[1]/D         |
[05/08 21:29:42    851s] |  -0.591|   -0.591| -68.499|  -68.499|     4.93%|   0:00:01.0| 2942.0M|av_func_mode_max|  default| CONV/a_cnt_reg[6]/D         |
[05/08 21:29:43    852s] |  -0.587|   -0.587| -68.138|  -68.138|     4.93%|   0:00:01.0| 2942.4M|av_func_mode_max|  default| CONV/a_cnt_reg[9]/D         |
[05/08 21:29:43    852s] |  -0.574|   -0.574| -68.189|  -68.189|     4.93%|   0:00:00.0| 2942.3M|av_func_mode_max|  default| CONV/a_cnt_reg[4]/D         |
[05/08 21:29:44    855s] |  -0.571|   -0.571| -63.577|  -63.577|     4.93%|   0:00:01.0| 2946.6M|av_func_mode_max|  default| CONV/CMF1_reg[0]/D          |
[05/08 21:29:44    856s] |  -0.545|   -0.545| -62.842|  -62.842|     4.93%|   0:00:00.0| 2948.2M|av_func_mode_max|  default| CONV/CMF0_reg[7]/D          |
[05/08 21:29:45    859s] |  -0.540|   -0.540| -61.034|  -61.034|     4.93%|   0:00:01.0| 2948.4M|av_func_mode_max|  default| CONV/a_cnt_reg[6]/D         |
[05/08 21:29:45    860s] |  -0.539|   -0.539| -61.825|  -61.825|     4.93%|   0:00:00.0| 2948.7M|av_func_mode_max|  default| CONV/a_cnt_reg[6]/D         |
[05/08 21:29:46    862s] |  -0.522|   -0.522| -62.188|  -62.188|     4.93%|   0:00:01.0| 2948.7M|av_func_mode_max|  default| CONV/a_cnt_reg[6]/D         |
[05/08 21:29:46    863s] |  -0.514|   -0.514| -62.633|  -62.633|     4.93%|   0:00:00.0| 2949.1M|av_func_mode_max|  default| CONV/CMF0_reg[8]/D          |
[05/08 21:29:47    864s] |  -0.485|   -0.485| -58.005|  -58.005|     4.93%|   0:00:01.0| 2949.2M|av_func_mode_max|  default| CONV/a_cnt_reg[4]/D         |
[05/08 21:29:47    866s] |  -0.474|   -0.474| -50.495|  -50.495|     4.93%|   0:00:00.0| 2951.7M|av_func_mode_max|  default| CONV/CMF0_reg[6]/D          |
[05/08 21:29:47    867s] |  -0.454|   -0.454| -52.752|  -52.752|     4.93%|   0:00:00.0| 2959.7M|av_func_mode_max|  default| CONV/CMF0_reg[6]/D          |
[05/08 21:29:48    869s] |  -0.426|   -0.426| -51.553|  -51.553|     4.93%|   0:00:01.0| 2959.7M|av_func_mode_max|  default| CONV/register_reg[7][17]/D  |
[05/08 21:29:48    871s] |  -0.415|   -0.415| -46.729|  -46.729|     4.93%|   0:00:00.0| 2960.2M|av_func_mode_max|  default| CONV/CMF0_reg[6]/D          |
[05/08 21:29:48    872s] |  -0.401|   -0.401| -46.035|  -46.035|     4.93%|   0:00:00.0| 2960.2M|av_func_mode_max|  default| CONV/CMF0_reg[7]/D          |
[05/08 21:29:48    874s] |  -0.370|   -0.370| -47.262|  -47.262|     4.93%|   0:00:00.0| 2960.2M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
[05/08 21:29:49    879s] |  -0.351|   -0.351| -47.486|  -47.486|     4.93%|   0:00:01.0| 2961.4M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
[05/08 21:29:50    886s] |  -0.351|   -0.351| -42.543|  -42.543|     4.94%|   0:00:01.0| 2961.5M|av_func_mode_max|  default| CONV/a_cnt_reg[9]/D         |
[05/08 21:29:51    887s] |  -0.331|   -0.331| -39.122|  -39.122|     4.94%|   0:00:01.0| 2961.4M|av_func_mode_max|  default| CONV/a_cnt_reg[9]/D         |
[05/08 21:29:52    891s] |  -0.319|   -0.319| -38.937|  -38.937|     4.94%|   0:00:01.0| 2964.2M|av_func_mode_max|  default| CONV/CMF0_reg[6]/D          |
[05/08 21:29:52    893s] |  -0.298|   -0.298| -36.122|  -36.122|     4.94%|   0:00:00.0| 2963.9M|av_func_mode_max|  default| CONV/a_cnt_reg[6]/D         |
[05/08 21:29:53    896s] |  -0.286|   -0.286| -36.004|  -36.004|     4.94%|   0:00:01.0| 2965.2M|av_func_mode_max|  default| CONV/CMF0_reg[12]/D         |
[05/08 21:29:54    899s] |  -0.273|   -0.273| -33.806|  -33.806|     4.94%|   0:00:01.0| 2965.5M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
[05/08 21:29:55    903s] |  -0.266|   -0.266| -29.057|  -29.057|     4.94%|   0:00:01.0| 2967.0M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
[05/08 21:29:55    906s] |  -0.262|   -0.262| -27.198|  -27.198|     4.94%|   0:00:00.0| 2967.8M|av_func_mode_max|  default| CONV/a_cnt_reg[3]/D         |
[05/08 21:29:56    908s] |  -0.254|   -0.254| -27.321|  -27.321|     4.94%|   0:00:01.0| 2967.1M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
[05/08 21:29:56    910s] |  -0.236|   -0.236| -27.837|  -27.837|     4.94%|   0:00:00.0| 2967.7M|av_func_mode_max|  default| CONV/a_cnt_reg[9]/D         |
[05/08 21:29:57    915s] |  -0.235|   -0.235| -26.150|  -26.150|     4.94%|   0:00:01.0| 2967.5M|av_func_mode_max|  default| CONV/a_cnt_reg[4]/D         |
[05/08 21:29:58    916s] |  -0.228|   -0.228| -25.419|  -25.419|     4.94%|   0:00:01.0| 2967.2M|av_func_mode_max|  default| CONV/a_cnt_reg[1]/D         |
[05/08 21:29:58    919s] |  -0.224|   -0.224| -18.983|  -18.983|     4.95%|   0:00:00.0| 2970.1M|av_func_mode_max|  default| CONV/a_cnt_reg[2]/D         |
[05/08 21:29:59    923s] |  -0.207|   -0.207| -17.356|  -17.356|     4.95%|   0:00:01.0| 2969.8M|av_func_mode_max|  default| CONV/a_cnt_reg[7]/D         |
[05/08 21:30:00    926s] |  -0.195|   -0.195| -16.115|  -16.115|     4.95%|   0:00:01.0| 2970.4M|av_func_mode_max|  default| CONV/a_cnt_reg[9]/D         |
[05/08 21:30:01    931s] |  -0.193|   -0.193| -15.284|  -15.284|     4.95%|   0:00:01.0| 2979.1M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
[05/08 21:30:02    933s] |  -0.184|   -0.184| -15.157|  -15.157|     4.95%|   0:00:01.0| 2978.2M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
[05/08 21:30:03    937s] |  -0.183|   -0.183| -14.931|  -14.931|     4.95%|   0:00:01.0| 2978.0M|av_func_mode_max|  default| CONV/CMF1_reg[15]/D         |
[05/08 21:30:04    941s] |  -0.167|   -0.167| -12.911|  -12.911|     4.95%|   0:00:01.0| 2979.6M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
[05/08 21:30:05    945s] |  -0.163|   -0.163| -11.053|  -11.053|     4.95%|   0:00:01.0| 2978.0M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
[05/08 21:30:05    947s] |  -0.163|   -0.163| -10.809|  -10.809|     4.95%|   0:00:00.0| 2977.4M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
[05/08 21:30:05    949s] |  -0.167|   -0.167| -10.759|  -10.759|     4.95%|   0:00:00.0| 2977.1M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
[05/08 21:30:06    950s] |  -0.162|   -0.162| -10.746|  -10.746|     4.95%|   0:00:01.0| 2977.0M|av_func_mode_max|  default| CONV/a_cnt_reg[9]/D         |
[05/08 21:30:07    957s] |  -0.159|   -0.159|  -9.051|   -9.051|     4.96%|   0:00:01.0| 2978.4M|av_func_mode_max|  default| CONV/a_cnt_reg[6]/D         |
[05/08 21:30:08    959s] |  -0.148|   -0.148|  -8.939|   -8.939|     4.96%|   0:00:01.0| 2978.9M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
[05/08 21:30:08    960s] |  -0.143|   -0.143|  -8.651|   -8.651|     4.96%|   0:00:00.0| 2980.9M|av_func_mode_max|  default| CONV/a_cnt_reg[9]/D         |
[05/08 21:30:08    962s] |  -0.143|   -0.143|  -8.341|   -8.341|     4.96%|   0:00:00.0| 2979.6M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
[05/08 21:30:08    962s] |  -0.143|   -0.143|  -8.323|   -8.323|     4.96%|   0:00:00.0| 2979.4M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
[05/08 21:30:09    967s] |  -0.143|   -0.143|  -7.521|   -7.521|     4.96%|   0:00:01.0| 2978.6M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
[05/08 21:30:09    969s] |  -0.143|   -0.143|  -7.088|   -7.088|     4.96%|   0:00:00.0| 2980.7M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
[05/08 21:30:10    971s] |  -0.143|   -0.143|  -7.082|   -7.082|     4.96%|   0:00:01.0| 2982.0M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
[05/08 21:30:10    972s] |  -0.143|   -0.143|  -6.988|   -6.988|     4.96%|   0:00:00.0| 2981.0M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
[05/08 21:30:10    972s] |  -0.143|   -0.143|  -6.987|   -6.987|     4.96%|   0:00:00.0| 2972.8M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
[05/08 21:30:10    972s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:30:10    972s] 
[05/08 21:30:10    972s] *** Finish Core Optimize Step (cpu=0:02:23 real=0:00:34.0 mem=2972.8M) ***
[05/08 21:30:10    973s] 
[05/08 21:30:10    973s] *** Finished Optimize Step Cumulative (cpu=0:02:25 real=0:00:35.0 mem=2972.8M) ***
[05/08 21:30:10    973s] OptDebug: End of Optimizer WNS Pass 0: default* WNS -0.143 TNS -6.987; reg2reg* WNS 0.083 TNS 0.000; HEPG WNS 0.083 TNS 0.000; all paths WNS -0.143 TNS -6.987
[05/08 21:30:10    973s] ** GigaOpt Optimizer WNS Slack -0.143 TNS Slack -6.987 Density 4.96
[05/08 21:30:10    973s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.29307.1
[05/08 21:30:10    973s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2975.8M
[05/08 21:30:10    973s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2975.8M
[05/08 21:30:10    973s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2975.8M
[05/08 21:30:10    973s] OPERPROF:       Starting CMU at level 4, MEM:2975.8M
[05/08 21:30:10    973s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.008, MEM:2977.7M
[05/08 21:30:10    973s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.116, MEM:2977.7M
[05/08 21:30:10    973s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.144, MEM:2977.7M
[05/08 21:30:10    973s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.150, REAL:0.145, MEM:2977.7M
[05/08 21:30:10    973s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.29307.2
[05/08 21:30:10    973s] OPERPROF: Starting RefinePlace at level 1, MEM:2977.7M
[05/08 21:30:10    973s] *** Starting refinePlace (0:16:13 mem=2977.7M) ***
[05/08 21:30:10    973s] Total net bbox length = 1.509e+06 (7.421e+05 7.673e+05) (ext = 1.670e+05)
[05/08 21:30:10    973s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:30:10    973s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2978.1M
[05/08 21:30:10    973s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2978.2M
[05/08 21:30:10    973s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.023, MEM:2978.2M
[05/08 21:30:10    973s] default core: bins with density > 0.750 =  0.00 % ( 0 / 2916 )
[05/08 21:30:10    973s] Density distribution unevenness ratio = 43.280%
[05/08 21:30:10    973s] RPlace IncrNP Skipped
[05/08 21:30:10    973s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2978.2MB) @(0:16:13 - 0:16:13).
[05/08 21:30:10    973s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.030, REAL:0.032, MEM:2978.2M
[05/08 21:30:10    973s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2978.2M
[05/08 21:30:10    973s] Starting refinePlace ...
[05/08 21:30:10    973s] ** Cut row section cpu time 0:00:00.0.
[05/08 21:30:10    973s]    Spread Effort: high, pre-route mode, useDDP on.
[05/08 21:30:11    974s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.3, real=0:00:01.0, mem=2982.3MB) @(0:16:13 - 0:16:15).
[05/08 21:30:11    974s] Move report: preRPlace moves 233 insts, mean move: 1.94 um, max move: 7.68 um
[05/08 21:30:11    974s] 	Max move on inst (CONV/U3799): (2191.20, 1687.84) --> (2188.56, 1692.88)
[05/08 21:30:11    974s] 	Length: 7 sites, height: 1 rows, site name: tsm3site, cell type: NOR2X4
[05/08 21:30:11    974s] Move report: Detail placement moves 233 insts, mean move: 1.94 um, max move: 7.68 um
[05/08 21:30:11    974s] 	Max move on inst (CONV/U3799): (2191.20, 1687.84) --> (2188.56, 1692.88)
[05/08 21:30:11    974s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2982.3MB
[05/08 21:30:11    974s] Statistics of distance of Instance movement in refine placement:
[05/08 21:30:11    974s]   maximum (X+Y) =         7.68 um
[05/08 21:30:11    974s]   inst (CONV/U3799) with max move: (2191.2, 1687.84) -> (2188.56, 1692.88)
[05/08 21:30:11    974s]   mean    (X+Y) =         1.94 um
[05/08 21:30:11    974s] Summary Report:
[05/08 21:30:11    974s] Instances move: 233 (out of 13175 movable)
[05/08 21:30:11    974s] Instances flipped: 0
[05/08 21:30:11    974s] Mean displacement: 1.94 um
[05/08 21:30:11    974s] Max displacement: 7.68 um (Instance: CONV/U3799) (2191.2, 1687.84) -> (2188.56, 1692.88)
[05/08 21:30:11    974s] 	Length: 7 sites, height: 1 rows, site name: tsm3site, cell type: NOR2X4
[05/08 21:30:11    974s] Total instances moved : 233
[05/08 21:30:11    974s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.290, REAL:0.348, MEM:2982.3M
[05/08 21:30:11    974s] Total net bbox length = 1.510e+06 (7.425e+05 7.674e+05) (ext = 1.670e+05)
[05/08 21:30:11    974s] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2982.3MB
[05/08 21:30:11    974s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=2982.3MB) @(0:16:13 - 0:16:15).
[05/08 21:30:11    974s] *** Finished refinePlace (0:16:15 mem=2982.3M) ***
[05/08 21:30:11    974s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.29307.2
[05/08 21:30:11    974s] OPERPROF: Finished RefinePlace at level 1, CPU:1.370, REAL:0.433, MEM:2982.3M
[05/08 21:30:11    974s] *** maximum move = 7.68 um ***
[05/08 21:30:11    974s] *** Finished re-routing un-routed nets (2976.8M) ***
[05/08 21:30:11    974s] OPERPROF: Starting DPlace-Init at level 1, MEM:2973.4M
[05/08 21:30:11    974s] #spOpts: minPadR=1.1 mergeVia=F 
[05/08 21:30:11    974s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2973.9M
[05/08 21:30:11    975s] OPERPROF:     Starting CMU at level 3, MEM:2973.9M
[05/08 21:30:11    975s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2973.9M
[05/08 21:30:11    975s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.105, MEM:2973.9M
[05/08 21:30:11    975s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2973.9MB).
[05/08 21:30:11    975s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.135, MEM:2973.9M
[05/08 21:30:11    975s] 
[05/08 21:30:11    975s] *** Finish Physical Update (cpu=0:00:02.2 real=0:00:01.0 mem=2973.9M) ***
[05/08 21:30:11    975s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.29307.1
[05/08 21:30:11    975s] ** GigaOpt Optimizer WNS Slack -0.143 TNS Slack -6.987 Density 4.97
[05/08 21:30:11    975s] Optimizer WNS Pass 1
[05/08 21:30:11    975s] OptDebug: Start of Optimizer WNS Pass 1: default* WNS -0.143 TNS -6.987; reg2reg* WNS 0.083 TNS 0.000; HEPG WNS 0.083 TNS 0.000; all paths WNS -0.143 TNS -6.987
[05/08 21:30:11    975s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2965.7M
[05/08 21:30:11    975s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2965.7M
[05/08 21:30:11    975s] Info: Begin MT loop @oiCellDelayCachingJob with 10 threads.
[05/08 21:30:11    975s] Info: End MT loop @oiCellDelayCachingJob.
[05/08 21:30:11    975s] Active Path Group: default 
[05/08 21:30:11    975s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:30:11    975s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|          End Point          |
[05/08 21:30:11    975s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:30:11    975s] |  -0.143|   -0.143|  -6.987|   -6.987|     4.97%|   0:00:00.0| 2967.7M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
[05/08 21:30:14    994s] |  -0.131|   -0.131|  -5.914|   -5.914|     4.98%|   0:00:03.0| 2971.6M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
[05/08 21:30:14    994s] |  -0.130|   -0.130|  -6.147|   -6.147|     4.98%|   0:00:00.0| 2972.0M|av_func_mode_max|  default| CONV/a_cnt_reg[11]/D        |
[05/08 21:30:14    996s] |  -0.121|   -0.121|  -6.117|   -6.117|     4.98%|   0:00:00.0| 2973.7M|av_func_mode_max|  default| CONV/a_cnt_reg[7]/D         |
[05/08 21:30:15    999s] |  -0.118|   -0.118|  -5.409|   -5.409|     4.98%|   0:00:01.0| 2973.1M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
[05/08 21:30:15   1001s] |  -0.110|   -0.110|  -5.266|   -5.266|     4.98%|   0:00:00.0| 2973.6M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
[05/08 21:30:16   1004s] |  -0.108|   -0.108|  -4.893|   -4.893|     4.98%|   0:00:01.0| 2974.5M|av_func_mode_max|  default| CONV/a_cnt_reg[4]/D         |
[05/08 21:30:16   1007s] |  -0.127|   -0.127|  -4.547|   -4.547|     4.98%|   0:00:00.0| 2976.3M|av_func_mode_max|  default| CONV/a_cnt_reg[4]/D         |
[05/08 21:30:17   1008s] |  -0.097|   -0.097|  -4.832|   -4.832|     4.98%|   0:00:01.0| 2976.3M|av_func_mode_max|  default| CONV/a_cnt_reg[4]/D         |
[05/08 21:30:17   1012s] |  -0.094|   -0.094|  -4.530|   -4.530|     4.98%|   0:00:00.0| 2976.1M|av_func_mode_max|  default| CONV/a_cnt_reg[5]/D         |
[05/08 21:30:18   1015s] |  -0.071|   -0.071|  -1.250|   -1.250|     4.98%|   0:00:01.0| 2976.9M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
[05/08 21:30:19   1021s] |  -0.064|   -0.064|  -1.015|   -1.015|     4.98%|   0:00:01.0| 2977.4M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
[05/08 21:30:19   1023s] |  -0.064|   -0.064|  -0.930|   -0.930|     4.98%|   0:00:00.0| 2977.4M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
[05/08 21:30:19   1023s] |  -0.064|   -0.064|  -0.891|   -0.891|     4.98%|   0:00:00.0| 2977.2M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
[05/08 21:30:21   1032s] |  -0.064|   -0.064|  -0.389|   -0.389|     4.99%|   0:00:02.0| 2977.9M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
[05/08 21:30:21   1034s] |  -0.064|   -0.064|  -0.355|   -0.355|     4.99%|   0:00:00.0| 2978.1M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
[05/08 21:30:21   1035s] |  -0.064|   -0.064|  -0.300|   -0.300|     4.99%|   0:00:00.0| 2977.8M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
[05/08 21:30:21   1036s] |  -0.064|   -0.064|  -0.254|   -0.254|     4.99%|   0:00:00.0| 2977.8M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
[05/08 21:30:22   1036s] |  -0.056|   -0.056|  -0.310|   -0.310|     4.99%|   0:00:01.0| 2978.3M|av_func_mode_max|  default| CONV/a_cnt_reg[9]/D         |
[05/08 21:30:22   1038s] |  -0.047|   -0.047|  -0.169|   -0.169|     4.99%|   0:00:00.0| 2978.4M|av_func_mode_max|  default| CONV/a_cnt_reg[9]/D         |
[05/08 21:30:23   1040s] |  -0.031|   -0.031|  -0.112|   -0.112|     4.99%|   0:00:01.0| 2978.3M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
[05/08 21:30:23   1042s] |  -0.031|   -0.031|  -0.094|   -0.094|     4.99%|   0:00:00.0| 2978.3M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
[05/08 21:30:23   1043s] |  -0.022|   -0.022|  -0.050|   -0.050|     4.99%|   0:00:00.0| 2978.3M|av_func_mode_max|  default| CONV/a_cnt_reg[11]/D        |
[05/08 21:30:24   1044s] |  -0.018|   -0.018|  -0.024|   -0.024|     4.99%|   0:00:01.0| 2978.3M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
[05/08 21:30:24   1045s] |  -0.012|   -0.012|  -0.021|   -0.021|     4.99%|   0:00:00.0| 2978.3M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
[05/08 21:30:24   1046s] |  -0.004|   -0.004|  -0.006|   -0.006|     4.99%|   0:00:00.0| 2978.3M|av_func_mode_max|  default| CONV/a_cnt_reg[8]/D         |
[05/08 21:30:24   1049s] |  -0.001|   -0.001|  -0.001|   -0.001|     4.99%|   0:00:00.0| 2978.4M|av_func_mode_max|  default| CONV/a_cnt_reg[5]/D         |
[05/08 21:30:25   1052s] |   0.000|    0.000|   0.000|    0.000|     4.99%|   0:00:01.0| 2982.4M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
[05/08 21:30:25   1055s] |   0.004|    0.004|   0.000|    0.000|     4.99%|   0:00:00.0| 2980.0M|av_func_mode_max|  default| CONV/a_cnt_reg[10]/D        |
[05/08 21:30:26   1057s] |   0.010|    0.010|   0.000|    0.000|     4.99%|   0:00:01.0| 2981.9M|av_func_mode_max|  default| CONV/register_reg[7][1]/D   |
[05/08 21:30:26   1058s] |   0.016|    0.016|   0.000|    0.000|     5.00%|   0:00:00.0| 2981.7M|av_func_mode_max|  default| CONV/register_reg[7][1]/D   |
[05/08 21:30:27   1060s] |   0.034|    0.034|   0.000|    0.000|     5.00%|   0:00:01.0| 2981.5M|av_func_mode_max|  default| CONV/CMF1_reg[3]/D          |
[05/08 21:30:28   1067s] |   0.043|    0.043|   0.000|    0.000|     5.00%|   0:00:01.0| 2981.6M|av_func_mode_max|  default| CONV/a_cnt_reg[12]/D        |
[05/08 21:30:29   1070s] |   0.052|    0.052|   0.000|    0.000|     5.00%|   0:00:01.0| 2983.3M|av_func_mode_max|  default| CONV/register_reg[8][16]/D  |
[05/08 21:30:30   1077s] |   0.055|    0.055|   0.000|    0.000|     5.00%|   0:00:01.0| 2982.3M|av_func_mode_max|  default| CONV/CMF1_reg[9]/D          |
[05/08 21:30:30   1077s] |   0.055|    0.055|   0.000|    0.000|     5.00%|   0:00:00.0| 2973.5M|av_func_mode_max|  default| CONV/CMF1_reg[9]/D          |
[05/08 21:30:30   1077s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:30:30   1077s] 
[05/08 21:30:30   1077s] *** Finish Core Optimize Step (cpu=0:01:42 real=0:00:19.0 mem=2973.5M) ***
[05/08 21:30:30   1077s] 
[05/08 21:30:30   1077s] *** Finished Optimize Step Cumulative (cpu=0:01:42 real=0:00:19.0 mem=2973.5M) ***
[05/08 21:30:30   1077s] OptDebug: End of Optimizer WNS Pass 1: default* WNS 0.055 TNS 0.000; reg2reg* WNS 0.083 TNS 0.000; HEPG WNS 0.083 TNS 0.000; all paths WNS 0.055 TNS 0.000
[05/08 21:30:30   1077s] ** GigaOpt Optimizer WNS Slack 0.055 TNS Slack 0.000 Density 5.00
[05/08 21:30:30   1077s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.29307.2
[05/08 21:30:30   1077s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2978.7M
[05/08 21:30:30   1077s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2978.7M
[05/08 21:30:30   1077s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2978.7M
[05/08 21:30:30   1077s] OPERPROF:       Starting CMU at level 4, MEM:2978.7M
[05/08 21:30:30   1077s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:2978.7M
[05/08 21:30:30   1077s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.110, REAL:0.110, MEM:2978.7M
[05/08 21:30:30   1077s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.130, REAL:0.137, MEM:2978.7M
[05/08 21:30:30   1077s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.130, REAL:0.138, MEM:2978.7M
[05/08 21:30:30   1077s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.29307.3
[05/08 21:30:30   1077s] OPERPROF: Starting RefinePlace at level 1, MEM:2978.7M
[05/08 21:30:30   1077s] *** Starting refinePlace (0:17:58 mem=2978.7M) ***
[05/08 21:30:30   1077s] Total net bbox length = 1.516e+06 (7.442e+05 7.717e+05) (ext = 1.670e+05)
[05/08 21:30:31   1077s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:30:31   1077s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2979.2M
[05/08 21:30:31   1077s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2979.2M
[05/08 21:30:31   1077s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.022, MEM:2979.2M
[05/08 21:30:31   1077s] default core: bins with density > 0.750 =  0.00 % ( 0 / 2916 )
[05/08 21:30:31   1077s] Density distribution unevenness ratio = 43.298%
[05/08 21:30:31   1077s] RPlace IncrNP Skipped
[05/08 21:30:31   1077s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2979.2MB) @(0:17:58 - 0:17:58).
[05/08 21:30:31   1077s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.030, REAL:0.031, MEM:2979.2M
[05/08 21:30:31   1077s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2979.2M
[05/08 21:30:31   1077s] Starting refinePlace ...
[05/08 21:30:31   1078s] ** Cut row section cpu time 0:00:00.0.
[05/08 21:30:31   1078s]    Spread Effort: high, pre-route mode, useDDP on.
[05/08 21:30:31   1078s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:00.0, mem=2982.1MB) @(0:17:58 - 0:17:59).
[05/08 21:30:31   1078s] Move report: preRPlace moves 273 insts, mean move: 1.95 um, max move: 7.02 um
[05/08 21:30:31   1078s] 	Max move on inst (CONV/U3707_dup1): (2193.84, 1687.84) --> (2195.82, 1682.80)
[05/08 21:30:31   1078s] 	Length: 11 sites, height: 1 rows, site name: tsm3site, cell type: OAI21X4
[05/08 21:30:31   1078s] wireLenOptFixPriorityInst 0 inst fixed
[05/08 21:30:31   1078s] 
[05/08 21:30:31   1078s] Running Spiral MT with 10 threads  fetchWidth=676 
[05/08 21:30:31   1079s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:30:31   1079s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2982.5MB) @(0:17:59 - 0:17:59).
[05/08 21:30:31   1079s] Move report: Detail placement moves 273 insts, mean move: 1.95 um, max move: 7.02 um
[05/08 21:30:31   1079s] 	Max move on inst (CONV/U3707_dup1): (2193.84, 1687.84) --> (2195.82, 1682.80)
[05/08 21:30:31   1079s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:00.0 MEM: 2982.5MB
[05/08 21:30:31   1079s] Statistics of distance of Instance movement in refine placement:
[05/08 21:30:31   1079s]   maximum (X+Y) =         7.02 um
[05/08 21:30:31   1079s]   inst (CONV/U3707_dup1) with max move: (2193.84, 1687.84) -> (2195.82, 1682.8)
[05/08 21:30:31   1079s]   mean    (X+Y) =         1.95 um
[05/08 21:30:31   1079s] Total instances flipped for legalization: 13
[05/08 21:30:31   1079s] Summary Report:
[05/08 21:30:31   1079s] Instances move: 273 (out of 13291 movable)
[05/08 21:30:31   1079s] Instances flipped: 13
[05/08 21:30:31   1079s] Mean displacement: 1.95 um
[05/08 21:30:31   1079s] Max displacement: 7.02 um (Instance: CONV/U3707_dup1) (2193.84, 1687.84) -> (2195.82, 1682.8)
[05/08 21:30:31   1079s] 	Length: 11 sites, height: 1 rows, site name: tsm3site, cell type: OAI21X4
[05/08 21:30:31   1079s] Total instances moved : 273
[05/08 21:30:31   1079s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.340, REAL:0.542, MEM:2982.5M
[05/08 21:30:31   1079s] Total net bbox length = 1.516e+06 (7.446e+05 7.718e+05) (ext = 1.670e+05)
[05/08 21:30:31   1079s] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2982.5MB
[05/08 21:30:31   1079s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=2982.5MB) @(0:17:58 - 0:17:59).
[05/08 21:30:31   1079s] *** Finished refinePlace (0:17:59 mem=2982.5M) ***
[05/08 21:30:31   1079s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.29307.3
[05/08 21:30:31   1079s] OPERPROF: Finished RefinePlace at level 1, CPU:1.420, REAL:0.619, MEM:2982.5M
[05/08 21:30:31   1079s] *** maximum move = 7.02 um ***
[05/08 21:30:31   1079s] *** Finished re-routing un-routed nets (2979.8M) ***
[05/08 21:30:31   1079s] OPERPROF: Starting DPlace-Init at level 1, MEM:2977.5M
[05/08 21:30:31   1079s] #spOpts: minPadR=1.1 mergeVia=F 
[05/08 21:30:31   1079s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2976.6M
[05/08 21:30:31   1079s] OPERPROF:     Starting CMU at level 3, MEM:2975.2M
[05/08 21:30:31   1079s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2975.2M
[05/08 21:30:31   1079s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.104, MEM:2975.2M
[05/08 21:30:31   1079s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2975.2MB).
[05/08 21:30:31   1079s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.127, MEM:2975.2M
[05/08 21:30:31   1079s] 
[05/08 21:30:31   1079s] *** Finish Physical Update (cpu=0:00:02.2 real=0:00:01.0 mem=2975.2M) ***
[05/08 21:30:31   1079s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.29307.2
[05/08 21:30:32   1079s] ** GigaOpt Optimizer WNS Slack 0.055 TNS Slack 0.000 Density 5.00
[05/08 21:30:32   1079s] **** Begin NDR-Layer Usage Statistics ****
[05/08 21:30:32   1079s] 0 Ndr or Layer constraints added by optimization 
[05/08 21:30:32   1079s] **** End NDR-Layer Usage Statistics ****
[05/08 21:30:32   1079s] 
[05/08 21:30:32   1079s] *** Finish pre-CTS Setup Fixing (cpu=0:04:14 real=0:00:57.0 mem=2967.0M) ***
[05/08 21:30:32   1079s] 
[05/08 21:30:32   1079s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.29307.1
[05/08 21:30:32   1080s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.29307.5
[05/08 21:30:32   1080s] *** SetupOpt [finish] : cpu/real = 0:04:26.7/0:01:09.3 (3.8), totSession cpu/real = 0:18:00.0/0:09:48.9 (1.8), mem = 2195.5M
[05/08 21:30:32   1080s] End: GigaOpt Optimization in WNS mode
[05/08 21:30:32   1080s] *** Timing Is met
[05/08 21:30:32   1080s] *** Check timing (0:00:00.0)
[05/08 21:30:32   1080s] GigaOpt Checkpoint: Internal reclaim -numThreads 10 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/08 21:30:32   1080s] Info: 108 io nets excluded
[05/08 21:30:32   1080s] Info: 2 clock nets excluded from IPO operation.
[05/08 21:30:32   1080s] ### Creating LA Mngr. totSessionCpu=0:18:00 mem=2195.5M
[05/08 21:30:32   1080s] ### Creating LA Mngr, finished. totSessionCpu=0:18:00 mem=2195.5M
[05/08 21:30:32   1080s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 21:30:32   1080s] ### Creating PhyDesignMc. totSessionCpu=0:18:00 mem=2453.1M
[05/08 21:30:32   1080s] OPERPROF: Starting DPlace-Init at level 1, MEM:2453.1M
[05/08 21:30:32   1080s] #spOpts: minPadR=1.1 mergeVia=F 
[05/08 21:30:32   1080s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2453.6M
[05/08 21:30:32   1080s] OPERPROF:     Starting CMU at level 3, MEM:2453.6M
[05/08 21:30:32   1080s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2453.6M
[05/08 21:30:32   1080s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.100, MEM:2453.6M
[05/08 21:30:32   1080s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2453.6MB).
[05/08 21:30:32   1080s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.124, MEM:2453.6M
[05/08 21:30:32   1080s] ### Creating PhyDesignMc, finished. totSessionCpu=0:18:01 mem=2453.6M
[05/08 21:30:32   1080s] Begin: Area Reclaim Optimization
[05/08 21:30:32   1080s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:18:00.6/0:09:49.4 (1.8), mem = 2453.6M
[05/08 21:30:32   1080s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.29307.6
[05/08 21:30:32   1080s] 
[05/08 21:30:32   1080s] #optDebug: {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8500} {5, 0.250, 0.6840} 
[05/08 21:30:32   1080s] ### Creating LA Mngr. totSessionCpu=0:18:01 mem=2453.6M
[05/08 21:30:32   1080s] ### Creating LA Mngr, finished. totSessionCpu=0:18:01 mem=2453.6M
[05/08 21:30:33   1081s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2453.6M
[05/08 21:30:33   1081s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2453.6M
[05/08 21:30:34   1082s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 5.00
[05/08 21:30:34   1082s] +----------+---------+--------+--------+------------+--------+
[05/08 21:30:34   1082s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/08 21:30:34   1082s] +----------+---------+--------+--------+------------+--------+
[05/08 21:30:34   1082s] |     5.00%|        -|   0.000|   0.000|   0:00:00.0| 2453.7M|
[05/08 21:30:34   1082s] #optDebug: <stH: 5.0400 MiSeL: 164.6910>
[05/08 21:30:34   1082s] |     5.00%|        0|   0.000|   0.000|   0:00:00.0| 2461.9M|
[05/08 21:30:37   1095s] |     4.93%|      262|  -0.048|  -0.067|   0:00:03.0| 2870.7M|
[05/08 21:30:49   1156s] |     4.38%|     3881|   0.000|   0.000|   0:00:12.0| 2886.4M|
[05/08 21:30:53   1174s] |     4.32%|      500|   0.000|   0.000|   0:00:04.0| 2887.4M|
[05/08 21:30:54   1176s] |     4.32%|       28|   0.000|   0.000|   0:00:01.0| 2887.4M|
[05/08 21:30:54   1176s] |     4.32%|        2|   0.000|   0.000|   0:00:00.0| 2887.4M|
[05/08 21:30:54   1176s] |     4.32%|        0|   0.000|   0.000|   0:00:00.0| 2887.4M|
[05/08 21:30:54   1176s] #optDebug: <stH: 5.0400 MiSeL: 164.6910>
[05/08 21:30:54   1176s] |     4.32%|        0|   0.000|   0.000|   0:00:00.0| 2887.4M|
[05/08 21:30:54   1176s] +----------+---------+--------+--------+------------+--------+
[05/08 21:30:54   1176s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 4.32
[05/08 21:30:54   1176s] 
[05/08 21:30:54   1176s] ** Summary: Restruct = 0 Buffer Deletion = 146 Declone = 156 Resize = 4360 **
[05/08 21:30:54   1176s] --------------------------------------------------------------
[05/08 21:30:54   1176s] |                                   | Total     | Sequential |
[05/08 21:30:54   1176s] --------------------------------------------------------------
[05/08 21:30:54   1176s] | Num insts resized                 |    4107  |      25    |
[05/08 21:30:54   1176s] | Num insts undone                  |      43  |       4    |
[05/08 21:30:54   1176s] | Num insts Downsized               |    4107  |      25    |
[05/08 21:30:54   1176s] | Num insts Samesized               |       0  |       0    |
[05/08 21:30:54   1176s] | Num insts Upsized                 |       0  |       0    |
[05/08 21:30:54   1176s] | Num multiple commits+uncommits    |     269  |       -    |
[05/08 21:30:54   1176s] --------------------------------------------------------------
[05/08 21:30:54   1176s] **** Begin NDR-Layer Usage Statistics ****
[05/08 21:30:54   1176s] 0 Ndr or Layer constraints added by optimization 
[05/08 21:30:54   1176s] **** End NDR-Layer Usage Statistics ****
[05/08 21:30:54   1176s] End: Core Area Reclaim Optimization (cpu = 0:01:36) (real = 0:00:22.0) **
[05/08 21:30:54   1177s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2883.5M
[05/08 21:30:54   1177s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2883.5M
[05/08 21:30:54   1177s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2883.5M
[05/08 21:30:54   1177s] OPERPROF:       Starting CMU at level 4, MEM:2883.5M
[05/08 21:30:54   1177s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.005, MEM:2885.5M
[05/08 21:30:54   1177s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.110, REAL:0.114, MEM:2885.5M
[05/08 21:30:54   1177s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2885.5M
[05/08 21:30:54   1177s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2885.5M
[05/08 21:30:54   1177s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.140, REAL:0.141, MEM:2885.5M
[05/08 21:30:54   1177s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.143, MEM:2885.5M
[05/08 21:30:54   1177s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.29307.4
[05/08 21:30:54   1177s] OPERPROF: Starting RefinePlace at level 1, MEM:2885.5M
[05/08 21:30:54   1177s] *** Starting refinePlace (0:19:37 mem=2885.5M) ***
[05/08 21:30:54   1177s] Total net bbox length = 1.522e+06 (7.498e+05 7.723e+05) (ext = 1.674e+05)
[05/08 21:30:54   1177s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:30:54   1177s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2885.7M
[05/08 21:30:54   1177s] Starting refinePlace ...
[05/08 21:30:54   1177s] 
[05/08 21:30:54   1177s] Running Spiral MT with 10 threads  fetchWidth=676 
[05/08 21:30:55   1177s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:30:55   1177s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=2887.8MB) @(0:19:37 - 0:19:38).
[05/08 21:30:55   1177s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:30:55   1177s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2887.8MB
[05/08 21:30:55   1177s] Statistics of distance of Instance movement in refine placement:
[05/08 21:30:55   1177s]   maximum (X+Y) =         0.00 um
[05/08 21:30:55   1177s]   mean    (X+Y) =         0.00 um
[05/08 21:30:55   1177s] Summary Report:
[05/08 21:30:55   1177s] Instances move: 0 (out of 12989 movable)
[05/08 21:30:55   1177s] Instances flipped: 0
[05/08 21:30:55   1177s] Mean displacement: 0.00 um
[05/08 21:30:55   1177s] Max displacement: 0.00 um 
[05/08 21:30:55   1177s] Total instances moved : 0
[05/08 21:30:55   1177s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.560, REAL:0.330, MEM:2887.8M
[05/08 21:30:55   1177s] Total net bbox length = 1.522e+06 (7.498e+05 7.723e+05) (ext = 1.674e+05)
[05/08 21:30:55   1177s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2887.8MB
[05/08 21:30:55   1177s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=2887.8MB) @(0:19:37 - 0:19:38).
[05/08 21:30:55   1177s] *** Finished refinePlace (0:19:38 mem=2887.8M) ***
[05/08 21:30:55   1177s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.29307.4
[05/08 21:30:55   1177s] OPERPROF: Finished RefinePlace at level 1, CPU:0.610, REAL:0.383, MEM:2887.8M
[05/08 21:30:55   1177s] *** maximum move = 0.00 um ***
[05/08 21:30:55   1177s] *** Finished re-routing un-routed nets (2883.9M) ***
[05/08 21:30:55   1178s] OPERPROF: Starting DPlace-Init at level 1, MEM:2880.8M
[05/08 21:30:55   1178s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2882.8M
[05/08 21:30:55   1178s] OPERPROF:     Starting CMU at level 3, MEM:2880.6M
[05/08 21:30:55   1178s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2880.6M
[05/08 21:30:55   1178s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.102, MEM:2880.6M
[05/08 21:30:55   1178s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2880.6M
[05/08 21:30:55   1178s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2880.6M
[05/08 21:30:55   1178s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.126, MEM:2880.6M
[05/08 21:30:55   1178s] 
[05/08 21:30:55   1178s] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=2881.5M) ***
[05/08 21:30:55   1178s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.29307.6
[05/08 21:30:55   1178s] *** AreaOpt [finish] : cpu/real = 0:01:37.7/0:00:22.9 (4.3), totSession cpu/real = 0:19:38.3/0:10:12.3 (1.9), mem = 2869.7M
[05/08 21:30:55   1178s] End: Area Reclaim Optimization (cpu=0:01:38, real=0:00:23, mem=2208.18M, totSessionCpu=0:19:38).
[05/08 21:30:56   1178s] 
[05/08 21:30:56   1178s] Active setup views:
[05/08 21:30:56   1178s]  av_func_mode_max
[05/08 21:30:56   1178s]   Dominating endpoints: 0
[05/08 21:30:56   1178s]   Dominating TNS: -0.000
[05/08 21:30:56   1178s] 
[05/08 21:30:56   1178s] Extraction called for design 'CHIP' of instances=13137 and nets=14851 using extraction engine 'preRoute' .
[05/08 21:30:56   1178s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 21:30:56   1178s] Type 'man IMPEXT-3530' for more detail.
[05/08 21:30:56   1178s] PreRoute RC Extraction called for design CHIP.
[05/08 21:30:56   1178s] RC Extraction called in multi-corner(1) mode.
[05/08 21:30:56   1178s] RCMode: PreRoute
[05/08 21:30:56   1178s]       RC Corner Indexes            0   
[05/08 21:30:56   1178s] Capacitance Scaling Factor   : 1.00000 
[05/08 21:30:56   1178s] Resistance Scaling Factor    : 1.00000 
[05/08 21:30:56   1178s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 21:30:56   1178s] Clock Res. Scaling Factor    : 1.00000 
[05/08 21:30:56   1178s] Shrink Factor                : 1.00000
[05/08 21:30:56   1178s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 21:30:56   1178s] Using capacitance table file ...
[05/08 21:30:56   1178s] RC Grid backup saved.
[05/08 21:30:56   1178s] LayerId::1 widthSet size::4
[05/08 21:30:56   1178s] LayerId::2 widthSet size::4
[05/08 21:30:56   1178s] LayerId::3 widthSet size::4
[05/08 21:30:56   1178s] LayerId::4 widthSet size::4
[05/08 21:30:56   1178s] LayerId::5 widthSet size::3
[05/08 21:30:56   1178s] Skipped RC grid update for preRoute extraction.
[05/08 21:30:56   1178s] Initializing multi-corner capacitance tables ... 
[05/08 21:30:56   1178s] Initializing multi-corner resistance tables ...
[05/08 21:30:56   1179s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2076.582M)
[05/08 21:30:56   1179s] Skewing Data Summary (End_of_FINAL)
[05/08 21:30:56   1179s] --------------------------------------------------
[05/08 21:30:56   1179s]  Total skewed count:0
[05/08 21:30:56   1179s] --------------------------------------------------
[05/08 21:30:56   1179s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2193.69 MB )
[05/08 21:30:56   1179s] (I)       Started Loading and Dumping File ( Curr Mem: 2193.69 MB )
[05/08 21:30:56   1179s] (I)       Reading DB...
[05/08 21:30:56   1179s] (I)       Read data from FE... (mem=2372.6M)
[05/08 21:30:56   1179s] (I)       Read nodes and places... (mem=2372.6M)
[05/08 21:30:56   1179s] (I)       Done Read nodes and places (cpu=0.020s, mem=2375.8M)
[05/08 21:30:56   1179s] (I)       Read nets... (mem=2375.8M)
[05/08 21:30:56   1179s] (I)       Done Read nets (cpu=0.040s, mem=2379.0M)
[05/08 21:30:56   1179s] (I)       Done Read data from FE (cpu=0.060s, mem=2379.0M)
[05/08 21:30:56   1179s] (I)       before initializing RouteDB syMemory usage = 2199.9 MB
[05/08 21:30:56   1179s] (I)       Build term to term wires: false
[05/08 21:30:56   1179s] (I)       Honor MSV route constraint: false
[05/08 21:30:56   1179s] (I)       Maximum routing layer  : 127
[05/08 21:30:56   1179s] (I)       Minimum routing layer  : 2
[05/08 21:30:56   1179s] (I)       Supply scale factor H  : 1.00
[05/08 21:30:56   1179s] (I)       Supply scale factor V  : 1.00
[05/08 21:30:56   1179s] (I)       Tracks used by clock wire: 0
[05/08 21:30:56   1179s] (I)       Reverse direction      : 
[05/08 21:30:56   1179s] (I)       Honor partition pin guides: true
[05/08 21:30:56   1179s] (I)       Route selected nets only: false
[05/08 21:30:56   1179s] (I)       Route secondary PG pins: false
[05/08 21:30:56   1179s] (I)       Second PG max fanout   : 2147483647
[05/08 21:30:56   1179s] (I)       Number threads         : 10
[05/08 21:30:56   1179s] (I)       Apply function for special wires: true
[05/08 21:30:56   1179s] (I)       Layer by layer blockage reading: true
[05/08 21:30:56   1179s] (I)       Offset calculation fix : true
[05/08 21:30:56   1179s] (I)       Route stripe layer range: 
[05/08 21:30:56   1179s] (I)       Honor partition fences : 
[05/08 21:30:56   1179s] (I)       Honor partition pin    : 
[05/08 21:30:56   1179s] (I)       Honor partition fences with feedthrough: 
[05/08 21:30:56   1179s] (I)       Counted 0 PG shapes. We will not process PG shapes layer by layer.
[05/08 21:30:56   1179s] (I)       build grid graph
[05/08 21:30:56   1179s] (I)       build grid graph start
[05/08 21:30:56   1179s] [NR-eGR] Track table information for default rule: 
[05/08 21:30:56   1179s] [NR-eGR] METAL1 has no routable track
[05/08 21:30:56   1179s] [NR-eGR] METAL2 has single uniform track structure
[05/08 21:30:56   1179s] [NR-eGR] METAL3 has single uniform track structure
[05/08 21:30:56   1179s] [NR-eGR] METAL4 has single uniform track structure
[05/08 21:30:56   1179s] [NR-eGR] METAL5 has single uniform track structure
[05/08 21:30:56   1179s] (I)       build grid graph end
[05/08 21:30:56   1179s] (I)       ===========================================================================
[05/08 21:30:56   1179s] (I)       == Report All Rule Vias ==
[05/08 21:30:56   1179s] (I)       ===========================================================================
[05/08 21:30:56   1179s] (I)        Via Rule : (Default)
[05/08 21:30:56   1179s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/08 21:30:56   1179s] (I)       ---------------------------------------------------------------------------
[05/08 21:30:56   1179s] (I)        1    1 : via1                        1 : via1                     
[05/08 21:30:56   1179s] (I)        2    2 : via2                        2 : via2                     
[05/08 21:30:56   1179s] (I)        3    4 : via3                        4 : via3                     
[05/08 21:30:56   1179s] (I)        4    6 : via4                        6 : via4                     
[05/08 21:30:56   1179s] (I)        5    0 : ---                         0 : ---                      
[05/08 21:30:56   1179s] (I)       ===========================================================================
[05/08 21:30:56   1179s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2199.87 MB )
[05/08 21:30:56   1179s] (I)       Num PG vias on layer 1 : 0
[05/08 21:30:56   1179s] (I)       Num PG vias on layer 2 : 0
[05/08 21:30:56   1179s] (I)       Num PG vias on layer 3 : 0
[05/08 21:30:56   1179s] (I)       Num PG vias on layer 4 : 0
[05/08 21:30:56   1179s] (I)       Num PG vias on layer 5 : 0
[05/08 21:30:56   1179s] [NR-eGR] Read 0 PG shapes
[05/08 21:30:56   1179s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2199.87 MB )
[05/08 21:30:56   1179s] [NR-eGR] #Routing Blockages  : 0
[05/08 21:30:56   1179s] [NR-eGR] #Instance Blockages : 1155
[05/08 21:30:56   1179s] [NR-eGR] #PG Blockages       : 0
[05/08 21:30:56   1179s] [NR-eGR] #Bump Blockages     : 0
[05/08 21:30:56   1179s] [NR-eGR] #Boundary Blockages : 0
[05/08 21:30:56   1179s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/08 21:30:56   1179s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 21:30:56   1179s] (I)       readDataFromPlaceDB
[05/08 21:30:56   1179s] (I)       Read net information..
[05/08 21:30:56   1179s] [NR-eGR] Read numTotalNets=14187  numIgnoredNets=0
[05/08 21:30:56   1179s] (I)       Read testcase time = 0.000 seconds
[05/08 21:30:56   1179s] 
[05/08 21:30:56   1179s] (I)       early_global_route_priority property id does not exist.
[05/08 21:30:56   1179s] (I)       Start initializing grid graph
[05/08 21:30:56   1180s] (I)       End initializing grid graph
[05/08 21:30:56   1180s] (I)       Model blockages into capacity
[05/08 21:30:56   1180s] (I)       Read Num Blocks=2469  Num Prerouted Wires=0  Num CS=0
[05/08 21:30:56   1180s] (I)       Started Modeling ( Curr Mem: 2215.69 MB )
[05/08 21:30:56   1180s] (I)       Started Modeling Layer 1 ( Curr Mem: 2215.69 MB )
[05/08 21:30:56   1180s] (I)       Started Modeling Layer 2 ( Curr Mem: 2215.69 MB )
[05/08 21:30:56   1180s] (I)       Layer 1 (V) : #blockages 877 : #preroutes 0
[05/08 21:30:56   1180s] (I)       Finished Modeling Layer 2 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2228.30 MB )
[05/08 21:30:56   1180s] (I)       Started Modeling Layer 3 ( Curr Mem: 2219.00 MB )
[05/08 21:30:56   1180s] (I)       Layer 2 (H) : #blockages 580 : #preroutes 0
[05/08 21:30:56   1180s] (I)       Finished Modeling Layer 3 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2233.88 MB )
[05/08 21:30:56   1180s] (I)       Started Modeling Layer 4 ( Curr Mem: 2222.93 MB )
[05/08 21:30:56   1180s] (I)       Layer 3 (V) : #blockages 1012 : #preroutes 0
[05/08 21:30:56   1180s] (I)       Finished Modeling Layer 4 ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2234.31 MB )
[05/08 21:30:56   1180s] (I)       Started Modeling Layer 5 ( Curr Mem: 2223.04 MB )
[05/08 21:30:56   1180s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[05/08 21:30:56   1180s] (I)       Finished Modeling Layer 5 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2236.67 MB )
[05/08 21:30:56   1180s] (I)       Finished Modeling ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 2221.98 MB )
[05/08 21:30:56   1180s] (I)       Number of ignored nets = 0
[05/08 21:30:56   1180s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 21:30:56   1180s] (I)       Number of clock nets = 2.  Ignored: No
[05/08 21:30:56   1180s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 21:30:56   1180s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 21:30:56   1180s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 21:30:56   1180s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 21:30:56   1180s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 21:30:56   1180s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 21:30:56   1180s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 21:30:56   1180s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 21:30:56   1180s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2218.9 MB
[05/08 21:30:56   1180s] (I)       Ndr track 0 does not exist
[05/08 21:30:56   1180s] (I)       Layer1  viaCost=200.00
[05/08 21:30:56   1180s] (I)       Layer2  viaCost=100.00
[05/08 21:30:56   1180s] (I)       Layer3  viaCost=100.00
[05/08 21:30:56   1180s] (I)       Layer4  viaCost=100.00
[05/08 21:30:56   1180s] (I)       ---------------------Grid Graph Info--------------------
[05/08 21:30:56   1180s] (I)       Routing area        : (0, 0) - (6583240, 6579280)
[05/08 21:30:56   1180s] (I)       Core area           : (613800, 613760) - (5970360, 5966240)
[05/08 21:30:56   1180s] (I)       Site width          :  1320  (dbu)
[05/08 21:30:56   1180s] (I)       Row height          : 10080  (dbu)
[05/08 21:30:56   1180s] (I)       GCell width         : 10080  (dbu)
[05/08 21:30:56   1180s] (I)       GCell height        : 10080  (dbu)
[05/08 21:30:56   1180s] (I)       Grid                :   653   652     5
[05/08 21:30:56   1180s] (I)       Layer numbers       :     1     2     3     4     5
[05/08 21:30:56   1180s] (I)       Vertical capacity   :     0 10080     0 10080     0
[05/08 21:30:56   1180s] (I)       Horizontal capacity :     0     0 10080     0 10080
[05/08 21:30:56   1180s] (I)       Default wire width  :   460   560   560   560   560
[05/08 21:30:56   1180s] (I)       Default wire space  :   460   560   560   560   560
[05/08 21:30:56   1180s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[05/08 21:30:56   1180s] (I)       Default pitch size  :   920  1320  1120  1320  1120
[05/08 21:30:56   1180s] (I)       First track coord   :     0   660   560   660   560
[05/08 21:30:56   1180s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00
[05/08 21:30:56   1180s] (I)       Total num of tracks :     0  4987  5874  4987  5874
[05/08 21:30:56   1180s] (I)       Num of masks        :     1     1     1     1     1
[05/08 21:30:56   1180s] (I)       Num of trim masks   :     0     0     0     0     0
[05/08 21:30:56   1180s] (I)       --------------------------------------------------------
[05/08 21:30:56   1180s] 
[05/08 21:30:56   1180s] [NR-eGR] ============ Routing rule table ============
[05/08 21:30:56   1180s] [NR-eGR] Rule id: 0  Nets: 14079 
[05/08 21:30:56   1180s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 21:30:56   1180s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120
[05/08 21:30:56   1180s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:30:56   1180s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:30:56   1180s] [NR-eGR] ========================================
[05/08 21:30:56   1180s] [NR-eGR] 
[05/08 21:30:56   1180s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 21:30:56   1180s] (I)       blocked tracks on layer2 : = 330718 / 3251524 (10.17%)
[05/08 21:30:56   1180s] (I)       blocked tracks on layer3 : = 393000 / 3835722 (10.25%)
[05/08 21:30:56   1180s] (I)       blocked tracks on layer4 : = 330058 / 3251524 (10.15%)
[05/08 21:30:56   1180s] (I)       blocked tracks on layer5 : = 0 / 3835722 (0.00%)
[05/08 21:30:56   1180s] (I)       After initializing earlyGlobalRoute syMemory usage = 2246.6 MB
[05/08 21:30:56   1180s] (I)       Finished Loading and Dumping File ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 2246.55 MB )
[05/08 21:30:56   1180s] (I)       Started Global Routing ( Curr Mem: 2227.77 MB )
[05/08 21:30:56   1180s] (I)       ============= Initialization =============
[05/08 21:30:56   1180s] (I)       totalPins=44211  totalGlobalPin=43739 (98.93%)
[05/08 21:30:56   1180s] (I)       Started Build MST ( Curr Mem: 2225.48 MB )
[05/08 21:30:56   1180s] (I)       Generate topology with 10 threads
[05/08 21:30:56   1180s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.01 sec, Curr Mem: 2255.04 MB )
[05/08 21:30:56   1180s] (I)       total 2D Cap : 13176187 = (7300031 H, 5876156 V)
[05/08 21:30:56   1180s] [NR-eGR] Layer group 1: route 14079 net(s) in layer range [2, 5]
[05/08 21:30:56   1180s] (I)       ============  Phase 1a Route ============
[05/08 21:30:56   1180s] (I)       Started Phase 1a ( Curr Mem: 2235.27 MB )
[05/08 21:30:57   1180s] (I)       Finished Phase 1a ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2237.51 MB )
[05/08 21:30:57   1180s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2237.51 MB )
[05/08 21:30:57   1180s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/08 21:30:57   1180s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2241.82 MB )
[05/08 21:30:57   1180s] (I)       Usage: 326916 = (160763 H, 166153 V) = (2.20% H, 2.83% V) = (8.102e+05um H, 8.374e+05um V)
[05/08 21:30:57   1180s] (I)       
[05/08 21:30:57   1180s] (I)       ============  Phase 1b Route ============
[05/08 21:30:57   1180s] (I)       Started Phase 1b ( Curr Mem: 2241.82 MB )
[05/08 21:30:57   1180s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2241.82 MB )
[05/08 21:30:57   1180s] (I)       Usage: 326917 = (160764 H, 166153 V) = (2.20% H, 2.83% V) = (8.103e+05um H, 8.374e+05um V)
[05/08 21:30:57   1180s] (I)       
[05/08 21:30:57   1180s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.647662e+06um
[05/08 21:30:57   1180s] (I)       ============  Phase 1c Route ============
[05/08 21:30:57   1180s] (I)       Started Phase 1c ( Curr Mem: 2241.82 MB )
[05/08 21:30:57   1180s] (I)       Level2 Grid: 131 x 131
[05/08 21:30:57   1180s] (I)       Started Two Level Routing ( Curr Mem: 2242.22 MB )
[05/08 21:30:57   1180s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2242.22 MB )
[05/08 21:30:57   1180s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2242.22 MB )
[05/08 21:30:57   1180s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2242.22 MB )
[05/08 21:30:57   1180s] (I)       Finished Phase 1c ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2241.82 MB )
[05/08 21:30:57   1180s] (I)       Usage: 326917 = (160764 H, 166153 V) = (2.20% H, 2.83% V) = (8.103e+05um H, 8.374e+05um V)
[05/08 21:30:57   1180s] (I)       
[05/08 21:30:57   1180s] (I)       ============  Phase 1d Route ============
[05/08 21:30:57   1180s] (I)       Usage: 326917 = (160764 H, 166153 V) = (2.20% H, 2.83% V) = (8.103e+05um H, 8.374e+05um V)
[05/08 21:30:57   1180s] (I)       
[05/08 21:30:57   1180s] (I)       ============  Phase 1e Route ============
[05/08 21:30:57   1180s] (I)       Started Phase 1e ( Curr Mem: 2241.82 MB )
[05/08 21:30:57   1180s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2241.82 MB )
[05/08 21:30:57   1180s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2241.82 MB )
[05/08 21:30:57   1180s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2241.82 MB )
[05/08 21:30:57   1180s] (I)       Usage: 326917 = (160764 H, 166153 V) = (2.20% H, 2.83% V) = (8.103e+05um H, 8.374e+05um V)
[05/08 21:30:57   1180s] (I)       
[05/08 21:30:57   1180s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.647662e+06um
[05/08 21:30:57   1180s] [NR-eGR] 
[05/08 21:30:57   1180s] (I)       Current Phase 1l[Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2215.47 MB )
[05/08 21:30:57   1180s] (I)       Run Multi-thread layer assignment with 10 threads
[05/08 21:30:57   1181s] (I)       Finished Phase 1l ( CPU: 0.70 sec, Real: 0.12 sec, Curr Mem: 2214.20 MB )
[05/08 21:30:57   1181s] (I)       ============  Phase 1l Route ============
[05/08 21:30:57   1181s] (I)       
[05/08 21:30:57   1181s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 21:30:57   1181s] [NR-eGR]                        OverCon            
[05/08 21:30:57   1181s] [NR-eGR]                         #Gcell     %Gcell
[05/08 21:30:57   1181s] [NR-eGR]       Layer                (1)    OverCon 
[05/08 21:30:57   1181s] [NR-eGR] ----------------------------------------------
[05/08 21:30:57   1181s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[05/08 21:30:57   1181s] [NR-eGR]  METAL2  (2)         2( 0.00%)   ( 0.00%) 
[05/08 21:30:57   1181s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[05/08 21:30:57   1181s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[05/08 21:30:57   1181s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[05/08 21:30:57   1181s] [NR-eGR] ----------------------------------------------
[05/08 21:30:57   1181s] [NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[05/08 21:30:57   1181s] [NR-eGR] 
[05/08 21:30:57   1181s] (I)       Finished Global Routing ( CPU: 1.05 sec, Real: 0.43 sec, Curr Mem: 2214.20 MB )
[05/08 21:30:57   1181s] (I)       total 2D Cap : 13183793 = (7304342 H, 5879451 V)
[05/08 21:30:57   1181s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/08 21:30:57   1181s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/08 21:30:57   1181s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.51 sec, Real: 0.88 sec, Curr Mem: 2195.99 MB )
[05/08 21:30:57   1181s] OPERPROF: Starting HotSpotCal at level 1, MEM:2196.0M
[05/08 21:30:57   1181s] [hotspot] +------------+---------------+---------------+
[05/08 21:30:57   1181s] [hotspot] |            |   max hotspot | total hotspot |
[05/08 21:30:57   1181s] [hotspot] +------------+---------------+---------------+
[05/08 21:30:57   1181s] [hotspot] | normalized |          0.00 |          0.00 |
[05/08 21:30:57   1181s] [hotspot] +------------+---------------+---------------+
[05/08 21:30:57   1181s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/08 21:30:57   1181s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/08 21:30:57   1181s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.050, REAL:0.015, MEM:2200.0M
[05/08 21:30:57   1181s] Starting delay calculation for Setup views
[05/08 21:30:57   1181s] #################################################################################
[05/08 21:30:57   1181s] # Design Stage: PreRoute
[05/08 21:30:57   1181s] # Design Name: CHIP
[05/08 21:30:57   1181s] # Design Mode: 90nm
[05/08 21:30:57   1181s] # Analysis Mode: MMMC Non-OCV 
[05/08 21:30:57   1181s] # Parasitics Mode: No SPEF/RCDB
[05/08 21:30:57   1181s] # Signoff Settings: SI Off 
[05/08 21:30:57   1181s] #################################################################################
[05/08 21:30:57   1181s] Topological Sorting (REAL = 0:00:00.0, MEM = 2133.6M, InitMEM = 2124.0M)
[05/08 21:30:57   1182s] Calculate delays in Single mode...
[05/08 21:30:57   1182s] Start delay calculation (fullDC) (10 T). (MEM=2135.12)
[05/08 21:30:58   1182s] End AAE Lib Interpolated Model. (MEM=2151.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:30:58   1188s] Total number of fetched objects 14190
[05/08 21:30:58   1188s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/08 21:30:58   1188s] End delay calculation. (MEM=2128.84 CPU=0:00:04.9 REAL=0:00:00.0)
[05/08 21:30:58   1188s] End delay calculation (fullDC). (MEM=2128.84 CPU=0:00:06.3 REAL=0:00:01.0)
[05/08 21:30:58   1188s] *** CDM Built up (cpu=0:00:07.0  real=0:00:01.0  mem= 2128.8M) ***
[05/08 21:30:58   1189s] *** Done Building Timing Graph (cpu=0:00:07.8 real=0:00:01.0 totSessionCpu=0:19:49 mem=2126.9M)
[05/08 21:30:58   1189s] Reported timing to dir ./timingReports
[05/08 21:30:58   1189s] **optDesign ... cpu = 0:17:06, real = 0:04:39, mem = 1634.1M, totSessionCpu=0:19:49 **
[05/08 21:30:58   1189s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2127.3M
[05/08 21:30:58   1189s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.082, MEM:2127.3M
[05/08 21:31:00   1191s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1454   |   695   |  1107   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     42 (42)      |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.322%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:17:08, real = 0:04:41, mem = 1631.7M, totSessionCpu=0:19:51 **
[05/08 21:31:00   1191s] Deleting Cell Server ...
[05/08 21:31:00   1191s] Deleting Lib Analyzer.
[05/08 21:31:00   1191s] *** Finished optDesign ***
[05/08 21:31:00   1191s] 
[05/08 21:31:00   1191s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:17:27 real=  0:04:50)
[05/08 21:31:00   1191s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:06.9 real=0:00:06.4)
[05/08 21:31:00   1191s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:01:35 real=0:00:28.0)
[05/08 21:31:00   1191s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:01:38 real=0:00:23.5)
[05/08 21:31:00   1191s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:08:15 real=  0:02:00)
[05/08 21:31:00   1191s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:04:27 real=  0:01:09)
[05/08 21:31:00   1191s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/08 21:31:00   1191s] Info: pop threads available for lower-level modules during optimization.
[05/08 21:31:00   1191s] clean pInstBBox. size 0
[05/08 21:31:00   1191s] All LLGs are deleted
[05/08 21:31:00   1191s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2094.7M
[05/08 21:31:00   1191s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.005, MEM:2086.4M
[05/08 21:31:00   1191s] #optDebug: fT-D <X 1 0 0 0>
[05/08 21:31:00   1191s] VSMManager cleared!
[05/08 21:31:00   1191s] **place_opt_design ... cpu = 0:17:09, real = 0:04:41, mem = 2086.4M **
[05/08 21:31:00   1191s] *** Finished GigaPlace ***
[05/08 21:31:01   1191s] 
[05/08 21:31:01   1191s] *** Summary of all messages that are not suppressed in this session:
[05/08 21:31:01   1191s] Severity  ID               Count  Summary                                  
[05/08 21:31:01   1191s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[05/08 21:31:01   1191s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/08 21:31:01   1191s] *** Message Summary: 4 warning(s), 0 error(s)
[05/08 21:31:01   1191s] 
[05/08 21:31:47   1196s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/08 21:31:47   1196s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
[05/08 21:31:47   1196s] #optDebug: fT-S <1 1 0 0 0>
[05/08 21:31:47   1197s] All LLGs are deleted
[05/08 21:31:47   1197s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2093.6M
[05/08 21:31:47   1197s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2093.6M
[05/08 21:31:47   1197s] Start to check current routing status for nets...
[05/08 21:31:47   1197s] All nets are already routed correctly.
[05/08 21:31:47   1197s] End to check current routing status for nets (mem=2093.6M)
[05/08 21:31:47   1197s] Effort level <high> specified for reg2reg path_group
[05/08 21:31:47   1197s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2105.6M
[05/08 21:31:47   1197s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2105.6M
[05/08 21:31:47   1197s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2115.4M
[05/08 21:31:47   1197s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.012, MEM:2115.4M
[05/08 21:31:47   1197s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.160, REAL:0.110, MEM:2115.4M
[05/08 21:31:47   1197s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.190, REAL:0.138, MEM:2115.4M
[05/08 21:31:47   1197s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2115.4M
[05/08 21:31:47   1197s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:2107.1M
[05/08 21:31:50   1200s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1454   |   695   |  1107   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     42 (42)      |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.322%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[05/08 21:31:50   1200s] Total CPU time: 3.56 sec
[05/08 21:31:50   1200s] Total Real time: 3.0 sec
[05/08 21:31:50   1200s] Total Memory Usage: 2095.453125 Mbytes
[05/08 21:31:50   1200s] 
[05/08 21:31:50   1200s] =============================================================================================
[05/08 21:31:50   1200s]  Final TAT Report for timeDesign
[05/08 21:31:50   1200s] =============================================================================================
[05/08 21:31:50   1200s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 21:31:50   1200s] ---------------------------------------------------------------------------------------------
[05/08 21:31:50   1200s] [ TimingUpdate           ]      1   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.7    5.5
[05/08 21:31:50   1200s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 21:31:50   1200s] [ TimingReport           ]      2   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.2    2.3
[05/08 21:31:50   1200s] [ DrvReport              ]      1   0:00:01.6  (  57.4 % )     0:00:01.6 /  0:00:01.2    0.7
[05/08 21:31:50   1200s] [ MISC                   ]          0:00:01.0  (  35.3 % )     0:00:01.0 /  0:00:01.5    1.6
[05/08 21:31:50   1200s] ---------------------------------------------------------------------------------------------
[05/08 21:31:50   1200s]  timeDesign TOTAL                   0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:03.5    1.3
[05/08 21:31:50   1200s] ---------------------------------------------------------------------------------------------
[05/08 21:31:50   1200s] 
[05/08 21:31:50   1200s] Info: pop threads available for lower-level modules during optimization.
[05/08 21:31:54   1201s] <CMD> createBasicPathGroups -expanded
[05/08 21:31:54   1201s] Created reg2reg path group
[05/08 21:31:54   1201s] Effort level <high> specified for reg2reg path_group
[05/08 21:32:01   1202s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/08 21:32:01   1202s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
[05/08 21:32:01   1202s] #optDebug: fT-S <1 1 0 0 0>
[05/08 21:32:01   1202s] All LLGs are deleted
[05/08 21:32:01   1202s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2097.5M
[05/08 21:32:01   1202s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2097.5M
[05/08 21:32:01   1202s] Start to check current routing status for nets...
[05/08 21:32:01   1202s] All nets are already routed correctly.
[05/08 21:32:01   1202s] End to check current routing status for nets (mem=2097.5M)
[05/08 21:32:01   1202s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2097.7M
[05/08 21:32:01   1202s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2097.7M
[05/08 21:32:01   1202s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2107.4M
[05/08 21:32:01   1202s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.030, REAL:0.010, MEM:2107.4M
[05/08 21:32:01   1202s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.160, REAL:0.099, MEM:2107.4M
[05/08 21:32:01   1202s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.190, REAL:0.129, MEM:2107.4M
[05/08 21:32:01   1202s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2107.4M
[05/08 21:32:01   1202s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2099.2M
[05/08 21:32:03   1206s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.001  |  3.353  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     42 (42)      |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.322%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[05/08 21:32:03   1206s] Total CPU time: 3.57 sec
[05/08 21:32:03   1206s] Total Real time: 2.0 sec
[05/08 21:32:03   1206s] Total Memory Usage: 2101.710938 Mbytes
[05/08 21:32:03   1206s] 
[05/08 21:32:03   1206s] =============================================================================================
[05/08 21:32:03   1206s]  Final TAT Report for timeDesign
[05/08 21:32:03   1206s] =============================================================================================
[05/08 21:32:03   1206s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 21:32:03   1206s] ---------------------------------------------------------------------------------------------
[05/08 21:32:03   1206s] [ TimingUpdate           ]      1   0:00:00.3  (   9.5 % )     0:00:00.3 /  0:00:01.3    5.0
[05/08 21:32:03   1206s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   81.9
[05/08 21:32:03   1206s] [ TimingReport           ]      2   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.2    2.6
[05/08 21:32:03   1206s] [ DrvReport              ]      1   0:00:01.5  (  58.9 % )     0:00:01.5 /  0:00:01.2    0.8
[05/08 21:32:03   1206s] [ MISC                   ]          0:00:00.7  (  28.4 % )     0:00:00.7 /  0:00:00.8    1.1
[05/08 21:32:03   1206s] ---------------------------------------------------------------------------------------------
[05/08 21:32:03   1206s]  timeDesign TOTAL                   0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:03.5    1.3
[05/08 21:32:03   1206s] ---------------------------------------------------------------------------------------------
[05/08 21:32:03   1206s] 
[05/08 21:32:03   1206s] Info: pop threads available for lower-level modules during optimization.
[05/08 21:32:35   1209s] <CMD> saveDesign floorplan.enc
[05/08 21:32:35   1209s] #% Begin save design ... (date=05/08 21:32:35, mem=1579.1M)
[05/08 21:32:35   1209s] % Begin Save ccopt configuration ... (date=05/08 21:32:35, mem=1579.1M)
[05/08 21:32:35   1209s] % End Save ccopt configuration ... (date=05/08 21:32:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1580.0M, current mem=1580.0M)
[05/08 21:32:35   1209s] % Begin Save netlist data ... (date=05/08 21:32:35, mem=1580.0M)
[05/08 21:32:35   1209s] Writing Binary DB to floorplan.enc.dat/vbin/CHIP.v.bin in multi-threaded mode...
[05/08 21:32:35   1209s] % End Save netlist data ... (date=05/08 21:32:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=1580.6M, current mem=1580.6M)
[05/08 21:32:35   1209s] Saving symbol-table file in separate thread ...
[05/08 21:32:35   1209s] Saving congestion map file in separate thread ...
[05/08 21:32:35   1209s] Saving congestion map file floorplan.enc.dat/CHIP.route.congmap.gz ...
[05/08 21:32:35   1209s] % Begin Save AAE data ... (date=05/08 21:32:35, mem=1581.3M)
[05/08 21:32:35   1209s] Saving AAE Data ...
[05/08 21:32:35   1209s] % End Save AAE data ... (date=05/08 21:32:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1581.4M, current mem=1581.4M)
[05/08 21:32:35   1210s] % Begin Save clock tree data ... (date=05/08 21:32:35, mem=1581.9M)
[05/08 21:32:35   1210s] % End Save clock tree data ... (date=05/08 21:32:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1581.9M, current mem=1581.9M)
[05/08 21:32:35   1210s] Saving preference file floorplan.enc.dat/gui.pref.tcl ...
[05/08 21:32:35   1210s] Saving mode setting ...
[05/08 21:32:35   1210s] Saving global file ...
[05/08 21:32:35   1210s] Saving Drc markers ...
[05/08 21:32:36   1210s] ... 1 markers are saved ...
[05/08 21:32:36   1210s] ... 0 geometry drc markers are saved ...
[05/08 21:32:36   1210s] ... 0 antenna drc markers are saved ...
[05/08 21:32:36   1210s] Saving floorplan file in separate thread ...
[05/08 21:32:36   1210s] Saving PG file in separate thread ...
[05/08 21:32:36   1210s] Saving placement file in separate thread ...
[05/08 21:32:36   1210s] Saving route file in separate thread ...
[05/08 21:32:36   1210s] Saving property file in separate thread ...
[05/08 21:32:36   1210s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/08 21:32:36   1210s] Saving PG file floorplan.enc.dat/CHIP.pg.gz
[05/08 21:32:36   1210s] Saving property file floorplan.enc.dat/CHIP.prop
[05/08 21:32:36   1210s] Save Adaptive View Pruing View Names to Binary file
[05/08 21:32:36   1210s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:32:36   1210s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2149.1M) ***
[05/08 21:32:36   1210s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2146.1M) ***
[05/08 21:32:36   1210s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2145.9M) ***
[05/08 21:32:36   1210s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:32:36   1210s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:32:36   1210s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=2144.6M) ***
[05/08 21:32:36   1210s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:32:36   1210s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:32:36   1210s] Saving rc congestion map floorplan.enc.dat/CHIP.congmap.gz ...
[05/08 21:32:36   1210s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:32:36   1210s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:32:36   1210s] % Begin Save power constraints data ... (date=05/08 21:32:36, mem=1583.9M)
[05/08 21:32:36   1210s] % End Save power constraints data ... (date=05/08 21:32:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1583.9M, current mem=1583.9M)
[05/08 21:32:39   1212s] Generated self-contained design floorplan.enc.dat
[05/08 21:32:39   1212s] #% End save design ... (date=05/08 21:32:39, total cpu=0:00:03.1, real=0:00:04.0, peak res=1584.9M, current mem=1584.9M)
[05/08 21:32:39   1212s] *** Message Summary: 0 warning(s), 0 error(s)
[05/08 21:32:39   1212s] 
[05/08 21:32:47   1213s] <CMD> refinePlace -checkRoute 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0
[05/08 21:32:47   1213s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2140.4M
[05/08 21:32:47   1213s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2140.4M
[05/08 21:32:47   1213s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2140.4M
[05/08 21:32:47   1213s] All LLGs are deleted
[05/08 21:32:47   1213s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2140.7M
[05/08 21:32:47   1213s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.001, MEM:2140.7M
[05/08 21:32:47   1213s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2140.7M
[05/08 21:32:47   1213s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2140.7M
[05/08 21:32:47   1213s] Core basic site is tsm3site
[05/08 21:32:47   1213s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 21:32:47   1213s] SiteArray: use 8,699,904 bytes
[05/08 21:32:47   1213s] SiteArray: current memory after site array memory allocation 2149.0M
[05/08 21:32:47   1213s] SiteArray: FP blocked sites are writable
[05/08 21:32:47   1214s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 21:32:47   1214s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2151.0M
[05/08 21:32:47   1214s] Process 0 wires and vias for routing blockage analysis
[05/08 21:32:47   1214s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.020, REAL:0.011, MEM:2151.0M
[05/08 21:32:47   1214s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.150, REAL:0.103, MEM:2151.0M
[05/08 21:32:47   1214s] OPERPROF:         Starting CMU at level 5, MEM:2151.0M
[05/08 21:32:47   1214s] OPERPROF:         Finished CMU at level 5, CPU:0.020, REAL:0.008, MEM:2151.0M
[05/08 21:32:47   1214s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.200, REAL:0.145, MEM:2151.0M
[05/08 21:32:47   1214s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2151.0MB).
[05/08 21:32:47   1214s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.260, REAL:0.202, MEM:2151.0M
[05/08 21:32:47   1214s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.260, REAL:0.202, MEM:2151.0M
[05/08 21:32:47   1214s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.29307.5
[05/08 21:32:47   1214s] OPERPROF:   Starting RefinePlace at level 2, MEM:2151.0M
[05/08 21:32:47   1214s] *** Starting refinePlace (0:20:14 mem=2151.0M) ***
[05/08 21:32:47   1214s] Total net bbox length = 1.522e+06 (7.498e+05 7.723e+05) (ext = 1.674e+05)
[05/08 21:32:47   1214s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2151.3M
[05/08 21:32:47   1214s] Starting refinePlace ...
[05/08 21:32:47   1214s]   Spread Effort: high, standalone mode, useDDP on.
[05/08 21:32:47   1214s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2153.1MB) @(0:20:14 - 0:20:14).
[05/08 21:32:47   1214s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:32:47   1214s] wireLenOptFixPriorityInst 0 inst fixed
[05/08 21:32:47   1214s] 
[05/08 21:32:47   1214s] Running Spiral MT with 10 threads  fetchWidth=676 
[05/08 21:32:47   1214s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:32:47   1214s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=2153.4MB) @(0:20:14 - 0:20:15).
[05/08 21:32:47   1214s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:32:47   1214s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2153.4MB
[05/08 21:32:47   1214s] Statistics of distance of Instance movement in refine placement:
[05/08 21:32:47   1214s]   maximum (X+Y) =         0.00 um
[05/08 21:32:47   1214s]   mean    (X+Y) =         0.00 um
[05/08 21:32:47   1214s] Summary Report:
[05/08 21:32:47   1214s] Instances move: 0 (out of 12989 movable)
[05/08 21:32:47   1214s] Instances flipped: 0
[05/08 21:32:47   1214s] Mean displacement: 0.00 um
[05/08 21:32:47   1214s] Max displacement: 0.00 um 
[05/08 21:32:47   1214s] Total instances moved : 0
[05/08 21:32:47   1214s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.570, REAL:0.381, MEM:2153.4M
[05/08 21:32:47   1214s] Total net bbox length = 1.522e+06 (7.498e+05 7.723e+05) (ext = 1.674e+05)
[05/08 21:32:47   1214s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2153.4MB
[05/08 21:32:47   1214s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=2153.4MB) @(0:20:14 - 0:20:15).
[05/08 21:32:47   1214s] *** Finished refinePlace (0:20:15 mem=2153.4M) ***
[05/08 21:32:47   1214s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.29307.5
[05/08 21:32:47   1214s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.620, REAL:0.423, MEM:2153.4M
[05/08 21:32:47   1214s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2151.4M
[05/08 21:32:47   1214s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.005, MEM:2143.1M
[05/08 21:32:47   1214s] All LLGs are deleted
[05/08 21:32:48   1214s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2139.3M
[05/08 21:32:48   1214s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2139.3M
[05/08 21:32:48   1214s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.910, REAL:0.650, MEM:2139.3M
[05/08 21:32:51   1215s] <CMD> getCTSMode -engine -quiet
[05/08 21:32:55   1215s] <CMD> set sprCreateIeRingOffset 1.0
[05/08 21:32:55   1215s] <CMD> set sprCreateIeRingThreshold 1.0
[05/08 21:32:55   1215s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/08 21:32:55   1215s] <CMD> set sprCreateIeRingLayers {}
[05/08 21:32:55   1215s] <CMD> set sprCreateIeRingOffset 1.0
[05/08 21:32:55   1215s] <CMD> set sprCreateIeRingThreshold 1.0
[05/08 21:32:55   1215s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/08 21:32:55   1215s] <CMD> set sprCreateIeRingLayers {}
[05/08 21:32:55   1215s] <CMD> set sprCreateIeStripeWidth 10.0
[05/08 21:32:55   1215s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/08 21:32:55   1215s] <CMD> set sprCreateIeStripeWidth 10.0
[05/08 21:32:55   1215s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/08 21:32:55   1215s] <CMD> set sprCreateIeRingOffset 1.0
[05/08 21:32:55   1215s] <CMD> set sprCreateIeRingThreshold 1.0
[05/08 21:32:55   1215s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/08 21:32:55   1215s] <CMD> set sprCreateIeRingLayers {}
[05/08 21:32:55   1216s] <CMD> set sprCreateIeStripeWidth 10.0
[05/08 21:32:55   1216s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/08 21:33:02   1217s] <CMD> getCTSMode -engine -quiet
[05/08 21:33:39   1222s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL5 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[05/08 21:33:39   1222s] The ring targets are set to core/block ring wires.
[05/08 21:33:39   1222s] addRing command will consider rows while creating rings.
[05/08 21:33:39   1222s] addRing command will disallow rings to go over rows.
[05/08 21:33:39   1222s] addRing command will ignore shorts while creating rings.
[05/08 21:33:39   1222s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL1 bottom METAL1 left METAL2 right METAL2} -width {top 5 bottom 5 left 5 right 5} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 4 -use_interleaving_wire_group 1
[05/08 21:33:39   1222s] 
[05/08 21:33:39   1222s] Loading cell geometries (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2147.0M)
[05/08 21:33:39   1222s] Ring generation is complete.
[05/08 21:33:39   1222s] vias are now being generated.
[05/08 21:33:40   1222s] addRing created 32 wires.
[05/08 21:33:40   1222s] ViaGen created 128 vias, deleted 0 via to avoid violation.
[05/08 21:33:40   1222s] +--------+----------------+----------------+
[05/08 21:33:40   1222s] |  Layer |     Created    |     Deleted    |
[05/08 21:33:40   1222s] +--------+----------------+----------------+
[05/08 21:33:40   1222s] | METAL1 |       16       |       NA       |
[05/08 21:33:40   1222s] |  VIA12 |       128      |        0       |
[05/08 21:33:40   1222s] | METAL2 |       16       |       NA       |
[05/08 21:33:40   1222s] +--------+----------------+----------------+
[05/08 21:34:03   1226s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[05/08 21:34:03   1226s] <CMD> sroute -connect { padPin } -layerChangeRange { METAL1(1) METAL5(5) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort allGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL5(5) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { METAL1(1) METAL5(5) }
[05/08 21:34:03   1226s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[05/08 21:34:03   1226s] *** Begin SPECIAL ROUTE on Wed May  8 21:34:03 2024 ***
[05/08 21:34:03   1226s] SPECIAL ROUTE ran on directory: /home/mm53/APR_HW
[05/08 21:34:03   1226s] SPECIAL ROUTE ran on machine: islabx5 (Linux 2.6.32-642.el6.x86_64 Xeon 1.20Ghz)
[05/08 21:34:03   1226s] 
[05/08 21:34:03   1226s] Begin option processing ...
[05/08 21:34:03   1226s] srouteConnectPowerBump set to false
[05/08 21:34:03   1226s] routeSelectNet set to "VDD VSS"
[05/08 21:34:03   1226s] routeSpecial set to true
[05/08 21:34:03   1226s] srouteBottomLayerLimit set to 1
[05/08 21:34:03   1226s] srouteBottomTargetLayerLimit set to 1
[05/08 21:34:03   1226s] srouteConnectBlockPin set to false
[05/08 21:34:03   1226s] srouteConnectConverterPin set to false
[05/08 21:34:03   1226s] srouteConnectCorePin set to false
[05/08 21:34:03   1226s] srouteConnectStripe set to false
[05/08 21:34:03   1226s] srouteCrossoverViaBottomLayer set to 1
[05/08 21:34:03   1226s] srouteCrossoverViaTopLayer set to 5
[05/08 21:34:03   1226s] srouteFollowCorePinEnd set to 3
[05/08 21:34:03   1226s] srouteFollowPadPin set to false
[05/08 21:34:03   1226s] srouteJogControl set to "preferWithChanges differentLayer"
[05/08 21:34:03   1226s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[05/08 21:34:03   1226s] sroutePadPinAllGeoms set to true
[05/08 21:34:03   1226s] sroutePadPinAllPorts set to true
[05/08 21:34:03   1226s] sroutePreserveExistingRoutes set to true
[05/08 21:34:03   1226s] srouteRoutePowerBarPortOnBothDir set to true
[05/08 21:34:03   1226s] srouteStopBlockPin set to "nearestTarget"
[05/08 21:34:03   1226s] srouteTopLayerLimit set to 5
[05/08 21:34:03   1226s] srouteTopTargetLayerLimit set to 5
[05/08 21:34:03   1226s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3202.00 megs.
[05/08 21:34:03   1226s] 
[05/08 21:34:03   1226s] Reading DB technology information...
[05/08 21:34:03   1226s] Finished reading DB technology information.
[05/08 21:34:03   1226s] Reading floorplan and netlist information...
[05/08 21:34:03   1226s] Finished reading floorplan and netlist information.
[05/08 21:34:03   1226s] Read in 10 layers, 5 routing layers, 1 overlap layer
[05/08 21:34:03   1226s] Read in 189 macros, 189 used
[05/08 21:34:03   1226s] Read in 329 components
[05/08 21:34:03   1226s]   181 core components: 0 unplaced, 181 placed, 0 fixed
[05/08 21:34:03   1226s]   144 pad components: 0 unplaced, 0 placed, 144 fixed
[05/08 21:34:03   1226s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[05/08 21:34:03   1226s] Read in 108 logical pins
[05/08 21:34:03   1226s] Read in 108 nets
[05/08 21:34:03   1226s] Read in 2 special nets, 2 routed
[05/08 21:34:03   1226s] Read in 383 terminals
[05/08 21:34:03   1226s] 2 nets selected.
[05/08 21:34:03   1226s] 
[05/08 21:34:03   1226s] Begin power routing ...
[05/08 21:34:03   1226s]   Number of IO ports routed: 126
[05/08 21:34:03   1226s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3205.00 megs.
[05/08 21:34:03   1226s] 
[05/08 21:34:03   1226s] 
[05/08 21:34:03   1226s] 
[05/08 21:34:03   1226s]  Begin updating DB with routing results ...
[05/08 21:34:03   1226s]  Updating DB with 0 via definition ...
[05/08 21:34:03   1226s] sroute created 189 wires.
[05/08 21:34:03   1226s] ViaGen created 195 vias, deleted 0 via to avoid violation.
[05/08 21:34:03   1226s] +--------+----------------+----------------+
[05/08 21:34:03   1226s] |  Layer |     Created    |     Deleted    |
[05/08 21:34:03   1226s] +--------+----------------+----------------+
[05/08 21:34:03   1226s] | METAL1 |       63       |       NA       |
[05/08 21:34:03   1226s] |  VIA12 |       93       |        0       |
[05/08 21:34:03   1226s] | METAL2 |       84       |       NA       |
[05/08 21:34:03   1226s] |  VIA23 |       84       |        0       |
[05/08 21:34:03   1226s] | METAL3 |       33       |       NA       |
[05/08 21:34:03   1226s] |  VIA34 |       18       |        0       |
[05/08 21:34:03   1226s] | METAL4 |        9       |       NA       |
[05/08 21:34:03   1226s] +--------+----------------+----------------+
[05/08 21:34:21   1229s] <CMD> set sprCreateIeRingOffset 1.0
[05/08 21:34:21   1229s] <CMD> set sprCreateIeRingThreshold 1.0
[05/08 21:34:21   1229s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/08 21:34:21   1229s] <CMD> set sprCreateIeRingLayers {}
[05/08 21:34:21   1229s] <CMD> set sprCreateIeRingOffset 1.0
[05/08 21:34:21   1229s] <CMD> set sprCreateIeRingThreshold 1.0
[05/08 21:34:21   1229s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/08 21:34:21   1229s] <CMD> set sprCreateIeRingLayers {}
[05/08 21:34:21   1229s] <CMD> set sprCreateIeStripeWidth 10.0
[05/08 21:34:21   1229s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/08 21:34:21   1229s] <CMD> set sprCreateIeStripeWidth 10.0
[05/08 21:34:21   1229s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/08 21:34:21   1229s] <CMD> set sprCreateIeRingOffset 1.0
[05/08 21:34:21   1229s] <CMD> set sprCreateIeRingThreshold 1.0
[05/08 21:34:21   1229s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/08 21:34:21   1229s] <CMD> set sprCreateIeRingLayers {}
[05/08 21:34:21   1229s] <CMD> set sprCreateIeStripeWidth 10.0
[05/08 21:34:21   1229s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/08 21:34:56   1233s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL5 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias true -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[05/08 21:34:56   1233s] addStripe will allow jog to connect padcore ring and block ring.
[05/08 21:34:56   1233s] 
[05/08 21:34:56   1233s] Stripes will stop at the boundary of the specified area.
[05/08 21:34:56   1233s] When breaking rings, the power planner will consider the existence of blocks.
[05/08 21:34:56   1233s] Stripes will not extend to closest target.
[05/08 21:34:56   1233s] The power planner will set stripe antenna targets to none (no trimming allowed).
[05/08 21:34:56   1233s] Stripes will not be created over regions without power planning wires.
[05/08 21:34:56   1233s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[05/08 21:34:56   1233s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[05/08 21:34:56   1233s] Offset for stripe breaking is set to 0.
[05/08 21:34:56   1233s] <CMD> addStripe -nets {VDD VSS} -layer METAL4 -direction vertical -width 4 -spacing 0.28 -set_to_set_distance 60 -start_from left -start_offset 50 -stop_offset 50 -switch_layer_over_obs true -merge_stripes_value 0.56 -max_same_layer_jog_length 0.56 -padcore_ring_top_layer_limit METAL5 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL5 -block_ring_bottom_layer_limit METAL1 -use_wire_group 1 -use_interleaving_wire_group 1 -use_wire_group_bits 3 -snap_wire_center_to_grid None
[05/08 21:34:56   1233s] 
[05/08 21:34:56   1233s] Initialize fgc environment(mem: 2141.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2141.1M)
[05/08 21:34:56   1233s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_494_0' was increased to (2212.979980 1970.079956) (2214.959961 1975.520020) because pins or obstructions were outside the original block boundary.
[05/08 21:34:56   1233s] Type 'man IMPPP-133' for more detail.
[05/08 21:34:56   1233s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_493_0' was increased to (2212.979980 1980.160034) (2214.959961 1985.599976) because pins or obstructions were outside the original block boundary.
[05/08 21:34:56   1233s] Type 'man IMPPP-133' for more detail.
[05/08 21:34:56   1233s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_492_0' was increased to (2212.320068 1975.119995) (2214.300049 1980.560059) because pins or obstructions were outside the original block boundary.
[05/08 21:34:56   1233s] Type 'man IMPPP-133' for more detail.
[05/08 21:34:56   1233s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_491_0' was increased to (2209.020020 1975.119995) (2212.320068 1980.560059) because pins or obstructions were outside the original block boundary.
[05/08 21:34:56   1233s] Type 'man IMPPP-133' for more detail.
[05/08 21:34:56   1233s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_490_0' was increased to (2269.739990 2015.439941) (2272.379883 2020.880005) because pins or obstructions were outside the original block boundary.
[05/08 21:34:56   1233s] Type 'man IMPPP-133' for more detail.
[05/08 21:34:56   1233s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_489_0' was increased to (1853.280029 1435.839966) (1855.260010 1441.280029) because pins or obstructions were outside the original block boundary.
[05/08 21:34:56   1233s] Type 'man IMPPP-133' for more detail.
[05/08 21:34:56   1233s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_488_0' was increased to (1857.900024 1435.839966) (1861.199951 1441.280029) because pins or obstructions were outside the original block boundary.
[05/08 21:34:56   1233s] Type 'man IMPPP-133' for more detail.
[05/08 21:34:56   1233s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_484_0' was increased to (1731.839966 1889.040039) (1741.079956 1894.479980) because pins or obstructions were outside the original block boundary.
[05/08 21:34:56   1233s] Type 'man IMPPP-133' for more detail.
[05/08 21:34:56   1233s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_483_0' was increased to (2214.959961 1758.400024) (2224.199951 1763.839966) because pins or obstructions were outside the original block boundary.
[05/08 21:34:56   1233s] Type 'man IMPPP-133' for more detail.
[05/08 21:34:56   1233s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_480_0' was increased to (1684.979980 1495.920044) (1690.260010 1501.359985) because pins or obstructions were outside the original block boundary.
[05/08 21:34:56   1233s] Type 'man IMPPP-133' for more detail.
[05/08 21:34:56   1233s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_478_0' was increased to (2218.260010 1778.560059) (2221.560059 1784.000000) because pins or obstructions were outside the original block boundary.
[05/08 21:34:56   1233s] Type 'man IMPPP-133' for more detail.
[05/08 21:34:56   1233s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_477_0' was increased to (1751.640015 1889.439941) (1753.619995 1894.880005) because pins or obstructions were outside the original block boundary.
[05/08 21:34:56   1233s] Type 'man IMPPP-133' for more detail.
[05/08 21:34:56   1233s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_476_0' was increased to (1756.260010 1889.439941) (1759.560059 1894.880005) because pins or obstructions were outside the original block boundary.
[05/08 21:34:56   1233s] Type 'man IMPPP-133' for more detail.
[05/08 21:34:56   1233s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_474_0' was increased to (1121.339966 1894.479980) (1123.319946 1899.920044) because pins or obstructions were outside the original block boundary.
[05/08 21:34:56   1233s] Type 'man IMPPP-133' for more detail.
[05/08 21:34:56   1233s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_473_0' was increased to (1123.319946 1894.479980) (1126.619995 1899.920044) because pins or obstructions were outside the original block boundary.
[05/08 21:34:56   1233s] Type 'man IMPPP-133' for more detail.
[05/08 21:34:56   1233s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_472_0' was increased to (1126.619995 1894.479980) (1129.260010 1899.920044) because pins or obstructions were outside the original block boundary.
[05/08 21:34:56   1233s] Type 'man IMPPP-133' for more detail.
[05/08 21:34:56   1233s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_471_0' was increased to (1521.959961 1466.079956) (1526.579956 1471.520020) because pins or obstructions were outside the original block boundary.
[05/08 21:34:56   1233s] Type 'man IMPPP-133' for more detail.
[05/08 21:34:56   1233s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_63_0_dup1' was increased to (2144.340088 1677.760010) (2146.979980 1683.199951) because pins or obstructions were outside the original block boundary.
[05/08 21:34:56   1233s] Type 'man IMPPP-133' for more detail.
[05/08 21:34:56   1233s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_470_0' was increased to (2275.020020 1949.520020) (2284.260010 1954.959961) because pins or obstructions were outside the original block boundary.
[05/08 21:34:56   1233s] Type 'man IMPPP-133' for more detail.
[05/08 21:34:56   1233s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_469_0' was increased to (1283.699951 1864.239990) (1288.979980 1869.680054) because pins or obstructions were outside the original block boundary.
[05/08 21:34:56   1233s] Type 'man IMPPP-133' for more detail.
[05/08 21:34:56   1233s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[05/08 21:34:56   1233s] To increase the message display limit, refer to the product command reference manual.
[05/08 21:34:57   1234s] Loading cell geometries (cpu: 0:00:00.3, real: 0:00:01.0, peak mem: 2148.0M)
[05/08 21:34:57   1234s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2148.1M)
[05/08 21:34:57   1234s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2148.2M)
[05/08 21:34:57   1234s] Starting stripe generation ...
[05/08 21:34:57   1234s] Non-Default Mode Option Settings :
[05/08 21:34:57   1234s]   NONE
[05/08 21:34:57   1234s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[05/08 21:34:57   1234s] Type 'man IMPPP-4055' for more detail.
[05/08 21:34:57   1234s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (562.30, 224.96) (562.30, 229.96).
[05/08 21:34:57   1234s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (562.30, 235.52) (562.30, 240.52).
[05/08 21:34:57   1234s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2159.0M)
[05/08 21:34:57   1234s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (720.90, 230.24) (720.90, 235.24).
[05/08 21:34:57   1234s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (720.90, 240.80) (720.90, 245.80).
[05/08 21:34:57   1234s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (729.46, 230.24) (729.46, 235.24).
[05/08 21:34:57   1234s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (729.46, 240.80) (729.46, 245.80).
[05/08 21:34:57   1234s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (738.02, 230.24) (738.02, 235.24).
[05/08 21:34:57   1234s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (738.02, 240.80) (738.02, 245.80).
[05/08 21:34:57   1234s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2159.1M)
[05/08 21:34:57   1234s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2159.1M)
[05/08 21:34:57   1234s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (1200.90, 230.24) (1200.90, 235.24).
[05/08 21:34:57   1234s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (1200.90, 240.80) (1200.90, 245.80).
[05/08 21:34:57   1234s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (1209.46, 230.24) (1209.46, 235.24).
[05/08 21:34:57   1234s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (1209.46, 240.80) (1209.46, 245.80).
[05/08 21:34:57   1234s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (1218.02, 230.24) (1218.02, 235.24).
[05/08 21:34:57   1234s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (1218.02, 240.80) (1218.02, 245.80).
[05/08 21:34:57   1234s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2159.1M)
[05/08 21:34:57   1234s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2159.1M)
[05/08 21:34:57   1234s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2159.1M)
[05/08 21:34:57   1234s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2159.1M)
[05/08 21:34:57   1234s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2159.1M)
[05/08 21:34:57   1234s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (2405.18, 3028.18) (2405.18, 3033.18).
[05/08 21:34:57   1234s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (2413.74, 3028.18) (2413.74, 3033.18).
[05/08 21:34:57   1234s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2159.2M)
[05/08 21:34:57   1234s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2159.2M)
[05/08 21:34:57   1234s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (562.30, 224.96) (562.30, 229.96).
[05/08 21:34:57   1234s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA23 at (562.30, 224.96) (562.30, 229.96).
[05/08 21:34:57   1234s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA12 at (562.30, 224.96) (562.30, 229.96).
[05/08 21:34:57   1234s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL3 at (720.90, 230.24) (720.90, 235.24).
[05/08 21:34:57   1234s] **WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
[05/08 21:34:57   1234s] To increase the message display limit, refer to the product command reference manual.
[05/08 21:34:57   1234s] Stripe generation is complete.
[05/08 21:34:57   1234s] vias are now being generated.
[05/08 21:34:57   1234s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL2 at (416.90, 3022.90) (420.90, 3059.58)
[05/08 21:34:57   1234s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL2 at (416.90, 3022.90) (420.90, 3059.58)
[05/08 21:34:57   1234s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL2 at (556.80, 230.24) (558.02, 266.92)
[05/08 21:34:57   1234s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL2 at (556.80, 230.24) (558.02, 266.92)
[05/08 21:34:57   1234s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL2 at (556.80, 230.24) (558.02, 266.92)
[05/08 21:34:57   1234s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL2 at (556.80, 230.24) (558.02, 266.92)
[05/08 21:34:57   1234s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL2 at (1994.02, 230.24) (1998.02, 266.92)
[05/08 21:34:57   1234s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL2 at (1994.02, 230.24) (1998.02, 266.92)
[05/08 21:34:57   1234s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL2 at (2393.07, 3022.90) (2397.07, 3059.58)
[05/08 21:34:57   1234s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL2 at (2393.07, 3022.90) (2397.07, 3059.58)
[05/08 21:34:57   1234s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL2 at (2401.65, 3022.90) (2405.65, 3059.58)
[05/08 21:34:57   1234s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL2 at (2401.65, 3022.90) (2405.65, 3059.58)
[05/08 21:34:57   1234s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL2 at (2410.22, 3022.90) (2414.22, 3059.58)
[05/08 21:34:57   1234s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL2 at (2410.22, 3022.90) (2414.22, 3059.58)
[05/08 21:34:57   1234s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL3 at (703.98, 267.82) (720.90, 271.82)
[05/08 21:34:57   1234s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (703.98, 267.82) (720.90, 271.82)
[05/08 21:34:57   1234s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL3 at (1183.98, 267.82) (1200.90, 271.82)
[05/08 21:34:57   1234s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (1183.98, 267.82) (1200.90, 271.82)
[05/08 21:34:57   1234s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL2 at (558.30, 3028.18) (562.30, 3064.86)
[05/08 21:34:57   1234s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL2 at (721.18, 224.96) (723.35, 261.64)
[05/08 21:34:57   1234s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[05/08 21:34:57   1234s] To increase the message display limit, refer to the product command reference manual.
[05/08 21:34:57   1235s] addStripe created 287 wires.
[05/08 21:34:57   1235s] ViaGen created 6235 vias, deleted 7 vias to avoid violation.
[05/08 21:34:57   1235s] +--------+----------------+----------------+
[05/08 21:34:57   1235s] |  Layer |     Created    |     Deleted    |
[05/08 21:34:57   1235s] +--------+----------------+----------------+
[05/08 21:34:57   1235s] |  VIA12 |      2047      |        7       |
[05/08 21:34:57   1235s] |  VIA23 |      2058      |        0       |
[05/08 21:34:57   1235s] | METAL3 |        2       |       NA       |
[05/08 21:34:57   1235s] |  VIA34 |      2068      |        0       |
[05/08 21:34:57   1235s] | METAL4 |       269      |       NA       |
[05/08 21:34:57   1235s] |  VIA45 |       62       |        0       |
[05/08 21:34:57   1235s] | METAL5 |       16       |       NA       |
[05/08 21:34:57   1235s] +--------+----------------+----------------+
[05/08 21:35:00   1235s] <CMD> getCTSMode -engine -quiet
[05/08 21:35:11   1237s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL5 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias true -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[05/08 21:35:11   1237s] addStripe will allow jog to connect padcore ring and block ring.
[05/08 21:35:11   1237s] 
[05/08 21:35:11   1237s] Stripes will stop at the boundary of the specified area.
[05/08 21:35:11   1237s] When breaking rings, the power planner will consider the existence of blocks.
[05/08 21:35:11   1237s] Stripes will not extend to closest target.
[05/08 21:35:11   1237s] The power planner will set stripe antenna targets to none (no trimming allowed).
[05/08 21:35:11   1237s] Stripes will not be created over regions without power planning wires.
[05/08 21:35:11   1237s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[05/08 21:35:11   1237s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[05/08 21:35:11   1237s] Offset for stripe breaking is set to 0.
[05/08 21:35:11   1237s] <CMD> addStripe -nets {VDD VSS} -layer METAL5 -direction horizontal -width 4 -spacing 0.28 -set_to_set_distance 60 -start_from bottom -start_offset 50 -stop_offset 100 -switch_layer_over_obs true -merge_stripes_value 0.56 -max_same_layer_jog_length 0.56 -padcore_ring_top_layer_limit METAL5 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL5 -block_ring_bottom_layer_limit METAL1 -use_wire_group 1 -use_interleaving_wire_group 1 -use_wire_group_bits 3 -snap_wire_center_to_grid None
[05/08 21:35:11   1237s] 
[05/08 21:35:11   1237s] Initialize fgc environment(mem: 2144.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2144.9M)
[05/08 21:35:11   1237s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_494_0' was increased to (2212.979980 1970.079956) (2214.959961 1975.520020) because pins or obstructions were outside the original block boundary.
[05/08 21:35:11   1237s] Type 'man IMPPP-133' for more detail.
[05/08 21:35:11   1237s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_493_0' was increased to (2212.979980 1980.160034) (2214.959961 1985.599976) because pins or obstructions were outside the original block boundary.
[05/08 21:35:11   1237s] Type 'man IMPPP-133' for more detail.
[05/08 21:35:11   1237s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_492_0' was increased to (2212.320068 1975.119995) (2214.300049 1980.560059) because pins or obstructions were outside the original block boundary.
[05/08 21:35:11   1237s] Type 'man IMPPP-133' for more detail.
[05/08 21:35:11   1237s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_491_0' was increased to (2209.020020 1975.119995) (2212.320068 1980.560059) because pins or obstructions were outside the original block boundary.
[05/08 21:35:11   1237s] Type 'man IMPPP-133' for more detail.
[05/08 21:35:11   1237s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_490_0' was increased to (2269.739990 2015.439941) (2272.379883 2020.880005) because pins or obstructions were outside the original block boundary.
[05/08 21:35:11   1237s] Type 'man IMPPP-133' for more detail.
[05/08 21:35:11   1237s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_489_0' was increased to (1853.280029 1435.839966) (1855.260010 1441.280029) because pins or obstructions were outside the original block boundary.
[05/08 21:35:11   1237s] Type 'man IMPPP-133' for more detail.
[05/08 21:35:11   1237s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_488_0' was increased to (1857.900024 1435.839966) (1861.199951 1441.280029) because pins or obstructions were outside the original block boundary.
[05/08 21:35:11   1237s] Type 'man IMPPP-133' for more detail.
[05/08 21:35:11   1237s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_484_0' was increased to (1731.839966 1889.040039) (1741.079956 1894.479980) because pins or obstructions were outside the original block boundary.
[05/08 21:35:11   1237s] Type 'man IMPPP-133' for more detail.
[05/08 21:35:11   1237s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_483_0' was increased to (2214.959961 1758.400024) (2224.199951 1763.839966) because pins or obstructions were outside the original block boundary.
[05/08 21:35:11   1237s] Type 'man IMPPP-133' for more detail.
[05/08 21:35:11   1237s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_480_0' was increased to (1684.979980 1495.920044) (1690.260010 1501.359985) because pins or obstructions were outside the original block boundary.
[05/08 21:35:11   1237s] Type 'man IMPPP-133' for more detail.
[05/08 21:35:11   1237s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_478_0' was increased to (2218.260010 1778.560059) (2221.560059 1784.000000) because pins or obstructions were outside the original block boundary.
[05/08 21:35:11   1237s] Type 'man IMPPP-133' for more detail.
[05/08 21:35:11   1237s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_477_0' was increased to (1751.640015 1889.439941) (1753.619995 1894.880005) because pins or obstructions were outside the original block boundary.
[05/08 21:35:11   1237s] Type 'man IMPPP-133' for more detail.
[05/08 21:35:11   1237s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_476_0' was increased to (1756.260010 1889.439941) (1759.560059 1894.880005) because pins or obstructions were outside the original block boundary.
[05/08 21:35:11   1237s] Type 'man IMPPP-133' for more detail.
[05/08 21:35:11   1237s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_474_0' was increased to (1121.339966 1894.479980) (1123.319946 1899.920044) because pins or obstructions were outside the original block boundary.
[05/08 21:35:11   1237s] Type 'man IMPPP-133' for more detail.
[05/08 21:35:11   1237s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_473_0' was increased to (1123.319946 1894.479980) (1126.619995 1899.920044) because pins or obstructions were outside the original block boundary.
[05/08 21:35:11   1237s] Type 'man IMPPP-133' for more detail.
[05/08 21:35:11   1237s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_472_0' was increased to (1126.619995 1894.479980) (1129.260010 1899.920044) because pins or obstructions were outside the original block boundary.
[05/08 21:35:11   1237s] Type 'man IMPPP-133' for more detail.
[05/08 21:35:11   1237s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_471_0' was increased to (1521.959961 1466.079956) (1526.579956 1471.520020) because pins or obstructions were outside the original block boundary.
[05/08 21:35:11   1237s] Type 'man IMPPP-133' for more detail.
[05/08 21:35:11   1237s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_63_0_dup1' was increased to (2144.340088 1677.760010) (2146.979980 1683.199951) because pins or obstructions were outside the original block boundary.
[05/08 21:35:11   1237s] Type 'man IMPPP-133' for more detail.
[05/08 21:35:11   1237s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_470_0' was increased to (2275.020020 1949.520020) (2284.260010 1954.959961) because pins or obstructions were outside the original block boundary.
[05/08 21:35:11   1237s] Type 'man IMPPP-133' for more detail.
[05/08 21:35:11   1237s] **WARN: (IMPPP-133):	The block boundary of instance 'CONV/FE_RC_469_0' was increased to (1283.699951 1864.239990) (1288.979980 1869.680054) because pins or obstructions were outside the original block boundary.
[05/08 21:35:11   1237s] Type 'man IMPPP-133' for more detail.
[05/08 21:35:11   1237s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[05/08 21:35:11   1237s] To increase the message display limit, refer to the product command reference manual.
[05/08 21:35:11   1237s] Loading cell geometries (cpu: 0:00:00.3, real: 0:00:00.0, peak mem: 2144.9M)
[05/08 21:35:11   1237s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2144.9M)
[05/08 21:35:11   1237s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2146.0M)
[05/08 21:35:11   1237s] Starting stripe generation ...
[05/08 21:35:11   1237s] Non-Default Mode Option Settings :
[05/08 21:35:11   1237s]   NONE
[05/08 21:35:11   1237s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[05/08 21:35:11   1237s] Type 'man IMPPP-4055' for more detail.
[05/08 21:35:11   1237s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2156.1M)
[05/08 21:35:11   1237s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2156.3M)
[05/08 21:35:11   1237s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2156.3M)
[05/08 21:35:11   1237s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (235.25, 1196.88) (235.25, 1200.88).
[05/08 21:35:11   1237s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (245.81, 1196.88) (245.81, 1200.88).
[05/08 21:35:11   1237s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (235.25, 1205.44) (235.25, 1209.44).
[05/08 21:35:11   1237s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (245.81, 1205.44) (245.81, 1209.44).
[05/08 21:35:11   1237s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (235.25, 1214.00) (235.25, 1218.00).
[05/08 21:35:11   1237s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (245.81, 1214.00) (245.81, 1218.00).
[05/08 21:35:11   1237s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2156.3M)
[05/08 21:35:11   1237s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2156.3M)
[05/08 21:35:11   1237s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2156.3M)
[05/08 21:35:11   1237s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2156.3M)
[05/08 21:35:11   1237s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (229.97, 2161.16) (229.97, 2165.16).
[05/08 21:35:11   1237s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (240.53, 2161.16) (240.53, 2165.16).
[05/08 21:35:11   1237s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (229.97, 2169.72) (229.97, 2173.72).
[05/08 21:35:11   1237s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (240.53, 2169.72) (240.53, 2173.72).
[05/08 21:35:11   1237s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2156.3M)
[05/08 21:35:11   1237s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (3035.20, 2469.72) (3035.20, 2473.72).
[05/08 21:35:11   1237s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (3035.20, 2478.28) (3035.20, 2482.28).
[05/08 21:35:11   1237s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2156.3M)
[05/08 21:35:11   1237s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2156.4M)
[05/08 21:35:11   1237s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA34 at (229.97, 2161.16) (229.97, 2165.16).
[05/08 21:35:11   1237s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA34 at (229.97, 2161.16) (229.97, 2165.16).
[05/08 21:35:11   1237s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA23 at (229.97, 2161.16) (229.97, 2165.16).
[05/08 21:35:11   1237s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA12 at (229.97, 2161.16) (229.97, 2165.16).
[05/08 21:35:11   1237s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA34 at (229.97, 2169.72) (229.97, 2173.72).
[05/08 21:35:11   1237s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA34 at (229.97, 2169.72) (229.97, 2173.72).
[05/08 21:35:11   1237s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA23 at (229.97, 2169.72) (229.97, 2173.72).
[05/08 21:35:11   1237s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA12 at (229.97, 2169.72) (229.97, 2173.72).
[05/08 21:35:11   1237s] **WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
[05/08 21:35:11   1237s] To increase the message display limit, refer to the product command reference manual.
[05/08 21:35:11   1237s] Stripe generation is complete.
[05/08 21:35:11   1237s] vias are now being generated.
[05/08 21:35:11   1237s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL1 at (3024.92, 654.89) (3061.60, 658.89)
[05/08 21:35:11   1237s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL3 at (3024.92, 654.89) (3061.60, 658.89)
[05/08 21:35:11   1237s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL1 at (230.25, 716.88) (266.93, 720.88)
[05/08 21:35:11   1237s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL3 at (230.25, 716.88) (266.93, 720.88)
[05/08 21:35:12   1237s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL1 at (230.25, 725.44) (266.93, 729.44)
[05/08 21:35:12   1237s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL3 at (230.25, 725.44) (266.93, 729.44)
[05/08 21:35:12   1237s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL1 at (230.25, 734.00) (266.93, 738.00)
[05/08 21:35:12   1237s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL3 at (230.25, 734.00) (266.93, 738.00)
[05/08 21:35:12   1237s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL1 at (3024.92, 1196.88) (3061.60, 1200.88)
[05/08 21:35:12   1237s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL3 at (3024.92, 1196.88) (3061.60, 1200.88)
[05/08 21:35:12   1237s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL1 at (3024.92, 1205.44) (3061.60, 1209.44)
[05/08 21:35:12   1238s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL3 at (3024.92, 1205.44) (3061.60, 1209.44)
[05/08 21:35:12   1238s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL1 at (3024.92, 1214.00) (3061.60, 1218.00)
[05/08 21:35:12   1238s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL5 & METAL3 at (3024.92, 1214.00) (3061.60, 1218.00)
[05/08 21:35:12   1238s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL1 at (230.25, 2156.88) (266.93, 2157.93)
[05/08 21:35:12   1238s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL1 at (230.25, 2159.50) (266.93, 2160.88)
[05/08 21:35:12   1238s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL3 at (230.25, 2156.88) (266.93, 2157.93)
[05/08 21:35:12   1238s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL3 at (230.25, 2159.50) (266.93, 2160.88)
[05/08 21:35:12   1238s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL1 at (230.25, 2165.44) (266.93, 2166.50)
[05/08 21:35:12   1238s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL1 at (230.25, 2168.07) (266.93, 2169.44)
[05/08 21:35:12   1238s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[05/08 21:35:12   1238s] To increase the message display limit, refer to the product command reference manual.
[05/08 21:35:14   1240s] addStripe created 276 wires.
[05/08 21:35:14   1240s] ViaGen created 38679 vias, deleted 6 vias to avoid violation.
[05/08 21:35:14   1240s] +--------+----------------+----------------+
[05/08 21:35:14   1240s] |  Layer |     Created    |     Deleted    |
[05/08 21:35:14   1240s] +--------+----------------+----------------+
[05/08 21:35:14   1240s] |  VIA23 |      2003      |        6       |
[05/08 21:35:14   1240s] |  VIA34 |      2016      |        0       |
[05/08 21:35:14   1240s] | METAL4 |       14       |       NA       |
[05/08 21:35:14   1240s] |  VIA45 |      34660     |        0       |
[05/08 21:35:14   1240s] | METAL5 |       262      |       NA       |
[05/08 21:35:14   1240s] +--------+----------------+----------------+
[05/08 21:35:19   1241s] <CMD> zoomBox 654.60200 1272.90000 2544.67300 3241.04600
[05/08 21:35:20   1241s] <CMD> zoomBox 1084.30900 2060.83350 2070.93800 3088.21850
[05/08 21:35:21   1241s] <CMD> zoomBox 1214.60550 2299.28000 1927.44550 3041.56600
[05/08 21:35:22   1241s] <CMD> zoomBox 1345.65550 2538.83900 1783.42850 2994.69550
[05/08 21:35:22   1241s] <CMD> zoomBox 1426.57200 2684.64950 1695.42000 2964.60300
[05/08 21:35:23   1241s] <CMD> fit
[05/08 21:35:44   1245s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol false -sameCellViol true -padFillerCellsOverlap true -routingBlkgPinOverlap false -routingCellBlkgOverlap false -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[05/08 21:35:44   1245s] <CMD> verifyGeometry
[05/08 21:35:44   1245s]  *** Starting Verify Geometry (MEM: 2149.2) ***
[05/08 21:35:44   1245s] 
[05/08 21:35:44   1245s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... Starting Verification
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... Initializing
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[05/08 21:35:44   1245s]                   ...... bin size: 7040
[05/08 21:35:44   1245s] Multi-CPU acceleration using 10 CPU(s).
[05/08 21:35:44   1245s] Saving Drc markers ...
[05/08 21:35:44   1245s] ... 1 markers are saved ...
[05/08 21:35:44   1245s] ... 0 geometry drc markers are saved ...
[05/08 21:35:44   1245s] ... 0 antenna drc markers are saved ...
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 1 of 64  Thread : 0
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 2 of 64  Thread : 1
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 3 of 64  Thread : 2
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 4 of 64  Thread : 3
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 11 of 64  Thread : 0
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 5 of 64  Thread : 4
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 6 of 64  Thread : 5
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 7 of 64  Thread : 6
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 8 of 64  Thread : 7
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 9 of 64  Thread : 8
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 12 of 64  Thread : 1
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 13 of 64  Thread : 2
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 21 of 64  Thread : 0
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 10 of 64  Thread : 9
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 14 of 64  Thread : 3
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 18 of 64  Thread : 7
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 15 of 64  Thread : 4
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 16 of 64  Thread : 5
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 17 of 64  Thread : 6
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 22 of 64  Thread : 1
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 24 of 64  Thread : 3
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 20 of 64  Thread : 9
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 23 of 64  Thread : 2
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 25 of 64  Thread : 4
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 31 of 64  Thread : 0
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 19 of 64  Thread : 8
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 28 of 64  Thread : 7
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 26 of 64  Thread : 5
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 27 of 64  Thread : 6
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 33 of 64  Thread : 2
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 32 of 64  Thread : 1
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 30 of 64  Thread : 9
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 34 of 64  Thread : 3
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 41 of 64  Thread : 0
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 35 of 64  Thread : 4
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 29 of 64  Thread : 8
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 38 of 64  Thread : 7
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 37 of 64  Thread : 6
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 36 of 64  Thread : 5
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 43 of 64  Thread : 2
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 40 of 64  Thread : 9
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 42 of 64  Thread : 1
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 51 of 64  Thread : 0
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 44 of 64  Thread : 3
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 48 of 64  Thread : 7
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 39 of 64  Thread : 8
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 45 of 64  Thread : 4
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 47 of 64  Thread : 6
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 53 of 64  Thread : 2
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 52 of 64  Thread : 1
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 50 of 64  Thread : 9
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 61 of 64  Thread : 0
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 54 of 64  Thread : 3
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 58 of 64  Thread : 7
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 46 of 64  Thread : 5
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 49 of 64  Thread : 8
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 57 of 64  Thread : 6
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 55 of 64  Thread : 4
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 63 of 64  Thread : 2
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 60 of 64  Thread : 9
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 62 of 64  Thread : 1
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 64 of 64  Thread : 3
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 56 of 64  Thread : 5
[05/08 21:35:44   1245s]   VERIFY GEOMETRY ...... SubArea : 59 of 64  Thread : 8
[05/08 21:35:45   1252s] VG: elapsed time: 1.00
[05/08 21:35:45   1252s] Begin Summary ...
[05/08 21:35:45   1252s]   Cells       : 0
[05/08 21:35:45   1252s]   SameNet     : 0
[05/08 21:35:45   1252s]   Wiring      : 0
[05/08 21:35:45   1252s]   Antenna     : 0
[05/08 21:35:45   1252s]   Short       : 0
[05/08 21:35:45   1252s]   Overlap     : 0
[05/08 21:35:45   1252s] End Summary
[05/08 21:35:45   1252s] 
[05/08 21:35:45   1252s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/08 21:35:45   1252s] 
[05/08 21:35:45   1252s] **********End: VERIFY GEOMETRY**********
[05/08 21:35:45   1252s]  *** verify geometry (CPU: 0:00:07.4  MEM: 15.9M)
[05/08 21:35:45   1252s] 
[05/08 21:35:45   1252s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[05/08 21:35:58   1254s] <CMD> saveDesign powerplan.enc
[05/08 21:35:58   1254s] #% Begin save design ... (date=05/08 21:35:58, mem=1591.2M)
[05/08 21:35:58   1254s] % Begin Save ccopt configuration ... (date=05/08 21:35:58, mem=1591.2M)
[05/08 21:35:58   1254s] % End Save ccopt configuration ... (date=05/08 21:35:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1591.5M, current mem=1591.5M)
[05/08 21:35:58   1254s] % Begin Save netlist data ... (date=05/08 21:35:58, mem=1591.5M)
[05/08 21:35:58   1254s] Writing Binary DB to powerplan.enc.dat/vbin/CHIP.v.bin in multi-threaded mode...
[05/08 21:35:58   1254s] % End Save netlist data ... (date=05/08 21:35:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=1591.5M, current mem=1591.4M)
[05/08 21:35:58   1254s] Saving symbol-table file in separate thread ...
[05/08 21:35:58   1254s] Saving congestion map file in separate thread ...
[05/08 21:35:58   1254s] Saving congestion map file powerplan.enc.dat/CHIP.route.congmap.gz ...
[05/08 21:35:58   1254s] % Begin Save AAE data ... (date=05/08 21:35:58, mem=1592.4M)
[05/08 21:35:58   1254s] Saving AAE Data ...
[05/08 21:35:58   1254s] % End Save AAE data ... (date=05/08 21:35:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1592.4M, current mem=1592.4M)
[05/08 21:35:58   1254s] % Begin Save clock tree data ... (date=05/08 21:35:58, mem=1592.4M)
[05/08 21:35:58   1254s] % End Save clock tree data ... (date=05/08 21:35:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1592.4M, current mem=1592.4M)
[05/08 21:35:58   1255s] Saving preference file powerplan.enc.dat/gui.pref.tcl ...
[05/08 21:35:58   1255s] Saving mode setting ...
[05/08 21:35:58   1255s] Saving global file ...
[05/08 21:35:58   1255s] Saving Drc markers ...
[05/08 21:35:58   1255s] ... 1 markers are saved ...
[05/08 21:35:58   1255s] ... 0 geometry drc markers are saved ...
[05/08 21:35:58   1255s] ... 0 antenna drc markers are saved ...
[05/08 21:35:58   1255s] Saving floorplan file in separate thread ...
[05/08 21:35:58   1255s] Saving PG file in separate thread ...
[05/08 21:35:58   1255s] Saving placement file in separate thread ...
[05/08 21:35:58   1255s] Saving route file in separate thread ...
[05/08 21:35:58   1255s] Saving property file in separate thread ...
[05/08 21:35:58   1255s] Saving PG file powerplan.enc.dat/CHIP.pg.gz
[05/08 21:35:58   1255s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/08 21:35:58   1255s] Saving property file powerplan.enc.dat/CHIP.prop
[05/08 21:35:58   1255s] Save Adaptive View Pruing View Names to Binary file
[05/08 21:35:58   1255s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2271.6M) ***
[05/08 21:35:58   1255s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2267.7M) ***
[05/08 21:35:58   1255s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:35:58   1255s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2213.2M) ***
[05/08 21:35:58   1255s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:35:58   1255s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:35:59   1255s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=2191.9M) ***
[05/08 21:35:59   1255s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[05/08 21:35:59   1255s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:35:59   1255s] Saving rc congestion map powerplan.enc.dat/CHIP.congmap.gz ...
[05/08 21:35:59   1255s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:35:59   1255s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:35:59   1255s] % Begin Save power constraints data ... (date=05/08 21:35:59, mem=1593.7M)
[05/08 21:35:59   1255s] % End Save power constraints data ... (date=05/08 21:35:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1593.7M, current mem=1593.7M)
[05/08 21:36:01   1257s] Generated self-contained design powerplan.enc.dat
[05/08 21:36:01   1257s] #% End save design ... (date=05/08 21:36:01, total cpu=0:00:02.7, real=0:00:03.0, peak res=1594.5M, current mem=1594.5M)
[05/08 21:36:01   1257s] *** Message Summary: 0 warning(s), 0 error(s)
[05/08 21:36:01   1257s] 
[05/08 21:36:07   1258s] **WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 21:36:07   1258s] **WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[05/08 21:36:18   1259s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[05/08 21:36:18   1259s] <CMD> setEndCapMode -reset
[05/08 21:36:18   1259s] <CMD> setEndCapMode -boundary_tap false
[05/08 21:36:18   1259s] **WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 21:36:18   1259s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX1 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL DLY1X1 DLY2X1 DLY3X1 DLY4X1 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX8 INVXL} -maxAllowedDelay 1
[05/08 21:36:18   1259s] <CMD> setPlaceMode -reset
[05/08 21:36:18   1259s] <CMD> setPlaceMode -congEffort medium -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxDensity 0.1 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[05/08 21:36:20   1259s] <CMD> setPlaceMode -fp false
[05/08 21:36:20   1259s] <CMD> place_design
[05/08 21:36:21   1260s] -place_design_floorplan_mode false         # bool, default=false, user setting
[05/08 21:36:21   1260s] [check_scan_connected]: number of scan connected with missing definition = 348, number of scan = 348, number of sequential = 348, percentage of missing scan cell = 100.00% (348 / 348)
[05/08 21:36:21   1260s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 100.00% flops. Placement and timing QoR can be severely impacted in this case!
[05/08 21:36:21   1260s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[05/08 21:36:39   1262s] <CMD> setPlaceMode -fp false
[05/08 21:36:39   1262s] <CMD> place_design
[05/08 21:36:39   1262s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 21:36:39   1262s] -place_design_floorplan_mode false         # bool, default=false, user setting
[05/08 21:36:39   1262s] [check_scan_connected]: number of scan connected with missing definition = 348, number of scan = 348, number of sequential = 348, percentage of missing scan cell = 100.00% (348 / 348)
[05/08 21:36:39   1262s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 100.00% flops. Placement and timing QoR can be severely impacted in this case!
[05/08 21:36:39   1262s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[05/08 21:36:56   1264s] **WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 21:36:56   1264s] **WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[05/08 21:37:00   1264s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[05/08 21:37:00   1264s] <CMD> setEndCapMode -reset
[05/08 21:37:00   1264s] <CMD> setEndCapMode -boundary_tap false
[05/08 21:37:00   1264s] **WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 21:37:00   1264s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFXL CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 CLKBUFX1 BUFXL BUFX8 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 BUFX1 INVXL INVX8 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVXL CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[05/08 21:37:00   1264s] <CMD> setPlaceMode -reset
[05/08 21:37:00   1264s] <CMD> setPlaceMode -congEffort medium -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxDensity 0.15 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[05/08 21:37:01   1264s] <CMD> setPlaceMode -fp false
[05/08 21:37:01   1264s] <CMD> place_design
[05/08 21:37:01   1264s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 21:37:01   1264s] -place_design_floorplan_mode false         # bool, default=false, user setting
[05/08 21:37:01   1264s] [check_scan_connected]: number of scan connected with missing definition = 348, number of scan = 348, number of sequential = 348, percentage of missing scan cell = 100.00% (348 / 348)
[05/08 21:37:01   1264s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 100.00% flops. Placement and timing QoR can be severely impacted in this case!
[05/08 21:37:01   1264s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[05/08 21:37:24   1268s] <CMD> specifyScanChain scan1 -start ipad_SCAN_IN/C -stop opad_SCAN_OUT/I
[05/08 21:37:29   1268s] <CMD> scanTrace
[05/08 21:37:29   1268s] Creating Cell Server ...(0, 0, 0, 0)
[05/08 21:37:29   1268s] Summary for sequential cells identification: 
[05/08 21:37:29   1268s]   Identified SBFF number: 116
[05/08 21:37:29   1268s]   Identified MBFF number: 0
[05/08 21:37:29   1268s]   Identified SB Latch number: 0
[05/08 21:37:29   1268s]   Identified MB Latch number: 0
[05/08 21:37:29   1268s]   Not identified SBFF number: 24
[05/08 21:37:29   1268s]   Not identified MBFF number: 0
[05/08 21:37:29   1268s]   Not identified SB Latch number: 0
[05/08 21:37:29   1268s]   Not identified MB Latch number: 0
[05/08 21:37:29   1268s]   Number of sequential cells which are not FFs: 46
[05/08 21:37:29   1268s]  Visiting view : av_func_mode_max
[05/08 21:37:29   1268s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000) with rcCorner = 0
[05/08 21:37:29   1268s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[05/08 21:37:29   1268s]  Visiting view : av_func_mode_min
[05/08 21:37:29   1268s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000) with rcCorner = 0
[05/08 21:37:29   1268s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[05/08 21:37:29   1268s]  Setting StdDelay to 52.40
[05/08 21:37:29   1268s] Creating Cell Server, finished. 
[05/08 21:37:29   1268s] 
[05/08 21:37:29   1268s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/08 21:37:29   1268s] Successfully traced 1 scan chain  (total 348 scan bits).
[05/08 21:37:29   1268s] *** Scan Sanity Check Summary:
[05/08 21:37:29   1268s] *** 1 scan chain  passed sanity check.
[05/08 21:37:31   1268s] <CMD> setPlaceMode -fp false
[05/08 21:37:31   1268s] <CMD> place_design
[05/08 21:37:31   1268s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 21:37:31   1268s] -place_design_floorplan_mode false         # bool, default=false, user setting
[05/08 21:37:31   1268s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/08 21:37:31   1268s] Successfully traced 1 scan chain  (total 348 scan bits).
[05/08 21:37:31   1268s] *** Scan Sanity Check Summary:
[05/08 21:37:31   1268s] *** 1 scan chain  passed sanity check.
[05/08 21:37:31   1268s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 348, number of sequential = 348, percentage of missing scan cell = 0.00% (0 / 348)
[05/08 21:37:31   1268s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/08 21:37:31   1268s] Type 'man IMPEXT-3493' for more detail.
[05/08 21:37:31   1269s] 
[05/08 21:37:31   1269s] pdi colorize_geometry "" ""
[05/08 21:37:31   1269s] 
[05/08 21:37:31   1269s] ### Time Record (colorize_geometry) is installed.
[05/08 21:37:31   1269s] #Start colorize_geometry on Wed May  8 21:37:31 2024
[05/08 21:37:31   1269s] #
[05/08 21:37:31   1269s] ### Time Record (Pre Callback) is installed.
[05/08 21:37:31   1269s] ### Time Record (Pre Callback) is uninstalled.
[05/08 21:37:31   1269s] ### Time Record (DB Import) is installed.
[05/08 21:37:31   1269s] #WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
[05/08 21:37:31   1269s] #WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
[05/08 21:37:31   1269s] #WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
[05/08 21:37:31   1269s] #WARNING (NRDB-733) PIN busy in CELL_VIEW CHIP does not have physical port.
[05/08 21:37:31   1269s] #WARNING (NRDB-733) PIN caddr_rd[0] in CELL_VIEW CHIP does not have physical port.
[05/08 21:37:31   1269s] #WARNING (NRDB-733) PIN caddr_rd[10] in CELL_VIEW CHIP does not have physical port.
[05/08 21:37:31   1269s] #WARNING (NRDB-733) PIN caddr_rd[11] in CELL_VIEW CHIP does not have physical port.
[05/08 21:37:31   1269s] #WARNING (NRDB-733) PIN caddr_rd[1] in CELL_VIEW CHIP does not have physical port.
[05/08 21:37:31   1269s] #WARNING (NRDB-733) PIN caddr_rd[2] in CELL_VIEW CHIP does not have physical port.
[05/08 21:37:31   1269s] #WARNING (NRDB-733) PIN caddr_rd[3] in CELL_VIEW CHIP does not have physical port.
[05/08 21:37:31   1269s] #WARNING (NRDB-733) PIN caddr_rd[4] in CELL_VIEW CHIP does not have physical port.
[05/08 21:37:31   1269s] #WARNING (NRDB-733) PIN caddr_rd[5] in CELL_VIEW CHIP does not have physical port.
[05/08 21:37:31   1269s] #WARNING (NRDB-733) PIN caddr_rd[6] in CELL_VIEW CHIP does not have physical port.
[05/08 21:37:31   1269s] #WARNING (NRDB-733) PIN caddr_rd[7] in CELL_VIEW CHIP does not have physical port.
[05/08 21:37:31   1269s] #WARNING (NRDB-733) PIN caddr_rd[8] in CELL_VIEW CHIP does not have physical port.
[05/08 21:37:31   1269s] #WARNING (NRDB-733) PIN caddr_rd[9] in CELL_VIEW CHIP does not have physical port.
[05/08 21:37:31   1269s] #WARNING (NRDB-733) PIN caddr_wr[0] in CELL_VIEW CHIP does not have physical port.
[05/08 21:37:31   1269s] #WARNING (NRDB-733) PIN caddr_wr[10] in CELL_VIEW CHIP does not have physical port.
[05/08 21:37:31   1269s] #WARNING (NRDB-733) PIN caddr_wr[11] in CELL_VIEW CHIP does not have physical port.
[05/08 21:37:31   1269s] #WARNING (NRDB-733) PIN caddr_wr[1] in CELL_VIEW CHIP does not have physical port.
[05/08 21:37:31   1269s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[05/08 21:37:31   1269s] #To increase the message display limit, refer to the product command reference manual.
[05/08 21:37:31   1269s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER METAL5. This will cause routability problems for NanoRoute.
[05/08 21:37:31   1269s] ### Time Record (DB Import) is uninstalled.
[05/08 21:37:31   1269s] ### Time Record (Post Callback) is installed.
[05/08 21:37:31   1269s] ### Time Record (Post Callback) is uninstalled.
[05/08 21:37:31   1269s] #Cpu time = 00:00:00
[05/08 21:37:31   1269s] #Elapsed time = 00:00:00
[05/08 21:37:31   1269s] #Increased memory = -116.43 (MB)
[05/08 21:37:31   1269s] #Total memory = 1464.60 (MB)
[05/08 21:37:31   1269s] #Peak memory = 2017.40 (MB)
[05/08 21:37:31   1269s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Wed May  8 21:37:31 2024
[05/08 21:37:31   1269s] #
[05/08 21:37:31   1269s] ### Time Record (colorize_geometry) is uninstalled.
[05/08 21:37:31   1269s] ### 
[05/08 21:37:31   1269s] ###   Scalability Statistics
[05/08 21:37:31   1269s] ### 
[05/08 21:37:31   1269s] ### ------------------------+----------------+----------------+----------------+
[05/08 21:37:31   1269s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/08 21:37:31   1269s] ### ------------------------+----------------+----------------+----------------+
[05/08 21:37:31   1269s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/08 21:37:31   1269s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/08 21:37:31   1269s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[05/08 21:37:31   1269s] ###   Entire Command        |        00:00:00|        00:00:00|             1.3|
[05/08 21:37:31   1269s] ### ------------------------+----------------+----------------+----------------+
[05/08 21:37:31   1269s] ### 
[05/08 21:37:31   1269s] *** Starting placeDesign default flow ***
[05/08 21:37:31   1269s] ### Creating LA Mngr. totSessionCpu=0:21:09 mem=2028.2M
[05/08 21:37:31   1269s] ### Creating LA Mngr, finished. totSessionCpu=0:21:09 mem=2028.2M
[05/08 21:37:31   1269s] *** Start deleteBufferTree ***
[05/08 21:37:32   1269s] Info: Detect buffers to remove automatically.
[05/08 21:37:32   1269s] Analyzing netlist ...
[05/08 21:37:32   1270s] Updating netlist
[05/08 21:37:32   1270s] 
[05/08 21:37:32   1270s] *summary: 574 instances (buffers/inverters) removed
[05/08 21:37:32   1270s] *** Finish deleteBufferTree (0:00:01.2) ***
[05/08 21:37:32   1270s] Deleting Cell Server ...
[05/08 21:37:32   1270s] **INFO: Enable pre-place timing setting for timing analysis
[05/08 21:37:32   1270s] Set Using Default Delay Limit as 101.
[05/08 21:37:32   1270s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/08 21:37:32   1270s] Set Default Net Delay as 0 ps.
[05/08 21:37:32   1270s] Set Default Net Load as 0 pF. 
[05/08 21:37:32   1270s] **INFO: Analyzing IO path groups for slack adjustment
[05/08 21:37:33   1271s] Effort level <high> specified for reg2reg_tmp.29307 path_group
[05/08 21:37:33   1271s] #################################################################################
[05/08 21:37:33   1271s] # Design Stage: PreRoute
[05/08 21:37:33   1271s] # Design Name: CHIP
[05/08 21:37:33   1271s] # Design Mode: 90nm
[05/08 21:37:33   1271s] # Analysis Mode: MMMC Non-OCV 
[05/08 21:37:33   1271s] # Parasitics Mode: No SPEF/RCDB
[05/08 21:37:33   1271s] # Signoff Settings: SI Off 
[05/08 21:37:33   1271s] #################################################################################
[05/08 21:37:33   1271s] Topological Sorting (REAL = 0:00:00.0, MEM = 2044.5M, InitMEM = 2043.0M)
[05/08 21:37:33   1271s] Calculate delays in Single mode...
[05/08 21:37:33   1271s] Start delay calculation (fullDC) (10 T). (MEM=2044.52)
[05/08 21:37:34   1271s] End AAE Lib Interpolated Model. (MEM=2060.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:37:34   1276s] Total number of fetched objects 13652
[05/08 21:37:34   1276s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/08 21:37:34   1276s] End delay calculation. (MEM=2040.22 CPU=0:00:04.0 REAL=0:00:00.0)
[05/08 21:37:34   1276s] End delay calculation (fullDC). (MEM=2040.22 CPU=0:00:04.9 REAL=0:00:01.0)
[05/08 21:37:34   1276s] *** CDM Built up (cpu=0:00:05.0  real=0:00:01.0  mem= 2040.2M) ***
[05/08 21:37:35   1277s] **INFO: Disable pre-place timing setting for timing analysis
[05/08 21:37:35   1277s] Set Using Default Delay Limit as 1000.
[05/08 21:37:35   1277s] Set Default Net Delay as 1000 ps.
[05/08 21:37:35   1277s] Set Default Net Load as 0.5 pF. 
[05/08 21:37:35   1277s] **INFO: Pre-place timing setting for timing analysis already disabled
[05/08 21:37:35   1277s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1999.5M
[05/08 21:37:35   1277s] Deleted 0 physical inst  (cell - / prefix -).
[05/08 21:37:35   1277s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.004, MEM:1999.5M
[05/08 21:37:35   1277s] INFO: #ExclusiveGroups=0
[05/08 21:37:35   1277s] INFO: There are no Exclusive Groups.
[05/08 21:37:35   1277s] *** Starting "NanoPlace(TM) placement v#6 (mem=1999.5M)" ...
[05/08 21:37:35   1277s] Wait...
[05/08 21:37:37   1279s] *** Build Buffered Sizing Timing Model
[05/08 21:37:37   1279s] (cpu=0:00:01.9 mem=2104.6M) ***
[05/08 21:37:38   1279s] *** Build Virtual Sizing Timing Model
[05/08 21:37:38   1279s] (cpu=0:00:02.2 mem=2114.8M) ***
[05/08 21:37:38   1279s] No user-set net weight.
[05/08 21:37:38   1279s] Net fanout histogram:
[05/08 21:37:38   1279s] 2		: 6547 (48.0%) nets
[05/08 21:37:38   1279s] 3		: 4210 (30.8%) nets
[05/08 21:37:38   1279s] 4     -	14	: 2741 (20.1%) nets
[05/08 21:37:38   1279s] 15    -	39	: 147 (1.1%) nets
[05/08 21:37:38   1279s] 40    -	79	: 1 (0.0%) nets
[05/08 21:37:38   1279s] 80    -	159	: 0 (0.0%) nets
[05/08 21:37:38   1279s] 160   -	319	: 0 (0.0%) nets
[05/08 21:37:38   1279s] 320   -	639	: 3 (0.0%) nets
[05/08 21:37:38   1279s] 640   -	1279	: 0 (0.0%) nets
[05/08 21:37:38   1279s] 1280  -	2559	: 0 (0.0%) nets
[05/08 21:37:38   1279s] 2560  -	5119	: 0 (0.0%) nets
[05/08 21:37:38   1279s] 5120+		: 0 (0.0%) nets
[05/08 21:37:38   1279s] no activity file in design. spp won't run.
[05/08 21:37:38   1279s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[05/08 21:37:38   1279s] Creating Cell Server ...(0, 0, 0, 0)
[05/08 21:37:38   1279s] Summary for sequential cells identification: 
[05/08 21:37:38   1279s]   Identified SBFF number: 116
[05/08 21:37:38   1279s]   Identified MBFF number: 0
[05/08 21:37:38   1279s]   Identified SB Latch number: 0
[05/08 21:37:38   1279s]   Identified MB Latch number: 0
[05/08 21:37:38   1279s]   Not identified SBFF number: 24
[05/08 21:37:38   1279s]   Not identified MBFF number: 0
[05/08 21:37:38   1279s]   Not identified SB Latch number: 0
[05/08 21:37:38   1279s]   Not identified MB Latch number: 0
[05/08 21:37:38   1279s]   Number of sequential cells which are not FFs: 46
[05/08 21:37:38   1279s]  Visiting view : av_func_mode_max
[05/08 21:37:38   1279s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000) with rcCorner = 0
[05/08 21:37:38   1279s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[05/08 21:37:38   1279s]  Visiting view : av_func_mode_min
[05/08 21:37:38   1279s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000) with rcCorner = 0
[05/08 21:37:38   1279s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[05/08 21:37:38   1279s]  Setting StdDelay to 52.40
[05/08 21:37:38   1279s] Creating Cell Server, finished. 
[05/08 21:37:38   1279s] 
[05/08 21:37:38   1279s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/08 21:37:38   1279s] Successfully traced 1 scan chain  (total 348 scan bits).
[05/08 21:37:38   1279s] *** Scan Sanity Check Summary:
[05/08 21:37:38   1279s] *** 1 scan chain  passed sanity check.
[05/08 21:37:38   1279s] #std cell=12451 (0 fixed + 12451 movable) #buf cell=0 #inv cell=1832 #block=0 (0 floating + 0 preplaced)
[05/08 21:37:38   1279s] #ioInst=148 #net=13644 #term=42998 #term/net=3.15, #fixedIo=148, #floatIo=0, #fixedPin=108, #floatPin=0
[05/08 21:37:38   1279s] stdCell: 12451 single + 0 double + 0 multi
[05/08 21:37:38   1279s] Total standard cell length = 59.9815 (mm), area = 0.3023 (mm^2)
[05/08 21:37:38   1279s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2123.2M
[05/08 21:37:38   1279s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2123.2M
[05/08 21:37:38   1279s] Core basic site is tsm3site
[05/08 21:37:38   1279s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 21:37:38   1279s] SiteArray: use 8,699,904 bytes
[05/08 21:37:38   1279s] SiteArray: current memory after site array memory allocation 2131.5M
[05/08 21:37:38   1279s] SiteArray: FP blocked sites are writable
[05/08 21:37:38   1279s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 21:37:38   1279s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2163.6M
[05/08 21:37:38   1280s] Process 33148 wires and vias for routing blockage analysis
[05/08 21:37:38   1280s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.290, REAL:0.034, MEM:2164.4M
[05/08 21:37:38   1280s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.430, REAL:0.125, MEM:2164.4M
[05/08 21:37:38   1280s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.850, REAL:0.547, MEM:2164.4M
[05/08 21:37:38   1280s] OPERPROF: Starting pre-place ADS at level 1, MEM:2164.4M
[05/08 21:37:38   1280s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2164.9M
[05/08 21:37:38   1280s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2164.9M
[05/08 21:37:38   1280s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2165.5M
[05/08 21:37:38   1280s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2165.5M
[05/08 21:37:38   1280s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2165.5M
[05/08 21:37:38   1280s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.030, REAL:0.032, MEM:2169.3M
[05/08 21:37:38   1280s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2169.3M
[05/08 21:37:38   1280s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.020, REAL:0.016, MEM:2169.3M
[05/08 21:37:38   1280s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.050, REAL:0.049, MEM:2169.3M
[05/08 21:37:38   1280s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.050, REAL:0.052, MEM:2168.8M
[05/08 21:37:39   1280s] ADSU 0.281 -> 0.281. GS 40.320
[05/08 21:37:39   1280s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.280, REAL:0.285, MEM:2168.2M
[05/08 21:37:39   1281s] Average module density = 0.281.
[05/08 21:37:39   1281s] Density for the design = 0.281.
[05/08 21:37:39   1281s]        = stdcell_area 90881 sites (302307 um^2) / alloc_area 323195 sites (1075076 um^2).
[05/08 21:37:39   1281s] Pin Density = 0.01995.
[05/08 21:37:39   1281s]             = total # of pins 42998 / total area 2154798.
[05/08 21:37:39   1281s] OPERPROF: Starting spMPad at level 1, MEM:2168.2M
[05/08 21:37:39   1281s] OPERPROF:   Starting spContextMPad at level 2, MEM:2168.2M
[05/08 21:37:39   1281s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2168.2M
[05/08 21:37:39   1281s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.002, MEM:2168.2M
[05/08 21:37:39   1281s] Initial padding reaches pin density 0.401 for top
[05/08 21:37:39   1281s] InitPadU 0.281 -> 0.459 for top
[05/08 21:37:39   1281s] Enabling multi-CPU acceleration with 10 CPU(s) for placement
[05/08 21:37:39   1281s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2168.4M
[05/08 21:37:39   1281s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.050, REAL:0.050, MEM:2170.4M
[05/08 21:37:39   1281s] === lastAutoLevel = 10 
[05/08 21:37:39   1281s] OPERPROF: Starting spInitNetWt at level 1, MEM:2170.4M
[05/08 21:37:39   1281s] 0 delay mode for cte enabled initNetWt.
[05/08 21:37:39   1281s] no activity file in design. spp won't run.
[05/08 21:37:39   1281s] [spp] 0
[05/08 21:37:39   1281s] [adp] 0:1:1:3
[05/08 21:37:39   1283s] 0 delay mode for cte disabled initNetWt.
[05/08 21:37:39   1283s] OPERPROF: Finished spInitNetWt at level 1, CPU:1.960, REAL:0.640, MEM:2136.9M
[05/08 21:37:39   1283s] Clock gating cells determined by native netlist tracing.
[05/08 21:37:39   1283s] no activity file in design. spp won't run.
[05/08 21:37:39   1283s] no activity file in design. spp won't run.
[05/08 21:37:39   1283s] OPERPROF: Starting npMain at level 1, MEM:2136.9M
[05/08 21:37:40   1283s] OPERPROF:   Starting npPlace at level 2, MEM:2140.9M
[05/08 21:37:40   1284s] Iteration  1: Total net bbox = 4.398e+05 (2.11e+05 2.29e+05)
[05/08 21:37:40   1284s]               Est.  stn bbox = 4.878e+05 (2.35e+05 2.53e+05)
[05/08 21:37:40   1284s]               cpu = 0:00:00.7 real = 0:00:00.0 mem = 2201.7M
[05/08 21:37:40   1284s] Iteration  2: Total net bbox = 4.398e+05 (2.11e+05 2.29e+05)
[05/08 21:37:40   1284s]               Est.  stn bbox = 4.878e+05 (2.35e+05 2.53e+05)
[05/08 21:37:40   1284s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2201.9M
[05/08 21:37:41   1287s] Iteration  3: Total net bbox = 5.003e+05 (2.41e+05 2.59e+05)
[05/08 21:37:41   1287s]               Est.  stn bbox = 5.909e+05 (2.85e+05 3.06e+05)
[05/08 21:37:41   1287s]               cpu = 0:00:03.5 real = 0:00:01.0 mem = 2353.1M
[05/08 21:37:41   1287s] Total number of setup views is 1.
[05/08 21:37:41   1287s] Total number of active setup views is 1.
[05/08 21:37:41   1287s] Active setup views:
[05/08 21:37:41   1287s]     av_func_mode_max
[05/08 21:37:42   1295s] Iteration  4: Total net bbox = 1.390e+06 (8.61e+05 5.29e+05)
[05/08 21:37:42   1295s]               Est.  stn bbox = 1.576e+06 (9.75e+05 6.02e+05)
[05/08 21:37:42   1295s]               cpu = 0:00:07.6 real = 0:00:01.0 mem = 2353.1M
[05/08 21:37:44   1303s] Iteration  5: Total net bbox = 1.521e+06 (7.48e+05 7.73e+05)
[05/08 21:37:44   1303s]               Est.  stn bbox = 1.731e+06 (8.47e+05 8.85e+05)
[05/08 21:37:44   1303s]               cpu = 0:00:08.2 real = 0:00:02.0 mem = 2353.3M
[05/08 21:37:44   1303s] OPERPROF:   Finished npPlace at level 2, CPU:20.050, REAL:3.958, MEM:2204.5M
[05/08 21:37:44   1303s] OPERPROF: Finished npMain at level 1, CPU:20.180, REAL:4.086, MEM:2169.5M
[05/08 21:37:44   1303s] OPERPROF: Starting npMain at level 1, MEM:2169.5M
[05/08 21:37:44   1303s] OPERPROF:   Starting npPlace at level 2, MEM:2306.3M
[05/08 21:37:46   1313s] Iteration  6: Total net bbox = 1.456e+06 (7.24e+05 7.32e+05)
[05/08 21:37:46   1313s]               Est.  stn bbox = 1.672e+06 (8.29e+05 8.43e+05)
[05/08 21:37:46   1313s]               cpu = 0:00:09.6 real = 0:00:02.0 mem = 2512.4M
[05/08 21:37:46   1313s] OPERPROF:   Finished npPlace at level 2, CPU:9.950, REAL:1.962, MEM:2363.6M
[05/08 21:37:46   1313s] OPERPROF: Finished npMain at level 1, CPU:10.150, REAL:2.114, MEM:2173.9M
[05/08 21:37:46   1313s] Iteration  7: Total net bbox = 1.460e+06 (7.27e+05 7.33e+05)
[05/08 21:37:46   1313s]               Est.  stn bbox = 1.677e+06 (8.33e+05 8.45e+05)
[05/08 21:37:46   1313s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2173.9M
[05/08 21:37:49   1318s] nrCritNet: 4.99% ( 681 / 13644 ) cutoffSlk: -370.3ps stdDelay: 52.4ps
[05/08 21:37:51   1323s] nrCritNet: 1.96% ( 268 / 13644 ) cutoffSlk: -215.0ps stdDelay: 52.4ps
[05/08 21:37:51   1323s] Iteration  8: Total net bbox = 1.465e+06 (7.30e+05 7.35e+05)
[05/08 21:37:51   1323s]               Est.  stn bbox = 1.682e+06 (8.36e+05 8.47e+05)
[05/08 21:37:51   1323s]               cpu = 0:00:09.8 real = 0:00:05.0 mem = 2272.3M
[05/08 21:37:51   1323s] OPERPROF: Starting npMain at level 1, MEM:2272.3M
[05/08 21:37:52   1323s] OPERPROF:   Starting npPlace at level 2, MEM:2439.8M
[05/08 21:37:53   1333s] OPERPROF:   Finished npPlace at level 2, CPU:9.700, REAL:1.876, MEM:2504.6M
[05/08 21:37:53   1333s] OPERPROF: Finished npMain at level 1, CPU:9.920, REAL:2.051, MEM:2303.8M
[05/08 21:37:53   1333s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2303.8M
[05/08 21:37:53   1333s] Starting Early Global Route rough congestion estimation: mem = 2303.8M
[05/08 21:37:53   1333s] (I)       Started Loading and Dumping File ( Curr Mem: 2303.79 MB )
[05/08 21:37:53   1333s] (I)       Reading DB...
[05/08 21:37:53   1333s] (I)       Read data from FE... (mem=2446.5M)
[05/08 21:37:53   1333s] (I)       Read nodes and places... (mem=2446.5M)
[05/08 21:37:54   1333s] (I)       Done Read nodes and places (cpu=0.030s, mem=2448.6M)
[05/08 21:37:54   1333s] (I)       Read nets... (mem=2448.6M)
[05/08 21:37:54   1333s] (I)       Done Read nets (cpu=0.050s, mem=2450.6M)
[05/08 21:37:54   1333s] (I)       Done Read data from FE (cpu=0.080s, mem=2450.6M)
[05/08 21:37:54   1333s] (I)       before initializing RouteDB syMemory usage = 2309.9 MB
[05/08 21:37:54   1333s] (I)       Print mode             : 2
[05/08 21:37:54   1333s] (I)       Stop if highly congested: false
[05/08 21:37:54   1333s] (I)       Honor MSV route constraint: false
[05/08 21:37:54   1333s] (I)       Maximum routing layer  : 127
[05/08 21:37:54   1333s] (I)       Minimum routing layer  : 2
[05/08 21:37:54   1333s] (I)       Supply scale factor H  : 1.00
[05/08 21:37:54   1333s] (I)       Supply scale factor V  : 1.00
[05/08 21:37:54   1333s] (I)       Tracks used by clock wire: 0
[05/08 21:37:54   1333s] (I)       Reverse direction      : 
[05/08 21:37:54   1333s] (I)       Honor partition pin guides: true
[05/08 21:37:54   1333s] (I)       Route selected nets only: false
[05/08 21:37:54   1333s] (I)       Route secondary PG pins: false
[05/08 21:37:54   1333s] (I)       Second PG max fanout   : 2147483647
[05/08 21:37:54   1333s] (I)       Assign partition pins  : false
[05/08 21:37:54   1333s] (I)       Support large GCell    : true
[05/08 21:37:54   1333s] (I)       Number threads         : 10
[05/08 21:37:54   1333s] (I)       Number of rows per GCell: 17
[05/08 21:37:54   1333s] (I)       Max num rows per GCell : 32
[05/08 21:37:54   1333s] (I)       Apply function for special wires: true
[05/08 21:37:54   1333s] (I)       Layer by layer blockage reading: true
[05/08 21:37:54   1333s] (I)       Offset calculation fix : true
[05/08 21:37:54   1333s] (I)       Route stripe layer range: 
[05/08 21:37:54   1333s] (I)       Honor partition fences : 
[05/08 21:37:54   1333s] (I)       Honor partition pin    : 
[05/08 21:37:54   1333s] (I)       Honor partition fences with feedthrough: 
[05/08 21:37:54   1333s] (I)       Counted 46008 PG shapes. We will not process PG shapes layer by layer.
[05/08 21:37:54   1333s] (I)       build grid graph
[05/08 21:37:54   1333s] (I)       build grid graph start
[05/08 21:37:54   1333s] [NR-eGR] Track table information for default rule: 
[05/08 21:37:54   1333s] [NR-eGR] METAL1 has no routable track
[05/08 21:37:54   1333s] [NR-eGR] METAL2 has single uniform track structure
[05/08 21:37:54   1333s] [NR-eGR] METAL3 has single uniform track structure
[05/08 21:37:54   1333s] [NR-eGR] METAL4 has single uniform track structure
[05/08 21:37:54   1333s] [NR-eGR] METAL5 has single uniform track structure
[05/08 21:37:54   1333s] (I)       build grid graph end
[05/08 21:37:54   1333s] (I)       ===========================================================================
[05/08 21:37:54   1333s] (I)       == Report All Rule Vias ==
[05/08 21:37:54   1333s] (I)       ===========================================================================
[05/08 21:37:54   1333s] (I)        Via Rule : (Default)
[05/08 21:37:54   1333s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/08 21:37:54   1333s] (I)       ---------------------------------------------------------------------------
[05/08 21:37:54   1333s] (I)        1    1 : via1                        1 : via1                     
[05/08 21:37:54   1333s] (I)        2    2 : via2                        2 : via2                     
[05/08 21:37:54   1333s] (I)        3    4 : via3                        4 : via3                     
[05/08 21:37:54   1333s] (I)        4    6 : via4                        6 : via4                     
[05/08 21:37:54   1333s] (I)        5    0 : ---                         0 : ---                      
[05/08 21:37:54   1333s] (I)       ===========================================================================
[05/08 21:37:54   1333s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2309.88 MB )
[05/08 21:37:54   1333s] (I)       Num PG vias on layer 1 : 0
[05/08 21:37:54   1333s] (I)       Num PG vias on layer 2 : 0
[05/08 21:37:54   1333s] (I)       Num PG vias on layer 3 : 0
[05/08 21:37:54   1333s] (I)       Num PG vias on layer 4 : 0
[05/08 21:37:54   1333s] (I)       Num PG vias on layer 5 : 0
[05/08 21:37:54   1333s] [NR-eGR] Read 88892 PG shapes
[05/08 21:37:54   1333s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2313.08 MB )
[05/08 21:37:54   1333s] [NR-eGR] #Routing Blockages  : 0
[05/08 21:37:54   1333s] [NR-eGR] #Instance Blockages : 1155
[05/08 21:37:54   1333s] [NR-eGR] #PG Blockages       : 88892
[05/08 21:37:54   1333s] [NR-eGR] #Bump Blockages     : 0
[05/08 21:37:54   1333s] [NR-eGR] #Boundary Blockages : 0
[05/08 21:37:54   1333s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/08 21:37:54   1333s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 21:37:54   1333s] (I)       readDataFromPlaceDB
[05/08 21:37:54   1333s] (I)       Read net information..
[05/08 21:37:54   1333s] [NR-eGR] Read numTotalNets=13644  numIgnoredNets=0
[05/08 21:37:54   1333s] (I)       Read testcase time = 0.000 seconds
[05/08 21:37:54   1333s] 
[05/08 21:37:54   1333s] (I)       early_global_route_priority property id does not exist.
[05/08 21:37:54   1333s] (I)       Start initializing grid graph
[05/08 21:37:54   1333s] (I)       End initializing grid graph
[05/08 21:37:54   1333s] (I)       Model blockages into capacity
[05/08 21:37:54   1333s] (I)       Read Num Blocks=91361  Num Prerouted Wires=0  Num CS=0
[05/08 21:37:54   1333s] (I)       Started Modeling ( Curr Mem: 2315.38 MB )
[05/08 21:37:54   1333s] (I)       Started Modeling Layer 1 ( Curr Mem: 2315.38 MB )
[05/08 21:37:54   1333s] (I)       Started Modeling Layer 2 ( Curr Mem: 2315.38 MB )
[05/08 21:37:54   1333s] (I)       Layer 1 (V) : #blockages 7377 : #preroutes 0
[05/08 21:37:54   1333s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2315.38 MB )
[05/08 21:37:54   1333s] (I)       Started Modeling Layer 3 ( Curr Mem: 2315.38 MB )
[05/08 21:37:54   1333s] (I)       Layer 2 (H) : #blockages 8856 : #preroutes 0
[05/08 21:37:54   1333s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2315.75 MB )
[05/08 21:37:54   1333s] (I)       Started Modeling Layer 4 ( Curr Mem: 2315.75 MB )
[05/08 21:37:54   1333s] (I)       Layer 3 (V) : #blockages 40128 : #preroutes 0
[05/08 21:37:54   1333s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2315.75 MB )
[05/08 21:37:54   1333s] (I)       Started Modeling Layer 5 ( Curr Mem: 2315.75 MB )
[05/08 21:37:54   1333s] (I)       Layer 4 (H) : #blockages 35000 : #preroutes 0
[05/08 21:37:54   1333s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2315.75 MB )
[05/08 21:37:54   1333s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2315.75 MB )
[05/08 21:37:54   1333s] (I)       Number of ignored nets = 0
[05/08 21:37:54   1333s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 21:37:54   1333s] (I)       Number of clock nets = 2.  Ignored: No
[05/08 21:37:54   1333s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 21:37:54   1333s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 21:37:54   1333s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 21:37:54   1333s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 21:37:54   1333s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 21:37:54   1333s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 21:37:54   1333s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 21:37:54   1333s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 21:37:54   1333s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2315.8 MB
[05/08 21:37:54   1333s] (I)       Ndr track 0 does not exist
[05/08 21:37:54   1333s] (I)       Layer1  viaCost=200.00
[05/08 21:37:54   1333s] (I)       Layer2  viaCost=100.00
[05/08 21:37:54   1333s] (I)       Layer3  viaCost=100.00
[05/08 21:37:54   1333s] (I)       Layer4  viaCost=100.00
[05/08 21:37:54   1333s] (I)       ---------------------Grid Graph Info--------------------
[05/08 21:37:54   1333s] (I)       Routing area        : (0, 0) - (6583240, 6579280)
[05/08 21:37:54   1333s] (I)       Core area           : (613800, 613760) - (5970360, 5966240)
[05/08 21:37:54   1333s] (I)       Site width          :  1320  (dbu)
[05/08 21:37:54   1333s] (I)       Row height          : 10080  (dbu)
[05/08 21:37:54   1333s] (I)       GCell width         : 171360  (dbu)
[05/08 21:37:54   1333s] (I)       GCell height        : 171360  (dbu)
[05/08 21:37:54   1333s] (I)       Grid                :    39    39     5
[05/08 21:37:54   1333s] (I)       Layer numbers       :     1     2     3     4     5
[05/08 21:37:54   1333s] (I)       Vertical capacity   :     0 171360     0 171360     0
[05/08 21:37:54   1333s] (I)       Horizontal capacity :     0     0 171360     0 171360
[05/08 21:37:54   1333s] (I)       Default wire width  :   460   560   560   560   560
[05/08 21:37:54   1333s] (I)       Default wire space  :   460   560   560   560   560
[05/08 21:37:54   1333s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[05/08 21:37:54   1333s] (I)       Default pitch size  :   920  1320  1120  1320  1120
[05/08 21:37:54   1333s] (I)       First track coord   :     0   660   560   660   560
[05/08 21:37:54   1333s] (I)       Num tracks per GCell: 186.26 129.82 153.00 129.82 153.00
[05/08 21:37:54   1333s] (I)       Total num of tracks :     0  4987  5874  4987  5874
[05/08 21:37:54   1333s] (I)       Num of masks        :     1     1     1     1     1
[05/08 21:37:54   1333s] (I)       Num of trim masks   :     0     0     0     0     0
[05/08 21:37:54   1333s] (I)       --------------------------------------------------------
[05/08 21:37:54   1333s] 
[05/08 21:37:54   1333s] [NR-eGR] ============ Routing rule table ============
[05/08 21:37:54   1333s] [NR-eGR] Rule id: 0  Nets: 13536 
[05/08 21:37:54   1333s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 21:37:54   1333s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120
[05/08 21:37:54   1333s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:37:54   1333s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:37:54   1333s] [NR-eGR] ========================================
[05/08 21:37:54   1333s] [NR-eGR] 
[05/08 21:37:54   1333s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 21:37:54   1333s] (I)       blocked tracks on layer2 : = 41165 / 194493 (21.17%)
[05/08 21:37:54   1333s] (I)       blocked tracks on layer3 : = 47851 / 229086 (20.89%)
[05/08 21:37:54   1333s] (I)       blocked tracks on layer4 : = 93687 / 194493 (48.17%)
[05/08 21:37:54   1333s] (I)       blocked tracks on layer5 : = 67704 / 229086 (29.55%)
[05/08 21:37:54   1333s] (I)       After initializing earlyGlobalRoute syMemory usage = 2312.9 MB
[05/08 21:37:54   1333s] (I)       Finished Loading and Dumping File ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 2312.94 MB )
[05/08 21:37:54   1333s] (I)       ============= Initialization =============
[05/08 21:37:54   1333s] (I)       numLocalWires=38506  numGlobalNetBranches=8340  numLocalNetBranches=10997
[05/08 21:37:54   1333s] (I)       totalPins=42782  totalGlobalPin=16176 (37.81%)
[05/08 21:37:54   1333s] (I)       Started Build MST ( Curr Mem: 2308.81 MB )
[05/08 21:37:54   1333s] (I)       Generate topology with 10 threads
[05/08 21:37:54   1333s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 2346.40 MB )
[05/08 21:37:54   1333s] (I)       total 2D Cap : 641166 = (362297 H, 278869 V)
[05/08 21:37:54   1333s] (I)       ============  Phase 1a Route ============
[05/08 21:37:54   1333s] (I)       Started Phase 1a ( Curr Mem: 2314.59 MB )
[05/08 21:37:54   1333s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2314.59 MB )
[05/08 21:37:54   1333s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2314.59 MB )
[05/08 21:37:54   1333s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/08 21:37:54   1333s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2314.59 MB )
[05/08 21:37:54   1333s] (I)       Usage: 18196 = (9020 H, 9176 V) = (2.49% H, 3.29% V) = (7.728e+05um H, 7.862e+05um V)
[05/08 21:37:54   1333s] (I)       
[05/08 21:37:54   1333s] (I)       ============  Phase 1b Route ============
[05/08 21:37:54   1333s] (I)       Usage: 18196 = (9020 H, 9176 V) = (2.49% H, 3.29% V) = (7.728e+05um H, 7.862e+05um V)
[05/08 21:37:54   1333s] (I)       
[05/08 21:37:54   1333s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/08 21:37:54   1333s] 
[05/08 21:37:54   1333s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/08 21:37:54   1333s] Finished Early Global Route rough congestion estimation: mem = 2314.6M
[05/08 21:37:54   1333s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.220, REAL:0.195, MEM:2308.0M
[05/08 21:37:54   1333s] earlyGlobalRoute rough estimation gcell size 17 row height
[05/08 21:37:54   1333s] OPERPROF: Starting CDPad at level 1, MEM:2308.0M
[05/08 21:37:54   1333s] CDPadU 0.459 -> 0.456. R=0.281, N=12451, GS=85.680
[05/08 21:37:54   1333s] OPERPROF: Finished CDPad at level 1, CPU:0.270, REAL:0.257, MEM:2305.2M
[05/08 21:37:54   1333s] OPERPROF: Starting npMain at level 1, MEM:2305.2M
[05/08 21:37:54   1334s] OPERPROF:   Starting npPlace at level 2, MEM:2439.3M
[05/08 21:37:54   1334s] OPERPROF:   Finished npPlace at level 2, CPU:0.370, REAL:0.352, MEM:2497.6M
[05/08 21:37:54   1334s] OPERPROF: Finished npMain at level 1, CPU:0.590, REAL:0.525, MEM:2309.1M
[05/08 21:37:54   1334s] Global placement CDP skipped at cutLevel 9.
[05/08 21:37:54   1334s] Iteration  9: Total net bbox = 1.465e+06 (7.30e+05 7.35e+05)
[05/08 21:37:54   1334s]               Est.  stn bbox = 1.682e+06 (8.34e+05 8.48e+05)
[05/08 21:37:54   1334s]               cpu = 0:00:11.1 real = 0:00:03.0 mem = 2309.1M
[05/08 21:37:58   1340s] nrCritNet: 4.98% ( 679 / 13644 ) cutoffSlk: -63.0ps stdDelay: 52.4ps
[05/08 21:38:01   1344s] nrCritNet: 1.99% ( 271 / 13644 ) cutoffSlk: -9.1ps stdDelay: 52.4ps
[05/08 21:38:01   1344s] Iteration 10: Total net bbox = 1.479e+06 (7.36e+05 7.43e+05)
[05/08 21:38:01   1344s]               Est.  stn bbox = 1.697e+06 (8.40e+05 8.57e+05)
[05/08 21:38:01   1344s]               cpu = 0:00:10.4 real = 0:00:07.0 mem = 2276.5M
[05/08 21:38:01   1345s] OPERPROF: Starting npMain at level 1, MEM:2276.5M
[05/08 21:38:01   1345s] OPERPROF:   Starting npPlace at level 2, MEM:2443.8M
[05/08 21:38:03   1357s] OPERPROF:   Finished npPlace at level 2, CPU:12.650, REAL:2.351, MEM:2508.6M
[05/08 21:38:03   1357s] OPERPROF: Finished npMain at level 1, CPU:12.880, REAL:2.526, MEM:2312.3M
[05/08 21:38:03   1357s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2312.3M
[05/08 21:38:03   1357s] Starting Early Global Route rough congestion estimation: mem = 2312.3M
[05/08 21:38:03   1357s] (I)       Started Loading and Dumping File ( Curr Mem: 2307.94 MB )
[05/08 21:38:03   1357s] (I)       Reading DB...
[05/08 21:38:03   1357s] (I)       Read data from FE... (mem=2445.4M)
[05/08 21:38:03   1357s] (I)       Read nodes and places... (mem=2445.4M)
[05/08 21:38:03   1357s] (I)       Done Read nodes and places (cpu=0.030s, mem=2447.5M)
[05/08 21:38:03   1357s] (I)       Read nets... (mem=2447.5M)
[05/08 21:38:03   1357s] (I)       Done Read nets (cpu=0.050s, mem=2449.5M)
[05/08 21:38:03   1357s] (I)       Done Read data from FE (cpu=0.080s, mem=2449.5M)
[05/08 21:38:03   1357s] (I)       before initializing RouteDB syMemory usage = 2314.0 MB
[05/08 21:38:03   1357s] (I)       Print mode             : 2
[05/08 21:38:03   1357s] (I)       Stop if highly congested: false
[05/08 21:38:03   1357s] (I)       Honor MSV route constraint: false
[05/08 21:38:03   1357s] (I)       Maximum routing layer  : 127
[05/08 21:38:03   1357s] (I)       Minimum routing layer  : 2
[05/08 21:38:03   1357s] (I)       Supply scale factor H  : 1.00
[05/08 21:38:03   1357s] (I)       Supply scale factor V  : 1.00
[05/08 21:38:03   1357s] (I)       Tracks used by clock wire: 0
[05/08 21:38:03   1357s] (I)       Reverse direction      : 
[05/08 21:38:03   1357s] (I)       Honor partition pin guides: true
[05/08 21:38:03   1357s] (I)       Route selected nets only: false
[05/08 21:38:03   1357s] (I)       Route secondary PG pins: false
[05/08 21:38:03   1357s] (I)       Second PG max fanout   : 2147483647
[05/08 21:38:03   1357s] (I)       Assign partition pins  : false
[05/08 21:38:03   1357s] (I)       Support large GCell    : true
[05/08 21:38:03   1357s] (I)       Number threads         : 10
[05/08 21:38:03   1357s] (I)       Number of rows per GCell: 9
[05/08 21:38:03   1357s] (I)       Max num rows per GCell : 32
[05/08 21:38:03   1357s] (I)       Apply function for special wires: true
[05/08 21:38:03   1357s] (I)       Layer by layer blockage reading: true
[05/08 21:38:03   1357s] (I)       Offset calculation fix : true
[05/08 21:38:03   1357s] (I)       Route stripe layer range: 
[05/08 21:38:03   1357s] (I)       Honor partition fences : 
[05/08 21:38:03   1357s] (I)       Honor partition pin    : 
[05/08 21:38:03   1357s] (I)       Honor partition fences with feedthrough: 
[05/08 21:38:03   1357s] (I)       Counted 46008 PG shapes. We will not process PG shapes layer by layer.
[05/08 21:38:03   1357s] (I)       build grid graph
[05/08 21:38:03   1357s] (I)       build grid graph start
[05/08 21:38:03   1357s] [NR-eGR] Track table information for default rule: 
[05/08 21:38:03   1357s] [NR-eGR] METAL1 has no routable track
[05/08 21:38:03   1357s] [NR-eGR] METAL2 has single uniform track structure
[05/08 21:38:03   1357s] [NR-eGR] METAL3 has single uniform track structure
[05/08 21:38:03   1357s] [NR-eGR] METAL4 has single uniform track structure
[05/08 21:38:03   1357s] [NR-eGR] METAL5 has single uniform track structure
[05/08 21:38:03   1357s] (I)       build grid graph end
[05/08 21:38:03   1357s] (I)       ===========================================================================
[05/08 21:38:03   1357s] (I)       == Report All Rule Vias ==
[05/08 21:38:03   1357s] (I)       ===========================================================================
[05/08 21:38:03   1357s] (I)        Via Rule : (Default)
[05/08 21:38:03   1357s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/08 21:38:03   1357s] (I)       ---------------------------------------------------------------------------
[05/08 21:38:03   1357s] (I)        1    1 : via1                        1 : via1                     
[05/08 21:38:03   1357s] (I)        2    2 : via2                        2 : via2                     
[05/08 21:38:03   1357s] (I)        3    4 : via3                        4 : via3                     
[05/08 21:38:03   1357s] (I)        4    6 : via4                        6 : via4                     
[05/08 21:38:03   1357s] (I)        5    0 : ---                         0 : ---                      
[05/08 21:38:03   1357s] (I)       ===========================================================================
[05/08 21:38:03   1357s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2314.02 MB )
[05/08 21:38:03   1358s] (I)       Num PG vias on layer 1 : 0
[05/08 21:38:03   1358s] (I)       Num PG vias on layer 2 : 0
[05/08 21:38:03   1358s] (I)       Num PG vias on layer 3 : 0
[05/08 21:38:03   1358s] (I)       Num PG vias on layer 4 : 0
[05/08 21:38:03   1358s] (I)       Num PG vias on layer 5 : 0
[05/08 21:38:03   1358s] [NR-eGR] Read 88892 PG shapes
[05/08 21:38:03   1358s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2317.23 MB )
[05/08 21:38:03   1358s] [NR-eGR] #Routing Blockages  : 0
[05/08 21:38:03   1358s] [NR-eGR] #Instance Blockages : 1155
[05/08 21:38:03   1358s] [NR-eGR] #PG Blockages       : 88892
[05/08 21:38:03   1358s] [NR-eGR] #Bump Blockages     : 0
[05/08 21:38:03   1358s] [NR-eGR] #Boundary Blockages : 0
[05/08 21:38:03   1358s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/08 21:38:03   1358s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 21:38:03   1358s] (I)       readDataFromPlaceDB
[05/08 21:38:03   1358s] (I)       Read net information..
[05/08 21:38:03   1358s] [NR-eGR] Read numTotalNets=13644  numIgnoredNets=0
[05/08 21:38:03   1358s] (I)       Read testcase time = 0.010 seconds
[05/08 21:38:03   1358s] 
[05/08 21:38:03   1358s] (I)       early_global_route_priority property id does not exist.
[05/08 21:38:03   1358s] (I)       Start initializing grid graph
[05/08 21:38:03   1358s] (I)       End initializing grid graph
[05/08 21:38:03   1358s] (I)       Model blockages into capacity
[05/08 21:38:03   1358s] (I)       Read Num Blocks=91361  Num Prerouted Wires=0  Num CS=0
[05/08 21:38:03   1358s] (I)       Started Modeling ( Curr Mem: 2319.52 MB )
[05/08 21:38:03   1358s] (I)       Started Modeling Layer 1 ( Curr Mem: 2319.52 MB )
[05/08 21:38:03   1358s] (I)       Started Modeling Layer 2 ( Curr Mem: 2319.52 MB )
[05/08 21:38:03   1358s] (I)       Layer 1 (V) : #blockages 7377 : #preroutes 0
[05/08 21:38:03   1358s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2320.15 MB )
[05/08 21:38:03   1358s] (I)       Started Modeling Layer 3 ( Curr Mem: 2320.15 MB )
[05/08 21:38:03   1358s] (I)       Layer 2 (H) : #blockages 8856 : #preroutes 0
[05/08 21:38:03   1358s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2321.09 MB )
[05/08 21:38:03   1358s] (I)       Started Modeling Layer 4 ( Curr Mem: 2321.09 MB )
[05/08 21:38:03   1358s] (I)       Layer 3 (V) : #blockages 40128 : #preroutes 0
[05/08 21:38:03   1358s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2321.09 MB )
[05/08 21:38:03   1358s] (I)       Started Modeling Layer 5 ( Curr Mem: 2321.09 MB )
[05/08 21:38:03   1358s] (I)       Layer 4 (H) : #blockages 35000 : #preroutes 0
[05/08 21:38:03   1358s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2321.09 MB )
[05/08 21:38:03   1358s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2321.09 MB )
[05/08 21:38:03   1358s] (I)       Number of ignored nets = 0
[05/08 21:38:03   1358s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 21:38:03   1358s] (I)       Number of clock nets = 2.  Ignored: No
[05/08 21:38:03   1358s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 21:38:03   1358s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 21:38:03   1358s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 21:38:03   1358s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 21:38:03   1358s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 21:38:03   1358s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 21:38:03   1358s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 21:38:03   1358s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 21:38:03   1358s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2321.1 MB
[05/08 21:38:03   1358s] (I)       Ndr track 0 does not exist
[05/08 21:38:03   1358s] (I)       Layer1  viaCost=200.00
[05/08 21:38:03   1358s] (I)       Layer2  viaCost=100.00
[05/08 21:38:03   1358s] (I)       Layer3  viaCost=100.00
[05/08 21:38:03   1358s] (I)       Layer4  viaCost=100.00
[05/08 21:38:03   1358s] (I)       ---------------------Grid Graph Info--------------------
[05/08 21:38:03   1358s] (I)       Routing area        : (0, 0) - (6583240, 6579280)
[05/08 21:38:03   1358s] (I)       Core area           : (613800, 613760) - (5970360, 5966240)
[05/08 21:38:03   1358s] (I)       Site width          :  1320  (dbu)
[05/08 21:38:03   1358s] (I)       Row height          : 10080  (dbu)
[05/08 21:38:03   1358s] (I)       GCell width         : 90720  (dbu)
[05/08 21:38:03   1358s] (I)       GCell height        : 90720  (dbu)
[05/08 21:38:03   1358s] (I)       Grid                :    73    73     5
[05/08 21:38:03   1358s] (I)       Layer numbers       :     1     2     3     4     5
[05/08 21:38:03   1358s] (I)       Vertical capacity   :     0 90720     0 90720     0
[05/08 21:38:03   1358s] (I)       Horizontal capacity :     0     0 90720     0 90720
[05/08 21:38:03   1358s] (I)       Default wire width  :   460   560   560   560   560
[05/08 21:38:03   1358s] (I)       Default wire space  :   460   560   560   560   560
[05/08 21:38:03   1358s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[05/08 21:38:03   1358s] (I)       Default pitch size  :   920  1320  1120  1320  1120
[05/08 21:38:03   1358s] (I)       First track coord   :     0   660   560   660   560
[05/08 21:38:03   1358s] (I)       Num tracks per GCell: 98.61 68.73 81.00 68.73 81.00
[05/08 21:38:03   1358s] (I)       Total num of tracks :     0  4987  5874  4987  5874
[05/08 21:38:03   1358s] (I)       Num of masks        :     1     1     1     1     1
[05/08 21:38:03   1358s] (I)       Num of trim masks   :     0     0     0     0     0
[05/08 21:38:03   1358s] (I)       --------------------------------------------------------
[05/08 21:38:03   1358s] 
[05/08 21:38:03   1358s] [NR-eGR] ============ Routing rule table ============
[05/08 21:38:03   1358s] [NR-eGR] Rule id: 0  Nets: 13536 
[05/08 21:38:03   1358s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 21:38:03   1358s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120
[05/08 21:38:03   1358s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:38:03   1358s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:38:03   1358s] [NR-eGR] ========================================
[05/08 21:38:03   1358s] [NR-eGR] 
[05/08 21:38:03   1358s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 21:38:03   1358s] (I)       blocked tracks on layer2 : = 72707 / 364051 (19.97%)
[05/08 21:38:03   1358s] (I)       blocked tracks on layer3 : = 84498 / 428802 (19.71%)
[05/08 21:38:03   1358s] (I)       blocked tracks on layer4 : = 174382 / 364051 (47.90%)
[05/08 21:38:03   1358s] (I)       blocked tracks on layer5 : = 126989 / 428802 (29.61%)
[05/08 21:38:03   1358s] (I)       After initializing earlyGlobalRoute syMemory usage = 2318.6 MB
[05/08 21:38:03   1358s] (I)       Finished Loading and Dumping File ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2318.63 MB )
[05/08 21:38:03   1358s] (I)       ============= Initialization =============
[05/08 21:38:03   1358s] (I)       numLocalWires=29171  numGlobalNetBranches=7977  numLocalNetBranches=6692
[05/08 21:38:03   1358s] (I)       totalPins=42782  totalGlobalPin=23284 (54.42%)
[05/08 21:38:03   1358s] (I)       Started Build MST ( Curr Mem: 2313.88 MB )
[05/08 21:38:03   1358s] (I)       Generate topology with 10 threads
[05/08 21:38:03   1358s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2351.91 MB )
[05/08 21:38:03   1358s] (I)       total 2D Cap : 1201758 = (678129 H, 523629 V)
[05/08 21:38:03   1358s] (I)       ============  Phase 1a Route ============
[05/08 21:38:03   1358s] (I)       Started Phase 1a ( Curr Mem: 2320.46 MB )
[05/08 21:38:03   1358s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2320.46 MB )
[05/08 21:38:03   1358s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2320.46 MB )
[05/08 21:38:03   1358s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/08 21:38:03   1358s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2320.46 MB )
[05/08 21:38:03   1358s] (I)       Usage: 35895 = (17931 H, 17964 V) = (2.64% H, 3.43% V) = (8.134e+05um H, 8.148e+05um V)
[05/08 21:38:03   1358s] (I)       
[05/08 21:38:03   1358s] (I)       ============  Phase 1b Route ============
[05/08 21:38:03   1358s] (I)       Usage: 35895 = (17931 H, 17964 V) = (2.64% H, 3.43% V) = (8.134e+05um H, 8.148e+05um V)
[05/08 21:38:03   1358s] (I)       
[05/08 21:38:03   1358s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/08 21:38:03   1358s] 
[05/08 21:38:03   1358s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/08 21:38:03   1358s] Finished Early Global Route rough congestion estimation: mem = 2320.1M
[05/08 21:38:03   1358s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.250, REAL:0.213, MEM:2314.1M
[05/08 21:38:03   1358s] earlyGlobalRoute rough estimation gcell size 9 row height
[05/08 21:38:03   1358s] OPERPROF: Starting CDPad at level 1, MEM:2314.1M
[05/08 21:38:04   1358s] CDPadU 0.456 -> 0.456. R=0.281, N=12451, GS=45.360
[05/08 21:38:04   1358s] OPERPROF: Finished CDPad at level 1, CPU:0.310, REAL:0.266, MEM:2307.1M
[05/08 21:38:04   1358s] OPERPROF: Starting npMain at level 1, MEM:2307.1M
[05/08 21:38:04   1358s] OPERPROF:   Starting npPlace at level 2, MEM:2442.7M
[05/08 21:38:04   1359s] OPERPROF:   Finished npPlace at level 2, CPU:0.370, REAL:0.354, MEM:2501.7M
[05/08 21:38:04   1359s] OPERPROF: Finished npMain at level 1, CPU:0.600, REAL:0.526, MEM:2312.5M
[05/08 21:38:04   1359s] Global placement CDP skipped at cutLevel 11.
[05/08 21:38:04   1359s] Iteration 11: Total net bbox = 1.493e+06 (7.44e+05 7.49e+05)
[05/08 21:38:04   1359s]               Est.  stn bbox = 1.712e+06 (8.48e+05 8.64e+05)
[05/08 21:38:04   1359s]               cpu = 0:00:14.1 real = 0:00:03.0 mem = 2312.5M
[05/08 21:38:07   1364s] nrCritNet: 5.00% ( 682 / 13644 ) cutoffSlk: 83.6ps stdDelay: 52.4ps
[05/08 21:38:10   1369s] nrCritNet: 1.98% ( 270 / 13644 ) cutoffSlk: -42.9ps stdDelay: 52.4ps
[05/08 21:38:10   1369s] Iteration 12: Total net bbox = 1.516e+06 (7.55e+05 7.61e+05)
[05/08 21:38:10   1369s]               Est.  stn bbox = 1.735e+06 (8.59e+05 8.76e+05)
[05/08 21:38:10   1369s]               cpu = 0:00:10.2 real = 0:00:06.0 mem = 2277.2M
[05/08 21:38:10   1369s] OPERPROF: Starting npMain at level 1, MEM:2277.2M
[05/08 21:38:10   1369s] OPERPROF:   Starting npPlace at level 2, MEM:2444.9M
[05/08 21:38:18   1398s] OPERPROF:   Finished npPlace at level 2, CPU:29.420, REAL:7.735, MEM:2509.2M
[05/08 21:38:18   1398s] OPERPROF: Finished npMain at level 1, CPU:29.650, REAL:7.907, MEM:2312.3M
[05/08 21:38:18   1398s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2312.3M
[05/08 21:38:18   1398s] Starting Early Global Route rough congestion estimation: mem = 2312.3M
[05/08 21:38:18   1398s] (I)       Started Loading and Dumping File ( Curr Mem: 2312.29 MB )
[05/08 21:38:18   1398s] (I)       Reading DB...
[05/08 21:38:18   1398s] (I)       Read data from FE... (mem=2443.8M)
[05/08 21:38:18   1398s] (I)       Read nodes and places... (mem=2443.8M)
[05/08 21:38:18   1398s] (I)       Done Read nodes and places (cpu=0.020s, mem=2445.9M)
[05/08 21:38:18   1398s] (I)       Read nets... (mem=2445.9M)
[05/08 21:38:18   1399s] (I)       Done Read nets (cpu=0.030s, mem=2447.9M)
[05/08 21:38:18   1399s] (I)       Done Read data from FE (cpu=0.050s, mem=2447.9M)
[05/08 21:38:18   1399s] (I)       before initializing RouteDB syMemory usage = 2313.8 MB
[05/08 21:38:18   1399s] (I)       Print mode             : 2
[05/08 21:38:18   1399s] (I)       Stop if highly congested: false
[05/08 21:38:18   1399s] (I)       Honor MSV route constraint: false
[05/08 21:38:18   1399s] (I)       Maximum routing layer  : 127
[05/08 21:38:18   1399s] (I)       Minimum routing layer  : 2
[05/08 21:38:18   1399s] (I)       Supply scale factor H  : 1.00
[05/08 21:38:18   1399s] (I)       Supply scale factor V  : 1.00
[05/08 21:38:18   1399s] (I)       Tracks used by clock wire: 0
[05/08 21:38:18   1399s] (I)       Reverse direction      : 
[05/08 21:38:18   1399s] (I)       Honor partition pin guides: true
[05/08 21:38:18   1399s] (I)       Route selected nets only: false
[05/08 21:38:18   1399s] (I)       Route secondary PG pins: false
[05/08 21:38:18   1399s] (I)       Second PG max fanout   : 2147483647
[05/08 21:38:18   1399s] (I)       Assign partition pins  : false
[05/08 21:38:18   1399s] (I)       Support large GCell    : true
[05/08 21:38:18   1399s] (I)       Number threads         : 10
[05/08 21:38:18   1399s] (I)       Number of rows per GCell: 5
[05/08 21:38:18   1399s] (I)       Max num rows per GCell : 32
[05/08 21:38:18   1399s] (I)       Apply function for special wires: true
[05/08 21:38:18   1399s] (I)       Layer by layer blockage reading: true
[05/08 21:38:18   1399s] (I)       Offset calculation fix : true
[05/08 21:38:18   1399s] (I)       Route stripe layer range: 
[05/08 21:38:18   1399s] (I)       Honor partition fences : 
[05/08 21:38:18   1399s] (I)       Honor partition pin    : 
[05/08 21:38:18   1399s] (I)       Honor partition fences with feedthrough: 
[05/08 21:38:18   1399s] (I)       Counted 46008 PG shapes. We will not process PG shapes layer by layer.
[05/08 21:38:18   1399s] (I)       build grid graph
[05/08 21:38:18   1399s] (I)       build grid graph start
[05/08 21:38:18   1399s] [NR-eGR] Track table information for default rule: 
[05/08 21:38:18   1399s] [NR-eGR] METAL1 has no routable track
[05/08 21:38:18   1399s] [NR-eGR] METAL2 has single uniform track structure
[05/08 21:38:18   1399s] [NR-eGR] METAL3 has single uniform track structure
[05/08 21:38:18   1399s] [NR-eGR] METAL4 has single uniform track structure
[05/08 21:38:18   1399s] [NR-eGR] METAL5 has single uniform track structure
[05/08 21:38:18   1399s] (I)       build grid graph end
[05/08 21:38:18   1399s] (I)       ===========================================================================
[05/08 21:38:18   1399s] (I)       == Report All Rule Vias ==
[05/08 21:38:18   1399s] (I)       ===========================================================================
[05/08 21:38:18   1399s] (I)        Via Rule : (Default)
[05/08 21:38:18   1399s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/08 21:38:18   1399s] (I)       ---------------------------------------------------------------------------
[05/08 21:38:18   1399s] (I)        1    1 : via1                        1 : via1                     
[05/08 21:38:18   1399s] (I)        2    2 : via2                        2 : via2                     
[05/08 21:38:18   1399s] (I)        3    4 : via3                        4 : via3                     
[05/08 21:38:18   1399s] (I)        4    6 : via4                        6 : via4                     
[05/08 21:38:18   1399s] (I)        5    0 : ---                         0 : ---                      
[05/08 21:38:18   1399s] (I)       ===========================================================================
[05/08 21:38:18   1399s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2313.80 MB )
[05/08 21:38:18   1399s] (I)       Num PG vias on layer 1 : 0
[05/08 21:38:18   1399s] (I)       Num PG vias on layer 2 : 0
[05/08 21:38:18   1399s] (I)       Num PG vias on layer 3 : 0
[05/08 21:38:18   1399s] (I)       Num PG vias on layer 4 : 0
[05/08 21:38:18   1399s] (I)       Num PG vias on layer 5 : 0
[05/08 21:38:18   1399s] [NR-eGR] Read 88892 PG shapes
[05/08 21:38:18   1399s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2316.96 MB )
[05/08 21:38:18   1399s] [NR-eGR] #Routing Blockages  : 0
[05/08 21:38:18   1399s] [NR-eGR] #Instance Blockages : 1155
[05/08 21:38:18   1399s] [NR-eGR] #PG Blockages       : 88892
[05/08 21:38:18   1399s] [NR-eGR] #Bump Blockages     : 0
[05/08 21:38:18   1399s] [NR-eGR] #Boundary Blockages : 0
[05/08 21:38:18   1399s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/08 21:38:18   1399s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 21:38:18   1399s] (I)       readDataFromPlaceDB
[05/08 21:38:18   1399s] (I)       Read net information..
[05/08 21:38:18   1399s] [NR-eGR] Read numTotalNets=13644  numIgnoredNets=0
[05/08 21:38:18   1399s] (I)       Read testcase time = 0.010 seconds
[05/08 21:38:18   1399s] 
[05/08 21:38:18   1399s] (I)       early_global_route_priority property id does not exist.
[05/08 21:38:18   1399s] (I)       Start initializing grid graph
[05/08 21:38:18   1399s] (I)       End initializing grid graph
[05/08 21:38:18   1399s] (I)       Model blockages into capacity
[05/08 21:38:18   1399s] (I)       Read Num Blocks=91361  Num Prerouted Wires=0  Num CS=0
[05/08 21:38:18   1399s] (I)       Started Modeling ( Curr Mem: 2319.26 MB )
[05/08 21:38:18   1399s] (I)       Started Modeling Layer 1 ( Curr Mem: 2319.26 MB )
[05/08 21:38:18   1399s] (I)       Started Modeling Layer 2 ( Curr Mem: 2319.26 MB )
[05/08 21:38:18   1399s] (I)       Layer 1 (V) : #blockages 7377 : #preroutes 0
[05/08 21:38:18   1399s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2320.74 MB )
[05/08 21:38:18   1399s] (I)       Started Modeling Layer 3 ( Curr Mem: 2320.74 MB )
[05/08 21:38:18   1399s] (I)       Layer 2 (H) : #blockages 8856 : #preroutes 0
[05/08 21:38:18   1399s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2322.88 MB )
[05/08 21:38:18   1399s] (I)       Started Modeling Layer 4 ( Curr Mem: 2318.41 MB )
[05/08 21:38:18   1399s] (I)       Layer 3 (V) : #blockages 40128 : #preroutes 0
[05/08 21:38:18   1399s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2318.41 MB )
[05/08 21:38:18   1399s] (I)       Started Modeling Layer 5 ( Curr Mem: 2318.41 MB )
[05/08 21:38:18   1399s] (I)       Layer 4 (H) : #blockages 35000 : #preroutes 0
[05/08 21:38:18   1399s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2318.41 MB )
[05/08 21:38:18   1399s] (I)       Finished Modeling ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2318.41 MB )
[05/08 21:38:18   1399s] (I)       Number of ignored nets = 0
[05/08 21:38:18   1399s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 21:38:18   1399s] (I)       Number of clock nets = 2.  Ignored: No
[05/08 21:38:18   1399s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 21:38:18   1399s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 21:38:18   1399s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 21:38:18   1399s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 21:38:18   1399s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 21:38:18   1399s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 21:38:18   1399s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 21:38:18   1399s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 21:38:18   1399s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2318.4 MB
[05/08 21:38:18   1399s] (I)       Ndr track 0 does not exist
[05/08 21:38:18   1399s] (I)       Layer1  viaCost=200.00
[05/08 21:38:18   1399s] (I)       Layer2  viaCost=100.00
[05/08 21:38:18   1399s] (I)       Layer3  viaCost=100.00
[05/08 21:38:18   1399s] (I)       Layer4  viaCost=100.00
[05/08 21:38:18   1399s] (I)       ---------------------Grid Graph Info--------------------
[05/08 21:38:18   1399s] (I)       Routing area        : (0, 0) - (6583240, 6579280)
[05/08 21:38:18   1399s] (I)       Core area           : (613800, 613760) - (5970360, 5966240)
[05/08 21:38:18   1399s] (I)       Site width          :  1320  (dbu)
[05/08 21:38:18   1399s] (I)       Row height          : 10080  (dbu)
[05/08 21:38:18   1399s] (I)       GCell width         : 50400  (dbu)
[05/08 21:38:18   1399s] (I)       GCell height        : 50400  (dbu)
[05/08 21:38:18   1399s] (I)       Grid                :   131   131     5
[05/08 21:38:18   1399s] (I)       Layer numbers       :     1     2     3     4     5
[05/08 21:38:18   1399s] (I)       Vertical capacity   :     0 50400     0 50400     0
[05/08 21:38:18   1399s] (I)       Horizontal capacity :     0     0 50400     0 50400
[05/08 21:38:18   1399s] (I)       Default wire width  :   460   560   560   560   560
[05/08 21:38:18   1399s] (I)       Default wire space  :   460   560   560   560   560
[05/08 21:38:18   1399s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[05/08 21:38:18   1399s] (I)       Default pitch size  :   920  1320  1120  1320  1120
[05/08 21:38:18   1399s] (I)       First track coord   :     0   660   560   660   560
[05/08 21:38:18   1399s] (I)       Num tracks per GCell: 54.78 38.18 45.00 38.18 45.00
[05/08 21:38:18   1399s] (I)       Total num of tracks :     0  4987  5874  4987  5874
[05/08 21:38:18   1399s] (I)       Num of masks        :     1     1     1     1     1
[05/08 21:38:18   1399s] (I)       Num of trim masks   :     0     0     0     0     0
[05/08 21:38:18   1399s] (I)       --------------------------------------------------------
[05/08 21:38:18   1399s] 
[05/08 21:38:18   1399s] [NR-eGR] ============ Routing rule table ============
[05/08 21:38:18   1399s] [NR-eGR] Rule id: 0  Nets: 13536 
[05/08 21:38:18   1399s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 21:38:18   1399s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120
[05/08 21:38:18   1399s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:38:18   1399s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:38:18   1399s] [NR-eGR] ========================================
[05/08 21:38:18   1399s] [NR-eGR] 
[05/08 21:38:18   1399s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 21:38:18   1399s] (I)       blocked tracks on layer2 : = 112894 / 653297 (17.28%)
[05/08 21:38:18   1399s] (I)       blocked tracks on layer3 : = 125487 / 769494 (16.31%)
[05/08 21:38:18   1399s] (I)       blocked tracks on layer4 : = 292927 / 653297 (44.84%)
[05/08 21:38:18   1399s] (I)       blocked tracks on layer5 : = 225918 / 769494 (29.36%)
[05/08 21:38:18   1399s] (I)       After initializing earlyGlobalRoute syMemory usage = 2316.6 MB
[05/08 21:38:18   1399s] (I)       Finished Loading and Dumping File ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2316.55 MB )
[05/08 21:38:18   1399s] (I)       ============= Initialization =============
[05/08 21:38:18   1399s] (I)       numLocalWires=16459  numGlobalNetBranches=5659  numLocalNetBranches=2661
[05/08 21:38:18   1399s] (I)       totalPins=42782  totalGlobalPin=32229 (75.33%)
[05/08 21:38:18   1399s] (I)       Started Build MST ( Curr Mem: 2311.80 MB )
[05/08 21:38:18   1399s] (I)       Generate topology with 10 threads
[05/08 21:38:18   1399s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 2351.97 MB )
[05/08 21:38:18   1399s] (I)       total 2D Cap : 2171789 = (1222397 H, 949392 V)
[05/08 21:38:18   1399s] (I)       ============  Phase 1a Route ============
[05/08 21:38:18   1399s] (I)       Started Phase 1a ( Curr Mem: 2320.86 MB )
[05/08 21:38:18   1399s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2320.86 MB )
[05/08 21:38:18   1399s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2320.86 MB )
[05/08 21:38:18   1399s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/08 21:38:18   1399s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2320.86 MB )
[05/08 21:38:18   1399s] (I)       Usage: 68310 = (34212 H, 34098 V) = (2.80% H, 3.59% V) = (8.621e+05um H, 8.593e+05um V)
[05/08 21:38:18   1399s] (I)       
[05/08 21:38:18   1399s] (I)       ============  Phase 1b Route ============
[05/08 21:38:18   1399s] (I)       Usage: 68310 = (34212 H, 34098 V) = (2.80% H, 3.59% V) = (8.621e+05um H, 8.593e+05um V)
[05/08 21:38:18   1399s] (I)       
[05/08 21:38:18   1399s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/08 21:38:18   1399s] 
[05/08 21:38:18   1399s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/08 21:38:18   1399s] Finished Early Global Route rough congestion estimation: mem = 2319.8M
[05/08 21:38:18   1399s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.240, REAL:0.209, MEM:2315.4M
[05/08 21:38:18   1399s] earlyGlobalRoute rough estimation gcell size 5 row height
[05/08 21:38:18   1399s] OPERPROF: Starting CDPad at level 1, MEM:2315.4M
[05/08 21:38:19   1399s] CDPadU 0.455 -> 0.456. R=0.281, N=12451, GS=25.200
[05/08 21:38:19   1399s] OPERPROF: Finished CDPad at level 1, CPU:0.380, REAL:0.290, MEM:2309.6M
[05/08 21:38:19   1399s] OPERPROF: Starting npMain at level 1, MEM:2309.3M
[05/08 21:38:19   1399s] OPERPROF:   Starting npPlace at level 2, MEM:2444.6M
[05/08 21:38:19   1400s] OPERPROF:   Finished npPlace at level 2, CPU:0.400, REAL:0.399, MEM:2503.8M
[05/08 21:38:19   1400s] OPERPROF: Finished npMain at level 1, CPU:0.630, REAL:0.555, MEM:2314.4M
[05/08 21:38:19   1400s] Global placement CDP skipped at cutLevel 13.
[05/08 21:38:19   1400s] Iteration 13: Total net bbox = 1.573e+06 (7.83e+05 7.90e+05)
[05/08 21:38:19   1400s]               Est.  stn bbox = 1.792e+06 (8.87e+05 9.06e+05)
[05/08 21:38:19   1400s]               cpu = 0:00:31.0 real = 0:00:09.0 mem = 2314.4M
[05/08 21:38:19   1400s] Iteration 14: Total net bbox = 1.573e+06 (7.83e+05 7.90e+05)
[05/08 21:38:19   1400s]               Est.  stn bbox = 1.792e+06 (8.87e+05 9.06e+05)
[05/08 21:38:19   1400s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2314.4M
[05/08 21:38:19   1400s] OPERPROF: Starting npMain at level 1, MEM:2314.5M
[05/08 21:38:19   1400s] OPERPROF:   Starting npPlace at level 2, MEM:2451.8M
[05/08 21:38:36   1471s] OPERPROF:   Finished npPlace at level 2, CPU:70.630, REAL:16.926, MEM:2516.1M
[05/08 21:38:36   1471s] OPERPROF: Finished npMain at level 1, CPU:70.830, REAL:17.075, MEM:2324.7M
[05/08 21:38:36   1471s] Iteration 15: Total net bbox = 1.489e+06 (7.35e+05 7.54e+05)
[05/08 21:38:36   1471s]               Est.  stn bbox = 1.696e+06 (8.31e+05 8.65e+05)
[05/08 21:38:36   1471s]               cpu = 0:01:11 real = 0:00:17.0 mem = 2324.7M
[05/08 21:38:36   1471s] Iteration 16: Total net bbox = 1.489e+06 (7.35e+05 7.54e+05)
[05/08 21:38:36   1471s]               Est.  stn bbox = 1.696e+06 (8.31e+05 8.65e+05)
[05/08 21:38:36   1471s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2324.7M
[05/08 21:38:36   1471s] [adp] clock
[05/08 21:38:36   1471s] [adp] weight, nr nets, wire length
[05/08 21:38:36   1471s] [adp]      0        2  4247.212500
[05/08 21:38:36   1471s] [adp] data
[05/08 21:38:36   1471s] [adp] weight, nr nets, wire length
[05/08 21:38:36   1471s] [adp]      0    13642  1484705.018000
[05/08 21:38:36   1471s] [adp] 0.000000|0.000000|0.000000
[05/08 21:38:37   1471s] Iteration 17: Total net bbox = 1.489e+06 (7.35e+05 7.54e+05)
[05/08 21:38:37   1471s]               Est.  stn bbox = 1.696e+06 (8.31e+05 8.65e+05)
[05/08 21:38:37   1471s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 2324.7M
[05/08 21:38:37   1471s] *** cost = 1.489e+06 (7.35e+05 7.54e+05) (cpu for global=0:03:08) real=0:00:58.0***
[05/08 21:38:37   1471s] Placement multithread real runtime: 0:00:58.0 with 10 threads.
[05/08 21:38:37   1471s] Info: 1 clock gating cells identified, 0 (on average) moved 0/8
[05/08 21:38:37   1471s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2319.1M
[05/08 21:38:37   1471s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:2310.8M
[05/08 21:38:37   1471s] Solver runtime cpu: 0:02:28 real: 0:00:31.1
[05/08 21:38:37   1471s] Core Placement runtime cpu: 0:02:35 real: 0:00:36.0
[05/08 21:38:37   1471s] **WARN: (IMPSC-1750):	scanReorder is running on autoFlow mode, it probably overwrite other user setting, see the detail in logv.
[05/08 21:38:37   1471s] INFO: Running scanReorder auto flow in placeOpt: using -reGroupingScan and -skipTwoPinCell
[05/08 21:38:37   1471s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/08 21:38:37   1471s] Successfully traced 1 scan chain  (total 348 scan bits).
[05/08 21:38:37   1471s] *** Scan Skip Mode Summary:
[05/08 21:38:37   1471s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/08 21:38:37   1471s] Successfully traced 1 scan chain  (total 348 scan bits).
[05/08 21:38:37   1471s] *** Scan Sanity Check Summary:
[05/08 21:38:37   1471s] *** 1 scan chain  passed sanity check.
[05/08 21:38:37   1471s] INFO: Auto effort scan reorder.
[05/08 21:38:37   1471s] *** Summary: Scan Reorder within scan chain
[05/08 21:38:37   1471s]         Total scan reorder time: cpu: 0:00:00.1 , real: 0:00:00.0
[05/08 21:38:37   1471s] Successfully reordered 1 scan chain .
[05/08 21:38:37   1471s] Initial total scan wire length:    46517.106 (floating:    45444.065)
[05/08 21:38:37   1471s] Final   total scan wire length:    19133.388 (floating:    18060.346)
[05/08 21:38:37   1471s] Improvement:    27383.718   percent 58.87 (floating improvement:    27383.718   percent 60.26)
[05/08 21:38:37   1471s] Current max long connection 672.395
[05/08 21:38:37   1471s] *** End of ScanReorder (cpu=0:00:00.1, real=0:00:00.0, mem=2291.8M) ***
[05/08 21:38:37   1471s] Total net length = 1.489e+06 (7.347e+05 7.543e+05) (ext = 0.000e+00)
[05/08 21:38:37   1471s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2291.8M
[05/08 21:38:37   1471s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2291.8M
[05/08 21:38:37   1471s] #spOpts: mergeVia=F 
[05/08 21:38:37   1471s] All LLGs are deleted
[05/08 21:38:37   1471s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2291.8M
[05/08 21:38:37   1471s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:2291.8M
[05/08 21:38:37   1471s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2291.8M
[05/08 21:38:37   1471s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2291.8M
[05/08 21:38:37   1471s] Core basic site is tsm3site
[05/08 21:38:37   1471s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 21:38:37   1471s] SiteArray: use 8,699,904 bytes
[05/08 21:38:37   1471s] SiteArray: current memory after site array memory allocation 2300.1M
[05/08 21:38:37   1471s] SiteArray: FP blocked sites are writable
[05/08 21:38:37   1471s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 21:38:37   1471s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:2300.1M
[05/08 21:38:37   1471s] Process 33148 wires and vias for routing blockage analysis
[05/08 21:38:37   1471s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.250, REAL:0.031, MEM:2300.1M
[05/08 21:38:37   1471s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.400, REAL:0.120, MEM:2300.1M
[05/08 21:38:37   1471s] OPERPROF:       Starting CMU at level 4, MEM:2300.1M
[05/08 21:38:37   1471s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.005, MEM:2300.1M
[05/08 21:38:37   1471s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.440, REAL:0.151, MEM:2300.1M
[05/08 21:38:37   1471s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=2300.1MB).
[05/08 21:38:37   1471s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.490, REAL:0.205, MEM:2300.1M
[05/08 21:38:37   1471s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.490, REAL:0.205, MEM:2300.1M
[05/08 21:38:37   1471s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.29307.6
[05/08 21:38:37   1471s] OPERPROF: Starting RefinePlace at level 1, MEM:2300.1M
[05/08 21:38:37   1471s] *** Starting refinePlace (0:24:32 mem=2300.1M) ***
[05/08 21:38:37   1471s] Total net bbox length = 1.496e+06 (7.386e+05 7.576e+05) (ext = 1.541e+05)
[05/08 21:38:37   1471s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:38:37   1471s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2300.1M
[05/08 21:38:37   1471s] Starting refinePlace ...
[05/08 21:38:37   1472s] ** Cut row section cpu time 0:00:00.1.
[05/08 21:38:37   1472s]    Spread Effort: high, standalone mode, useDDP on.
[05/08 21:38:37   1472s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:00.0, mem=2302.6MB) @(0:24:32 - 0:24:33).
[05/08 21:38:37   1472s] Move report: preRPlace moves 12451 insts, mean move: 1.43 um, max move: 3.75 um
[05/08 21:38:37   1472s] 	Max move on inst (CONV/r2245/U295): (1138.95, 1897.30) --> (1140.48, 1899.52)
[05/08 21:38:37   1472s] 	Length: 3 sites, height: 1 rows, site name: tsm3site, cell type: NOR2X1
[05/08 21:38:37   1472s] wireLenOptFixPriorityInst 0 inst fixed
[05/08 21:38:37   1472s] tweakage running in 10 threads.
[05/08 21:38:37   1472s] Placement tweakage begins.
[05/08 21:38:37   1472s] wire length = 1.670e+06
[05/08 21:38:38   1474s] wire length = 1.640e+06
[05/08 21:38:38   1474s] Placement tweakage ends.
[05/08 21:38:38   1474s] Move report: tweak moves 973 insts, mean move: 13.11 um, max move: 49.38 um
[05/08 21:38:38   1474s] 	Max move on inst (CONV/r2226/U617): (770.88, 1531.60) --> (790.02, 1561.84)
[05/08 21:38:38   1474s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.7, real=0:00:01.0, mem=2300.9MB) @(0:24:33 - 0:24:35).
[05/08 21:38:38   1474s] 
[05/08 21:38:38   1474s] Running Spiral MT with 10 threads  fetchWidth=676 
[05/08 21:38:38   1475s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:38:38   1475s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=2301.1MB) @(0:24:35 - 0:24:35).
[05/08 21:38:38   1475s] Move report: Detail placement moves 12451 insts, mean move: 2.40 um, max move: 49.70 um
[05/08 21:38:38   1475s] 	Max move on inst (CONV/r2246/U642): (674.80, 2122.03) --> (671.22, 2075.92)
[05/08 21:38:38   1475s] 	Runtime: CPU: 0:00:03.2 REAL: 0:00:01.0 MEM: 2301.1MB
[05/08 21:38:38   1475s] Statistics of distance of Instance movement in refine placement:
[05/08 21:38:38   1475s]   maximum (X+Y) =        49.70 um
[05/08 21:38:38   1475s]   inst (CONV/r2246/U642) with max move: (674.8, 2122.03) -> (671.22, 2075.92)
[05/08 21:38:38   1475s]   mean    (X+Y) =         2.40 um
[05/08 21:38:38   1475s] Summary Report:
[05/08 21:38:38   1475s] Instances move: 12451 (out of 12451 movable)
[05/08 21:38:38   1475s] Instances flipped: 0
[05/08 21:38:38   1475s] Mean displacement: 2.40 um
[05/08 21:38:38   1475s] Max displacement: 49.70 um (Instance: CONV/r2246/U642) (674.8, 2122.03) -> (671.22, 2075.92)
[05/08 21:38:38   1475s] 	Length: 21 sites, height: 1 rows, site name: tsm3site, cell type: ADDFX2
[05/08 21:38:38   1475s] Total instances moved : 12451
[05/08 21:38:38   1475s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.200, REAL:1.434, MEM:2301.1M
[05/08 21:38:38   1475s] Total net bbox length = 1.469e+06 (7.113e+05 7.578e+05) (ext = 1.542e+05)
[05/08 21:38:38   1475s] Runtime: CPU: 0:00:03.2 REAL: 0:00:01.0 MEM: 2301.1MB
[05/08 21:38:38   1475s] [CPU] RefinePlace/total (cpu=0:00:03.2, real=0:00:01.0, mem=2301.1MB) @(0:24:32 - 0:24:35).
[05/08 21:38:38   1475s] *** Finished refinePlace (0:24:35 mem=2301.1M) ***
[05/08 21:38:38   1475s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.29307.6
[05/08 21:38:38   1475s] OPERPROF: Finished RefinePlace at level 1, CPU:3.250, REAL:1.475, MEM:2301.1M
[05/08 21:38:38   1475s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2299.1M
[05/08 21:38:38   1475s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.005, MEM:2290.8M
[05/08 21:38:38   1475s] All LLGs are deleted
[05/08 21:38:38   1475s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2283.3M
[05/08 21:38:38   1475s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:2283.3M
[05/08 21:38:38   1475s] *** End of Placement (cpu=0:03:18, real=0:01:03, mem=2283.3M) ***
[05/08 21:38:38   1475s] #spOpts: mergeVia=F 
[05/08 21:38:38   1475s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2283.3M
[05/08 21:38:38   1475s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2283.3M
[05/08 21:38:38   1475s] Core basic site is tsm3site
[05/08 21:38:38   1475s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 21:38:38   1475s] SiteArray: use 8,699,904 bytes
[05/08 21:38:38   1475s] SiteArray: current memory after site array memory allocation 2291.6M
[05/08 21:38:38   1475s] SiteArray: FP blocked sites are writable
[05/08 21:38:38   1475s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 21:38:38   1475s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2293.6M
[05/08 21:38:38   1475s] Process 33148 wires and vias for routing blockage analysis
[05/08 21:38:38   1475s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.300, REAL:0.036, MEM:2293.6M
[05/08 21:38:38   1475s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.440, REAL:0.127, MEM:2293.6M
[05/08 21:38:38   1475s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.460, REAL:0.152, MEM:2293.6M
[05/08 21:38:39   1475s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:2293.6M
[05/08 21:38:39   1475s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.030, REAL:0.030, MEM:2293.6M
[05/08 21:38:39   1475s] default core: bins with density > 0.750 =  0.00 % ( 0 / 2916 )
[05/08 21:38:39   1475s] Density distribution unevenness ratio = 49.545%
[05/08 21:38:39   1475s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2291.6M
[05/08 21:38:39   1475s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2283.3M
[05/08 21:38:39   1475s] All LLGs are deleted
[05/08 21:38:39   1475s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2283.3M
[05/08 21:38:39   1475s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2283.3M
[05/08 21:38:39   1475s] *** Free Virtual Timing Model ...(mem=2268.9M)
[05/08 21:38:39   1475s] **INFO: Enable pre-place timing setting for timing analysis
[05/08 21:38:39   1475s] Set Using Default Delay Limit as 101.
[05/08 21:38:39   1475s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/08 21:38:39   1475s] Set Default Net Delay as 0 ps.
[05/08 21:38:39   1475s] Set Default Net Load as 0 pF. 
[05/08 21:38:39   1475s] **INFO: Analyzing IO path groups for slack adjustment
[05/08 21:38:39   1476s] Effort level <high> specified for reg2reg_tmp.29307 path_group
[05/08 21:38:39   1476s] #################################################################################
[05/08 21:38:39   1476s] # Design Stage: PreRoute
[05/08 21:38:39   1476s] # Design Name: CHIP
[05/08 21:38:39   1476s] # Design Mode: 90nm
[05/08 21:38:39   1476s] # Analysis Mode: MMMC Non-OCV 
[05/08 21:38:39   1476s] # Parasitics Mode: No SPEF/RCDB
[05/08 21:38:39   1476s] # Signoff Settings: SI Off 
[05/08 21:38:39   1476s] #################################################################################
[05/08 21:38:39   1476s] Topological Sorting (REAL = 0:00:00.0, MEM = 2169.1M, InitMEM = 2167.1M)
[05/08 21:38:40   1476s] Calculate delays in Single mode...
[05/08 21:38:40   1476s] Start delay calculation (fullDC) (10 T). (MEM=2169.06)
[05/08 21:38:40   1476s] End AAE Lib Interpolated Model. (MEM=2185.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:38:40   1480s] Total number of fetched objects 13652
[05/08 21:38:40   1480s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/08 21:38:40   1480s] End delay calculation. (MEM=2164.46 CPU=0:00:03.4 REAL=0:00:00.0)
[05/08 21:38:40   1480s] End delay calculation (fullDC). (MEM=2164.46 CPU=0:00:04.1 REAL=0:00:00.0)
[05/08 21:38:40   1480s] *** CDM Built up (cpu=0:00:04.2  real=0:00:01.0  mem= 2164.5M) ***
[05/08 21:38:41   1481s] **INFO: Disable pre-place timing setting for timing analysis
[05/08 21:38:41   1481s] Set Using Default Delay Limit as 1000.
[05/08 21:38:41   1481s] Set Default Net Delay as 1000 ps.
[05/08 21:38:41   1481s] Set Default Net Load as 0.5 pF. 
[05/08 21:38:41   1481s] 
[05/08 21:38:41   1481s] Starting congRepair ...
[05/08 21:38:41   1481s] User Input Parameters:
[05/08 21:38:41   1481s] - Congestion Driven    : On
[05/08 21:38:41   1481s] - Timing Driven        : Off
[05/08 21:38:41   1481s] - Area-Violation Based : On
[05/08 21:38:41   1481s] - Start Rollback Level : -5
[05/08 21:38:41   1481s] - Legalized            : On
[05/08 21:38:41   1481s] - Window Based         : Off
[05/08 21:38:41   1481s] - eDen incr mode       : Off
[05/08 21:38:41   1481s] 
[05/08 21:38:41   1481s] Collecting buffer chain nets ...
[05/08 21:38:41   1481s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2123.1M
[05/08 21:38:41   1481s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.030, REAL:0.028, MEM:2123.1M
[05/08 21:38:41   1481s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2123.1M
[05/08 21:38:41   1481s] Starting Early Global Route congestion estimation: mem = 2123.1M
[05/08 21:38:41   1481s] (I)       Started Loading and Dumping File ( Curr Mem: 2123.14 MB )
[05/08 21:38:41   1481s] (I)       Reading DB...
[05/08 21:38:41   1481s] (I)       Read data from FE... (mem=2355.4M)
[05/08 21:38:41   1481s] (I)       Read nodes and places... (mem=2355.4M)
[05/08 21:38:41   1481s] (I)       Done Read nodes and places (cpu=0.010s, mem=2357.5M)
[05/08 21:38:41   1481s] (I)       Read nets... (mem=2357.5M)
[05/08 21:38:41   1481s] (I)       Done Read nets (cpu=0.030s, mem=2359.5M)
[05/08 21:38:41   1481s] (I)       Done Read data from FE (cpu=0.040s, mem=2359.5M)
[05/08 21:38:41   1481s] (I)       before initializing RouteDB syMemory usage = 2129.4 MB
[05/08 21:38:41   1481s] (I)       Honor MSV route constraint: false
[05/08 21:38:41   1481s] (I)       Maximum routing layer  : 127
[05/08 21:38:41   1481s] (I)       Minimum routing layer  : 2
[05/08 21:38:41   1481s] (I)       Supply scale factor H  : 1.00
[05/08 21:38:41   1481s] (I)       Supply scale factor V  : 1.00
[05/08 21:38:41   1481s] (I)       Tracks used by clock wire: 0
[05/08 21:38:41   1481s] (I)       Reverse direction      : 
[05/08 21:38:41   1481s] (I)       Honor partition pin guides: true
[05/08 21:38:41   1481s] (I)       Route selected nets only: false
[05/08 21:38:41   1481s] (I)       Route secondary PG pins: false
[05/08 21:38:41   1481s] (I)       Second PG max fanout   : 2147483647
[05/08 21:38:41   1481s] (I)       Number threads         : 10
[05/08 21:38:41   1481s] (I)       Apply function for special wires: true
[05/08 21:38:41   1481s] (I)       Layer by layer blockage reading: true
[05/08 21:38:41   1481s] (I)       Offset calculation fix : true
[05/08 21:38:41   1481s] (I)       Route stripe layer range: 
[05/08 21:38:41   1481s] (I)       Honor partition fences : 
[05/08 21:38:41   1481s] (I)       Honor partition pin    : 
[05/08 21:38:41   1481s] (I)       Honor partition fences with feedthrough: 
[05/08 21:38:41   1481s] (I)       Counted 46008 PG shapes. We will not process PG shapes layer by layer.
[05/08 21:38:41   1481s] (I)       build grid graph
[05/08 21:38:41   1481s] (I)       build grid graph start
[05/08 21:38:41   1481s] [NR-eGR] Track table information for default rule: 
[05/08 21:38:41   1481s] [NR-eGR] METAL1 has no routable track
[05/08 21:38:41   1481s] [NR-eGR] METAL2 has single uniform track structure
[05/08 21:38:41   1481s] [NR-eGR] METAL3 has single uniform track structure
[05/08 21:38:41   1481s] [NR-eGR] METAL4 has single uniform track structure
[05/08 21:38:41   1481s] [NR-eGR] METAL5 has single uniform track structure
[05/08 21:38:41   1481s] (I)       build grid graph end
[05/08 21:38:41   1481s] (I)       ===========================================================================
[05/08 21:38:41   1481s] (I)       == Report All Rule Vias ==
[05/08 21:38:41   1481s] (I)       ===========================================================================
[05/08 21:38:41   1481s] (I)        Via Rule : (Default)
[05/08 21:38:41   1481s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/08 21:38:41   1481s] (I)       ---------------------------------------------------------------------------
[05/08 21:38:41   1481s] (I)        1    1 : via1                        1 : via1                     
[05/08 21:38:41   1481s] (I)        2    2 : via2                        2 : via2                     
[05/08 21:38:41   1481s] (I)        3    4 : via3                        4 : via3                     
[05/08 21:38:41   1481s] (I)        4    6 : via4                        6 : via4                     
[05/08 21:38:41   1481s] (I)        5    0 : ---                         0 : ---                      
[05/08 21:38:41   1481s] (I)       ===========================================================================
[05/08 21:38:41   1481s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2129.36 MB )
[05/08 21:38:41   1481s] (I)       Num PG vias on layer 1 : 0
[05/08 21:38:41   1481s] (I)       Num PG vias on layer 2 : 0
[05/08 21:38:41   1481s] (I)       Num PG vias on layer 3 : 0
[05/08 21:38:41   1481s] (I)       Num PG vias on layer 4 : 0
[05/08 21:38:41   1481s] (I)       Num PG vias on layer 5 : 0
[05/08 21:38:41   1481s] [NR-eGR] Read 88892 PG shapes
[05/08 21:38:41   1481s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2132.57 MB )
[05/08 21:38:41   1481s] [NR-eGR] #Routing Blockages  : 0
[05/08 21:38:41   1481s] [NR-eGR] #Instance Blockages : 1155
[05/08 21:38:41   1481s] [NR-eGR] #PG Blockages       : 88892
[05/08 21:38:41   1481s] [NR-eGR] #Bump Blockages     : 0
[05/08 21:38:41   1481s] [NR-eGR] #Boundary Blockages : 0
[05/08 21:38:41   1481s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/08 21:38:41   1481s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 21:38:41   1481s] (I)       readDataFromPlaceDB
[05/08 21:38:41   1481s] (I)       Read net information..
[05/08 21:38:41   1481s] [NR-eGR] Read numTotalNets=13649  numIgnoredNets=0
[05/08 21:38:41   1481s] (I)       Read testcase time = 0.000 seconds
[05/08 21:38:41   1481s] 
[05/08 21:38:41   1481s] (I)       early_global_route_priority property id does not exist.
[05/08 21:38:41   1481s] (I)       Start initializing grid graph
[05/08 21:38:41   1481s] (I)       End initializing grid graph
[05/08 21:38:41   1481s] (I)       Model blockages into capacity
[05/08 21:38:41   1481s] (I)       Read Num Blocks=91361  Num Prerouted Wires=0  Num CS=0
[05/08 21:38:41   1481s] (I)       Started Modeling ( Curr Mem: 2148.29 MB )
[05/08 21:38:41   1481s] (I)       Started Modeling Layer 1 ( Curr Mem: 2148.29 MB )
[05/08 21:38:41   1481s] (I)       Started Modeling Layer 2 ( Curr Mem: 2148.29 MB )
[05/08 21:38:41   1481s] (I)       Layer 1 (V) : #blockages 7377 : #preroutes 0
[05/08 21:38:41   1481s] (I)       Finished Modeling Layer 2 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2159.89 MB )
[05/08 21:38:41   1481s] (I)       Started Modeling Layer 3 ( Curr Mem: 2150.45 MB )
[05/08 21:38:42   1482s] (I)       Layer 2 (H) : #blockages 8856 : #preroutes 0
[05/08 21:38:42   1482s] (I)       Finished Modeling Layer 3 ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2164.93 MB )
[05/08 21:38:42   1482s] (I)       Started Modeling Layer 4 ( Curr Mem: 2152.22 MB )
[05/08 21:38:42   1482s] (I)       Layer 3 (V) : #blockages 40128 : #preroutes 0
[05/08 21:38:42   1482s] (I)       Finished Modeling Layer 4 ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2162.46 MB )
[05/08 21:38:42   1482s] (I)       Started Modeling Layer 5 ( Curr Mem: 2150.07 MB )
[05/08 21:38:42   1482s] (I)       Layer 4 (H) : #blockages 35000 : #preroutes 0
[05/08 21:38:42   1482s] (I)       Finished Modeling Layer 5 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2162.65 MB )
[05/08 21:38:42   1482s] (I)       Finished Modeling ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2150.21 MB )
[05/08 21:38:42   1482s] (I)       Number of ignored nets = 0
[05/08 21:38:42   1482s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 21:38:42   1482s] (I)       Number of clock nets = 2.  Ignored: No
[05/08 21:38:42   1482s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 21:38:42   1482s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 21:38:42   1482s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 21:38:42   1482s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 21:38:42   1482s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 21:38:42   1482s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 21:38:42   1482s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 21:38:42   1482s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 21:38:42   1482s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2150.2 MB
[05/08 21:38:42   1482s] (I)       Ndr track 0 does not exist
[05/08 21:38:42   1482s] (I)       Layer1  viaCost=200.00
[05/08 21:38:42   1482s] (I)       Layer2  viaCost=100.00
[05/08 21:38:42   1482s] (I)       Layer3  viaCost=100.00
[05/08 21:38:42   1482s] (I)       Layer4  viaCost=100.00
[05/08 21:38:42   1482s] (I)       ---------------------Grid Graph Info--------------------
[05/08 21:38:42   1482s] (I)       Routing area        : (0, 0) - (6583240, 6579280)
[05/08 21:38:42   1482s] (I)       Core area           : (613800, 613760) - (5970360, 5966240)
[05/08 21:38:42   1482s] (I)       Site width          :  1320  (dbu)
[05/08 21:38:42   1482s] (I)       Row height          : 10080  (dbu)
[05/08 21:38:42   1482s] (I)       GCell width         : 10080  (dbu)
[05/08 21:38:42   1482s] (I)       GCell height        : 10080  (dbu)
[05/08 21:38:42   1482s] (I)       Grid                :   653   652     5
[05/08 21:38:42   1482s] (I)       Layer numbers       :     1     2     3     4     5
[05/08 21:38:42   1482s] (I)       Vertical capacity   :     0 10080     0 10080     0
[05/08 21:38:42   1482s] (I)       Horizontal capacity :     0     0 10080     0 10080
[05/08 21:38:42   1482s] (I)       Default wire width  :   460   560   560   560   560
[05/08 21:38:42   1482s] (I)       Default wire space  :   460   560   560   560   560
[05/08 21:38:42   1482s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[05/08 21:38:42   1482s] (I)       Default pitch size  :   920  1320  1120  1320  1120
[05/08 21:38:42   1482s] (I)       First track coord   :     0   660   560   660   560
[05/08 21:38:42   1482s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00
[05/08 21:38:42   1482s] (I)       Total num of tracks :     0  4987  5874  4987  5874
[05/08 21:38:42   1482s] (I)       Num of masks        :     1     1     1     1     1
[05/08 21:38:42   1482s] (I)       Num of trim masks   :     0     0     0     0     0
[05/08 21:38:42   1482s] (I)       --------------------------------------------------------
[05/08 21:38:42   1482s] 
[05/08 21:38:42   1482s] [NR-eGR] ============ Routing rule table ============
[05/08 21:38:42   1482s] [NR-eGR] Rule id: 0  Nets: 13541 
[05/08 21:38:42   1482s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 21:38:42   1482s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120
[05/08 21:38:42   1482s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:38:42   1482s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:38:42   1482s] [NR-eGR] ========================================
[05/08 21:38:42   1482s] [NR-eGR] 
[05/08 21:38:42   1482s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 21:38:42   1482s] (I)       blocked tracks on layer2 : = 439545 / 3251524 (13.52%)
[05/08 21:38:42   1482s] (I)       blocked tracks on layer3 : = 468236 / 3835722 (12.21%)
[05/08 21:38:42   1482s] (I)       blocked tracks on layer4 : = 1326873 / 3251524 (40.81%)
[05/08 21:38:42   1482s] (I)       blocked tracks on layer5 : = 1115818 / 3835722 (29.09%)
[05/08 21:38:42   1482s] (I)       After initializing earlyGlobalRoute syMemory usage = 2175.0 MB
[05/08 21:38:42   1482s] (I)       Finished Loading and Dumping File ( CPU: 0.30 sec, Real: 0.31 sec, Curr Mem: 2175.01 MB )
[05/08 21:38:42   1482s] (I)       Started Global Routing ( Curr Mem: 2169.64 MB )
[05/08 21:38:42   1482s] (I)       ============= Initialization =============
[05/08 21:38:42   1482s] (I)       totalPins=43135  totalGlobalPin=43012 (99.71%)
[05/08 21:38:42   1482s] (I)       Started Build MST ( Curr Mem: 2166.77 MB )
[05/08 21:38:42   1482s] (I)       Generate topology with 10 threads
[05/08 21:38:42   1482s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.01 sec, Curr Mem: 2210.99 MB )
[05/08 21:38:42   1482s] (I)       total 2D Cap : 10902566 = (6119347 H, 4783219 V)
[05/08 21:38:42   1482s] [NR-eGR] Layer group 1: route 13541 net(s) in layer range [2, 5]
[05/08 21:38:42   1482s] (I)       ============  Phase 1a Route ============
[05/08 21:38:42   1482s] (I)       Started Phase 1a ( Curr Mem: 2218.48 MB )
[05/08 21:38:42   1482s] (I)       Finished Phase 1a ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 2220.92 MB )
[05/08 21:38:42   1482s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2220.92 MB )
[05/08 21:38:42   1482s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 2
[05/08 21:38:42   1482s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2225.17 MB )
[05/08 21:38:42   1482s] (I)       Usage: 318676 = (156475 H, 162201 V) = (2.56% H, 3.39% V) = (7.886e+05um H, 8.175e+05um V)
[05/08 21:38:42   1482s] (I)       
[05/08 21:38:42   1482s] (I)       ============  Phase 1b Route ============
[05/08 21:38:42   1482s] (I)       Started Phase 1b ( Curr Mem: 2225.17 MB )
[05/08 21:38:42   1482s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2225.17 MB )
[05/08 21:38:42   1482s] (I)       Usage: 318852 = (156596 H, 162256 V) = (2.56% H, 3.39% V) = (7.892e+05um H, 8.178e+05um V)
[05/08 21:38:42   1482s] (I)       
[05/08 21:38:42   1482s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.607014e+06um
[05/08 21:38:42   1482s] (I)       ============  Phase 1c Route ============
[05/08 21:38:42   1482s] (I)       Started Phase 1c ( Curr Mem: 2225.17 MB )
[05/08 21:38:42   1482s] (I)       Level2 Grid: 131 x 131
[05/08 21:38:42   1482s] (I)       Started Two Level Routing ( Curr Mem: 2225.57 MB )
[05/08 21:38:42   1482s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2225.57 MB )
[05/08 21:38:42   1482s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2225.57 MB )
[05/08 21:38:42   1482s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2225.57 MB )
[05/08 21:38:42   1482s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2225.17 MB )
[05/08 21:38:42   1482s] (I)       Usage: 318864 = (156609 H, 162255 V) = (2.56% H, 3.39% V) = (7.893e+05um H, 8.178e+05um V)
[05/08 21:38:42   1482s] (I)       
[05/08 21:38:42   1482s] (I)       ============  Phase 1d Route ============
[05/08 21:38:42   1482s] (I)       Started Phase 1d ( Curr Mem: 2225.17 MB )
[05/08 21:38:42   1482s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2225.17 MB )
[05/08 21:38:42   1482s] (I)       Usage: 318925 = (156658 H, 162267 V) = (2.56% H, 3.39% V) = (7.896e+05um H, 8.178e+05um V)
[05/08 21:38:42   1482s] (I)       
[05/08 21:38:42   1482s] (I)       ============  Phase 1e Route ============
[05/08 21:38:42   1482s] (I)       Started Phase 1e ( Curr Mem: 2225.17 MB )
[05/08 21:38:42   1482s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2225.17 MB )
[05/08 21:38:42   1482s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2225.17 MB )
[05/08 21:38:42   1482s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2225.17 MB )
[05/08 21:38:42   1482s] (I)       Usage: 318925 = (156658 H, 162267 V) = (2.56% H, 3.39% V) = (7.896e+05um H, 8.178e+05um V)
[05/08 21:38:42   1482s] (I)       
[05/08 21:38:42   1482s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.607382e+06um
[05/08 21:38:42   1482s] [NR-eGR] 
[05/08 21:38:42   1482s] (I)       Current Phase 1l[Initialization] ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2194.33 MB )
[05/08 21:38:42   1482s] (I)       Run Multi-thread layer assignment with 10 threads
[05/08 21:38:42   1483s] (I)       Finished Phase 1l ( CPU: 0.62 sec, Real: 0.10 sec, Curr Mem: 2188.25 MB )
[05/08 21:38:42   1483s] (I)       ============  Phase 1l Route ============
[05/08 21:38:42   1483s] (I)       
[05/08 21:38:42   1483s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 21:38:42   1483s] [NR-eGR]                        OverCon            
[05/08 21:38:42   1483s] [NR-eGR]                         #Gcell     %Gcell
[05/08 21:38:42   1483s] [NR-eGR]       Layer                (2)    OverCon 
[05/08 21:38:42   1483s] [NR-eGR] ----------------------------------------------
[05/08 21:38:42   1483s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[05/08 21:38:42   1483s] [NR-eGR]  METAL2  (2)         7( 0.00%)   ( 0.00%) 
[05/08 21:38:42   1483s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[05/08 21:38:42   1483s] [NR-eGR]  METAL4  (4)         3( 0.00%)   ( 0.00%) 
[05/08 21:38:42   1483s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[05/08 21:38:42   1483s] [NR-eGR] ----------------------------------------------
[05/08 21:38:42   1483s] [NR-eGR] Total               10( 0.00%)   ( 0.00%) 
[05/08 21:38:42   1483s] [NR-eGR] 
[05/08 21:38:42   1483s] (I)       Finished Global Routing ( CPU: 0.98 sec, Real: 0.40 sec, Curr Mem: 2188.24 MB )
[05/08 21:38:42   1483s] (I)       total 2D Cap : 10917813 = (6127001 H, 4790812 V)
[05/08 21:38:42   1483s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/08 21:38:42   1483s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/08 21:38:42   1483s] Early Global Route congestion estimation runtime: 1.37 seconds, mem = 2184.0M
[05/08 21:38:42   1483s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.370, REAL:0.784, MEM:2184.0M
[05/08 21:38:42   1483s] OPERPROF: Starting HotSpotCal at level 1, MEM:2184.0M
[05/08 21:38:42   1483s] [hotspot] +------------+---------------+---------------+
[05/08 21:38:42   1483s] [hotspot] |            |   max hotspot | total hotspot |
[05/08 21:38:42   1483s] [hotspot] +------------+---------------+---------------+
[05/08 21:38:42   1483s] [hotspot] | normalized |          0.00 |          0.00 |
[05/08 21:38:42   1483s] [hotspot] +------------+---------------+---------------+
[05/08 21:38:42   1483s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/08 21:38:42   1483s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/08 21:38:42   1483s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.060, REAL:0.018, MEM:2188.0M
[05/08 21:38:42   1483s] Skipped repairing congestion.
[05/08 21:38:42   1483s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2188.0M
[05/08 21:38:42   1483s] Starting Early Global Route wiring: mem = 2188.0M
[05/08 21:38:42   1483s] (I)       ============= track Assignment ============
[05/08 21:38:42   1483s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2188.01 MB )
[05/08 21:38:42   1483s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2184.18 MB )
[05/08 21:38:42   1483s] (I)       Started Greedy Track Assignment ( Curr Mem: 2184.18 MB )
[05/08 21:38:42   1483s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer6, numCutBoxes=0)
[05/08 21:38:42   1483s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2184.80 MB )
[05/08 21:38:42   1483s] (I)       Run Multi-thread track assignment
[05/08 21:38:42   1484s] (I)       Finished Greedy Track Assignment ( CPU: 0.74 sec, Real: 0.13 sec, Curr Mem: 2183.42 MB )
[05/08 21:38:42   1484s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:38:42   1484s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 43027
[05/08 21:38:42   1484s] [NR-eGR] METAL2  (2V) length: 6.934172e+05um, number of vias: 62663
[05/08 21:38:42   1484s] [NR-eGR] METAL3  (3H) length: 7.433914e+05um, number of vias: 1067
[05/08 21:38:42   1484s] [NR-eGR] METAL4  (4V) length: 1.325660e+05um, number of vias: 247
[05/08 21:38:42   1484s] [NR-eGR] METAL5  (5H) length: 5.088234e+04um, number of vias: 0
[05/08 21:38:42   1484s] [NR-eGR] Total length: 1.620257e+06um, number of vias: 107004
[05/08 21:38:42   1484s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:38:42   1484s] [NR-eGR] Total eGR-routed clock nets wire length: 1.328532e+04um 
[05/08 21:38:42   1484s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:38:42   1484s] Saved RC grid cleaned up.
[05/08 21:38:42   1484s] Early Global Route wiring runtime: 0.86 seconds, mem = 2183.5M
[05/08 21:38:42   1484s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.860, REAL:0.226, MEM:2183.5M
[05/08 21:38:42   1484s] End of congRepair (cpu=0:00:02.3, real=0:00:01.0)
[05/08 21:38:42   1484s] *** Finishing placeDesign default flow ***
[05/08 21:38:42   1484s] **placeDesign ... cpu = 0: 3:35, real = 0: 1:11, mem = 2176.1M **
[05/08 21:38:42   1484s] Tdgp not successfully inited but do clear!
[05/08 21:38:42   1484s] 0 delay mode for cte disabled.
[05/08 21:38:42   1484s] SKP cleared!
[05/08 21:38:43   1484s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 21:38:53   1486s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/08 21:38:53   1486s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
[05/08 21:38:53   1486s] AAE DB initialization (MEM=2077.04 CPU=0:00:00.3 REAL=0:00:00.0) 
[05/08 21:38:53   1486s] #optDebug: fT-S <1 1 0 0 0>
[05/08 21:38:53   1486s] All LLGs are deleted
[05/08 21:38:53   1486s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2077.0M
[05/08 21:38:53   1486s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2077.0M
[05/08 21:38:53   1486s] Start to check current routing status for nets...
[05/08 21:38:54   1486s] **WARN: (IMPTR-2325):	There are 108 nets connecting a pad term to a fterm without geometry and these nets will not be routed. A pad term is a pin of a pad logically connected to a top level module port (fterm). 
[05/08 21:38:54   1486s] Type 'set trPrintIgnoredPadNets <limit>' prior to trialRoute to have it report each net up to <limit>. 
[05/08 21:38:54   1486s] Review the list of nets and verify they do not require a physical route between the pad pin and fterm. Top level fterms connecting to pad pins typically do not require a physical route because the pad pin will connect to signals external to the design.
[05/08 21:38:54   1486s] Type 'man IMPTR-2325' for more detail.
[05/08 21:38:54   1486s] All nets are already routed correctly.
[05/08 21:38:54   1486s] End to check current routing status for nets (mem=2077.0M)
[05/08 21:38:54   1486s] Extraction called for design 'CHIP' of instances=12599 and nets=14347 using extraction engine 'preRoute' .
[05/08 21:38:54   1486s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 21:38:54   1486s] Type 'man IMPEXT-3530' for more detail.
[05/08 21:38:54   1486s] PreRoute RC Extraction called for design CHIP.
[05/08 21:38:54   1486s] RC Extraction called in multi-corner(1) mode.
[05/08 21:38:54   1486s] RCMode: PreRoute
[05/08 21:38:54   1486s]       RC Corner Indexes            0   
[05/08 21:38:54   1486s] Capacitance Scaling Factor   : 1.00000 
[05/08 21:38:54   1486s] Resistance Scaling Factor    : 1.00000 
[05/08 21:38:54   1486s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 21:38:54   1486s] Clock Res. Scaling Factor    : 1.00000 
[05/08 21:38:54   1486s] Shrink Factor                : 1.00000
[05/08 21:38:54   1486s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 21:38:54   1486s] Using capacitance table file ...
[05/08 21:38:54   1486s] LayerId::1 widthSet size::4
[05/08 21:38:54   1486s] LayerId::2 widthSet size::4
[05/08 21:38:54   1486s] LayerId::3 widthSet size::4
[05/08 21:38:54   1486s] LayerId::4 widthSet size::4
[05/08 21:38:54   1486s] LayerId::5 widthSet size::3
[05/08 21:38:54   1486s] Updating RC grid for preRoute extraction ...
[05/08 21:38:54   1486s] Initializing multi-corner capacitance tables ... 
[05/08 21:38:54   1486s] Initializing multi-corner resistance tables ...
[05/08 21:38:54   1486s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2077.039M)
[05/08 21:38:54   1486s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2077.4M
[05/08 21:38:54   1486s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2077.4M
[05/08 21:38:54   1486s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2087.7M
[05/08 21:38:54   1487s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.230, REAL:0.027, MEM:2087.9M
[05/08 21:38:54   1487s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.330, REAL:0.107, MEM:2087.9M
[05/08 21:38:54   1487s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.360, REAL:0.132, MEM:2087.9M
[05/08 21:38:54   1487s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2087.9M
[05/08 21:38:54   1487s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2079.6M
[05/08 21:38:54   1487s] Starting delay calculation for Setup views
[05/08 21:38:54   1487s] #################################################################################
[05/08 21:38:54   1487s] # Design Stage: PreRoute
[05/08 21:38:54   1487s] # Design Name: CHIP
[05/08 21:38:54   1487s] # Design Mode: 90nm
[05/08 21:38:54   1487s] # Analysis Mode: MMMC Non-OCV 
[05/08 21:38:54   1487s] # Parasitics Mode: No SPEF/RCDB
[05/08 21:38:54   1487s] # Signoff Settings: SI Off 
[05/08 21:38:54   1487s] #################################################################################
[05/08 21:38:54   1487s] Topological Sorting (REAL = 0:00:00.0, MEM = 2185.8M, InitMEM = 2175.4M)
[05/08 21:38:54   1488s] Calculate delays in Single mode...
[05/08 21:38:54   1488s] Start delay calculation (fullDC) (10 T). (MEM=2188.27)
[05/08 21:38:55   1488s] siFlow : Timing analysis mode is single, using late cdB files
[05/08 21:38:55   1488s] AAE_INFO: Cdb files are: 
[05/08 21:38:55   1488s]  	../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB
[05/08 21:38:55   1488s]  
[05/08 21:38:55   1488s] Start AAE Lib Loading. (MEM=2204.68)
[05/08 21:38:55   1488s] End AAE Lib Loading. (MEM=2224.16 CPU=0:00:00.3 Real=0:00:00.0)
[05/08 21:38:55   1488s] End AAE Lib Interpolated Model. (MEM=2224.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:38:55   1488s] First Iteration Infinite Tw... 
[05/08 21:38:55   1489s] **WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973gvwc' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 21:38:55   1489s] Type 'man IMPESI-3086' for more detail.
[05/08 21:38:55   1490s] **WARN: (IMPESI-3086):	The cell 'PDO12CDG' does not have characterized noise model(s) for 'tpz973gvwc' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 21:38:55   1490s] Type 'man IMPESI-3086' for more detail.
[05/08 21:38:56   1493s] Total number of fetched objects 13652
[05/08 21:38:56   1493s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/08 21:38:56   1493s] End delay calculation. (MEM=2289.92 CPU=0:00:04.0 REAL=0:00:01.0)
[05/08 21:38:56   1493s] End delay calculation (fullDC). (MEM=2200.38 CPU=0:00:05.7 REAL=0:00:02.0)
[05/08 21:38:56   1493s] *** CDM Built up (cpu=0:00:06.8  real=0:00:02.0  mem= 2200.4M) ***
[05/08 21:38:56   1494s] *** Done Building Timing Graph (cpu=0:00:07.6 real=0:00:02.0 totSessionCpu=0:24:55 mem=2197.8M)
[05/08 21:38:58   1496s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -23.679 | -7.304  | -23.679 | -6.333  |   N/A   |  0.000  |
|           TNS (ns):| -7064.9 |-728.740 | -6760.3 | -99.981 |   N/A   |  0.000  |
|    Violating Paths:|   716   |   318   |   665   |   50    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    154 (154)     |   -2.676   |    197 (197)     |
|   max_tran     |    148 (2094)    |  -32.845   |    190 (2136)    |
|   max_fanout   |      1 (1)       |    -328    |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.218%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[05/08 21:38:58   1496s] Total CPU time: 10.31 sec
[05/08 21:38:58   1496s] Total Real time: 5.0 sec
[05/08 21:38:58   1496s] Total Memory Usage: 2228.710938 Mbytes
[05/08 21:38:58   1496s] 
[05/08 21:38:58   1496s] =============================================================================================
[05/08 21:38:58   1496s]  Final TAT Report for timeDesign
[05/08 21:38:58   1496s] =============================================================================================
[05/08 21:38:58   1496s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 21:38:58   1496s] ---------------------------------------------------------------------------------------------
[05/08 21:38:58   1496s] [ TimingUpdate           ]      1   0:00:00.1  (   2.8 % )     0:00:02.0 /  0:00:07.6    3.8
[05/08 21:38:58   1496s] [ FullDelayCalc          ]      1   0:00:01.9  (  43.2 % )     0:00:01.9 /  0:00:07.0    3.7
[05/08 21:38:58   1496s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 21:38:58   1496s] [ TimingReport           ]      2   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.2    2.6
[05/08 21:38:58   1496s] [ DrvReport              ]      1   0:00:01.5  (  35.2 % )     0:00:01.5 /  0:00:01.2    0.8
[05/08 21:38:58   1496s] [ MISC                   ]          0:00:00.7  (  17.0 % )     0:00:00.7 /  0:00:01.0    1.3
[05/08 21:38:58   1496s] ---------------------------------------------------------------------------------------------
[05/08 21:38:58   1496s]  timeDesign TOTAL                   0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:09.9    2.3
[05/08 21:38:58   1496s] ---------------------------------------------------------------------------------------------
[05/08 21:38:58   1496s] 
[05/08 21:38:58   1496s] Info: pop threads available for lower-level modules during optimization.
[05/08 21:39:12   1498s] <CMD> getCTSMode -engine -quiet
[05/08 21:39:15   1498s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[05/08 21:39:15   1498s] <CMD> optDesign -preCTS
[05/08 21:39:15   1498s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1644.8M, totSessionCpu=0:24:59 **
[05/08 21:39:15   1498s] Executing: place_opt_design -opt
[05/08 21:39:15   1498s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 21:39:15   1498s] *** Starting GigaPlace ***
[05/08 21:39:15   1498s] **INFO: user set placement options
[05/08 21:39:15   1498s] setPlaceMode -place_design_floorplan_mode false -place_detail_check_route false -place_detail_preserve_routing true -place_detail_remove_affected_routing false -place_detail_swap_eeq_cells false -place_global_clock_gate_aware true -place_global_cong_effort medium -place_global_ignore_scan true -place_global_ignore_spare false -place_global_max_density 0.15 -place_global_module_aware_spare false -place_global_place_io_pins false -place_global_reorder_scan true -powerDriven false -timingDriven true
[05/08 21:39:15   1498s] **INFO: user set opt options
[05/08 21:39:15   1498s] setOptMode -activeHoldViews { av_func_mode_min } -activeSetupViews { av_func_mode_max } -autoSetupViews { av_func_mode_max} -autoTDGRSetupViews { av_func_mode_max} -drcMargin 0 -fixCap true -fixDrc true -fixFanoutLoad true -fixTran true -optimizeFF true -setupTargetSlack 0
[05/08 21:39:15   1498s] #optDebug: fT-E <X 2 3 1 0>
[05/08 21:39:15   1498s] OPERPROF: Starting DPlace-Init at level 1, MEM:2229.0M
[05/08 21:39:15   1498s] #spOpts: mergeVia=F 
[05/08 21:39:15   1498s] All LLGs are deleted
[05/08 21:39:15   1498s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2230.5M
[05/08 21:39:15   1498s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2230.5M
[05/08 21:39:15   1498s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2230.5M
[05/08 21:39:15   1498s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2230.5M
[05/08 21:39:15   1498s] Core basic site is tsm3site
[05/08 21:39:15   1498s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 21:39:15   1498s] SiteArray: use 8,699,904 bytes
[05/08 21:39:15   1498s] SiteArray: current memory after site array memory allocation 2238.9M
[05/08 21:39:15   1498s] SiteArray: FP blocked sites are writable
[05/08 21:39:15   1498s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 21:39:15   1498s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2240.5M
[05/08 21:39:15   1498s] Process 33148 wires and vias for routing blockage analysis
[05/08 21:39:15   1498s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.270, REAL:0.032, MEM:2241.3M
[05/08 21:39:15   1498s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.400, REAL:0.124, MEM:2241.3M
[05/08 21:39:15   1498s] OPERPROF:     Starting CMU at level 3, MEM:2241.3M
[05/08 21:39:15   1498s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.007, MEM:2241.3M
[05/08 21:39:15   1499s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.440, REAL:0.159, MEM:2241.3M
[05/08 21:39:15   1499s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=2241.3MB).
[05/08 21:39:15   1499s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.490, REAL:0.219, MEM:2241.3M
[05/08 21:39:15   1499s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2239.4M
[05/08 21:39:15   1499s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2231.1M
[05/08 21:39:15   1499s] All LLGs are deleted
[05/08 21:39:15   1499s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2225.9M
[05/08 21:39:15   1499s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2225.9M
[05/08 21:39:15   1499s] VSMManager cleared!
[05/08 21:39:15   1499s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1642.8M, totSessionCpu=0:24:59 **
[05/08 21:39:15   1499s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/08 21:39:15   1499s] GigaOpt running with 10 threads.
[05/08 21:39:15   1499s] Info: 10 threads available for lower-level modules during optimization.
[05/08 21:39:15   1499s] OPERPROF: Starting DPlace-Init at level 1, MEM:2225.9M
[05/08 21:39:15   1499s] #spOpts: minPadR=1.1 mergeVia=F 
[05/08 21:39:15   1499s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2225.9M
[05/08 21:39:15   1499s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2225.9M
[05/08 21:39:15   1499s] Core basic site is tsm3site
[05/08 21:39:16   1499s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 21:39:16   1499s] SiteArray: use 8,699,904 bytes
[05/08 21:39:16   1499s] SiteArray: current memory after site array memory allocation 2234.2M
[05/08 21:39:16   1499s] SiteArray: FP blocked sites are writable
[05/08 21:39:16   1499s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 21:39:16   1499s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2236.3M
[05/08 21:39:16   1499s] Process 33148 wires and vias for routing blockage analysis
[05/08 21:39:16   1499s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.240, REAL:0.032, MEM:2237.1M
[05/08 21:39:16   1499s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.390, REAL:0.126, MEM:2237.1M
[05/08 21:39:16   1499s] OPERPROF:     Starting CMU at level 3, MEM:2237.1M
[05/08 21:39:16   1499s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2237.1M
[05/08 21:39:16   1499s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.420, REAL:0.154, MEM:2237.1M
[05/08 21:39:16   1499s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=2237.1MB).
[05/08 21:39:16   1499s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.470, REAL:0.212, MEM:2237.1M
[05/08 21:39:16   1499s] 
[05/08 21:39:16   1499s] Creating Lib Analyzer ...
[05/08 21:39:16   1499s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[05/08 21:39:16   1499s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/08 21:39:16   1499s] Total number of usable buffers from Lib Analyzer: 18 ( CLKBUFXL CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/08 21:39:16   1499s] Total number of usable inverters from Lib Analyzer: 18 ( INVXL INVX1 INVX2 CLKINVXL CLKINVX3 CLKINVX2 CLKINVX1 INVX4 INVX3 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/08 21:39:16   1499s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[05/08 21:39:16   1499s] 
[05/08 21:39:20   1504s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:25:04 mem=2243.7M
[05/08 21:39:20   1504s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:25:04 mem=2243.7M
[05/08 21:39:20   1504s] Creating Lib Analyzer, finished. 
[05/08 21:39:20   1504s] #optDebug: fT-S <1 2 3 1 0>
[05/08 21:39:20   1504s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1656.2M, totSessionCpu=0:25:04 **
[05/08 21:39:20   1504s] *** optDesign -preCTS ***
[05/08 21:39:20   1504s] DRC Margin: user margin 0.0; extra margin 0.2
[05/08 21:39:20   1504s] Setup Target Slack: user slack 0; extra slack 0.0
[05/08 21:39:20   1504s] Hold Target Slack: user slack 0
[05/08 21:39:20   1504s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2246.5M
[05/08 21:39:21   1504s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.079, MEM:2246.5M
[05/08 21:39:21   1504s] Deleting Cell Server ...
[05/08 21:39:21   1504s] Deleting Lib Analyzer.
[05/08 21:39:21   1504s] Multi-VT timing optimization disabled based on library information.
[05/08 21:39:21   1504s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/08 21:39:21   1504s] Creating Cell Server ...(0, 0, 0, 0)
[05/08 21:39:21   1504s] Summary for sequential cells identification: 
[05/08 21:39:21   1504s]   Identified SBFF number: 116
[05/08 21:39:21   1504s]   Identified MBFF number: 0
[05/08 21:39:21   1504s]   Identified SB Latch number: 0
[05/08 21:39:21   1504s]   Identified MB Latch number: 0
[05/08 21:39:21   1504s]   Not identified SBFF number: 24
[05/08 21:39:21   1504s]   Not identified MBFF number: 0
[05/08 21:39:21   1504s]   Not identified SB Latch number: 0
[05/08 21:39:21   1504s]   Not identified MB Latch number: 0
[05/08 21:39:21   1504s]   Number of sequential cells which are not FFs: 46
[05/08 21:39:21   1504s]  Visiting view : av_func_mode_max
[05/08 21:39:21   1504s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000) with rcCorner = 0
[05/08 21:39:21   1504s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[05/08 21:39:21   1504s]  Visiting view : av_func_mode_min
[05/08 21:39:21   1504s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000) with rcCorner = 0
[05/08 21:39:21   1504s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[05/08 21:39:21   1504s]  Setting StdDelay to 52.40
[05/08 21:39:21   1504s] Creating Cell Server, finished. 
[05/08 21:39:21   1504s] 
[05/08 21:39:21   1504s] Deleting Cell Server ...
[05/08 21:39:21   1504s] 
[05/08 21:39:21   1504s] Creating Lib Analyzer ...
[05/08 21:39:21   1504s] Creating Cell Server ...(0, 0, 0, 0)
[05/08 21:39:21   1504s] Summary for sequential cells identification: 
[05/08 21:39:21   1504s]   Identified SBFF number: 116
[05/08 21:39:21   1504s]   Identified MBFF number: 0
[05/08 21:39:21   1504s]   Identified SB Latch number: 0
[05/08 21:39:21   1504s]   Identified MB Latch number: 0
[05/08 21:39:21   1504s]   Not identified SBFF number: 24
[05/08 21:39:21   1504s]   Not identified MBFF number: 0
[05/08 21:39:21   1504s]   Not identified SB Latch number: 0
[05/08 21:39:21   1504s]   Not identified MB Latch number: 0
[05/08 21:39:21   1504s]   Number of sequential cells which are not FFs: 46
[05/08 21:39:21   1504s]  Visiting view : av_func_mode_max
[05/08 21:39:21   1504s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000) with rcCorner = 0
[05/08 21:39:21   1504s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[05/08 21:39:21   1504s]  Visiting view : av_func_mode_min
[05/08 21:39:21   1504s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000) with rcCorner = 0
[05/08 21:39:21   1504s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[05/08 21:39:21   1504s]  Setting StdDelay to 52.40
[05/08 21:39:21   1504s] Creating Cell Server, finished. 
[05/08 21:39:21   1504s] 
[05/08 21:39:21   1504s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[05/08 21:39:21   1504s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/08 21:39:21   1504s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/08 21:39:21   1504s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/08 21:39:21   1504s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[05/08 21:39:21   1504s] 
[05/08 21:39:24   1508s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:25:08 mem=2235.1M
[05/08 21:39:24   1508s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:25:08 mem=2235.1M
[05/08 21:39:24   1508s] Creating Lib Analyzer, finished. 
[05/08 21:39:24   1508s] All LLGs are deleted
[05/08 21:39:24   1508s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2235.1M
[05/08 21:39:24   1508s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2226.8M
[05/08 21:39:24   1508s] ### Creating LA Mngr. totSessionCpu=0:25:08 mem=2222.0M
[05/08 21:39:24   1508s] ### Creating LA Mngr, finished. totSessionCpu=0:25:08 mem=2222.0M
[05/08 21:39:24   1508s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2222.04 MB )
[05/08 21:39:24   1508s] (I)       Started Loading and Dumping File ( Curr Mem: 2222.04 MB )
[05/08 21:39:24   1508s] (I)       Reading DB...
[05/08 21:39:24   1508s] (I)       Read data from FE... (mem=2376.1M)
[05/08 21:39:24   1508s] (I)       Read nodes and places... (mem=2376.1M)
[05/08 21:39:24   1508s] (I)       Number of ignored instance 0
[05/08 21:39:24   1508s] (I)       Number of inbound cells 148
[05/08 21:39:24   1508s] (I)       numMoveCells=12451, numMacros=148  numPads=108  numMultiRowHeightInsts=0
[05/08 21:39:24   1508s] (I)       cell height: 10080, count: 12451
[05/08 21:39:24   1508s] (I)       Done Read nodes and places (cpu=0.010s, mem=2378.2M)
[05/08 21:39:24   1508s] (I)       Read nets... (mem=2378.2M)
[05/08 21:39:24   1508s] (I)       numNets=13649  ignoredNets=3
[05/08 21:39:24   1508s] (I)       Done Read nets (cpu=0.040s, mem=2380.2M)
[05/08 21:39:24   1508s] (I)       Read rows... (mem=2380.2M)
[05/08 21:39:24   1508s] (I)       Done Read rows (cpu=0.000s, mem=2380.2M)
[05/08 21:39:24   1508s] (I)       Identified Clock instances: Flop 348, Clock buffer/inverter 1, Gate 0, Logic 0
[05/08 21:39:24   1508s] (I)       Read module constraints... (mem=2380.2M)
[05/08 21:39:24   1508s] (I)       Done Read module constraints (cpu=0.000s, mem=2380.2M)
[05/08 21:39:24   1508s] (I)       Done Read data from FE (cpu=0.050s, mem=2380.2M)
[05/08 21:39:24   1508s] (I)       before initializing RouteDB syMemory usage = 2228.2 MB
[05/08 21:39:24   1508s] (I)       Honor MSV route constraint: false
[05/08 21:39:24   1508s] (I)       Maximum routing layer  : 127
[05/08 21:39:24   1508s] (I)       Minimum routing layer  : 2
[05/08 21:39:24   1508s] (I)       Supply scale factor H  : 1.00
[05/08 21:39:24   1508s] (I)       Supply scale factor V  : 1.00
[05/08 21:39:24   1508s] (I)       Tracks used by clock wire: 0
[05/08 21:39:24   1508s] (I)       Reverse direction      : 
[05/08 21:39:24   1508s] (I)       Honor partition pin guides: true
[05/08 21:39:24   1508s] (I)       Route selected nets only: false
[05/08 21:39:24   1508s] (I)       Route secondary PG pins: false
[05/08 21:39:24   1508s] (I)       Second PG max fanout   : 2147483647
[05/08 21:39:24   1508s] (I)       Buffering-aware routing: true
[05/08 21:39:24   1508s] (I)       Spread congestion away from blockages: true
[05/08 21:39:24   1508s] (I)       Number threads         : 10
[05/08 21:39:24   1508s] (I)       Overflow penalty cost  : 10
[05/08 21:39:24   1508s] (I)       punchThroughDistance   : 10000.00
[05/08 21:39:24   1508s] (I)       source-to-sink ratio   : 0.30
[05/08 21:39:24   1508s] (I)       Apply function for special wires: true
[05/08 21:39:24   1508s] (I)       Layer by layer blockage reading: true
[05/08 21:39:24   1508s] (I)       Offset calculation fix : true
[05/08 21:39:24   1508s] (I)       Route stripe layer range: 
[05/08 21:39:24   1508s] (I)       Honor partition fences : 
[05/08 21:39:24   1508s] (I)       Honor partition pin    : 
[05/08 21:39:24   1508s] (I)       Honor partition fences with feedthrough: 
[05/08 21:39:24   1508s] (I)       Counted 46008 PG shapes. We will not process PG shapes layer by layer.
[05/08 21:39:24   1508s] (I)       build grid graph
[05/08 21:39:24   1508s] (I)       build grid graph start
[05/08 21:39:24   1508s] [NR-eGR] Track table information for default rule: 
[05/08 21:39:24   1508s] [NR-eGR] METAL1 has no routable track
[05/08 21:39:24   1508s] [NR-eGR] METAL2 has single uniform track structure
[05/08 21:39:24   1508s] [NR-eGR] METAL3 has single uniform track structure
[05/08 21:39:24   1508s] [NR-eGR] METAL4 has single uniform track structure
[05/08 21:39:24   1508s] [NR-eGR] METAL5 has single uniform track structure
[05/08 21:39:24   1508s] (I)       build grid graph end
[05/08 21:39:24   1508s] (I)       ===========================================================================
[05/08 21:39:24   1508s] (I)       == Report All Rule Vias ==
[05/08 21:39:24   1508s] (I)       ===========================================================================
[05/08 21:39:24   1508s] (I)        Via Rule : (Default)
[05/08 21:39:24   1508s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/08 21:39:24   1508s] (I)       ---------------------------------------------------------------------------
[05/08 21:39:24   1508s] (I)        1    1 : via1                        1 : via1                     
[05/08 21:39:24   1508s] (I)        2    2 : via2                        2 : via2                     
[05/08 21:39:24   1508s] (I)        3    4 : via3                        4 : via3                     
[05/08 21:39:24   1508s] (I)        4    6 : via4                        6 : via4                     
[05/08 21:39:24   1508s] (I)        5    0 : ---                         0 : ---                      
[05/08 21:39:24   1508s] (I)       ===========================================================================
[05/08 21:39:24   1508s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2228.22 MB )
[05/08 21:39:24   1508s] (I)       Num PG vias on layer 1 : 0
[05/08 21:39:24   1508s] (I)       Num PG vias on layer 2 : 0
[05/08 21:39:24   1508s] (I)       Num PG vias on layer 3 : 0
[05/08 21:39:24   1508s] (I)       Num PG vias on layer 4 : 0
[05/08 21:39:24   1508s] (I)       Num PG vias on layer 5 : 0
[05/08 21:39:24   1508s] [NR-eGR] Read 88892 PG shapes
[05/08 21:39:24   1508s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2231.34 MB )
[05/08 21:39:24   1508s] [NR-eGR] #Routing Blockages  : 0
[05/08 21:39:24   1508s] [NR-eGR] #Instance Blockages : 1155
[05/08 21:39:24   1508s] [NR-eGR] #PG Blockages       : 88892
[05/08 21:39:24   1508s] [NR-eGR] #Bump Blockages     : 0
[05/08 21:39:24   1508s] [NR-eGR] #Boundary Blockages : 0
[05/08 21:39:24   1508s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/08 21:39:24   1508s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 21:39:24   1508s] (I)       readDataFromPlaceDB
[05/08 21:39:24   1508s] (I)       Read net information..
[05/08 21:39:24   1508s] [NR-eGR] Read numTotalNets=13649  numIgnoredNets=0
[05/08 21:39:24   1508s] (I)       Read testcase time = 0.000 seconds
[05/08 21:39:24   1508s] 
[05/08 21:39:24   1508s] (I)       early_global_route_priority property id does not exist.
[05/08 21:39:24   1508s] (I)       Start initializing grid graph
[05/08 21:39:24   1508s] (I)       End initializing grid graph
[05/08 21:39:24   1508s] (I)       Model blockages into capacity
[05/08 21:39:24   1508s] (I)       Read Num Blocks=91361  Num Prerouted Wires=0  Num CS=0
[05/08 21:39:24   1508s] (I)       Started Modeling ( Curr Mem: 2247.73 MB )
[05/08 21:39:24   1508s] (I)       Started Modeling Layer 1 ( Curr Mem: 2247.73 MB )
[05/08 21:39:24   1508s] (I)       Started Modeling Layer 2 ( Curr Mem: 2247.73 MB )
[05/08 21:39:25   1508s] (I)       Layer 1 (V) : #blockages 7377 : #preroutes 0
[05/08 21:39:25   1508s] (I)       Finished Modeling Layer 2 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2259.37 MB )
[05/08 21:39:25   1508s] (I)       Started Modeling Layer 3 ( Curr Mem: 2253.06 MB )
[05/08 21:39:25   1508s] (I)       Layer 2 (H) : #blockages 8856 : #preroutes 0
[05/08 21:39:25   1508s] (I)       Finished Modeling Layer 3 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2267.50 MB )
[05/08 21:39:25   1508s] (I)       Started Modeling Layer 4 ( Curr Mem: 2254.78 MB )
[05/08 21:39:25   1508s] (I)       Layer 3 (V) : #blockages 40128 : #preroutes 0
[05/08 21:39:25   1508s] (I)       Finished Modeling Layer 4 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2264.98 MB )
[05/08 21:39:25   1508s] (I)       Started Modeling Layer 5 ( Curr Mem: 2256.66 MB )
[05/08 21:39:25   1508s] (I)       Layer 4 (H) : #blockages 35000 : #preroutes 0
[05/08 21:39:25   1508s] (I)       Finished Modeling Layer 5 ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2267.75 MB )
[05/08 21:39:25   1508s] (I)       Finished Modeling ( CPU: 0.19 sec, Real: 0.18 sec, Curr Mem: 2255.37 MB )
[05/08 21:39:25   1508s] (I)       Number of ignored nets = 0
[05/08 21:39:25   1508s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 21:39:25   1508s] (I)       Number of clock nets = 2.  Ignored: No
[05/08 21:39:25   1508s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 21:39:25   1508s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 21:39:25   1508s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 21:39:25   1508s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 21:39:25   1508s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 21:39:25   1508s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 21:39:25   1508s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 21:39:25   1508s] (I)       Constructing bin map
[05/08 21:39:25   1508s] (I)       Initialize bin information with width=20160 height=20160
[05/08 21:39:25   1508s] (I)       Done constructing bin map
[05/08 21:39:25   1508s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 21:39:25   1508s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2257.6 MB
[05/08 21:39:25   1508s] (I)       Ndr track 0 does not exist
[05/08 21:39:25   1508s] (I)       Layer1  viaCost=200.00
[05/08 21:39:25   1508s] (I)       Layer2  viaCost=100.00
[05/08 21:39:25   1508s] (I)       Layer3  viaCost=100.00
[05/08 21:39:25   1508s] (I)       Layer4  viaCost=100.00
[05/08 21:39:25   1508s] (I)       ---------------------Grid Graph Info--------------------
[05/08 21:39:25   1508s] (I)       Routing area        : (0, 0) - (6583240, 6579280)
[05/08 21:39:25   1508s] (I)       Core area           : (613800, 613760) - (5970360, 5966240)
[05/08 21:39:25   1508s] (I)       Site width          :  1320  (dbu)
[05/08 21:39:25   1508s] (I)       Row height          : 10080  (dbu)
[05/08 21:39:25   1508s] (I)       GCell width         : 10080  (dbu)
[05/08 21:39:25   1508s] (I)       GCell height        : 10080  (dbu)
[05/08 21:39:25   1508s] (I)       Grid                :   653   652     5
[05/08 21:39:25   1508s] (I)       Layer numbers       :     1     2     3     4     5
[05/08 21:39:25   1508s] (I)       Vertical capacity   :     0 10080     0 10080     0
[05/08 21:39:25   1508s] (I)       Horizontal capacity :     0     0 10080     0 10080
[05/08 21:39:25   1508s] (I)       Default wire width  :   460   560   560   560   560
[05/08 21:39:25   1508s] (I)       Default wire space  :   460   560   560   560   560
[05/08 21:39:25   1508s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[05/08 21:39:25   1508s] (I)       Default pitch size  :   920  1320  1120  1320  1120
[05/08 21:39:25   1508s] (I)       First track coord   :     0   660   560   660   560
[05/08 21:39:25   1508s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00
[05/08 21:39:25   1508s] (I)       Total num of tracks :     0  4987  5874  4987  5874
[05/08 21:39:25   1508s] (I)       Num of masks        :     1     1     1     1     1
[05/08 21:39:25   1508s] (I)       Num of trim masks   :     0     0     0     0     0
[05/08 21:39:25   1508s] (I)       --------------------------------------------------------
[05/08 21:39:25   1508s] 
[05/08 21:39:25   1508s] [NR-eGR] ============ Routing rule table ============
[05/08 21:39:25   1508s] [NR-eGR] Rule id: 0  Nets: 13541 
[05/08 21:39:25   1508s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 21:39:25   1508s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120
[05/08 21:39:25   1508s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:39:25   1508s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:39:25   1508s] [NR-eGR] ========================================
[05/08 21:39:25   1508s] [NR-eGR] 
[05/08 21:39:25   1508s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 21:39:25   1508s] (I)       blocked tracks on layer2 : = 439545 / 3251524 (13.52%)
[05/08 21:39:25   1508s] (I)       blocked tracks on layer3 : = 468236 / 3835722 (12.21%)
[05/08 21:39:25   1508s] (I)       blocked tracks on layer4 : = 1326873 / 3251524 (40.81%)
[05/08 21:39:25   1508s] (I)       blocked tracks on layer5 : = 1115818 / 3835722 (29.09%)
[05/08 21:39:25   1508s] (I)       After initializing earlyGlobalRoute syMemory usage = 2282.4 MB
[05/08 21:39:25   1508s] (I)       Finished Loading and Dumping File ( CPU: 0.32 sec, Real: 0.33 sec, Curr Mem: 2282.39 MB )
[05/08 21:39:25   1508s] (I)       Started Global Routing ( Curr Mem: 2263.61 MB )
[05/08 21:39:25   1508s] (I)       ============= Initialization =============
[05/08 21:39:25   1508s] (I)       totalPins=43135  totalGlobalPin=43012 (99.71%)
[05/08 21:39:25   1508s] (I)       Started Build MST ( Curr Mem: 2263.67 MB )
[05/08 21:39:25   1508s] (I)       Generate topology with 10 threads
[05/08 21:39:25   1508s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.01 sec, Curr Mem: 2306.51 MB )
[05/08 21:39:25   1508s] (I)       total 2D Cap : 10902566 = (6119347 H, 4783219 V)
[05/08 21:39:25   1508s] (I)       #blocked areas for congestion spreading : 4
[05/08 21:39:25   1508s] [NR-eGR] Layer group 1: route 13541 net(s) in layer range [2, 5]
[05/08 21:39:25   1508s] (I)       ============  Phase 1a Route ============
[05/08 21:39:25   1508s] (I)       Started Phase 1a ( Curr Mem: 2282.00 MB )
[05/08 21:39:25   1508s] (I)       Finished Phase 1a ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2285.39 MB )
[05/08 21:39:25   1508s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2285.39 MB )
[05/08 21:39:25   1508s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 2
[05/08 21:39:25   1508s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2289.64 MB )
[05/08 21:39:25   1508s] (I)       Usage: 320487 = (156928 H, 163559 V) = (2.56% H, 3.42% V) = (7.909e+05um H, 8.243e+05um V)
[05/08 21:39:25   1508s] (I)       
[05/08 21:39:25   1508s] (I)       ============  Phase 1b Route ============
[05/08 21:39:25   1508s] (I)       Started Phase 1b ( Curr Mem: 2289.64 MB )
[05/08 21:39:25   1508s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2289.64 MB )
[05/08 21:39:25   1508s] (I)       Usage: 320716 = (157113 H, 163603 V) = (2.57% H, 3.42% V) = (7.918e+05um H, 8.246e+05um V)
[05/08 21:39:25   1508s] (I)       
[05/08 21:39:25   1508s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.616409e+06um
[05/08 21:39:25   1508s] (I)       ============  Phase 1c Route ============
[05/08 21:39:25   1508s] (I)       Started Phase 1c ( Curr Mem: 2289.64 MB )
[05/08 21:39:25   1508s] (I)       Level2 Grid: 131 x 131
[05/08 21:39:25   1508s] (I)       Started Two Level Routing ( Curr Mem: 2290.04 MB )
[05/08 21:39:25   1509s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2290.04 MB )
[05/08 21:39:25   1509s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2290.04 MB )
[05/08 21:39:25   1509s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2290.04 MB )
[05/08 21:39:25   1509s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 2290.04 MB )
[05/08 21:39:25   1509s] (I)       Finished Phase 1c ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2289.64 MB )
[05/08 21:39:25   1509s] (I)       Usage: 320720 = (157116 H, 163604 V) = (2.57% H, 3.42% V) = (7.919e+05um H, 8.246e+05um V)
[05/08 21:39:25   1509s] (I)       
[05/08 21:39:25   1509s] (I)       ============  Phase 1d Route ============
[05/08 21:39:25   1509s] (I)       Started Phase 1d ( Curr Mem: 2289.64 MB )
[05/08 21:39:25   1509s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2289.64 MB )
[05/08 21:39:25   1509s] (I)       Usage: 320793 = (157175 H, 163618 V) = (2.57% H, 3.42% V) = (7.922e+05um H, 8.246e+05um V)
[05/08 21:39:25   1509s] (I)       
[05/08 21:39:25   1509s] (I)       ============  Phase 1e Route ============
[05/08 21:39:25   1509s] (I)       Started Phase 1e ( Curr Mem: 2289.64 MB )
[05/08 21:39:25   1509s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2289.64 MB )
[05/08 21:39:25   1509s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2289.64 MB )
[05/08 21:39:25   1509s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 2289.64 MB )
[05/08 21:39:25   1509s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2289.64 MB )
[05/08 21:39:25   1509s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2289.64 MB )
[05/08 21:39:25   1509s] (I)       Usage: 320793 = (157175 H, 163618 V) = (2.57% H, 3.42% V) = (7.922e+05um H, 8.246e+05um V)
[05/08 21:39:25   1509s] (I)       
[05/08 21:39:25   1509s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.616797e+06um
[05/08 21:39:25   1509s] [NR-eGR] 
[05/08 21:39:25   1509s] (I)       Current Phase 1l[Initialization] ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2255.66 MB )
[05/08 21:39:25   1509s] (I)       Run Multi-thread layer assignment with 10 threads
[05/08 21:39:25   1509s] (I)       Finished Phase 1l ( CPU: 0.66 sec, Real: 0.11 sec, Curr Mem: 2249.71 MB )
[05/08 21:39:25   1509s] (I)       ============  Phase 1l Route ============
[05/08 21:39:25   1509s] (I)       
[05/08 21:39:25   1509s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 21:39:25   1509s] [NR-eGR]                        OverCon            
[05/08 21:39:25   1509s] [NR-eGR]                         #Gcell     %Gcell
[05/08 21:39:25   1509s] [NR-eGR]       Layer                (2)    OverCon 
[05/08 21:39:25   1509s] [NR-eGR] ----------------------------------------------
[05/08 21:39:25   1509s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[05/08 21:39:25   1509s] [NR-eGR]  METAL2  (2)         4( 0.00%)   ( 0.00%) 
[05/08 21:39:25   1509s] [NR-eGR]  METAL3  (3)         1( 0.00%)   ( 0.00%) 
[05/08 21:39:25   1509s] [NR-eGR]  METAL4  (4)         2( 0.00%)   ( 0.00%) 
[05/08 21:39:25   1509s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[05/08 21:39:25   1509s] [NR-eGR] ----------------------------------------------
[05/08 21:39:25   1509s] [NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[05/08 21:39:25   1509s] [NR-eGR] 
[05/08 21:39:25   1509s] (I)       Finished Global Routing ( CPU: 1.05 sec, Real: 0.44 sec, Curr Mem: 2249.71 MB )
[05/08 21:39:25   1509s] (I)       total 2D Cap : 10917813 = (6127001 H, 4790812 V)
[05/08 21:39:25   1509s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/08 21:39:25   1509s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/08 21:39:25   1509s] (I)       ============= track Assignment ============
[05/08 21:39:25   1509s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2246.81 MB )
[05/08 21:39:25   1509s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2238.14 MB )
[05/08 21:39:25   1509s] (I)       Started Greedy Track Assignment ( Curr Mem: 2238.14 MB )
[05/08 21:39:25   1509s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer6, numCutBoxes=0)
[05/08 21:39:25   1509s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2238.76 MB )
[05/08 21:39:25   1509s] (I)       Run Multi-thread track assignment
[05/08 21:39:25   1510s] (I)       Finished Greedy Track Assignment ( CPU: 0.73 sec, Real: 0.12 sec, Curr Mem: 2240.50 MB )
[05/08 21:39:25   1510s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:39:25   1510s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 43027
[05/08 21:39:25   1510s] [NR-eGR] METAL2  (2V) length: 6.977572e+05um, number of vias: 62773
[05/08 21:39:25   1510s] [NR-eGR] METAL3  (3H) length: 7.453853e+05um, number of vias: 1078
[05/08 21:39:25   1510s] [NR-eGR] METAL4  (4V) length: 1.350876e+05um, number of vias: 264
[05/08 21:39:25   1510s] [NR-eGR] METAL5  (5H) length: 5.156202e+04um, number of vias: 0
[05/08 21:39:25   1510s] [NR-eGR] Total length: 1.629792e+06um, number of vias: 107142
[05/08 21:39:25   1510s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:39:25   1510s] [NR-eGR] Total eGR-routed clock nets wire length: 1.392418e+04um 
[05/08 21:39:25   1510s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:39:26   1510s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.41 sec, Real: 1.16 sec, Curr Mem: 2109.66 MB )
[05/08 21:39:26   1510s] Extraction called for design 'CHIP' of instances=12599 and nets=14347 using extraction engine 'preRoute' .
[05/08 21:39:26   1510s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 21:39:26   1510s] Type 'man IMPEXT-3530' for more detail.
[05/08 21:39:26   1510s] PreRoute RC Extraction called for design CHIP.
[05/08 21:39:26   1510s] RC Extraction called in multi-corner(1) mode.
[05/08 21:39:26   1510s] RCMode: PreRoute
[05/08 21:39:26   1510s]       RC Corner Indexes            0   
[05/08 21:39:26   1510s] Capacitance Scaling Factor   : 1.00000 
[05/08 21:39:26   1510s] Resistance Scaling Factor    : 1.00000 
[05/08 21:39:26   1510s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 21:39:26   1510s] Clock Res. Scaling Factor    : 1.00000 
[05/08 21:39:26   1510s] Shrink Factor                : 1.00000
[05/08 21:39:26   1510s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 21:39:26   1510s] Using capacitance table file ...
[05/08 21:39:26   1510s] LayerId::1 widthSet size::4
[05/08 21:39:26   1510s] LayerId::2 widthSet size::4
[05/08 21:39:26   1510s] LayerId::3 widthSet size::4
[05/08 21:39:26   1510s] LayerId::4 widthSet size::4
[05/08 21:39:26   1510s] LayerId::5 widthSet size::3
[05/08 21:39:26   1510s] Updating RC grid for preRoute extraction ...
[05/08 21:39:26   1510s] Initializing multi-corner capacitance tables ... 
[05/08 21:39:26   1510s] Initializing multi-corner resistance tables ...
[05/08 21:39:26   1510s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2109.992M)
[05/08 21:39:26   1510s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2110.4M
[05/08 21:39:26   1510s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2110.4M
[05/08 21:39:26   1511s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2120.7M
[05/08 21:39:26   1511s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.250, REAL:0.032, MEM:2120.7M
[05/08 21:39:26   1511s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.350, REAL:0.109, MEM:2120.7M
[05/08 21:39:26   1511s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.370, REAL:0.130, MEM:2120.7M
[05/08 21:39:26   1511s] Starting delay calculation for Setup views
[05/08 21:39:26   1511s] #################################################################################
[05/08 21:39:26   1511s] # Design Stage: PreRoute
[05/08 21:39:26   1511s] # Design Name: CHIP
[05/08 21:39:26   1511s] # Design Mode: 90nm
[05/08 21:39:26   1511s] # Analysis Mode: MMMC Non-OCV 
[05/08 21:39:26   1511s] # Parasitics Mode: No SPEF/RCDB
[05/08 21:39:26   1511s] # Signoff Settings: SI Off 
[05/08 21:39:26   1511s] #################################################################################
[05/08 21:39:26   1512s] Topological Sorting (REAL = 0:00:00.0, MEM = 2217.3M, InitMEM = 2212.7M)
[05/08 21:39:26   1512s] Calculate delays in Single mode...
[05/08 21:39:26   1512s] Start delay calculation (fullDC) (10 T). (MEM=2219.58)
[05/08 21:39:27   1512s] End AAE Lib Interpolated Model. (MEM=2235.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:39:27   1518s] Total number of fetched objects 13652
[05/08 21:39:27   1518s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/08 21:39:27   1518s] End delay calculation. (MEM=2220.17 CPU=0:00:04.7 REAL=0:00:00.0)
[05/08 21:39:27   1518s] End delay calculation (fullDC). (MEM=2220.17 CPU=0:00:06.1 REAL=0:00:01.0)
[05/08 21:39:27   1518s] *** CDM Built up (cpu=0:00:07.0  real=0:00:01.0  mem= 2220.2M) ***
[05/08 21:39:27   1519s] *** Done Building Timing Graph (cpu=0:00:07.7 real=0:00:01.0 totSessionCpu=0:25:19 mem=2218.1M)
[05/08 21:39:28   1520s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -24.494 |
|           TNS (ns):| -7320.6 |
|    Violating Paths:|   716   |
|          All Paths:|  1454   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    154 (154)     |   -2.792   |    197 (197)     |
|   max_tran     |    147 (1836)    |  -33.473   |    189 (1878)    |
|   max_fanout   |      1 (1)       |    -328    |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.218%
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:13, mem = 1670.6M, totSessionCpu=0:25:20 **
[05/08 21:39:28   1520s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/08 21:39:28   1520s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 21:39:28   1520s] ### Creating PhyDesignMc. totSessionCpu=0:25:20 mem=2249.0M
[05/08 21:39:28   1520s] OPERPROF: Starting DPlace-Init at level 1, MEM:2249.0M
[05/08 21:39:28   1520s] #spOpts: minPadR=1.1 mergeVia=F 
[05/08 21:39:28   1520s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2249.1M
[05/08 21:39:28   1520s] OPERPROF:     Starting CMU at level 3, MEM:2249.1M
[05/08 21:39:28   1520s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2249.1M
[05/08 21:39:28   1520s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.099, MEM:2249.1M
[05/08 21:39:28   1520s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2249.1MB).
[05/08 21:39:28   1520s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.121, MEM:2249.1M
[05/08 21:39:28   1520s] ### Creating PhyDesignMc, finished. totSessionCpu=0:25:20 mem=2250.6M
[05/08 21:39:28   1520s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 21:39:28   1520s] ### Creating PhyDesignMc. totSessionCpu=0:25:20 mem=2246.2M
[05/08 21:39:28   1520s] OPERPROF: Starting DPlace-Init at level 1, MEM:2246.2M
[05/08 21:39:28   1520s] #spOpts: minPadR=1.1 mergeVia=F 
[05/08 21:39:28   1520s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2246.2M
[05/08 21:39:28   1520s] OPERPROF:     Starting CMU at level 3, MEM:2246.2M
[05/08 21:39:28   1520s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2246.2M
[05/08 21:39:28   1520s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.099, MEM:2246.2M
[05/08 21:39:28   1520s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2246.2MB).
[05/08 21:39:28   1520s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.121, MEM:2246.2M
[05/08 21:39:28   1520s] ### Creating PhyDesignMc, finished. totSessionCpu=0:25:20 mem=2246.2M
[05/08 21:39:28   1520s] *** Starting optimizing excluded clock nets MEM= 2246.4M) ***
[05/08 21:39:28   1520s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2246.5M) ***
[05/08 21:39:28   1520s] The useful skew maximum allowed delay set by user is: 1
[05/08 21:39:28   1521s] Deleting Lib Analyzer.
[05/08 21:39:28   1521s] Info: 108 io nets excluded
[05/08 21:39:28   1521s] Info: 2 clock nets excluded from IPO operation.
[05/08 21:39:28   1521s] ### Creating LA Mngr. totSessionCpu=0:25:21 mem=2240.2M
[05/08 21:39:28   1521s] ### Creating LA Mngr, finished. totSessionCpu=0:25:21 mem=2240.2M
[05/08 21:39:28   1521s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/08 21:39:28   1521s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:25:21.5/0:18:45.7 (1.4), mem = 2240.2M
[05/08 21:39:29   1521s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.29307.7
[05/08 21:39:29   1521s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 21:39:29   1521s] ### Creating PhyDesignMc. totSessionCpu=0:25:21 mem=2240.2M
[05/08 21:39:29   1521s] OPERPROF: Starting DPlace-Init at level 1, MEM:2240.2M
[05/08 21:39:29   1521s] #spOpts: minPadR=1.1 mergeVia=F 
[05/08 21:39:29   1521s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2240.2M
[05/08 21:39:29   1521s] OPERPROF:     Starting CMU at level 3, MEM:2240.2M
[05/08 21:39:29   1521s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2240.2M
[05/08 21:39:29   1521s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.100, MEM:2240.2M
[05/08 21:39:29   1521s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2240.2MB).
[05/08 21:39:29   1521s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.122, MEM:2240.2M
[05/08 21:39:29   1521s] ### Creating PhyDesignMc, finished. totSessionCpu=0:25:22 mem=2241.1M
[05/08 21:39:29   1522s] 
[05/08 21:39:29   1522s] Creating Lib Analyzer ...
[05/08 21:39:29   1522s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[05/08 21:39:29   1522s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/08 21:39:29   1522s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/08 21:39:29   1522s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/08 21:39:29   1522s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[05/08 21:39:29   1522s] 
[05/08 21:39:34   1526s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:25:27 mem=2294.9M
[05/08 21:39:34   1526s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:25:27 mem=2294.9M
[05/08 21:39:34   1526s] Creating Lib Analyzer, finished. 
[05/08 21:39:34   1526s] 
[05/08 21:39:34   1526s] #optDebug: {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8500} {5, 0.250, 0.6840} 
[05/08 21:39:35   1528s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2559.9M
[05/08 21:39:35   1528s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2560.0M
[05/08 21:39:35   1528s] 
[05/08 21:39:35   1528s] Netlist preparation processing... 
[05/08 21:39:35   1528s] Removed 0 instance
[05/08 21:39:35   1528s] *info: Marking 0 isolation instances dont touch
[05/08 21:39:35   1528s] *info: Marking 0 level shifter instances dont touch
[05/08 21:39:35   1528s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.29307.7
[05/08 21:39:35   1528s] *** AreaOpt [finish] : cpu/real = 0:00:07.1/0:00:06.7 (1.1), totSession cpu/real = 0:25:28.6/0:18:52.4 (1.3), mem = 2300.0M
[05/08 21:39:35   1528s] Deleting Lib Analyzer.
[05/08 21:39:35   1528s] Begin: GigaOpt high fanout net optimization
[05/08 21:39:35   1528s] GigaOpt HFN: use maxLocalDensity 1.2
[05/08 21:39:35   1528s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 10 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/08 21:39:35   1528s] Info: 108 io nets excluded
[05/08 21:39:35   1528s] Info: 2 clock nets excluded from IPO operation.
[05/08 21:39:35   1528s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:25:28.9/0:18:52.7 (1.3), mem = 2294.7M
[05/08 21:39:35   1528s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.29307.8
[05/08 21:39:35   1528s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 21:39:35   1528s] ### Creating PhyDesignMc. totSessionCpu=0:25:29 mem=2294.7M
[05/08 21:39:35   1528s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/08 21:39:35   1528s] OPERPROF: Starting DPlace-Init at level 1, MEM:2294.7M
[05/08 21:39:35   1528s] #spOpts: minPadR=1.1 mergeVia=F 
[05/08 21:39:36   1528s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2294.7M
[05/08 21:39:36   1529s] OPERPROF:     Starting CMU at level 3, MEM:2294.7M
[05/08 21:39:36   1529s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2294.7M
[05/08 21:39:36   1529s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.094, MEM:2294.7M
[05/08 21:39:36   1529s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2294.7MB).
[05/08 21:39:36   1529s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.118, MEM:2294.7M
[05/08 21:39:36   1529s] ### Creating PhyDesignMc, finished. totSessionCpu=0:25:29 mem=2294.7M
[05/08 21:39:36   1529s] 
[05/08 21:39:36   1529s] Creating Lib Analyzer ...
[05/08 21:39:36   1529s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[05/08 21:39:36   1529s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/08 21:39:36   1529s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/08 21:39:36   1529s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/08 21:39:36   1529s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[05/08 21:39:36   1529s] 
[05/08 21:39:40   1533s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:25:34 mem=2300.8M
[05/08 21:39:40   1533s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:25:34 mem=2300.8M
[05/08 21:39:40   1533s] Creating Lib Analyzer, finished. 
[05/08 21:39:40   1533s] 
[05/08 21:39:40   1533s] #optDebug: {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8390} {5, 0.250, 0.5472} 
[05/08 21:39:43   1536s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 10 threads.
[05/08 21:39:43   1536s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/08 21:39:43   1536s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 21:39:43   1536s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.29307.8
[05/08 21:39:43   1536s] *** DrvOpt [finish] : cpu/real = 0:00:07.9/0:00:07.3 (1.1), totSession cpu/real = 0:25:36.8/0:18:59.9 (1.3), mem = 2296.3M
[05/08 21:39:43   1536s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/08 21:39:43   1536s] End: GigaOpt high fanout net optimization
[05/08 21:39:43   1536s] Begin: GigaOpt DRV Optimization
[05/08 21:39:43   1536s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 10 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/08 21:39:43   1536s] Info: 108 io nets excluded
[05/08 21:39:43   1536s] Info: 2 clock nets excluded from IPO operation.
[05/08 21:39:43   1536s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:25:36.9/0:19:00.0 (1.3), mem = 2296.3M
[05/08 21:39:43   1536s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.29307.9
[05/08 21:39:43   1536s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 21:39:43   1536s] ### Creating PhyDesignMc. totSessionCpu=0:25:37 mem=2296.3M
[05/08 21:39:43   1536s] OPERPROF: Starting DPlace-Init at level 1, MEM:2296.3M
[05/08 21:39:43   1536s] #spOpts: minPadR=1.1 mergeVia=F 
[05/08 21:39:43   1536s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2296.3M
[05/08 21:39:43   1537s] OPERPROF:     Starting CMU at level 3, MEM:2296.3M
[05/08 21:39:43   1537s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2296.3M
[05/08 21:39:43   1537s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.092, MEM:2296.3M
[05/08 21:39:43   1537s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2296.3MB).
[05/08 21:39:43   1537s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.117, MEM:2296.3M
[05/08 21:39:43   1537s] ### Creating PhyDesignMc, finished. totSessionCpu=0:25:37 mem=2296.3M
[05/08 21:39:43   1537s] 
[05/08 21:39:43   1537s] #optDebug: {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8390} {5, 0.250, 0.5472} 
[05/08 21:39:45   1540s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2561.1M
[05/08 21:39:45   1540s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2561.2M
[05/08 21:39:46   1540s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 21:39:46   1540s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/08 21:39:46   1540s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 21:39:46   1540s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/08 21:39:46   1540s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 21:39:46   1540s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 10 threads.
[05/08 21:39:46   1540s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/08 21:39:46   1540s] Info: violation cost 6425.445801 (cap = 188.657455, tran = 6214.391113, len = 0.000000, fanout load = 16.400000, fanout count = 6.000000, glitch 0.000000)
[05/08 21:39:46   1540s] |   222|  2152|   -34.37|   247|   247|    -2.85|     1|     1|     0|     0|   -24.49| -7320.55|       0|       0|       0|   4.22|          |         |
[05/08 21:39:47   1545s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 10 threads.
[05/08 21:39:47   1546s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/08 21:39:47   1546s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 21:39:47   1546s] |    42|    42|   -33.01|    42|    42|    -2.43|     0|     0|     0|     0|    -3.58| -1193.70|     184|       6|      30|   4.26| 0:00:01.0|  2995.0M|
[05/08 21:39:47   1546s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 10 threads.
[05/08 21:39:47   1546s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/08 21:39:47   1546s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 21:39:47   1546s] |    42|    42|   -33.01|    42|    42|    -2.43|     0|     0|     0|     0|    -3.58| -1193.70|       0|       0|       0|   4.26| 0:00:00.0|  2995.0M|
[05/08 21:39:47   1546s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 21:39:47   1546s] 
[05/08 21:39:47   1546s] ###############################################################################
[05/08 21:39:47   1546s] #
[05/08 21:39:47   1546s] #  Large fanout net report:  
[05/08 21:39:47   1546s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/08 21:39:47   1546s] #     - current density: 4.26
[05/08 21:39:47   1546s] #
[05/08 21:39:47   1546s] #  List of high fanout nets:
[05/08 21:39:47   1546s] #
[05/08 21:39:47   1546s] ###############################################################################
[05/08 21:39:47   1546s] **** Begin NDR-Layer Usage Statistics ****
[05/08 21:39:47   1546s] 0 Ndr or Layer constraints added by optimization 
[05/08 21:39:47   1546s] **** End NDR-Layer Usage Statistics ****
[05/08 21:39:47   1546s] 
[05/08 21:39:47   1546s] 
[05/08 21:39:47   1546s] =======================================================================
[05/08 21:39:47   1546s]                 Reasons for remaining drv violations
[05/08 21:39:47   1546s] =======================================================================
[05/08 21:39:47   1546s] *info: Total 42 net(s) have violations which can't be fixed by DRV optimization.
[05/08 21:39:47   1546s] 
[05/08 21:39:47   1546s] MultiBuffering failure reasons
[05/08 21:39:47   1546s] ------------------------------------------------
[05/08 21:39:47   1546s] *info:    42 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[05/08 21:39:47   1546s] 
[05/08 21:39:47   1546s] 
[05/08 21:39:47   1546s] *** Finish DRV Fixing (cpu=0:00:06.0 real=0:00:02.0 mem=2993.1M) ***
[05/08 21:39:47   1546s] 
[05/08 21:39:47   1546s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.29307.9
[05/08 21:39:47   1546s] *** DrvOpt [finish] : cpu/real = 0:00:09.3/0:00:04.1 (2.3), totSession cpu/real = 0:25:46.2/0:19:04.1 (1.4), mem = 2328.3M
[05/08 21:39:47   1546s] End: GigaOpt DRV Optimization
[05/08 21:39:47   1546s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/08 21:39:47   1546s] **optDesign ... cpu = 0:00:47, real = 0:00:32, mem = 1735.1M, totSessionCpu=0:25:46 **
[05/08 21:39:47   1546s] 
[05/08 21:39:47   1546s] Active setup views:
[05/08 21:39:47   1546s]  av_func_mode_max
[05/08 21:39:47   1546s]   Dominating endpoints: 0
[05/08 21:39:47   1546s]   Dominating TNS: -0.000
[05/08 21:39:47   1546s] 
[05/08 21:39:47   1546s] Deleting Lib Analyzer.
[05/08 21:39:47   1546s] Begin: GigaOpt Global Optimization
[05/08 21:39:47   1546s] *info: use new DP (enabled)
[05/08 21:39:47   1546s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 10 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/08 21:39:47   1546s] Info: 108 io nets excluded
[05/08 21:39:47   1546s] Info: 2 clock nets excluded from IPO operation.
[05/08 21:39:47   1546s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:25:46.4/0:19:04.2 (1.4), mem = 2319.8M
[05/08 21:39:47   1546s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.29307.10
[05/08 21:39:47   1546s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 21:39:47   1546s] ### Creating PhyDesignMc. totSessionCpu=0:25:46 mem=2319.8M
[05/08 21:39:47   1546s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/08 21:39:47   1546s] OPERPROF: Starting DPlace-Init at level 1, MEM:2319.8M
[05/08 21:39:47   1546s] #spOpts: minPadR=1.1 mergeVia=F 
[05/08 21:39:47   1546s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2319.9M
[05/08 21:39:47   1546s] OPERPROF:     Starting CMU at level 3, MEM:2319.9M
[05/08 21:39:47   1546s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2321.4M
[05/08 21:39:47   1546s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.104, MEM:2321.4M
[05/08 21:39:47   1546s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2321.4MB).
[05/08 21:39:47   1546s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.127, MEM:2321.4M
[05/08 21:39:47   1546s] ### Creating PhyDesignMc, finished. totSessionCpu=0:25:47 mem=2319.4M
[05/08 21:39:47   1546s] 
[05/08 21:39:47   1546s] Creating Lib Analyzer ...
[05/08 21:39:47   1546s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[05/08 21:39:47   1546s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/08 21:39:47   1546s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/08 21:39:47   1546s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/08 21:39:47   1546s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[05/08 21:39:47   1546s] 
[05/08 21:39:51   1550s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:25:51 mem=2325.6M
[05/08 21:39:51   1550s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:25:51 mem=2325.6M
[05/08 21:39:51   1550s] Creating Lib Analyzer, finished. 
[05/08 21:39:51   1550s] 
[05/08 21:39:51   1550s] #optDebug: {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8500} {5, 0.250, 0.6840} 
[05/08 21:39:56   1555s] *info: 108 io nets excluded
[05/08 21:39:56   1555s] *info: 2 clock nets excluded
[05/08 21:39:56   1555s] *info: 2 special nets excluded.
[05/08 21:39:56   1555s] *info: 698 no-driver nets excluded.
[05/08 21:39:58   1557s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2620.6M
[05/08 21:39:58   1557s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2620.7M
[05/08 21:39:58   1557s] Info: Begin MT loop @oiCellDelayCachingJob with 10 threads.
[05/08 21:39:58   1557s] Info: End MT loop @oiCellDelayCachingJob.
[05/08 21:39:58   1557s] ** GigaOpt Global Opt WNS Slack -3.577  TNS Slack -1193.699 
[05/08 21:39:58   1557s] +--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:39:58   1557s] |  WNS   |   TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|          End Point          |
[05/08 21:39:58   1557s] +--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:39:58   1557s] |  -3.577|-1193.699|     4.26%|   0:00:00.0| 2655.6M|av_func_mode_max|  default| CONV/register_reg[7][8]/D   |
[05/08 21:40:02   1575s] |  -3.542| -917.036|     4.34%|   0:00:04.0| 3113.4M|av_func_mode_max|  default| CONV/register_reg[8][16]/RN |
[05/08 21:40:04   1585s] |  -2.244| -200.851|     4.39%|   0:00:02.0| 3124.2M|av_func_mode_max|  default| CONV/CMF0_reg[8]/D          |
[05/08 21:40:04   1587s] |  -2.244| -200.851|     4.39%|   0:00:00.0| 3125.2M|av_func_mode_max|  default| CONV/CMF0_reg[8]/D          |
[05/08 21:40:06   1597s] |  -1.212|  -97.880|     4.39%|   0:00:02.0| 3137.2M|av_func_mode_max|  default| CONV/CMF0_reg[7]/D          |
[05/08 21:40:07   1606s] |  -0.867|  -64.621|     4.40%|   0:00:01.0| 3140.5M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
[05/08 21:40:08   1609s] |  -0.800|  -48.170|     4.41%|   0:00:01.0| 3139.4M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
[05/08 21:40:08   1610s] |  -0.800|  -48.170|     4.41%|   0:00:00.0| 3139.7M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
[05/08 21:40:09   1612s] |  -0.675|  -39.493|     4.42%|   0:00:01.0| 3139.7M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
[05/08 21:40:09   1614s] |  -0.582|  -34.332|     4.42%|   0:00:00.0| 3139.2M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
[05/08 21:40:09   1615s] |  -0.582|  -33.470|     4.42%|   0:00:00.0| 3139.8M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
[05/08 21:40:09   1616s] |  -0.582|  -33.470|     4.42%|   0:00:00.0| 3140.1M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
[05/08 21:40:10   1617s] |  -0.582|  -31.944|     4.42%|   0:00:01.0| 3140.1M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
[05/08 21:40:10   1619s] |  -0.582|  -31.327|     4.42%|   0:00:00.0| 3140.6M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
[05/08 21:40:10   1620s] |  -0.582|  -30.950|     4.42%|   0:00:00.0| 3140.1M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
[05/08 21:40:10   1620s] |  -0.582|  -30.950|     4.42%|   0:00:00.0| 3140.5M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
[05/08 21:40:11   1621s] |  -0.582|  -30.730|     4.43%|   0:00:01.0| 3140.5M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
[05/08 21:40:11   1622s] |  -0.582|  -30.672|     4.43%|   0:00:00.0| 3141.1M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
[05/08 21:40:11   1622s] |  -0.582|  -30.835|     4.43%|   0:00:00.0| 3141.3M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
[05/08 21:40:11   1622s] |  -0.582|  -30.835|     4.43%|   0:00:00.0| 3141.3M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
[05/08 21:40:11   1622s] |  -0.582|  -30.208|     4.43%|   0:00:00.0| 3141.3M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
[05/08 21:40:11   1623s] |  -0.582|  -30.208|     4.43%|   0:00:00.0| 3141.3M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
[05/08 21:40:11   1623s] |  -0.582|  -30.176|     4.43%|   0:00:00.0| 3141.4M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
[05/08 21:40:11   1624s] |  -0.582|  -30.176|     4.43%|   0:00:00.0| 3140.5M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
[05/08 21:40:12   1624s] |  -0.582|  -29.587|     4.43%|   0:00:01.0| 3140.6M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
[05/08 21:40:12   1625s] |  -0.582|  -29.690|     4.43%|   0:00:00.0| 3143.4M|av_func_mode_max|  default| CONV/register_reg[7][4]/D   |
[05/08 21:40:12   1625s] +--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:40:12   1625s] 
[05/08 21:40:12   1625s] *** Finish pre-CTS Global Setup Fixing (cpu=0:01:08 real=0:00:14.0 mem=3135.2M) ***
[05/08 21:40:12   1625s] 
[05/08 21:40:12   1625s] *** Finish pre-CTS Setup Fixing (cpu=0:01:08 real=0:00:14.0 mem=3135.2M) ***
[05/08 21:40:12   1625s] **** Begin NDR-Layer Usage Statistics ****
[05/08 21:40:12   1625s] 0 Ndr or Layer constraints added by optimization 
[05/08 21:40:12   1625s] **** End NDR-Layer Usage Statistics ****
[05/08 21:40:12   1625s] ** GigaOpt Global Opt End WNS Slack -0.582  TNS Slack -29.690 
[05/08 21:40:12   1625s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.29307.10
[05/08 21:40:12   1625s] *** SetupOpt [finish] : cpu/real = 0:01:19.6/0:00:25.0 (3.2), totSession cpu/real = 0:27:05.9/0:19:29.2 (1.4), mem = 2389.0M
[05/08 21:40:12   1625s] End: GigaOpt Global Optimization
[05/08 21:40:12   1626s] *** Timing NOT met, worst failing slack is -0.582
[05/08 21:40:12   1626s] *** Check timing (0:00:00.0)
[05/08 21:40:12   1626s] Deleting Lib Analyzer.
[05/08 21:40:12   1626s] GigaOpt Checkpoint: Internal reclaim -numThreads 10 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/08 21:40:12   1626s] Info: 108 io nets excluded
[05/08 21:40:12   1626s] Info: 2 clock nets excluded from IPO operation.
[05/08 21:40:12   1626s] ### Creating LA Mngr. totSessionCpu=0:27:06 mem=2378.4M
[05/08 21:40:12   1626s] ### Creating LA Mngr, finished. totSessionCpu=0:27:06 mem=2378.4M
[05/08 21:40:12   1626s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/08 21:40:12   1626s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2378.5M
[05/08 21:40:12   1626s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.101, MEM:2378.5M
[05/08 21:40:13   1626s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2372.9M
[05/08 21:40:13   1626s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.097, MEM:2372.9M
[05/08 21:40:13   1626s] **INFO: Flow update: Design is easy to close.
[05/08 21:40:13   1626s] 
[05/08 21:40:13   1626s] *** Start incrementalPlace ***
[05/08 21:40:13   1626s] User Input Parameters:
[05/08 21:40:13   1626s] - Congestion Driven    : On
[05/08 21:40:13   1626s] - Timing Driven        : On
[05/08 21:40:13   1626s] - Area-Violation Based : On
[05/08 21:40:13   1626s] - Start Rollback Level : -5
[05/08 21:40:13   1626s] - Legalized            : On
[05/08 21:40:13   1626s] - Window Based         : Off
[05/08 21:40:13   1626s] - eDen incr mode       : Off
[05/08 21:40:13   1626s] 
[05/08 21:40:13   1626s] no activity file in design. spp won't run.
[05/08 21:40:13   1626s] Collecting buffer chain nets ...
[05/08 21:40:13   1626s] No Views given, use default active views for adaptive view pruning
[05/08 21:40:13   1626s] SKP will enable view:
[05/08 21:40:13   1626s]   av_func_mode_max
[05/08 21:40:13   1626s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2370.9M
[05/08 21:40:13   1626s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.030, REAL:0.031, MEM:2370.9M
[05/08 21:40:13   1626s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2370.9M
[05/08 21:40:13   1626s] Starting Early Global Route congestion estimation: mem = 2370.9M
[05/08 21:40:13   1626s] (I)       Started Loading and Dumping File ( Curr Mem: 2370.86 MB )
[05/08 21:40:13   1626s] (I)       Reading DB...
[05/08 21:40:13   1626s] (I)       Read data from FE... (mem=2520.2M)
[05/08 21:40:13   1626s] (I)       Read nodes and places... (mem=2520.2M)
[05/08 21:40:13   1626s] (I)       Done Read nodes and places (cpu=0.010s, mem=2522.4M)
[05/08 21:40:13   1626s] (I)       Read nets... (mem=2522.4M)
[05/08 21:40:13   1626s] (I)       Done Read nets (cpu=0.040s, mem=2525.6M)
[05/08 21:40:13   1626s] (I)       Done Read data from FE (cpu=0.050s, mem=2525.6M)
[05/08 21:40:13   1626s] (I)       before initializing RouteDB syMemory usage = 2374.2 MB
[05/08 21:40:13   1626s] (I)       Honor MSV route constraint: false
[05/08 21:40:13   1626s] (I)       Maximum routing layer  : 127
[05/08 21:40:13   1626s] (I)       Minimum routing layer  : 2
[05/08 21:40:13   1626s] (I)       Supply scale factor H  : 1.00
[05/08 21:40:13   1626s] (I)       Supply scale factor V  : 1.00
[05/08 21:40:13   1626s] (I)       Tracks used by clock wire: 0
[05/08 21:40:13   1626s] (I)       Reverse direction      : 
[05/08 21:40:13   1626s] (I)       Honor partition pin guides: true
[05/08 21:40:13   1626s] (I)       Route selected nets only: false
[05/08 21:40:13   1626s] (I)       Route secondary PG pins: false
[05/08 21:40:13   1626s] (I)       Second PG max fanout   : 2147483647
[05/08 21:40:13   1626s] (I)       Number threads         : 10
[05/08 21:40:13   1626s] (I)       Apply function for special wires: true
[05/08 21:40:13   1626s] (I)       Layer by layer blockage reading: true
[05/08 21:40:13   1626s] (I)       Offset calculation fix : true
[05/08 21:40:13   1626s] (I)       Route stripe layer range: 
[05/08 21:40:13   1626s] (I)       Honor partition fences : 
[05/08 21:40:13   1626s] (I)       Honor partition pin    : 
[05/08 21:40:13   1626s] (I)       Honor partition fences with feedthrough: 
[05/08 21:40:13   1626s] (I)       Counted 46008 PG shapes. We will not process PG shapes layer by layer.
[05/08 21:40:13   1626s] (I)       build grid graph
[05/08 21:40:13   1626s] (I)       build grid graph start
[05/08 21:40:13   1626s] [NR-eGR] Track table information for default rule: 
[05/08 21:40:13   1626s] [NR-eGR] METAL1 has no routable track
[05/08 21:40:13   1626s] [NR-eGR] METAL2 has single uniform track structure
[05/08 21:40:13   1626s] [NR-eGR] METAL3 has single uniform track structure
[05/08 21:40:13   1626s] [NR-eGR] METAL4 has single uniform track structure
[05/08 21:40:13   1626s] [NR-eGR] METAL5 has single uniform track structure
[05/08 21:40:13   1626s] (I)       build grid graph end
[05/08 21:40:13   1626s] (I)       ===========================================================================
[05/08 21:40:13   1626s] (I)       == Report All Rule Vias ==
[05/08 21:40:13   1626s] (I)       ===========================================================================
[05/08 21:40:13   1626s] (I)        Via Rule : (Default)
[05/08 21:40:13   1626s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/08 21:40:13   1626s] (I)       ---------------------------------------------------------------------------
[05/08 21:40:13   1626s] (I)        1    1 : via1                        1 : via1                     
[05/08 21:40:13   1626s] (I)        2    2 : via2                        2 : via2                     
[05/08 21:40:13   1626s] (I)        3    4 : via3                        4 : via3                     
[05/08 21:40:13   1626s] (I)        4    6 : via4                        6 : via4                     
[05/08 21:40:13   1626s] (I)        5    0 : ---                         0 : ---                      
[05/08 21:40:13   1626s] (I)       ===========================================================================
[05/08 21:40:13   1626s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2374.18 MB )
[05/08 21:40:13   1626s] (I)       Num PG vias on layer 1 : 0
[05/08 21:40:13   1626s] (I)       Num PG vias on layer 2 : 0
[05/08 21:40:13   1626s] (I)       Num PG vias on layer 3 : 0
[05/08 21:40:13   1626s] (I)       Num PG vias on layer 4 : 0
[05/08 21:40:13   1626s] (I)       Num PG vias on layer 5 : 0
[05/08 21:40:13   1626s] [NR-eGR] Read 88892 PG shapes
[05/08 21:40:13   1626s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2377.31 MB )
[05/08 21:40:13   1626s] [NR-eGR] #Routing Blockages  : 0
[05/08 21:40:13   1626s] [NR-eGR] #Instance Blockages : 1155
[05/08 21:40:13   1626s] [NR-eGR] #PG Blockages       : 88892
[05/08 21:40:13   1626s] [NR-eGR] #Bump Blockages     : 0
[05/08 21:40:13   1626s] [NR-eGR] #Boundary Blockages : 0
[05/08 21:40:13   1626s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/08 21:40:13   1627s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 21:40:13   1627s] (I)       readDataFromPlaceDB
[05/08 21:40:13   1627s] (I)       Read net information..
[05/08 21:40:13   1627s] [NR-eGR] Read numTotalNets=14360  numIgnoredNets=0
[05/08 21:40:13   1627s] (I)       Read testcase time = 0.010 seconds
[05/08 21:40:13   1627s] 
[05/08 21:40:13   1627s] (I)       early_global_route_priority property id does not exist.
[05/08 21:40:13   1627s] (I)       Start initializing grid graph
[05/08 21:40:13   1627s] (I)       End initializing grid graph
[05/08 21:40:13   1627s] (I)       Model blockages into capacity
[05/08 21:40:13   1627s] (I)       Read Num Blocks=91361  Num Prerouted Wires=0  Num CS=0
[05/08 21:40:13   1627s] (I)       Started Modeling ( Curr Mem: 2394.04 MB )
[05/08 21:40:13   1627s] (I)       Started Modeling Layer 1 ( Curr Mem: 2394.04 MB )
[05/08 21:40:13   1627s] (I)       Started Modeling Layer 2 ( Curr Mem: 2394.04 MB )
[05/08 21:40:13   1627s] (I)       Layer 1 (V) : #blockages 7377 : #preroutes 0
[05/08 21:40:13   1627s] (I)       Finished Modeling Layer 2 ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2404.86 MB )
[05/08 21:40:13   1627s] (I)       Started Modeling Layer 3 ( Curr Mem: 2398.23 MB )
[05/08 21:40:13   1627s] (I)       Layer 2 (H) : #blockages 8856 : #preroutes 0
[05/08 21:40:13   1627s] (I)       Finished Modeling Layer 3 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2412.62 MB )
[05/08 21:40:13   1627s] (I)       Started Modeling Layer 4 ( Curr Mem: 2400.26 MB )
[05/08 21:40:13   1627s] (I)       Layer 3 (V) : #blockages 40128 : #preroutes 0
[05/08 21:40:13   1627s] (I)       Finished Modeling Layer 4 ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2410.77 MB )
[05/08 21:40:13   1627s] (I)       Started Modeling Layer 5 ( Curr Mem: 2397.75 MB )
[05/08 21:40:13   1627s] (I)       Layer 4 (H) : #blockages 35000 : #preroutes 0
[05/08 21:40:13   1627s] (I)       Finished Modeling Layer 5 ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2411.39 MB )
[05/08 21:40:13   1627s] (I)       Finished Modeling ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2398.54 MB )
[05/08 21:40:13   1627s] (I)       Number of ignored nets = 0
[05/08 21:40:13   1627s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 21:40:13   1627s] (I)       Number of clock nets = 2.  Ignored: No
[05/08 21:40:13   1627s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 21:40:13   1627s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 21:40:13   1627s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 21:40:13   1627s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 21:40:13   1627s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 21:40:13   1627s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 21:40:13   1627s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 21:40:13   1627s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 21:40:13   1627s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2398.5 MB
[05/08 21:40:13   1627s] (I)       Ndr track 0 does not exist
[05/08 21:40:13   1627s] (I)       Layer1  viaCost=200.00
[05/08 21:40:13   1627s] (I)       Layer2  viaCost=100.00
[05/08 21:40:13   1627s] (I)       Layer3  viaCost=100.00
[05/08 21:40:13   1627s] (I)       Layer4  viaCost=100.00
[05/08 21:40:13   1627s] (I)       ---------------------Grid Graph Info--------------------
[05/08 21:40:13   1627s] (I)       Routing area        : (0, 0) - (6583240, 6579280)
[05/08 21:40:13   1627s] (I)       Core area           : (613800, 613760) - (5970360, 5966240)
[05/08 21:40:13   1627s] (I)       Site width          :  1320  (dbu)
[05/08 21:40:13   1627s] (I)       Row height          : 10080  (dbu)
[05/08 21:40:13   1627s] (I)       GCell width         : 10080  (dbu)
[05/08 21:40:13   1627s] (I)       GCell height        : 10080  (dbu)
[05/08 21:40:13   1627s] (I)       Grid                :   653   652     5
[05/08 21:40:13   1627s] (I)       Layer numbers       :     1     2     3     4     5
[05/08 21:40:13   1627s] (I)       Vertical capacity   :     0 10080     0 10080     0
[05/08 21:40:13   1627s] (I)       Horizontal capacity :     0     0 10080     0 10080
[05/08 21:40:13   1627s] (I)       Default wire width  :   460   560   560   560   560
[05/08 21:40:13   1627s] (I)       Default wire space  :   460   560   560   560   560
[05/08 21:40:13   1627s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[05/08 21:40:13   1627s] (I)       Default pitch size  :   920  1320  1120  1320  1120
[05/08 21:40:13   1627s] (I)       First track coord   :     0   660   560   660   560
[05/08 21:40:13   1627s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00
[05/08 21:40:13   1627s] (I)       Total num of tracks :     0  4987  5874  4987  5874
[05/08 21:40:13   1627s] (I)       Num of masks        :     1     1     1     1     1
[05/08 21:40:13   1627s] (I)       Num of trim masks   :     0     0     0     0     0
[05/08 21:40:13   1627s] (I)       --------------------------------------------------------
[05/08 21:40:13   1627s] 
[05/08 21:40:13   1627s] [NR-eGR] ============ Routing rule table ============
[05/08 21:40:13   1627s] [NR-eGR] Rule id: 0  Nets: 14250 
[05/08 21:40:13   1627s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 21:40:13   1627s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120
[05/08 21:40:13   1627s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:40:13   1627s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:40:13   1627s] [NR-eGR] ========================================
[05/08 21:40:13   1627s] [NR-eGR] 
[05/08 21:40:13   1627s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 21:40:13   1627s] (I)       blocked tracks on layer2 : = 439545 / 3251524 (13.52%)
[05/08 21:40:13   1627s] (I)       blocked tracks on layer3 : = 468236 / 3835722 (12.21%)
[05/08 21:40:13   1627s] (I)       blocked tracks on layer4 : = 1326873 / 3251524 (40.81%)
[05/08 21:40:13   1627s] (I)       blocked tracks on layer5 : = 1115818 / 3835722 (29.09%)
[05/08 21:40:13   1627s] (I)       After initializing earlyGlobalRoute syMemory usage = 2423.3 MB
[05/08 21:40:13   1627s] (I)       Finished Loading and Dumping File ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 2423.35 MB )
[05/08 21:40:13   1627s] (I)       Started Global Routing ( Curr Mem: 2404.57 MB )
[05/08 21:40:13   1627s] (I)       ============= Initialization =============
[05/08 21:40:13   1627s] (I)       totalPins=44553  totalGlobalPin=43555 (97.76%)
[05/08 21:40:13   1627s] (I)       Started Build MST ( Curr Mem: 2400.77 MB )
[05/08 21:40:13   1627s] (I)       Generate topology with 10 threads
[05/08 21:40:13   1627s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2425.75 MB )
[05/08 21:40:13   1627s] (I)       total 2D Cap : 10902566 = (6119347 H, 4783219 V)
[05/08 21:40:13   1627s] [NR-eGR] Layer group 1: route 14250 net(s) in layer range [2, 5]
[05/08 21:40:13   1627s] (I)       ============  Phase 1a Route ============
[05/08 21:40:13   1627s] (I)       Started Phase 1a ( Curr Mem: 2409.23 MB )
[05/08 21:40:13   1627s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 2411.16 MB )
[05/08 21:40:13   1627s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2411.16 MB )
[05/08 21:40:13   1627s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 2
[05/08 21:40:13   1627s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2415.41 MB )
[05/08 21:40:13   1627s] (I)       Usage: 318191 = (155697 H, 162494 V) = (2.54% H, 3.40% V) = (7.847e+05um H, 8.190e+05um V)
[05/08 21:40:13   1627s] (I)       
[05/08 21:40:13   1627s] (I)       ============  Phase 1b Route ============
[05/08 21:40:13   1627s] (I)       Started Phase 1b ( Curr Mem: 2415.41 MB )
[05/08 21:40:14   1627s] (I)       Finished Phase 1b ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2415.41 MB )
[05/08 21:40:14   1627s] (I)       Usage: 318366 = (155830 H, 162536 V) = (2.55% H, 3.40% V) = (7.854e+05um H, 8.192e+05um V)
[05/08 21:40:14   1627s] (I)       
[05/08 21:40:14   1627s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.604565e+06um
[05/08 21:40:14   1627s] (I)       ============  Phase 1c Route ============
[05/08 21:40:14   1627s] (I)       Started Phase 1c ( Curr Mem: 2415.41 MB )
[05/08 21:40:14   1627s] (I)       Level2 Grid: 131 x 131
[05/08 21:40:14   1627s] (I)       Started Two Level Routing ( Curr Mem: 2415.81 MB )
[05/08 21:40:14   1627s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2415.81 MB )
[05/08 21:40:14   1627s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2415.81 MB )
[05/08 21:40:14   1627s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2415.81 MB )
[05/08 21:40:14   1627s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2415.41 MB )
[05/08 21:40:14   1627s] (I)       Usage: 318376 = (155841 H, 162535 V) = (2.55% H, 3.40% V) = (7.854e+05um H, 8.192e+05um V)
[05/08 21:40:14   1627s] (I)       
[05/08 21:40:14   1627s] (I)       ============  Phase 1d Route ============
[05/08 21:40:14   1627s] (I)       Started Phase 1d ( Curr Mem: 2415.41 MB )
[05/08 21:40:14   1627s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2415.41 MB )
[05/08 21:40:14   1627s] (I)       Usage: 318437 = (155885 H, 162552 V) = (2.55% H, 3.40% V) = (7.857e+05um H, 8.193e+05um V)
[05/08 21:40:14   1627s] (I)       
[05/08 21:40:14   1627s] (I)       ============  Phase 1e Route ============
[05/08 21:40:14   1627s] (I)       Started Phase 1e ( Curr Mem: 2415.41 MB )
[05/08 21:40:14   1627s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2415.41 MB )
[05/08 21:40:14   1627s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2415.41 MB )
[05/08 21:40:14   1627s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2415.41 MB )
[05/08 21:40:14   1627s] (I)       Usage: 318437 = (155885 H, 162552 V) = (2.55% H, 3.40% V) = (7.857e+05um H, 8.193e+05um V)
[05/08 21:40:14   1627s] (I)       
[05/08 21:40:14   1627s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.604922e+06um
[05/08 21:40:14   1627s] [NR-eGR] 
[05/08 21:40:14   1627s] (I)       Current Phase 1l[Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2387.18 MB )
[05/08 21:40:14   1627s] (I)       Run Multi-thread layer assignment with 10 threads
[05/08 21:40:14   1628s] (I)       Finished Phase 1l ( CPU: 0.65 sec, Real: 0.11 sec, Curr Mem: 2387.17 MB )
[05/08 21:40:14   1628s] (I)       ============  Phase 1l Route ============
[05/08 21:40:14   1628s] (I)       
[05/08 21:40:14   1628s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 21:40:14   1628s] [NR-eGR]                        OverCon           OverCon            
[05/08 21:40:14   1628s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/08 21:40:14   1628s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[05/08 21:40:14   1628s] [NR-eGR] ---------------------------------------------------------------
[05/08 21:40:14   1628s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/08 21:40:14   1628s] [NR-eGR]  METAL2  (2)         5( 0.00%)         1( 0.00%)   ( 0.00%) 
[05/08 21:40:14   1628s] [NR-eGR]  METAL3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/08 21:40:14   1628s] [NR-eGR]  METAL4  (4)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/08 21:40:14   1628s] [NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/08 21:40:14   1628s] [NR-eGR] ---------------------------------------------------------------
[05/08 21:40:14   1628s] [NR-eGR] Total                9( 0.00%)         1( 0.00%)   ( 0.00%) 
[05/08 21:40:14   1628s] [NR-eGR] 
[05/08 21:40:14   1628s] (I)       Finished Global Routing ( CPU: 1.02 sec, Real: 0.45 sec, Curr Mem: 2387.17 MB )
[05/08 21:40:14   1628s] (I)       total 2D Cap : 10917813 = (6127001 H, 4790812 V)
[05/08 21:40:14   1628s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/08 21:40:14   1628s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/08 21:40:14   1628s] Early Global Route congestion estimation runtime: 1.49 seconds, mem = 2383.9M
[05/08 21:40:14   1628s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.490, REAL:0.918, MEM:2383.9M
[05/08 21:40:14   1628s] OPERPROF: Starting HotSpotCal at level 1, MEM:2383.9M
[05/08 21:40:14   1628s] [hotspot] +------------+---------------+---------------+
[05/08 21:40:14   1628s] [hotspot] |            |   max hotspot | total hotspot |
[05/08 21:40:14   1628s] [hotspot] +------------+---------------+---------------+
[05/08 21:40:14   1628s] [hotspot] | normalized |          0.00 |          0.00 |
[05/08 21:40:14   1628s] [hotspot] +------------+---------------+---------------+
[05/08 21:40:14   1628s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/08 21:40:14   1628s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/08 21:40:14   1628s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.060, REAL:0.017, MEM:2387.8M
[05/08 21:40:14   1628s] 
[05/08 21:40:14   1628s] === incrementalPlace Internal Loop 1 ===
[05/08 21:40:14   1628s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/08 21:40:14   1628s] OPERPROF: Starting IPInitSPData at level 1, MEM:2387.9M
[05/08 21:40:14   1628s] #spOpts: minPadR=1.1 
[05/08 21:40:14   1628s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2388.7M
[05/08 21:40:14   1628s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.450, REAL:0.453, MEM:2388.8M
[05/08 21:40:14   1628s] OPERPROF:   Starting post-place ADS at level 2, MEM:2388.8M
[05/08 21:40:15   1629s] ADSU 0.295 -> 0.295. GS 40.320
[05/08 21:40:15   1629s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.190, REAL:0.184, MEM:2388.8M
[05/08 21:40:15   1629s] OPERPROF:   Starting spMPad at level 2, MEM:2388.8M
[05/08 21:40:15   1629s] OPERPROF:     Starting spContextMPad at level 3, MEM:2388.8M
[05/08 21:40:15   1629s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2388.8M
[05/08 21:40:15   1629s] OPERPROF:   Finished spMPad at level 2, CPU:0.040, REAL:0.044, MEM:2388.8M
[05/08 21:40:15   1629s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2388.8M
[05/08 21:40:15   1629s] no activity file in design. spp won't run.
[05/08 21:40:15   1629s] [spp] 0
[05/08 21:40:15   1629s] [adp] 0:1:1:3
[05/08 21:40:15   1629s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.005, MEM:2388.8M
[05/08 21:40:15   1629s] SP #FI/SF FL/PI 0/0 13162/0
[05/08 21:40:15   1629s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.750, REAL:0.750, MEM:2388.8M
[05/08 21:40:15   1629s] PP off. flexM 0
[05/08 21:40:15   1629s] OPERPROF: Starting CDPad at level 1, MEM:2387.6M
[05/08 21:40:15   1629s] 3DP is on.
[05/08 21:40:15   1629s] 3DP OF M2 0.000, M4 0.000. Diff 0
[05/08 21:40:15   1629s] design sh 0.045.
[05/08 21:40:15   1629s] design sh 0.045.
[05/08 21:40:15   1629s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[05/08 21:40:15   1629s] design sh 0.036.
[05/08 21:40:16   1631s] CDPadU 0.418 -> 0.386. R=0.295, N=13162, GS=5.040
[05/08 21:40:16   1631s] OPERPROF: Finished CDPad at level 1, CPU:2.460, REAL:0.988, MEM:2388.9M
[05/08 21:40:16   1631s] OPERPROF: Starting InitSKP at level 1, MEM:2388.9M
[05/08 21:40:16   1631s] no activity file in design. spp won't run.
[05/08 21:40:16   1633s] no activity file in design. spp won't run.
[05/08 21:40:17   1635s] *** Finished SKP initialization (cpu=0:00:04.1, real=0:00:01.0)***
[05/08 21:40:17   1635s] OPERPROF: Finished InitSKP at level 1, CPU:4.080, REAL:1.455, MEM:2774.2M
[05/08 21:40:17   1635s] NP #FI/FS/SF FL/PI: 0/148/0 13162/0
[05/08 21:40:17   1635s] no activity file in design. spp won't run.
[05/08 21:40:17   1635s] 
[05/08 21:40:17   1635s] AB Est...
[05/08 21:40:17   1635s] OPERPROF: Starting npPlace at level 1, MEM:2780.4M
[05/08 21:40:18   1636s] OPERPROF: Finished npPlace at level 1, CPU:0.390, REAL:0.357, MEM:2844.4M
[05/08 21:40:18   1636s] Iteration  5: Skipped, with CDP Off
[05/08 21:40:18   1636s] 
[05/08 21:40:18   1636s] AB Est...
[05/08 21:40:18   1636s] OPERPROF: Starting npPlace at level 1, MEM:2817.2M
[05/08 21:40:18   1636s] OPERPROF: Finished npPlace at level 1, CPU:0.400, REAL:0.358, MEM:2841.6M
[05/08 21:40:18   1636s] Iteration  6: Skipped, with CDP Off
[05/08 21:40:18   1636s] 
[05/08 21:40:18   1636s] AB Est...
[05/08 21:40:18   1636s] OPERPROF: Starting npPlace at level 1, MEM:2815.4M
[05/08 21:40:18   1637s] OPERPROF: Finished npPlace at level 1, CPU:0.370, REAL:0.352, MEM:2841.6M
[05/08 21:40:18   1637s] Iteration  7: Skipped, with CDP Off
[05/08 21:40:18   1637s] OPERPROF: Starting npPlace at level 1, MEM:2949.2M
[05/08 21:40:19   1637s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[05/08 21:40:19   1637s] No instances found in the vector
[05/08 21:40:19   1637s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2972.6M, DRC: 0)
[05/08 21:40:19   1637s] 0 (out of 0) MH cells were successfully legalized.
[05/08 21:40:32   1705s] Iteration  8: Total net bbox = 1.310e+06 (6.53e+05 6.57e+05)
[05/08 21:40:32   1705s]               Est.  stn bbox = 1.489e+06 (7.39e+05 7.50e+05)
[05/08 21:40:32   1705s]               cpu = 0:01:08 real = 0:00:13.0 mem = 3040.8M
[05/08 21:40:32   1705s] OPERPROF: Finished npPlace at level 1, CPU:68.430, REAL:14.045, MEM:2905.4M
[05/08 21:40:32   1705s] no activity file in design. spp won't run.
[05/08 21:40:32   1705s] NP #FI/FS/SF FL/PI: 0/148/0 13162/0
[05/08 21:40:32   1705s] no activity file in design. spp won't run.
[05/08 21:40:33   1705s] OPERPROF: Starting npPlace at level 1, MEM:2844.7M
[05/08 21:40:33   1706s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/08 21:40:33   1706s] No instances found in the vector
[05/08 21:40:33   1706s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2869.6M, DRC: 0)
[05/08 21:40:33   1706s] 0 (out of 0) MH cells were successfully legalized.
[05/08 21:41:09   1870s] Iteration  9: Total net bbox = 1.371e+06 (6.81e+05 6.90e+05)
[05/08 21:41:09   1870s]               Est.  stn bbox = 1.553e+06 (7.69e+05 7.84e+05)
[05/08 21:41:09   1870s]               cpu = 0:02:44 real = 0:00:36.0 mem = 3071.7M
[05/08 21:41:09   1870s] OPERPROF: Finished npPlace at level 1, CPU:164.580, REAL:36.832, MEM:2904.3M
[05/08 21:41:09   1870s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2716.5M
[05/08 21:41:09   1870s] Starting Early Global Route rough congestion estimation: mem = 2716.5M
[05/08 21:41:09   1870s] (I)       Started Loading and Dumping File ( Curr Mem: 2716.54 MB )
[05/08 21:41:09   1870s] (I)       Reading DB...
[05/08 21:41:09   1870s] (I)       Read data from FE... (mem=2885.3M)
[05/08 21:41:09   1870s] (I)       Read nodes and places... (mem=2885.3M)
[05/08 21:41:09   1870s] (I)       Done Read nodes and places (cpu=0.030s, mem=2887.4M)
[05/08 21:41:09   1870s] (I)       Read nets... (mem=2887.4M)
[05/08 21:41:10   1870s] (I)       Done Read nets (cpu=0.050s, mem=2889.4M)
[05/08 21:41:10   1870s] (I)       Done Read data from FE (cpu=0.080s, mem=2889.4M)
[05/08 21:41:10   1870s] (I)       before initializing RouteDB syMemory usage = 2722.4 MB
[05/08 21:41:10   1870s] (I)       Print mode             : 2
[05/08 21:41:10   1870s] (I)       Stop if highly congested: false
[05/08 21:41:10   1870s] (I)       Honor MSV route constraint: false
[05/08 21:41:10   1870s] (I)       Maximum routing layer  : 127
[05/08 21:41:10   1870s] (I)       Minimum routing layer  : 2
[05/08 21:41:10   1870s] (I)       Supply scale factor H  : 1.00
[05/08 21:41:10   1870s] (I)       Supply scale factor V  : 1.00
[05/08 21:41:10   1870s] (I)       Tracks used by clock wire: 0
[05/08 21:41:10   1870s] (I)       Reverse direction      : 
[05/08 21:41:10   1870s] (I)       Honor partition pin guides: true
[05/08 21:41:10   1870s] (I)       Route selected nets only: false
[05/08 21:41:10   1870s] (I)       Route secondary PG pins: false
[05/08 21:41:10   1870s] (I)       Second PG max fanout   : 2147483647
[05/08 21:41:10   1870s] (I)       Assign partition pins  : false
[05/08 21:41:10   1870s] (I)       Support large GCell    : true
[05/08 21:41:10   1870s] (I)       Number threads         : 10
[05/08 21:41:10   1870s] (I)       Number of rows per GCell: 4
[05/08 21:41:10   1870s] (I)       Max num rows per GCell : 32
[05/08 21:41:10   1870s] (I)       Apply function for special wires: true
[05/08 21:41:10   1870s] (I)       Layer by layer blockage reading: true
[05/08 21:41:10   1870s] (I)       Offset calculation fix : true
[05/08 21:41:10   1870s] (I)       Route stripe layer range: 
[05/08 21:41:10   1870s] (I)       Honor partition fences : 
[05/08 21:41:10   1870s] (I)       Honor partition pin    : 
[05/08 21:41:10   1870s] (I)       Honor partition fences with feedthrough: 
[05/08 21:41:10   1870s] (I)       Counted 46008 PG shapes. We will not process PG shapes layer by layer.
[05/08 21:41:10   1870s] (I)       build grid graph
[05/08 21:41:10   1870s] (I)       build grid graph start
[05/08 21:41:10   1870s] [NR-eGR] Track table information for default rule: 
[05/08 21:41:10   1870s] [NR-eGR] METAL1 has no routable track
[05/08 21:41:10   1870s] [NR-eGR] METAL2 has single uniform track structure
[05/08 21:41:10   1870s] [NR-eGR] METAL3 has single uniform track structure
[05/08 21:41:10   1870s] [NR-eGR] METAL4 has single uniform track structure
[05/08 21:41:10   1870s] [NR-eGR] METAL5 has single uniform track structure
[05/08 21:41:10   1870s] (I)       build grid graph end
[05/08 21:41:10   1870s] (I)       ===========================================================================
[05/08 21:41:10   1870s] (I)       == Report All Rule Vias ==
[05/08 21:41:10   1870s] (I)       ===========================================================================
[05/08 21:41:10   1870s] (I)        Via Rule : (Default)
[05/08 21:41:10   1870s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/08 21:41:10   1870s] (I)       ---------------------------------------------------------------------------
[05/08 21:41:10   1870s] (I)        1    1 : via1                        1 : via1                     
[05/08 21:41:10   1870s] (I)        2    2 : via2                        2 : via2                     
[05/08 21:41:10   1870s] (I)        3    4 : via3                        4 : via3                     
[05/08 21:41:10   1870s] (I)        4    6 : via4                        6 : via4                     
[05/08 21:41:10   1870s] (I)        5    0 : ---                         0 : ---                      
[05/08 21:41:10   1870s] (I)       ===========================================================================
[05/08 21:41:10   1870s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2722.39 MB )
[05/08 21:41:10   1870s] (I)       Num PG vias on layer 1 : 0
[05/08 21:41:10   1870s] (I)       Num PG vias on layer 2 : 0
[05/08 21:41:10   1870s] (I)       Num PG vias on layer 3 : 0
[05/08 21:41:10   1870s] (I)       Num PG vias on layer 4 : 0
[05/08 21:41:10   1870s] (I)       Num PG vias on layer 5 : 0
[05/08 21:41:10   1870s] [NR-eGR] Read 88892 PG shapes
[05/08 21:41:10   1870s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2725.52 MB )
[05/08 21:41:10   1870s] [NR-eGR] #Routing Blockages  : 0
[05/08 21:41:10   1870s] [NR-eGR] #Instance Blockages : 1155
[05/08 21:41:10   1870s] [NR-eGR] #PG Blockages       : 88892
[05/08 21:41:10   1870s] [NR-eGR] #Bump Blockages     : 0
[05/08 21:41:10   1870s] [NR-eGR] #Boundary Blockages : 0
[05/08 21:41:10   1870s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/08 21:41:10   1870s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 21:41:10   1870s] (I)       readDataFromPlaceDB
[05/08 21:41:10   1870s] (I)       Read net information..
[05/08 21:41:10   1870s] [NR-eGR] Read numTotalNets=14360  numIgnoredNets=0
[05/08 21:41:10   1870s] (I)       Read testcase time = 0.010 seconds
[05/08 21:41:10   1870s] 
[05/08 21:41:10   1870s] (I)       early_global_route_priority property id does not exist.
[05/08 21:41:10   1870s] (I)       Start initializing grid graph
[05/08 21:41:10   1870s] (I)       End initializing grid graph
[05/08 21:41:10   1870s] (I)       Model blockages into capacity
[05/08 21:41:10   1870s] (I)       Read Num Blocks=91361  Num Prerouted Wires=0  Num CS=0
[05/08 21:41:10   1870s] (I)       Started Modeling ( Curr Mem: 2727.93 MB )
[05/08 21:41:10   1870s] (I)       Started Modeling Layer 1 ( Curr Mem: 2727.93 MB )
[05/08 21:41:10   1870s] (I)       Started Modeling Layer 2 ( Curr Mem: 2727.93 MB )
[05/08 21:41:10   1870s] (I)       Layer 1 (V) : #blockages 7377 : #preroutes 0
[05/08 21:41:10   1870s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2729.96 MB )
[05/08 21:41:10   1870s] (I)       Started Modeling Layer 3 ( Curr Mem: 2729.96 MB )
[05/08 21:41:10   1870s] (I)       Layer 2 (H) : #blockages 8856 : #preroutes 0
[05/08 21:41:10   1870s] (I)       Finished Modeling Layer 3 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2732.94 MB )
[05/08 21:41:10   1870s] (I)       Started Modeling Layer 4 ( Curr Mem: 2730.31 MB )
[05/08 21:41:10   1870s] (I)       Layer 3 (V) : #blockages 40128 : #preroutes 0
[05/08 21:41:10   1870s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2730.31 MB )
[05/08 21:41:10   1870s] (I)       Started Modeling Layer 5 ( Curr Mem: 2730.31 MB )
[05/08 21:41:10   1870s] (I)       Layer 4 (H) : #blockages 35000 : #preroutes 0
[05/08 21:41:10   1870s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2730.31 MB )
[05/08 21:41:10   1870s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2730.31 MB )
[05/08 21:41:10   1870s] (I)       Number of ignored nets = 0
[05/08 21:41:10   1870s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 21:41:10   1870s] (I)       Number of clock nets = 2.  Ignored: No
[05/08 21:41:10   1870s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 21:41:10   1870s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 21:41:10   1870s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 21:41:10   1870s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 21:41:10   1870s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 21:41:10   1870s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 21:41:10   1870s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 21:41:10   1870s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 21:41:10   1870s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2730.3 MB
[05/08 21:41:10   1870s] (I)       Ndr track 0 does not exist
[05/08 21:41:10   1870s] (I)       Layer1  viaCost=200.00
[05/08 21:41:10   1870s] (I)       Layer2  viaCost=100.00
[05/08 21:41:10   1870s] (I)       Layer3  viaCost=100.00
[05/08 21:41:10   1870s] (I)       Layer4  viaCost=100.00
[05/08 21:41:10   1870s] (I)       ---------------------Grid Graph Info--------------------
[05/08 21:41:10   1870s] (I)       Routing area        : (0, 0) - (6583240, 6579280)
[05/08 21:41:10   1870s] (I)       Core area           : (613800, 613760) - (5970360, 5966240)
[05/08 21:41:10   1870s] (I)       Site width          :  1320  (dbu)
[05/08 21:41:10   1870s] (I)       Row height          : 10080  (dbu)
[05/08 21:41:10   1870s] (I)       GCell width         : 40320  (dbu)
[05/08 21:41:10   1870s] (I)       GCell height        : 40320  (dbu)
[05/08 21:41:10   1870s] (I)       Grid                :   164   163     5
[05/08 21:41:10   1870s] (I)       Layer numbers       :     1     2     3     4     5
[05/08 21:41:10   1870s] (I)       Vertical capacity   :     0 40320     0 40320     0
[05/08 21:41:10   1870s] (I)       Horizontal capacity :     0     0 40320     0 40320
[05/08 21:41:10   1870s] (I)       Default wire width  :   460   560   560   560   560
[05/08 21:41:10   1870s] (I)       Default wire space  :   460   560   560   560   560
[05/08 21:41:10   1870s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[05/08 21:41:10   1870s] (I)       Default pitch size  :   920  1320  1120  1320  1120
[05/08 21:41:10   1870s] (I)       First track coord   :     0   660   560   660   560
[05/08 21:41:10   1870s] (I)       Num tracks per GCell: 43.83 30.55 36.00 30.55 36.00
[05/08 21:41:10   1870s] (I)       Total num of tracks :     0  4987  5874  4987  5874
[05/08 21:41:10   1870s] (I)       Num of masks        :     1     1     1     1     1
[05/08 21:41:10   1870s] (I)       Num of trim masks   :     0     0     0     0     0
[05/08 21:41:10   1870s] (I)       --------------------------------------------------------
[05/08 21:41:10   1870s] 
[05/08 21:41:10   1870s] [NR-eGR] ============ Routing rule table ============
[05/08 21:41:10   1870s] [NR-eGR] Rule id: 0  Nets: 14252 
[05/08 21:41:10   1870s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 21:41:10   1870s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120
[05/08 21:41:10   1870s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:41:10   1870s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:41:10   1870s] [NR-eGR] ========================================
[05/08 21:41:10   1870s] [NR-eGR] 
[05/08 21:41:10   1870s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 21:41:10   1870s] (I)       blocked tracks on layer2 : = 129243 / 812881 (15.90%)
[05/08 21:41:10   1870s] (I)       blocked tracks on layer3 : = 146639 / 963336 (15.22%)
[05/08 21:41:10   1870s] (I)       blocked tracks on layer4 : = 353721 / 812881 (43.51%)
[05/08 21:41:10   1870s] (I)       blocked tracks on layer5 : = 280257 / 963336 (29.09%)
[05/08 21:41:10   1870s] (I)       After initializing earlyGlobalRoute syMemory usage = 2729.0 MB
[05/08 21:41:10   1870s] (I)       Finished Loading and Dumping File ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 2729.00 MB )
[05/08 21:41:10   1870s] (I)       ============= Initialization =============
[05/08 21:41:10   1870s] (I)       numLocalWires=20442  numGlobalNetBranches=6322  numLocalNetBranches=3962
[05/08 21:41:10   1870s] (I)       totalPins=44557  totalGlobalPin=31057 (69.70%)
[05/08 21:41:10   1870s] (I)       Started Build MST ( Curr Mem: 2724.25 MB )
[05/08 21:41:10   1870s] (I)       Generate topology with 10 threads
[05/08 21:41:10   1870s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2751.05 MB )
[05/08 21:41:10   1870s] (I)       total 2D Cap : 2717486 = (1533800 H, 1183686 V)
[05/08 21:41:10   1870s] (I)       ============  Phase 1a Route ============
[05/08 21:41:10   1870s] (I)       Started Phase 1a ( Curr Mem: 2728.10 MB )
[05/08 21:41:10   1870s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2728.10 MB )
[05/08 21:41:10   1870s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2728.10 MB )
[05/08 21:41:10   1870s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 2
[05/08 21:41:10   1870s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2728.10 MB )
[05/08 21:41:10   1870s] (I)       Usage: 74222 = (37119 H, 37103 V) = (2.42% H, 3.13% V) = (7.483e+05um H, 7.480e+05um V)
[05/08 21:41:10   1870s] (I)       
[05/08 21:41:10   1870s] (I)       ============  Phase 1b Route ============
[05/08 21:41:10   1870s] (I)       Started Phase 1b ( Curr Mem: 2728.10 MB )
[05/08 21:41:10   1870s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2728.10 MB )
[05/08 21:41:10   1870s] (I)       Usage: 74223 = (37119 H, 37104 V) = (2.42% H, 3.13% V) = (7.483e+05um H, 7.480e+05um V)
[05/08 21:41:10   1870s] (I)       
[05/08 21:41:10   1870s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/08 21:41:10   1870s] 
[05/08 21:41:10   1870s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/08 21:41:10   1870s] Finished Early Global Route rough congestion estimation: mem = 2711.5M
[05/08 21:41:10   1870s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.320, REAL:0.290, MEM:2705.3M
[05/08 21:41:10   1870s] earlyGlobalRoute rough estimation gcell size 4 row height
[05/08 21:41:10   1870s] OPERPROF: Starting CDPad at level 1, MEM:2705.3M
[05/08 21:41:10   1871s] CDPadU 0.386 -> 0.386. R=0.295, N=13162, GS=20.160
[05/08 21:41:10   1871s] OPERPROF: Finished CDPad at level 1, CPU:0.430, REAL:0.323, MEM:2707.0M
[05/08 21:41:10   1871s] no activity file in design. spp won't run.
[05/08 21:41:10   1871s] NP #FI/FS/SF FL/PI: 0/148/0 13162/0
[05/08 21:41:10   1871s] no activity file in design. spp won't run.
[05/08 21:41:10   1871s] OPERPROF: Starting npPlace at level 1, MEM:2833.9M
[05/08 21:41:11   1871s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/08 21:41:11   1871s] No instances found in the vector
[05/08 21:41:11   1871s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2858.6M, DRC: 0)
[05/08 21:41:11   1871s] 0 (out of 0) MH cells were successfully legalized.
[05/08 21:41:12   1877s] OPERPROF: Finished npPlace at level 1, CPU:5.850, REAL:1.687, MEM:2893.6M
[05/08 21:41:12   1877s] no activity file in design. spp won't run.
[05/08 21:41:12   1877s] NP #FI/FS/SF FL/PI: 0/148/0 13162/0
[05/08 21:41:12   1877s] no activity file in design. spp won't run.
[05/08 21:41:12   1877s] OPERPROF: Starting npPlace at level 1, MEM:2835.7M
[05/08 21:41:12   1878s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/08 21:41:12   1878s] No instances found in the vector
[05/08 21:41:12   1878s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2858.2M, DRC: 0)
[05/08 21:41:12   1878s] 0 (out of 0) MH cells were successfully legalized.
[05/08 21:41:47   2038s] Iteration 10: Total net bbox = 1.440e+06 (7.19e+05 7.20e+05)
[05/08 21:41:47   2038s]               Est.  stn bbox = 1.617e+06 (8.06e+05 8.12e+05)
[05/08 21:41:47   2038s]               cpu = 0:02:40 real = 0:00:35.0 mem = 3060.3M
[05/08 21:41:47   2038s] OPERPROF: Finished npPlace at level 1, CPU:160.600, REAL:34.958, MEM:2892.7M
[05/08 21:41:47   2038s] no activity file in design. spp won't run.
[05/08 21:41:47   2038s] NP #FI/FS/SF FL/PI: 0/148/0 13162/0
[05/08 21:41:47   2038s] no activity file in design. spp won't run.
[05/08 21:41:47   2038s] OPERPROF: Starting npPlace at level 1, MEM:2837.6M
[05/08 21:41:48   2038s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/08 21:41:48   2038s] No instances found in the vector
[05/08 21:41:48   2038s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2859.2M, DRC: 0)
[05/08 21:41:48   2038s] 0 (out of 0) MH cells were successfully legalized.
[05/08 21:42:01   2100s] Iteration 11: Total net bbox = 1.415e+06 (7.06e+05 7.09e+05)
[05/08 21:42:01   2100s]               Est.  stn bbox = 1.589e+06 (7.90e+05 7.99e+05)
[05/08 21:42:01   2100s]               cpu = 0:01:02 real = 0:00:13.0 mem = 3061.1M
[05/08 21:42:01   2100s] OPERPROF: Finished npPlace at level 1, CPU:61.970, REAL:14.039, MEM:2892.7M
[05/08 21:42:01   2100s] no activity file in design. spp won't run.
[05/08 21:42:01   2100s] NP #FI/FS/SF FL/PI: 0/148/0 13162/0
[05/08 21:42:01   2100s] no activity file in design. spp won't run.
[05/08 21:42:01   2100s] OPERPROF: Starting npPlace at level 1, MEM:2838.7M
[05/08 21:42:02   2101s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[05/08 21:42:02   2101s] No instances found in the vector
[05/08 21:42:02   2101s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2861.1M, DRC: 0)
[05/08 21:42:02   2101s] 0 (out of 0) MH cells were successfully legalized.
[05/08 21:42:08   2130s] Iteration 12: Total net bbox = 1.324e+06 (6.66e+05 6.58e+05)
[05/08 21:42:08   2130s]               Est.  stn bbox = 1.494e+06 (7.48e+05 7.46e+05)
[05/08 21:42:08   2130s]               cpu = 0:00:29.5 real = 0:00:06.0 mem = 3066.1M
[05/08 21:42:08   2130s] OPERPROF: Finished npPlace at level 1, CPU:29.850, REAL:6.967, MEM:2894.6M
[05/08 21:42:08   2130s] Move report: Timing Driven Placement moves 13162 insts, mean move: 114.25 um, max move: 712.32 um
[05/08 21:42:08   2130s] 	Max move on inst (CONV/r2252/U53): (1999.80, 1607.20) --> (1969.59, 2289.32)
[05/08 21:42:08   2130s] no activity file in design. spp won't run.
[05/08 21:42:08   2130s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2704.1M
[05/08 21:42:08   2130s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2704.1M
[05/08 21:42:08   2130s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.050, REAL:0.053, MEM:2706.0M
[05/08 21:42:09   2130s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2706.0M
[05/08 21:42:09   2130s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2697.7M
[05/08 21:42:09   2130s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.090, REAL:0.096, MEM:2689.0M
[05/08 21:42:09   2130s] 
[05/08 21:42:09   2130s] Finished Incremental Placement (cpu=0:08:22, real=0:01:55, mem=2684.9M)
[05/08 21:42:09   2130s] **WARN: (IMPSC-1750):	scanReorder is running on autoFlow mode, it probably overwrite other user setting, see the detail in logv.
[05/08 21:42:09   2130s] INFO: Running scanReorder auto flow in preCTS: using default reorder.
[05/08 21:42:09   2130s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/08 21:42:09   2130s] Successfully traced 1 scan chain  (total 348 scan bits).
[05/08 21:42:09   2130s] *** Scan Sanity Check Summary:
[05/08 21:42:09   2130s] *** 1 scan chain  passed sanity check.
[05/08 21:42:09   2130s] INFO: Auto effort scan reorder.
[05/08 21:42:09   2130s] *** Summary: Scan Reorder within scan chain
[05/08 21:42:09   2130s]         Total scan reorder time: cpu: 0:00:00.1 , real: 0:00:00.0
[05/08 21:42:09   2130s] Successfully reordered 1 scan chain .
[05/08 21:42:09   2130s] Initial total scan wire length:    25402.972 (floating:    17848.760)
[05/08 21:42:09   2130s] Final   total scan wire length:    23253.799 (floating:    15699.586)
[05/08 21:42:09   2130s] Improvement:     2149.173   percent  8.46 (floating improvement:     2149.173   percent 12.04)
[05/08 21:42:09   2130s] Current max long connection 803.663
[05/08 21:42:09   2130s] *** End of ScanReorder (cpu=0:00:00.1, real=0:00:00.0, mem=2685.0M) ***
[05/08 21:42:09   2130s] Total net length = 3.042e+06 (1.481e+06 1.561e+06) (ext = 0.000e+00)
[05/08 21:42:09   2130s] CongRepair sets shifter mode to gplace
[05/08 21:42:09   2130s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2685.0M
[05/08 21:42:09   2130s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2685.0M
[05/08 21:42:09   2130s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2685.0M
[05/08 21:42:09   2130s] #spOpts: minPadR=1.1 mergeVia=F 
[05/08 21:42:09   2130s] All LLGs are deleted
[05/08 21:42:09   2130s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2685.0M
[05/08 21:42:09   2130s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.001, MEM:2685.0M
[05/08 21:42:09   2130s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2685.0M
[05/08 21:42:09   2130s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2685.0M
[05/08 21:42:09   2130s] Core basic site is tsm3site
[05/08 21:42:09   2130s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 21:42:09   2130s] SiteArray: use 8,699,904 bytes
[05/08 21:42:09   2130s] SiteArray: current memory after site array memory allocation 2693.3M
[05/08 21:42:09   2130s] SiteArray: FP blocked sites are writable
[05/08 21:42:09   2131s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 21:42:09   2131s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2695.3M
[05/08 21:42:09   2131s] Process 33148 wires and vias for routing blockage analysis
[05/08 21:42:09   2131s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.280, REAL:0.033, MEM:2695.3M
[05/08 21:42:09   2131s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.420, REAL:0.124, MEM:2695.3M
[05/08 21:42:09   2131s] OPERPROF:         Starting CMU at level 5, MEM:2695.3M
[05/08 21:42:09   2131s] OPERPROF:         Finished CMU at level 5, CPU:0.020, REAL:0.007, MEM:2695.3M
[05/08 21:42:09   2131s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.460, REAL:0.158, MEM:2695.3M
[05/08 21:42:09   2131s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=2695.3MB).
[05/08 21:42:09   2131s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.480, REAL:0.184, MEM:2695.3M
[05/08 21:42:09   2131s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.490, REAL:0.184, MEM:2695.3M
[05/08 21:42:09   2131s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.29307.7
[05/08 21:42:09   2131s] OPERPROF:   Starting RefinePlace at level 2, MEM:2695.3M
[05/08 21:42:09   2131s] *** Starting refinePlace (0:35:31 mem=2695.3M) ***
[05/08 21:42:09   2131s] Total net bbox length = 1.335e+06 (6.747e+05 6.604e+05) (ext = 1.639e+05)
[05/08 21:42:09   2131s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:42:09   2131s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2695.3M
[05/08 21:42:09   2131s] Starting refinePlace ...
[05/08 21:42:09   2131s]   Spread Effort: high, pre-route mode, useDDP on.
[05/08 21:42:09   2131s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2695.6MB) @(0:35:31 - 0:35:32).
[05/08 21:42:09   2131s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:42:09   2131s] wireLenOptFixPriorityInst 0 inst fixed
[05/08 21:42:09   2131s] tweakage running in 10 threads.
[05/08 21:42:09   2131s] Placement tweakage begins.
[05/08 21:42:09   2131s] wire length = 1.470e+06
[05/08 21:42:09   2132s] wire length = 1.441e+06
[05/08 21:42:09   2132s] Placement tweakage ends.
[05/08 21:42:09   2132s] Move report: tweak moves 18 insts, mean move: 7.45 um, max move: 20.79 um
[05/08 21:42:09   2132s] 	Max move on inst (CONV/r2241/FE_OFC2095_n4908): (2256.05, 1142.00) --> (2276.83, 1142.00)
[05/08 21:42:09   2132s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.6, real=0:00:00.0, mem=2696.4MB) @(0:35:32 - 0:35:32).
[05/08 21:42:09   2132s] 
[05/08 21:42:09   2132s] Running Spiral MT with 10 threads  fetchWidth=676 
[05/08 21:42:10   2132s] Move report: legalization moves 13162 insts, mean move: 2.83 um, max move: 5.69 um
[05/08 21:42:10   2132s] 	Max move on inst (CONV/r2226/U667): (828.95, 1677.76) --> (828.30, 1672.72)
[05/08 21:42:10   2132s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2696.3MB) @(0:35:32 - 0:35:33).
[05/08 21:42:10   2132s] Move report: Detail placement moves 13162 insts, mean move: 2.84 um, max move: 23.82 um
[05/08 21:42:10   2132s] 	Max move on inst (CONV/r2241/FE_OFC2095_n4908): (2256.05, 1142.00) --> (2276.34, 1138.48)
[05/08 21:42:10   2132s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2696.3MB
[05/08 21:42:10   2132s] Statistics of distance of Instance movement in refine placement:
[05/08 21:42:10   2132s]   maximum (X+Y) =        23.82 um
[05/08 21:42:10   2132s]   inst (CONV/r2241/FE_OFC2095_n4908) with max move: (2256.05, 1142) -> (2276.34, 1138.48)
[05/08 21:42:10   2132s]   mean    (X+Y) =         2.84 um
[05/08 21:42:10   2132s] Summary Report:
[05/08 21:42:10   2132s] Instances move: 13162 (out of 13162 movable)
[05/08 21:42:10   2132s] Instances flipped: 0
[05/08 21:42:10   2132s] Mean displacement: 2.84 um
[05/08 21:42:10   2132s] Max displacement: 23.82 um (Instance: CONV/r2241/FE_OFC2095_n4908) (2256.05, 1142) -> (2276.34, 1138.48)
[05/08 21:42:10   2132s] 	Length: 2 sites, height: 1 rows, site name: tsm3site, cell type: INVX1
[05/08 21:42:10   2132s] Total instances moved : 13162
[05/08 21:42:10   2132s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.290, REAL:0.928, MEM:2696.3M
[05/08 21:42:10   2132s] Total net bbox length = 1.309e+06 (6.483e+05 6.610e+05) (ext = 1.639e+05)
[05/08 21:42:10   2132s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2696.3MB
[05/08 21:42:10   2132s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=2696.3MB) @(0:35:31 - 0:35:33).
[05/08 21:42:10   2132s] *** Finished refinePlace (0:35:33 mem=2696.3M) ***
[05/08 21:42:10   2132s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.29307.7
[05/08 21:42:10   2132s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.330, REAL:0.971, MEM:2696.3M
[05/08 21:42:10   2132s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.860, REAL:1.178, MEM:2692.3M
[05/08 21:42:10   2132s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2692.3M
[05/08 21:42:10   2132s] Starting Early Global Route congestion estimation: mem = 2692.3M
[05/08 21:42:10   2132s] (I)       Started Loading and Dumping File ( Curr Mem: 2692.29 MB )
[05/08 21:42:10   2132s] (I)       Reading DB...
[05/08 21:42:10   2132s] (I)       Read data from FE... (mem=2874.1M)
[05/08 21:42:10   2132s] (I)       Read nodes and places... (mem=2874.1M)
[05/08 21:42:10   2132s] (I)       Done Read nodes and places (cpu=0.020s, mem=2876.2M)
[05/08 21:42:10   2132s] (I)       Read nets... (mem=2876.2M)
[05/08 21:42:10   2132s] (I)       Done Read nets (cpu=0.040s, mem=2878.2M)
[05/08 21:42:10   2132s] (I)       Done Read data from FE (cpu=0.060s, mem=2878.2M)
[05/08 21:42:10   2132s] (I)       before initializing RouteDB syMemory usage = 2698.3 MB
[05/08 21:42:10   2132s] (I)       Honor MSV route constraint: false
[05/08 21:42:10   2132s] (I)       Maximum routing layer  : 127
[05/08 21:42:10   2132s] (I)       Minimum routing layer  : 2
[05/08 21:42:10   2132s] (I)       Supply scale factor H  : 1.00
[05/08 21:42:10   2132s] (I)       Supply scale factor V  : 1.00
[05/08 21:42:10   2132s] (I)       Tracks used by clock wire: 0
[05/08 21:42:10   2132s] (I)       Reverse direction      : 
[05/08 21:42:10   2132s] (I)       Honor partition pin guides: true
[05/08 21:42:10   2132s] (I)       Route selected nets only: false
[05/08 21:42:10   2132s] (I)       Route secondary PG pins: false
[05/08 21:42:10   2132s] (I)       Second PG max fanout   : 2147483647
[05/08 21:42:10   2132s] (I)       Number threads         : 10
[05/08 21:42:10   2132s] (I)       Apply function for special wires: true
[05/08 21:42:10   2132s] (I)       Layer by layer blockage reading: true
[05/08 21:42:10   2132s] (I)       Offset calculation fix : true
[05/08 21:42:10   2132s] (I)       Route stripe layer range: 
[05/08 21:42:10   2132s] (I)       Honor partition fences : 
[05/08 21:42:10   2132s] (I)       Honor partition pin    : 
[05/08 21:42:10   2132s] (I)       Honor partition fences with feedthrough: 
[05/08 21:42:10   2132s] (I)       Counted 46008 PG shapes. We will not process PG shapes layer by layer.
[05/08 21:42:10   2132s] (I)       build grid graph
[05/08 21:42:10   2132s] (I)       build grid graph start
[05/08 21:42:10   2132s] [NR-eGR] Track table information for default rule: 
[05/08 21:42:10   2132s] [NR-eGR] METAL1 has no routable track
[05/08 21:42:10   2132s] [NR-eGR] METAL2 has single uniform track structure
[05/08 21:42:10   2132s] [NR-eGR] METAL3 has single uniform track structure
[05/08 21:42:10   2132s] [NR-eGR] METAL4 has single uniform track structure
[05/08 21:42:10   2132s] [NR-eGR] METAL5 has single uniform track structure
[05/08 21:42:10   2132s] (I)       build grid graph end
[05/08 21:42:10   2132s] (I)       ===========================================================================
[05/08 21:42:10   2132s] (I)       == Report All Rule Vias ==
[05/08 21:42:10   2132s] (I)       ===========================================================================
[05/08 21:42:10   2132s] (I)        Via Rule : (Default)
[05/08 21:42:10   2132s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/08 21:42:10   2132s] (I)       ---------------------------------------------------------------------------
[05/08 21:42:10   2132s] (I)        1    1 : via1                        1 : via1                     
[05/08 21:42:10   2132s] (I)        2    2 : via2                        2 : via2                     
[05/08 21:42:10   2132s] (I)        3    4 : via3                        4 : via3                     
[05/08 21:42:10   2132s] (I)        4    6 : via4                        6 : via4                     
[05/08 21:42:10   2132s] (I)        5    0 : ---                         0 : ---                      
[05/08 21:42:10   2132s] (I)       ===========================================================================
[05/08 21:42:10   2132s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2693.70 MB )
[05/08 21:42:10   2132s] (I)       Num PG vias on layer 1 : 0
[05/08 21:42:10   2132s] (I)       Num PG vias on layer 2 : 0
[05/08 21:42:10   2132s] (I)       Num PG vias on layer 3 : 0
[05/08 21:42:10   2132s] (I)       Num PG vias on layer 4 : 0
[05/08 21:42:10   2132s] (I)       Num PG vias on layer 5 : 0
[05/08 21:42:10   2132s] [NR-eGR] Read 88892 PG shapes
[05/08 21:42:10   2132s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2696.82 MB )
[05/08 21:42:10   2132s] [NR-eGR] #Routing Blockages  : 0
[05/08 21:42:10   2132s] [NR-eGR] #Instance Blockages : 1155
[05/08 21:42:10   2132s] [NR-eGR] #PG Blockages       : 88892
[05/08 21:42:10   2132s] [NR-eGR] #Bump Blockages     : 0
[05/08 21:42:10   2132s] [NR-eGR] #Boundary Blockages : 0
[05/08 21:42:10   2132s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/08 21:42:10   2132s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 21:42:10   2132s] (I)       readDataFromPlaceDB
[05/08 21:42:10   2132s] (I)       Read net information..
[05/08 21:42:10   2132s] [NR-eGR] Read numTotalNets=14360  numIgnoredNets=0
[05/08 21:42:10   2132s] (I)       Read testcase time = 0.010 seconds
[05/08 21:42:10   2132s] 
[05/08 21:42:10   2132s] (I)       early_global_route_priority property id does not exist.
[05/08 21:42:10   2132s] (I)       Start initializing grid graph
[05/08 21:42:10   2132s] (I)       End initializing grid graph
[05/08 21:42:10   2132s] (I)       Model blockages into capacity
[05/08 21:42:10   2132s] (I)       Read Num Blocks=91361  Num Prerouted Wires=0  Num CS=0
[05/08 21:42:10   2132s] (I)       Started Modeling ( Curr Mem: 2713.51 MB )
[05/08 21:42:10   2132s] (I)       Started Modeling Layer 1 ( Curr Mem: 2713.51 MB )
[05/08 21:42:10   2132s] (I)       Started Modeling Layer 2 ( Curr Mem: 2713.51 MB )
[05/08 21:42:10   2132s] (I)       Layer 1 (V) : #blockages 7377 : #preroutes 0
[05/08 21:42:10   2132s] (I)       Finished Modeling Layer 2 ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2725.11 MB )
[05/08 21:42:10   2132s] (I)       Started Modeling Layer 3 ( Curr Mem: 2719.82 MB )
[05/08 21:42:10   2132s] (I)       Layer 2 (H) : #blockages 8856 : #preroutes 0
[05/08 21:42:10   2133s] (I)       Finished Modeling Layer 3 ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2734.26 MB )
[05/08 21:42:10   2133s] (I)       Started Modeling Layer 4 ( Curr Mem: 2721.99 MB )
[05/08 21:42:10   2133s] (I)       Layer 3 (V) : #blockages 40128 : #preroutes 0
[05/08 21:42:10   2133s] (I)       Finished Modeling Layer 4 ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2731.91 MB )
[05/08 21:42:10   2133s] (I)       Started Modeling Layer 5 ( Curr Mem: 2719.24 MB )
[05/08 21:42:10   2133s] (I)       Layer 4 (H) : #blockages 35000 : #preroutes 0
[05/08 21:42:10   2133s] (I)       Finished Modeling Layer 5 ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2731.55 MB )
[05/08 21:42:10   2133s] (I)       Finished Modeling ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2718.99 MB )
[05/08 21:42:10   2133s] (I)       Number of ignored nets = 0
[05/08 21:42:10   2133s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 21:42:10   2133s] (I)       Number of clock nets = 2.  Ignored: No
[05/08 21:42:10   2133s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 21:42:10   2133s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 21:42:10   2133s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 21:42:10   2133s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 21:42:10   2133s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 21:42:10   2133s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 21:42:10   2133s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 21:42:10   2133s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 21:42:10   2133s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2719.0 MB
[05/08 21:42:10   2133s] (I)       Ndr track 0 does not exist
[05/08 21:42:10   2133s] (I)       Layer1  viaCost=200.00
[05/08 21:42:10   2133s] (I)       Layer2  viaCost=100.00
[05/08 21:42:10   2133s] (I)       Layer3  viaCost=100.00
[05/08 21:42:10   2133s] (I)       Layer4  viaCost=100.00
[05/08 21:42:10   2133s] (I)       ---------------------Grid Graph Info--------------------
[05/08 21:42:10   2133s] (I)       Routing area        : (0, 0) - (6583240, 6579280)
[05/08 21:42:10   2133s] (I)       Core area           : (613800, 613760) - (5970360, 5966240)
[05/08 21:42:10   2133s] (I)       Site width          :  1320  (dbu)
[05/08 21:42:10   2133s] (I)       Row height          : 10080  (dbu)
[05/08 21:42:10   2133s] (I)       GCell width         : 10080  (dbu)
[05/08 21:42:10   2133s] (I)       GCell height        : 10080  (dbu)
[05/08 21:42:10   2133s] (I)       Grid                :   653   652     5
[05/08 21:42:10   2133s] (I)       Layer numbers       :     1     2     3     4     5
[05/08 21:42:10   2133s] (I)       Vertical capacity   :     0 10080     0 10080     0
[05/08 21:42:10   2133s] (I)       Horizontal capacity :     0     0 10080     0 10080
[05/08 21:42:10   2133s] (I)       Default wire width  :   460   560   560   560   560
[05/08 21:42:10   2133s] (I)       Default wire space  :   460   560   560   560   560
[05/08 21:42:10   2133s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[05/08 21:42:10   2133s] (I)       Default pitch size  :   920  1320  1120  1320  1120
[05/08 21:42:10   2133s] (I)       First track coord   :     0   660   560   660   560
[05/08 21:42:10   2133s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00
[05/08 21:42:10   2133s] (I)       Total num of tracks :     0  4987  5874  4987  5874
[05/08 21:42:10   2133s] (I)       Num of masks        :     1     1     1     1     1
[05/08 21:42:10   2133s] (I)       Num of trim masks   :     0     0     0     0     0
[05/08 21:42:10   2133s] (I)       --------------------------------------------------------
[05/08 21:42:10   2133s] 
[05/08 21:42:10   2133s] [NR-eGR] ============ Routing rule table ============
[05/08 21:42:10   2133s] [NR-eGR] Rule id: 0  Nets: 14252 
[05/08 21:42:10   2133s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 21:42:10   2133s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120
[05/08 21:42:10   2133s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:42:10   2133s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:42:10   2133s] [NR-eGR] ========================================
[05/08 21:42:10   2133s] [NR-eGR] 
[05/08 21:42:10   2133s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 21:42:10   2133s] (I)       blocked tracks on layer2 : = 439545 / 3251524 (13.52%)
[05/08 21:42:10   2133s] (I)       blocked tracks on layer3 : = 468236 / 3835722 (12.21%)
[05/08 21:42:10   2133s] (I)       blocked tracks on layer4 : = 1326873 / 3251524 (40.81%)
[05/08 21:42:10   2133s] (I)       blocked tracks on layer5 : = 1115818 / 3835722 (29.09%)
[05/08 21:42:10   2133s] (I)       After initializing earlyGlobalRoute syMemory usage = 2734.4 MB
[05/08 21:42:10   2133s] (I)       Finished Loading and Dumping File ( CPU: 0.37 sec, Real: 0.38 sec, Curr Mem: 2734.38 MB )
[05/08 21:42:10   2133s] (I)       Started Global Routing ( Curr Mem: 2726.56 MB )
[05/08 21:42:10   2133s] (I)       ============= Initialization =============
[05/08 21:42:10   2133s] (I)       totalPins=44557  totalGlobalPin=44301 (99.43%)
[05/08 21:42:10   2133s] (I)       Started Build MST ( Curr Mem: 2726.56 MB )
[05/08 21:42:10   2133s] (I)       Generate topology with 10 threads
[05/08 21:42:10   2133s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 2750.66 MB )
[05/08 21:42:10   2133s] (I)       total 2D Cap : 10902566 = (6119347 H, 4783219 V)
[05/08 21:42:10   2133s] [NR-eGR] Layer group 1: route 14252 net(s) in layer range [2, 5]
[05/08 21:42:10   2133s] (I)       ============  Phase 1a Route ============
[05/08 21:42:10   2133s] (I)       Started Phase 1a ( Curr Mem: 2740.17 MB )
[05/08 21:42:10   2133s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2740.17 MB )
[05/08 21:42:10   2133s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2740.17 MB )
[05/08 21:42:10   2133s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[05/08 21:42:10   2133s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2743.03 MB )
[05/08 21:42:10   2133s] (I)       Usage: 280222 = (139584 H, 140638 V) = (2.28% H, 2.94% V) = (7.035e+05um H, 7.088e+05um V)
[05/08 21:42:10   2133s] (I)       
[05/08 21:42:10   2133s] (I)       ============  Phase 1b Route ============
[05/08 21:42:10   2133s] (I)       Started Phase 1b ( Curr Mem: 2743.03 MB )
[05/08 21:42:10   2133s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2743.03 MB )
[05/08 21:42:10   2133s] (I)       Usage: 280280 = (139618 H, 140662 V) = (2.28% H, 2.94% V) = (7.037e+05um H, 7.089e+05um V)
[05/08 21:42:10   2133s] (I)       
[05/08 21:42:10   2133s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.412611e+06um
[05/08 21:42:10   2133s] (I)       ============  Phase 1c Route ============
[05/08 21:42:10   2133s] (I)       Started Phase 1c ( Curr Mem: 2743.03 MB )
[05/08 21:42:10   2133s] (I)       Level2 Grid: 131 x 131
[05/08 21:42:10   2133s] (I)       Started Two Level Routing ( Curr Mem: 2743.43 MB )
[05/08 21:42:10   2133s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2743.43 MB )
[05/08 21:42:10   2133s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.43 MB )
[05/08 21:42:10   2133s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.43 MB )
[05/08 21:42:10   2133s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2743.03 MB )
[05/08 21:42:10   2133s] (I)       Usage: 280289 = (139622 H, 140667 V) = (2.28% H, 2.94% V) = (7.037e+05um H, 7.090e+05um V)
[05/08 21:42:10   2133s] (I)       
[05/08 21:42:10   2133s] (I)       ============  Phase 1d Route ============
[05/08 21:42:10   2133s] (I)       Started Phase 1d ( Curr Mem: 2743.03 MB )
[05/08 21:42:10   2133s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2743.03 MB )
[05/08 21:42:10   2133s] (I)       Usage: 280361 = (139686 H, 140675 V) = (2.28% H, 2.94% V) = (7.040e+05um H, 7.090e+05um V)
[05/08 21:42:10   2133s] (I)       
[05/08 21:42:10   2133s] (I)       ============  Phase 1e Route ============
[05/08 21:42:10   2133s] (I)       Started Phase 1e ( Curr Mem: 2743.03 MB )
[05/08 21:42:10   2133s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2743.03 MB )
[05/08 21:42:10   2133s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2743.03 MB )
[05/08 21:42:10   2133s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2743.03 MB )
[05/08 21:42:10   2133s] (I)       Usage: 280361 = (139686 H, 140675 V) = (2.28% H, 2.94% V) = (7.040e+05um H, 7.090e+05um V)
[05/08 21:42:10   2133s] (I)       
[05/08 21:42:10   2133s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.413019e+06um
[05/08 21:42:10   2133s] [NR-eGR] 
[05/08 21:42:11   2133s] (I)       Current Phase 1l[Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2716.01 MB )
[05/08 21:42:11   2133s] (I)       Run Multi-thread layer assignment with 10 threads
[05/08 21:42:11   2134s] (I)       Finished Phase 1l ( CPU: 0.55 sec, Real: 0.09 sec, Curr Mem: 2711.20 MB )
[05/08 21:42:11   2134s] (I)       ============  Phase 1l Route ============
[05/08 21:42:11   2134s] (I)       
[05/08 21:42:11   2134s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 21:42:11   2134s] [NR-eGR]                        OverCon           OverCon            
[05/08 21:42:11   2134s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/08 21:42:11   2134s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[05/08 21:42:11   2134s] [NR-eGR] ---------------------------------------------------------------
[05/08 21:42:11   2134s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/08 21:42:11   2134s] [NR-eGR]  METAL2  (2)         3( 0.00%)         1( 0.00%)   ( 0.00%) 
[05/08 21:42:11   2134s] [NR-eGR]  METAL3  (3)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/08 21:42:11   2134s] [NR-eGR]  METAL4  (4)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/08 21:42:11   2134s] [NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/08 21:42:11   2134s] [NR-eGR] ---------------------------------------------------------------
[05/08 21:42:11   2134s] [NR-eGR] Total                8( 0.00%)         1( 0.00%)   ( 0.00%) 
[05/08 21:42:11   2134s] [NR-eGR] 
[05/08 21:42:11   2134s] (I)       Finished Global Routing ( CPU: 0.91 sec, Real: 0.42 sec, Curr Mem: 2711.20 MB )
[05/08 21:42:11   2134s] (I)       total 2D Cap : 10917813 = (6127001 H, 4790812 V)
[05/08 21:42:11   2134s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/08 21:42:11   2134s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/08 21:42:11   2134s] Early Global Route congestion estimation runtime: 1.39 seconds, mem = 2708.9M
[05/08 21:42:11   2134s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.390, REAL:0.889, MEM:2708.9M
[05/08 21:42:11   2134s] OPERPROF: Starting HotSpotCal at level 1, MEM:2708.9M
[05/08 21:42:11   2134s] [hotspot] +------------+---------------+---------------+
[05/08 21:42:11   2134s] [hotspot] |            |   max hotspot | total hotspot |
[05/08 21:42:11   2134s] [hotspot] +------------+---------------+---------------+
[05/08 21:42:11   2134s] [hotspot] | normalized |          0.00 |          0.00 |
[05/08 21:42:11   2134s] [hotspot] +------------+---------------+---------------+
[05/08 21:42:11   2134s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/08 21:42:11   2134s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/08 21:42:11   2134s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.070, REAL:0.018, MEM:2711.3M
[05/08 21:42:11   2134s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2711.3M
[05/08 21:42:11   2134s] Starting Early Global Route wiring: mem = 2711.3M
[05/08 21:42:11   2134s] (I)       ============= track Assignment ============
[05/08 21:42:11   2134s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2711.29 MB )
[05/08 21:42:11   2134s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2707.39 MB )
[05/08 21:42:11   2134s] (I)       Started Greedy Track Assignment ( Curr Mem: 2707.39 MB )
[05/08 21:42:11   2134s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer6, numCutBoxes=0)
[05/08 21:42:11   2134s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2708.05 MB )
[05/08 21:42:11   2134s] (I)       Run Multi-thread track assignment
[05/08 21:42:11   2134s] (I)       Finished Greedy Track Assignment ( CPU: 0.72 sec, Real: 0.13 sec, Curr Mem: 2702.60 MB )
[05/08 21:42:11   2135s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:42:11   2135s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 44449
[05/08 21:42:11   2135s] [NR-eGR] METAL2  (2V) length: 5.775314e+05um, number of vias: 63454
[05/08 21:42:11   2135s] [NR-eGR] METAL3  (3H) length: 6.540217e+05um, number of vias: 1131
[05/08 21:42:11   2135s] [NR-eGR] METAL4  (4V) length: 1.413990e+05um, number of vias: 269
[05/08 21:42:11   2135s] [NR-eGR] METAL5  (5H) length: 5.443320e+04um, number of vias: 0
[05/08 21:42:11   2135s] [NR-eGR] Total length: 1.427385e+06um, number of vias: 109303
[05/08 21:42:11   2135s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:42:11   2135s] [NR-eGR] Total eGR-routed clock nets wire length: 1.218930e+04um 
[05/08 21:42:11   2135s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:42:11   2135s] Early Global Route wiring runtime: 0.88 seconds, mem = 2702.7M
[05/08 21:42:11   2135s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.880, REAL:0.270, MEM:2702.7M
[05/08 21:42:11   2135s] 0 delay mode for cte disabled.
[05/08 21:42:11   2135s] SKP cleared!
[05/08 21:42:11   2135s] 
[05/08 21:42:11   2135s] *** Finished incrementalPlace (cpu=0:08:28, real=0:01:58)***
[05/08 21:42:11   2135s] All LLGs are deleted
[05/08 21:42:11   2135s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2258.5M
[05/08 21:42:11   2135s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.020, REAL:0.011, MEM:2250.2M
[05/08 21:42:11   2135s] Start to check current routing status for nets...
[05/08 21:42:11   2135s] All nets are already routed correctly.
[05/08 21:42:11   2135s] End to check current routing status for nets (mem=2250.2M)
[05/08 21:42:11   2135s] Extraction called for design 'CHIP' of instances=13310 and nets=15054 using extraction engine 'preRoute' .
[05/08 21:42:11   2135s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 21:42:11   2135s] Type 'man IMPEXT-3530' for more detail.
[05/08 21:42:11   2135s] PreRoute RC Extraction called for design CHIP.
[05/08 21:42:11   2135s] RC Extraction called in multi-corner(1) mode.
[05/08 21:42:11   2135s] RCMode: PreRoute
[05/08 21:42:11   2135s]       RC Corner Indexes            0   
[05/08 21:42:11   2135s] Capacitance Scaling Factor   : 1.00000 
[05/08 21:42:11   2135s] Resistance Scaling Factor    : 1.00000 
[05/08 21:42:11   2135s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 21:42:11   2135s] Clock Res. Scaling Factor    : 1.00000 
[05/08 21:42:11   2135s] Shrink Factor                : 1.00000
[05/08 21:42:11   2135s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 21:42:11   2135s] Using capacitance table file ...
[05/08 21:42:11   2135s] LayerId::1 widthSet size::4
[05/08 21:42:11   2135s] LayerId::2 widthSet size::4
[05/08 21:42:11   2135s] LayerId::3 widthSet size::4
[05/08 21:42:11   2135s] LayerId::4 widthSet size::4
[05/08 21:42:11   2135s] LayerId::5 widthSet size::3
[05/08 21:42:11   2135s] Updating RC grid for preRoute extraction ...
[05/08 21:42:11   2135s] Initializing multi-corner capacitance tables ... 
[05/08 21:42:11   2135s] Initializing multi-corner resistance tables ...
[05/08 21:42:11   2135s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2250.195M)
[05/08 21:42:12   2136s] Compute RC Scale Done ...
[05/08 21:42:12   2136s] **optDesign ... cpu = 0:10:37, real = 0:02:57, mem = 1614.0M, totSessionCpu=0:35:36 **
[05/08 21:42:12   2136s] #################################################################################
[05/08 21:42:12   2136s] # Design Stage: PreRoute
[05/08 21:42:12   2136s] # Design Name: CHIP
[05/08 21:42:12   2136s] # Design Mode: 90nm
[05/08 21:42:12   2136s] # Analysis Mode: MMMC Non-OCV 
[05/08 21:42:12   2136s] # Parasitics Mode: No SPEF/RCDB
[05/08 21:42:12   2136s] # Signoff Settings: SI Off 
[05/08 21:42:12   2136s] #################################################################################
[05/08 21:42:12   2137s] Topological Sorting (REAL = 0:00:00.0, MEM = 2299.3M, InitMEM = 2288.4M)
[05/08 21:42:12   2137s] Calculate delays in Single mode...
[05/08 21:42:12   2137s] Start delay calculation (fullDC) (10 T). (MEM=2301.53)
[05/08 21:42:13   2137s] End AAE Lib Interpolated Model. (MEM=2317.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:42:13   2143s] Total number of fetched objects 14363
[05/08 21:42:13   2143s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/08 21:42:13   2143s] End delay calculation. (MEM=2296.98 CPU=0:00:04.3 REAL=0:00:00.0)
[05/08 21:42:13   2143s] End delay calculation (fullDC). (MEM=2296.98 CPU=0:00:05.7 REAL=0:00:01.0)
[05/08 21:42:13   2143s] *** CDM Built up (cpu=0:00:06.8  real=0:00:01.0  mem= 2297.0M) ***
[05/08 21:42:14   2145s] *** Timing NOT met, worst failing slack is -0.475
[05/08 21:42:14   2145s] *** Check timing (0:00:00.0)
[05/08 21:42:14   2145s] Begin: GigaOpt Optimization in WNS mode
[05/08 21:42:14   2145s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 10 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[05/08 21:42:14   2145s] Info: 108 io nets excluded
[05/08 21:42:14   2145s] Info: 2 clock nets excluded from IPO operation.
[05/08 21:42:14   2145s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:35:45.3/0:21:31.5 (1.7), mem = 2326.7M
[05/08 21:42:14   2145s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.29307.11
[05/08 21:42:14   2145s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 21:42:14   2145s] ### Creating PhyDesignMc. totSessionCpu=0:35:45 mem=2326.9M
[05/08 21:42:14   2145s] OPERPROF: Starting DPlace-Init at level 1, MEM:2326.9M
[05/08 21:42:14   2145s] #spOpts: minPadR=1.1 
[05/08 21:42:14   2145s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2326.9M
[05/08 21:42:14   2145s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2326.9M
[05/08 21:42:14   2145s] Core basic site is tsm3site
[05/08 21:42:14   2145s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 21:42:14   2145s] SiteArray: use 8,699,904 bytes
[05/08 21:42:14   2145s] SiteArray: current memory after site array memory allocation 2335.2M
[05/08 21:42:14   2145s] SiteArray: FP blocked sites are writable
[05/08 21:42:14   2145s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 21:42:14   2145s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2335.2M
[05/08 21:42:14   2145s] Process 33148 wires and vias for routing blockage analysis
[05/08 21:42:14   2145s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.320, REAL:0.038, MEM:2335.2M
[05/08 21:42:14   2145s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.470, REAL:0.132, MEM:2335.2M
[05/08 21:42:14   2145s] OPERPROF:     Starting CMU at level 3, MEM:2335.2M
[05/08 21:42:14   2145s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2335.2M
[05/08 21:42:14   2145s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.500, REAL:0.164, MEM:2335.2M
[05/08 21:42:14   2145s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=2335.2MB).
[05/08 21:42:14   2145s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.520, REAL:0.195, MEM:2335.2M
[05/08 21:42:15   2146s] ### Creating PhyDesignMc, finished. totSessionCpu=0:35:46 mem=2333.2M
[05/08 21:42:15   2146s] 
[05/08 21:42:15   2146s] Creating Lib Analyzer ...
[05/08 21:42:15   2146s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[05/08 21:42:15   2146s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/08 21:42:15   2146s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/08 21:42:15   2146s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/08 21:42:15   2146s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[05/08 21:42:15   2146s] 
[05/08 21:42:19   2150s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:35:51 mem=2342.0M
[05/08 21:42:19   2150s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:35:51 mem=2342.0M
[05/08 21:42:19   2150s] Creating Lib Analyzer, finished. 
[05/08 21:42:19   2150s] 
[05/08 21:42:19   2150s] #optDebug: {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8500} {5, 0.250, 0.8500} 
[05/08 21:42:19   2150s] ### Creating LA Mngr. totSessionCpu=0:35:51 mem=2342.0M
[05/08 21:42:19   2150s] ### Creating LA Mngr, finished. totSessionCpu=0:35:51 mem=2342.0M
[05/08 21:42:25   2156s] *info: 108 io nets excluded
[05/08 21:42:25   2156s] *info: 2 clock nets excluded
[05/08 21:42:25   2156s] *info: 2 special nets excluded.
[05/08 21:42:25   2156s] *info: 694 no-driver nets excluded.
[05/08 21:42:27   2158s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.29307.2
[05/08 21:42:27   2160s] PathGroup :  in2out  TargetSlack : 0.0524 
[05/08 21:42:27   2160s] PathGroup :  in2reg  TargetSlack : 0.0524 
[05/08 21:42:27   2160s] PathGroup :  reg2out  TargetSlack : 0.0524 
[05/08 21:42:27   2160s] PathGroup :  reg2reg  TargetSlack : 0.0524 
[05/08 21:42:27   2160s] ** GigaOpt Optimizer WNS Slack -0.475 TNS Slack -21.689 Density 4.43
[05/08 21:42:28   2160s] Optimizer WNS Pass 0
[05/08 21:42:28   2160s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -0.475 TNS -19.442; reg2reg* WNS -0.325 TNS -2.422; HEPG WNS -0.325 TNS -2.422; all paths WNS -0.475 TNS -21.689
[05/08 21:42:28   2160s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2647.4M
[05/08 21:42:28   2160s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.002, MEM:2647.4M
[05/08 21:42:28   2161s] Info: Begin MT loop @oiCellDelayCachingJob with 10 threads.
[05/08 21:42:28   2161s] Info: End MT loop @oiCellDelayCachingJob.
[05/08 21:42:28   2161s] Active Path Group: reg2reg  
[05/08 21:42:28   2161s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:42:28   2161s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|          End Point          |
[05/08 21:42:28   2161s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:42:28   2161s] |  -0.325|   -0.475|  -2.422|  -21.689|     4.43%|   0:00:00.0| 2681.7M|av_func_mode_max|  reg2reg| CONV/CMF1_reg[32]/D         |
[05/08 21:42:28   2161s] |  -0.205|   -0.475|  -1.710|  -20.978|     4.43%|   0:00:00.0| 3085.8M|av_func_mode_max|  reg2reg| CONV/CMF1_reg[32]/D         |
[05/08 21:42:28   2162s] |  -0.178|   -0.475|  -1.142|  -20.410|     4.43%|   0:00:00.0| 3091.4M|av_func_mode_max|  reg2reg| CONV/CMF1_reg[32]/D         |
[05/08 21:42:29   2163s] |  -0.144|   -0.475|  -0.963|  -20.232|     4.43%|   0:00:01.0| 3092.4M|av_func_mode_max|  reg2reg| CONV/CMF1_reg[35]/D         |
[05/08 21:42:29   2164s] |  -0.107|   -0.475|  -0.734|  -20.279|     4.43%|   0:00:00.0| 3097.7M|av_func_mode_max|  reg2reg| CONV/CMF1_reg[34]/D         |
[05/08 21:42:29   2165s] |  -0.073|   -0.475|  -0.474|  -20.034|     4.43%|   0:00:00.0| 3120.4M|av_func_mode_max|  reg2reg| CONV/CMF0_reg[35]/D         |
[05/08 21:42:30   2167s] |  -0.043|   -0.475|  -0.243|  -20.037|     4.43%|   0:00:01.0| 3127.5M|av_func_mode_max|  reg2reg| CONV/CMF1_reg[35]/D         |
[05/08 21:42:30   2169s] |  -0.016|   -0.475|  -0.027|  -20.269|     4.44%|   0:00:00.0| 3140.8M|av_func_mode_max|  reg2reg| CONV/CMF0_reg[35]/D         |
[05/08 21:42:30   2170s] |  -0.016|   -0.475|  -0.018|  -20.266|     4.44%|   0:00:00.0| 3140.1M|av_func_mode_max|  reg2reg| CONV/CMF0_reg[35]/D         |
[05/08 21:42:31   2171s] |   0.015|   -0.475|   0.000|  -20.264|     4.44%|   0:00:01.0| 3140.1M|av_func_mode_max|  reg2reg| CONV/CMF1_reg[35]/D         |
[05/08 21:42:31   2172s] |   0.051|   -0.475|   0.000|  -20.245|     4.44%|   0:00:00.0| 3142.4M|av_func_mode_max|  reg2reg| CONV/CMF0_reg[35]/D         |
[05/08 21:42:31   2174s] |   0.079|   -0.475|   0.000|  -20.364|     4.44%|   0:00:00.0| 3142.4M|              NA|       NA| NA                          |
[05/08 21:42:31   2174s] |   0.079|   -0.475|   0.000|  -20.364|     4.44%|   0:00:00.0| 3134.2M|av_func_mode_max|       NA| NA                          |
[05/08 21:42:31   2174s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:42:31   2174s] 
[05/08 21:42:31   2174s] *** Finish Core Optimize Step (cpu=0:00:13.1 real=0:00:03.0 mem=3134.2M) ***
[05/08 21:42:31   2174s] Active Path Group: in2out in2reg reg2out default 
[05/08 21:42:31   2174s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:42:31   2174s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|          End Point          |
[05/08 21:42:31   2174s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:42:31   2174s] |  -0.475|   -0.475| -20.364|  -20.364|     4.44%|   0:00:00.0| 3134.2M|av_func_mode_max|   in2reg| CONV/CMF0_reg[3]/D          |
[05/08 21:42:32   2175s] |  -0.400|   -0.400| -17.670|  -17.670|     4.44%|   0:00:01.0| 3142.8M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
[05/08 21:42:32   2175s] |  -0.359|   -0.359| -11.792|  -11.792|     4.44%|   0:00:00.0| 3144.3M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
[05/08 21:42:32   2176s] |  -0.338|   -0.338|  -9.175|   -9.175|     4.44%|   0:00:00.0| 3144.6M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[6]/D         |
[05/08 21:42:32   2177s] |  -0.281|   -0.281|  -8.969|   -8.969|     4.44%|   0:00:00.0| 3144.5M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[6]/D         |
[05/08 21:42:32   2177s] |  -0.260|   -0.260|  -9.651|   -9.651|     4.44%|   0:00:00.0| 3153.6M|av_func_mode_max|   in2reg| CONV/CMF1_reg[1]/D          |
[05/08 21:42:32   2178s] |  -0.232|   -0.232|  -9.856|   -9.856|     4.44%|   0:00:00.0| 3154.0M|av_func_mode_max|   in2reg| CONV/CMF0_reg[6]/D          |
[05/08 21:42:33   2179s] |  -0.211|   -0.211|  -9.346|   -9.346|     4.44%|   0:00:01.0| 3154.8M|av_func_mode_max|   in2reg| CONV/CMF0_reg[0]/D          |
[05/08 21:42:33   2181s] |  -0.208|   -0.208|  -4.448|   -4.448|     4.45%|   0:00:00.0| 3154.2M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[8]/D         |
[05/08 21:42:33   2181s] |  -0.181|   -0.181|  -4.202|   -4.202|     4.45%|   0:00:00.0| 3154.7M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[8]/D         |
[05/08 21:42:33   2182s] |  -0.151|   -0.151|  -3.089|   -3.089|     4.45%|   0:00:00.0| 3163.2M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[6]/D         |
[05/08 21:42:33   2183s] |  -0.127|   -0.127|  -2.346|   -2.346|     4.45%|   0:00:00.0| 3172.6M|av_func_mode_max|   in2reg| CONV/register_reg[4][13]/D  |
[05/08 21:42:33   2184s] |  -0.099|   -0.099|  -1.845|   -1.845|     4.45%|   0:00:00.0| 3172.6M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
[05/08 21:42:35   2189s] |  -0.091|   -0.091|  -1.290|   -1.290|     4.45%|   0:00:02.0| 3188.7M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[2]/D         |
[05/08 21:42:36   2191s] |  -0.064|   -0.064|  -0.760|   -0.760|     4.45%|   0:00:01.0| 3192.2M|av_func_mode_max|   in2reg| CONV/CMF0_reg[8]/D          |
[05/08 21:42:36   2193s] |  -0.043|   -0.043|  -0.450|   -0.450|     4.45%|   0:00:00.0| 3190.8M|av_func_mode_max|   in2reg| CONV/r_cnt_reg[3]/D         |
[05/08 21:42:37   2195s] |  -0.018|   -0.018|  -0.100|   -0.100|     4.46%|   0:00:01.0| 3190.9M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[4]/D         |
[05/08 21:42:38   2197s] |  -0.006|   -0.006|  -0.012|   -0.012|     4.46%|   0:00:01.0| 3192.6M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
[05/08 21:42:39   2200s] |   0.009|    0.009|   0.000|    0.000|     4.46%|   0:00:01.0| 3195.0M|av_func_mode_max|   in2reg| CONV/CMF0_reg[8]/D          |
[05/08 21:42:39   2204s] |   0.014|    0.014|   0.000|    0.000|     4.46%|   0:00:00.0| 3196.7M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
[05/08 21:42:40   2206s] |   0.035|    0.035|   0.000|    0.000|     4.46%|   0:00:01.0| 3199.8M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[8]/D         |
[05/08 21:42:41   2210s] |   0.054|    0.054|   0.000|    0.000|     4.46%|   0:00:01.0| 3200.3M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
[05/08 21:42:41   2210s] |   0.054|    0.054|   0.000|    0.000|     4.46%|   0:00:00.0| 3192.1M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
[05/08 21:42:41   2210s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:42:41   2210s] 
[05/08 21:42:41   2210s] *** Finish Core Optimize Step (cpu=0:00:35.9 real=0:00:10.0 mem=3192.1M) ***
[05/08 21:42:41   2210s] 
[05/08 21:42:41   2210s] *** Finished Optimize Step Cumulative (cpu=0:00:49.0 real=0:00:13.0 mem=3192.1M) ***
[05/08 21:42:41   2210s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS 0.054 TNS 0.000; reg2reg* WNS 0.079 TNS 0.000; HEPG WNS 0.079 TNS 0.000; all paths WNS 0.054 TNS 0.000
[05/08 21:42:41   2210s] ** GigaOpt Optimizer WNS Slack 0.054 TNS Slack 0.000 Density 4.46
[05/08 21:42:41   2210s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.29307.3
[05/08 21:42:41   2210s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3196.8M
[05/08 21:42:41   2210s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3196.8M
[05/08 21:42:41   2210s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3196.8M
[05/08 21:42:41   2210s] OPERPROF:       Starting CMU at level 4, MEM:3196.8M
[05/08 21:42:41   2210s] OPERPROF:       Finished CMU at level 4, CPU:0.020, REAL:0.006, MEM:3198.8M
[05/08 21:42:41   2210s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.113, MEM:3198.8M
[05/08 21:42:41   2210s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.150, REAL:0.141, MEM:3198.8M
[05/08 21:42:41   2210s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.150, REAL:0.142, MEM:3198.8M
[05/08 21:42:41   2210s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.29307.8
[05/08 21:42:41   2210s] OPERPROF: Starting RefinePlace at level 1, MEM:3198.8M
[05/08 21:42:41   2210s] *** Starting refinePlace (0:36:50 mem=3198.8M) ***
[05/08 21:42:41   2210s] Total net bbox length = 1.313e+06 (6.500e+05 6.632e+05) (ext = 1.640e+05)
[05/08 21:42:41   2210s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:42:41   2210s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3198.9M
[05/08 21:42:41   2210s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3198.9M
[05/08 21:42:41   2210s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.022, MEM:3198.9M
[05/08 21:42:41   2210s] default core: bins with density > 0.750 =  0.00 % ( 0 / 2916 )
[05/08 21:42:41   2210s] Density distribution unevenness ratio = 56.574%
[05/08 21:42:41   2210s] RPlace IncrNP Skipped
[05/08 21:42:41   2210s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3198.9MB) @(0:36:50 - 0:36:50).
[05/08 21:42:41   2210s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.030, REAL:0.031, MEM:3198.9M
[05/08 21:42:41   2210s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3198.9M
[05/08 21:42:41   2210s] Starting refinePlace ...
[05/08 21:42:41   2210s] ** Cut row section cpu time 0:00:00.1.
[05/08 21:42:41   2210s]    Spread Effort: high, pre-route mode, useDDP on.
[05/08 21:42:41   2211s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:00.0, mem=3204.6MB) @(0:36:50 - 0:36:52).
[05/08 21:42:41   2211s] Move report: preRPlace moves 157 insts, mean move: 1.70 um, max move: 5.04 um
[05/08 21:42:41   2211s] 	Max move on inst (CONV/FE_RC_607_0): (1600.50, 1521.52) --> (1600.50, 1516.48)
[05/08 21:42:41   2211s] 	Length: 10 sites, height: 1 rows, site name: tsm3site, cell type: NAND3X4
[05/08 21:42:41   2211s] wireLenOptFixPriorityInst 0 inst fixed
[05/08 21:42:41   2211s] 
[05/08 21:42:41   2211s] Running Spiral MT with 10 threads  fetchWidth=676 
[05/08 21:42:42   2212s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:42:42   2212s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=3204.9MB) @(0:36:52 - 0:36:52).
[05/08 21:42:42   2212s] Move report: Detail placement moves 157 insts, mean move: 1.70 um, max move: 5.04 um
[05/08 21:42:42   2212s] 	Max move on inst (CONV/FE_RC_607_0): (1600.50, 1521.52) --> (1600.50, 1516.48)
[05/08 21:42:42   2212s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 3204.9MB
[05/08 21:42:42   2212s] Statistics of distance of Instance movement in refine placement:
[05/08 21:42:42   2212s]   maximum (X+Y) =         5.04 um
[05/08 21:42:42   2212s]   inst (CONV/FE_RC_607_0) with max move: (1600.5, 1521.52) -> (1600.5, 1516.48)
[05/08 21:42:42   2212s]   mean    (X+Y) =         1.70 um
[05/08 21:42:42   2212s] Summary Report:
[05/08 21:42:42   2212s] Instances move: 157 (out of 13245 movable)
[05/08 21:42:42   2212s] Instances flipped: 0
[05/08 21:42:42   2212s] Mean displacement: 1.70 um
[05/08 21:42:42   2212s] Max displacement: 5.04 um (Instance: CONV/FE_RC_607_0) (1600.5, 1521.52) -> (1600.5, 1516.48)
[05/08 21:42:42   2212s] 	Length: 10 sites, height: 1 rows, site name: tsm3site, cell type: NAND3X4
[05/08 21:42:42   2212s] Total instances moved : 157
[05/08 21:42:42   2212s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.820, REAL:0.680, MEM:3204.9M
[05/08 21:42:42   2212s] Total net bbox length = 1.313e+06 (6.502e+05 6.633e+05) (ext = 1.640e+05)
[05/08 21:42:42   2212s] Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 3204.9MB
[05/08 21:42:42   2212s] [CPU] RefinePlace/total (cpu=0:00:01.9, real=0:00:01.0, mem=3204.9MB) @(0:36:50 - 0:36:52).
[05/08 21:42:42   2212s] *** Finished refinePlace (0:36:52 mem=3204.9M) ***
[05/08 21:42:42   2212s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.29307.8
[05/08 21:42:42   2212s] OPERPROF: Finished RefinePlace at level 1, CPU:1.890, REAL:0.762, MEM:3204.9M
[05/08 21:42:42   2212s] *** maximum move = 5.04 um ***
[05/08 21:42:42   2212s] *** Finished re-routing un-routed nets (3199.6M) ***
[05/08 21:42:42   2212s] OPERPROF: Starting DPlace-Init at level 1, MEM:3196.2M
[05/08 21:42:42   2212s] #spOpts: minPadR=1.1 mergeVia=F 
[05/08 21:42:42   2212s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3196.5M
[05/08 21:42:42   2212s] OPERPROF:     Starting CMU at level 3, MEM:3194.7M
[05/08 21:42:42   2212s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:3194.7M
[05/08 21:42:42   2212s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.106, MEM:3194.7M
[05/08 21:42:42   2212s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3194.7MB).
[05/08 21:42:42   2212s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.131, MEM:3194.7M
[05/08 21:42:42   2212s] 
[05/08 21:42:42   2212s] *** Finish Physical Update (cpu=0:00:02.7 real=0:00:01.0 mem=3194.7M) ***
[05/08 21:42:42   2212s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.29307.3
[05/08 21:42:42   2213s] ** GigaOpt Optimizer WNS Slack 0.054 TNS Slack 0.000 Density 4.46
[05/08 21:42:42   2213s] **** Begin NDR-Layer Usage Statistics ****
[05/08 21:42:42   2213s] 0 Ndr or Layer constraints added by optimization 
[05/08 21:42:42   2213s] **** End NDR-Layer Usage Statistics ****
[05/08 21:42:42   2213s] 
[05/08 21:42:42   2213s] *** Finish pre-CTS Setup Fixing (cpu=0:00:54.4 real=0:00:15.0 mem=3186.5M) ***
[05/08 21:42:42   2213s] 
[05/08 21:42:42   2213s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.29307.2
[05/08 21:42:42   2213s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.29307.11
[05/08 21:42:42   2213s] *** SetupOpt [finish] : cpu/real = 0:01:07.8/0:00:28.1 (2.4), totSession cpu/real = 0:36:53.1/0:21:59.5 (1.7), mem = 2426.8M
[05/08 21:42:42   2213s] End: GigaOpt Optimization in WNS mode
[05/08 21:42:42   2213s] *** Timing Is met
[05/08 21:42:42   2213s] *** Check timing (0:00:00.0)
[05/08 21:42:43   2213s] GigaOpt Checkpoint: Internal reclaim -numThreads 10 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/08 21:42:43   2213s] Info: 108 io nets excluded
[05/08 21:42:43   2213s] Info: 2 clock nets excluded from IPO operation.
[05/08 21:42:43   2213s] ### Creating LA Mngr. totSessionCpu=0:36:53 mem=2426.8M
[05/08 21:42:43   2213s] ### Creating LA Mngr, finished. totSessionCpu=0:36:53 mem=2426.8M
[05/08 21:42:43   2213s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 21:42:43   2213s] ### Creating PhyDesignMc. totSessionCpu=0:36:53 mem=2684.4M
[05/08 21:42:43   2213s] OPERPROF: Starting DPlace-Init at level 1, MEM:2684.4M
[05/08 21:42:43   2213s] #spOpts: minPadR=1.1 mergeVia=F 
[05/08 21:42:43   2213s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2684.8M
[05/08 21:42:43   2213s] OPERPROF:     Starting CMU at level 3, MEM:2684.8M
[05/08 21:42:43   2213s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2684.8M
[05/08 21:42:43   2213s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.102, MEM:2684.8M
[05/08 21:42:43   2213s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2684.8MB).
[05/08 21:42:43   2213s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.129, MEM:2684.8M
[05/08 21:42:43   2213s] ### Creating PhyDesignMc, finished. totSessionCpu=0:36:54 mem=2684.8M
[05/08 21:42:43   2213s] Begin: Area Reclaim Optimization
[05/08 21:42:43   2213s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:36:53.7/0:22:00.0 (1.7), mem = 2684.8M
[05/08 21:42:43   2213s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.29307.12
[05/08 21:42:43   2213s] 
[05/08 21:42:43   2213s] #optDebug: {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8500} {5, 0.250, 0.6840} 
[05/08 21:42:43   2213s] ### Creating LA Mngr. totSessionCpu=0:36:54 mem=2684.8M
[05/08 21:42:43   2213s] ### Creating LA Mngr, finished. totSessionCpu=0:36:54 mem=2684.8M
[05/08 21:42:44   2214s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2685.2M
[05/08 21:42:44   2214s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2685.3M
[05/08 21:42:44   2215s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 4.46
[05/08 21:42:44   2215s] +----------+---------+--------+--------+------------+--------+
[05/08 21:42:44   2215s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/08 21:42:44   2215s] +----------+---------+--------+--------+------------+--------+
[05/08 21:42:44   2215s] |     4.46%|        -|   0.000|   0.000|   0:00:00.0| 2685.7M|
[05/08 21:42:44   2215s] #optDebug: <stH: 5.0400 MiSeL: 164.6910>
[05/08 21:42:44   2215s] |     4.46%|        0|   0.000|   0.000|   0:00:00.0| 2694.6M|
[05/08 21:42:47   2226s] |     4.41%|      209|   0.000|   0.000|   0:00:03.0| 3102.9M|
[05/08 21:42:57   2271s] |     4.18%|     1828|   0.000|   0.000|   0:00:10.0| 3109.8M|
[05/08 21:42:59   2281s] |     4.16%|      171|   0.000|   0.000|   0:00:02.0| 3109.8M|
[05/08 21:43:00   2282s] |     4.16%|       11|   0.000|   0.000|   0:00:01.0| 3109.8M|
[05/08 21:43:00   2282s] |     4.16%|        1|   0.000|   0.000|   0:00:00.0| 3109.8M|
[05/08 21:43:00   2283s] |     4.16%|        0|   0.000|   0.000|   0:00:00.0| 3109.8M|
[05/08 21:43:00   2283s] #optDebug: <stH: 5.0400 MiSeL: 164.6910>
[05/08 21:43:00   2283s] |     4.16%|        0|   0.000|   0.000|   0:00:00.0| 3109.8M|
[05/08 21:43:00   2283s] +----------+---------+--------+--------+------------+--------+
[05/08 21:43:00   2283s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 4.16
[05/08 21:43:00   2283s] 
[05/08 21:43:00   2283s] ** Summary: Restruct = 0 Buffer Deletion = 147 Declone = 88 Resize = 1969 **
[05/08 21:43:00   2283s] --------------------------------------------------------------
[05/08 21:43:00   2283s] |                                   | Total     | Sequential |
[05/08 21:43:00   2283s] --------------------------------------------------------------
[05/08 21:43:00   2283s] | Num insts resized                 |    1903  |      28    |
[05/08 21:43:00   2283s] | Num insts undone                  |      38  |       0    |
[05/08 21:43:00   2283s] | Num insts Downsized               |    1903  |      28    |
[05/08 21:43:00   2283s] | Num insts Samesized               |       0  |       0    |
[05/08 21:43:00   2283s] | Num insts Upsized                 |       0  |       0    |
[05/08 21:43:00   2283s] | Num multiple commits+uncommits    |      74  |       -    |
[05/08 21:43:00   2283s] --------------------------------------------------------------
[05/08 21:43:00   2283s] **** Begin NDR-Layer Usage Statistics ****
[05/08 21:43:00   2283s] 0 Ndr or Layer constraints added by optimization 
[05/08 21:43:00   2283s] **** End NDR-Layer Usage Statistics ****
[05/08 21:43:00   2283s] End: Core Area Reclaim Optimization (cpu = 0:01:10) (real = 0:00:17.0) **
[05/08 21:43:00   2283s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3106.2M
[05/08 21:43:00   2283s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3106.2M
[05/08 21:43:00   2283s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3106.5M
[05/08 21:43:00   2283s] OPERPROF:       Starting CMU at level 4, MEM:3106.5M
[05/08 21:43:00   2283s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:3106.5M
[05/08 21:43:00   2283s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.104, MEM:3106.5M
[05/08 21:43:00   2283s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3106.5M
[05/08 21:43:00   2283s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3106.5M
[05/08 21:43:00   2283s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.120, REAL:0.128, MEM:3106.5M
[05/08 21:43:00   2283s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.120, REAL:0.129, MEM:3106.5M
[05/08 21:43:00   2283s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.29307.9
[05/08 21:43:00   2283s] OPERPROF: Starting RefinePlace at level 1, MEM:3106.5M
[05/08 21:43:00   2283s] *** Starting refinePlace (0:38:04 mem=3106.5M) ***
[05/08 21:43:00   2283s] Total net bbox length = 1.315e+06 (6.515e+05 6.630e+05) (ext = 1.640e+05)
[05/08 21:43:00   2283s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:43:00   2283s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3106.6M
[05/08 21:43:00   2283s] Starting refinePlace ...
[05/08 21:43:00   2283s] 
[05/08 21:43:00   2283s] Running Spiral MT with 10 threads  fetchWidth=676 
[05/08 21:43:01   2284s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:43:01   2284s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=3108.9MB) @(0:38:04 - 0:38:04).
[05/08 21:43:01   2284s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:43:01   2284s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 3108.9MB
[05/08 21:43:01   2284s] Statistics of distance of Instance movement in refine placement:
[05/08 21:43:01   2284s]   maximum (X+Y) =         0.00 um
[05/08 21:43:01   2284s]   mean    (X+Y) =         0.00 um
[05/08 21:43:01   2284s] Summary Report:
[05/08 21:43:01   2284s] Instances move: 0 (out of 13010 movable)
[05/08 21:43:01   2284s] Instances flipped: 0
[05/08 21:43:01   2284s] Mean displacement: 0.00 um
[05/08 21:43:01   2284s] Max displacement: 0.00 um 
[05/08 21:43:01   2284s] Total instances moved : 0
[05/08 21:43:01   2284s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.530, REAL:0.302, MEM:3108.9M
[05/08 21:43:01   2284s] Total net bbox length = 1.315e+06 (6.515e+05 6.630e+05) (ext = 1.640e+05)
[05/08 21:43:01   2284s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 3108.9MB
[05/08 21:43:01   2284s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=3108.9MB) @(0:38:04 - 0:38:04).
[05/08 21:43:01   2284s] *** Finished refinePlace (0:38:04 mem=3108.9M) ***
[05/08 21:43:01   2284s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.29307.9
[05/08 21:43:01   2284s] OPERPROF: Finished RefinePlace at level 1, CPU:0.570, REAL:0.345, MEM:3108.9M
[05/08 21:43:01   2284s] *** maximum move = 0.00 um ***
[05/08 21:43:01   2284s] *** Finished re-routing un-routed nets (3107.5M) ***
[05/08 21:43:01   2284s] OPERPROF: Starting DPlace-Init at level 1, MEM:3105.1M
[05/08 21:43:01   2284s] #spOpts: minPadR=1.1 mergeVia=F 
[05/08 21:43:01   2284s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3106.6M
[05/08 21:43:01   2284s] OPERPROF:     Starting CMU at level 3, MEM:3106.6M
[05/08 21:43:01   2284s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:3106.6M
[05/08 21:43:01   2284s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.107, MEM:3106.6M
[05/08 21:43:01   2284s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3106.6M
[05/08 21:43:01   2284s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3106.6M
[05/08 21:43:01   2284s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3106.6MB).
[05/08 21:43:01   2284s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.133, MEM:3106.6M
[05/08 21:43:01   2284s] 
[05/08 21:43:01   2284s] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=3107.5M) ***
[05/08 21:43:01   2284s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.29307.12
[05/08 21:43:01   2284s] *** AreaOpt [finish] : cpu/real = 0:01:11.0/0:00:18.2 (3.9), totSession cpu/real = 0:38:04.6/0:22:18.2 (1.7), mem = 3094.2M
[05/08 21:43:01   2284s] End: Area Reclaim Optimization (cpu=0:01:11, real=0:00:18, mem=2433.95M, totSessionCpu=0:38:05).
[05/08 21:43:01   2284s] **INFO: Flow update: Design timing is met.
[05/08 21:43:01   2284s] 
[05/08 21:43:01   2284s] Active setup views:
[05/08 21:43:01   2284s]  av_func_mode_max
[05/08 21:43:01   2284s]   Dominating endpoints: 0
[05/08 21:43:01   2284s]   Dominating TNS: -0.000
[05/08 21:43:01   2284s] 
[05/08 21:43:01   2285s] Extraction called for design 'CHIP' of instances=13158 and nets=14908 using extraction engine 'preRoute' .
[05/08 21:43:01   2285s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 21:43:01   2285s] Type 'man IMPEXT-3530' for more detail.
[05/08 21:43:01   2285s] PreRoute RC Extraction called for design CHIP.
[05/08 21:43:01   2285s] RC Extraction called in multi-corner(1) mode.
[05/08 21:43:01   2285s] RCMode: PreRoute
[05/08 21:43:01   2285s]       RC Corner Indexes            0   
[05/08 21:43:01   2285s] Capacitance Scaling Factor   : 1.00000 
[05/08 21:43:01   2285s] Resistance Scaling Factor    : 1.00000 
[05/08 21:43:01   2285s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 21:43:01   2285s] Clock Res. Scaling Factor    : 1.00000 
[05/08 21:43:01   2285s] Shrink Factor                : 1.00000
[05/08 21:43:01   2285s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 21:43:01   2285s] Using capacitance table file ...
[05/08 21:43:01   2285s] RC Grid backup saved.
[05/08 21:43:02   2285s] LayerId::1 widthSet size::4
[05/08 21:43:02   2285s] LayerId::2 widthSet size::4
[05/08 21:43:02   2285s] LayerId::3 widthSet size::4
[05/08 21:43:02   2285s] LayerId::4 widthSet size::4
[05/08 21:43:02   2285s] LayerId::5 widthSet size::3
[05/08 21:43:02   2285s] Skipped RC grid update for preRoute extraction.
[05/08 21:43:02   2285s] Initializing multi-corner capacitance tables ... 
[05/08 21:43:02   2285s] Initializing multi-corner resistance tables ...
[05/08 21:43:02   2285s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2299.176M)
[05/08 21:43:02   2285s] Skewing Data Summary (End_of_FINAL)
[05/08 21:43:02   2286s] --------------------------------------------------
[05/08 21:43:02   2286s]  Total skewed count:0
[05/08 21:43:02   2286s] --------------------------------------------------
[05/08 21:43:02   2286s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2404.03 MB )
[05/08 21:43:02   2286s] (I)       Started Loading and Dumping File ( Curr Mem: 2404.03 MB )
[05/08 21:43:02   2286s] (I)       Reading DB...
[05/08 21:43:02   2286s] (I)       Read data from FE... (mem=2575.8M)
[05/08 21:43:02   2286s] (I)       Read nodes and places... (mem=2575.8M)
[05/08 21:43:02   2286s] (I)       Done Read nodes and places (cpu=0.020s, mem=2577.9M)
[05/08 21:43:02   2286s] (I)       Read nets... (mem=2577.9M)
[05/08 21:43:02   2286s] (I)       Done Read nets (cpu=0.040s, mem=2579.9M)
[05/08 21:43:02   2286s] (I)       Done Read data from FE (cpu=0.060s, mem=2579.9M)
[05/08 21:43:02   2286s] (I)       before initializing RouteDB syMemory usage = 2410.1 MB
[05/08 21:43:02   2286s] (I)       Build term to term wires: false
[05/08 21:43:02   2286s] (I)       Honor MSV route constraint: false
[05/08 21:43:02   2286s] (I)       Maximum routing layer  : 127
[05/08 21:43:02   2286s] (I)       Minimum routing layer  : 2
[05/08 21:43:02   2286s] (I)       Supply scale factor H  : 1.00
[05/08 21:43:02   2286s] (I)       Supply scale factor V  : 1.00
[05/08 21:43:02   2286s] (I)       Tracks used by clock wire: 0
[05/08 21:43:02   2286s] (I)       Reverse direction      : 
[05/08 21:43:02   2286s] (I)       Honor partition pin guides: true
[05/08 21:43:02   2286s] (I)       Route selected nets only: false
[05/08 21:43:02   2286s] (I)       Route secondary PG pins: false
[05/08 21:43:02   2286s] (I)       Second PG max fanout   : 2147483647
[05/08 21:43:02   2286s] (I)       Number threads         : 10
[05/08 21:43:02   2286s] (I)       Apply function for special wires: true
[05/08 21:43:02   2286s] (I)       Layer by layer blockage reading: true
[05/08 21:43:02   2286s] (I)       Offset calculation fix : true
[05/08 21:43:02   2286s] (I)       Route stripe layer range: 
[05/08 21:43:02   2286s] (I)       Honor partition fences : 
[05/08 21:43:02   2286s] (I)       Honor partition pin    : 
[05/08 21:43:02   2286s] (I)       Honor partition fences with feedthrough: 
[05/08 21:43:02   2286s] (I)       Counted 46008 PG shapes. We will not process PG shapes layer by layer.
[05/08 21:43:02   2286s] (I)       build grid graph
[05/08 21:43:02   2286s] (I)       build grid graph start
[05/08 21:43:02   2286s] [NR-eGR] Track table information for default rule: 
[05/08 21:43:02   2286s] [NR-eGR] METAL1 has no routable track
[05/08 21:43:02   2286s] [NR-eGR] METAL2 has single uniform track structure
[05/08 21:43:02   2286s] [NR-eGR] METAL3 has single uniform track structure
[05/08 21:43:02   2286s] [NR-eGR] METAL4 has single uniform track structure
[05/08 21:43:02   2286s] [NR-eGR] METAL5 has single uniform track structure
[05/08 21:43:02   2286s] (I)       build grid graph end
[05/08 21:43:02   2286s] (I)       ===========================================================================
[05/08 21:43:02   2286s] (I)       == Report All Rule Vias ==
[05/08 21:43:02   2286s] (I)       ===========================================================================
[05/08 21:43:02   2286s] (I)        Via Rule : (Default)
[05/08 21:43:02   2286s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/08 21:43:02   2286s] (I)       ---------------------------------------------------------------------------
[05/08 21:43:02   2286s] (I)        1    1 : via1                        1 : via1                     
[05/08 21:43:02   2286s] (I)        2    2 : via2                        2 : via2                     
[05/08 21:43:02   2286s] (I)        3    4 : via3                        4 : via3                     
[05/08 21:43:02   2286s] (I)        4    6 : via4                        6 : via4                     
[05/08 21:43:02   2286s] (I)        5    0 : ---                         0 : ---                      
[05/08 21:43:02   2286s] (I)       ===========================================================================
[05/08 21:43:02   2286s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2410.14 MB )
[05/08 21:43:02   2286s] (I)       Num PG vias on layer 1 : 0
[05/08 21:43:02   2286s] (I)       Num PG vias on layer 2 : 0
[05/08 21:43:02   2286s] (I)       Num PG vias on layer 3 : 0
[05/08 21:43:02   2286s] (I)       Num PG vias on layer 4 : 0
[05/08 21:43:02   2286s] (I)       Num PG vias on layer 5 : 0
[05/08 21:43:02   2286s] [NR-eGR] Read 88892 PG shapes
[05/08 21:43:02   2286s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2413.30 MB )
[05/08 21:43:02   2286s] [NR-eGR] #Routing Blockages  : 0
[05/08 21:43:02   2286s] [NR-eGR] #Instance Blockages : 1155
[05/08 21:43:02   2286s] [NR-eGR] #PG Blockages       : 88892
[05/08 21:43:02   2286s] [NR-eGR] #Bump Blockages     : 0
[05/08 21:43:02   2286s] [NR-eGR] #Boundary Blockages : 0
[05/08 21:43:02   2286s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/08 21:43:02   2286s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 21:43:02   2286s] (I)       readDataFromPlaceDB
[05/08 21:43:02   2286s] (I)       Read net information..
[05/08 21:43:02   2286s] [NR-eGR] Read numTotalNets=14208  numIgnoredNets=0
[05/08 21:43:02   2286s] (I)       Read testcase time = 0.000 seconds
[05/08 21:43:02   2286s] 
[05/08 21:43:02   2286s] (I)       early_global_route_priority property id does not exist.
[05/08 21:43:02   2286s] (I)       Start initializing grid graph
[05/08 21:43:02   2286s] (I)       End initializing grid graph
[05/08 21:43:02   2286s] (I)       Model blockages into capacity
[05/08 21:43:02   2286s] (I)       Read Num Blocks=91361  Num Prerouted Wires=0  Num CS=0
[05/08 21:43:02   2286s] (I)       Started Modeling ( Curr Mem: 2428.87 MB )
[05/08 21:43:02   2286s] (I)       Started Modeling Layer 1 ( Curr Mem: 2428.87 MB )
[05/08 21:43:02   2286s] (I)       Started Modeling Layer 2 ( Curr Mem: 2428.87 MB )
[05/08 21:43:02   2286s] (I)       Layer 1 (V) : #blockages 7377 : #preroutes 0
[05/08 21:43:02   2286s] (I)       Finished Modeling Layer 2 ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2440.39 MB )
[05/08 21:43:02   2286s] (I)       Started Modeling Layer 3 ( Curr Mem: 2433.04 MB )
[05/08 21:43:02   2286s] (I)       Layer 2 (H) : #blockages 8856 : #preroutes 0
[05/08 21:43:02   2286s] (I)       Finished Modeling Layer 3 ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2447.73 MB )
[05/08 21:43:02   2286s] (I)       Started Modeling Layer 4 ( Curr Mem: 2435.35 MB )
[05/08 21:43:02   2286s] (I)       Layer 3 (V) : #blockages 40128 : #preroutes 0
[05/08 21:43:02   2286s] (I)       Finished Modeling Layer 4 ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2446.03 MB )
[05/08 21:43:02   2286s] (I)       Started Modeling Layer 5 ( Curr Mem: 2433.14 MB )
[05/08 21:43:02   2286s] (I)       Layer 4 (H) : #blockages 35000 : #preroutes 0
[05/08 21:43:02   2286s] (I)       Finished Modeling Layer 5 ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2446.77 MB )
[05/08 21:43:02   2286s] (I)       Finished Modeling ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2434.04 MB )
[05/08 21:43:02   2286s] (I)       Number of ignored nets = 0
[05/08 21:43:02   2286s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 21:43:02   2286s] (I)       Number of clock nets = 2.  Ignored: No
[05/08 21:43:02   2286s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 21:43:02   2286s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 21:43:02   2286s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 21:43:02   2286s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 21:43:02   2286s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 21:43:02   2286s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 21:43:02   2286s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 21:43:02   2286s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 21:43:02   2286s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2434.0 MB
[05/08 21:43:02   2286s] (I)       Ndr track 0 does not exist
[05/08 21:43:02   2286s] (I)       Layer1  viaCost=200.00
[05/08 21:43:02   2286s] (I)       Layer2  viaCost=100.00
[05/08 21:43:02   2286s] (I)       Layer3  viaCost=100.00
[05/08 21:43:02   2286s] (I)       Layer4  viaCost=100.00
[05/08 21:43:02   2286s] (I)       ---------------------Grid Graph Info--------------------
[05/08 21:43:02   2286s] (I)       Routing area        : (0, 0) - (6583240, 6579280)
[05/08 21:43:02   2286s] (I)       Core area           : (613800, 613760) - (5970360, 5966240)
[05/08 21:43:02   2286s] (I)       Site width          :  1320  (dbu)
[05/08 21:43:02   2286s] (I)       Row height          : 10080  (dbu)
[05/08 21:43:02   2286s] (I)       GCell width         : 10080  (dbu)
[05/08 21:43:02   2286s] (I)       GCell height        : 10080  (dbu)
[05/08 21:43:02   2286s] (I)       Grid                :   653   652     5
[05/08 21:43:02   2286s] (I)       Layer numbers       :     1     2     3     4     5
[05/08 21:43:02   2286s] (I)       Vertical capacity   :     0 10080     0 10080     0
[05/08 21:43:02   2286s] (I)       Horizontal capacity :     0     0 10080     0 10080
[05/08 21:43:02   2286s] (I)       Default wire width  :   460   560   560   560   560
[05/08 21:43:02   2286s] (I)       Default wire space  :   460   560   560   560   560
[05/08 21:43:02   2286s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[05/08 21:43:02   2286s] (I)       Default pitch size  :   920  1320  1120  1320  1120
[05/08 21:43:02   2286s] (I)       First track coord   :     0   660   560   660   560
[05/08 21:43:02   2286s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00
[05/08 21:43:02   2286s] (I)       Total num of tracks :     0  4987  5874  4987  5874
[05/08 21:43:02   2286s] (I)       Num of masks        :     1     1     1     1     1
[05/08 21:43:02   2286s] (I)       Num of trim masks   :     0     0     0     0     0
[05/08 21:43:02   2286s] (I)       --------------------------------------------------------
[05/08 21:43:02   2286s] 
[05/08 21:43:02   2286s] [NR-eGR] ============ Routing rule table ============
[05/08 21:43:02   2286s] [NR-eGR] Rule id: 0  Nets: 14100 
[05/08 21:43:02   2286s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 21:43:02   2286s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120
[05/08 21:43:02   2286s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:43:02   2286s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:43:02   2286s] [NR-eGR] ========================================
[05/08 21:43:02   2286s] [NR-eGR] 
[05/08 21:43:02   2286s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 21:43:02   2286s] (I)       blocked tracks on layer2 : = 439545 / 3251524 (13.52%)
[05/08 21:43:02   2286s] (I)       blocked tracks on layer3 : = 468236 / 3835722 (12.21%)
[05/08 21:43:02   2286s] (I)       blocked tracks on layer4 : = 1326873 / 3251524 (40.81%)
[05/08 21:43:02   2286s] (I)       blocked tracks on layer5 : = 1115818 / 3835722 (29.09%)
[05/08 21:43:02   2286s] (I)       After initializing earlyGlobalRoute syMemory usage = 2458.8 MB
[05/08 21:43:02   2286s] (I)       Finished Loading and Dumping File ( CPU: 0.37 sec, Real: 0.38 sec, Curr Mem: 2458.84 MB )
[05/08 21:43:02   2286s] (I)       Started Global Routing ( Curr Mem: 2440.06 MB )
[05/08 21:43:02   2286s] (I)       ============= Initialization =============
[05/08 21:43:02   2286s] (I)       totalPins=44248  totalGlobalPin=43975 (99.38%)
[05/08 21:43:02   2286s] (I)       Started Build MST ( Curr Mem: 2436.52 MB )
[05/08 21:43:02   2286s] (I)       Generate topology with 10 threads
[05/08 21:43:02   2286s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.01 sec, Curr Mem: 2467.40 MB )
[05/08 21:43:02   2286s] (I)       total 2D Cap : 10902566 = (6119347 H, 4783219 V)
[05/08 21:43:02   2286s] [NR-eGR] Layer group 1: route 14100 net(s) in layer range [2, 5]
[05/08 21:43:02   2286s] (I)       ============  Phase 1a Route ============
[05/08 21:43:02   2286s] (I)       Started Phase 1a ( Curr Mem: 2447.57 MB )
[05/08 21:43:02   2286s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2448.93 MB )
[05/08 21:43:02   2286s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2448.93 MB )
[05/08 21:43:02   2286s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[05/08 21:43:02   2286s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2453.24 MB )
[05/08 21:43:02   2286s] (I)       Usage: 282170 = (140739 H, 141431 V) = (2.30% H, 2.96% V) = (7.093e+05um H, 7.128e+05um V)
[05/08 21:43:02   2286s] (I)       
[05/08 21:43:02   2286s] (I)       ============  Phase 1b Route ============
[05/08 21:43:02   2286s] (I)       Started Phase 1b ( Curr Mem: 2453.24 MB )
[05/08 21:43:02   2286s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2453.24 MB )
[05/08 21:43:02   2286s] (I)       Usage: 282242 = (140801 H, 141441 V) = (2.30% H, 2.96% V) = (7.096e+05um H, 7.129e+05um V)
[05/08 21:43:02   2286s] (I)       
[05/08 21:43:02   2286s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.422500e+06um
[05/08 21:43:02   2286s] (I)       ============  Phase 1c Route ============
[05/08 21:43:02   2286s] (I)       Started Phase 1c ( Curr Mem: 2453.24 MB )
[05/08 21:43:02   2286s] (I)       Level2 Grid: 131 x 131
[05/08 21:43:02   2286s] (I)       Started Two Level Routing ( Curr Mem: 2453.64 MB )
[05/08 21:43:02   2286s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2453.64 MB )
[05/08 21:43:02   2286s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2453.64 MB )
[05/08 21:43:02   2286s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2453.64 MB )
[05/08 21:43:02   2286s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2453.24 MB )
[05/08 21:43:02   2286s] (I)       Usage: 282251 = (140805 H, 141446 V) = (2.30% H, 2.96% V) = (7.097e+05um H, 7.129e+05um V)
[05/08 21:43:02   2286s] (I)       
[05/08 21:43:02   2286s] (I)       ============  Phase 1d Route ============
[05/08 21:43:02   2286s] (I)       Started Phase 1d ( Curr Mem: 2453.24 MB )
[05/08 21:43:03   2286s] (I)       Finished Phase 1d ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2453.24 MB )
[05/08 21:43:03   2286s] (I)       Usage: 282317 = (140862 H, 141455 V) = (2.30% H, 2.96% V) = (7.099e+05um H, 7.129e+05um V)
[05/08 21:43:03   2286s] (I)       
[05/08 21:43:03   2286s] (I)       ============  Phase 1e Route ============
[05/08 21:43:03   2286s] (I)       Started Phase 1e ( Curr Mem: 2453.24 MB )
[05/08 21:43:03   2286s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2453.24 MB )
[05/08 21:43:03   2286s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2453.24 MB )
[05/08 21:43:03   2286s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2453.24 MB )
[05/08 21:43:03   2286s] (I)       Usage: 282317 = (140862 H, 141455 V) = (2.30% H, 2.96% V) = (7.099e+05um H, 7.129e+05um V)
[05/08 21:43:03   2286s] (I)       
[05/08 21:43:03   2286s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.422878e+06um
[05/08 21:43:03   2286s] [NR-eGR] 
[05/08 21:43:03   2286s] (I)       Current Phase 1l[Initialization] ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2424.16 MB )
[05/08 21:43:03   2286s] (I)       Run Multi-thread layer assignment with 10 threads
[05/08 21:43:03   2287s] (I)       Finished Phase 1l ( CPU: 0.63 sec, Real: 0.10 sec, Curr Mem: 2422.90 MB )
[05/08 21:43:03   2287s] (I)       ============  Phase 1l Route ============
[05/08 21:43:03   2287s] (I)       
[05/08 21:43:03   2287s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 21:43:03   2287s] [NR-eGR]                        OverCon            
[05/08 21:43:03   2287s] [NR-eGR]                         #Gcell     %Gcell
[05/08 21:43:03   2287s] [NR-eGR]       Layer                (1)    OverCon 
[05/08 21:43:03   2287s] [NR-eGR] ----------------------------------------------
[05/08 21:43:03   2287s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[05/08 21:43:03   2287s] [NR-eGR]  METAL2  (2)         5( 0.00%)   ( 0.00%) 
[05/08 21:43:03   2287s] [NR-eGR]  METAL3  (3)         1( 0.00%)   ( 0.00%) 
[05/08 21:43:03   2287s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[05/08 21:43:03   2287s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[05/08 21:43:03   2287s] [NR-eGR] ----------------------------------------------
[05/08 21:43:03   2287s] [NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[05/08 21:43:03   2287s] [NR-eGR] 
[05/08 21:43:03   2287s] (I)       Finished Global Routing ( CPU: 1.02 sec, Real: 0.46 sec, Curr Mem: 2422.90 MB )
[05/08 21:43:03   2287s] (I)       total 2D Cap : 10917813 = (6127001 H, 4790812 V)
[05/08 21:43:03   2287s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/08 21:43:03   2287s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/08 21:43:03   2287s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.49 sec, Real: 0.93 sec, Curr Mem: 2405.66 MB )
[05/08 21:43:03   2287s] OPERPROF: Starting HotSpotCal at level 1, MEM:2405.7M
[05/08 21:43:03   2287s] [hotspot] +------------+---------------+---------------+
[05/08 21:43:03   2287s] [hotspot] |            |   max hotspot | total hotspot |
[05/08 21:43:03   2287s] [hotspot] +------------+---------------+---------------+
[05/08 21:43:03   2287s] [hotspot] | normalized |          0.00 |          0.00 |
[05/08 21:43:03   2287s] [hotspot] +------------+---------------+---------------+
[05/08 21:43:03   2287s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/08 21:43:03   2287s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/08 21:43:03   2287s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.060, REAL:0.016, MEM:2409.7M
[05/08 21:43:03   2287s] Starting delay calculation for Setup views
[05/08 21:43:03   2287s] #################################################################################
[05/08 21:43:03   2287s] # Design Stage: PreRoute
[05/08 21:43:03   2287s] # Design Name: CHIP
[05/08 21:43:03   2287s] # Design Mode: 90nm
[05/08 21:43:03   2287s] # Analysis Mode: MMMC Non-OCV 
[05/08 21:43:03   2287s] # Parasitics Mode: No SPEF/RCDB
[05/08 21:43:03   2287s] # Signoff Settings: SI Off 
[05/08 21:43:03   2287s] #################################################################################
[05/08 21:43:03   2288s] Topological Sorting (REAL = 0:00:00.0, MEM = 2344.0M, InitMEM = 2333.6M)
[05/08 21:43:03   2288s] Calculate delays in Single mode...
[05/08 21:43:03   2288s] Start delay calculation (fullDC) (10 T). (MEM=2345.51)
[05/08 21:43:03   2288s] End AAE Lib Interpolated Model. (MEM=2361.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:43:04   2294s] Total number of fetched objects 14211
[05/08 21:43:04   2294s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/08 21:43:04   2294s] End delay calculation. (MEM=2339.23 CPU=0:00:04.6 REAL=0:00:00.0)
[05/08 21:43:04   2294s] End delay calculation (fullDC). (MEM=2339.23 CPU=0:00:06.3 REAL=0:00:01.0)
[05/08 21:43:04   2294s] *** CDM Built up (cpu=0:00:07.0  real=0:00:01.0  mem= 2339.2M) ***
[05/08 21:43:04   2295s] *** Done Building Timing Graph (cpu=0:00:07.8 real=0:00:01.0 totSessionCpu=0:38:16 mem=2336.9M)
[05/08 21:43:04   2295s] Reported timing to dir ./timingReports
[05/08 21:43:04   2295s] **optDesign ... cpu = 0:13:16, real = 0:03:49, mem = 1768.7M, totSessionCpu=0:38:16 **
[05/08 21:43:04   2295s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2338.4M
[05/08 21:43:04   2295s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.086, MEM:2338.4M
[05/08 21:43:06   2297s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.003  |  2.873  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     42 (42)      |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.162%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:13:19, real = 0:03:51, mem = 1766.9M, totSessionCpu=0:38:18 **
[05/08 21:43:06   2297s] Deleting Cell Server ...
[05/08 21:43:06   2297s] Deleting Lib Analyzer.
[05/08 21:43:06   2297s] *** Finished optDesign ***
[05/08 21:43:06   2297s] 
[05/08 21:43:06   2297s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:13:35 real=  0:03:59)
[05/08 21:43:06   2297s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:07.2 real=0:00:06.8)
[05/08 21:43:06   2297s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:01:20 real=0:00:25.1)
[05/08 21:43:06   2297s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:01:12 real=0:00:18.7)
[05/08 21:43:06   2297s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:08:30 real=  0:01:59)
[05/08 21:43:06   2297s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:01:08 real=0:00:28.2)
[05/08 21:43:06   2297s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/08 21:43:06   2297s] Info: pop threads available for lower-level modules during optimization.
[05/08 21:43:06   2297s] clean pInstBBox. size 0
[05/08 21:43:06   2297s] All LLGs are deleted
[05/08 21:43:06   2297s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2303.2M
[05/08 21:43:06   2297s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.006, MEM:2294.9M
[05/08 21:43:07   2297s] #optDebug: fT-D <X 1 0 0 0>
[05/08 21:43:07   2297s] VSMManager cleared!
[05/08 21:43:07   2297s] **place_opt_design ... cpu = 0:13:19, real = 0:03:52, mem = 2294.9M **
[05/08 21:43:07   2297s] *** Finished GigaPlace ***
[05/08 21:43:07   2297s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 21:43:25   2300s] <CMD> checkPlace CHIP.checkPlace
[05/08 21:43:25   2300s] OPERPROF: Starting checkPlace at level 1, MEM:2295.0M
[05/08 21:43:25   2300s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2295.1M
[05/08 21:43:25   2300s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2295.1M
[05/08 21:43:25   2300s] Core basic site is tsm3site
[05/08 21:43:25   2300s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 21:43:25   2300s] SiteArray: use 8,699,904 bytes
[05/08 21:43:25   2300s] SiteArray: current memory after site array memory allocation 2303.4M
[05/08 21:43:25   2300s] SiteArray: FP blocked sites are writable
[05/08 21:43:25   2300s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 21:43:25   2300s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2304.9M
[05/08 21:43:25   2300s] Process 33148 wires and vias for routing blockage analysis
[05/08 21:43:25   2300s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.290, REAL:0.047, MEM:2304.9M
[05/08 21:43:25   2300s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.470, REAL:0.146, MEM:2304.9M
[05/08 21:43:25   2300s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.500, REAL:0.170, MEM:2304.9M
[05/08 21:43:25   2301s] Begin checking placement ... (start mem=2295.0M, init mem=2304.9M)
[05/08 21:43:25   2301s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2304.9M
[05/08 21:43:25   2301s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.002, MEM:2304.9M
[05/08 21:43:25   2301s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2304.9M
[05/08 21:43:25   2301s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.002, MEM:2304.9M
[05/08 21:43:25   2301s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2304.9M
[05/08 21:43:25   2301s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.080, REAL:0.087, MEM:2304.9M
[05/08 21:43:25   2301s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2304.9M
[05/08 21:43:25   2301s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.020, REAL:0.012, MEM:2304.9M
[05/08 21:43:25   2301s] *info: Placed = 13010         
[05/08 21:43:25   2301s] *info: Unplaced = 0           
[05/08 21:43:25   2301s] Placement Density:4.16%(298305/7167720)
[05/08 21:43:25   2301s] Placement Density (including fixed std cells):4.16%(298305/7167720)
[05/08 21:43:25   2301s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2304.9M
[05/08 21:43:25   2301s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.005, MEM:2296.6M
[05/08 21:43:25   2301s] Finished checkPlace (total: cpu=0:00:00.7, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2296.6M)
[05/08 21:43:25   2301s] OPERPROF: Finished checkPlace at level 1, CPU:0.680, REAL:0.363, MEM:2296.6M
[05/08 21:43:25   2301s] <CMD> setDrawView place
[05/08 21:43:25   2301s] <CMD> fit
[05/08 21:43:35   2302s] <CMD> getCTSMode -engine -quiet
[05/08 21:43:40   2303s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/08 21:43:40   2303s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
[05/08 21:43:40   2303s] #optDebug: fT-S <1 1 0 0 0>
[05/08 21:43:40   2303s] All LLGs are deleted
[05/08 21:43:40   2303s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2295.7M
[05/08 21:43:40   2303s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2295.7M
[05/08 21:43:40   2303s] Start to check current routing status for nets...
[05/08 21:43:40   2303s] All nets are already routed correctly.
[05/08 21:43:40   2303s] End to check current routing status for nets (mem=2295.7M)
[05/08 21:43:40   2303s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2295.7M
[05/08 21:43:40   2303s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2295.7M
[05/08 21:43:40   2303s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2304.0M
[05/08 21:43:40   2303s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.320, REAL:0.039, MEM:2304.0M
[05/08 21:43:40   2303s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.460, REAL:0.130, MEM:2304.0M
[05/08 21:43:40   2303s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.490, REAL:0.162, MEM:2304.0M
[05/08 21:43:40   2303s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2304.0M
[05/08 21:43:40   2303s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:2295.7M
[05/08 21:43:42   2306s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.003  |  2.873  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     42 (42)      |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.162%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[05/08 21:43:42   2306s] Total CPU time: 3.72 sec
[05/08 21:43:42   2306s] Total Real time: 2.0 sec
[05/08 21:43:42   2306s] Total Memory Usage: 2304.804688 Mbytes
[05/08 21:43:42   2306s] 
[05/08 21:43:42   2306s] =============================================================================================
[05/08 21:43:42   2306s]  Final TAT Report for timeDesign
[05/08 21:43:42   2306s] =============================================================================================
[05/08 21:43:42   2306s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 21:43:42   2306s] ---------------------------------------------------------------------------------------------
[05/08 21:43:42   2306s] [ TimingUpdate           ]      1   0:00:00.2  (   8.4 % )     0:00:00.2 /  0:00:01.3    5.6
[05/08 21:43:42   2306s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 21:43:42   2306s] [ TimingReport           ]      2   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.2    2.4
[05/08 21:43:42   2306s] [ DrvReport              ]      1   0:00:01.5  (  57.8 % )     0:00:01.5 /  0:00:01.1    0.7
[05/08 21:43:42   2306s] [ MISC                   ]          0:00:00.8  (  30.5 % )     0:00:00.8 /  0:00:01.1    1.4
[05/08 21:43:42   2306s] ---------------------------------------------------------------------------------------------
[05/08 21:43:42   2306s]  timeDesign TOTAL                   0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:03.7    1.4
[05/08 21:43:42   2306s] ---------------------------------------------------------------------------------------------
[05/08 21:43:42   2306s] 
[05/08 21:43:42   2306s] Info: pop threads available for lower-level modules during optimization.
[05/08 21:44:22   2312s] <CMD> refinePlace -checkRoute 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0
[05/08 21:44:22   2312s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2295.6M
[05/08 21:44:22   2312s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2295.6M
[05/08 21:44:22   2312s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2295.6M
[05/08 21:44:22   2312s] All LLGs are deleted
[05/08 21:44:22   2312s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2296.0M
[05/08 21:44:22   2312s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.001, MEM:2296.0M
[05/08 21:44:22   2312s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2296.0M
[05/08 21:44:22   2312s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2296.0M
[05/08 21:44:22   2312s] Core basic site is tsm3site
[05/08 21:44:22   2312s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 21:44:22   2312s] SiteArray: use 8,699,904 bytes
[05/08 21:44:22   2312s] SiteArray: current memory after site array memory allocation 2304.3M
[05/08 21:44:22   2312s] SiteArray: FP blocked sites are writable
[05/08 21:44:22   2312s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 21:44:22   2312s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2305.7M
[05/08 21:44:23   2312s] Process 33148 wires and vias for routing blockage analysis
[05/08 21:44:23   2313s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.270, REAL:0.035, MEM:2305.7M
[05/08 21:44:23   2313s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.400, REAL:0.127, MEM:2305.7M
[05/08 21:44:23   2313s] OPERPROF:         Starting CMU at level 5, MEM:2305.7M
[05/08 21:44:23   2313s] OPERPROF:         Finished CMU at level 5, CPU:0.020, REAL:0.009, MEM:2305.7M
[05/08 21:44:23   2313s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.450, REAL:0.164, MEM:2305.7M
[05/08 21:44:23   2313s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=2305.7MB).
[05/08 21:44:23   2313s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.510, REAL:0.226, MEM:2305.7M
[05/08 21:44:23   2313s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.510, REAL:0.227, MEM:2305.7M
[05/08 21:44:23   2313s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.29307.10
[05/08 21:44:23   2313s] OPERPROF:   Starting RefinePlace at level 2, MEM:2305.7M
[05/08 21:44:23   2313s] *** Starting refinePlace (0:38:33 mem=2305.7M) ***
[05/08 21:44:23   2313s] Total net bbox length = 1.315e+06 (6.515e+05 6.630e+05) (ext = 1.640e+05)
[05/08 21:44:23   2313s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2305.8M
[05/08 21:44:23   2313s] Starting refinePlace ...
[05/08 21:44:23   2313s]   Spread Effort: high, standalone mode, useDDP on.
[05/08 21:44:23   2313s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2307.8MB) @(0:38:33 - 0:38:33).
[05/08 21:44:23   2313s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:44:23   2313s] wireLenOptFixPriorityInst 0 inst fixed
[05/08 21:44:23   2313s] 
[05/08 21:44:23   2313s] Running Spiral MT with 10 threads  fetchWidth=676 
[05/08 21:44:23   2313s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:44:23   2313s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2308.1MB) @(0:38:33 - 0:38:34).
[05/08 21:44:23   2313s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:44:23   2313s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2308.1MB
[05/08 21:44:23   2313s] Statistics of distance of Instance movement in refine placement:
[05/08 21:44:23   2313s]   maximum (X+Y) =         0.00 um
[05/08 21:44:23   2313s]   mean    (X+Y) =         0.00 um
[05/08 21:44:23   2313s] Summary Report:
[05/08 21:44:23   2313s] Instances move: 0 (out of 13010 movable)
[05/08 21:44:23   2313s] Instances flipped: 0
[05/08 21:44:23   2313s] Mean displacement: 0.00 um
[05/08 21:44:23   2313s] Max displacement: 0.00 um 
[05/08 21:44:23   2313s] Total instances moved : 0
[05/08 21:44:23   2313s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.510, REAL:0.370, MEM:2308.1M
[05/08 21:44:23   2313s] Total net bbox length = 1.315e+06 (6.515e+05 6.630e+05) (ext = 1.640e+05)
[05/08 21:44:23   2313s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2308.1MB
[05/08 21:44:23   2313s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=2308.1MB) @(0:38:33 - 0:38:34).
[05/08 21:44:23   2313s] *** Finished refinePlace (0:38:34 mem=2308.1M) ***
[05/08 21:44:23   2313s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.29307.10
[05/08 21:44:23   2313s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.550, REAL:0.414, MEM:2308.1M
[05/08 21:44:23   2313s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2306.1M
[05/08 21:44:23   2313s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.006, MEM:2297.8M
[05/08 21:44:23   2313s] All LLGs are deleted
[05/08 21:44:23   2313s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2294.7M
[05/08 21:44:23   2313s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2294.7M
[05/08 21:44:23   2313s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.100, REAL:0.668, MEM:2294.7M
[05/08 21:44:44   2316s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[05/08 21:44:44   2316s] <CMD> sroute -connect { corePin } -layerChangeRange { METAL1(1) METAL5(5) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL5(5) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { METAL1(1) METAL5(5) }
[05/08 21:44:44   2316s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[05/08 21:44:44   2316s] *** Begin SPECIAL ROUTE on Wed May  8 21:44:44 2024 ***
[05/08 21:44:44   2316s] SPECIAL ROUTE ran on directory: /home/mm53/APR_HW
[05/08 21:44:44   2316s] SPECIAL ROUTE ran on machine: islabx5 (Linux 2.6.32-642.el6.x86_64 Xeon 1.20Ghz)
[05/08 21:44:44   2316s] 
[05/08 21:44:44   2316s] Begin option processing ...
[05/08 21:44:44   2316s] srouteConnectPowerBump set to false
[05/08 21:44:44   2316s] routeSelectNet set to "VDD VSS"
[05/08 21:44:44   2316s] routeSpecial set to true
[05/08 21:44:44   2316s] srouteBottomLayerLimit set to 1
[05/08 21:44:44   2316s] srouteBottomTargetLayerLimit set to 1
[05/08 21:44:44   2316s] srouteConnectBlockPin set to false
[05/08 21:44:44   2316s] srouteConnectConverterPin set to false
[05/08 21:44:44   2316s] srouteConnectPadPin set to false
[05/08 21:44:44   2316s] srouteConnectStripe set to false
[05/08 21:44:44   2316s] srouteCrossoverViaBottomLayer set to 1
[05/08 21:44:44   2316s] srouteCrossoverViaTopLayer set to 5
[05/08 21:44:44   2316s] srouteFollowCorePinEnd set to 3
[05/08 21:44:44   2316s] srouteFollowPadPin set to false
[05/08 21:44:44   2316s] srouteJogControl set to "preferWithChanges differentLayer"
[05/08 21:44:44   2316s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[05/08 21:44:44   2316s] sroutePadPinAllPorts set to true
[05/08 21:44:44   2316s] sroutePreserveExistingRoutes set to true
[05/08 21:44:44   2316s] srouteRoutePowerBarPortOnBothDir set to true
[05/08 21:44:44   2316s] srouteStopBlockPin set to "nearestTarget"
[05/08 21:44:44   2316s] srouteTopLayerLimit set to 5
[05/08 21:44:44   2316s] srouteTopTargetLayerLimit set to 5
[05/08 21:44:44   2316s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3345.00 megs.
[05/08 21:44:44   2316s] 
[05/08 21:44:44   2316s] Reading DB technology information...
[05/08 21:44:44   2316s] Finished reading DB technology information.
[05/08 21:44:44   2316s] Reading floorplan and netlist information...
[05/08 21:44:44   2316s] Finished reading floorplan and netlist information.
[05/08 21:44:44   2316s] Read in 10 layers, 5 routing layers, 1 overlap layer
[05/08 21:44:44   2316s] Read in 486 macros, 183 used
[05/08 21:44:44   2316s] Read in 13158 components
[05/08 21:44:44   2316s]   13010 core components: 0 unplaced, 13010 placed, 0 fixed
[05/08 21:44:44   2316s]   144 pad components: 0 unplaced, 0 placed, 144 fixed
[05/08 21:44:44   2316s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[05/08 21:44:44   2316s] Read in 108 logical pins
[05/08 21:44:44   2316s] Read in 108 nets
[05/08 21:44:44   2316s] Read in 2 special nets, 2 routed
[05/08 21:44:44   2316s] Read in 26041 terminals
[05/08 21:44:44   2316s] 2 nets selected.
[05/08 21:44:44   2316s] 
[05/08 21:44:44   2316s] Begin power routing ...
[05/08 21:44:44   2316s] CPU time for FollowPin 0 seconds
[05/08 21:44:44   2316s] CPU time for FollowPin 0 seconds
[05/08 21:44:45   2317s]   Number of Core ports routed: 1064
[05/08 21:44:45   2317s]   Number of Followpin connections: 532
[05/08 21:44:45   2317s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 3347.00 megs.
[05/08 21:44:45   2317s] 
[05/08 21:44:45   2317s] 
[05/08 21:44:45   2317s] 
[05/08 21:44:45   2317s]  Begin updating DB with routing results ...
[05/08 21:44:45   2317s]  Updating DB with 2 via definition ...
[05/08 21:44:45   2317s] 
sroute post-processing starts at Wed May  8 21:44:45 2024
The viaGen is rebuilding shadow vias for net VSS.
[05/08 21:44:45   2317s] sroute post-processing ends at Wed May  8 21:44:45 2024

sroute post-processing starts at Wed May  8 21:44:45 2024
The viaGen is rebuilding shadow vias for net VDD.
[05/08 21:44:45   2317s] sroute post-processing ends at Wed May  8 21:44:45 2024
sroute created 1650 wires.
[05/08 21:44:45   2317s] ViaGen created 1101 vias, deleted 0 via to avoid violation.
[05/08 21:44:45   2317s] +--------+----------------+----------------+
[05/08 21:44:45   2317s] |  Layer |     Created    |     Deleted    |
[05/08 21:44:45   2317s] +--------+----------------+----------------+
[05/08 21:44:45   2317s] | METAL1 |      1644      |       NA       |
[05/08 21:44:45   2317s] |  VIA12 |      1073      |        0       |
[05/08 21:44:45   2317s] | METAL2 |        6       |       NA       |
[05/08 21:44:45   2317s] |  VIA23 |       14       |        0       |
[05/08 21:44:45   2317s] |  VIA34 |       14       |        0       |
[05/08 21:44:45   2317s] +--------+----------------+----------------+
[05/08 21:44:57   2319s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol false -sameCellViol true -padFillerCellsOverlap true -routingBlkgPinOverlap false -routingCellBlkgOverlap false -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[05/08 21:44:57   2319s] <CMD> verifyGeometry
[05/08 21:44:57   2319s]  *** Starting Verify Geometry (MEM: 2290.5) ***
[05/08 21:44:57   2319s] 
[05/08 21:44:57   2319s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... Starting Verification
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... Initializing
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[05/08 21:44:57   2319s]                   ...... bin size: 7040
[05/08 21:44:57   2319s] Multi-CPU acceleration using 10 CPU(s).
[05/08 21:44:57   2319s] Saving Drc markers ...
[05/08 21:44:57   2319s] ... 1 markers are saved ...
[05/08 21:44:57   2319s] ... 0 geometry drc markers are saved ...
[05/08 21:44:57   2319s] ... 0 antenna drc markers are saved ...
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 1 of 64  Thread : 0
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 2 of 64  Thread : 1
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 3 of 64  Thread : 2
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 4 of 64  Thread : 3
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 11 of 64  Thread : 0
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 5 of 64  Thread : 4
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 6 of 64  Thread : 5
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 7 of 64  Thread : 6
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 8 of 64  Thread : 7
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 12 of 64  Thread : 1
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 21 of 64  Thread : 0
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 13 of 64  Thread : 2
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 9 of 64  Thread : 8
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 14 of 64  Thread : 3
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 10 of 64  Thread : 9
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 15 of 64  Thread : 4
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 18 of 64  Thread : 7
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 16 of 64  Thread : 5
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 22 of 64  Thread : 1
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 23 of 64  Thread : 2
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 17 of 64  Thread : 6
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 25 of 64  Thread : 4
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 24 of 64  Thread : 3
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 31 of 64  Thread : 0
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 19 of 64  Thread : 8
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 20 of 64  Thread : 9
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 33 of 64  Thread : 2
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 28 of 64  Thread : 7
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 32 of 64  Thread : 1
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 26 of 64  Thread : 5
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 27 of 64  Thread : 6
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 35 of 64  Thread : 4
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 41 of 64  Thread : 0
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 34 of 64  Thread : 3
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 29 of 64  Thread : 8
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 43 of 64  Thread : 2
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 30 of 64  Thread : 9
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 42 of 64  Thread : 1
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 38 of 64  Thread : 7
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 36 of 64  Thread : 5
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 37 of 64  Thread : 6
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 45 of 64  Thread : 4
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 51 of 64  Thread : 0
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 44 of 64  Thread : 3
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 53 of 64  Thread : 2
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 52 of 64  Thread : 1
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 39 of 64  Thread : 8
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 40 of 64  Thread : 9
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 48 of 64  Thread : 7
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 55 of 64  Thread : 4
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 61 of 64  Thread : 0
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 63 of 64  Thread : 2
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 47 of 64  Thread : 6
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 62 of 64  Thread : 1
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 46 of 64  Thread : 5
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 49 of 64  Thread : 8
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 54 of 64  Thread : 3
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 57 of 64  Thread : 6
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 50 of 64  Thread : 9
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 58 of 64  Thread : 7
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 59 of 64  Thread : 8
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 64 of 64  Thread : 3
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 56 of 64  Thread : 5
[05/08 21:44:57   2319s]   VERIFY GEOMETRY ...... SubArea : 60 of 64  Thread : 9
[05/08 21:44:59   2328s] VG: elapsed time: 2.00
[05/08 21:44:59   2328s] Begin Summary ...
[05/08 21:44:59   2328s]   Cells       : 0
[05/08 21:44:59   2328s]   SameNet     : 0
[05/08 21:44:59   2328s]   Wiring      : 0
[05/08 21:44:59   2328s]   Antenna     : 0
[05/08 21:44:59   2328s]   Short       : 0
[05/08 21:44:59   2328s]   Overlap     : 0
[05/08 21:44:59   2328s] End Summary
[05/08 21:44:59   2328s] 
[05/08 21:44:59   2328s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/08 21:44:59   2328s] 
[05/08 21:44:59   2328s] **********End: VERIFY GEOMETRY**********
[05/08 21:44:59   2328s]  *** verify geometry (CPU: 0:00:09.4  MEM: 104.9M)
[05/08 21:44:59   2328s] 
[05/08 21:44:59   2328s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[05/08 21:45:30   2332s] <CMD> verifyConnectivity -nets {VDD VSS} -type special -noSoftPGConnect -error 1000 -warning 50
[05/08 21:45:30   2332s] VERIFY_CONNECTIVITY use new engine.
[05/08 21:45:30   2332s] 
[05/08 21:45:30   2332s] ******** Start: VERIFY CONNECTIVITY ********
[05/08 21:45:30   2332s] Start Time: Wed May  8 21:45:30 2024
[05/08 21:45:30   2332s] 
[05/08 21:45:30   2332s] Design Name: CHIP
[05/08 21:45:30   2332s] Database Units: 2000
[05/08 21:45:30   2332s] Design Boundary: (0.0000, 0.0000) (3291.6200, 3289.6400)
[05/08 21:45:30   2332s] Error Limit = 1000; Warning Limit = 50
[05/08 21:45:30   2332s] Check specified nets
[05/08 21:45:30   2332s] Use 10 pthreads
[05/08 21:45:30   2333s] 
[05/08 21:45:30   2333s] Begin Summary 
[05/08 21:45:30   2333s]   Found no problems or warnings.
[05/08 21:45:30   2333s] End Summary
[05/08 21:45:30   2333s] 
[05/08 21:45:30   2333s] End Time: Wed May  8 21:45:30 2024
[05/08 21:45:30   2333s] Time Elapsed: 0:00:00.0
[05/08 21:45:30   2333s] 
[05/08 21:45:30   2333s] ******** End: VERIFY CONNECTIVITY ********
[05/08 21:45:30   2333s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/08 21:45:30   2333s]   (CPU Time: 0:00:00.4  MEM: 0.031M)
[05/08 21:45:30   2333s] 
[05/08 21:45:41   2334s] <CMD> addIoFiller -cell PFILLER20 -prefix IOFILLER
[05/08 21:45:41   2334s] Added 74 of filler cell 'PFILLER20' on top side.
[05/08 21:45:41   2334s] Added 74 of filler cell 'PFILLER20' on left side.
[05/08 21:45:41   2334s] Added 74 of filler cell 'PFILLER20' on bottom side.
[05/08 21:45:41   2334s] Added 74 of filler cell 'PFILLER20' on right side.
[05/08 21:45:41   2334s] <CMD> addIoFiller -cell PFILLER10 -prefix IOFILLER
[05/08 21:45:41   2334s] Added 0 of filler cell 'PFILLER10' on top side.
[05/08 21:45:41   2334s] Added 0 of filler cell 'PFILLER10' on left side.
[05/08 21:45:41   2334s] Added 0 of filler cell 'PFILLER10' on bottom side.
[05/08 21:45:41   2334s] Added 0 of filler cell 'PFILLER10' on right side.
[05/08 21:45:41   2334s] <CMD> addIoFiller -cell PFILLER5 -prefix IOFILLER
[05/08 21:45:41   2334s] Added 37 of filler cell 'PFILLER5' on top side.
[05/08 21:45:41   2334s] Added 37 of filler cell 'PFILLER5' on left side.
[05/08 21:45:41   2334s] Added 37 of filler cell 'PFILLER5' on bottom side.
[05/08 21:45:41   2334s] Added 37 of filler cell 'PFILLER5' on right side.
[05/08 21:45:41   2334s] <CMD> addIoFiller -cell PFILLER1 -prefix IOFILLER
[05/08 21:45:41   2334s] Added 148 of filler cell 'PFILLER1' on top side.
[05/08 21:45:41   2334s] Added 148 of filler cell 'PFILLER1' on left side.
[05/08 21:45:41   2335s] Added 148 of filler cell 'PFILLER1' on bottom side.
[05/08 21:45:41   2335s] Added 148 of filler cell 'PFILLER1' on right side.
[05/08 21:45:41   2335s] <CMD> addIoFiller -cell PFILLER05 -prefix IOFILLER
[05/08 21:45:41   2335s] Added 37 of filler cell 'PFILLER05' on top side.
[05/08 21:45:41   2335s] Added 37 of filler cell 'PFILLER05' on left side.
[05/08 21:45:41   2335s] Added 37 of filler cell 'PFILLER05' on bottom side.
[05/08 21:45:41   2335s] Added 37 of filler cell 'PFILLER05' on right side.
[05/08 21:45:41   2335s] <CMD> addIoFiller -cell PFILLER0005 -prefix IOFILLER -fillAnyGap
[05/08 21:45:42   2336s] Added 2024 of filler cell 'PFILLER0005' on top side.
[05/08 21:45:44   2337s] Added 1628 of filler cell 'PFILLER0005' on left side.
[05/08 21:45:46   2339s] Added 2024 of filler cell 'PFILLER0005' on bottom side.
[05/08 21:45:48   2341s] Added 1628 of filler cell 'PFILLER0005' on right side.
[05/08 21:45:57   2343s] <CMD> redraw
[05/08 21:46:18   2345s] <CMD> saveDesign place_IoFiller.enc
[05/08 21:46:18   2345s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 21:46:18   2346s] #% Begin save design ... (date=05/08 21:46:18, mem=1693.2M)
[05/08 21:46:18   2346s] % Begin Save ccopt configuration ... (date=05/08 21:46:18, mem=1693.2M)
[05/08 21:46:18   2346s] % End Save ccopt configuration ... (date=05/08 21:46:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1693.3M, current mem=1693.3M)
[05/08 21:46:18   2346s] % Begin Save netlist data ... (date=05/08 21:46:18, mem=1693.3M)
[05/08 21:46:18   2346s] Writing Binary DB to place_IoFiller.enc.dat/vbin/CHIP.v.bin in multi-threaded mode...
[05/08 21:46:18   2346s] % End Save netlist data ... (date=05/08 21:46:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1693.3M, current mem=1693.3M)
[05/08 21:46:18   2346s] Saving symbol-table file in separate thread ...
[05/08 21:46:18   2346s] Saving congestion map file in separate thread ...
[05/08 21:46:18   2346s] Saving congestion map file place_IoFiller.enc.dat/CHIP.route.congmap.gz ...
[05/08 21:46:18   2346s] % Begin Save AAE data ... (date=05/08 21:46:18, mem=1693.6M)
[05/08 21:46:18   2346s] Saving AAE Data ...
[05/08 21:46:18   2346s] % End Save AAE data ... (date=05/08 21:46:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1693.6M, current mem=1693.6M)
[05/08 21:46:18   2346s] % Begin Save clock tree data ... (date=05/08 21:46:18, mem=1693.5M)
[05/08 21:46:18   2346s] % End Save clock tree data ... (date=05/08 21:46:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1693.5M, current mem=1693.5M)
[05/08 21:46:18   2346s] Saving preference file place_IoFiller.enc.dat/gui.pref.tcl ...
[05/08 21:46:18   2346s] Saving mode setting ...
[05/08 21:46:18   2346s] Saving global file ...
[05/08 21:46:18   2346s] Saving Drc markers ...
[05/08 21:46:18   2346s] ... 1 markers are saved ...
[05/08 21:46:18   2346s] ... 0 geometry drc markers are saved ...
[05/08 21:46:18   2346s] ... 0 antenna drc markers are saved ...
[05/08 21:46:18   2346s] Saving floorplan file in separate thread ...
[05/08 21:46:18   2346s] Saving PG file in separate thread ...
[05/08 21:46:18   2346s] Saving placement file in separate thread ...
[05/08 21:46:18   2346s] Saving route file in separate thread ...
[05/08 21:46:18   2346s] Saving property file in separate thread ...
[05/08 21:46:18   2346s] Saving property file place_IoFiller.enc.dat/CHIP.prop
[05/08 21:46:18   2346s] Saving PG file place_IoFiller.enc.dat/CHIP.pg.gz
[05/08 21:46:18   2346s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/08 21:46:18   2346s] Save Adaptive View Pruing View Names to Binary file
[05/08 21:46:18   2346s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2366.6M) ***
[05/08 21:46:18   2346s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2362.6M) ***
[05/08 21:46:18   2346s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:46:19   2346s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:01.0 mem=2348.2M) ***
[05/08 21:46:19   2346s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[05/08 21:46:19   2346s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:46:19   2346s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=2326.9M) ***
[05/08 21:46:19   2346s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[05/08 21:46:19   2346s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:46:19   2346s] Saving rc congestion map place_IoFiller.enc.dat/CHIP.congmap.gz ...
[05/08 21:46:19   2346s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:46:19   2346s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:46:19   2346s] % Begin Save power constraints data ... (date=05/08 21:46:19, mem=1693.8M)
[05/08 21:46:19   2346s] % End Save power constraints data ... (date=05/08 21:46:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1693.8M, current mem=1693.8M)
[05/08 21:46:21   2349s] Generated self-contained design place_IoFiller.enc.dat
[05/08 21:46:21   2349s] #% End save design ... (date=05/08 21:46:21, total cpu=0:00:03.0, real=0:00:03.0, peak res=1693.9M, current mem=1693.9M)
[05/08 21:46:21   2349s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 21:46:31   2350s] <CMD> set dbgLefDefOutVersion 5.8
[05/08 21:46:31   2350s] <CMD> global dbgLefDefOutVersion
[05/08 21:46:31   2350s] <CMD> set dbgLefDefOutVersion 5.8
[05/08 21:46:31   2350s] <CMD> defOut -floorplan -netlist CHIP.def
[05/08 21:46:31   2350s] Writing DEF file 'CHIP.def', current time is Wed May  8 21:46:31 2024 ...
[05/08 21:46:31   2350s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[05/08 21:46:31   2350s] DEF file 'CHIP.def' is written, current time is Wed May  8 21:46:31 2024 ...
[05/08 21:46:31   2350s] <CMD> set dbgLefDefOutVersion 5.8
[05/08 21:46:31   2350s] <CMD> set dbgLefDefOutVersion 5.8
[05/08 21:46:45   2352s] <CMD> createRouteBlk -box 0 0 185 3289.64 -layer 5 -name IORouteblk_W
[05/08 21:46:45   2352s] <CMD> createRouteBlk -box 0 0 3291.62 185 -layer 5 -name IORouteblk_S
[05/08 21:46:45   2352s] <CMD> createRouteBlk -box 0 3104.64 3291.62 3289.64 -layer 5 -name IORouteblk_N
[05/08 21:46:45   2352s] <CMD> createRouteBlk -box 3106.62 0 3291.62 3289.64 -layer 5 -name IORouteblk_E
[05/08 21:46:45   2352s] <CMD> setDrawView place
[05/08 21:46:45   2352s] <CMD> redraw
[05/08 21:47:09   2355s] <CMD> setLayerPreference node_blockage -isVisible 1
[05/08 21:47:10   2356s] <CMD> setLayerPreference node_blockage -isVisible 0
[05/08 21:47:33   2359s] <CMD> saveDesign place_CUPPad.enc
[05/08 21:47:33   2359s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 21:47:33   2359s] #% Begin save design ... (date=05/08 21:47:33, mem=1695.0M)
[05/08 21:47:33   2359s] % Begin Save ccopt configuration ... (date=05/08 21:47:33, mem=1695.0M)
[05/08 21:47:33   2359s] % End Save ccopt configuration ... (date=05/08 21:47:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1695.0M, current mem=1695.0M)
[05/08 21:47:33   2359s] % Begin Save netlist data ... (date=05/08 21:47:33, mem=1695.0M)
[05/08 21:47:33   2359s] Writing Binary DB to place_CUPPad.enc.dat/vbin/CHIP.v.bin in multi-threaded mode...
[05/08 21:47:33   2359s] % End Save netlist data ... (date=05/08 21:47:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=1695.0M, current mem=1695.0M)
[05/08 21:47:33   2359s] Saving symbol-table file in separate thread ...
[05/08 21:47:33   2359s] Saving congestion map file in separate thread ...
[05/08 21:47:33   2359s] Saving congestion map file place_CUPPad.enc.dat/CHIP.route.congmap.gz ...
[05/08 21:47:33   2359s] % Begin Save AAE data ... (date=05/08 21:47:33, mem=1695.0M)
[05/08 21:47:33   2359s] Saving AAE Data ...
[05/08 21:47:33   2359s] % End Save AAE data ... (date=05/08 21:47:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1695.0M, current mem=1695.0M)
[05/08 21:47:34   2360s] % Begin Save clock tree data ... (date=05/08 21:47:34, mem=1695.0M)
[05/08 21:47:34   2360s] % End Save clock tree data ... (date=05/08 21:47:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1695.0M, current mem=1695.0M)
[05/08 21:47:34   2360s] Saving preference file place_CUPPad.enc.dat/gui.pref.tcl ...
[05/08 21:47:34   2360s] Saving mode setting ...
[05/08 21:47:34   2360s] Saving global file ...
[05/08 21:47:34   2360s] Saving Drc markers ...
[05/08 21:47:34   2360s] ... 1 markers are saved ...
[05/08 21:47:34   2360s] ... 0 geometry drc markers are saved ...
[05/08 21:47:34   2360s] ... 0 antenna drc markers are saved ...
[05/08 21:47:34   2360s] Saving floorplan file in separate thread ...
[05/08 21:47:34   2360s] Saving PG file in separate thread ...
[05/08 21:47:34   2360s] Saving placement file in separate thread ...
[05/08 21:47:34   2360s] Saving route file in separate thread ...
[05/08 21:47:34   2360s] Saving property file in separate thread ...
[05/08 21:47:34   2360s] Saving PG file place_CUPPad.enc.dat/CHIP.pg.gz
[05/08 21:47:34   2360s] Saving property file place_CUPPad.enc.dat/CHIP.prop
[05/08 21:47:34   2360s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/08 21:47:34   2360s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2381.8M) ***
[05/08 21:47:34   2360s] Save Adaptive View Pruing View Names to Binary file
[05/08 21:47:34   2360s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2367.6M) ***
[05/08 21:47:34   2360s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:47:34   2360s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2353.1M) ***
[05/08 21:47:34   2360s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:47:34   2360s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:47:34   2360s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2331.9M) ***
[05/08 21:47:34   2360s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:47:34   2360s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:47:34   2360s] Saving rc congestion map place_CUPPad.enc.dat/CHIP.congmap.gz ...
[05/08 21:47:35   2360s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[05/08 21:47:35   2360s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[05/08 21:47:35   2360s] % Begin Save power constraints data ... (date=05/08 21:47:35, mem=1695.1M)
[05/08 21:47:35   2360s] % End Save power constraints data ... (date=05/08 21:47:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1695.1M, current mem=1695.1M)
[05/08 21:47:37   2362s] Generated self-contained design place_CUPPad.enc.dat
[05/08 21:47:37   2362s] #% End save design ... (date=05/08 21:47:37, total cpu=0:00:02.8, real=0:00:04.0, peak res=1695.2M, current mem=1695.2M)
[05/08 21:47:37   2362s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 21:47:58   2365s] <CMD> ccopt_design -cts
[05/08 21:47:58   2365s] #% Begin ccopt_design (date=05/08 21:47:58, mem=1695.2M)
[05/08 21:47:58   2365s] Setting ::DelayCal::PrerouteDcFastMode 0
[05/08 21:47:59   2365s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[05/08 21:47:59   2365s] Runtime...
[05/08 21:47:59   2365s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[05/08 21:47:59   2365s] (ccopt_design): create_ccopt_clock_tree_spec
[05/08 21:47:59   2365s] Creating clock tree spec for modes (timing configs): func_mode
[05/08 21:47:59   2365s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/08 21:47:59   2365s] Creating Cell Server ...(0, 0, 0, 0)
[05/08 21:47:59   2365s] Summary for sequential cells identification: 
[05/08 21:47:59   2365s]   Identified SBFF number: 116
[05/08 21:47:59   2365s]   Identified MBFF number: 0
[05/08 21:47:59   2365s]   Identified SB Latch number: 0
[05/08 21:47:59   2365s]   Identified MB Latch number: 0
[05/08 21:47:59   2365s]   Not identified SBFF number: 24
[05/08 21:47:59   2365s]   Not identified MBFF number: 0
[05/08 21:47:59   2365s]   Not identified SB Latch number: 0
[05/08 21:47:59   2365s]   Not identified MB Latch number: 0
[05/08 21:47:59   2365s]   Number of sequential cells which are not FFs: 46
[05/08 21:47:59   2365s]  Visiting view : av_func_mode_max
[05/08 21:47:59   2365s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000) with rcCorner = 0
[05/08 21:47:59   2365s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[05/08 21:47:59   2365s]  Visiting view : av_func_mode_min
[05/08 21:47:59   2365s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000) with rcCorner = 0
[05/08 21:47:59   2365s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[05/08 21:47:59   2365s]  Setting StdDelay to 52.40
[05/08 21:47:59   2365s] Creating Cell Server, finished. 
[05/08 21:47:59   2365s] 
[05/08 21:47:59   2365s] Reset timing graph...
[05/08 21:47:59   2365s] Ignoring AAE DB Resetting ...
[05/08 21:47:59   2365s] Reset timing graph done.
[05/08 21:47:59   2365s] Ignoring AAE DB Resetting ...
[05/08 21:47:59   2366s] Analyzing clock structure...
[05/08 21:47:59   2366s] Analyzing clock structure done.
[05/08 21:47:59   2366s] Reset timing graph...
[05/08 21:47:59   2366s] Ignoring AAE DB Resetting ...
[05/08 21:47:59   2366s] Reset timing graph done.
[05/08 21:48:00   2366s] Extracting original clock gating for clk...
[05/08 21:48:00   2366s]   clock_tree clk contains 348 sinks and 0 clock gates.
[05/08 21:48:00   2366s]   Extraction for clk complete.
[05/08 21:48:00   2366s] Extracting original clock gating for clk done.
[05/08 21:48:00   2366s] The skew group clk/func_mode was created. It contains 348 sinks and 1 sources.
[05/08 21:48:00   2366s] Checking clock tree convergence...
[05/08 21:48:00   2366s] Checking clock tree convergence done.
[05/08 21:48:00   2366s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[05/08 21:48:00   2366s] Set place::cacheFPlanSiteMark to 1
[05/08 21:48:00   2366s] CCOpt::Phase::Initialization...
[05/08 21:48:00   2366s] Check Prerequisites...
[05/08 21:48:00   2366s] Leaving CCOpt scope - CheckPlace...
[05/08 21:48:00   2366s] OPERPROF: Starting checkPlace at level 1, MEM:2164.9M
[05/08 21:48:00   2366s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2165.1M
[05/08 21:48:00   2366s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2165.1M
[05/08 21:48:00   2366s] Core basic site is tsm3site
[05/08 21:48:00   2366s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 21:48:00   2366s] SiteArray: use 8,699,904 bytes
[05/08 21:48:00   2366s] SiteArray: current memory after site array memory allocation 2173.5M
[05/08 21:48:00   2366s] SiteArray: FP blocked sites are writable
[05/08 21:48:00   2366s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.032, MEM:2175.6M
[05/08 21:48:00   2366s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.070, MEM:2175.6M
[05/08 21:48:00   2366s] Begin checking placement ... (start mem=2164.9M, init mem=2175.6M)
[05/08 21:48:00   2366s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2175.6M
[05/08 21:48:00   2366s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.002, MEM:2175.6M
[05/08 21:48:00   2366s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2175.6M
[05/08 21:48:00   2366s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.002, MEM:2175.6M
[05/08 21:48:00   2366s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2175.6M
[05/08 21:48:00   2366s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.070, REAL:0.069, MEM:2176.7M
[05/08 21:48:00   2366s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2176.7M
[05/08 21:48:00   2366s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.011, MEM:2176.7M
[05/08 21:48:00   2366s] *info: Placed = 13010         
[05/08 21:48:00   2366s] *info: Unplaced = 0           
[05/08 21:48:00   2366s] Placement Density:4.16%(298305/7167720)
[05/08 21:48:00   2366s] Placement Density (including fixed std cells):4.16%(298305/7167720)
[05/08 21:48:00   2366s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2176.7M
[05/08 21:48:00   2366s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.005, MEM:2168.4M
[05/08 21:48:00   2366s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2162.7M)
[05/08 21:48:00   2366s] OPERPROF: Finished checkPlace at level 1, CPU:0.320, REAL:0.278, MEM:2162.7M
[05/08 21:48:00   2366s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/08 21:48:00   2366s] External - Set all clocks to propagated mode...
[05/08 21:48:00   2366s] Innovus will update I/O latencies
[05/08 21:48:00   2366s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:00   2366s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[05/08 21:48:00   2366s] 
[05/08 21:48:00   2366s] 
[05/08 21:48:00   2366s] 
[05/08 21:48:00   2366s] Check Prerequisites done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/08 21:48:00   2366s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/08 21:48:00   2366s] Executing ccopt post-processing.
[05/08 21:48:00   2366s] Synthesizing clock trees with CCOpt...
[05/08 21:48:00   2366s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 21:48:00   2366s] CCOpt::Phase::PreparingToBalance...
[05/08 21:48:00   2366s] Leaving CCOpt scope - Initializing power interface...
[05/08 21:48:00   2366s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:00   2366s] 
[05/08 21:48:00   2366s] Positive (advancing) pin insertion delays
[05/08 21:48:00   2366s] =========================================
[05/08 21:48:00   2366s] 
[05/08 21:48:00   2366s] Found 0 pin insertion delay advances (0 of 348 clock tree sinks)
[05/08 21:48:00   2366s] 
[05/08 21:48:00   2366s] Negative (delaying) pin insertion delays
[05/08 21:48:00   2366s] ========================================
[05/08 21:48:00   2366s] 
[05/08 21:48:00   2366s] Found 0 pin insertion delay delays (0 of 348 clock tree sinks)
[05/08 21:48:00   2366s] Notify start of optimization...
[05/08 21:48:00   2366s] Notify start of optimization done.
[05/08 21:48:00   2366s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[05/08 21:48:00   2366s] All LLGs are deleted
[05/08 21:48:00   2366s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2162.7M
[05/08 21:48:00   2366s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2162.7M
[05/08 21:48:00   2366s] ### Creating LA Mngr. totSessionCpu=0:39:27 mem=2162.7M
[05/08 21:48:00   2366s] ### Creating LA Mngr, finished. totSessionCpu=0:39:27 mem=2162.7M
[05/08 21:48:00   2366s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2162.75 MB )
[05/08 21:48:00   2366s] (I)       Started Loading and Dumping File ( Curr Mem: 2162.75 MB )
[05/08 21:48:00   2366s] (I)       Reading DB...
[05/08 21:48:00   2366s] (I)       Read data from FE... (mem=2420.9M)
[05/08 21:48:00   2366s] (I)       Read nodes and places... (mem=2420.9M)
[05/08 21:48:00   2367s] (I)       Done Read nodes and places (cpu=0.030s, mem=2427.2M)
[05/08 21:48:00   2367s] (I)       Read nets... (mem=2427.2M)
[05/08 21:48:00   2367s] (I)       Done Read nets (cpu=0.040s, mem=2427.2M)
[05/08 21:48:00   2367s] (I)       Done Read data from FE (cpu=0.070s, mem=2427.2M)
[05/08 21:48:00   2367s] (I)       before initializing RouteDB syMemory usage = 2170.8 MB
[05/08 21:48:00   2367s] (I)       Honor MSV route constraint: false
[05/08 21:48:00   2367s] (I)       Maximum routing layer  : 127
[05/08 21:48:00   2367s] (I)       Minimum routing layer  : 2
[05/08 21:48:00   2367s] (I)       Supply scale factor H  : 1.00
[05/08 21:48:00   2367s] (I)       Supply scale factor V  : 1.00
[05/08 21:48:00   2367s] (I)       Tracks used by clock wire: 0
[05/08 21:48:00   2367s] (I)       Reverse direction      : 
[05/08 21:48:00   2367s] (I)       Honor partition pin guides: true
[05/08 21:48:00   2367s] (I)       Route selected nets only: false
[05/08 21:48:00   2367s] (I)       Route secondary PG pins: false
[05/08 21:48:00   2367s] (I)       Second PG max fanout   : 2147483647
[05/08 21:48:00   2367s] (I)       Number threads         : 10
[05/08 21:48:00   2367s] (I)       Apply function for special wires: true
[05/08 21:48:00   2367s] (I)       Layer by layer blockage reading: true
[05/08 21:48:00   2367s] (I)       Offset calculation fix : true
[05/08 21:48:00   2367s] (I)       Route stripe layer range: 
[05/08 21:48:00   2367s] (I)       Honor partition fences : 
[05/08 21:48:00   2367s] (I)       Honor partition pin    : 
[05/08 21:48:00   2367s] (I)       Honor partition fences with feedthrough: 
[05/08 21:48:00   2367s] (I)       Counted 48759 PG shapes. We will not process PG shapes layer by layer.
[05/08 21:48:00   2367s] (I)       build grid graph
[05/08 21:48:00   2367s] (I)       build grid graph start
[05/08 21:48:00   2367s] [NR-eGR] Track table information for default rule: 
[05/08 21:48:00   2367s] [NR-eGR] METAL1 has no routable track
[05/08 21:48:00   2367s] [NR-eGR] METAL2 has single uniform track structure
[05/08 21:48:00   2367s] [NR-eGR] METAL3 has single uniform track structure
[05/08 21:48:00   2367s] [NR-eGR] METAL4 has single uniform track structure
[05/08 21:48:00   2367s] [NR-eGR] METAL5 has single uniform track structure
[05/08 21:48:00   2367s] (I)       build grid graph end
[05/08 21:48:00   2367s] (I)       ===========================================================================
[05/08 21:48:00   2367s] (I)       == Report All Rule Vias ==
[05/08 21:48:00   2367s] (I)       ===========================================================================
[05/08 21:48:00   2367s] (I)        Via Rule : (Default)
[05/08 21:48:00   2367s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/08 21:48:00   2367s] (I)       ---------------------------------------------------------------------------
[05/08 21:48:00   2367s] (I)        1    1 : via1                        1 : via1                     
[05/08 21:48:00   2367s] (I)        2    2 : via2                        2 : via2                     
[05/08 21:48:00   2367s] (I)        3    4 : via3                        4 : via3                     
[05/08 21:48:00   2367s] (I)        4    6 : via4                        6 : via4                     
[05/08 21:48:00   2367s] (I)        5    0 : ---                         0 : ---                      
[05/08 21:48:00   2367s] (I)       ===========================================================================
[05/08 21:48:00   2367s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2172.08 MB )
[05/08 21:48:00   2367s] (I)       Num PG vias on layer 1 : 0
[05/08 21:48:00   2367s] (I)       Num PG vias on layer 2 : 0
[05/08 21:48:00   2367s] (I)       Num PG vias on layer 3 : 0
[05/08 21:48:00   2367s] (I)       Num PG vias on layer 4 : 0
[05/08 21:48:00   2367s] (I)       Num PG vias on layer 5 : 0
[05/08 21:48:00   2367s] [NR-eGR] Read 90027 PG shapes
[05/08 21:48:00   2367s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2174.89 MB )
[05/08 21:48:00   2367s] [NR-eGR] #Routing Blockages  : 4
[05/08 21:48:00   2367s] [NR-eGR] #Instance Blockages : 26619
[05/08 21:48:00   2367s] [NR-eGR] #PG Blockages       : 90027
[05/08 21:48:00   2367s] [NR-eGR] #Bump Blockages     : 0
[05/08 21:48:00   2367s] [NR-eGR] #Boundary Blockages : 0
[05/08 21:48:00   2367s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/08 21:48:00   2367s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 21:48:00   2367s] (I)       readDataFromPlaceDB
[05/08 21:48:00   2367s] (I)       Read net information..
[05/08 21:48:00   2367s] [NR-eGR] Read numTotalNets=14208  numIgnoredNets=0
[05/08 21:48:00   2367s] (I)       Read testcase time = 0.000 seconds
[05/08 21:48:00   2367s] 
[05/08 21:48:00   2367s] (I)       early_global_route_priority property id does not exist.
[05/08 21:48:00   2367s] (I)       Start initializing grid graph
[05/08 21:48:00   2367s] (I)       End initializing grid graph
[05/08 21:48:00   2367s] (I)       Model blockages into capacity
[05/08 21:48:00   2367s] (I)       Read Num Blocks=117964  Num Prerouted Wires=0  Num CS=0
[05/08 21:48:00   2367s] (I)       Started Modeling ( Curr Mem: 2191.28 MB )
[05/08 21:48:00   2367s] (I)       Started Modeling Layer 1 ( Curr Mem: 2191.28 MB )
[05/08 21:48:00   2367s] (I)       Started Modeling Layer 2 ( Curr Mem: 2191.28 MB )
[05/08 21:48:00   2367s] (I)       Layer 1 (V) : #blockages 16958 : #preroutes 0
[05/08 21:48:00   2367s] (I)       Finished Modeling Layer 2 ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2203.07 MB )
[05/08 21:48:00   2367s] (I)       Started Modeling Layer 3 ( Curr Mem: 2196.12 MB )
[05/08 21:48:00   2367s] (I)       Layer 2 (H) : #blockages 17372 : #preroutes 0
[05/08 21:48:00   2367s] (I)       Finished Modeling Layer 3 ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2210.70 MB )
[05/08 21:48:00   2367s] (I)       Started Modeling Layer 4 ( Curr Mem: 2197.42 MB )
[05/08 21:48:00   2367s] (I)       Layer 3 (V) : #blockages 48630 : #preroutes 0
[05/08 21:48:00   2367s] (I)       Finished Modeling Layer 4 ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2208.12 MB )
[05/08 21:48:00   2367s] (I)       Started Modeling Layer 5 ( Curr Mem: 2199.76 MB )
[05/08 21:48:00   2367s] (I)       Layer 4 (H) : #blockages 35004 : #preroutes 0
[05/08 21:48:00   2367s] (I)       Finished Modeling Layer 5 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2211.67 MB )
[05/08 21:48:00   2367s] (I)       Finished Modeling ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2199.07 MB )
[05/08 21:48:00   2367s] (I)       Number of ignored nets = 0
[05/08 21:48:00   2367s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 21:48:00   2367s] (I)       Number of clock nets = 2.  Ignored: No
[05/08 21:48:00   2367s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 21:48:00   2367s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 21:48:00   2367s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 21:48:00   2367s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 21:48:00   2367s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 21:48:00   2367s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 21:48:00   2367s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 21:48:00   2367s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/08 21:48:00   2367s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2199.1 MB
[05/08 21:48:00   2367s] (I)       Ndr track 0 does not exist
[05/08 21:48:00   2367s] (I)       Layer1  viaCost=200.00
[05/08 21:48:00   2367s] (I)       Layer2  viaCost=100.00
[05/08 21:48:00   2367s] (I)       Layer3  viaCost=100.00
[05/08 21:48:00   2367s] (I)       Layer4  viaCost=100.00
[05/08 21:48:00   2367s] (I)       ---------------------Grid Graph Info--------------------
[05/08 21:48:00   2367s] (I)       Routing area        : (0, 0) - (6583240, 6579280)
[05/08 21:48:00   2367s] (I)       Core area           : (613800, 613760) - (5970360, 5966240)
[05/08 21:48:00   2367s] (I)       Site width          :  1320  (dbu)
[05/08 21:48:00   2367s] (I)       Row height          : 10080  (dbu)
[05/08 21:48:00   2367s] (I)       GCell width         : 10080  (dbu)
[05/08 21:48:00   2367s] (I)       GCell height        : 10080  (dbu)
[05/08 21:48:00   2367s] (I)       Grid                :   653   652     5
[05/08 21:48:00   2367s] (I)       Layer numbers       :     1     2     3     4     5
[05/08 21:48:00   2367s] (I)       Vertical capacity   :     0 10080     0 10080     0
[05/08 21:48:00   2367s] (I)       Horizontal capacity :     0     0 10080     0 10080
[05/08 21:48:00   2367s] (I)       Default wire width  :   460   560   560   560   560
[05/08 21:48:00   2367s] (I)       Default wire space  :   460   560   560   560   560
[05/08 21:48:00   2367s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[05/08 21:48:00   2367s] (I)       Default pitch size  :   920  1320  1120  1320  1120
[05/08 21:48:00   2367s] (I)       First track coord   :     0   660   560   660   560
[05/08 21:48:00   2367s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00
[05/08 21:48:00   2367s] (I)       Total num of tracks :     0  4987  5874  4987  5874
[05/08 21:48:00   2367s] (I)       Num of masks        :     1     1     1     1     1
[05/08 21:48:00   2367s] (I)       Num of trim masks   :     0     0     0     0     0
[05/08 21:48:00   2367s] (I)       --------------------------------------------------------
[05/08 21:48:00   2367s] 
[05/08 21:48:00   2367s] [NR-eGR] ============ Routing rule table ============
[05/08 21:48:00   2367s] [NR-eGR] Rule id: 0  Nets: 14100 
[05/08 21:48:00   2367s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 21:48:00   2367s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120
[05/08 21:48:00   2367s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:48:00   2367s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:48:00   2367s] [NR-eGR] ========================================
[05/08 21:48:00   2367s] [NR-eGR] 
[05/08 21:48:00   2367s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 21:48:00   2367s] (I)       blocked tracks on layer2 : = 807333 / 3251524 (24.83%)
[05/08 21:48:00   2367s] (I)       blocked tracks on layer3 : = 903670 / 3835722 (23.56%)
[05/08 21:48:00   2367s] (I)       blocked tracks on layer4 : = 1694454 / 3251524 (52.11%)
[05/08 21:48:00   2367s] (I)       blocked tracks on layer5 : = 1933213 / 3835722 (50.40%)
[05/08 21:48:00   2367s] (I)       After initializing earlyGlobalRoute syMemory usage = 2222.9 MB
[05/08 21:48:00   2367s] (I)       Finished Loading and Dumping File ( CPU: 0.40 sec, Real: 0.40 sec, Curr Mem: 2222.94 MB )
[05/08 21:48:00   2367s] (I)       Started Global Routing ( Curr Mem: 2215.44 MB )
[05/08 21:48:00   2367s] (I)       ============= Initialization =============
[05/08 21:48:00   2367s] (I)       totalPins=44248  totalGlobalPin=43975 (99.38%)
[05/08 21:48:00   2367s] (I)       Started Build MST ( Curr Mem: 2210.29 MB )
[05/08 21:48:00   2367s] (I)       Generate topology with 10 threads
[05/08 21:48:00   2367s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.01 sec, Curr Mem: 2252.42 MB )
[05/08 21:48:00   2367s] (I)       total 2D Cap : 8884784 = (4860510 H, 4024274 V)
[05/08 21:48:00   2367s] [NR-eGR] Layer group 1: route 14100 net(s) in layer range [2, 5]
[05/08 21:48:00   2367s] (I)       ============  Phase 1a Route ============
[05/08 21:48:00   2367s] (I)       Started Phase 1a ( Curr Mem: 2227.91 MB )
[05/08 21:48:00   2367s] (I)       Finished Phase 1a ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 2229.04 MB )
[05/08 21:48:00   2367s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2229.04 MB )
[05/08 21:48:00   2367s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[05/08 21:48:00   2367s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2233.29 MB )
[05/08 21:48:00   2367s] (I)       Usage: 282174 = (140739 H, 141435 V) = (2.90% H, 3.51% V) = (7.093e+05um H, 7.128e+05um V)
[05/08 21:48:00   2367s] (I)       
[05/08 21:48:01   2367s] (I)       ============  Phase 1b Route ============
[05/08 21:48:01   2367s] (I)       Started Phase 1b ( Curr Mem: 2233.29 MB )
[05/08 21:48:01   2367s] (I)       Finished Phase 1b ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2233.29 MB )
[05/08 21:48:01   2367s] (I)       Usage: 282245 = (140801 H, 141444 V) = (2.90% H, 3.51% V) = (7.096e+05um H, 7.129e+05um V)
[05/08 21:48:01   2367s] (I)       
[05/08 21:48:01   2367s] (I)       earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.01% V. EstWL: 1.422515e+06um
[05/08 21:48:01   2367s] (I)       ============  Phase 1c Route ============
[05/08 21:48:01   2367s] (I)       Started Phase 1c ( Curr Mem: 2233.29 MB )
[05/08 21:48:01   2367s] (I)       Level2 Grid: 131 x 131
[05/08 21:48:01   2367s] (I)       Started Two Level Routing ( Curr Mem: 2233.69 MB )
[05/08 21:48:01   2367s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2233.69 MB )
[05/08 21:48:01   2367s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2233.69 MB )
[05/08 21:48:01   2367s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2233.69 MB )
[05/08 21:48:01   2367s] (I)       Finished Phase 1c ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2233.29 MB )
[05/08 21:48:01   2367s] (I)       Usage: 282257 = (140805 H, 141452 V) = (2.90% H, 3.51% V) = (7.097e+05um H, 7.129e+05um V)
[05/08 21:48:01   2367s] (I)       
[05/08 21:48:01   2367s] (I)       ============  Phase 1d Route ============
[05/08 21:48:01   2367s] (I)       Started Phase 1d ( Curr Mem: 2233.29 MB )
[05/08 21:48:01   2367s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2233.29 MB )
[05/08 21:48:01   2367s] (I)       Usage: 282317 = (140857 H, 141460 V) = (2.90% H, 3.52% V) = (7.099e+05um H, 7.130e+05um V)
[05/08 21:48:01   2367s] (I)       
[05/08 21:48:01   2367s] (I)       ============  Phase 1e Route ============
[05/08 21:48:01   2367s] (I)       Started Phase 1e ( Curr Mem: 2233.29 MB )
[05/08 21:48:01   2367s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2233.29 MB )
[05/08 21:48:01   2367s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2233.29 MB )
[05/08 21:48:01   2367s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2233.29 MB )
[05/08 21:48:01   2367s] (I)       Usage: 282317 = (140857 H, 141460 V) = (2.90% H, 3.52% V) = (7.099e+05um H, 7.130e+05um V)
[05/08 21:48:01   2367s] (I)       
[05/08 21:48:01   2367s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.422878e+06um
[05/08 21:48:01   2367s] [NR-eGR] 
[05/08 21:48:01   2367s] (I)       Current Phase 1l[Initialization] ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2202.45 MB )
[05/08 21:48:01   2367s] (I)       Run Multi-thread layer assignment with 10 threads
[05/08 21:48:01   2368s] (I)       Finished Phase 1l ( CPU: 0.72 sec, Real: 0.12 sec, Curr Mem: 2196.31 MB )
[05/08 21:48:01   2368s] (I)       ============  Phase 1l Route ============
[05/08 21:48:01   2368s] (I)       
[05/08 21:48:01   2368s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 21:48:01   2368s] [NR-eGR]                        OverCon            
[05/08 21:48:01   2368s] [NR-eGR]                         #Gcell     %Gcell
[05/08 21:48:01   2368s] [NR-eGR]       Layer                (1)    OverCon 
[05/08 21:48:01   2368s] [NR-eGR] ----------------------------------------------
[05/08 21:48:01   2368s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[05/08 21:48:01   2368s] [NR-eGR]  METAL2  (2)         5( 0.00%)   ( 0.00%) 
[05/08 21:48:01   2368s] [NR-eGR]  METAL3  (3)         1( 0.00%)   ( 0.00%) 
[05/08 21:48:01   2368s] [NR-eGR]  METAL4  (4)        17( 0.01%)   ( 0.01%) 
[05/08 21:48:01   2368s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[05/08 21:48:01   2368s] [NR-eGR] ----------------------------------------------
[05/08 21:48:01   2368s] [NR-eGR] Total               23( 0.00%)   ( 0.00%) 
[05/08 21:48:01   2368s] [NR-eGR] 
[05/08 21:48:01   2368s] (I)       Finished Global Routing ( CPU: 1.11 sec, Real: 0.46 sec, Curr Mem: 2196.31 MB )
[05/08 21:48:01   2368s] (I)       total 2D Cap : 8896701 = (4866595 H, 4030106 V)
[05/08 21:48:01   2368s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/08 21:48:01   2368s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/08 21:48:01   2368s] (I)       ============= track Assignment ============
[05/08 21:48:01   2368s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2192.21 MB )
[05/08 21:48:01   2368s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2187.87 MB )
[05/08 21:48:01   2368s] (I)       Started Greedy Track Assignment ( Curr Mem: 2187.87 MB )
[05/08 21:48:01   2368s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer6, numCutBoxes=0)
[05/08 21:48:01   2368s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2188.52 MB )
[05/08 21:48:01   2368s] (I)       Run Multi-thread track assignment
[05/08 21:48:01   2369s] (I)       Finished Greedy Track Assignment ( CPU: 0.73 sec, Real: 0.14 sec, Curr Mem: 2191.41 MB )
[05/08 21:48:01   2369s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:48:01   2369s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 44140
[05/08 21:48:01   2369s] [NR-eGR] METAL2  (2V) length: 5.835729e+05um, number of vias: 63342
[05/08 21:48:01   2369s] [NR-eGR] METAL3  (3H) length: 6.609626e+05um, number of vias: 1181
[05/08 21:48:01   2369s] [NR-eGR] METAL4  (4V) length: 1.394556e+05um, number of vias: 268
[05/08 21:48:01   2369s] [NR-eGR] METAL5  (5H) length: 5.337435e+04um, number of vias: 0
[05/08 21:48:01   2369s] [NR-eGR] Total length: 1.437366e+06um, number of vias: 108931
[05/08 21:48:01   2369s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:48:01   2369s] [NR-eGR] Total eGR-routed clock nets wire length: 1.219460e+04um 
[05/08 21:48:01   2369s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:48:01   2369s] Saved RC grid cleaned up.
[05/08 21:48:01   2369s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.47 sec, Real: 1.21 sec, Curr Mem: 2184.95 MB )
[05/08 21:48:01   2369s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.5 real=0:00:01.3)
[05/08 21:48:01   2369s] Rebuilding timing graph...
[05/08 21:48:01   2370s] Topological Sorting (REAL = 0:00:00.0, MEM = 2293.2M, InitMEM = 2283.1M)
[05/08 21:48:01   2370s] Rebuilding timing graph done.
[05/08 21:48:01   2370s] Legalization setup...
[05/08 21:48:01   2370s] Using cell based legalization.
[05/08 21:48:01   2370s] OPERPROF: Starting DPlace-Init at level 1, MEM:2295.2M
[05/08 21:48:02   2370s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2295.2M
[05/08 21:48:02   2370s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2295.2M
[05/08 21:48:02   2370s] Core basic site is tsm3site
[05/08 21:48:02   2370s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 21:48:02   2370s] SiteArray: use 8,699,904 bytes
[05/08 21:48:02   2370s] SiteArray: current memory after site array memory allocation 2303.5M
[05/08 21:48:02   2370s] SiteArray: FP blocked sites are writable
[05/08 21:48:02   2370s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 21:48:02   2370s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2305.6M
[05/08 21:48:02   2371s] Process 34744 wires and vias for routing blockage analysis
[05/08 21:48:02   2371s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.310, REAL:0.037, MEM:2305.6M
[05/08 21:48:02   2371s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.440, REAL:0.128, MEM:2305.6M
[05/08 21:48:02   2371s] OPERPROF:     Starting CMU at level 3, MEM:2305.6M
[05/08 21:48:02   2371s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.010, MEM:2305.6M
[05/08 21:48:02   2371s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.500, REAL:0.183, MEM:2305.6M
[05/08 21:48:02   2371s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=2305.6MB).
[05/08 21:48:02   2371s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.520, REAL:0.213, MEM:2305.6M
[05/08 21:48:02   2371s] (I)       Load db... (mem=2475.2M)
[05/08 21:48:02   2371s] (I)       Read data from FE... (mem=2475.2M)
[05/08 21:48:02   2371s] (I)       Read nodes and places... (mem=2475.2M)
[05/08 21:48:02   2371s] (I)       Number of ignored instance 0
[05/08 21:48:02   2371s] (I)       Number of inbound cells 0
[05/08 21:48:02   2371s] (I)       numMoveCells=13010, numMacros=8636  numPads=108  numMultiRowHeightInsts=0
[05/08 21:48:02   2371s] (I)       cell height: 10080, count: 13010
[05/08 21:48:02   2371s] (I)       Done Read nodes and places (cpu=0.030s, mem=2481.6M)
[05/08 21:48:02   2371s] (I)       Read rows... (mem=2481.6M)
[05/08 21:48:02   2371s] (I)       Done Read rows (cpu=0.000s, mem=2481.6M)
[05/08 21:48:02   2371s] (I)       Done Read data from FE (cpu=0.030s, mem=2481.6M)
[05/08 21:48:02   2371s] (I)       Done Load db (cpu=0.030s, mem=2481.6M)
[05/08 21:48:02   2371s] (I)       Constructing placeable region... (mem=2481.6M)
[05/08 21:48:02   2371s] (I)       Constructing bin map
[05/08 21:48:02   2371s] (I)       Initialize bin information with width=100800 height=100800
[05/08 21:48:02   2371s] (I)       Done constructing bin map
[05/08 21:48:02   2371s] (I)       Removing 1 blocked bin with high fixed inst density
[05/08 21:48:02   2371s] (I)       Compute region effective width... (mem=2481.6M)
[05/08 21:48:02   2371s] (I)       Done Compute region effective width (cpu=0.000s, mem=2481.6M)
[05/08 21:48:02   2371s] (I)       Done Constructing placeable region (cpu=0.010s, mem=2481.6M)
[05/08 21:48:02   2371s] Legalization setup done. (took cpu=0:00:00.7 real=0:00:00.4)
[05/08 21:48:02   2371s] Validating CTS configuration...
[05/08 21:48:02   2371s] Checking module port directions...
[05/08 21:48:02   2371s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:02   2371s] Non-default CCOpt properties:
[05/08 21:48:02   2371s] route_type is set for at least one key
[05/08 21:48:02   2371s] source_driver is set for at least one key
[05/08 21:48:02   2371s] target_insertion_delay is set for at least one key
[05/08 21:48:02   2371s] target_max_trans_sdc is set for at least one key
[05/08 21:48:02   2371s] Route type trimming info:
[05/08 21:48:02   2371s]   No route type modifications were made.
[05/08 21:48:02   2371s] Accumulated time to calculate placeable region: 0
[05/08 21:48:02   2371s] (I)       Initializing Steiner engine. 
[05/08 21:48:02   2372s] LayerId::1 widthSet size::4
[05/08 21:48:02   2372s] LayerId::2 widthSet size::4
[05/08 21:48:02   2372s] LayerId::3 widthSet size::4
[05/08 21:48:02   2372s] LayerId::4 widthSet size::4
[05/08 21:48:02   2372s] LayerId::5 widthSet size::3
[05/08 21:48:02   2372s] Updating RC grid for preRoute extraction ...
[05/08 21:48:02   2372s] Initializing multi-corner capacitance tables ... 
[05/08 21:48:02   2372s] Initializing multi-corner resistance tables ...
[05/08 21:48:03   2372s] End AAE Lib Interpolated Model. (MEM=2435.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:48:03   2372s] Library trimming buffers in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 2 of 9 cells
[05/08 21:48:03   2372s] Original list had 9 cells:
[05/08 21:48:03   2372s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX2 CLKBUFXL CLKBUFX1 
[05/08 21:48:03   2372s] New trimmed list has 7 cells:
[05/08 21:48:03   2372s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX1 
[05/08 21:48:03   2372s] Accumulated time to calculate placeable region: 0
[05/08 21:48:03   2372s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[05/08 21:48:03   2372s] Library trimming inverters in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 4 of 8 cells
[05/08 21:48:03   2372s] Original list had 8 cells:
[05/08 21:48:03   2372s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1 
[05/08 21:48:03   2372s] New trimmed list has 4 cells:
[05/08 21:48:03   2372s] CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX1 
[05/08 21:48:03   2372s] Accumulated time to calculate placeable region: 0
[05/08 21:48:04   2373s] Clock tree balancer configuration for clock_tree clk:
[05/08 21:48:04   2373s] Non-default CCOpt properties:
[05/08 21:48:04   2373s]   route_type (leaf): default_route_type_leaf (default: default)
[05/08 21:48:04   2373s]   route_type (trunk): default_route_type_nonleaf (default: default)
[05/08 21:48:04   2373s]   route_type (top): default_route_type_nonleaf (default: default)
[05/08 21:48:04   2373s]   source_driver: BUFX4/A BUFX4/Y (default: )
[05/08 21:48:04   2373s] For power domain auto-default:
[05/08 21:48:04   2373s]   Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX1}
[05/08 21:48:04   2373s]   Inverters:   {CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX1}
[05/08 21:48:04   2373s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 7167684.384um^2
[05/08 21:48:04   2373s] Top Routing info:
[05/08 21:48:04   2373s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[05/08 21:48:04   2373s]   Unshielded; Mask Constraint: 0; Source: route_type.
[05/08 21:48:04   2373s] Trunk Routing info:
[05/08 21:48:04   2373s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[05/08 21:48:04   2373s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/08 21:48:04   2373s] Leaf Routing info:
[05/08 21:48:04   2373s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
[05/08 21:48:04   2373s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/08 21:48:04   2373s] For timing_corner Delay_Corner_max:setup, late and power domain auto-default:
[05/08 21:48:04   2373s]   Slew time target (leaf):    0.500ns
[05/08 21:48:04   2373s]   Slew time target (trunk):   0.500ns
[05/08 21:48:04   2373s]   Slew time target (top):     0.500ns (Note: no nets are considered top nets in this clock tree)
[05/08 21:48:04   2373s]   Buffer unit delay: 0.187ns
[05/08 21:48:04   2373s]   Buffer max distance: 3181.176um
[05/08 21:48:04   2373s] Fastest wire driving cells and distances:
[05/08 21:48:04   2373s]   Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=3181.176um, saturatedSlew=0.441ns, speed=7176.124um per ns, cellArea=25.096um^2 per 1000um}
[05/08 21:48:04   2373s]   Inverter  : {lib_cell:CLKINVX8, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=1750.515um, saturatedSlew=0.444ns, speed=4698.108um per ns, cellArea=11.401um^2 per 1000um}
[05/08 21:48:04   2373s] 
[05/08 21:48:04   2373s] 
[05/08 21:48:04   2373s] Logic Sizing Table:
[05/08 21:48:04   2373s] 
[05/08 21:48:04   2373s] -----------------------------------------------------------------
[05/08 21:48:04   2373s] Cell      Instance count    Source         Eligible library cells
[05/08 21:48:04   2373s] -----------------------------------------------------------------
[05/08 21:48:04   2373s] PDIDGZ          1           library set    {PDIDGZ}
[05/08 21:48:04   2373s] -----------------------------------------------------------------
[05/08 21:48:04   2373s] 
[05/08 21:48:04   2373s] 
[05/08 21:48:04   2373s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_corner.
[05/08 21:48:04   2373s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[05/08 21:48:04   2373s] Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[05/08 21:48:04   2373s] Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:04   2373s] Clock tree clk has 1 max_capacitance violation and 1 slew violation.
[05/08 21:48:04   2373s] Clock tree balancer configuration for skew_group clk/func_mode:
[05/08 21:48:04   2373s]   Sources:                     pin clk
[05/08 21:48:04   2373s]   Total number of sinks:       348
[05/08 21:48:04   2373s]   Delay constrained sinks:     348
[05/08 21:48:04   2373s]   Non-leaf sinks:              0
[05/08 21:48:04   2373s]   Ignore pins:                 0
[05/08 21:48:04   2373s]  Timing corner Delay_Corner_max:setup.late:
[05/08 21:48:04   2373s]   Skew target:                 0.187ns
[05/08 21:48:04   2373s]   Insertion delay target:      1.000ns
[05/08 21:48:04   2373s] 
[05/08 21:48:04   2373s] Clock Tree Violations Report
[05/08 21:48:04   2373s] ============================
[05/08 21:48:04   2373s] 
[05/08 21:48:04   2373s] The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[05/08 21:48:04   2373s] A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[05/08 21:48:04   2373s] Consider reviewing your design and relaunching CCOpt.
[05/08 21:48:04   2373s] 
[05/08 21:48:04   2373s] 
[05/08 21:48:04   2373s] Max Capacitance Violations
[05/08 21:48:04   2373s] --------------------------
[05/08 21:48:04   2373s] 
[05/08 21:48:04   2373s] Did not meet the max_capacitance constraint of 1.246pF below the root driver for clock_tree clk at (249.775,3206.410), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 2.681pF.
[05/08 21:48:04   2373s] 
[05/08 21:48:04   2373s] Max Slew Violations
[05/08 21:48:04   2373s] -------------------
[05/08 21:48:04   2373s] 
[05/08 21:48:04   2373s] Found 2 slew violations below the root driver for clock_tree clk at (249.775,3206.410), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net} with half corner Delay_Corner_max:setup.late. The worst violation was at the pin clk with a slew time target of 0.500ns. Achieved a slew time of 8.524ns.
[05/08 21:48:04   2373s] 
[05/08 21:48:04   2373s] 
[05/08 21:48:04   2373s] 
[05/08 21:48:04   2373s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/08 21:48:04   2373s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/08 21:48:04   2373s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/08 21:48:04   2373s] Primary reporting skew groups are:
[05/08 21:48:04   2373s] skew_group clk/func_mode with 348 clock sinks
[05/08 21:48:04   2373s] 
[05/08 21:48:04   2373s] Via Selection for Estimated Routes (rule default):
[05/08 21:48:04   2373s] 
[05/08 21:48:04   2373s] --------------------------------------------------------------------
[05/08 21:48:04   2373s] Layer            Via Cell    Res.     Cap.     RC       Top of Stack
[05/08 21:48:04   2373s] Range                        (Ohm)    (fF)     (fs)     Only
[05/08 21:48:04   2373s] --------------------------------------------------------------------
[05/08 21:48:04   2373s] METAL1-METAL2    via1        6.400    0.033    0.214    false
[05/08 21:48:04   2373s] METAL2-METAL3    via2        6.400    0.028    0.181    false
[05/08 21:48:04   2373s] METAL2-METAL3    via2ts      6.400    0.037    0.236    true
[05/08 21:48:04   2373s] METAL3-METAL4    via3        6.400    0.028    0.179    false
[05/08 21:48:04   2373s] METAL3-METAL4    via3ts      6.400    0.040    0.255    true
[05/08 21:48:04   2373s] METAL4-METAL5    via4        2.540    0.038    0.097    false
[05/08 21:48:04   2373s] METAL4-METAL5    via4ts      2.540    0.046    0.118    true
[05/08 21:48:04   2373s] --------------------------------------------------------------------
[05/08 21:48:04   2373s] 
[05/08 21:48:04   2373s] Have 10 CPUs available for CTS. Selected algorithms will run multithreaded.
[05/08 21:48:04   2373s] No ideal or dont_touch nets found in the clock tree
[05/08 21:48:04   2373s] No dont_touch hnets found in the clock tree
[05/08 21:48:04   2373s] 
[05/08 21:48:04   2373s] Filtering reasons for cell type: buffer
[05/08 21:48:04   2373s] =======================================
[05/08 21:48:04   2373s] 
[05/08 21:48:04   2373s] --------------------------------------------------------------------------------------------------------------------------
[05/08 21:48:04   2373s] Clock trees    Power domain    Reason                         Library cells
[05/08 21:48:04   2373s] --------------------------------------------------------------------------------------------------------------------------
[05/08 21:48:04   2373s] all            auto-default    Unbalanced rise/fall delays    { BUFX1 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL }
[05/08 21:48:04   2373s] all            auto-default    Library trimming               { CLKBUFX2 CLKBUFXL }
[05/08 21:48:04   2373s] --------------------------------------------------------------------------------------------------------------------------
[05/08 21:48:04   2373s] 
[05/08 21:48:04   2373s] Filtering reasons for cell type: inverter
[05/08 21:48:04   2373s] =========================================
[05/08 21:48:04   2373s] 
[05/08 21:48:04   2373s] -----------------------------------------------------------------------------------------------------------------------------------
[05/08 21:48:04   2373s] Clock trees    Power domain    Reason                         Library cells
[05/08 21:48:04   2373s] -----------------------------------------------------------------------------------------------------------------------------------
[05/08 21:48:04   2373s] all            auto-default    Library trimming               { CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 }
[05/08 21:48:04   2373s] all            auto-default    Unbalanced rise/fall delays    { CLKINVXL INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX8 INVXL }
[05/08 21:48:04   2373s] -----------------------------------------------------------------------------------------------------------------------------------
[05/08 21:48:04   2373s] 
[05/08 21:48:04   2373s] Filtering reasons for cell type: logic cell
[05/08 21:48:04   2373s] ===========================================
[05/08 21:48:04   2373s] 
[05/08 21:48:04   2373s] -------------------------------------------------------------------
[05/08 21:48:04   2373s] Clock trees    Power domain    Reason                 Library cells
[05/08 21:48:04   2373s] -------------------------------------------------------------------
[05/08 21:48:04   2373s] all            auto-default    Cannot be legalized    { PDIDGZ }
[05/08 21:48:04   2373s] -------------------------------------------------------------------
[05/08 21:48:04   2373s] 
[05/08 21:48:04   2373s] 
[05/08 21:48:04   2373s] Validating CTS configuration done. (took cpu=0:00:02.5 real=0:00:02.5)
[05/08 21:48:04   2373s] CCOpt configuration status: all checks passed.
[05/08 21:48:04   2373s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[05/08 21:48:04   2373s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[05/08 21:48:04   2373s]   No exclusion drivers are needed.
[05/08 21:48:04   2373s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[05/08 21:48:04   2373s] Antenna diode management...
[05/08 21:48:04   2373s]   Found 0 antenna diodes in the clock trees.
[05/08 21:48:04   2373s]   
[05/08 21:48:04   2373s] Antenna diode management done.
[05/08 21:48:04   2373s] Adding driver cells for primary IOs...
[05/08 21:48:04   2373s]   
[05/08 21:48:04   2373s]   ----------------------------------------------------------------------------------------------
[05/08 21:48:04   2373s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[05/08 21:48:04   2373s]   ----------------------------------------------------------------------------------------------
[05/08 21:48:04   2373s]     (empty table)
[05/08 21:48:04   2373s]   ----------------------------------------------------------------------------------------------
[05/08 21:48:04   2373s]   
[05/08 21:48:04   2373s]   
[05/08 21:48:04   2373s] Adding driver cells for primary IOs done.
[05/08 21:48:04   2373s] Adding driver cell for primary IO roots...
[05/08 21:48:04   2373s] Adding driver cell for primary IO roots done.
[05/08 21:48:04   2373s] Maximizing clock DAG abstraction...
[05/08 21:48:04   2373s] Maximizing clock DAG abstraction done.
[05/08 21:48:04   2373s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:06.9 real=0:00:04.4)
[05/08 21:48:04   2373s] Synthesizing clock trees...
[05/08 21:48:04   2373s]   Preparing To Balance...
[05/08 21:48:04   2373s] OPERPROF: Starting DPlace-Init at level 1, MEM:2474.5M
[05/08 21:48:04   2373s] #spOpts: mergeVia=F 
[05/08 21:48:04   2373s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2474.7M
[05/08 21:48:04   2374s] OPERPROF:     Starting CMU at level 3, MEM:2474.9M
[05/08 21:48:04   2374s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.008, MEM:2476.9M
[05/08 21:48:04   2374s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.122, MEM:2476.9M
[05/08 21:48:04   2374s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2476.9MB).
[05/08 21:48:04   2374s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.153, MEM:2476.9M
[05/08 21:48:04   2374s]   Checking for inverting clock gates...
[05/08 21:48:04   2374s]   Checking for inverting clock gates done.
[05/08 21:48:04   2374s]   Merging duplicate siblings in DAG...
[05/08 21:48:04   2374s]     Clock DAG stats before merging:
[05/08 21:48:04   2374s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[05/08 21:48:04   2374s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5550.000um^2
[05/08 21:48:04   2374s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=4051.195um, total=4051.195um
[05/08 21:48:04   2374s]     Clock DAG library cell distribution before merging {count}:
[05/08 21:48:04   2374s]      Logics: PDIDGZ: 1 
[05/08 21:48:04   2374s]     Resynthesising clock tree into netlist...
[05/08 21:48:04   2374s]       Reset timing graph...
[05/08 21:48:04   2374s] Ignoring AAE DB Resetting ...
[05/08 21:48:04   2374s]       Reset timing graph done.
[05/08 21:48:04   2374s]     Resynthesising clock tree into netlist done.
[05/08 21:48:04   2374s]     
[05/08 21:48:04   2374s]     Clock logic merging summary:
[05/08 21:48:04   2374s]     
[05/08 21:48:04   2374s]     -----------------------------------------------------------
[05/08 21:48:04   2374s]     Description                           Number of occurrences
[05/08 21:48:04   2374s]     -----------------------------------------------------------
[05/08 21:48:04   2374s]     Total clock logics                              1
[05/08 21:48:04   2374s]     Globally unique logic expressions               1
[05/08 21:48:04   2374s]     Potentially mergeable clock logics              0
[05/08 21:48:04   2374s]     Actually merged clock logics                    0
[05/08 21:48:04   2374s]     -----------------------------------------------------------
[05/08 21:48:04   2374s]     
[05/08 21:48:04   2374s]     --------------------------------------------
[05/08 21:48:04   2374s]     Cannot merge reason    Number of occurrences
[05/08 21:48:04   2374s]     --------------------------------------------
[05/08 21:48:04   2374s]     GloballyUnique                   1
[05/08 21:48:04   2374s]     --------------------------------------------
[05/08 21:48:04   2374s]     
[05/08 21:48:04   2374s]     Disconnecting clock tree from netlist...
[05/08 21:48:04   2374s]     Disconnecting clock tree from netlist done.
[05/08 21:48:04   2374s]   Merging duplicate siblings in DAG done.
[05/08 21:48:04   2374s]   Preparing To Balance done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/08 21:48:04   2374s]   CCOpt::Phase::Construction...
[05/08 21:48:04   2374s]   Stage::Clustering...
[05/08 21:48:04   2374s]   Clustering...
[05/08 21:48:04   2374s]     Initialize for clustering...
[05/08 21:48:04   2374s]     Clock DAG stats before clustering:
[05/08 21:48:04   2374s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[05/08 21:48:04   2374s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5550.000um^2
[05/08 21:48:04   2374s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=4051.195um, total=4051.195um
[05/08 21:48:04   2374s]     Clock DAG library cell distribution before clustering {count}:
[05/08 21:48:04   2374s]      Logics: PDIDGZ: 1 
[05/08 21:48:04   2374s]     Computing max distances from locked parents...
[05/08 21:48:04   2374s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[05/08 21:48:04   2374s]     Computing max distances from locked parents done.
[05/08 21:48:04   2374s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:04   2374s]     Bottom-up phase...
[05/08 21:48:04   2374s]     Clustering clock_tree clk...
[05/08 21:48:05   2374s] End AAE Lib Interpolated Model. (MEM=2324.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:48:05   2374s] Accumulated time to calculate placeable region: 0
[05/08 21:48:05   2374s]     Clustering clock_tree clk done.
[05/08 21:48:05   2374s]     Clock DAG stats after bottom-up phase:
[05/08 21:48:05   2374s]       cell counts      : b=5, i=0, icg=0, nicg=0, l=1, total=6
[05/08 21:48:05   2374s]       cell areas       : b=292.723um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5842.723um^2
[05/08 21:48:05   2374s]       hp wire lengths  : top=0.000um, trunk=3168.505um, leaf=4216.620um, total=7385.125um
[05/08 21:48:05   2374s]     Clock DAG library cell distribution after bottom-up phase {count}:
[05/08 21:48:05   2374s]        Bufs: CLKBUFX20: 1 CLKBUFX12: 4 
[05/08 21:48:05   2374s]      Logics: PDIDGZ: 1 
[05/08 21:48:05   2374s]     Bottom-up phase done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/08 21:48:05   2374s]     Legalizing clock trees...
[05/08 21:48:05   2374s]     Resynthesising clock tree into netlist...
[05/08 21:48:05   2374s]       Reset timing graph...
[05/08 21:48:05   2374s] Ignoring AAE DB Resetting ...
[05/08 21:48:05   2374s]       Reset timing graph done.
[05/08 21:48:05   2374s]     Resynthesising clock tree into netlist done.
[05/08 21:48:05   2374s]     Commiting net attributes....
[05/08 21:48:05   2374s]     Commiting net attributes. done.
[05/08 21:48:05   2374s]     Leaving CCOpt scope - ClockRefiner...
[05/08 21:48:05   2374s] Assigned high priority to 354 cells.
[05/08 21:48:05   2374s]     Performing a single pass refine place with FGC disabled for clock sinks and datapath.
[05/08 21:48:05   2374s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Short Checks only, Datapath : Short Checks Only
[05/08 21:48:05   2374s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2323.9M
[05/08 21:48:05   2374s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2323.9M
[05/08 21:48:05   2374s] #spOpts: mergeVia=F 
[05/08 21:48:05   2374s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2323.9M
[05/08 21:48:05   2374s] OPERPROF:       Starting CMU at level 4, MEM:2323.9M
[05/08 21:48:05   2374s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.008, MEM:2325.9M
[05/08 21:48:05   2374s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.110, REAL:0.124, MEM:2325.9M
[05/08 21:48:05   2374s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2325.9MB).
[05/08 21:48:05   2374s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.150, REAL:0.154, MEM:2325.9M
[05/08 21:48:05   2374s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.150, REAL:0.155, MEM:2325.9M
[05/08 21:48:05   2374s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.29307.11
[05/08 21:48:05   2374s] OPERPROF: Starting RefinePlace at level 1, MEM:2325.9M
[05/08 21:48:05   2374s] *** Starting refinePlace (0:39:35 mem=2325.9M) ***
[05/08 21:48:05   2374s] Total net bbox length = 1.318e+06 (6.533e+05 6.645e+05) (ext = 1.647e+05)
[05/08 21:48:05   2374s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:48:05   2374s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2326.2M
[05/08 21:48:05   2374s] Starting refinePlace ...
[05/08 21:48:05   2374s]   Spread Effort: high, standalone mode, useDDP on.
[05/08 21:48:05   2374s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2328.6MB) @(0:39:35 - 0:39:35).
[05/08 21:48:05   2374s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:48:05   2374s] wireLenOptFixPriorityInst 348 inst fixed
[05/08 21:48:05   2375s] 
[05/08 21:48:05   2375s] Running Spiral MT with 10 threads  fetchWidth=676 
[05/08 21:48:06   2375s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:48:06   2375s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=2330.8MB) @(0:39:35 - 0:39:35).
[05/08 21:48:06   2375s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:48:06   2375s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2330.8MB
[05/08 21:48:06   2375s] Statistics of distance of Instance movement in refine placement:
[05/08 21:48:06   2375s]   maximum (X+Y) =         0.00 um
[05/08 21:48:06   2375s]   mean    (X+Y) =         0.00 um
[05/08 21:48:06   2375s] Summary Report:
[05/08 21:48:06   2375s] Instances move: 0 (out of 13015 movable)
[05/08 21:48:06   2375s] Instances flipped: 0
[05/08 21:48:06   2375s] Mean displacement: 0.00 um
[05/08 21:48:06   2375s] Max displacement: 0.00 um 
[05/08 21:48:06   2375s] Total instances moved : 0
[05/08 21:48:06   2375s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.530, REAL:0.374, MEM:2330.8M
[05/08 21:48:06   2375s] Total net bbox length = 1.318e+06 (6.533e+05 6.645e+05) (ext = 1.647e+05)
[05/08 21:48:06   2375s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2330.8MB
[05/08 21:48:06   2375s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=2330.8MB) @(0:39:35 - 0:39:35).
[05/08 21:48:06   2375s] *** Finished refinePlace (0:39:35 mem=2330.8M) ***
[05/08 21:48:06   2375s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.29307.11
[05/08 21:48:06   2375s] OPERPROF: Finished RefinePlace at level 1, CPU:0.580, REAL:0.421, MEM:2330.8M
[05/08 21:48:06   2375s]     Moved 0, flipped 0 and cell swapped 0 of 354 clock instance(s) during refinement.
[05/08 21:48:06   2375s]     The largest move was 0 microns for .
[05/08 21:48:06   2375s] Moved 0 and flipped 0 of 6 clock instances (excluding sinks) during refinement
[05/08 21:48:06   2375s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/08 21:48:06   2375s] Moved 0 and flipped 0 of 348 clock sinks during refinement.
[05/08 21:48:06   2375s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[05/08 21:48:06   2375s] Revert refine place priority changes on 0 cells.
[05/08 21:48:06   2375s] OPERPROF: Starting DPlace-Init at level 1, MEM:2325.6M
[05/08 21:48:06   2375s] #spOpts: mergeVia=F 
[05/08 21:48:06   2375s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2325.6M
[05/08 21:48:06   2375s] OPERPROF:     Starting CMU at level 3, MEM:2325.7M
[05/08 21:48:06   2375s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.008, MEM:2327.7M
[05/08 21:48:06   2375s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.130, MEM:2327.7M
[05/08 21:48:06   2375s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2327.7MB).
[05/08 21:48:06   2375s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.160, MEM:2327.7M
[05/08 21:48:06   2375s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.2 real=0:00:01.0)
[05/08 21:48:06   2375s]     Disconnecting clock tree from netlist...
[05/08 21:48:06   2375s]     Disconnecting clock tree from netlist done.
[05/08 21:48:06   2375s] OPERPROF: Starting DPlace-Init at level 1, MEM:2324.4M
[05/08 21:48:06   2375s] #spOpts: mergeVia=F 
[05/08 21:48:06   2375s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2324.4M
[05/08 21:48:06   2375s] OPERPROF:     Starting CMU at level 3, MEM:2324.4M
[05/08 21:48:06   2375s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.008, MEM:2326.4M
[05/08 21:48:06   2375s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.125, MEM:2326.4M
[05/08 21:48:06   2375s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2326.4MB).
[05/08 21:48:06   2375s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.155, MEM:2326.4M
[05/08 21:48:06   2375s]     Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[05/08 21:48:06   2375s] End AAE Lib Interpolated Model. (MEM=2326.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:48:06   2375s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_corner.
[05/08 21:48:06   2375s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[05/08 21:48:06   2376s]     Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[05/08 21:48:06   2376s]     
[05/08 21:48:06   2376s]     Clock tree legalization - Histogram:
[05/08 21:48:06   2376s]     ====================================
[05/08 21:48:06   2376s]     
[05/08 21:48:06   2376s]     --------------------------------
[05/08 21:48:06   2376s]     Movement (um)    Number of cells
[05/08 21:48:06   2376s]     --------------------------------
[05/08 21:48:06   2376s]       (empty table)
[05/08 21:48:06   2376s]     --------------------------------
[05/08 21:48:06   2376s]     
[05/08 21:48:06   2376s]     
[05/08 21:48:06   2376s]     Clock tree legalization - There are no Movements:
[05/08 21:48:06   2376s]     =================================================
[05/08 21:48:06   2376s]     
[05/08 21:48:06   2376s]     ---------------------------------------------
[05/08 21:48:06   2376s]     Movement (um)    Desired     Achieved    Node
[05/08 21:48:06   2376s]                      location    location    
[05/08 21:48:06   2376s]     ---------------------------------------------
[05/08 21:48:06   2376s]       (empty table)
[05/08 21:48:06   2376s]     ---------------------------------------------
[05/08 21:48:06   2376s]     
[05/08 21:48:06   2376s]     Legalizing clock trees done. (took cpu=0:00:01.5 real=0:00:01.2)
[05/08 21:48:06   2376s]     Clock DAG stats after 'Clustering':
[05/08 21:48:06   2376s]       cell counts      : b=5, i=0, icg=0, nicg=0, l=1, total=6
[05/08 21:48:06   2376s]       cell areas       : b=292.723um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5842.723um^2
[05/08 21:48:06   2376s]       cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.786pF
[05/08 21:48:06   2376s]       sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:06   2376s]       wire capacitance : top=0.000pF, trunk=0.385pF, leaf=1.414pF, total=1.799pF
[05/08 21:48:06   2376s]       wire lengths     : top=0.000um, trunk=3201.000um, leaf=11362.227um, total=14563.227um
[05/08 21:48:06   2376s]       hp wire lengths  : top=0.000um, trunk=3168.505um, leaf=4216.620um, total=7385.125um
[05/08 21:48:06   2376s]     Clock DAG net violations after 'Clustering':
[05/08 21:48:06   2376s]       Remaining Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:06   2376s]       Capacitance          : {count=1, worst=[1.435pF]} avg=1.435pF sd=0.000pF sum=1.435pF
[05/08 21:48:06   2376s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[05/08 21:48:06   2376s]       Trunk : target=0.500ns count=3 avg=2.979ns sd=4.802ns min=0.123ns max=8.524ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:06   2376s]       Leaf  : target=0.500ns count=4 avg=0.417ns sd=0.035ns min=0.373ns max=0.447ns {0 <= 0.300ns, 1 <= 0.400ns, 3 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:06   2376s]     Clock DAG library cell distribution after 'Clustering' {count}:
[05/08 21:48:06   2376s]        Bufs: CLKBUFX20: 1 CLKBUFX12: 4 
[05/08 21:48:06   2376s]      Logics: PDIDGZ: 1 
[05/08 21:48:06   2376s]     Primary reporting skew groups after 'Clustering':
[05/08 21:48:06   2376s]       skew_group clk/func_mode: insertion delay [min=1.730, max=1.865, avg=1.823, sd=0.024], skew [0.135 vs 0.187], 100% {1.730, 1.865} (wid=0.107 ws=0.105) (gid=1.790 gs=0.082)
[05/08 21:48:06   2376s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:06   2376s]       max path sink: CONV/register_reg[5][18]/CK
[05/08 21:48:06   2376s]     Skew group summary after 'Clustering':
[05/08 21:48:06   2376s]       skew_group clk/func_mode: insertion delay [min=1.730, max=1.865, avg=1.823, sd=0.024], skew [0.135 vs 0.187], 100% {1.730, 1.865} (wid=0.107 ws=0.105) (gid=1.790 gs=0.082)
[05/08 21:48:06   2376s]     Legalizer API calls during this step: 62 succeeded with high effort: 62 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:06   2376s]   Clustering done. (took cpu=0:00:01.9 real=0:00:01.7)
[05/08 21:48:06   2376s] 
[05/08 21:48:06   2376s] Post-Clustering Statistics Report
[05/08 21:48:06   2376s] =================================
[05/08 21:48:06   2376s] 
[05/08 21:48:06   2376s] Fanout Statistics:
[05/08 21:48:06   2376s] 
[05/08 21:48:06   2376s] ----------------------------------------------------------------------------------------------------
[05/08 21:48:06   2376s] Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[05/08 21:48:06   2376s]                      Fanout    Fanout    Fanout    Fanout       Distribution
[05/08 21:48:06   2376s] ----------------------------------------------------------------------------------------------------
[05/08 21:48:06   2376s] Trunk         4       1.750       1         4        1.500      {3 <= 1, 1 <= 4}
[05/08 21:48:06   2376s] Leaf          4      87.000      80        96        6.831      {1 <= 80, 1 <= 84, 1 <= 88, 1 <= 96}
[05/08 21:48:06   2376s] ----------------------------------------------------------------------------------------------------
[05/08 21:48:06   2376s] 
[05/08 21:48:06   2376s] Clustering Failure Statistics:
[05/08 21:48:06   2376s] 
[05/08 21:48:06   2376s] --------------------------------
[05/08 21:48:06   2376s] Net Type    Clusters    Clusters
[05/08 21:48:06   2376s]             Tried       Failed
[05/08 21:48:06   2376s] --------------------------------
[05/08 21:48:06   2376s] Trunk          2           0
[05/08 21:48:06   2376s] Leaf           4           0
[05/08 21:48:06   2376s] --------------------------------
[05/08 21:48:06   2376s] 
[05/08 21:48:06   2376s] Clustering Partition Statistics:
[05/08 21:48:06   2376s] 
[05/08 21:48:06   2376s] -------------------------------------------------------------------------------------
[05/08 21:48:06   2376s] Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[05/08 21:48:06   2376s]             Fraction    Fraction    Count        Size       Size    Size    Size
[05/08 21:48:06   2376s] -------------------------------------------------------------------------------------
[05/08 21:48:06   2376s] Trunk        0.000       1.000          1          4.000      4       4       0.000
[05/08 21:48:06   2376s] Leaf         0.000       1.000          1        348.000    348     348       0.000
[05/08 21:48:06   2376s] -------------------------------------------------------------------------------------
[05/08 21:48:06   2376s] 
[05/08 21:48:06   2376s] 
[05/08 21:48:06   2376s]   Looking for fanout violations...
[05/08 21:48:06   2376s]   Looking for fanout violations done.
[05/08 21:48:06   2376s]   CongRepair After Initial Clustering...
[05/08 21:48:06   2376s]   Reset timing graph...
[05/08 21:48:06   2376s] Ignoring AAE DB Resetting ...
[05/08 21:48:06   2376s]   Reset timing graph done.
[05/08 21:48:06   2376s]   Leaving CCOpt scope - Early Global Route...
[05/08 21:48:06   2376s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2362.7M
[05/08 21:48:06   2376s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.002, MEM:2354.4M
[05/08 21:48:06   2376s] All LLGs are deleted
[05/08 21:48:06   2376s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2353.7M
[05/08 21:48:06   2376s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2353.7M
[05/08 21:48:06   2376s]   Clock implementation routing...
[05/08 21:48:06   2376s] Net route status summary:
[05/08 21:48:06   2376s]   Clock:         7 (unrouted=7, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/08 21:48:06   2376s]   Non-clock: 14906 (unrouted=807, trialRouted=14099, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=700, (crossesIlmBoundary AND tooFewTerms=0)])
[05/08 21:48:06   2376s]     Routing using eGR only...
[05/08 21:48:06   2376s]       Early Global Route - eGR->NR step...
[05/08 21:48:06   2376s] (ccopt eGR): There are 7 nets for routing of which 6 have one or more fixed wires.
[05/08 21:48:06   2376s] (ccopt eGR): Start to route 7 all nets
[05/08 21:48:06   2376s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2351.93 MB )
[05/08 21:48:06   2376s] (I)       Started Loading and Dumping File ( Curr Mem: 2351.93 MB )
[05/08 21:48:06   2376s] (I)       Reading DB...
[05/08 21:48:06   2376s] (I)       Read data from FE... (mem=2552.9M)
[05/08 21:48:06   2376s] (I)       Read nodes and places... (mem=2552.9M)
[05/08 21:48:06   2376s] (I)       Done Read nodes and places (cpu=0.020s, mem=2559.3M)
[05/08 21:48:06   2376s] (I)       Read nets... (mem=2559.3M)
[05/08 21:48:06   2376s] (I)       Done Read nets (cpu=0.040s, mem=2559.3M)
[05/08 21:48:06   2376s] (I)       Done Read data from FE (cpu=0.060s, mem=2559.3M)
[05/08 21:48:06   2376s] (I)       before initializing RouteDB syMemory usage = 2360.1 MB
[05/08 21:48:06   2376s] (I)       Clean congestion better: true
[05/08 21:48:06   2376s] (I)       Estimate vias on DPT layer: true
[05/08 21:48:06   2376s] (I)       Clean congestion LA rounds: 5
[05/08 21:48:06   2376s] (I)       Layer constraints as soft constraints: true
[05/08 21:48:06   2376s] (I)       Soft top layer         : true
[05/08 21:48:06   2376s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[05/08 21:48:06   2376s] (I)       Better NDR handling    : true
[05/08 21:48:06   2376s] (I)       Routing cost fix for NDR handling: true
[05/08 21:48:06   2376s] (I)       Update initial WL after Phase 1a: true
[05/08 21:48:06   2376s] (I)       Block tracks for preroutes: true
[05/08 21:48:06   2376s] (I)       Assign IRoute by net group key: true
[05/08 21:48:06   2376s] (I)       Block unroutable channels: true
[05/08 21:48:06   2376s] (I)       Block unroutable channel fix: true
[05/08 21:48:06   2376s] (I)       Block unroutable channels 3D: true
[05/08 21:48:06   2376s] (I)       Check blockage within NDR space in TA: true
[05/08 21:48:06   2376s] (I)       Handle EOL spacing     : true
[05/08 21:48:06   2376s] (I)       Honor MSV route constraint: false
[05/08 21:48:06   2376s] (I)       Maximum routing layer  : 127
[05/08 21:48:06   2376s] (I)       Minimum routing layer  : 2
[05/08 21:48:06   2376s] (I)       Supply scale factor H  : 1.00
[05/08 21:48:06   2376s] (I)       Supply scale factor V  : 1.00
[05/08 21:48:06   2376s] (I)       Tracks used by clock wire: 0
[05/08 21:48:06   2376s] (I)       Reverse direction      : 
[05/08 21:48:06   2376s] (I)       Honor partition pin guides: true
[05/08 21:48:06   2376s] (I)       Route selected nets only: true
[05/08 21:48:06   2376s] (I)       Route secondary PG pins: false
[05/08 21:48:06   2376s] (I)       Second PG max fanout   : 2147483647
[05/08 21:48:06   2376s] (I)       Refine MST             : true
[05/08 21:48:06   2376s] (I)       Honor PRL              : true
[05/08 21:48:06   2376s] (I)       Strong congestion aware: true
[05/08 21:48:06   2376s] (I)       Improved initial location for IRoutes: true
[05/08 21:48:06   2376s] (I)       Multi panel TA         : true
[05/08 21:48:06   2376s] (I)       Penalize wire overlap  : true
[05/08 21:48:06   2376s] (I)       Expand small instance blockage: true
[05/08 21:48:06   2376s] (I)       Reduce via in TA       : true
[05/08 21:48:06   2376s] (I)       SS-aware routing       : true
[05/08 21:48:06   2376s] (I)       Improve tree edge sharing: true
[05/08 21:48:06   2376s] (I)       Improve 2D via estimation: true
[05/08 21:48:06   2376s] (I)       Refine Steiner tree    : true
[05/08 21:48:06   2376s] (I)       Build spine tree       : true
[05/08 21:48:06   2376s] (I)       Model pass through capacity: true
[05/08 21:48:06   2376s] (I)       Extend blockages by a half GCell: true
[05/08 21:48:06   2376s] (I)       Partial layer blockage modeling: true
[05/08 21:48:06   2376s] (I)       Consider pin shapes    : true
[05/08 21:48:06   2376s] (I)       Consider pin shapes for all nodes: true
[05/08 21:48:06   2376s] (I)       Consider NR APA        : true
[05/08 21:48:06   2376s] (I)       Consider IO pin shape  : true
[05/08 21:48:06   2376s] (I)       Fix pin connection bug : true
[05/08 21:48:06   2376s] (I)       Consider layer RC for local wires: true
[05/08 21:48:06   2376s] (I)       LA-aware pin escape length: 2
[05/08 21:48:06   2376s] (I)       Split for must join    : true
[05/08 21:48:06   2376s] (I)       Route guide main branches file: /tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/.rgf1HyvSf.trunk.1
[05/08 21:48:06   2376s] (I)       Route guide min downstream WL type: SUBTREE
[05/08 21:48:06   2376s] (I)       Number threads         : 10
[05/08 21:48:06   2376s] (I)       Routing effort level   : 10000
[05/08 21:48:06   2376s] (I)       Special modeling for N7: 0
[05/08 21:48:06   2376s] (I)       Special modeling for N6: 0
[05/08 21:48:06   2376s] (I)       N3 special modeling    : 0
[05/08 21:48:06   2376s] (I)       Special modeling for N5 v6: 0
[05/08 21:48:06   2376s] (I)       Special settings for S4 designs: 0
[05/08 21:48:06   2376s] (I)       Special settings for S5 designs v2: 0
[05/08 21:48:06   2376s] (I)       Special settings for S7 designs: 0
[05/08 21:48:06   2376s] (I)       Special settings for S8 designs: 0
[05/08 21:48:06   2376s] (I)       Prefer layer length threshold: 8
[05/08 21:48:06   2376s] (I)       Overflow penalty cost  : 10
[05/08 21:48:06   2376s] (I)       A-star cost            : 0.30
[05/08 21:48:06   2376s] (I)       Misalignment cost      : 10.00
[05/08 21:48:06   2376s] (I)       Threshold for short IRoute: 6
[05/08 21:48:06   2376s] (I)       Via cost during post routing: 1.00
[05/08 21:48:06   2376s] (I)       Layer congestion ratio : 1.00
[05/08 21:48:06   2376s] (I)       source-to-sink ratio   : 0.30
[05/08 21:48:06   2376s] (I)       Scenic ratio bound     : 3.00
[05/08 21:48:06   2376s] (I)       Segment layer relax scenic ratio: 1.25
[05/08 21:48:06   2376s] (I)       Source-sink aware LA ratio: 0.50
[05/08 21:48:06   2376s] (I)       PG-aware similar topology routing: true
[05/08 21:48:06   2376s] (I)       Maze routing via cost fix: true
[05/08 21:48:06   2376s] (I)       Apply PRL on PG terms  : true
[05/08 21:48:06   2376s] (I)       Apply PRL on obs objects: true
[05/08 21:48:06   2376s] (I)       Handle range-type spacing rules: true
[05/08 21:48:06   2376s] (I)       Apply function for special wires: true
[05/08 21:48:06   2376s] (I)       Layer by layer blockage reading: true
[05/08 21:48:06   2376s] (I)       Offset calculation fix : true
[05/08 21:48:06   2376s] (I)       Parallel spacing query fix: true
[05/08 21:48:06   2376s] (I)       Force source to root IR: true
[05/08 21:48:06   2376s] (I)       Layer Weights          : L2:4 L3:2.5
[05/08 21:48:06   2376s] (I)       Route stripe layer range: 
[05/08 21:48:06   2376s] (I)       Honor partition fences : 
[05/08 21:48:06   2376s] (I)       Honor partition pin    : 
[05/08 21:48:06   2376s] (I)       Honor partition fences with feedthrough: 
[05/08 21:48:06   2376s] (I)       Do not relax to DPT layer: true
[05/08 21:48:06   2376s] (I)       Pass through capacity modeling: true
[05/08 21:48:06   2376s] (I)       Counted 48759 PG shapes. We will not process PG shapes layer by layer.
[05/08 21:48:06   2376s] (I)       build grid graph
[05/08 21:48:06   2376s] (I)       build grid graph start
[05/08 21:48:06   2376s] [NR-eGR] Track table information for default rule: 
[05/08 21:48:06   2376s] [NR-eGR] METAL1 has no routable track
[05/08 21:48:06   2376s] [NR-eGR] METAL2 has single uniform track structure
[05/08 21:48:06   2376s] [NR-eGR] METAL3 has single uniform track structure
[05/08 21:48:06   2376s] [NR-eGR] METAL4 has single uniform track structure
[05/08 21:48:06   2376s] [NR-eGR] METAL5 has single uniform track structure
[05/08 21:48:06   2376s] (I)       build grid graph end
[05/08 21:48:06   2376s] (I)       ===========================================================================
[05/08 21:48:06   2376s] (I)       == Report All Rule Vias ==
[05/08 21:48:06   2376s] (I)       ===========================================================================
[05/08 21:48:06   2376s] (I)        Via Rule : (Default)
[05/08 21:48:06   2376s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/08 21:48:06   2376s] (I)       ---------------------------------------------------------------------------
[05/08 21:48:06   2376s] (I)        1    1 : via1                        1 : via1                     
[05/08 21:48:06   2376s] (I)        2    2 : via2                        2 : via2                     
[05/08 21:48:06   2376s] (I)        3    4 : via3                        4 : via3                     
[05/08 21:48:06   2376s] (I)        4    6 : via4                        6 : via4                     
[05/08 21:48:06   2376s] (I)        5    0 : ---                         0 : ---                      
[05/08 21:48:06   2376s] (I)       ===========================================================================
[05/08 21:48:06   2376s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2361.63 MB )
[05/08 21:48:06   2376s] (I)       Num PG vias on layer 1 : 0
[05/08 21:48:06   2376s] (I)       Num PG vias on layer 2 : 0
[05/08 21:48:06   2376s] (I)       Num PG vias on layer 3 : 0
[05/08 21:48:06   2376s] (I)       Num PG vias on layer 4 : 0
[05/08 21:48:06   2376s] (I)       Num PG vias on layer 5 : 0
[05/08 21:48:06   2376s] [NR-eGR] Read 90027 PG shapes
[05/08 21:48:06   2376s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2364.45 MB )
[05/08 21:48:06   2376s] [NR-eGR] #Routing Blockages  : 4
[05/08 21:48:06   2376s] [NR-eGR] #Instance Blockages : 26619
[05/08 21:48:06   2376s] [NR-eGR] #PG Blockages       : 90027
[05/08 21:48:06   2376s] [NR-eGR] #Bump Blockages     : 0
[05/08 21:48:06   2376s] [NR-eGR] #Boundary Blockages : 0
[05/08 21:48:06   2376s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/08 21:48:06   2376s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 21:48:06   2376s] (I)       readDataFromPlaceDB
[05/08 21:48:06   2376s] (I)       Read net information..
[05/08 21:48:06   2376s] [NR-eGR] Read numTotalNets=14213  numIgnoredNets=14206
[05/08 21:48:06   2376s] (I)       Read testcase time = 0.000 seconds
[05/08 21:48:06   2376s] 
[05/08 21:48:06   2376s] [NR-eGR] Connected 0 must-join pins/ports
[05/08 21:48:06   2376s] (I)       early_global_route_priority property id does not exist.
[05/08 21:48:06   2376s] (I)       Start initializing grid graph
[05/08 21:48:06   2376s] (I)       End initializing grid graph
[05/08 21:48:06   2376s] (I)       Model blockages into capacity
[05/08 21:48:06   2376s] (I)       Read Num Blocks=117964  Num Prerouted Wires=0  Num CS=0
[05/08 21:48:06   2376s] (I)       Started Modeling ( Curr Mem: 2378.79 MB )
[05/08 21:48:06   2376s] (I)       Started Modeling Layer 1 ( Curr Mem: 2378.79 MB )
[05/08 21:48:06   2376s] (I)       Started Modeling Layer 2 ( Curr Mem: 2378.79 MB )
[05/08 21:48:06   2376s] (I)       Layer 1 (V) : #blockages 16958 : #preroutes 0
[05/08 21:48:06   2376s] (I)       Finished Modeling Layer 2 ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2392.80 MB )
[05/08 21:48:06   2376s] (I)       Started Modeling Layer 3 ( Curr Mem: 2383.30 MB )
[05/08 21:48:07   2376s] (I)       Layer 2 (H) : #blockages 17372 : #preroutes 0
[05/08 21:48:07   2376s] (I)       Finished Modeling Layer 3 ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 2401.70 MB )
[05/08 21:48:07   2376s] (I)       Started Modeling Layer 4 ( Curr Mem: 2388.16 MB )
[05/08 21:48:07   2376s] (I)       Layer 3 (V) : #blockages 48630 : #preroutes 0
[05/08 21:48:07   2376s] (I)       Finished Modeling Layer 4 ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 2400.81 MB )
[05/08 21:48:07   2376s] (I)       Started Modeling Layer 5 ( Curr Mem: 2387.48 MB )
[05/08 21:48:07   2376s] (I)       Layer 4 (H) : #blockages 35004 : #preroutes 0
[05/08 21:48:07   2376s] (I)       Finished Modeling Layer 5 ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 2402.65 MB )
[05/08 21:48:07   2376s] (I)       Finished Modeling ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 2389.41 MB )
[05/08 21:48:07   2376s] (I)       Moved 1 terms for better access 
[05/08 21:48:07   2376s] (I)       Number of ignored nets = 0
[05/08 21:48:07   2376s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 21:48:07   2376s] (I)       Number of clock nets = 7.  Ignored: No
[05/08 21:48:07   2376s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 21:48:07   2376s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 21:48:07   2376s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 21:48:07   2376s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 21:48:07   2376s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 21:48:07   2376s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 21:48:07   2376s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 21:48:07   2376s] [NR-eGR] There are 6 clock nets ( 6 with NDR ).
[05/08 21:48:07   2376s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2384.0 MB
[05/08 21:48:07   2376s] (I)       Ndr track 0 does not exist
[05/08 21:48:07   2376s] (I)       Ndr track 0 does not exist
[05/08 21:48:07   2376s] (I)       Layer1  viaCost=200.00
[05/08 21:48:07   2376s] (I)       Layer2  viaCost=100.00
[05/08 21:48:07   2376s] (I)       Layer3  viaCost=100.00
[05/08 21:48:07   2376s] (I)       Layer4  viaCost=100.00
[05/08 21:48:07   2376s] (I)       ---------------------Grid Graph Info--------------------
[05/08 21:48:07   2376s] (I)       Routing area        : (0, 0) - (6583240, 6579280)
[05/08 21:48:07   2376s] (I)       Core area           : (613800, 613760) - (5970360, 5966240)
[05/08 21:48:07   2376s] (I)       Site width          :  1320  (dbu)
[05/08 21:48:07   2376s] (I)       Row height          : 10080  (dbu)
[05/08 21:48:07   2376s] (I)       GCell width         : 10080  (dbu)
[05/08 21:48:07   2376s] (I)       GCell height        : 10080  (dbu)
[05/08 21:48:07   2376s] (I)       Grid                :   653   652     5
[05/08 21:48:07   2376s] (I)       Layer numbers       :     1     2     3     4     5
[05/08 21:48:07   2376s] (I)       Vertical capacity   :     0 10080     0 10080     0
[05/08 21:48:07   2376s] (I)       Horizontal capacity :     0     0 10080     0 10080
[05/08 21:48:07   2376s] (I)       Default wire width  :   460   560   560   560   560
[05/08 21:48:07   2376s] (I)       Default wire space  :   460   560   560   560   560
[05/08 21:48:07   2376s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[05/08 21:48:07   2376s] (I)       Default pitch size  :   920  1320  1120  1320  1120
[05/08 21:48:07   2376s] (I)       First track coord   :     0   660   560   660   560
[05/08 21:48:07   2376s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00
[05/08 21:48:07   2376s] (I)       Total num of tracks :     0  4987  5874  4987  5874
[05/08 21:48:07   2376s] (I)       Num of masks        :     1     1     1     1     1
[05/08 21:48:07   2376s] (I)       Num of trim masks   :     0     0     0     0     0
[05/08 21:48:07   2376s] (I)       --------------------------------------------------------
[05/08 21:48:07   2376s] 
[05/08 21:48:07   2376s] [NR-eGR] ============ Routing rule table ============
[05/08 21:48:07   2376s] [NR-eGR] Rule id: 0  Nets: 6 
[05/08 21:48:07   2376s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/08 21:48:07   2376s] (I)       Pitch:  L1=1840  L2=2640  L3=2240  L4=2640  L5=2240
[05/08 21:48:07   2376s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2
[05/08 21:48:07   2376s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:48:07   2376s] [NR-eGR] Rule id: 1  Nets: 0 
[05/08 21:48:07   2376s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 21:48:07   2376s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120
[05/08 21:48:07   2376s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:48:07   2376s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:48:07   2376s] [NR-eGR] ========================================
[05/08 21:48:07   2376s] [NR-eGR] 
[05/08 21:48:07   2376s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 21:48:07   2376s] (I)       blocked tracks on layer2 : = 799954 / 3251524 (24.60%)
[05/08 21:48:07   2376s] (I)       blocked tracks on layer3 : = 895450 / 3835722 (23.35%)
[05/08 21:48:07   2376s] (I)       blocked tracks on layer4 : = 1686597 / 3251524 (51.87%)
[05/08 21:48:07   2376s] (I)       blocked tracks on layer5 : = 1933243 / 3835722 (50.40%)
[05/08 21:48:07   2376s] (I)       After initializing earlyGlobalRoute syMemory usage = 2407.8 MB
[05/08 21:48:07   2376s] (I)       Finished Loading and Dumping File ( CPU: 0.51 sec, Real: 0.51 sec, Curr Mem: 2407.84 MB )
[05/08 21:48:07   2376s] (I)       Started Global Routing ( Curr Mem: 2386.94 MB )
[05/08 21:48:07   2376s] (I)       ============= Initialization =============
[05/08 21:48:07   2376s] (I)       totalPins=359  totalGlobalPin=359 (100.00%)
[05/08 21:48:07   2376s] (I)       Started Build MST ( Curr Mem: 2387.47 MB )
[05/08 21:48:07   2376s] (I)       Generate topology with 10 threads
[05/08 21:48:07   2376s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2388.08 MB )
[05/08 21:48:07   2376s] (I)       total 2D Cap : 4515072 = (2950397 H, 1564675 V)
[05/08 21:48:07   2376s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[05/08 21:48:07   2376s] (I)       ============  Phase 1a Route ============
[05/08 21:48:07   2376s] (I)       Started Phase 1a ( Curr Mem: 2394.58 MB )
[05/08 21:48:07   2376s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2394.58 MB )
[05/08 21:48:07   2376s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2394.58 MB )
[05/08 21:48:07   2376s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 70
[05/08 21:48:07   2376s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2394.61 MB )
[05/08 21:48:07   2376s] (I)       Usage: 2937 = (1540 H, 1397 V) = (0.05% H, 0.09% V) = (7.762e+03um H, 7.041e+03um V)
[05/08 21:48:07   2376s] (I)       
[05/08 21:48:07   2376s] (I)       ============  Phase 1b Route ============
[05/08 21:48:07   2376s] (I)       Started Phase 1b ( Curr Mem: 2394.61 MB )
[05/08 21:48:07   2376s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2394.61 MB )
[05/08 21:48:07   2376s] (I)       Usage: 2936 = (1539 H, 1397 V) = (0.05% H, 0.09% V) = (7.757e+03um H, 7.041e+03um V)
[05/08 21:48:07   2376s] (I)       
[05/08 21:48:07   2376s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.479744e+04um
[05/08 21:48:07   2376s] (I)       ============  Phase 1c Route ============
[05/08 21:48:07   2376s] (I)       Started Phase 1c ( Curr Mem: 2394.61 MB )
[05/08 21:48:07   2376s] (I)       Level2 Grid: 131 x 131
[05/08 21:48:07   2376s] (I)       Started Two Level Routing ( Curr Mem: 2395.01 MB )
[05/08 21:48:07   2376s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2395.01 MB )
[05/08 21:48:07   2376s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2395.01 MB )
[05/08 21:48:07   2376s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2395.01 MB )
[05/08 21:48:07   2376s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2394.61 MB )
[05/08 21:48:07   2376s] (I)       Usage: 2936 = (1539 H, 1397 V) = (0.05% H, 0.09% V) = (7.757e+03um H, 7.041e+03um V)
[05/08 21:48:07   2376s] (I)       
[05/08 21:48:07   2376s] (I)       ============  Phase 1d Route ============
[05/08 21:48:07   2376s] (I)       Started Phase 1d ( Curr Mem: 2394.61 MB )
[05/08 21:48:07   2376s] (I)       Finished Phase 1d ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2394.61 MB )
[05/08 21:48:07   2376s] (I)       Usage: 2952 = (1555 H, 1397 V) = (0.05% H, 0.09% V) = (7.837e+03um H, 7.041e+03um V)
[05/08 21:48:07   2376s] (I)       
[05/08 21:48:07   2376s] (I)       ============  Phase 1e Route ============
[05/08 21:48:07   2376s] (I)       Started Phase 1e ( Curr Mem: 2394.61 MB )
[05/08 21:48:07   2376s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2394.61 MB )
[05/08 21:48:07   2376s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2394.61 MB )
[05/08 21:48:07   2376s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2394.61 MB )
[05/08 21:48:07   2376s] (I)       Usage: 2952 = (1555 H, 1397 V) = (0.05% H, 0.09% V) = (7.837e+03um H, 7.041e+03um V)
[05/08 21:48:07   2376s] (I)       
[05/08 21:48:07   2376s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.487808e+04um
[05/08 21:48:07   2376s] [NR-eGR] 
[05/08 21:48:07   2376s] (I)       ============  Phase 1f Route ============
[05/08 21:48:07   2376s] (I)       Started Phase 1f ( Curr Mem: 2394.61 MB )
[05/08 21:48:07   2377s] (I)       Finished Phase 1f ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2394.61 MB )
[05/08 21:48:07   2377s] (I)       Usage: 2954 = (1557 H, 1397 V) = (0.05% H, 0.09% V) = (7.847e+03um H, 7.041e+03um V)
[05/08 21:48:07   2377s] (I)       
[05/08 21:48:07   2377s] (I)       ============  Phase 1g Route ============
[05/08 21:48:07   2377s] (I)       Started Post Routing ( Curr Mem: 2394.61 MB )
[05/08 21:48:07   2377s] (I)       Finished Post Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2394.61 MB )
[05/08 21:48:07   2377s] (I)       Usage: 2931 = (1547 H, 1384 V) = (0.05% H, 0.09% V) = (7.797e+03um H, 6.975e+03um V)
[05/08 21:48:07   2377s] (I)       
[05/08 21:48:07   2377s] (I)       numNets=6  numFullyRipUpNets=4  numPartialRipUpNets=4 routedWL=652
[05/08 21:48:07   2377s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 5]
[05/08 21:48:07   2377s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2394.61 MB )
[05/08 21:48:07   2377s] (I)       Run Multi-thread layer assignment with 10 threads
[05/08 21:48:07   2377s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2394.70 MB )
[05/08 21:48:07   2377s] (I)       Started Build MST ( Curr Mem: 2394.70 MB )
[05/08 21:48:07   2377s] (I)       Generate topology with 10 threads
[05/08 21:48:07   2377s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       total 2D Cap : 6427596 = (4862921 H, 1564675 V)
[05/08 21:48:07   2377s] [NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 5]
[05/08 21:48:07   2377s] (I)       ============  Phase 1a Route ============
[05/08 21:48:07   2377s] (I)       Started Phase 1a ( Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 72
[05/08 21:48:07   2377s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Usage: 5218 = (2768 H, 2450 V) = (0.06% H, 0.16% V) = (1.395e+04um H, 1.235e+04um V)
[05/08 21:48:07   2377s] (I)       
[05/08 21:48:07   2377s] (I)       ============  Phase 1b Route ============
[05/08 21:48:07   2377s] (I)       Started Phase 1b ( Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Usage: 5217 = (2767 H, 2450 V) = (0.06% H, 0.16% V) = (1.395e+04um H, 1.235e+04um V)
[05/08 21:48:07   2377s] (I)       
[05/08 21:48:07   2377s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.629368e+04um
[05/08 21:48:07   2377s] (I)       ============  Phase 1c Route ============
[05/08 21:48:07   2377s] (I)       Started Phase 1c ( Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Level2 Grid: 131 x 131
[05/08 21:48:07   2377s] (I)       Started Two Level Routing ( Curr Mem: 2395.20 MB )
[05/08 21:48:07   2377s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2395.20 MB )
[05/08 21:48:07   2377s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2395.20 MB )
[05/08 21:48:07   2377s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2395.20 MB )
[05/08 21:48:07   2377s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Usage: 5217 = (2767 H, 2450 V) = (0.06% H, 0.16% V) = (1.395e+04um H, 1.235e+04um V)
[05/08 21:48:07   2377s] (I)       
[05/08 21:48:07   2377s] (I)       ============  Phase 1d Route ============
[05/08 21:48:07   2377s] (I)       Started Phase 1d ( Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Usage: 5234 = (2784 H, 2450 V) = (0.06% H, 0.16% V) = (1.403e+04um H, 1.235e+04um V)
[05/08 21:48:07   2377s] (I)       
[05/08 21:48:07   2377s] (I)       ============  Phase 1e Route ============
[05/08 21:48:07   2377s] (I)       Started Phase 1e ( Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Usage: 5234 = (2784 H, 2450 V) = (0.06% H, 0.16% V) = (1.403e+04um H, 1.235e+04um V)
[05/08 21:48:07   2377s] (I)       
[05/08 21:48:07   2377s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.637936e+04um
[05/08 21:48:07   2377s] [NR-eGR] 
[05/08 21:48:07   2377s] (I)       ============  Phase 1f Route ============
[05/08 21:48:07   2377s] (I)       Started Phase 1f ( Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Finished Phase 1f ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Usage: 5236 = (2786 H, 2450 V) = (0.06% H, 0.16% V) = (1.404e+04um H, 1.235e+04um V)
[05/08 21:48:07   2377s] (I)       
[05/08 21:48:07   2377s] (I)       ============  Phase 1g Route ============
[05/08 21:48:07   2377s] (I)       Started Post Routing ( Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Finished Post Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Usage: 5211 = (2779 H, 2432 V) = (0.06% H, 0.16% V) = (1.401e+04um H, 1.226e+04um V)
[05/08 21:48:07   2377s] (I)       
[05/08 21:48:07   2377s] (I)       numNets=4  numFullyRipUpNets=0  numPartialRipUpNets=4 routedWL=0
[05/08 21:48:07   2377s] [NR-eGR] Create a new net group with 4 nets and layer range [2, 5]
[05/08 21:48:07   2377s] (I)       Started Build MST ( Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Generate topology with 10 threads
[05/08 21:48:07   2377s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       total 2D Cap : 8880432 = (4862921 H, 4017511 V)
[05/08 21:48:07   2377s] [NR-eGR] Layer group 3: route 4 net(s) in layer range [2, 5]
[05/08 21:48:07   2377s] (I)       ============  Phase 1a Route ============
[05/08 21:48:07   2377s] (I)       Started Phase 1a ( Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 75
[05/08 21:48:07   2377s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Usage: 9241 = (4967 H, 4274 V) = (0.10% H, 0.11% V) = (2.503e+04um H, 2.154e+04um V)
[05/08 21:48:07   2377s] (I)       
[05/08 21:48:07   2377s] (I)       ============  Phase 1b Route ============
[05/08 21:48:07   2377s] (I)       Started Phase 1b ( Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Usage: 9241 = (4967 H, 4274 V) = (0.10% H, 0.11% V) = (2.503e+04um H, 2.154e+04um V)
[05/08 21:48:07   2377s] (I)       
[05/08 21:48:07   2377s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.657464e+04um
[05/08 21:48:07   2377s] (I)       ============  Phase 1c Route ============
[05/08 21:48:07   2377s] (I)       Started Phase 1c ( Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Level2 Grid: 131 x 131
[05/08 21:48:07   2377s] (I)       Started Two Level Routing ( Curr Mem: 2395.20 MB )
[05/08 21:48:07   2377s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2395.20 MB )
[05/08 21:48:07   2377s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2395.20 MB )
[05/08 21:48:07   2377s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2395.20 MB )
[05/08 21:48:07   2377s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Usage: 9241 = (4967 H, 4274 V) = (0.10% H, 0.11% V) = (2.503e+04um H, 2.154e+04um V)
[05/08 21:48:07   2377s] (I)       
[05/08 21:48:07   2377s] (I)       ============  Phase 1d Route ============
[05/08 21:48:07   2377s] (I)       Started Phase 1d ( Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Usage: 9241 = (4967 H, 4274 V) = (0.10% H, 0.11% V) = (2.503e+04um H, 2.154e+04um V)
[05/08 21:48:07   2377s] (I)       
[05/08 21:48:07   2377s] (I)       ============  Phase 1e Route ============
[05/08 21:48:07   2377s] (I)       Started Phase 1e ( Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Usage: 9241 = (4967 H, 4274 V) = (0.10% H, 0.11% V) = (2.503e+04um H, 2.154e+04um V)
[05/08 21:48:07   2377s] (I)       
[05/08 21:48:07   2377s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.657464e+04um
[05/08 21:48:07   2377s] [NR-eGR] 
[05/08 21:48:07   2377s] (I)       ============  Phase 1f Route ============
[05/08 21:48:07   2377s] (I)       Started Phase 1f ( Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Usage: 9241 = (4967 H, 4274 V) = (0.10% H, 0.11% V) = (2.503e+04um H, 2.154e+04um V)
[05/08 21:48:07   2377s] (I)       
[05/08 21:48:07   2377s] (I)       ============  Phase 1g Route ============
[05/08 21:48:07   2377s] (I)       Started Post Routing ( Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2394.80 MB )
[05/08 21:48:07   2377s] (I)       Usage: 9235 = (4965 H, 4270 V) = (0.10% H, 0.11% V) = (2.502e+04um H, 2.152e+04um V)
[05/08 21:48:07   2377s] (I)       
[05/08 21:48:07   2377s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2367.18 MB )
[05/08 21:48:07   2377s] (I)       Run Multi-thread layer assignment with 10 threads
[05/08 21:48:07   2377s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2367.46 MB )
[05/08 21:48:08   2377s] (I)       
[05/08 21:48:08   2377s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 21:48:08   2377s] [NR-eGR]                        OverCon            
[05/08 21:48:08   2377s] [NR-eGR]                         #Gcell     %Gcell
[05/08 21:48:08   2377s] [NR-eGR]       Layer                (1)    OverCon 
[05/08 21:48:08   2377s] [NR-eGR] ----------------------------------------------
[05/08 21:48:08   2377s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[05/08 21:48:08   2377s] [NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[05/08 21:48:08   2377s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[05/08 21:48:08   2377s] [NR-eGR]  METAL4  (4)         2( 0.00%)   ( 0.00%) 
[05/08 21:48:08   2377s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[05/08 21:48:08   2377s] [NR-eGR] ----------------------------------------------
[05/08 21:48:08   2377s] [NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[05/08 21:48:08   2377s] [NR-eGR] 
[05/08 21:48:08   2377s] (I)       Finished Global Routing ( CPU: 0.75 sec, Real: 0.72 sec, Curr Mem: 2367.46 MB )
[05/08 21:48:08   2377s] (I)       total 2D Cap : 8909775 = (4871041 H, 4038734 V)
[05/08 21:48:08   2377s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/08 21:48:08   2377s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/08 21:48:08   2377s] (I)       ============= track Assignment ============
[05/08 21:48:08   2377s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2362.30 MB )
[05/08 21:48:08   2377s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2362.30 MB )
[05/08 21:48:08   2377s] (I)       Started Greedy Track Assignment ( Curr Mem: 2362.30 MB )
[05/08 21:48:08   2377s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer6, numCutBoxes=0)
[05/08 21:48:08   2377s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 2370.39 MB )
[05/08 21:48:08   2377s] (I)       Run single-thread track assignment
[05/08 21:48:08   2377s] (I)       Finished Greedy Track Assignment ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2380.63 MB )
[05/08 21:48:08   2377s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:48:08   2377s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 44151
[05/08 21:48:08   2377s] [NR-eGR] METAL2  (2V) length: 5.806056e+05um, number of vias: 63131
[05/08 21:48:08   2377s] [NR-eGR] METAL3  (3H) length: 6.623397e+05um, number of vias: 1413
[05/08 21:48:08   2377s] [NR-eGR] METAL4  (4V) length: 1.432773e+05um, number of vias: 317
[05/08 21:48:08   2377s] [NR-eGR] METAL5  (5H) length: 5.343942e+04um, number of vias: 0
[05/08 21:48:08   2377s] [NR-eGR] Total length: 1.439662e+06um, number of vias: 109012
[05/08 21:48:08   2377s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:48:08   2377s] [NR-eGR] Total eGR-routed clock nets wire length: 1.449108e+04um 
[05/08 21:48:08   2377s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:48:08   2377s] [NR-eGR] Report for selected net(s) only.
[05/08 21:48:08   2377s] [NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 359
[05/08 21:48:08   2377s] [NR-eGR] METAL2  (2V) length: 1.951200e+03um, number of vias: 420
[05/08 21:48:08   2377s] [NR-eGR] METAL3  (3H) length: 6.596310e+03um, number of vias: 260
[05/08 21:48:08   2377s] [NR-eGR] METAL4  (4V) length: 5.176920e+03um, number of vias: 51
[05/08 21:48:08   2377s] [NR-eGR] METAL5  (5H) length: 7.666500e+02um, number of vias: 0
[05/08 21:48:08   2377s] [NR-eGR] Total length: 1.449108e+04um, number of vias: 1090
[05/08 21:48:08   2377s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:48:08   2377s] [NR-eGR] Total routed clock nets wire length: 1.449108e+04um, number of vias: 1090
[05/08 21:48:08   2377s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:48:08   2377s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.51 sec, Real: 1.47 sec, Curr Mem: 2355.23 MB )
[05/08 21:48:08   2377s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/.rgf1HyvSf
[05/08 21:48:08   2377s]       Early Global Route - eGR->NR step done. (took cpu=0:00:01.6 real=0:00:01.6)
[05/08 21:48:08   2377s]     Routing using eGR only done.
[05/08 21:48:08   2377s] Net route status summary:
[05/08 21:48:08   2377s]   Clock:         7 (unrouted=1, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/08 21:48:08   2377s]   Non-clock: 14906 (unrouted=807, trialRouted=14099, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=700, (crossesIlmBoundary AND tooFewTerms=0)])
[05/08 21:48:08   2377s] 
[05/08 21:48:08   2377s] CCOPT: Done with clock implementation routing.
[05/08 21:48:08   2377s] 
[05/08 21:48:08   2377s]   Clock implementation routing done.
[05/08 21:48:08   2377s] Fixed 6 wires.
[05/08 21:48:08   2377s]   CCOpt: Starting congestion repair using flow wrapper...
[05/08 21:48:08   2377s]     Congestion Repair...
[05/08 21:48:08   2377s] 
[05/08 21:48:08   2377s] Starting congRepair ...
[05/08 21:48:08   2377s] User Input Parameters:
[05/08 21:48:08   2377s] - Congestion Driven    : On
[05/08 21:48:08   2377s] - Timing Driven        : Off
[05/08 21:48:08   2377s] - Area-Violation Based : On
[05/08 21:48:08   2377s] - Start Rollback Level : -5
[05/08 21:48:08   2377s] - Legalized            : On
[05/08 21:48:08   2377s] - Window Based         : Off
[05/08 21:48:08   2377s] - eDen incr mode       : Off
[05/08 21:48:08   2377s] 
[05/08 21:48:08   2377s] Collecting buffer chain nets ...
[05/08 21:48:08   2377s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2353.2M
[05/08 21:48:08   2377s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.030, REAL:0.031, MEM:2353.2M
[05/08 21:48:08   2377s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2353.2M
[05/08 21:48:08   2377s] Starting Early Global Route congestion estimation: mem = 2353.2M
[05/08 21:48:08   2377s] (I)       Started Loading and Dumping File ( Curr Mem: 2353.21 MB )
[05/08 21:48:08   2377s] (I)       Reading DB...
[05/08 21:48:08   2377s] (I)       Read data from FE... (mem=2554.2M)
[05/08 21:48:08   2377s] (I)       Read nodes and places... (mem=2554.2M)
[05/08 21:48:08   2377s] (I)       Done Read nodes and places (cpu=0.020s, mem=2560.5M)
[05/08 21:48:08   2377s] (I)       Read nets... (mem=2560.5M)
[05/08 21:48:08   2377s] (I)       Done Read nets (cpu=0.050s, mem=2560.5M)
[05/08 21:48:08   2377s] (I)       Done Read data from FE (cpu=0.070s, mem=2560.5M)
[05/08 21:48:08   2377s] (I)       before initializing RouteDB syMemory usage = 2361.7 MB
[05/08 21:48:08   2377s] (I)       Honor MSV route constraint: false
[05/08 21:48:08   2377s] (I)       Maximum routing layer  : 127
[05/08 21:48:08   2377s] (I)       Minimum routing layer  : 2
[05/08 21:48:08   2377s] (I)       Supply scale factor H  : 1.00
[05/08 21:48:08   2377s] (I)       Supply scale factor V  : 1.00
[05/08 21:48:08   2377s] (I)       Tracks used by clock wire: 0
[05/08 21:48:08   2377s] (I)       Reverse direction      : 
[05/08 21:48:08   2377s] (I)       Honor partition pin guides: true
[05/08 21:48:08   2377s] (I)       Route selected nets only: false
[05/08 21:48:08   2377s] (I)       Route secondary PG pins: false
[05/08 21:48:08   2377s] (I)       Second PG max fanout   : 2147483647
[05/08 21:48:08   2377s] (I)       Number threads         : 10
[05/08 21:48:08   2377s] (I)       Apply function for special wires: true
[05/08 21:48:08   2377s] (I)       Layer by layer blockage reading: true
[05/08 21:48:08   2377s] (I)       Offset calculation fix : true
[05/08 21:48:08   2377s] (I)       Route stripe layer range: 
[05/08 21:48:08   2377s] (I)       Honor partition fences : 
[05/08 21:48:08   2377s] (I)       Honor partition pin    : 
[05/08 21:48:08   2377s] (I)       Honor partition fences with feedthrough: 
[05/08 21:48:08   2377s] (I)       Counted 48759 PG shapes. We will not process PG shapes layer by layer.
[05/08 21:48:08   2377s] (I)       build grid graph
[05/08 21:48:08   2377s] (I)       build grid graph start
[05/08 21:48:08   2377s] [NR-eGR] Track table information for default rule: 
[05/08 21:48:08   2377s] [NR-eGR] METAL1 has no routable track
[05/08 21:48:08   2377s] [NR-eGR] METAL2 has single uniform track structure
[05/08 21:48:08   2377s] [NR-eGR] METAL3 has single uniform track structure
[05/08 21:48:08   2377s] [NR-eGR] METAL4 has single uniform track structure
[05/08 21:48:08   2377s] [NR-eGR] METAL5 has single uniform track structure
[05/08 21:48:08   2377s] (I)       build grid graph end
[05/08 21:48:08   2377s] (I)       ===========================================================================
[05/08 21:48:08   2377s] (I)       == Report All Rule Vias ==
[05/08 21:48:08   2377s] (I)       ===========================================================================
[05/08 21:48:08   2377s] (I)        Via Rule : (Default)
[05/08 21:48:08   2377s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/08 21:48:08   2377s] (I)       ---------------------------------------------------------------------------
[05/08 21:48:08   2377s] (I)        1    1 : via1                        1 : via1                     
[05/08 21:48:08   2377s] (I)        2    2 : via2                        2 : via2                     
[05/08 21:48:08   2377s] (I)        3    4 : via3                        4 : via3                     
[05/08 21:48:08   2377s] (I)        4    6 : via4                        6 : via4                     
[05/08 21:48:08   2377s] (I)        5    0 : ---                         0 : ---                      
[05/08 21:48:08   2377s] (I)       ===========================================================================
[05/08 21:48:08   2377s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2363.16 MB )
[05/08 21:48:08   2377s] (I)       Num PG vias on layer 1 : 0
[05/08 21:48:08   2377s] (I)       Num PG vias on layer 2 : 0
[05/08 21:48:08   2377s] (I)       Num PG vias on layer 3 : 0
[05/08 21:48:08   2377s] (I)       Num PG vias on layer 4 : 0
[05/08 21:48:08   2377s] (I)       Num PG vias on layer 5 : 0
[05/08 21:48:08   2377s] [NR-eGR] Read 90027 PG shapes
[05/08 21:48:08   2377s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2365.98 MB )
[05/08 21:48:08   2377s] [NR-eGR] #Routing Blockages  : 4
[05/08 21:48:08   2377s] [NR-eGR] #Instance Blockages : 26619
[05/08 21:48:08   2377s] [NR-eGR] #PG Blockages       : 90027
[05/08 21:48:08   2377s] [NR-eGR] #Bump Blockages     : 0
[05/08 21:48:08   2377s] [NR-eGR] #Boundary Blockages : 0
[05/08 21:48:08   2377s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/08 21:48:08   2377s] [NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 1119
[05/08 21:48:08   2377s] (I)       readDataFromPlaceDB
[05/08 21:48:08   2377s] (I)       Read net information..
[05/08 21:48:08   2377s] [NR-eGR] Read numTotalNets=14213  numIgnoredNets=6
[05/08 21:48:08   2377s] (I)       Read testcase time = 0.010 seconds
[05/08 21:48:08   2377s] 
[05/08 21:48:08   2377s] (I)       early_global_route_priority property id does not exist.
[05/08 21:48:08   2377s] (I)       Start initializing grid graph
[05/08 21:48:08   2377s] (I)       End initializing grid graph
[05/08 21:48:08   2377s] (I)       Model blockages into capacity
[05/08 21:48:08   2377s] (I)       Read Num Blocks=117964  Num Prerouted Wires=1119  Num CS=0
[05/08 21:48:08   2377s] (I)       Started Modeling ( Curr Mem: 2382.29 MB )
[05/08 21:48:08   2377s] (I)       Started Modeling Layer 1 ( Curr Mem: 2382.29 MB )
[05/08 21:48:08   2377s] (I)       Started Modeling Layer 2 ( Curr Mem: 2382.29 MB )
[05/08 21:48:08   2378s] (I)       Layer 1 (V) : #blockages 16958 : #preroutes 486
[05/08 21:48:08   2378s] (I)       Finished Modeling Layer 2 ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2393.85 MB )
[05/08 21:48:08   2378s] (I)       Started Modeling Layer 3 ( Curr Mem: 2384.20 MB )
[05/08 21:48:08   2378s] (I)       Layer 2 (H) : #blockages 17372 : #preroutes 482
[05/08 21:48:08   2378s] (I)       Finished Modeling Layer 3 ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2398.56 MB )
[05/08 21:48:08   2378s] (I)       Started Modeling Layer 4 ( Curr Mem: 2382.97 MB )
[05/08 21:48:08   2378s] (I)       Layer 3 (V) : #blockages 48630 : #preroutes 130
[05/08 21:48:08   2378s] (I)       Finished Modeling Layer 4 ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2392.97 MB )
[05/08 21:48:08   2378s] (I)       Started Modeling Layer 5 ( Curr Mem: 2382.87 MB )
[05/08 21:48:08   2378s] (I)       Layer 4 (H) : #blockages 35004 : #preroutes 21
[05/08 21:48:08   2378s] (I)       Finished Modeling Layer 5 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2394.52 MB )
[05/08 21:48:08   2378s] (I)       Finished Modeling ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2384.86 MB )
[05/08 21:48:08   2378s] (I)       Number of ignored nets = 6
[05/08 21:48:08   2378s] (I)       Number of fixed nets = 6.  Ignored: Yes
[05/08 21:48:08   2378s] (I)       Number of clock nets = 7.  Ignored: No
[05/08 21:48:08   2378s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 21:48:08   2378s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 21:48:08   2378s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 21:48:08   2378s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 21:48:08   2378s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 21:48:08   2378s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 21:48:08   2378s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 21:48:08   2378s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2384.9 MB
[05/08 21:48:08   2378s] (I)       Ndr track 0 does not exist
[05/08 21:48:08   2378s] (I)       Ndr track 0 does not exist
[05/08 21:48:08   2378s] (I)       Layer1  viaCost=200.00
[05/08 21:48:08   2378s] (I)       Layer2  viaCost=100.00
[05/08 21:48:08   2378s] (I)       Layer3  viaCost=100.00
[05/08 21:48:08   2378s] (I)       Layer4  viaCost=100.00
[05/08 21:48:08   2378s] (I)       ---------------------Grid Graph Info--------------------
[05/08 21:48:08   2378s] (I)       Routing area        : (0, 0) - (6583240, 6579280)
[05/08 21:48:08   2378s] (I)       Core area           : (613800, 613760) - (5970360, 5966240)
[05/08 21:48:08   2378s] (I)       Site width          :  1320  (dbu)
[05/08 21:48:08   2378s] (I)       Row height          : 10080  (dbu)
[05/08 21:48:08   2378s] (I)       GCell width         : 10080  (dbu)
[05/08 21:48:08   2378s] (I)       GCell height        : 10080  (dbu)
[05/08 21:48:08   2378s] (I)       Grid                :   653   652     5
[05/08 21:48:08   2378s] (I)       Layer numbers       :     1     2     3     4     5
[05/08 21:48:08   2378s] (I)       Vertical capacity   :     0 10080     0 10080     0
[05/08 21:48:08   2378s] (I)       Horizontal capacity :     0     0 10080     0 10080
[05/08 21:48:08   2378s] (I)       Default wire width  :   460   560   560   560   560
[05/08 21:48:08   2378s] (I)       Default wire space  :   460   560   560   560   560
[05/08 21:48:08   2378s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[05/08 21:48:08   2378s] (I)       Default pitch size  :   920  1320  1120  1320  1120
[05/08 21:48:08   2378s] (I)       First track coord   :     0   660   560   660   560
[05/08 21:48:08   2378s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00
[05/08 21:48:08   2378s] (I)       Total num of tracks :     0  4987  5874  4987  5874
[05/08 21:48:08   2378s] (I)       Num of masks        :     1     1     1     1     1
[05/08 21:48:08   2378s] (I)       Num of trim masks   :     0     0     0     0     0
[05/08 21:48:08   2378s] (I)       --------------------------------------------------------
[05/08 21:48:08   2378s] 
[05/08 21:48:08   2378s] [NR-eGR] ============ Routing rule table ============
[05/08 21:48:08   2378s] [NR-eGR] Rule id: 0  Nets: 0 
[05/08 21:48:08   2378s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/08 21:48:08   2378s] (I)       Pitch:  L1=1840  L2=2640  L3=2240  L4=2640  L5=2240
[05/08 21:48:08   2378s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2
[05/08 21:48:08   2378s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:48:08   2378s] [NR-eGR] Rule id: 1  Nets: 14099 
[05/08 21:48:08   2378s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 21:48:08   2378s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120
[05/08 21:48:08   2378s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:48:08   2378s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:48:08   2378s] [NR-eGR] ========================================
[05/08 21:48:08   2378s] [NR-eGR] 
[05/08 21:48:08   2378s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 21:48:08   2378s] (I)       blocked tracks on layer2 : = 807333 / 3251524 (24.83%)
[05/08 21:48:08   2378s] (I)       blocked tracks on layer3 : = 903670 / 3835722 (23.56%)
[05/08 21:48:08   2378s] (I)       blocked tracks on layer4 : = 1694454 / 3251524 (52.11%)
[05/08 21:48:08   2378s] (I)       blocked tracks on layer5 : = 1933213 / 3835722 (50.40%)
[05/08 21:48:08   2378s] (I)       After initializing earlyGlobalRoute syMemory usage = 2408.8 MB
[05/08 21:48:08   2378s] (I)       Finished Loading and Dumping File ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 2408.75 MB )
[05/08 21:48:08   2378s] (I)       Started Global Routing ( Curr Mem: 2387.84 MB )
[05/08 21:48:08   2378s] (I)       ============= Initialization =============
[05/08 21:48:08   2378s] (I)       totalPins=43899  totalGlobalPin=43626 (99.38%)
[05/08 21:48:08   2378s] (I)       Started Build MST ( Curr Mem: 2382.44 MB )
[05/08 21:48:08   2378s] (I)       Generate topology with 10 threads
[05/08 21:48:08   2378s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.00 sec, Curr Mem: 2387.95 MB )
[05/08 21:48:08   2378s] (I)       total 2D Cap : 8884784 = (4860510 H, 4024274 V)
[05/08 21:48:08   2378s] [NR-eGR] Layer group 1: route 14099 net(s) in layer range [2, 5]
[05/08 21:48:08   2378s] (I)       ============  Phase 1a Route ============
[05/08 21:48:08   2378s] (I)       Started Phase 1a ( Curr Mem: 2395.53 MB )
[05/08 21:48:08   2378s] (I)       Finished Phase 1a ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 2396.78 MB )
[05/08 21:48:08   2378s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2396.78 MB )
[05/08 21:48:08   2378s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[05/08 21:48:08   2378s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2401.03 MB )
[05/08 21:48:08   2378s] (I)       Usage: 279786 = (139572 H, 140214 V) = (2.87% H, 3.48% V) = (7.034e+05um H, 7.067e+05um V)
[05/08 21:48:08   2378s] (I)       
[05/08 21:48:08   2378s] (I)       ============  Phase 1b Route ============
[05/08 21:48:08   2378s] (I)       Started Phase 1b ( Curr Mem: 2401.03 MB )
[05/08 21:48:08   2378s] (I)       Finished Phase 1b ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2401.03 MB )
[05/08 21:48:08   2378s] (I)       Usage: 279883 = (139657 H, 140226 V) = (2.87% H, 3.48% V) = (7.039e+05um H, 7.067e+05um V)
[05/08 21:48:08   2378s] (I)       
[05/08 21:48:08   2378s] (I)       earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.01% V. EstWL: 1.410610e+06um
[05/08 21:48:08   2378s] (I)       ============  Phase 1c Route ============
[05/08 21:48:08   2378s] (I)       Started Phase 1c ( Curr Mem: 2401.03 MB )
[05/08 21:48:08   2378s] (I)       Level2 Grid: 131 x 131
[05/08 21:48:08   2378s] (I)       Started Two Level Routing ( Curr Mem: 2401.43 MB )
[05/08 21:48:08   2378s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2401.43 MB )
[05/08 21:48:08   2378s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2401.43 MB )
[05/08 21:48:08   2378s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2401.43 MB )
[05/08 21:48:08   2378s] (I)       Finished Phase 1c ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2401.03 MB )
[05/08 21:48:08   2378s] (I)       Usage: 279895 = (139661 H, 140234 V) = (2.87% H, 3.48% V) = (7.039e+05um H, 7.068e+05um V)
[05/08 21:48:08   2378s] (I)       
[05/08 21:48:08   2378s] (I)       ============  Phase 1d Route ============
[05/08 21:48:08   2378s] (I)       Started Phase 1d ( Curr Mem: 2401.03 MB )
[05/08 21:48:09   2378s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2401.03 MB )
[05/08 21:48:09   2378s] (I)       Usage: 279945 = (139703 H, 140242 V) = (2.87% H, 3.48% V) = (7.041e+05um H, 7.068e+05um V)
[05/08 21:48:09   2378s] (I)       
[05/08 21:48:09   2378s] (I)       ============  Phase 1e Route ============
[05/08 21:48:09   2378s] (I)       Started Phase 1e ( Curr Mem: 2401.03 MB )
[05/08 21:48:09   2378s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2401.03 MB )
[05/08 21:48:09   2378s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2401.03 MB )
[05/08 21:48:09   2378s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2401.03 MB )
[05/08 21:48:09   2378s] (I)       Usage: 279945 = (139703 H, 140242 V) = (2.87% H, 3.48% V) = (7.041e+05um H, 7.068e+05um V)
[05/08 21:48:09   2378s] (I)       
[05/08 21:48:09   2378s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.410923e+06um
[05/08 21:48:09   2378s] [NR-eGR] 
[05/08 21:48:09   2378s] (I)       Current Phase 1l[Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2375.70 MB )
[05/08 21:48:09   2378s] (I)       Run Multi-thread layer assignment with 10 threads
[05/08 21:48:09   2379s] (I)       Finished Phase 1l ( CPU: 0.64 sec, Real: 0.11 sec, Curr Mem: 2376.80 MB )
[05/08 21:48:09   2379s] (I)       ============  Phase 1l Route ============
[05/08 21:48:09   2379s] (I)       
[05/08 21:48:09   2379s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 21:48:09   2379s] [NR-eGR]                        OverCon            
[05/08 21:48:09   2379s] [NR-eGR]                         #Gcell     %Gcell
[05/08 21:48:09   2379s] [NR-eGR]       Layer                (1)    OverCon 
[05/08 21:48:09   2379s] [NR-eGR] ----------------------------------------------
[05/08 21:48:09   2379s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[05/08 21:48:09   2379s] [NR-eGR]  METAL2  (2)         2( 0.00%)   ( 0.00%) 
[05/08 21:48:09   2379s] [NR-eGR]  METAL3  (3)         1( 0.00%)   ( 0.00%) 
[05/08 21:48:09   2379s] [NR-eGR]  METAL4  (4)        17( 0.01%)   ( 0.01%) 
[05/08 21:48:09   2379s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[05/08 21:48:09   2379s] [NR-eGR] ----------------------------------------------
[05/08 21:48:09   2379s] [NR-eGR] Total               20( 0.00%)   ( 0.00%) 
[05/08 21:48:09   2379s] [NR-eGR] 
[05/08 21:48:09   2379s] (I)       Finished Global Routing ( CPU: 1.00 sec, Real: 0.43 sec, Curr Mem: 2376.80 MB )
[05/08 21:48:09   2379s] (I)       total 2D Cap : 8896701 = (4866595 H, 4030106 V)
[05/08 21:48:09   2379s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/08 21:48:09   2379s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/08 21:48:09   2379s] Early Global Route congestion estimation runtime: 1.49 seconds, mem = 2375.8M
[05/08 21:48:09   2379s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.490, REAL:0.921, MEM:2375.8M
[05/08 21:48:09   2379s] OPERPROF: Starting HotSpotCal at level 1, MEM:2375.8M
[05/08 21:48:09   2379s] [hotspot] +------------+---------------+---------------+
[05/08 21:48:09   2379s] [hotspot] |            |   max hotspot | total hotspot |
[05/08 21:48:09   2379s] [hotspot] +------------+---------------+---------------+
[05/08 21:48:09   2379s] [hotspot] | normalized |          0.00 |          0.00 |
[05/08 21:48:09   2379s] [hotspot] +------------+---------------+---------------+
[05/08 21:48:09   2379s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/08 21:48:09   2379s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/08 21:48:09   2379s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.060, REAL:0.018, MEM:2379.8M
[05/08 21:48:09   2379s] Skipped repairing congestion.
[05/08 21:48:09   2379s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2379.8M
[05/08 21:48:09   2379s] Starting Early Global Route wiring: mem = 2379.8M
[05/08 21:48:09   2379s] (I)       ============= track Assignment ============
[05/08 21:48:09   2379s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2379.81 MB )
[05/08 21:48:09   2379s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2369.12 MB )
[05/08 21:48:09   2379s] (I)       Started Greedy Track Assignment ( Curr Mem: 2369.12 MB )
[05/08 21:48:09   2379s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer6, numCutBoxes=0)
[05/08 21:48:09   2379s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2369.78 MB )
[05/08 21:48:09   2379s] (I)       Run Multi-thread track assignment
[05/08 21:48:09   2380s] (I)       Finished Greedy Track Assignment ( CPU: 0.78 sec, Real: 0.13 sec, Curr Mem: 2371.07 MB )
[05/08 21:48:09   2380s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:48:09   2380s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 44151
[05/08 21:48:09   2380s] [NR-eGR] METAL2  (2V) length: 5.814294e+05um, number of vias: 63148
[05/08 21:48:09   2380s] [NR-eGR] METAL3  (3H) length: 6.578537e+05um, number of vias: 1428
[05/08 21:48:09   2380s] [NR-eGR] METAL4  (4V) length: 1.423905e+05um, number of vias: 355
[05/08 21:48:09   2380s] [NR-eGR] METAL5  (5H) length: 5.795967e+04um, number of vias: 0
[05/08 21:48:09   2380s] [NR-eGR] Total length: 1.439633e+06um, number of vias: 109082
[05/08 21:48:09   2380s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:48:09   2380s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/08 21:48:09   2380s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:48:09   2380s] Early Global Route wiring runtime: 0.96 seconds, mem = 2371.1M
[05/08 21:48:09   2380s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.960, REAL:0.285, MEM:2371.1M
[05/08 21:48:09   2380s] End of congRepair (cpu=0:00:02.5, real=0:00:01.0)
[05/08 21:48:09   2380s]     Congestion Repair done. (took cpu=0:00:02.6 real=0:00:01.4)
[05/08 21:48:09   2380s]   CCOpt: Starting congestion repair using flow wrapper done.
[05/08 21:48:09   2380s] OPERPROF: Starting DPlace-Init at level 1, MEM:2360.0M
[05/08 21:48:09   2380s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2360.5M
[05/08 21:48:09   2380s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2360.5M
[05/08 21:48:09   2380s] Core basic site is tsm3site
[05/08 21:48:09   2380s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 21:48:09   2380s] SiteArray: use 8,699,904 bytes
[05/08 21:48:09   2380s] SiteArray: current memory after site array memory allocation 2368.8M
[05/08 21:48:09   2380s] SiteArray: FP blocked sites are writable
[05/08 21:48:09   2380s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 21:48:09   2380s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2370.8M
[05/08 21:48:09   2380s] Process 34744 wires and vias for routing blockage analysis
[05/08 21:48:09   2380s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.280, REAL:0.034, MEM:2370.8M
[05/08 21:48:09   2380s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.420, REAL:0.123, MEM:2370.8M
[05/08 21:48:09   2381s] OPERPROF:     Starting CMU at level 3, MEM:2370.8M
[05/08 21:48:09   2381s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.008, MEM:2370.8M
[05/08 21:48:09   2381s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.490, REAL:0.179, MEM:2370.8M
[05/08 21:48:09   2381s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=2370.8MB).
[05/08 21:48:09   2381s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.510, REAL:0.210, MEM:2370.8M
[05/08 21:48:09   2381s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:05.0 real=0:00:03.3)
[05/08 21:48:09   2381s]   Leaving CCOpt scope - extractRC...
[05/08 21:48:09   2381s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/08 21:48:09   2381s] Extraction called for design 'CHIP' of instances=21651 and nets=14913 using extraction engine 'preRoute' .
[05/08 21:48:09   2381s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 21:48:09   2381s] Type 'man IMPEXT-3530' for more detail.
[05/08 21:48:09   2381s] PreRoute RC Extraction called for design CHIP.
[05/08 21:48:09   2381s] RC Extraction called in multi-corner(1) mode.
[05/08 21:48:09   2381s] RCMode: PreRoute
[05/08 21:48:09   2381s]       RC Corner Indexes            0   
[05/08 21:48:09   2381s] Capacitance Scaling Factor   : 1.00000 
[05/08 21:48:09   2381s] Resistance Scaling Factor    : 1.00000 
[05/08 21:48:09   2381s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 21:48:09   2381s] Clock Res. Scaling Factor    : 1.00000 
[05/08 21:48:09   2381s] Shrink Factor                : 1.00000
[05/08 21:48:09   2381s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 21:48:09   2381s] Using capacitance table file ...
[05/08 21:48:09   2381s] LayerId::1 widthSet size::4
[05/08 21:48:09   2381s] LayerId::2 widthSet size::4
[05/08 21:48:09   2381s] LayerId::3 widthSet size::4
[05/08 21:48:09   2381s] LayerId::4 widthSet size::4
[05/08 21:48:09   2381s] LayerId::5 widthSet size::3
[05/08 21:48:09   2381s] Updating RC grid for preRoute extraction ...
[05/08 21:48:09   2381s] Initializing multi-corner capacitance tables ... 
[05/08 21:48:10   2381s] Initializing multi-corner resistance tables ...
[05/08 21:48:10   2381s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2371.316M)
[05/08 21:48:10   2381s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/08 21:48:10   2381s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/08 21:48:10   2381s] Not writing Steiner routes to the DB after clustering cong repair call.
[05/08 21:48:10   2381s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_corner.
[05/08 21:48:10   2381s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[05/08 21:48:10   2381s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[05/08 21:48:10   2381s] End AAE Lib Interpolated Model. (MEM=2371.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:48:10   2381s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:10   2381s]   Clock DAG stats after clustering cong repair call:
[05/08 21:48:10   2381s]     cell counts      : b=5, i=0, icg=0, nicg=0, l=1, total=6
[05/08 21:48:10   2381s]     cell areas       : b=292.723um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5842.723um^2
[05/08 21:48:10   2381s]     cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.786pF
[05/08 21:48:10   2381s]     sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:10   2381s]     wire capacitance : top=0.000pF, trunk=0.382pF, leaf=1.414pF, total=1.797pF
[05/08 21:48:10   2381s]     wire lengths     : top=0.000um, trunk=3201.000um, leaf=11362.227um, total=14563.227um
[05/08 21:48:10   2381s]     hp wire lengths  : top=0.000um, trunk=3168.505um, leaf=4216.620um, total=7385.125um
[05/08 21:48:10   2381s]   Clock DAG net violations after clustering cong repair call:
[05/08 21:48:10   2381s]     Remaining Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:10   2381s]     Capacitance          : {count=1, worst=[1.435pF]} avg=1.435pF sd=0.000pF sum=1.435pF
[05/08 21:48:10   2381s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[05/08 21:48:10   2381s]     Trunk : target=0.500ns count=3 avg=2.978ns sd=4.803ns min=0.123ns max=8.524ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:10   2381s]     Leaf  : target=0.500ns count=4 avg=0.417ns sd=0.035ns min=0.373ns max=0.447ns {0 <= 0.300ns, 1 <= 0.400ns, 3 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:10   2381s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[05/08 21:48:10   2381s]      Bufs: CLKBUFX20: 1 CLKBUFX12: 4 
[05/08 21:48:10   2381s]    Logics: PDIDGZ: 1 
[05/08 21:48:10   2381s]   Primary reporting skew groups after clustering cong repair call:
[05/08 21:48:10   2381s]     skew_group clk/func_mode: insertion delay [min=1.729, max=1.864, avg=1.822, sd=0.024], skew [0.135 vs 0.187], 100% {1.729, 1.864} (wid=0.107 ws=0.105) (gid=1.790 gs=0.082)
[05/08 21:48:10   2381s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:10   2381s]       max path sink: CONV/register_reg[5][18]/CK
[05/08 21:48:10   2381s]   Skew group summary after clustering cong repair call:
[05/08 21:48:10   2381s]     skew_group clk/func_mode: insertion delay [min=1.729, max=1.864, avg=1.822, sd=0.024], skew [0.135 vs 0.187], 100% {1.729, 1.864} (wid=0.107 ws=0.105) (gid=1.790 gs=0.082)
[05/08 21:48:10   2381s]   CongRepair After Initial Clustering done. (took cpu=0:00:05.3 real=0:00:03.6)
[05/08 21:48:10   2381s]   Stage::Clustering done. (took cpu=0:00:07.2 real=0:00:05.2)
[05/08 21:48:10   2381s]   Stage::DRV Fixing...
[05/08 21:48:10   2381s]   Fixing clock tree slew time and max cap violations...
[05/08 21:48:10   2381s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% .**WARN: (IMPCCOPT-2348):	Unfixable transition violation found at clk driving net clk. CCOpt is unable to add buffers due to a dont_touch constraint on a verilog module or module port.
[05/08 21:48:10   2381s] ..100% 
[05/08 21:48:10   2381s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[05/08 21:48:10   2381s]       cell counts      : b=5, i=0, icg=0, nicg=0, l=1, total=6
[05/08 21:48:10   2381s]       cell areas       : b=292.723um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5842.723um^2
[05/08 21:48:10   2381s]       cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.786pF
[05/08 21:48:10   2381s]       sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:10   2381s]       wire capacitance : top=0.000pF, trunk=0.382pF, leaf=1.414pF, total=1.797pF
[05/08 21:48:10   2381s]       wire lengths     : top=0.000um, trunk=3201.000um, leaf=11362.227um, total=14563.227um
[05/08 21:48:10   2381s]       hp wire lengths  : top=0.000um, trunk=3168.505um, leaf=4216.620um, total=7385.125um
[05/08 21:48:10   2381s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[05/08 21:48:10   2381s]       Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:10   2381s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[05/08 21:48:10   2381s]       Trunk : target=0.500ns count=3 avg=2.978ns sd=4.803ns min=0.123ns max=8.524ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:10   2381s]       Leaf  : target=0.500ns count=4 avg=0.417ns sd=0.035ns min=0.373ns max=0.447ns {0 <= 0.300ns, 1 <= 0.400ns, 3 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:10   2381s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[05/08 21:48:10   2381s]        Bufs: CLKBUFX20: 1 CLKBUFX12: 4 
[05/08 21:48:10   2381s]      Logics: PDIDGZ: 1 
[05/08 21:48:10   2381s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[05/08 21:48:10   2381s]       skew_group clk/func_mode: insertion delay [min=1.729, max=1.864], skew [0.135 vs 0.187]
[05/08 21:48:10   2381s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:10   2381s]       max path sink: CONV/register_reg[5][18]/CK
[05/08 21:48:10   2381s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[05/08 21:48:10   2381s]       skew_group clk/func_mode: insertion delay [min=1.729, max=1.864], skew [0.135 vs 0.187]
[05/08 21:48:10   2381s]     BalancingStep Fixing clock tree slew time and max cap violations has increased max latencies (wire and cell) to be greater than the max desired latencies
[05/08 21:48:10   2381s]     {clk/func_mode,WC: 1.095 -> 1.864}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:10   2381s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:10   2381s]   Fixing clock tree slew time and max cap violations - detailed pass...
[05/08 21:48:10   2381s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/08 21:48:10   2381s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/08 21:48:10   2381s]       cell counts      : b=5, i=0, icg=0, nicg=0, l=1, total=6
[05/08 21:48:10   2381s]       cell areas       : b=292.723um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5842.723um^2
[05/08 21:48:10   2381s]       cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.786pF
[05/08 21:48:10   2381s]       sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:10   2381s]       wire capacitance : top=0.000pF, trunk=0.382pF, leaf=1.414pF, total=1.797pF
[05/08 21:48:10   2381s]       wire lengths     : top=0.000um, trunk=3201.000um, leaf=11362.227um, total=14563.227um
[05/08 21:48:10   2381s]       hp wire lengths  : top=0.000um, trunk=3168.505um, leaf=4216.620um, total=7385.125um
[05/08 21:48:10   2381s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/08 21:48:10   2381s]       Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:10   2381s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/08 21:48:10   2381s]       Trunk : target=0.500ns count=3 avg=2.978ns sd=4.803ns min=0.123ns max=8.524ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:10   2381s]       Leaf  : target=0.500ns count=4 avg=0.417ns sd=0.035ns min=0.373ns max=0.447ns {0 <= 0.300ns, 1 <= 0.400ns, 3 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:10   2381s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[05/08 21:48:10   2381s]        Bufs: CLKBUFX20: 1 CLKBUFX12: 4 
[05/08 21:48:10   2381s]      Logics: PDIDGZ: 1 
[05/08 21:48:10   2381s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/08 21:48:10   2381s]       skew_group clk/func_mode: insertion delay [min=1.729, max=1.864, avg=1.822, sd=0.024], skew [0.135 vs 0.187], 100% {1.729, 1.864} (wid=0.107 ws=0.105) (gid=1.790 gs=0.082)
[05/08 21:48:10   2381s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:10   2381s]       max path sink: CONV/register_reg[5][18]/CK
[05/08 21:48:10   2381s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/08 21:48:10   2381s]       skew_group clk/func_mode: insertion delay [min=1.729, max=1.864, avg=1.822, sd=0.024], skew [0.135 vs 0.187], 100% {1.729, 1.864} (wid=0.107 ws=0.105) (gid=1.790 gs=0.082)
[05/08 21:48:10   2381s]     BalancingStep Fixing clock tree slew time and max cap violations - detailed pass has increased max latencies (wire and cell) to be greater than the max desired latencies
[05/08 21:48:10   2381s]     {clk/func_mode,WC: 1.095 -> 1.864}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:10   2381s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:10   2381s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:10   2381s]   Stage::Insertion Delay Reduction...
[05/08 21:48:10   2381s]   Removing unnecessary root buffering...
[05/08 21:48:10   2381s]     Clock DAG stats after 'Removing unnecessary root buffering':
[05/08 21:48:10   2381s]       cell counts      : b=5, i=0, icg=0, nicg=0, l=1, total=6
[05/08 21:48:10   2381s]       cell areas       : b=292.723um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5842.723um^2
[05/08 21:48:10   2381s]       cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.786pF
[05/08 21:48:10   2381s]       sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:10   2381s]       wire capacitance : top=0.000pF, trunk=0.382pF, leaf=1.414pF, total=1.797pF
[05/08 21:48:10   2381s]       wire lengths     : top=0.000um, trunk=3201.000um, leaf=11362.227um, total=14563.227um
[05/08 21:48:10   2381s]       hp wire lengths  : top=0.000um, trunk=3168.505um, leaf=4216.620um, total=7385.125um
[05/08 21:48:10   2381s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[05/08 21:48:10   2381s]       Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:10   2381s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[05/08 21:48:10   2381s]       Trunk : target=0.500ns count=3 avg=2.978ns sd=4.803ns min=0.123ns max=8.524ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:10   2381s]       Leaf  : target=0.500ns count=4 avg=0.417ns sd=0.035ns min=0.373ns max=0.447ns {0 <= 0.300ns, 1 <= 0.400ns, 3 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:10   2381s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[05/08 21:48:10   2381s]        Bufs: CLKBUFX20: 1 CLKBUFX12: 4 
[05/08 21:48:10   2381s]      Logics: PDIDGZ: 1 
[05/08 21:48:10   2381s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[05/08 21:48:10   2381s]       skew_group clk/func_mode: insertion delay [min=1.729, max=1.864], skew [0.135 vs 0.187]
[05/08 21:48:10   2381s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:10   2381s]       max path sink: CONV/register_reg[5][18]/CK
[05/08 21:48:10   2381s]     Skew group summary after 'Removing unnecessary root buffering':
[05/08 21:48:10   2381s]       skew_group clk/func_mode: insertion delay [min=1.729, max=1.864], skew [0.135 vs 0.187]
[05/08 21:48:10   2381s]     BalancingStep Removing unnecessary root buffering has increased max latencies (wire and cell) to be greater than the max desired latencies
[05/08 21:48:10   2381s]     {clk/func_mode,WC: 1.095 -> 1.864}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:10   2381s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:10   2381s]   Removing unconstrained drivers...
[05/08 21:48:10   2381s]     Clock DAG stats after 'Removing unconstrained drivers':
[05/08 21:48:10   2381s]       cell counts      : b=5, i=0, icg=0, nicg=0, l=1, total=6
[05/08 21:48:10   2381s]       cell areas       : b=292.723um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5842.723um^2
[05/08 21:48:10   2381s]       cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.786pF
[05/08 21:48:10   2381s]       sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:10   2381s]       wire capacitance : top=0.000pF, trunk=0.382pF, leaf=1.414pF, total=1.797pF
[05/08 21:48:10   2381s]       wire lengths     : top=0.000um, trunk=3201.000um, leaf=11362.227um, total=14563.227um
[05/08 21:48:10   2381s]       hp wire lengths  : top=0.000um, trunk=3168.505um, leaf=4216.620um, total=7385.125um
[05/08 21:48:10   2381s]     Clock DAG net violations after 'Removing unconstrained drivers':
[05/08 21:48:10   2381s]       Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:10   2381s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[05/08 21:48:10   2381s]       Trunk : target=0.500ns count=3 avg=2.978ns sd=4.803ns min=0.123ns max=8.524ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:10   2381s]       Leaf  : target=0.500ns count=4 avg=0.417ns sd=0.035ns min=0.373ns max=0.447ns {0 <= 0.300ns, 1 <= 0.400ns, 3 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:10   2381s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[05/08 21:48:10   2381s]        Bufs: CLKBUFX20: 1 CLKBUFX12: 4 
[05/08 21:48:10   2381s]      Logics: PDIDGZ: 1 
[05/08 21:48:10   2381s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[05/08 21:48:10   2381s]       skew_group clk/func_mode: insertion delay [min=1.729, max=1.864], skew [0.135 vs 0.187]
[05/08 21:48:10   2381s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:10   2381s]       max path sink: CONV/register_reg[5][18]/CK
[05/08 21:48:10   2381s]     Skew group summary after 'Removing unconstrained drivers':
[05/08 21:48:10   2381s]       skew_group clk/func_mode: insertion delay [min=1.729, max=1.864], skew [0.135 vs 0.187]
[05/08 21:48:10   2381s]     BalancingStep Removing unconstrained drivers has increased max latencies (wire and cell) to be greater than the max desired latencies
[05/08 21:48:10   2381s]     {clk/func_mode,WC: 1.095 -> 1.864}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:10   2381s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:10   2381s]   
[05/08 21:48:10   2381s]   Slew violating nets across all clock trees:
[05/08 21:48:10   2381s]   ===========================================
[05/08 21:48:10   2381s]   
[05/08 21:48:10   2381s]   Target and measured clock slews (in ns):
[05/08 21:48:10   2381s]   
[05/08 21:48:10   2381s]   ---------------------------------------------------------------------------------------------------
[05/08 21:48:10   2381s]   Half corner                    Slew target    Slew achieved    Net    Comment
[05/08 21:48:10   2381s]   ---------------------------------------------------------------------------------------------------
[05/08 21:48:10   2381s]   Delay_Corner_max:setup.late       0.500           8.524        clk    Marked as don't touch by user
[05/08 21:48:10   2381s]   ---------------------------------------------------------------------------------------------------
[05/08 21:48:10   2381s]   
[05/08 21:48:10   2381s]   Found a net with slew violations that have been marked as don't touch. 
[05/08 21:48:10   2381s]   CCOpt will not be able to fix these violations directly.
[05/08 21:48:10   2381s]   Consider removing the don't touch flag: {dbSet [dbGetNetByName net].isDontTouch 0}.
[05/08 21:48:10   2381s]   
[05/08 21:48:10   2381s]   
[05/08 21:48:10   2381s]   Checking for inverting clock gates...
[05/08 21:48:10   2381s]   Checking for inverting clock gates done.
[05/08 21:48:10   2381s]   Reducing insertion delay 1...
[05/08 21:48:10   2381s] Accumulated time to calculate placeable region: 0
[05/08 21:48:10   2381s] Accumulated time to calculate placeable region: 0
[05/08 21:48:10   2381s] Accumulated time to calculate placeable region: 0
[05/08 21:48:10   2381s] Accumulated time to calculate placeable region: 0
[05/08 21:48:10   2381s] Accumulated time to calculate placeable region: 0
[05/08 21:48:10   2381s]     Clock DAG stats after 'Reducing insertion delay 1':
[05/08 21:48:10   2381s]       cell counts      : b=5, i=0, icg=0, nicg=0, l=1, total=6
[05/08 21:48:10   2381s]       cell areas       : b=292.723um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5842.723um^2
[05/08 21:48:10   2381s]       cell capacitance : b=0.105pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.786pF
[05/08 21:48:10   2381s]       sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:10   2381s]       wire capacitance : top=0.000pF, trunk=0.382pF, leaf=1.414pF, total=1.797pF
[05/08 21:48:10   2381s]       wire lengths     : top=0.000um, trunk=3201.000um, leaf=11362.227um, total=14563.227um
[05/08 21:48:10   2381s]       hp wire lengths  : top=0.000um, trunk=3168.505um, leaf=4216.620um, total=7385.125um
[05/08 21:48:10   2381s]     Clock DAG net violations after 'Reducing insertion delay 1':
[05/08 21:48:10   2381s]       Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:10   2381s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[05/08 21:48:10   2381s]       Trunk : target=0.500ns count=3 avg=2.978ns sd=4.803ns min=0.123ns max=8.524ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:10   2381s]       Leaf  : target=0.500ns count=4 avg=0.417ns sd=0.035ns min=0.373ns max=0.447ns {0 <= 0.300ns, 1 <= 0.400ns, 3 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:10   2381s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[05/08 21:48:10   2381s]        Bufs: CLKBUFX20: 1 CLKBUFX12: 4 
[05/08 21:48:10   2381s]      Logics: PDIDGZ: 1 
[05/08 21:48:10   2381s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[05/08 21:48:10   2381s]       skew_group clk/func_mode: insertion delay [min=1.729, max=1.864], skew [0.135 vs 0.187]
[05/08 21:48:10   2381s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:10   2381s]       max path sink: CONV/register_reg[5][18]/CK
[05/08 21:48:10   2381s]     Skew group summary after 'Reducing insertion delay 1':
[05/08 21:48:10   2381s]       skew_group clk/func_mode: insertion delay [min=1.729, max=1.864], skew [0.135 vs 0.187]
[05/08 21:48:10   2381s]     BalancingStep Reducing insertion delay 1 has increased max latencies (wire and cell) to be greater than the max desired latencies
[05/08 21:48:10   2381s]     {clk/func_mode,WC: 1.095 -> 1.864}Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:10   2381s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/08 21:48:10   2381s]   Removing longest path buffering...
[05/08 21:48:10   2382s]     Clock DAG stats after 'Removing longest path buffering':
[05/08 21:48:10   2382s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:10   2382s]       cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:10   2382s]       cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:10   2382s]       sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:10   2382s]       wire capacitance : top=0.000pF, trunk=0.379pF, leaf=1.481pF, total=1.860pF
[05/08 21:48:10   2382s]       wire lengths     : top=0.000um, trunk=3161.988um, leaf=11958.378um, total=15120.367um
[05/08 21:48:10   2382s]       hp wire lengths  : top=0.000um, trunk=3034.765um, leaf=4450.980um, total=7485.745um
[05/08 21:48:10   2382s]     Clock DAG net violations after 'Removing longest path buffering':
[05/08 21:48:10   2382s]       Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:10   2382s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[05/08 21:48:10   2382s]       Trunk : target=0.500ns count=2 avg=4.497ns sd=5.695ns min=0.470ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:10   2382s]       Leaf  : target=0.500ns count=4 avg=0.333ns sd=0.059ns min=0.283ns max=0.418ns {1 <= 0.300ns, 2 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:10   2382s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[05/08 21:48:10   2382s]        Bufs: CLKBUFX20: 4 
[05/08 21:48:10   2382s]      Logics: PDIDGZ: 1 
[05/08 21:48:10   2382s]     Primary reporting skew groups after 'Removing longest path buffering':
[05/08 21:48:10   2382s]       skew_group clk/func_mode: insertion delay [min=1.623, max=1.759], skew [0.136 vs 0.187]
[05/08 21:48:10   2382s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:10   2382s]       max path sink: CONV/register_reg[8][6]/CK
[05/08 21:48:10   2382s]     Skew group summary after 'Removing longest path buffering':
[05/08 21:48:10   2382s]       skew_group clk/func_mode: insertion delay [min=1.623, max=1.759], skew [0.136 vs 0.187]
[05/08 21:48:10   2382s]     BalancingStep Removing longest path buffering has increased max latencies (wire and cell) to be greater than the max desired latencies
[05/08 21:48:10   2382s]     {clk/func_mode,WC: 1.095 -> 1.759}Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:10   2382s]   Removing longest path buffering done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/08 21:48:10   2382s]   Reducing insertion delay 2...
[05/08 21:48:14   2385s] Path optimization required 554 stage delay updates 
[05/08 21:48:14   2385s]     Clock DAG stats after 'Reducing insertion delay 2':
[05/08 21:48:14   2385s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:14   2385s]       cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:14   2385s]       cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:14   2385s]       sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:14   2385s]       wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
[05/08 21:48:14   2385s]       wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
[05/08 21:48:14   2385s]       hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
[05/08 21:48:14   2385s]     Clock DAG net violations after 'Reducing insertion delay 2':
[05/08 21:48:14   2385s]       Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:14   2385s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[05/08 21:48:14   2385s]       Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:14   2385s]       Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:14   2385s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[05/08 21:48:14   2385s]        Bufs: CLKBUFX20: 4 
[05/08 21:48:14   2385s]      Logics: PDIDGZ: 1 
[05/08 21:48:14   2385s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[05/08 21:48:14   2385s]       skew_group clk/func_mode: insertion delay [min=1.628, max=1.718, avg=1.701, sd=0.014], skew [0.090 vs 0.187], 100% {1.628, 1.718} (wid=0.132 ws=0.099) (gid=1.644 gs=0.063)
[05/08 21:48:14   2385s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:14   2385s]       max path sink: CONV/register_reg[8][16]/CK
[05/08 21:48:14   2385s]     Skew group summary after 'Reducing insertion delay 2':
[05/08 21:48:14   2385s]       skew_group clk/func_mode: insertion delay [min=1.628, max=1.718, avg=1.701, sd=0.014], skew [0.090 vs 0.187], 100% {1.628, 1.718} (wid=0.132 ws=0.099) (gid=1.644 gs=0.063)
[05/08 21:48:14   2385s]     BalancingStep Reducing insertion delay 2 has increased max latencies (wire and cell) to be greater than the max desired latencies
[05/08 21:48:14   2385s]     {clk/func_mode,WC: 1.095 -> 1.718}Legalizer API calls during this step: 258 succeeded with high effort: 258 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:14   2385s]   Reducing insertion delay 2 done. (took cpu=0:00:03.2 real=0:00:03.2)
[05/08 21:48:14   2385s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:03.9 real=0:00:03.9)
[05/08 21:48:14   2385s]   CCOpt::Phase::Construction done. (took cpu=0:00:11.2 real=0:00:09.1)
[05/08 21:48:14   2385s]   CCOpt::Phase::Implementation...
[05/08 21:48:14   2385s]   Stage::Reducing Power...
[05/08 21:48:14   2385s]   Improving clock tree routing...
[05/08 21:48:14   2385s]     Iteration 1...
[05/08 21:48:14   2385s]     Iteration 1 done.
[05/08 21:48:14   2385s]     Clock DAG stats after 'Improving clock tree routing':
[05/08 21:48:14   2385s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:14   2385s]       cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:14   2385s]       cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:14   2385s]       sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:14   2385s]       wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
[05/08 21:48:14   2385s]       wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
[05/08 21:48:14   2385s]       hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
[05/08 21:48:14   2385s]     Clock DAG net violations after 'Improving clock tree routing':
[05/08 21:48:14   2385s]       Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:14   2385s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[05/08 21:48:14   2385s]       Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:14   2385s]       Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:14   2385s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[05/08 21:48:14   2385s]        Bufs: CLKBUFX20: 4 
[05/08 21:48:14   2385s]      Logics: PDIDGZ: 1 
[05/08 21:48:14   2385s]     Primary reporting skew groups after 'Improving clock tree routing':
[05/08 21:48:14   2385s]       skew_group clk/func_mode: insertion delay [min=1.628, max=1.718], skew [0.090 vs 0.187]
[05/08 21:48:14   2385s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:14   2385s]       max path sink: CONV/register_reg[8][16]/CK
[05/08 21:48:14   2385s]     Skew group summary after 'Improving clock tree routing':
[05/08 21:48:14   2385s]       skew_group clk/func_mode: insertion delay [min=1.628, max=1.718], skew [0.090 vs 0.187]
[05/08 21:48:14   2385s]     BalancingStep Improving clock tree routing has increased max latencies (wire and cell) to be greater than the max desired latencies
[05/08 21:48:14   2385s]     {clk/func_mode,WC: 1.095 -> 1.718}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:14   2385s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:14   2385s]   Reducing clock tree power 1...
[05/08 21:48:14   2385s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/08 21:48:14   2385s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:14   2385s]     100% 
[05/08 21:48:14   2385s]     Clock DAG stats after 'Reducing clock tree power 1':
[05/08 21:48:14   2385s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:14   2385s]       cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:14   2385s]       cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:14   2385s]       sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:14   2385s]       wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
[05/08 21:48:14   2385s]       wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
[05/08 21:48:14   2385s]       hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
[05/08 21:48:14   2385s]     Clock DAG net violations after 'Reducing clock tree power 1':
[05/08 21:48:14   2385s]       Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:14   2385s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[05/08 21:48:14   2385s]       Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:14   2385s]       Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:14   2385s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[05/08 21:48:14   2385s]        Bufs: CLKBUFX20: 4 
[05/08 21:48:14   2385s]      Logics: PDIDGZ: 1 
[05/08 21:48:14   2385s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[05/08 21:48:14   2385s]       skew_group clk/func_mode: insertion delay [min=1.628, max=1.718], skew [0.090 vs 0.187]
[05/08 21:48:14   2385s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:14   2385s]       max path sink: CONV/register_reg[8][16]/CK
[05/08 21:48:14   2385s]     Skew group summary after 'Reducing clock tree power 1':
[05/08 21:48:14   2385s]       skew_group clk/func_mode: insertion delay [min=1.628, max=1.718], skew [0.090 vs 0.187]
[05/08 21:48:14   2385s]     BalancingStep Reducing clock tree power 1 has increased max latencies (wire and cell) to be greater than the max desired latencies
[05/08 21:48:14   2385s]     {clk/func_mode,WC: 1.095 -> 1.718}Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:14   2385s]   Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/08 21:48:14   2385s]   Reducing clock tree power 2...
[05/08 21:48:14   2385s] Path optimization required 0 stage delay updates 
[05/08 21:48:14   2385s]     Clock DAG stats after 'Reducing clock tree power 2':
[05/08 21:48:14   2385s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:14   2385s]       cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:14   2385s]       cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:14   2385s]       sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:14   2385s]       wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
[05/08 21:48:14   2385s]       wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
[05/08 21:48:14   2385s]       hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
[05/08 21:48:14   2385s]     Clock DAG net violations after 'Reducing clock tree power 2':
[05/08 21:48:14   2385s]       Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:14   2385s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[05/08 21:48:14   2385s]       Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:14   2385s]       Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:14   2385s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[05/08 21:48:14   2385s]        Bufs: CLKBUFX20: 4 
[05/08 21:48:14   2385s]      Logics: PDIDGZ: 1 
[05/08 21:48:14   2385s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[05/08 21:48:14   2385s]       skew_group clk/func_mode: insertion delay [min=1.628, max=1.718, avg=1.701, sd=0.014], skew [0.090 vs 0.187], 100% {1.628, 1.718} (wid=0.132 ws=0.099) (gid=1.644 gs=0.063)
[05/08 21:48:14   2385s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:14   2385s]       max path sink: CONV/register_reg[8][16]/CK
[05/08 21:48:14   2385s]     Skew group summary after 'Reducing clock tree power 2':
[05/08 21:48:14   2385s]       skew_group clk/func_mode: insertion delay [min=1.628, max=1.718, avg=1.701, sd=0.014], skew [0.090 vs 0.187], 100% {1.628, 1.718} (wid=0.132 ws=0.099) (gid=1.644 gs=0.063)
[05/08 21:48:14   2385s]     BalancingStep Reducing clock tree power 2 has increased max latencies (wire and cell) to be greater than the max desired latencies
[05/08 21:48:14   2385s]     {clk/func_mode,WC: 1.095 -> 1.718}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:14   2385s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:14   2385s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/08 21:48:14   2385s]   Stage::Balancing...
[05/08 21:48:14   2385s]   Approximately balancing fragments step...
[05/08 21:48:14   2385s]     Resolve constraints - Approximately balancing fragments...
[05/08 21:48:14   2385s]     Resolving skew group constraints...
[05/08 21:48:14   2385s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[05/08 21:48:14   2385s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/func_mode from 1.095ns to 1.717ns.
[05/08 21:48:14   2385s]       
[05/08 21:48:14   2385s]       Slackened skew group targets:
[05/08 21:48:14   2385s]       
[05/08 21:48:14   2385s]       -------------------------------------------------------------
[05/08 21:48:14   2385s]       Skew group       Desired    Slackened    Desired    Slackened
[05/08 21:48:14   2385s]                        Target     Target       Target     Target
[05/08 21:48:14   2385s]                        Max ID     Max ID       Skew       Skew
[05/08 21:48:14   2385s]       -------------------------------------------------------------
[05/08 21:48:14   2385s]       clk/func_mode     1.095       1.717         -           -
[05/08 21:48:14   2385s]       -------------------------------------------------------------
[05/08 21:48:14   2385s]       
[05/08 21:48:14   2385s]       
[05/08 21:48:14   2385s]     Resolving skew group constraints done.
[05/08 21:48:14   2385s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/08 21:48:14   2385s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[05/08 21:48:14   2385s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[05/08 21:48:14   2385s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:14   2385s]     Approximately balancing fragments...
[05/08 21:48:14   2385s]       Moving gates to improve sub-tree skew...
[05/08 21:48:14   2385s]         Tried: 7 Succeeded: 0
[05/08 21:48:14   2385s]         Topology Tried: 0 Succeeded: 0
[05/08 21:48:14   2385s]         0 Succeeded with SS ratio
[05/08 21:48:14   2385s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[05/08 21:48:14   2385s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[05/08 21:48:14   2385s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[05/08 21:48:14   2385s]           cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:14   2385s]           cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:14   2385s]           cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:14   2385s]           sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:14   2385s]           wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
[05/08 21:48:14   2385s]           wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
[05/08 21:48:14   2385s]           hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
[05/08 21:48:14   2385s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew':
[05/08 21:48:14   2385s]           Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:14   2385s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[05/08 21:48:14   2385s]           Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:14   2385s]           Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:14   2385s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[05/08 21:48:14   2385s]            Bufs: CLKBUFX20: 4 
[05/08 21:48:14   2385s]          Logics: PDIDGZ: 1 
[05/08 21:48:14   2385s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:14   2385s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:14   2385s]       Approximately balancing fragments bottom up...
[05/08 21:48:14   2385s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[05/08 21:48:14   2385s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[05/08 21:48:14   2385s]           cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:14   2385s]           cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:14   2385s]           cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:14   2385s]           sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:14   2385s]           wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
[05/08 21:48:14   2385s]           wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
[05/08 21:48:14   2385s]           hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
[05/08 21:48:14   2385s]         Clock DAG net violations after 'Approximately balancing fragments bottom up':
[05/08 21:48:14   2385s]           Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:14   2385s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[05/08 21:48:14   2385s]           Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:14   2385s]           Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:14   2385s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[05/08 21:48:14   2385s]            Bufs: CLKBUFX20: 4 
[05/08 21:48:14   2385s]          Logics: PDIDGZ: 1 
[05/08 21:48:14   2385s]         Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:14   2385s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/08 21:48:14   2385s]       Approximately balancing fragments, wire and cell delays...
[05/08 21:48:14   2385s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[05/08 21:48:14   2385s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/08 21:48:14   2385s]           cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:14   2385s]           cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:14   2385s]           cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:14   2385s]           sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:14   2385s]           wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
[05/08 21:48:14   2385s]           wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
[05/08 21:48:14   2385s]           hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
[05/08 21:48:14   2385s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/08 21:48:14   2385s]           Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:14   2385s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/08 21:48:14   2385s]           Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:14   2385s]           Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:14   2385s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[05/08 21:48:14   2385s]            Bufs: CLKBUFX20: 4 
[05/08 21:48:14   2385s]          Logics: PDIDGZ: 1 
[05/08 21:48:14   2385s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[05/08 21:48:14   2385s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:14   2385s]     Approximately balancing fragments done.
[05/08 21:48:14   2385s]     Clock DAG stats after 'Approximately balancing fragments step':
[05/08 21:48:14   2385s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:14   2385s]       cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:14   2385s]       cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:14   2385s]       sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:14   2385s]       wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
[05/08 21:48:14   2385s]       wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
[05/08 21:48:14   2385s]       hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
[05/08 21:48:14   2385s]     Clock DAG net violations after 'Approximately balancing fragments step':
[05/08 21:48:14   2385s]       Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:14   2385s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[05/08 21:48:14   2385s]       Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:14   2385s]       Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:14   2385s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[05/08 21:48:14   2385s]        Bufs: CLKBUFX20: 4 
[05/08 21:48:14   2385s]      Logics: PDIDGZ: 1 
[05/08 21:48:14   2385s]     Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:14   2385s]   Approximately balancing fragments step done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/08 21:48:14   2385s]   Clock DAG stats after Approximately balancing fragments:
[05/08 21:48:14   2385s]     cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:14   2385s]     cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:14   2385s]     cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:14   2385s]     sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:14   2385s]     wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
[05/08 21:48:14   2385s]     wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
[05/08 21:48:14   2385s]     hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
[05/08 21:48:14   2385s]   Clock DAG net violations after Approximately balancing fragments:
[05/08 21:48:14   2385s]     Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:14   2385s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[05/08 21:48:14   2385s]     Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:14   2385s]     Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:14   2385s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[05/08 21:48:14   2385s]      Bufs: CLKBUFX20: 4 
[05/08 21:48:14   2385s]    Logics: PDIDGZ: 1 
[05/08 21:48:14   2385s]   Primary reporting skew groups after Approximately balancing fragments:
[05/08 21:48:14   2385s]     skew_group clk/func_mode: insertion delay [min=1.628, max=1.718], skew [0.090 vs 0.187]
[05/08 21:48:14   2385s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:14   2385s]       max path sink: CONV/register_reg[8][16]/CK
[05/08 21:48:14   2385s]   Skew group summary after Approximately balancing fragments:
[05/08 21:48:14   2385s]     skew_group clk/func_mode: insertion delay [min=1.628, max=1.718], skew [0.090 vs 0.187]
[05/08 21:48:14   2385s]   Improving fragments clock skew...
[05/08 21:48:14   2385s]     Clock DAG stats after 'Improving fragments clock skew':
[05/08 21:48:14   2385s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:14   2385s]       cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:14   2385s]       cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:14   2385s]       sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:14   2385s]       wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
[05/08 21:48:14   2385s]       wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
[05/08 21:48:14   2385s]       hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
[05/08 21:48:14   2385s]     Clock DAG net violations after 'Improving fragments clock skew':
[05/08 21:48:14   2385s]       Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:14   2385s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[05/08 21:48:14   2385s]       Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:14   2385s]       Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:14   2385s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[05/08 21:48:14   2385s]        Bufs: CLKBUFX20: 4 
[05/08 21:48:14   2385s]      Logics: PDIDGZ: 1 
[05/08 21:48:14   2385s]     Primary reporting skew groups after 'Improving fragments clock skew':
[05/08 21:48:14   2385s]       skew_group clk/func_mode: insertion delay [min=1.628, max=1.718], skew [0.090 vs 0.187]
[05/08 21:48:14   2385s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:14   2385s]       max path sink: CONV/register_reg[8][16]/CK
[05/08 21:48:14   2385s]     Skew group summary after 'Improving fragments clock skew':
[05/08 21:48:14   2385s]       skew_group clk/func_mode: insertion delay [min=1.628, max=1.718], skew [0.090 vs 0.187]
[05/08 21:48:14   2385s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:14   2385s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:14   2385s]   Approximately balancing step...
[05/08 21:48:14   2385s]     Resolve constraints - Approximately balancing...
[05/08 21:48:14   2385s]     Resolving skew group constraints...
[05/08 21:48:14   2385s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[05/08 21:48:14   2385s]     Resolving skew group constraints done.
[05/08 21:48:14   2385s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:14   2385s]     Approximately balancing...
[05/08 21:48:14   2385s]       Approximately balancing, wire and cell delays...
[05/08 21:48:14   2385s]       Approximately balancing, wire and cell delays, iteration 1...
[05/08 21:48:14   2385s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[05/08 21:48:14   2385s]           cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:14   2385s]           cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:14   2385s]           cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:14   2385s]           sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:14   2385s]           wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
[05/08 21:48:14   2385s]           wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
[05/08 21:48:14   2385s]           hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
[05/08 21:48:14   2385s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
[05/08 21:48:14   2385s]           Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:14   2385s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[05/08 21:48:14   2385s]           Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:14   2385s]           Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:14   2385s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[05/08 21:48:14   2385s]            Bufs: CLKBUFX20: 4 
[05/08 21:48:14   2385s]          Logics: PDIDGZ: 1 
[05/08 21:48:14   2385s]       Approximately balancing, wire and cell delays, iteration 1 done.
[05/08 21:48:14   2385s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:14   2385s]     Approximately balancing done.
[05/08 21:48:14   2385s]     Clock DAG stats after 'Approximately balancing step':
[05/08 21:48:14   2385s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:14   2385s]       cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:14   2385s]       cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:14   2385s]       sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:14   2385s]       wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
[05/08 21:48:14   2385s]       wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
[05/08 21:48:14   2385s]       hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
[05/08 21:48:14   2385s]     Clock DAG net violations after 'Approximately balancing step':
[05/08 21:48:14   2385s]       Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:14   2385s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[05/08 21:48:14   2385s]       Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:14   2385s]       Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:14   2385s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[05/08 21:48:14   2385s]        Bufs: CLKBUFX20: 4 
[05/08 21:48:14   2385s]      Logics: PDIDGZ: 1 
[05/08 21:48:14   2385s]     Primary reporting skew groups after 'Approximately balancing step':
[05/08 21:48:14   2385s]       skew_group clk/func_mode: insertion delay [min=1.628, max=1.718], skew [0.090 vs 0.187]
[05/08 21:48:14   2385s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:14   2385s]       max path sink: CONV/register_reg[8][16]/CK
[05/08 21:48:14   2385s]     Skew group summary after 'Approximately balancing step':
[05/08 21:48:14   2385s]       skew_group clk/func_mode: insertion delay [min=1.628, max=1.718], skew [0.090 vs 0.187]
[05/08 21:48:14   2385s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:14   2385s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:14   2385s]   Fixing clock tree overload...
[05/08 21:48:14   2385s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/08 21:48:14   2385s]     Clock DAG stats after 'Fixing clock tree overload':
[05/08 21:48:14   2385s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:14   2385s]       cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:14   2385s]       cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:14   2385s]       sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:14   2385s]       wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
[05/08 21:48:14   2385s]       wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
[05/08 21:48:14   2385s]       hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
[05/08 21:48:14   2385s]     Clock DAG net violations after 'Fixing clock tree overload':
[05/08 21:48:14   2385s]       Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:14   2385s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[05/08 21:48:14   2385s]       Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:14   2385s]       Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:14   2385s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[05/08 21:48:14   2385s]        Bufs: CLKBUFX20: 4 
[05/08 21:48:14   2385s]      Logics: PDIDGZ: 1 
[05/08 21:48:14   2385s]     Primary reporting skew groups after 'Fixing clock tree overload':
[05/08 21:48:14   2385s]       skew_group clk/func_mode: insertion delay [min=1.628, max=1.718], skew [0.090 vs 0.187]
[05/08 21:48:14   2385s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:14   2385s]       max path sink: CONV/register_reg[8][16]/CK
[05/08 21:48:14   2385s]     Skew group summary after 'Fixing clock tree overload':
[05/08 21:48:14   2385s]       skew_group clk/func_mode: insertion delay [min=1.628, max=1.718], skew [0.090 vs 0.187]
[05/08 21:48:14   2385s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:14   2385s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:14   2385s]   Approximately balancing paths...
[05/08 21:48:14   2385s]     Added 0 buffers.
[05/08 21:48:14   2385s]     Clock DAG stats after 'Approximately balancing paths':
[05/08 21:48:14   2385s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:14   2385s]       cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:14   2385s]       cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:14   2385s]       sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:14   2385s]       wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
[05/08 21:48:14   2385s]       wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
[05/08 21:48:14   2385s]       hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
[05/08 21:48:14   2385s]     Clock DAG net violations after 'Approximately balancing paths':
[05/08 21:48:14   2385s]       Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:14   2385s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[05/08 21:48:14   2385s]       Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:14   2385s]       Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:14   2385s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[05/08 21:48:14   2385s]        Bufs: CLKBUFX20: 4 
[05/08 21:48:14   2385s]      Logics: PDIDGZ: 1 
[05/08 21:48:14   2385s]     Primary reporting skew groups after 'Approximately balancing paths':
[05/08 21:48:14   2385s]       skew_group clk/func_mode: insertion delay [min=1.628, max=1.718, avg=1.701, sd=0.014], skew [0.090 vs 0.187], 100% {1.628, 1.718} (wid=0.132 ws=0.099) (gid=1.644 gs=0.063)
[05/08 21:48:14   2385s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:14   2385s]       max path sink: CONV/register_reg[8][16]/CK
[05/08 21:48:14   2385s]     Skew group summary after 'Approximately balancing paths':
[05/08 21:48:14   2385s]       skew_group clk/func_mode: insertion delay [min=1.628, max=1.718, avg=1.701, sd=0.014], skew [0.090 vs 0.187], 100% {1.628, 1.718} (wid=0.132 ws=0.099) (gid=1.644 gs=0.063)
[05/08 21:48:14   2385s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:14   2385s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:14   2385s]   Stage::Balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/08 21:48:14   2385s]   Stage::Polishing...
[05/08 21:48:14   2385s]   Merging balancing drivers for power...
[05/08 21:48:14   2385s]     Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[05/08 21:48:14   2385s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_corner.
[05/08 21:48:14   2385s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[05/08 21:48:14   2385s]     Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:14   2385s]     Tried: 7 Succeeded: 0
[05/08 21:48:14   2385s]     Clock DAG stats after 'Merging balancing drivers for power':
[05/08 21:48:14   2385s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:14   2385s]       cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:14   2385s]       cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:14   2385s]       sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:14   2385s]       wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
[05/08 21:48:14   2385s]       wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
[05/08 21:48:14   2385s]       hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
[05/08 21:48:14   2385s]     Clock DAG net violations after 'Merging balancing drivers for power':
[05/08 21:48:14   2385s]       Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:14   2385s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[05/08 21:48:14   2385s]       Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:14   2385s]       Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:14   2385s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[05/08 21:48:14   2385s]        Bufs: CLKBUFX20: 4 
[05/08 21:48:14   2385s]      Logics: PDIDGZ: 1 
[05/08 21:48:14   2385s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[05/08 21:48:14   2385s]       skew_group clk/func_mode: insertion delay [min=1.627, max=1.717], skew [0.090 vs 0.187]
[05/08 21:48:14   2385s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:14   2385s]       max path sink: CONV/register_reg[8][16]/CK
[05/08 21:48:14   2385s]     Skew group summary after 'Merging balancing drivers for power':
[05/08 21:48:14   2385s]       skew_group clk/func_mode: insertion delay [min=1.627, max=1.717], skew [0.090 vs 0.187]
[05/08 21:48:14   2385s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:14   2385s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:14   2385s]   Checking for inverting clock gates...
[05/08 21:48:14   2385s]   Checking for inverting clock gates done.
[05/08 21:48:14   2385s]   Improving clock skew...
[05/08 21:48:14   2385s]     Clock DAG stats after 'Improving clock skew':
[05/08 21:48:14   2385s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:14   2385s]       cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:14   2385s]       cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:14   2385s]       sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:14   2385s]       wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
[05/08 21:48:14   2385s]       wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
[05/08 21:48:14   2385s]       hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
[05/08 21:48:14   2385s]     Clock DAG net violations after 'Improving clock skew':
[05/08 21:48:14   2385s]       Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:14   2385s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[05/08 21:48:14   2385s]       Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:14   2385s]       Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:14   2385s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[05/08 21:48:14   2385s]        Bufs: CLKBUFX20: 4 
[05/08 21:48:14   2385s]      Logics: PDIDGZ: 1 
[05/08 21:48:14   2385s]     Primary reporting skew groups after 'Improving clock skew':
[05/08 21:48:14   2385s]       skew_group clk/func_mode: insertion delay [min=1.627, max=1.717, avg=1.701, sd=0.014], skew [0.090 vs 0.187], 100% {1.627, 1.717} (wid=0.132 ws=0.099) (gid=1.645 gs=0.064)
[05/08 21:48:14   2385s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:14   2385s]       max path sink: CONV/register_reg[8][16]/CK
[05/08 21:48:14   2385s]     Skew group summary after 'Improving clock skew':
[05/08 21:48:14   2385s]       skew_group clk/func_mode: insertion delay [min=1.627, max=1.717, avg=1.701, sd=0.014], skew [0.090 vs 0.187], 100% {1.627, 1.717} (wid=0.132 ws=0.099) (gid=1.645 gs=0.064)
[05/08 21:48:14   2385s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:14   2385s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:14   2385s]   Reducing clock tree power 3...
[05/08 21:48:14   2385s]     Initial gate capacitance is (rise=3.700pF fall=3.700pF).
[05/08 21:48:14   2385s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/08 21:48:14   2385s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:14   2385s]     100% 
[05/08 21:48:14   2385s]     Clock DAG stats after 'Reducing clock tree power 3':
[05/08 21:48:14   2385s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:14   2385s]       cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:14   2385s]       cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:14   2385s]       sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:14   2385s]       wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
[05/08 21:48:14   2385s]       wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
[05/08 21:48:14   2385s]       hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
[05/08 21:48:14   2385s]     Clock DAG net violations after 'Reducing clock tree power 3':
[05/08 21:48:14   2385s]       Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:14   2385s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[05/08 21:48:14   2385s]       Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:14   2385s]       Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:14   2385s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[05/08 21:48:14   2385s]        Bufs: CLKBUFX20: 4 
[05/08 21:48:14   2385s]      Logics: PDIDGZ: 1 
[05/08 21:48:14   2385s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[05/08 21:48:14   2385s]       skew_group clk/func_mode: insertion delay [min=1.627, max=1.717, avg=1.701, sd=0.014], skew [0.090 vs 0.187], 100% {1.627, 1.717} (wid=0.132 ws=0.099) (gid=1.645 gs=0.064)
[05/08 21:48:14   2385s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:14   2385s]       max path sink: CONV/register_reg[8][16]/CK
[05/08 21:48:14   2385s]     Skew group summary after 'Reducing clock tree power 3':
[05/08 21:48:14   2385s]       skew_group clk/func_mode: insertion delay [min=1.627, max=1.717, avg=1.701, sd=0.014], skew [0.090 vs 0.187], 100% {1.627, 1.717} (wid=0.132 ws=0.099) (gid=1.645 gs=0.064)
[05/08 21:48:14   2385s]     Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:14   2385s]   Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/08 21:48:14   2385s]   Improving insertion delay...
[05/08 21:48:14   2385s]     Clock DAG stats after 'Improving insertion delay':
[05/08 21:48:14   2385s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:14   2385s]       cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:14   2385s]       cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:14   2385s]       sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:14   2385s]       wire capacitance : top=0.000pF, trunk=0.369pF, leaf=1.446pF, total=1.816pF
[05/08 21:48:14   2385s]       wire lengths     : top=0.000um, trunk=3105.380um, leaf=11610.750um, total=14716.130um
[05/08 21:48:14   2385s]       hp wire lengths  : top=0.000um, trunk=3117.265um, leaf=4244.550um, total=7361.815um
[05/08 21:48:14   2385s]     Clock DAG net violations after 'Improving insertion delay':
[05/08 21:48:14   2385s]       Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:14   2385s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[05/08 21:48:14   2385s]       Trunk : target=0.500ns count=2 avg=4.493ns sd=5.700ns min=0.462ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:14   2385s]       Leaf  : target=0.500ns count=4 avg=0.296ns sd=0.018ns min=0.279ns max=0.317ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:14   2385s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[05/08 21:48:14   2385s]        Bufs: CLKBUFX20: 4 
[05/08 21:48:14   2385s]      Logics: PDIDGZ: 1 
[05/08 21:48:14   2385s]     Primary reporting skew groups after 'Improving insertion delay':
[05/08 21:48:14   2385s]       skew_group clk/func_mode: insertion delay [min=1.627, max=1.717, avg=1.701, sd=0.014], skew [0.090 vs 0.187], 100% {1.627, 1.717} (wid=0.132 ws=0.099) (gid=1.645 gs=0.064)
[05/08 21:48:14   2385s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:14   2385s]       max path sink: CONV/register_reg[8][16]/CK
[05/08 21:48:14   2385s]     Skew group summary after 'Improving insertion delay':
[05/08 21:48:14   2385s]       skew_group clk/func_mode: insertion delay [min=1.627, max=1.717, avg=1.701, sd=0.014], skew [0.090 vs 0.187], 100% {1.627, 1.717} (wid=0.132 ws=0.099) (gid=1.645 gs=0.064)
[05/08 21:48:14   2385s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:14   2385s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:14   2385s]   Wire Opt OverFix...
[05/08 21:48:14   2385s]     Wire Reduction extra effort...
[05/08 21:48:14   2385s]       Artificially removing short and long paths...
[05/08 21:48:14   2385s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:14   2385s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:14   2385s]       Global shorten wires A0...
[05/08 21:48:14   2385s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:14   2385s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:14   2385s]       Move For Wirelength - core...
[05/08 21:48:14   2385s]         Move for wirelength. considered=6, filtered=6, permitted=4, cannotCompute=0, computed=4, moveTooSmall=0, resolved=3, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=1
[05/08 21:48:14   2385s]         Max accepted move=17.820um, total accepted move=17.820um, average move=17.820um
[05/08 21:48:14   2385s]         Move for wirelength. considered=6, filtered=6, permitted=4, cannotCompute=0, computed=4, moveTooSmall=0, resolved=3, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
[05/08 21:48:14   2385s]         Max accepted move=0.000um, total accepted move=0.000um
[05/08 21:48:14   2385s]         Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:14   2385s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/08 21:48:14   2385s]       Global shorten wires A1...
[05/08 21:48:14   2385s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:14   2385s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:14   2385s]       Move For Wirelength - core...
[05/08 21:48:14   2385s]         Move for wirelength. considered=6, filtered=6, permitted=4, cannotCompute=0, computed=4, moveTooSmall=1, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[05/08 21:48:14   2385s]         Max accepted move=0.000um, total accepted move=0.000um
[05/08 21:48:14   2385s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:14   2385s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:14   2385s]       Global shorten wires B...
[05/08 21:48:14   2385s]         Modifying slew-target multiplier from 1 to 0.95
[05/08 21:48:14   2386s]         Reverting slew-target multiplier from 0.95 to 1
[05/08 21:48:14   2386s]         Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:14   2386s]       Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/08 21:48:14   2386s]       Move For Wirelength - branch...
[05/08 21:48:14   2386s]         Move for wirelength. considered=6, filtered=6, permitted=4, cannotCompute=0, computed=4, moveTooSmall=0, resolved=2, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=2
[05/08 21:48:14   2386s]         Max accepted move=5.280um, total accepted move=7.260um, average move=3.630um
[05/08 21:48:14   2386s]         Move for wirelength. considered=6, filtered=6, permitted=4, cannotCompute=0, computed=4, moveTooSmall=0, resolved=1, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
[05/08 21:48:14   2386s]         Max accepted move=0.000um, total accepted move=0.000um
[05/08 21:48:14   2386s]         Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:14   2386s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:14   2386s]       Clock DAG stats after 'Wire Reduction extra effort':
[05/08 21:48:14   2386s]         cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:14   2386s]         cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:14   2386s]         cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:14   2386s]         sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:14   2386s]         wire capacitance : top=0.000pF, trunk=0.367pF, leaf=1.439pF, total=1.806pF
[05/08 21:48:14   2386s]         wire lengths     : top=0.000um, trunk=3076.340um, leaf=11559.080um, total=14635.420um
[05/08 21:48:14   2386s]         hp wire lengths  : top=0.000um, trunk=3086.245um, leaf=4229.220um, total=7315.465um
[05/08 21:48:14   2386s]       Clock DAG net violations after 'Wire Reduction extra effort':
[05/08 21:48:14   2386s]         Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:14   2386s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[05/08 21:48:14   2386s]         Trunk : target=0.500ns count=2 avg=4.492ns sd=5.702ns min=0.460ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:14   2386s]         Leaf  : target=0.500ns count=4 avg=0.295ns sd=0.009ns min=0.283ns max=0.304ns {3 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:14   2386s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[05/08 21:48:14   2386s]          Bufs: CLKBUFX20: 4 
[05/08 21:48:14   2386s]        Logics: PDIDGZ: 1 
[05/08 21:48:14   2386s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[05/08 21:48:14   2386s]         skew_group clk/func_mode: insertion delay [min=1.623, max=1.718, avg=1.697, sd=0.016], skew [0.095 vs 0.187], 100% {1.623, 1.718} (wid=0.127 ws=0.109) (gid=1.646 gs=0.064)
[05/08 21:48:14   2386s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:14   2386s]       max path sink: CONV/register_reg[8][16]/CK
[05/08 21:48:14   2386s]       Skew group summary after 'Wire Reduction extra effort':
[05/08 21:48:14   2386s]         skew_group clk/func_mode: insertion delay [min=1.623, max=1.718, avg=1.697, sd=0.016], skew [0.095 vs 0.187], 100% {1.623, 1.718} (wid=0.127 ws=0.109) (gid=1.646 gs=0.064)
[05/08 21:48:14   2386s]       Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:14   2386s]     Wire Reduction extra effort done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/08 21:48:14   2386s]     Optimizing orientation...
[05/08 21:48:14   2386s]     FlipOpt...
[05/08 21:48:14   2386s]     Optimizing orientation on clock cells...
[05/08 21:48:15   2386s]       Orientation Wirelength Optimization: Attempted = 7 , Succeeded = 0 , Wirelength increased = 4 , CannotMove = 3 , Illegal = 0 , Other = 0
[05/08 21:48:15   2386s]     Optimizing orientation on clock cells done.
[05/08 21:48:15   2386s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:15   2386s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:15   2386s]     Clock DAG stats after 'Wire Opt OverFix':
[05/08 21:48:15   2386s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:15   2386s]       cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:15   2386s]       cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:15   2386s]       sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:15   2386s]       wire capacitance : top=0.000pF, trunk=0.367pF, leaf=1.439pF, total=1.806pF
[05/08 21:48:15   2386s]       wire lengths     : top=0.000um, trunk=3076.340um, leaf=11559.080um, total=14635.420um
[05/08 21:48:15   2386s]       hp wire lengths  : top=0.000um, trunk=3086.245um, leaf=4229.220um, total=7315.465um
[05/08 21:48:15   2386s]     Clock DAG net violations after 'Wire Opt OverFix':
[05/08 21:48:15   2386s]       Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:15   2386s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[05/08 21:48:15   2386s]       Trunk : target=0.500ns count=2 avg=4.492ns sd=5.702ns min=0.460ns max=8.524ns {0 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 1 <= 0.475ns, 0 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:15   2386s]       Leaf  : target=0.500ns count=4 avg=0.295ns sd=0.009ns min=0.283ns max=0.304ns {3 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:15   2386s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[05/08 21:48:15   2386s]        Bufs: CLKBUFX20: 4 
[05/08 21:48:15   2386s]      Logics: PDIDGZ: 1 
[05/08 21:48:15   2386s]     Primary reporting skew groups after 'Wire Opt OverFix':
[05/08 21:48:15   2386s]       skew_group clk/func_mode: insertion delay [min=1.623, max=1.718, avg=1.697, sd=0.016], skew [0.095 vs 0.187], 100% {1.623, 1.718} (wid=0.127 ws=0.109) (gid=1.646 gs=0.064)
[05/08 21:48:15   2386s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:15   2386s]       max path sink: CONV/register_reg[8][16]/CK
[05/08 21:48:15   2386s]     Skew group summary after 'Wire Opt OverFix':
[05/08 21:48:15   2386s]       skew_group clk/func_mode: insertion delay [min=1.623, max=1.718, avg=1.697, sd=0.016], skew [0.095 vs 0.187], 100% {1.623, 1.718} (wid=0.127 ws=0.109) (gid=1.646 gs=0.064)
[05/08 21:48:15   2386s]     Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:15   2386s]   Wire Opt OverFix done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/08 21:48:15   2386s]   Total capacitance is (rise=5.506pF fall=5.506pF), of which (rise=1.806pF fall=1.806pF) is wire, and (rise=3.700pF fall=3.700pF) is gate.
[05/08 21:48:15   2386s]   Stage::Polishing done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/08 21:48:15   2386s]   Stage::Updating netlist...
[05/08 21:48:15   2386s]   Reset timing graph...
[05/08 21:48:15   2386s] Ignoring AAE DB Resetting ...
[05/08 21:48:15   2386s]   Reset timing graph done.
[05/08 21:48:15   2386s]   Setting non-default rules before calling refine place.
[05/08 21:48:15   2386s]   Leaving CCOpt scope - ClockRefiner...
[05/08 21:48:15   2386s] Assigned high priority to 4 cells.
[05/08 21:48:15   2386s]   Performing Clock Only Refine Place.
[05/08 21:48:15   2386s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Skipped, Datapath : Skipped
[05/08 21:48:15   2386s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2369.9M
[05/08 21:48:15   2386s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2369.9M
[05/08 21:48:15   2386s] #spOpts: mergeVia=F 
[05/08 21:48:15   2386s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2369.9M
[05/08 21:48:15   2386s] Info: 4 insts are soft-fixed.
[05/08 21:48:15   2386s] OPERPROF:       Starting CMU at level 4, MEM:2369.9M
[05/08 21:48:15   2386s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.008, MEM:2371.9M
[05/08 21:48:15   2386s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.106, MEM:2371.9M
[05/08 21:48:15   2386s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2371.9MB).
[05/08 21:48:15   2386s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.120, REAL:0.132, MEM:2371.9M
[05/08 21:48:15   2386s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.130, REAL:0.134, MEM:2371.9M
[05/08 21:48:15   2386s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.29307.12
[05/08 21:48:15   2386s] OPERPROF: Starting RefinePlace at level 1, MEM:2371.9M
[05/08 21:48:15   2386s] *** Starting refinePlace (0:39:47 mem=2371.9M) ***
[05/08 21:48:15   2386s] Total net bbox length = 1.318e+06 (6.532e+05 6.645e+05) (ext = 1.646e+05)
[05/08 21:48:15   2386s] Info: 4 insts are soft-fixed.
[05/08 21:48:15   2386s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:48:15   2386s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:48:15   2386s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2371.9M
[05/08 21:48:15   2386s] Starting refinePlace ...
[05/08 21:48:15   2386s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:48:15   2386s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2371.9MB
[05/08 21:48:15   2386s] Statistics of distance of Instance movement in refine placement:
[05/08 21:48:15   2386s]   maximum (X+Y) =         0.00 um
[05/08 21:48:15   2386s]   mean    (X+Y) =         0.00 um
[05/08 21:48:15   2386s] Summary Report:
[05/08 21:48:15   2386s] Instances move: 0 (out of 13014 movable)
[05/08 21:48:15   2386s] Instances flipped: 0
[05/08 21:48:15   2386s] Mean displacement: 0.00 um
[05/08 21:48:15   2386s] Max displacement: 0.00 um 
[05/08 21:48:15   2386s] Total instances moved : 0
[05/08 21:48:15   2386s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.011, MEM:2371.9M
[05/08 21:48:15   2386s] Total net bbox length = 1.318e+06 (6.532e+05 6.645e+05) (ext = 1.646e+05)
[05/08 21:48:15   2386s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2371.9MB
[05/08 21:48:15   2386s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2371.9MB) @(0:39:47 - 0:39:47).
[05/08 21:48:15   2386s] *** Finished refinePlace (0:39:47 mem=2371.9M) ***
[05/08 21:48:15   2386s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.29307.12
[05/08 21:48:15   2386s] OPERPROF: Finished RefinePlace at level 1, CPU:0.060, REAL:0.056, MEM:2371.9M
[05/08 21:48:15   2386s]   Moved 0, flipped 0 and cell swapped 0 of 353 clock instance(s) during refinement.
[05/08 21:48:15   2386s]   The largest move was 0 microns for .
[05/08 21:48:15   2386s] Moved 0 and flipped 0 of 5 clock instances (excluding sinks) during refinement
[05/08 21:48:15   2386s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/08 21:48:15   2386s] Moved 0 and flipped 0 of 348 clock sinks during refinement.
[05/08 21:48:15   2386s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[05/08 21:48:15   2386s] Revert refine place priority changes on 0 cells.
[05/08 21:48:15   2386s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/08 21:48:15   2386s]   Stage::Updating netlist done. (took cpu=0:00:00.4 real=0:00:00.3)
[05/08 21:48:15   2386s]   CCOpt::Phase::Implementation done. (took cpu=0:00:01.4 real=0:00:01.3)
[05/08 21:48:15   2386s]   CCOpt::Phase::eGRPC...
[05/08 21:48:15   2386s]   eGR Post Conditioning loop iteration 0...
[05/08 21:48:15   2386s]     Clock implementation routing...
[05/08 21:48:15   2386s]       Leaving CCOpt scope - Routing Tools...
[05/08 21:48:15   2386s] Net route status summary:
[05/08 21:48:15   2386s]   Clock:         6 (unrouted=6, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/08 21:48:15   2386s]   Non-clock: 14906 (unrouted=807, trialRouted=14099, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=700, (crossesIlmBoundary AND tooFewTerms=0)])
[05/08 21:48:15   2386s]       Routing using eGR only...
[05/08 21:48:15   2386s]         Early Global Route - eGR->NR step...
[05/08 21:48:15   2386s] (ccopt eGR): There are 6 nets for routing of which 5 have one or more fixed wires.
[05/08 21:48:15   2386s] (ccopt eGR): Start to route 6 all nets
[05/08 21:48:15   2386s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2368.89 MB )
[05/08 21:48:15   2386s] (I)       Started Loading and Dumping File ( Curr Mem: 2368.89 MB )
[05/08 21:48:15   2386s] (I)       Reading DB...
[05/08 21:48:15   2386s] (I)       Read data from FE... (mem=2563.2M)
[05/08 21:48:15   2386s] (I)       Read nodes and places... (mem=2563.2M)
[05/08 21:48:15   2386s] (I)       Done Read nodes and places (cpu=0.020s, mem=2569.6M)
[05/08 21:48:15   2386s] (I)       Read nets... (mem=2569.6M)
[05/08 21:48:15   2386s] (I)       Done Read nets (cpu=0.050s, mem=2569.6M)
[05/08 21:48:15   2386s] (I)       Done Read data from FE (cpu=0.070s, mem=2569.6M)
[05/08 21:48:15   2386s] (I)       before initializing RouteDB syMemory usage = 2377.2 MB
[05/08 21:48:15   2386s] (I)       Clean congestion better: true
[05/08 21:48:15   2386s] (I)       Estimate vias on DPT layer: true
[05/08 21:48:15   2386s] (I)       Clean congestion LA rounds: 5
[05/08 21:48:15   2386s] (I)       Layer constraints as soft constraints: true
[05/08 21:48:15   2386s] (I)       Soft top layer         : true
[05/08 21:48:15   2386s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[05/08 21:48:15   2386s] (I)       Better NDR handling    : true
[05/08 21:48:15   2386s] (I)       Routing cost fix for NDR handling: true
[05/08 21:48:15   2386s] (I)       Update initial WL after Phase 1a: true
[05/08 21:48:15   2386s] (I)       Block tracks for preroutes: true
[05/08 21:48:15   2386s] (I)       Assign IRoute by net group key: true
[05/08 21:48:15   2386s] (I)       Block unroutable channels: true
[05/08 21:48:15   2386s] (I)       Block unroutable channel fix: true
[05/08 21:48:15   2386s] (I)       Block unroutable channels 3D: true
[05/08 21:48:15   2386s] (I)       Check blockage within NDR space in TA: true
[05/08 21:48:15   2386s] (I)       Handle EOL spacing     : true
[05/08 21:48:15   2386s] (I)       Honor MSV route constraint: false
[05/08 21:48:15   2386s] (I)       Maximum routing layer  : 127
[05/08 21:48:15   2386s] (I)       Minimum routing layer  : 2
[05/08 21:48:15   2386s] (I)       Supply scale factor H  : 1.00
[05/08 21:48:15   2386s] (I)       Supply scale factor V  : 1.00
[05/08 21:48:15   2386s] (I)       Tracks used by clock wire: 0
[05/08 21:48:15   2386s] (I)       Reverse direction      : 
[05/08 21:48:15   2386s] (I)       Honor partition pin guides: true
[05/08 21:48:15   2386s] (I)       Route selected nets only: true
[05/08 21:48:15   2386s] (I)       Route secondary PG pins: false
[05/08 21:48:15   2386s] (I)       Second PG max fanout   : 2147483647
[05/08 21:48:15   2386s] (I)       Refine MST             : true
[05/08 21:48:15   2386s] (I)       Honor PRL              : true
[05/08 21:48:15   2386s] (I)       Strong congestion aware: true
[05/08 21:48:15   2386s] (I)       Improved initial location for IRoutes: true
[05/08 21:48:15   2386s] (I)       Multi panel TA         : true
[05/08 21:48:15   2386s] (I)       Penalize wire overlap  : true
[05/08 21:48:15   2386s] (I)       Expand small instance blockage: true
[05/08 21:48:15   2386s] (I)       Reduce via in TA       : true
[05/08 21:48:15   2386s] (I)       SS-aware routing       : true
[05/08 21:48:15   2386s] (I)       Improve tree edge sharing: true
[05/08 21:48:15   2386s] (I)       Improve 2D via estimation: true
[05/08 21:48:15   2386s] (I)       Refine Steiner tree    : true
[05/08 21:48:15   2386s] (I)       Build spine tree       : true
[05/08 21:48:15   2386s] (I)       Model pass through capacity: true
[05/08 21:48:15   2386s] (I)       Extend blockages by a half GCell: true
[05/08 21:48:15   2386s] (I)       Partial layer blockage modeling: true
[05/08 21:48:15   2386s] (I)       Consider pin shapes    : true
[05/08 21:48:15   2386s] (I)       Consider pin shapes for all nodes: true
[05/08 21:48:15   2386s] (I)       Consider NR APA        : true
[05/08 21:48:15   2386s] (I)       Consider IO pin shape  : true
[05/08 21:48:15   2386s] (I)       Fix pin connection bug : true
[05/08 21:48:15   2386s] (I)       Consider layer RC for local wires: true
[05/08 21:48:15   2386s] (I)       LA-aware pin escape length: 2
[05/08 21:48:15   2386s] (I)       Split for must join    : true
[05/08 21:48:15   2386s] (I)       Route guide main branches file: /tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/.rgf7m9yt1.trunk.1
[05/08 21:48:15   2386s] (I)       Route guide min downstream WL type: SUBTREE
[05/08 21:48:15   2386s] (I)       Number threads         : 10
[05/08 21:48:15   2386s] (I)       Routing effort level   : 10000
[05/08 21:48:15   2386s] (I)       Special modeling for N7: 0
[05/08 21:48:15   2386s] (I)       Special modeling for N6: 0
[05/08 21:48:15   2386s] (I)       N3 special modeling    : 0
[05/08 21:48:15   2386s] (I)       Special modeling for N5 v6: 0
[05/08 21:48:15   2386s] (I)       Special settings for S4 designs: 0
[05/08 21:48:15   2386s] (I)       Special settings for S5 designs v2: 0
[05/08 21:48:15   2386s] (I)       Special settings for S7 designs: 0
[05/08 21:48:15   2386s] (I)       Special settings for S8 designs: 0
[05/08 21:48:15   2386s] (I)       Prefer layer length threshold: 8
[05/08 21:48:15   2386s] (I)       Overflow penalty cost  : 10
[05/08 21:48:15   2386s] (I)       A-star cost            : 0.30
[05/08 21:48:15   2386s] (I)       Misalignment cost      : 10.00
[05/08 21:48:15   2386s] (I)       Threshold for short IRoute: 6
[05/08 21:48:15   2386s] (I)       Via cost during post routing: 1.00
[05/08 21:48:15   2386s] (I)       Layer congestion ratio : 1.00
[05/08 21:48:15   2386s] (I)       source-to-sink ratio   : 0.30
[05/08 21:48:15   2386s] (I)       Scenic ratio bound     : 3.00
[05/08 21:48:15   2386s] (I)       Segment layer relax scenic ratio: 1.25
[05/08 21:48:15   2386s] (I)       Source-sink aware LA ratio: 0.50
[05/08 21:48:15   2386s] (I)       PG-aware similar topology routing: true
[05/08 21:48:15   2386s] (I)       Maze routing via cost fix: true
[05/08 21:48:15   2386s] (I)       Apply PRL on PG terms  : true
[05/08 21:48:15   2386s] (I)       Apply PRL on obs objects: true
[05/08 21:48:15   2386s] (I)       Handle range-type spacing rules: true
[05/08 21:48:15   2386s] (I)       Apply function for special wires: true
[05/08 21:48:15   2386s] (I)       Layer by layer blockage reading: true
[05/08 21:48:15   2386s] (I)       Offset calculation fix : true
[05/08 21:48:15   2386s] (I)       Parallel spacing query fix: true
[05/08 21:48:15   2386s] (I)       Force source to root IR: true
[05/08 21:48:15   2386s] (I)       Layer Weights          : L2:4 L3:2.5
[05/08 21:48:15   2386s] (I)       Route stripe layer range: 
[05/08 21:48:15   2386s] (I)       Honor partition fences : 
[05/08 21:48:15   2386s] (I)       Honor partition pin    : 
[05/08 21:48:15   2386s] (I)       Honor partition fences with feedthrough: 
[05/08 21:48:15   2386s] (I)       Do not relax to DPT layer: true
[05/08 21:48:15   2386s] (I)       Pass through capacity modeling: true
[05/08 21:48:15   2386s] (I)       Counted 48759 PG shapes. We will not process PG shapes layer by layer.
[05/08 21:48:15   2386s] (I)       build grid graph
[05/08 21:48:15   2386s] (I)       build grid graph start
[05/08 21:48:15   2386s] [NR-eGR] Track table information for default rule: 
[05/08 21:48:15   2386s] [NR-eGR] METAL1 has no routable track
[05/08 21:48:15   2386s] [NR-eGR] METAL2 has single uniform track structure
[05/08 21:48:15   2386s] [NR-eGR] METAL3 has single uniform track structure
[05/08 21:48:15   2386s] [NR-eGR] METAL4 has single uniform track structure
[05/08 21:48:15   2386s] [NR-eGR] METAL5 has single uniform track structure
[05/08 21:48:15   2386s] (I)       build grid graph end
[05/08 21:48:15   2386s] (I)       ===========================================================================
[05/08 21:48:15   2386s] (I)       == Report All Rule Vias ==
[05/08 21:48:15   2386s] (I)       ===========================================================================
[05/08 21:48:15   2386s] (I)        Via Rule : (Default)
[05/08 21:48:15   2386s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/08 21:48:15   2386s] (I)       ---------------------------------------------------------------------------
[05/08 21:48:15   2386s] (I)        1    1 : via1                        1 : via1                     
[05/08 21:48:15   2386s] (I)        2    2 : via2                        2 : via2                     
[05/08 21:48:15   2386s] (I)        3    4 : via3                        4 : via3                     
[05/08 21:48:15   2386s] (I)        4    6 : via4                        6 : via4                     
[05/08 21:48:15   2386s] (I)        5    0 : ---                         0 : ---                      
[05/08 21:48:15   2386s] (I)       ===========================================================================
[05/08 21:48:15   2386s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2378.34 MB )
[05/08 21:48:15   2386s] (I)       Num PG vias on layer 1 : 0
[05/08 21:48:15   2386s] (I)       Num PG vias on layer 2 : 0
[05/08 21:48:15   2386s] (I)       Num PG vias on layer 3 : 0
[05/08 21:48:15   2386s] (I)       Num PG vias on layer 4 : 0
[05/08 21:48:15   2386s] (I)       Num PG vias on layer 5 : 0
[05/08 21:48:15   2386s] [NR-eGR] Read 90027 PG shapes
[05/08 21:48:15   2386s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2381.15 MB )
[05/08 21:48:15   2386s] [NR-eGR] #Routing Blockages  : 4
[05/08 21:48:15   2386s] [NR-eGR] #Instance Blockages : 26619
[05/08 21:48:15   2386s] [NR-eGR] #PG Blockages       : 90027
[05/08 21:48:15   2386s] [NR-eGR] #Bump Blockages     : 0
[05/08 21:48:15   2386s] [NR-eGR] #Boundary Blockages : 0
[05/08 21:48:15   2386s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/08 21:48:15   2386s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 21:48:15   2386s] (I)       readDataFromPlaceDB
[05/08 21:48:15   2386s] (I)       Read net information..
[05/08 21:48:15   2386s] [NR-eGR] Read numTotalNets=14212  numIgnoredNets=14206
[05/08 21:48:15   2386s] (I)       Read testcase time = 0.000 seconds
[05/08 21:48:15   2386s] 
[05/08 21:48:15   2386s] [NR-eGR] Connected 0 must-join pins/ports
[05/08 21:48:15   2386s] (I)       early_global_route_priority property id does not exist.
[05/08 21:48:15   2386s] (I)       Start initializing grid graph
[05/08 21:48:15   2386s] (I)       End initializing grid graph
[05/08 21:48:15   2386s] (I)       Model blockages into capacity
[05/08 21:48:15   2386s] (I)       Read Num Blocks=117964  Num Prerouted Wires=0  Num CS=0
[05/08 21:48:15   2386s] (I)       Started Modeling ( Curr Mem: 2395.09 MB )
[05/08 21:48:15   2386s] (I)       Started Modeling Layer 1 ( Curr Mem: 2395.09 MB )
[05/08 21:48:15   2386s] (I)       Started Modeling Layer 2 ( Curr Mem: 2395.09 MB )
[05/08 21:48:15   2386s] (I)       Layer 1 (V) : #blockages 16958 : #preroutes 0
[05/08 21:48:15   2386s] (I)       Finished Modeling Layer 2 ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2409.05 MB )
[05/08 21:48:15   2386s] (I)       Started Modeling Layer 3 ( Curr Mem: 2404.76 MB )
[05/08 21:48:15   2386s] (I)       Layer 2 (H) : #blockages 17372 : #preroutes 0
[05/08 21:48:15   2386s] (I)       Finished Modeling Layer 3 ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2422.88 MB )
[05/08 21:48:15   2386s] (I)       Started Modeling Layer 4 ( Curr Mem: 2405.17 MB )
[05/08 21:48:15   2387s] (I)       Layer 3 (V) : #blockages 48630 : #preroutes 0
[05/08 21:48:15   2387s] (I)       Finished Modeling Layer 4 ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 2417.67 MB )
[05/08 21:48:15   2387s] (I)       Started Modeling Layer 5 ( Curr Mem: 2404.39 MB )
[05/08 21:48:15   2387s] (I)       Layer 4 (H) : #blockages 35004 : #preroutes 0
[05/08 21:48:15   2387s] (I)       Finished Modeling Layer 5 ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2419.65 MB )
[05/08 21:48:15   2387s] (I)       Finished Modeling ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 2406.55 MB )
[05/08 21:48:15   2387s] (I)       Moved 1 terms for better access 
[05/08 21:48:15   2387s] (I)       Number of ignored nets = 0
[05/08 21:48:15   2387s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 21:48:15   2387s] (I)       Number of clock nets = 6.  Ignored: No
[05/08 21:48:15   2387s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 21:48:15   2387s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 21:48:15   2387s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 21:48:15   2387s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 21:48:15   2387s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 21:48:15   2387s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 21:48:15   2387s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 21:48:15   2387s] [NR-eGR] There are 5 clock nets ( 5 with NDR ).
[05/08 21:48:15   2387s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2401.0 MB
[05/08 21:48:15   2387s] (I)       Ndr track 0 does not exist
[05/08 21:48:15   2387s] (I)       Ndr track 0 does not exist
[05/08 21:48:15   2387s] (I)       Layer1  viaCost=200.00
[05/08 21:48:15   2387s] (I)       Layer2  viaCost=100.00
[05/08 21:48:15   2387s] (I)       Layer3  viaCost=100.00
[05/08 21:48:15   2387s] (I)       Layer4  viaCost=100.00
[05/08 21:48:15   2387s] (I)       ---------------------Grid Graph Info--------------------
[05/08 21:48:15   2387s] (I)       Routing area        : (0, 0) - (6583240, 6579280)
[05/08 21:48:15   2387s] (I)       Core area           : (613800, 613760) - (5970360, 5966240)
[05/08 21:48:15   2387s] (I)       Site width          :  1320  (dbu)
[05/08 21:48:15   2387s] (I)       Row height          : 10080  (dbu)
[05/08 21:48:15   2387s] (I)       GCell width         : 10080  (dbu)
[05/08 21:48:15   2387s] (I)       GCell height        : 10080  (dbu)
[05/08 21:48:15   2387s] (I)       Grid                :   653   652     5
[05/08 21:48:15   2387s] (I)       Layer numbers       :     1     2     3     4     5
[05/08 21:48:15   2387s] (I)       Vertical capacity   :     0 10080     0 10080     0
[05/08 21:48:15   2387s] (I)       Horizontal capacity :     0     0 10080     0 10080
[05/08 21:48:15   2387s] (I)       Default wire width  :   460   560   560   560   560
[05/08 21:48:15   2387s] (I)       Default wire space  :   460   560   560   560   560
[05/08 21:48:15   2387s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[05/08 21:48:15   2387s] (I)       Default pitch size  :   920  1320  1120  1320  1120
[05/08 21:48:15   2387s] (I)       First track coord   :     0   660   560   660   560
[05/08 21:48:15   2387s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00
[05/08 21:48:15   2387s] (I)       Total num of tracks :     0  4987  5874  4987  5874
[05/08 21:48:15   2387s] (I)       Num of masks        :     1     1     1     1     1
[05/08 21:48:15   2387s] (I)       Num of trim masks   :     0     0     0     0     0
[05/08 21:48:15   2387s] (I)       --------------------------------------------------------
[05/08 21:48:15   2387s] 
[05/08 21:48:15   2387s] [NR-eGR] ============ Routing rule table ============
[05/08 21:48:15   2387s] [NR-eGR] Rule id: 0  Nets: 5 
[05/08 21:48:15   2387s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/08 21:48:15   2387s] (I)       Pitch:  L1=1840  L2=2640  L3=2240  L4=2640  L5=2240
[05/08 21:48:15   2387s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2
[05/08 21:48:15   2387s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:48:15   2387s] [NR-eGR] Rule id: 1  Nets: 0 
[05/08 21:48:15   2387s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 21:48:15   2387s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120
[05/08 21:48:15   2387s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:48:15   2387s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:48:15   2387s] [NR-eGR] ========================================
[05/08 21:48:15   2387s] [NR-eGR] 
[05/08 21:48:15   2387s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 21:48:15   2387s] (I)       blocked tracks on layer2 : = 799954 / 3251524 (24.60%)
[05/08 21:48:15   2387s] (I)       blocked tracks on layer3 : = 895450 / 3835722 (23.35%)
[05/08 21:48:15   2387s] (I)       blocked tracks on layer4 : = 1686597 / 3251524 (51.87%)
[05/08 21:48:15   2387s] (I)       blocked tracks on layer5 : = 1933243 / 3835722 (50.40%)
[05/08 21:48:15   2387s] (I)       After initializing earlyGlobalRoute syMemory usage = 2424.9 MB
[05/08 21:48:15   2387s] (I)       Finished Loading and Dumping File ( CPU: 0.43 sec, Real: 0.43 sec, Curr Mem: 2424.89 MB )
[05/08 21:48:15   2387s] (I)       Started Global Routing ( Curr Mem: 2403.98 MB )
[05/08 21:48:15   2387s] (I)       ============= Initialization =============
[05/08 21:48:15   2387s] (I)       totalPins=357  totalGlobalPin=357 (100.00%)
[05/08 21:48:15   2387s] (I)       Started Build MST ( Curr Mem: 2403.98 MB )
[05/08 21:48:15   2387s] (I)       Generate topology with 10 threads
[05/08 21:48:15   2387s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2403.99 MB )
[05/08 21:48:15   2387s] (I)       total 2D Cap : 4515072 = (2950397 H, 1564675 V)
[05/08 21:48:15   2387s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[05/08 21:48:15   2387s] (I)       ============  Phase 1a Route ============
[05/08 21:48:15   2387s] (I)       Started Phase 1a ( Curr Mem: 2410.49 MB )
[05/08 21:48:15   2387s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2410.49 MB )
[05/08 21:48:15   2387s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2410.49 MB )
[05/08 21:48:15   2387s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 71
[05/08 21:48:15   2387s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2410.49 MB )
[05/08 21:48:15   2387s] (I)       Usage: 2922 = (1536 H, 1386 V) = (0.05% H, 0.09% V) = (7.741e+03um H, 6.985e+03um V)
[05/08 21:48:15   2387s] (I)       
[05/08 21:48:15   2387s] (I)       ============  Phase 1b Route ============
[05/08 21:48:15   2387s] (I)       Started Phase 1b ( Curr Mem: 2410.49 MB )
[05/08 21:48:15   2387s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2410.49 MB )
[05/08 21:48:15   2387s] (I)       Usage: 2921 = (1535 H, 1386 V) = (0.05% H, 0.09% V) = (7.736e+03um H, 6.985e+03um V)
[05/08 21:48:15   2387s] (I)       
[05/08 21:48:15   2387s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.472184e+04um
[05/08 21:48:15   2387s] (I)       ============  Phase 1c Route ============
[05/08 21:48:15   2387s] (I)       Started Phase 1c ( Curr Mem: 2410.49 MB )
[05/08 21:48:15   2387s] (I)       Level2 Grid: 131 x 131
[05/08 21:48:15   2387s] (I)       Started Two Level Routing ( Curr Mem: 2410.89 MB )
[05/08 21:48:15   2387s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2410.89 MB )
[05/08 21:48:15   2387s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2410.89 MB )
[05/08 21:48:15   2387s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2410.89 MB )
[05/08 21:48:15   2387s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2410.49 MB )
[05/08 21:48:15   2387s] (I)       Usage: 2921 = (1535 H, 1386 V) = (0.05% H, 0.09% V) = (7.736e+03um H, 6.985e+03um V)
[05/08 21:48:15   2387s] (I)       
[05/08 21:48:15   2387s] (I)       ============  Phase 1d Route ============
[05/08 21:48:15   2387s] (I)       Started Phase 1d ( Curr Mem: 2410.49 MB )
[05/08 21:48:16   2387s] (I)       Finished Phase 1d ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2410.49 MB )
[05/08 21:48:16   2387s] (I)       Usage: 2933 = (1549 H, 1384 V) = (0.05% H, 0.09% V) = (7.807e+03um H, 6.975e+03um V)
[05/08 21:48:16   2387s] (I)       
[05/08 21:48:16   2387s] (I)       ============  Phase 1e Route ============
[05/08 21:48:16   2387s] (I)       Started Phase 1e ( Curr Mem: 2410.49 MB )
[05/08 21:48:16   2387s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2410.49 MB )
[05/08 21:48:16   2387s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2410.49 MB )
[05/08 21:48:16   2387s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2410.49 MB )
[05/08 21:48:16   2387s] (I)       Usage: 2933 = (1549 H, 1384 V) = (0.05% H, 0.09% V) = (7.807e+03um H, 6.975e+03um V)
[05/08 21:48:16   2387s] (I)       
[05/08 21:48:16   2387s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.478232e+04um
[05/08 21:48:16   2387s] [NR-eGR] 
[05/08 21:48:16   2387s] (I)       ============  Phase 1f Route ============
[05/08 21:48:16   2387s] (I)       Started Phase 1f ( Curr Mem: 2410.49 MB )
[05/08 21:48:16   2387s] (I)       Finished Phase 1f ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2410.49 MB )
[05/08 21:48:16   2387s] (I)       Usage: 2933 = (1549 H, 1384 V) = (0.05% H, 0.09% V) = (7.807e+03um H, 6.975e+03um V)
[05/08 21:48:16   2387s] (I)       
[05/08 21:48:16   2387s] (I)       ============  Phase 1g Route ============
[05/08 21:48:16   2387s] (I)       Started Post Routing ( Curr Mem: 2410.49 MB )
[05/08 21:48:16   2387s] (I)       Finished Post Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2410.49 MB )
[05/08 21:48:16   2387s] (I)       Usage: 2918 = (1545 H, 1373 V) = (0.05% H, 0.09% V) = (7.787e+03um H, 6.920e+03um V)
[05/08 21:48:16   2387s] (I)       
[05/08 21:48:16   2387s] (I)       numNets=5  numFullyRipUpNets=4  numPartialRipUpNets=4 routedWL=612
[05/08 21:48:16   2387s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 5]
[05/08 21:48:16   2387s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2410.49 MB )
[05/08 21:48:16   2387s] (I)       Run Multi-thread layer assignment with 10 threads
[05/08 21:48:16   2387s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2410.49 MB )
[05/08 21:48:16   2387s] (I)       Started Build MST ( Curr Mem: 2410.49 MB )
[05/08 21:48:16   2387s] (I)       Generate topology with 10 threads
[05/08 21:48:16   2387s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       total 2D Cap : 6427596 = (4862921 H, 1564675 V)
[05/08 21:48:16   2387s] [NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 5]
[05/08 21:48:16   2387s] (I)       ============  Phase 1a Route ============
[05/08 21:48:16   2387s] (I)       Started Phase 1a ( Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 72
[05/08 21:48:16   2387s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Usage: 5231 = (2802 H, 2429 V) = (0.06% H, 0.16% V) = (1.412e+04um H, 1.224e+04um V)
[05/08 21:48:16   2387s] (I)       
[05/08 21:48:16   2387s] (I)       ============  Phase 1b Route ============
[05/08 21:48:16   2387s] (I)       Started Phase 1b ( Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Usage: 5230 = (2801 H, 2429 V) = (0.06% H, 0.16% V) = (1.412e+04um H, 1.224e+04um V)
[05/08 21:48:16   2387s] (I)       
[05/08 21:48:16   2387s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.635920e+04um
[05/08 21:48:16   2387s] (I)       ============  Phase 1c Route ============
[05/08 21:48:16   2387s] (I)       Started Phase 1c ( Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Level2 Grid: 131 x 131
[05/08 21:48:16   2387s] (I)       Started Two Level Routing ( Curr Mem: 2410.93 MB )
[05/08 21:48:16   2387s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2410.93 MB )
[05/08 21:48:16   2387s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2410.93 MB )
[05/08 21:48:16   2387s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2410.93 MB )
[05/08 21:48:16   2387s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Usage: 5230 = (2801 H, 2429 V) = (0.06% H, 0.16% V) = (1.412e+04um H, 1.224e+04um V)
[05/08 21:48:16   2387s] (I)       
[05/08 21:48:16   2387s] (I)       ============  Phase 1d Route ============
[05/08 21:48:16   2387s] (I)       Started Phase 1d ( Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Usage: 5246 = (2819 H, 2427 V) = (0.06% H, 0.16% V) = (1.421e+04um H, 1.223e+04um V)
[05/08 21:48:16   2387s] (I)       
[05/08 21:48:16   2387s] (I)       ============  Phase 1e Route ============
[05/08 21:48:16   2387s] (I)       Started Phase 1e ( Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Usage: 5246 = (2819 H, 2427 V) = (0.06% H, 0.16% V) = (1.421e+04um H, 1.223e+04um V)
[05/08 21:48:16   2387s] (I)       
[05/08 21:48:16   2387s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.643984e+04um
[05/08 21:48:16   2387s] [NR-eGR] 
[05/08 21:48:16   2387s] (I)       ============  Phase 1f Route ============
[05/08 21:48:16   2387s] (I)       Started Phase 1f ( Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Finished Phase 1f ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Usage: 5246 = (2819 H, 2427 V) = (0.06% H, 0.16% V) = (1.421e+04um H, 1.223e+04um V)
[05/08 21:48:16   2387s] (I)       
[05/08 21:48:16   2387s] (I)       ============  Phase 1g Route ============
[05/08 21:48:16   2387s] (I)       Started Post Routing ( Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Finished Post Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Usage: 5225 = (2814 H, 2411 V) = (0.06% H, 0.15% V) = (1.418e+04um H, 1.215e+04um V)
[05/08 21:48:16   2387s] (I)       
[05/08 21:48:16   2387s] (I)       numNets=4  numFullyRipUpNets=0  numPartialRipUpNets=4 routedWL=0
[05/08 21:48:16   2387s] [NR-eGR] Create a new net group with 4 nets and layer range [2, 5]
[05/08 21:48:16   2387s] (I)       Started Build MST ( Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Generate topology with 10 threads
[05/08 21:48:16   2387s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       total 2D Cap : 8880425 = (4862921 H, 4017504 V)
[05/08 21:48:16   2387s] [NR-eGR] Layer group 3: route 4 net(s) in layer range [2, 5]
[05/08 21:48:16   2387s] (I)       ============  Phase 1a Route ============
[05/08 21:48:16   2387s] (I)       Started Phase 1a ( Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 74
[05/08 21:48:16   2387s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Usage: 9292 = (5058 H, 4234 V) = (0.10% H, 0.11% V) = (2.549e+04um H, 2.134e+04um V)
[05/08 21:48:16   2387s] (I)       
[05/08 21:48:16   2387s] (I)       ============  Phase 1b Route ============
[05/08 21:48:16   2387s] (I)       Started Phase 1b ( Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Usage: 9292 = (5058 H, 4234 V) = (0.10% H, 0.11% V) = (2.549e+04um H, 2.134e+04um V)
[05/08 21:48:16   2387s] (I)       
[05/08 21:48:16   2387s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.683168e+04um
[05/08 21:48:16   2387s] (I)       ============  Phase 1c Route ============
[05/08 21:48:16   2387s] (I)       Started Phase 1c ( Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Level2 Grid: 131 x 131
[05/08 21:48:16   2387s] (I)       Started Two Level Routing ( Curr Mem: 2410.93 MB )
[05/08 21:48:16   2387s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2410.93 MB )
[05/08 21:48:16   2387s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2410.93 MB )
[05/08 21:48:16   2387s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2410.93 MB )
[05/08 21:48:16   2387s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Usage: 9292 = (5058 H, 4234 V) = (0.10% H, 0.11% V) = (2.549e+04um H, 2.134e+04um V)
[05/08 21:48:16   2387s] (I)       
[05/08 21:48:16   2387s] (I)       ============  Phase 1d Route ============
[05/08 21:48:16   2387s] (I)       Started Phase 1d ( Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Usage: 9292 = (5058 H, 4234 V) = (0.10% H, 0.11% V) = (2.549e+04um H, 2.134e+04um V)
[05/08 21:48:16   2387s] (I)       
[05/08 21:48:16   2387s] (I)       ============  Phase 1e Route ============
[05/08 21:48:16   2387s] (I)       Started Phase 1e ( Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Usage: 9292 = (5058 H, 4234 V) = (0.10% H, 0.11% V) = (2.549e+04um H, 2.134e+04um V)
[05/08 21:48:16   2387s] (I)       
[05/08 21:48:16   2387s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.683168e+04um
[05/08 21:48:16   2387s] [NR-eGR] 
[05/08 21:48:16   2387s] (I)       ============  Phase 1f Route ============
[05/08 21:48:16   2387s] (I)       Started Phase 1f ( Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Usage: 9292 = (5058 H, 4234 V) = (0.10% H, 0.11% V) = (2.549e+04um H, 2.134e+04um V)
[05/08 21:48:16   2387s] (I)       
[05/08 21:48:16   2387s] (I)       ============  Phase 1g Route ============
[05/08 21:48:16   2387s] (I)       Started Post Routing ( Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2410.53 MB )
[05/08 21:48:16   2387s] (I)       Usage: 9283 = (5054 H, 4229 V) = (0.10% H, 0.11% V) = (2.547e+04um H, 2.131e+04um V)
[05/08 21:48:16   2387s] (I)       
[05/08 21:48:16   2387s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2382.97 MB )
[05/08 21:48:16   2387s] (I)       Run Multi-thread layer assignment with 10 threads
[05/08 21:48:16   2387s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2382.97 MB )
[05/08 21:48:16   2387s] (I)       
[05/08 21:48:16   2387s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 21:48:16   2387s] [NR-eGR]                        OverCon            
[05/08 21:48:16   2387s] [NR-eGR]                         #Gcell     %Gcell
[05/08 21:48:16   2387s] [NR-eGR]       Layer                (0)    OverCon 
[05/08 21:48:16   2387s] [NR-eGR] ----------------------------------------------
[05/08 21:48:16   2387s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[05/08 21:48:16   2387s] [NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[05/08 21:48:16   2387s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[05/08 21:48:16   2387s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[05/08 21:48:16   2387s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[05/08 21:48:16   2387s] [NR-eGR] ----------------------------------------------
[05/08 21:48:16   2387s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/08 21:48:16   2387s] [NR-eGR] 
[05/08 21:48:16   2387s] (I)       Finished Global Routing ( CPU: 0.69 sec, Real: 0.67 sec, Curr Mem: 2382.97 MB )
[05/08 21:48:16   2387s] (I)       total 2D Cap : 8909768 = (4871041 H, 4038727 V)
[05/08 21:48:16   2387s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/08 21:48:16   2387s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/08 21:48:16   2387s] (I)       ============= track Assignment ============
[05/08 21:48:16   2387s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2377.66 MB )
[05/08 21:48:16   2387s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2377.66 MB )
[05/08 21:48:16   2387s] (I)       Started Greedy Track Assignment ( Curr Mem: 2377.66 MB )
[05/08 21:48:16   2387s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer6, numCutBoxes=0)
[05/08 21:48:16   2387s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2383.19 MB )
[05/08 21:48:16   2387s] (I)       Run single-thread track assignment
[05/08 21:48:16   2387s] (I)       Finished Greedy Track Assignment ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2393.05 MB )
[05/08 21:48:16   2388s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:48:16   2388s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 44149
[05/08 21:48:16   2388s] [NR-eGR] METAL2  (2V) length: 5.813325e+05um, number of vias: 63146
[05/08 21:48:16   2388s] [NR-eGR] METAL3  (3H) length: 6.575976e+05um, number of vias: 1423
[05/08 21:48:16   2388s] [NR-eGR] METAL4  (4V) length: 1.424135e+05um, number of vias: 357
[05/08 21:48:16   2388s] [NR-eGR] METAL5  (5H) length: 5.812209e+04um, number of vias: 0
[05/08 21:48:16   2388s] [NR-eGR] Total length: 1.439466e+06um, number of vias: 109075
[05/08 21:48:16   2388s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:48:16   2388s] [NR-eGR] Total eGR-routed clock nets wire length: 1.432344e+04um 
[05/08 21:48:16   2388s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:48:16   2388s] [NR-eGR] Report for selected net(s) only.
[05/08 21:48:16   2388s] [NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 357
[05/08 21:48:16   2388s] [NR-eGR] METAL2  (2V) length: 1.854320e+03um, number of vias: 418
[05/08 21:48:16   2388s] [NR-eGR] METAL3  (3H) length: 6.340170e+03um, number of vias: 255
[05/08 21:48:16   2388s] [NR-eGR] METAL4  (4V) length: 5.199880e+03um, number of vias: 53
[05/08 21:48:16   2388s] [NR-eGR] METAL5  (5H) length: 9.290700e+02um, number of vias: 0
[05/08 21:48:16   2388s] [NR-eGR] Total length: 1.432344e+04um, number of vias: 1083
[05/08 21:48:16   2388s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:48:16   2388s] [NR-eGR] Total routed clock nets wire length: 1.432344e+04um, number of vias: 1083
[05/08 21:48:16   2388s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:48:16   2388s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.33 sec, Real: 1.30 sec, Curr Mem: 2368.65 MB )
[05/08 21:48:16   2388s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/.rgf7m9yt1
[05/08 21:48:16   2388s]         Early Global Route - eGR->NR step done. (took cpu=0:00:01.4 real=0:00:01.4)
[05/08 21:48:16   2388s] Set FIXED routing status on 5 net(s)
[05/08 21:48:16   2388s]       Routing using eGR only done.
[05/08 21:48:16   2388s] Net route status summary:
[05/08 21:48:16   2388s]   Clock:         6 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/08 21:48:16   2388s]   Non-clock: 14906 (unrouted=807, trialRouted=14099, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=700, (crossesIlmBoundary AND tooFewTerms=0)])
[05/08 21:48:16   2388s] 
[05/08 21:48:16   2388s] CCOPT: Done with clock implementation routing.
[05/08 21:48:16   2388s] 
[05/08 21:48:16   2388s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.4 real=0:00:01.4)
[05/08 21:48:16   2388s]     Clock implementation routing done.
[05/08 21:48:16   2388s]     Leaving CCOpt scope - extractRC...
[05/08 21:48:16   2388s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/08 21:48:16   2388s] Extraction called for design 'CHIP' of instances=21650 and nets=14912 using extraction engine 'preRoute' .
[05/08 21:48:16   2388s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 21:48:16   2388s] Type 'man IMPEXT-3530' for more detail.
[05/08 21:48:16   2388s] PreRoute RC Extraction called for design CHIP.
[05/08 21:48:16   2388s] RC Extraction called in multi-corner(1) mode.
[05/08 21:48:16   2388s] RCMode: PreRoute
[05/08 21:48:16   2388s]       RC Corner Indexes            0   
[05/08 21:48:16   2388s] Capacitance Scaling Factor   : 1.00000 
[05/08 21:48:16   2388s] Resistance Scaling Factor    : 1.00000 
[05/08 21:48:16   2388s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 21:48:16   2388s] Clock Res. Scaling Factor    : 1.00000 
[05/08 21:48:16   2388s] Shrink Factor                : 1.00000
[05/08 21:48:16   2388s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 21:48:16   2388s] Using capacitance table file ...
[05/08 21:48:16   2388s] LayerId::1 widthSet size::4
[05/08 21:48:16   2388s] LayerId::2 widthSet size::4
[05/08 21:48:16   2388s] LayerId::3 widthSet size::4
[05/08 21:48:16   2388s] LayerId::4 widthSet size::4
[05/08 21:48:16   2388s] LayerId::5 widthSet size::3
[05/08 21:48:16   2388s] Updating RC grid for preRoute extraction ...
[05/08 21:48:16   2388s] Initializing multi-corner capacitance tables ... 
[05/08 21:48:16   2388s] Initializing multi-corner resistance tables ...
[05/08 21:48:16   2388s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2369.148M)
[05/08 21:48:16   2388s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/08 21:48:16   2388s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/08 21:48:17   2388s] OPERPROF: Starting DPlace-Init at level 1, MEM:2369.1M
[05/08 21:48:17   2388s] #spOpts: mergeVia=F 
[05/08 21:48:17   2388s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2369.9M
[05/08 21:48:17   2388s] OPERPROF:     Starting CMU at level 3, MEM:2370.0M
[05/08 21:48:17   2388s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:2372.0M
[05/08 21:48:17   2388s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.103, MEM:2372.0M
[05/08 21:48:17   2388s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2372.0MB).
[05/08 21:48:17   2388s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.130, MEM:2372.0M
[05/08 21:48:17   2388s]     Calling post conditioning for eGRPC...
[05/08 21:48:17   2388s]       eGRPC...
[05/08 21:48:17   2388s]         eGRPC active optimizations:
[05/08 21:48:17   2388s]          - Move Down
[05/08 21:48:17   2388s]          - Downsizing before DRV sizing
[05/08 21:48:17   2388s]          - DRV fixing with cell sizing
[05/08 21:48:17   2388s]          - Move to fanout
[05/08 21:48:17   2388s]          - Cloning
[05/08 21:48:17   2388s]         
[05/08 21:48:17   2388s]         Currently running CTS, using active skew data
[05/08 21:48:17   2388s]         Reset bufferability constraints...
[05/08 21:48:17   2388s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[05/08 21:48:17   2388s]         Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[05/08 21:48:17   2388s] End AAE Lib Interpolated Model. (MEM=2372.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:48:17   2388s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_corner.
[05/08 21:48:17   2388s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[05/08 21:48:17   2388s]         Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:17   2388s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:17   2388s]         Clock DAG stats eGRPC initial state:
[05/08 21:48:17   2388s]           cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:17   2388s]           cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:17   2388s]           cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:17   2388s]           sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:17   2388s]           wire capacitance : top=0.000pF, trunk=0.333pF, leaf=1.492pF, total=1.825pF
[05/08 21:48:17   2388s]           wire lengths     : top=0.000um, trunk=3081.620um, leaf=11241.820um, total=14323.440um
[05/08 21:48:17   2388s]           hp wire lengths  : top=0.000um, trunk=3086.245um, leaf=4229.220um, total=7315.465um
[05/08 21:48:17   2388s]         Clock DAG net violations eGRPC initial state:
[05/08 21:48:17   2388s]           Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:17   2388s]           Remaining Transition : {count=1, worst=[0.065ns]} avg=0.065ns sd=0.000ns sum=0.065ns
[05/08 21:48:17   2388s]           Capacitance          : {count=1, worst=[1.435pF]} avg=1.435pF sd=0.000pF sum=1.435pF
[05/08 21:48:17   2388s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[05/08 21:48:17   2388s]           Trunk : target=0.500ns count=2 avg=4.544ns sd=5.628ns min=0.565ns max=8.524ns {0 <= 0.525ns, 0 <= 0.550ns, 1 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:17   2388s]           Leaf  : target=0.500ns count=4 avg=0.293ns sd=0.017ns min=0.271ns max=0.308ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:17   2388s]         Clock DAG library cell distribution eGRPC initial state {count}:
[05/08 21:48:17   2388s]            Bufs: CLKBUFX20: 4 
[05/08 21:48:17   2388s]          Logics: PDIDGZ: 1 
[05/08 21:48:17   2388s]         Primary reporting skew groups eGRPC initial state:
[05/08 21:48:17   2388s]           skew_group clk/func_mode: insertion delay [min=1.827, max=1.910, avg=1.890, sd=0.016], skew [0.083 vs 0.187], 100% {1.827, 1.910} (wid=0.295 ws=0.097) (gid=1.660 gs=0.058)
[05/08 21:48:17   2388s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:17   2388s]       max path sink: CONV/register_reg[2][16]/CK
[05/08 21:48:17   2388s]         Skew group summary eGRPC initial state:
[05/08 21:48:17   2388s]           skew_group clk/func_mode: insertion delay [min=1.827, max=1.910, avg=1.890, sd=0.016], skew [0.083 vs 0.187], 100% {1.827, 1.910} (wid=0.295 ws=0.097) (gid=1.660 gs=0.058)
[05/08 21:48:17   2388s]         Moving buffers...
[05/08 21:48:17   2388s]         Violation analysis...
[05/08 21:48:17   2388s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:17   2388s]         Clock DAG stats eGRPC after moving buffers:
[05/08 21:48:17   2388s]           cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:17   2388s]           cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:17   2388s]           cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:17   2388s]           sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:17   2388s]           wire capacitance : top=0.000pF, trunk=0.333pF, leaf=1.492pF, total=1.825pF
[05/08 21:48:17   2388s]           wire lengths     : top=0.000um, trunk=3081.620um, leaf=11241.820um, total=14323.440um
[05/08 21:48:17   2388s]           hp wire lengths  : top=0.000um, trunk=3086.245um, leaf=4229.220um, total=7315.465um
[05/08 21:48:17   2388s]         Clock DAG net violations eGRPC after moving buffers:
[05/08 21:48:17   2388s]           Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:17   2388s]           Remaining Transition : {count=1, worst=[0.065ns]} avg=0.065ns sd=0.000ns sum=0.065ns
[05/08 21:48:17   2388s]           Capacitance          : {count=1, worst=[1.435pF]} avg=1.435pF sd=0.000pF sum=1.435pF
[05/08 21:48:17   2388s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[05/08 21:48:17   2388s]           Trunk : target=0.500ns count=2 avg=4.544ns sd=5.628ns min=0.565ns max=8.524ns {0 <= 0.525ns, 0 <= 0.550ns, 1 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:17   2388s]           Leaf  : target=0.500ns count=4 avg=0.293ns sd=0.017ns min=0.271ns max=0.308ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:17   2388s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[05/08 21:48:17   2388s]            Bufs: CLKBUFX20: 4 
[05/08 21:48:17   2388s]          Logics: PDIDGZ: 1 
[05/08 21:48:17   2388s]         Primary reporting skew groups eGRPC after moving buffers:
[05/08 21:48:17   2388s]           skew_group clk/func_mode: insertion delay [min=1.827, max=1.910, avg=1.890, sd=0.016], skew [0.083 vs 0.187], 100% {1.827, 1.910} (wid=0.295 ws=0.097) (gid=1.660 gs=0.058)
[05/08 21:48:17   2388s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:17   2388s]       max path sink: CONV/register_reg[2][16]/CK
[05/08 21:48:17   2388s]         Skew group summary eGRPC after moving buffers:
[05/08 21:48:17   2388s]           skew_group clk/func_mode: insertion delay [min=1.827, max=1.910, avg=1.890, sd=0.016], skew [0.083 vs 0.187], 100% {1.827, 1.910} (wid=0.295 ws=0.097) (gid=1.660 gs=0.058)
[05/08 21:48:17   2388s]         Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:17   2388s]         Initial Pass of Downsizing Clock Tree Cells...
[05/08 21:48:17   2388s]         Artificially removing long paths...
[05/08 21:48:17   2388s]           BalancingStep Artificially removing long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
[05/08 21:48:17   2388s]           {clk/func_mode,WC: 1.718 -> 1.910}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/08 21:48:17   2388s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:17   2388s]         Modifying slew-target multiplier from 1 to 0.9
[05/08 21:48:17   2388s]         Downsizing prefiltering...
[05/08 21:48:17   2388s]         Downsizing prefiltering done.
[05/08 21:48:17   2388s]         Downsizing: ...20% ...40% ..**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_corner.
[05/08 21:48:17   2388s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[05/08 21:48:17   2388s] .60% ...80% ...100% 
[05/08 21:48:17   2388s]         DoDownSizing Summary : numSized = 0, numUnchanged = 2, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 2, numSkippedDueToCloseToSkewTarget = 2
[05/08 21:48:17   2388s]         CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
[05/08 21:48:17   2388s]         Reverting slew-target multiplier from 0.9 to 1
[05/08 21:48:17   2388s]         Clock DAG stats eGRPC after downsizing:
[05/08 21:48:17   2388s]           cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:17   2388s]           cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:17   2388s]           cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:17   2388s]           sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:17   2388s]           wire capacitance : top=0.000pF, trunk=0.333pF, leaf=1.492pF, total=1.825pF
[05/08 21:48:17   2388s]           wire lengths     : top=0.000um, trunk=3081.620um, leaf=11241.820um, total=14323.440um
[05/08 21:48:17   2388s]           hp wire lengths  : top=0.000um, trunk=3086.245um, leaf=4229.220um, total=7315.465um
[05/08 21:48:17   2388s]         Clock DAG net violations eGRPC after downsizing:
[05/08 21:48:17   2388s]           Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:17   2388s]           Remaining Transition : {count=1, worst=[0.065ns]} avg=0.065ns sd=0.000ns sum=0.065ns
[05/08 21:48:17   2388s]           Capacitance          : {count=1, worst=[1.435pF]} avg=1.435pF sd=0.000pF sum=1.435pF
[05/08 21:48:17   2388s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[05/08 21:48:17   2388s]           Trunk : target=0.500ns count=2 avg=4.544ns sd=5.628ns min=0.565ns max=8.524ns {0 <= 0.525ns, 0 <= 0.550ns, 1 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:17   2388s]           Leaf  : target=0.500ns count=4 avg=0.293ns sd=0.017ns min=0.271ns max=0.308ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:17   2388s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[05/08 21:48:17   2388s]            Bufs: CLKBUFX20: 4 
[05/08 21:48:17   2388s]          Logics: PDIDGZ: 1 
[05/08 21:48:17   2388s]         Primary reporting skew groups eGRPC after downsizing:
[05/08 21:48:17   2388s]           skew_group clk/func_mode: insertion delay [min=1.827, max=1.910, avg=1.890, sd=0.016], skew [0.083 vs 0.187], 100% {1.827, 1.910} (wid=0.295 ws=0.097) (gid=1.660 gs=0.058)
[05/08 21:48:17   2388s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:17   2388s]       max path sink: CONV/register_reg[2][16]/CK
[05/08 21:48:17   2388s]         Skew group summary eGRPC after downsizing:
[05/08 21:48:17   2388s]           skew_group clk/func_mode: insertion delay [min=1.827, max=1.910, avg=1.890, sd=0.016], skew [0.083 vs 0.187], 100% {1.827, 1.910} (wid=0.295 ws=0.097) (gid=1.660 gs=0.058)
[05/08 21:48:17   2388s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/08 21:48:17   2388s]         Fixing DRVs...
[05/08 21:48:17   2388s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/08 21:48:17   2388s]         CCOpt-eGRPC: considered: 6, tested: 6, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 2, attempted: 0, unsuccessful: 0, sized: 0
[05/08 21:48:17   2388s]         
[05/08 21:48:17   2388s]         PRO Statistics: Fix DRVs (cell sizing):
[05/08 21:48:17   2388s]         =======================================
[05/08 21:48:17   2388s]         
[05/08 21:48:17   2388s]         Cell changes by Net Type:
[05/08 21:48:17   2388s]         
[05/08 21:48:17   2388s]         -------------------------------------------------------------------------------------------------
[05/08 21:48:17   2388s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/08 21:48:17   2388s]         -------------------------------------------------------------------------------------------------
[05/08 21:48:17   2388s]         top                0            0           0            0                    0                0
[05/08 21:48:17   2388s]         trunk              0            0           0            0                    0                0
[05/08 21:48:17   2388s]         leaf               0            0           0            0                    0                0
[05/08 21:48:17   2388s]         -------------------------------------------------------------------------------------------------
[05/08 21:48:17   2388s]         Total              0            0           0            0                    0                0
[05/08 21:48:17   2388s]         -------------------------------------------------------------------------------------------------
[05/08 21:48:17   2388s]         
[05/08 21:48:17   2388s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/08 21:48:17   2388s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/08 21:48:17   2388s]         
[05/08 21:48:17   2388s]         Clock DAG stats eGRPC after DRV fixing:
[05/08 21:48:17   2388s]           cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:17   2388s]           cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:17   2388s]           cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:17   2388s]           sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:17   2388s]           wire capacitance : top=0.000pF, trunk=0.333pF, leaf=1.492pF, total=1.825pF
[05/08 21:48:17   2388s]           wire lengths     : top=0.000um, trunk=3081.620um, leaf=11241.820um, total=14323.440um
[05/08 21:48:17   2388s]           hp wire lengths  : top=0.000um, trunk=3086.245um, leaf=4229.220um, total=7315.465um
[05/08 21:48:17   2388s]         Clock DAG net violations eGRPC after DRV fixing:
[05/08 21:48:17   2388s]           Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:17   2388s]           Remaining Transition : {count=1, worst=[0.065ns]} avg=0.065ns sd=0.000ns sum=0.065ns
[05/08 21:48:17   2388s]           Capacitance          : {count=1, worst=[1.435pF]} avg=1.435pF sd=0.000pF sum=1.435pF
[05/08 21:48:17   2388s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[05/08 21:48:17   2388s]           Trunk : target=0.500ns count=2 avg=4.544ns sd=5.628ns min=0.565ns max=8.524ns {0 <= 0.525ns, 0 <= 0.550ns, 1 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:17   2388s]           Leaf  : target=0.500ns count=4 avg=0.293ns sd=0.017ns min=0.271ns max=0.308ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:17   2388s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[05/08 21:48:17   2388s]            Bufs: CLKBUFX20: 4 
[05/08 21:48:17   2388s]          Logics: PDIDGZ: 1 
[05/08 21:48:17   2388s]         Primary reporting skew groups eGRPC after DRV fixing:
[05/08 21:48:17   2388s]           skew_group clk/func_mode: insertion delay [min=1.827, max=1.910, avg=1.890, sd=0.016], skew [0.083 vs 0.187], 100% {1.827, 1.910} (wid=0.295 ws=0.097) (gid=1.660 gs=0.058)
[05/08 21:48:17   2388s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:17   2388s]       max path sink: CONV/register_reg[2][16]/CK
[05/08 21:48:17   2388s]         Skew group summary eGRPC after DRV fixing:
[05/08 21:48:17   2388s]           skew_group clk/func_mode: insertion delay [min=1.827, max=1.910, avg=1.890, sd=0.016], skew [0.083 vs 0.187], 100% {1.827, 1.910} (wid=0.295 ws=0.097) (gid=1.660 gs=0.058)
[05/08 21:48:17   2388s]         Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:17   2388s] 
[05/08 21:48:17   2388s] Slew Diagnostics: After DRV fixing
[05/08 21:48:17   2388s] ==================================
[05/08 21:48:17   2388s] 
[05/08 21:48:17   2388s] Global Causes:
[05/08 21:48:17   2388s] 
[05/08 21:48:17   2388s] -------------------------------------
[05/08 21:48:17   2388s] Cause
[05/08 21:48:17   2388s] -------------------------------------
[05/08 21:48:17   2388s] DRV fixing with buffering is disabled
[05/08 21:48:17   2388s] -------------------------------------
[05/08 21:48:17   2388s] 
[05/08 21:48:17   2388s] Top 5 overslews:
[05/08 21:48:17   2388s] 
[05/08 21:48:17   2388s] -----------------------------------------------
[05/08 21:48:17   2388s] Overslew    Causes                  Driving Pin
[05/08 21:48:17   2388s] -----------------------------------------------
[05/08 21:48:17   2388s] 8.024ns     Sizing not permitted    clk
[05/08 21:48:17   2388s] 0.065ns     Clock inst is FIXED     ipad_clk/C
[05/08 21:48:17   2388s] -----------------------------------------------
[05/08 21:48:17   2388s] 
[05/08 21:48:17   2388s] Slew diagnostics counts from the 2 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/08 21:48:17   2388s] 
[05/08 21:48:17   2388s] ----------------------------------
[05/08 21:48:17   2388s] Cause                   Occurences
[05/08 21:48:17   2388s] ----------------------------------
[05/08 21:48:17   2388s] Sizing not permitted        1
[05/08 21:48:17   2388s] Clock inst is FIXED         1
[05/08 21:48:17   2388s] ----------------------------------
[05/08 21:48:17   2388s] 
[05/08 21:48:17   2388s] Violation diagnostics counts from the 2 nodes that have violations:
[05/08 21:48:17   2388s] 
[05/08 21:48:17   2388s] ----------------------------------
[05/08 21:48:17   2388s] Cause                   Occurences
[05/08 21:48:17   2388s] ----------------------------------
[05/08 21:48:17   2388s] Sizing not permitted        1
[05/08 21:48:17   2388s] Clock inst is FIXED         1
[05/08 21:48:17   2388s] ----------------------------------
[05/08 21:48:17   2388s] 
[05/08 21:48:17   2388s]         Reconnecting optimized routes...
[05/08 21:48:17   2388s]         Reset timing graph...
[05/08 21:48:17   2388s] Ignoring AAE DB Resetting ...
[05/08 21:48:17   2388s]         Reset timing graph done.
[05/08 21:48:17   2388s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[05/08 21:48:17   2388s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:17   2388s]         Violation analysis...
[05/08 21:48:17   2388s] End AAE Lib Interpolated Model. (MEM=2336.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:48:17   2388s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:17   2388s] Clock instances to consider for cloning: 0
[05/08 21:48:17   2388s]         Reset timing graph...
[05/08 21:48:17   2388s] Ignoring AAE DB Resetting ...
[05/08 21:48:17   2388s]         Reset timing graph done.
[05/08 21:48:17   2388s]         Set dirty flag on 3 insts, 5 nets
[05/08 21:48:17   2388s]         Clock DAG stats before routing clock trees:
[05/08 21:48:17   2388s]           cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:17   2388s]           cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:17   2388s]           cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:17   2388s]           sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:17   2388s]           wire capacitance : top=0.000pF, trunk=0.333pF, leaf=1.492pF, total=1.825pF
[05/08 21:48:17   2388s]           wire lengths     : top=0.000um, trunk=3081.620um, leaf=11241.820um, total=14323.440um
[05/08 21:48:17   2388s]           hp wire lengths  : top=0.000um, trunk=3086.245um, leaf=4229.220um, total=7315.465um
[05/08 21:48:17   2388s]         Clock DAG net violations before routing clock trees:
[05/08 21:48:17   2388s]           Unfixable Transition : {count=1, worst=[8.023ns]} avg=8.023ns sd=0.000ns sum=8.023ns
[05/08 21:48:17   2388s]           Remaining Transition : {count=1, worst=[0.065ns]} avg=0.065ns sd=0.000ns sum=0.065ns
[05/08 21:48:17   2388s]           Capacitance          : {count=1, worst=[1.435pF]} avg=1.435pF sd=0.000pF sum=1.435pF
[05/08 21:48:17   2388s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[05/08 21:48:17   2388s]           Trunk : target=0.500ns count=2 avg=4.544ns sd=5.627ns min=0.565ns max=8.523ns {0 <= 0.525ns, 0 <= 0.550ns, 1 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:17   2388s]           Leaf  : target=0.500ns count=4 avg=0.293ns sd=0.017ns min=0.271ns max=0.308ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:17   2388s]         Clock DAG library cell distribution before routing clock trees {count}:
[05/08 21:48:17   2388s]            Bufs: CLKBUFX20: 4 
[05/08 21:48:17   2388s]          Logics: PDIDGZ: 1 
[05/08 21:48:17   2388s]         Primary reporting skew groups before routing clock trees:
[05/08 21:48:17   2388s]           skew_group clk/func_mode: insertion delay [min=1.827, max=1.910, avg=1.890, sd=0.016], skew [0.083 vs 0.187], 100% {1.827, 1.910} (wid=0.295 ws=0.097) (gid=1.660 gs=0.058)
[05/08 21:48:17   2388s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:17   2388s]       max path sink: CONV/register_reg[2][16]/CK
[05/08 21:48:17   2388s]         Skew group summary before routing clock trees:
[05/08 21:48:17   2388s]           skew_group clk/func_mode: insertion delay [min=1.827, max=1.910, avg=1.890, sd=0.016], skew [0.083 vs 0.187], 100% {1.827, 1.910} (wid=0.295 ws=0.097) (gid=1.660 gs=0.058)
[05/08 21:48:17   2388s]       eGRPC done.
[05/08 21:48:17   2388s]     Calling post conditioning for eGRPC done.
[05/08 21:48:17   2388s]   eGR Post Conditioning loop iteration 0 done.
[05/08 21:48:17   2388s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[05/08 21:48:17   2388s]   Leaving CCOpt scope - ClockRefiner...
[05/08 21:48:17   2388s] Assigned high priority to 0 cells.
[05/08 21:48:17   2388s]   Performing Single Pass Refine Place.
[05/08 21:48:17   2388s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[05/08 21:48:17   2388s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2326.3M
[05/08 21:48:17   2388s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2326.3M
[05/08 21:48:17   2388s] #spOpts: mergeVia=F 
[05/08 21:48:17   2388s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2326.3M
[05/08 21:48:17   2388s] Info: 4 insts are soft-fixed.
[05/08 21:48:17   2388s] OPERPROF:       Starting CMU at level 4, MEM:2326.3M
[05/08 21:48:17   2388s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.007, MEM:2328.3M
[05/08 21:48:17   2388s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.110, REAL:0.102, MEM:2328.3M
[05/08 21:48:17   2388s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2328.3MB).
[05/08 21:48:17   2388s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.130, REAL:0.129, MEM:2328.3M
[05/08 21:48:17   2388s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.140, REAL:0.130, MEM:2328.3M
[05/08 21:48:17   2388s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.29307.13
[05/08 21:48:17   2388s] OPERPROF: Starting RefinePlace at level 1, MEM:2328.3M
[05/08 21:48:17   2388s] *** Starting refinePlace (0:39:49 mem=2328.3M) ***
[05/08 21:48:17   2388s] Total net bbox length = 1.318e+06 (6.532e+05 6.645e+05) (ext = 1.646e+05)
[05/08 21:48:17   2388s] Info: 4 insts are soft-fixed.
[05/08 21:48:17   2388s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:48:17   2389s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:48:17   2389s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2328.4M
[05/08 21:48:17   2389s] Starting refinePlace ...
[05/08 21:48:17   2389s]   Spread Effort: high, standalone mode, useDDP on.
[05/08 21:48:17   2389s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2329.9MB) @(0:39:49 - 0:39:49).
[05/08 21:48:17   2389s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:48:17   2389s] wireLenOptFixPriorityInst 348 inst fixed
[05/08 21:48:17   2389s] 
[05/08 21:48:17   2389s] Running Spiral MT with 10 threads  fetchWidth=676 
[05/08 21:48:18   2389s] Move report: legalization moves 1 insts, mean move: 5.04 um, max move: 5.04 um
[05/08 21:48:18   2389s] 	Max move on inst (CONV/r2232/U417): (1278.42, 1839.04) --> (1278.42, 1834.00)
[05/08 21:48:18   2389s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=2331.6MB) @(0:39:49 - 0:39:50).
[05/08 21:48:18   2389s] Move report: Detail placement moves 1 insts, mean move: 5.04 um, max move: 5.04 um
[05/08 21:48:18   2389s] 	Max move on inst (CONV/r2232/U417): (1278.42, 1839.04) --> (1278.42, 1834.00)
[05/08 21:48:18   2389s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2331.6MB
[05/08 21:48:18   2389s] Statistics of distance of Instance movement in refine placement:
[05/08 21:48:18   2389s]   maximum (X+Y) =         5.04 um
[05/08 21:48:18   2389s]   inst (CONV/r2232/U417) with max move: (1278.42, 1839.04) -> (1278.42, 1834)
[05/08 21:48:18   2389s]   mean    (X+Y) =         5.04 um
[05/08 21:48:18   2389s] Summary Report:
[05/08 21:48:18   2389s] Instances move: 1 (out of 13014 movable)
[05/08 21:48:18   2389s] Instances flipped: 0
[05/08 21:48:18   2389s] Mean displacement: 5.04 um
[05/08 21:48:18   2389s] Max displacement: 5.04 um (Instance: CONV/r2232/U417) (1278.42, 1839.04) -> (1278.42, 1834)
[05/08 21:48:18   2389s] 	Length: 4 sites, height: 1 rows, site name: tsm3site, cell type: OR2X2
[05/08 21:48:18   2389s] 	Violation at original loc: Placement Blockage Violation
[05/08 21:48:18   2389s] Total instances moved : 1
[05/08 21:48:18   2389s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.530, REAL:0.336, MEM:2331.6M
[05/08 21:48:18   2389s] Total net bbox length = 1.318e+06 (6.532e+05 6.646e+05) (ext = 1.646e+05)
[05/08 21:48:18   2389s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2331.6MB
[05/08 21:48:18   2389s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=2331.6MB) @(0:39:49 - 0:39:50).
[05/08 21:48:18   2389s] *** Finished refinePlace (0:39:50 mem=2331.6M) ***
[05/08 21:48:18   2389s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.29307.13
[05/08 21:48:18   2389s] OPERPROF: Finished RefinePlace at level 1, CPU:0.570, REAL:0.381, MEM:2331.6M
[05/08 21:48:18   2389s]   Moved 0, flipped 0 and cell swapped 0 of 353 clock instance(s) during refinement.
[05/08 21:48:18   2389s]   The largest move was 0 microns for .
[05/08 21:48:18   2389s] Moved 0 and flipped 0 of 5 clock instances (excluding sinks) during refinement
[05/08 21:48:18   2389s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/08 21:48:18   2389s] Moved 0 and flipped 0 of 348 clock sinks during refinement.
[05/08 21:48:18   2389s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[05/08 21:48:18   2389s] Revert refine place priority changes on 0 cells.
[05/08 21:48:18   2389s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.5)
[05/08 21:48:18   2389s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:03.0 real=0:00:02.7)
[05/08 21:48:18   2389s]   CCOpt::Phase::Routing...
[05/08 21:48:18   2389s]   Clock implementation routing...
[05/08 21:48:18   2389s]     Leaving CCOpt scope - Routing Tools...
[05/08 21:48:18   2389s] Net route status summary:
[05/08 21:48:18   2389s]   Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/08 21:48:18   2389s]   Non-clock: 14906 (unrouted=807, trialRouted=14099, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=700, (crossesIlmBoundary AND tooFewTerms=0)])
[05/08 21:48:18   2389s]     Routing using eGR in eGR->NR Step...
[05/08 21:48:18   2389s]       Early Global Route - eGR->NR step...
[05/08 21:48:18   2389s] (ccopt eGR): There are 6 nets for routing of which 5 have one or more fixed wires.
[05/08 21:48:18   2389s] (ccopt eGR): Start to route 6 all nets
[05/08 21:48:18   2389s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2323.95 MB )
[05/08 21:48:18   2389s] (I)       Started Loading and Dumping File ( Curr Mem: 2323.95 MB )
[05/08 21:48:18   2389s] (I)       Reading DB...
[05/08 21:48:18   2389s] (I)       Read data from FE... (mem=2527.3M)
[05/08 21:48:18   2389s] (I)       Read nodes and places... (mem=2527.3M)
[05/08 21:48:18   2389s] (I)       Done Read nodes and places (cpu=0.020s, mem=2533.7M)
[05/08 21:48:18   2389s] (I)       Read nets... (mem=2533.7M)
[05/08 21:48:18   2389s] (I)       Done Read nets (cpu=0.030s, mem=2533.7M)
[05/08 21:48:18   2389s] (I)       Done Read data from FE (cpu=0.050s, mem=2533.7M)
[05/08 21:48:18   2389s] (I)       before initializing RouteDB syMemory usage = 2332.1 MB
[05/08 21:48:18   2389s] (I)       Clean congestion better: true
[05/08 21:48:18   2389s] (I)       Estimate vias on DPT layer: true
[05/08 21:48:18   2389s] (I)       Clean congestion LA rounds: 5
[05/08 21:48:18   2389s] (I)       Layer constraints as soft constraints: true
[05/08 21:48:18   2389s] (I)       Soft top layer         : true
[05/08 21:48:18   2389s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[05/08 21:48:18   2389s] (I)       Better NDR handling    : true
[05/08 21:48:18   2389s] (I)       Routing cost fix for NDR handling: true
[05/08 21:48:18   2389s] (I)       Update initial WL after Phase 1a: true
[05/08 21:48:18   2389s] (I)       Block tracks for preroutes: true
[05/08 21:48:18   2389s] (I)       Assign IRoute by net group key: true
[05/08 21:48:18   2389s] (I)       Block unroutable channels: true
[05/08 21:48:18   2389s] (I)       Block unroutable channel fix: true
[05/08 21:48:18   2389s] (I)       Block unroutable channels 3D: true
[05/08 21:48:18   2389s] (I)       Check blockage within NDR space in TA: true
[05/08 21:48:18   2389s] (I)       Handle EOL spacing     : true
[05/08 21:48:18   2389s] (I)       Honor MSV route constraint: false
[05/08 21:48:18   2389s] (I)       Maximum routing layer  : 127
[05/08 21:48:18   2389s] (I)       Minimum routing layer  : 2
[05/08 21:48:18   2389s] (I)       Supply scale factor H  : 1.00
[05/08 21:48:18   2389s] (I)       Supply scale factor V  : 1.00
[05/08 21:48:18   2389s] (I)       Tracks used by clock wire: 0
[05/08 21:48:18   2389s] (I)       Reverse direction      : 
[05/08 21:48:18   2389s] (I)       Honor partition pin guides: true
[05/08 21:48:18   2389s] (I)       Route selected nets only: true
[05/08 21:48:18   2389s] (I)       Route secondary PG pins: false
[05/08 21:48:18   2389s] (I)       Second PG max fanout   : 2147483647
[05/08 21:48:18   2389s] (I)       Refine MST             : true
[05/08 21:48:18   2389s] (I)       Honor PRL              : true
[05/08 21:48:18   2389s] (I)       Strong congestion aware: true
[05/08 21:48:18   2389s] (I)       Improved initial location for IRoutes: true
[05/08 21:48:18   2389s] (I)       Multi panel TA         : true
[05/08 21:48:18   2389s] (I)       Penalize wire overlap  : true
[05/08 21:48:18   2389s] (I)       Expand small instance blockage: true
[05/08 21:48:18   2389s] (I)       Reduce via in TA       : true
[05/08 21:48:18   2389s] (I)       SS-aware routing       : true
[05/08 21:48:18   2389s] (I)       Improve tree edge sharing: true
[05/08 21:48:18   2389s] (I)       Improve 2D via estimation: true
[05/08 21:48:18   2389s] (I)       Refine Steiner tree    : true
[05/08 21:48:18   2389s] (I)       Build spine tree       : true
[05/08 21:48:18   2389s] (I)       Model pass through capacity: true
[05/08 21:48:18   2389s] (I)       Extend blockages by a half GCell: true
[05/08 21:48:18   2389s] (I)       Partial layer blockage modeling: true
[05/08 21:48:18   2389s] (I)       Consider pin shapes    : true
[05/08 21:48:18   2389s] (I)       Consider pin shapes for all nodes: true
[05/08 21:48:18   2389s] (I)       Consider NR APA        : true
[05/08 21:48:18   2389s] (I)       Consider IO pin shape  : true
[05/08 21:48:18   2389s] (I)       Fix pin connection bug : true
[05/08 21:48:18   2389s] (I)       Consider layer RC for local wires: true
[05/08 21:48:18   2389s] (I)       LA-aware pin escape length: 2
[05/08 21:48:18   2389s] (I)       Split for must join    : true
[05/08 21:48:18   2389s] (I)       Route guide main branches file: /tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/.rgfIY2vJT.trunk.1
[05/08 21:48:18   2389s] (I)       Route guide min downstream WL type: SUBTREE
[05/08 21:48:18   2389s] (I)       Number threads         : 10
[05/08 21:48:18   2389s] (I)       Routing effort level   : 10000
[05/08 21:48:18   2389s] (I)       Special modeling for N7: 0
[05/08 21:48:18   2389s] (I)       Special modeling for N6: 0
[05/08 21:48:18   2389s] (I)       N3 special modeling    : 0
[05/08 21:48:18   2389s] (I)       Special modeling for N5 v6: 0
[05/08 21:48:18   2389s] (I)       Special settings for S4 designs: 0
[05/08 21:48:18   2389s] (I)       Special settings for S5 designs v2: 0
[05/08 21:48:18   2389s] (I)       Special settings for S7 designs: 0
[05/08 21:48:18   2389s] (I)       Special settings for S8 designs: 0
[05/08 21:48:18   2389s] (I)       Prefer layer length threshold: 8
[05/08 21:48:18   2389s] (I)       Overflow penalty cost  : 10
[05/08 21:48:18   2389s] (I)       A-star cost            : 0.30
[05/08 21:48:18   2389s] (I)       Misalignment cost      : 10.00
[05/08 21:48:18   2389s] (I)       Threshold for short IRoute: 6
[05/08 21:48:18   2389s] (I)       Via cost during post routing: 1.00
[05/08 21:48:18   2389s] (I)       Layer congestion ratio : 1.00
[05/08 21:48:18   2389s] (I)       source-to-sink ratio   : 0.30
[05/08 21:48:18   2389s] (I)       Scenic ratio bound     : 3.00
[05/08 21:48:18   2389s] (I)       Segment layer relax scenic ratio: 1.25
[05/08 21:48:18   2389s] (I)       Source-sink aware LA ratio: 0.50
[05/08 21:48:18   2389s] (I)       PG-aware similar topology routing: true
[05/08 21:48:18   2389s] (I)       Maze routing via cost fix: true
[05/08 21:48:18   2389s] (I)       Apply PRL on PG terms  : true
[05/08 21:48:18   2389s] (I)       Apply PRL on obs objects: true
[05/08 21:48:18   2389s] (I)       Handle range-type spacing rules: true
[05/08 21:48:18   2389s] (I)       Apply function for special wires: true
[05/08 21:48:18   2389s] (I)       Layer by layer blockage reading: true
[05/08 21:48:18   2389s] (I)       Offset calculation fix : true
[05/08 21:48:18   2389s] (I)       Parallel spacing query fix: true
[05/08 21:48:18   2389s] (I)       Force source to root IR: true
[05/08 21:48:18   2389s] (I)       Layer Weights          : L2:4 L3:2.5
[05/08 21:48:18   2389s] (I)       Route stripe layer range: 
[05/08 21:48:18   2389s] (I)       Honor partition fences : 
[05/08 21:48:18   2389s] (I)       Honor partition pin    : 
[05/08 21:48:18   2389s] (I)       Honor partition fences with feedthrough: 
[05/08 21:48:18   2389s] (I)       Do not relax to DPT layer: true
[05/08 21:48:18   2389s] (I)       Pass through capacity modeling: true
[05/08 21:48:18   2389s] (I)       Counted 48759 PG shapes. We will not process PG shapes layer by layer.
[05/08 21:48:18   2389s] (I)       build grid graph
[05/08 21:48:18   2389s] (I)       build grid graph start
[05/08 21:48:18   2389s] [NR-eGR] Track table information for default rule: 
[05/08 21:48:18   2389s] [NR-eGR] METAL1 has no routable track
[05/08 21:48:18   2389s] [NR-eGR] METAL2 has single uniform track structure
[05/08 21:48:18   2389s] [NR-eGR] METAL3 has single uniform track structure
[05/08 21:48:18   2389s] [NR-eGR] METAL4 has single uniform track structure
[05/08 21:48:18   2389s] [NR-eGR] METAL5 has single uniform track structure
[05/08 21:48:18   2389s] (I)       build grid graph end
[05/08 21:48:18   2389s] (I)       ===========================================================================
[05/08 21:48:18   2389s] (I)       == Report All Rule Vias ==
[05/08 21:48:18   2389s] (I)       ===========================================================================
[05/08 21:48:18   2389s] (I)        Via Rule : (Default)
[05/08 21:48:18   2389s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/08 21:48:18   2389s] (I)       ---------------------------------------------------------------------------
[05/08 21:48:18   2389s] (I)        1    1 : via1                        1 : via1                     
[05/08 21:48:18   2389s] (I)        2    2 : via2                        2 : via2                     
[05/08 21:48:18   2389s] (I)        3    4 : via3                        4 : via3                     
[05/08 21:48:18   2389s] (I)        4    6 : via4                        6 : via4                     
[05/08 21:48:18   2389s] (I)        5    0 : ---                         0 : ---                      
[05/08 21:48:18   2389s] (I)       ===========================================================================
[05/08 21:48:18   2389s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2333.54 MB )
[05/08 21:48:18   2389s] (I)       Num PG vias on layer 1 : 0
[05/08 21:48:18   2389s] (I)       Num PG vias on layer 2 : 0
[05/08 21:48:18   2389s] (I)       Num PG vias on layer 3 : 0
[05/08 21:48:18   2389s] (I)       Num PG vias on layer 4 : 0
[05/08 21:48:18   2389s] (I)       Num PG vias on layer 5 : 0
[05/08 21:48:18   2389s] [NR-eGR] Read 90027 PG shapes
[05/08 21:48:18   2389s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2336.36 MB )
[05/08 21:48:18   2389s] [NR-eGR] #Routing Blockages  : 4
[05/08 21:48:18   2389s] [NR-eGR] #Instance Blockages : 26619
[05/08 21:48:18   2389s] [NR-eGR] #PG Blockages       : 90027
[05/08 21:48:18   2389s] [NR-eGR] #Bump Blockages     : 0
[05/08 21:48:18   2389s] [NR-eGR] #Boundary Blockages : 0
[05/08 21:48:18   2389s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/08 21:48:18   2389s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/08 21:48:18   2389s] (I)       readDataFromPlaceDB
[05/08 21:48:18   2389s] (I)       Read net information..
[05/08 21:48:18   2389s] [NR-eGR] Read numTotalNets=14212  numIgnoredNets=14206
[05/08 21:48:18   2389s] (I)       Read testcase time = 0.000 seconds
[05/08 21:48:18   2389s] 
[05/08 21:48:18   2389s] [NR-eGR] Connected 0 must-join pins/ports
[05/08 21:48:18   2389s] (I)       early_global_route_priority property id does not exist.
[05/08 21:48:18   2389s] (I)       Start initializing grid graph
[05/08 21:48:18   2389s] (I)       End initializing grid graph
[05/08 21:48:18   2389s] (I)       Model blockages into capacity
[05/08 21:48:18   2389s] (I)       Read Num Blocks=117964  Num Prerouted Wires=0  Num CS=0
[05/08 21:48:18   2389s] (I)       Started Modeling ( Curr Mem: 2350.49 MB )
[05/08 21:48:18   2389s] (I)       Started Modeling Layer 1 ( Curr Mem: 2350.49 MB )
[05/08 21:48:18   2389s] (I)       Started Modeling Layer 2 ( Curr Mem: 2350.49 MB )
[05/08 21:48:18   2389s] (I)       Layer 1 (V) : #blockages 16958 : #preroutes 0
[05/08 21:48:18   2389s] (I)       Finished Modeling Layer 2 ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2364.36 MB )
[05/08 21:48:18   2389s] (I)       Started Modeling Layer 3 ( Curr Mem: 2357.75 MB )
[05/08 21:48:18   2389s] (I)       Layer 2 (H) : #blockages 17372 : #preroutes 0
[05/08 21:48:18   2389s] (I)       Finished Modeling Layer 3 ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2375.94 MB )
[05/08 21:48:18   2389s] (I)       Started Modeling Layer 4 ( Curr Mem: 2361.36 MB )
[05/08 21:48:18   2390s] (I)       Layer 3 (V) : #blockages 48630 : #preroutes 0
[05/08 21:48:18   2390s] (I)       Finished Modeling Layer 4 ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2373.50 MB )
[05/08 21:48:18   2390s] (I)       Started Modeling Layer 5 ( Curr Mem: 2358.79 MB )
[05/08 21:48:18   2390s] (I)       Layer 4 (H) : #blockages 35004 : #preroutes 0
[05/08 21:48:18   2390s] (I)       Finished Modeling Layer 5 ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 2373.93 MB )
[05/08 21:48:18   2390s] (I)       Finished Modeling ( CPU: 0.29 sec, Real: 0.28 sec, Curr Mem: 2359.05 MB )
[05/08 21:48:18   2390s] (I)       Moved 1 terms for better access 
[05/08 21:48:18   2390s] (I)       Number of ignored nets = 0
[05/08 21:48:18   2390s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/08 21:48:18   2390s] (I)       Number of clock nets = 6.  Ignored: No
[05/08 21:48:18   2390s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 21:48:18   2390s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 21:48:18   2390s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 21:48:18   2390s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 21:48:18   2390s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 21:48:18   2390s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 21:48:18   2390s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 21:48:18   2390s] [NR-eGR] There are 5 clock nets ( 5 with NDR ).
[05/08 21:48:18   2390s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2359.1 MB
[05/08 21:48:18   2390s] (I)       Ndr track 0 does not exist
[05/08 21:48:18   2390s] (I)       Ndr track 0 does not exist
[05/08 21:48:18   2390s] (I)       Layer1  viaCost=200.00
[05/08 21:48:18   2390s] (I)       Layer2  viaCost=100.00
[05/08 21:48:18   2390s] (I)       Layer3  viaCost=100.00
[05/08 21:48:18   2390s] (I)       Layer4  viaCost=100.00
[05/08 21:48:18   2390s] (I)       ---------------------Grid Graph Info--------------------
[05/08 21:48:18   2390s] (I)       Routing area        : (0, 0) - (6583240, 6579280)
[05/08 21:48:18   2390s] (I)       Core area           : (613800, 613760) - (5970360, 5966240)
[05/08 21:48:18   2390s] (I)       Site width          :  1320  (dbu)
[05/08 21:48:18   2390s] (I)       Row height          : 10080  (dbu)
[05/08 21:48:18   2390s] (I)       GCell width         : 10080  (dbu)
[05/08 21:48:18   2390s] (I)       GCell height        : 10080  (dbu)
[05/08 21:48:18   2390s] (I)       Grid                :   653   652     5
[05/08 21:48:18   2390s] (I)       Layer numbers       :     1     2     3     4     5
[05/08 21:48:18   2390s] (I)       Vertical capacity   :     0 10080     0 10080     0
[05/08 21:48:18   2390s] (I)       Horizontal capacity :     0     0 10080     0 10080
[05/08 21:48:18   2390s] (I)       Default wire width  :   460   560   560   560   560
[05/08 21:48:18   2390s] (I)       Default wire space  :   460   560   560   560   560
[05/08 21:48:18   2390s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[05/08 21:48:18   2390s] (I)       Default pitch size  :   920  1320  1120  1320  1120
[05/08 21:48:18   2390s] (I)       First track coord   :     0   660   560   660   560
[05/08 21:48:18   2390s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00
[05/08 21:48:18   2390s] (I)       Total num of tracks :     0  4987  5874  4987  5874
[05/08 21:48:18   2390s] (I)       Num of masks        :     1     1     1     1     1
[05/08 21:48:18   2390s] (I)       Num of trim masks   :     0     0     0     0     0
[05/08 21:48:18   2390s] (I)       --------------------------------------------------------
[05/08 21:48:18   2390s] 
[05/08 21:48:18   2390s] [NR-eGR] ============ Routing rule table ============
[05/08 21:48:18   2390s] [NR-eGR] Rule id: 0  Nets: 5 
[05/08 21:48:18   2390s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/08 21:48:18   2390s] (I)       Pitch:  L1=1840  L2=2640  L3=2240  L4=2640  L5=2240
[05/08 21:48:18   2390s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2
[05/08 21:48:18   2390s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:48:18   2390s] [NR-eGR] Rule id: 1  Nets: 0 
[05/08 21:48:18   2390s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 21:48:18   2390s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120
[05/08 21:48:18   2390s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:48:18   2390s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:48:18   2390s] [NR-eGR] ========================================
[05/08 21:48:18   2390s] [NR-eGR] 
[05/08 21:48:18   2390s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 21:48:18   2390s] (I)       blocked tracks on layer2 : = 799954 / 3251524 (24.60%)
[05/08 21:48:18   2390s] (I)       blocked tracks on layer3 : = 895450 / 3835722 (23.35%)
[05/08 21:48:18   2390s] (I)       blocked tracks on layer4 : = 1686597 / 3251524 (51.87%)
[05/08 21:48:18   2390s] (I)       blocked tracks on layer5 : = 1933243 / 3835722 (50.40%)
[05/08 21:48:18   2390s] (I)       After initializing earlyGlobalRoute syMemory usage = 2382.9 MB
[05/08 21:48:18   2390s] (I)       Finished Loading and Dumping File ( CPU: 0.43 sec, Real: 0.44 sec, Curr Mem: 2382.92 MB )
[05/08 21:48:18   2390s] (I)       Started Global Routing ( Curr Mem: 2362.01 MB )
[05/08 21:48:18   2390s] (I)       ============= Initialization =============
[05/08 21:48:18   2390s] (I)       totalPins=357  totalGlobalPin=357 (100.00%)
[05/08 21:48:18   2390s] (I)       Started Build MST ( Curr Mem: 2356.06 MB )
[05/08 21:48:18   2390s] (I)       Generate topology with 10 threads
[05/08 21:48:18   2390s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2380.43 MB )
[05/08 21:48:18   2390s] (I)       total 2D Cap : 4515072 = (2950397 H, 1564675 V)
[05/08 21:48:18   2390s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[05/08 21:48:18   2390s] (I)       ============  Phase 1a Route ============
[05/08 21:48:18   2390s] (I)       Started Phase 1a ( Curr Mem: 2368.74 MB )
[05/08 21:48:18   2390s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2368.74 MB )
[05/08 21:48:18   2390s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2368.74 MB )
[05/08 21:48:18   2390s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 71
[05/08 21:48:18   2390s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2368.74 MB )
[05/08 21:48:18   2390s] (I)       Usage: 2922 = (1536 H, 1386 V) = (0.05% H, 0.09% V) = (7.741e+03um H, 6.985e+03um V)
[05/08 21:48:18   2390s] (I)       
[05/08 21:48:18   2390s] (I)       ============  Phase 1b Route ============
[05/08 21:48:18   2390s] (I)       Started Phase 1b ( Curr Mem: 2368.74 MB )
[05/08 21:48:18   2390s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.74 MB )
[05/08 21:48:18   2390s] (I)       Usage: 2921 = (1535 H, 1386 V) = (0.05% H, 0.09% V) = (7.736e+03um H, 6.985e+03um V)
[05/08 21:48:18   2390s] (I)       
[05/08 21:48:18   2390s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.472184e+04um
[05/08 21:48:18   2390s] (I)       ============  Phase 1c Route ============
[05/08 21:48:18   2390s] (I)       Started Phase 1c ( Curr Mem: 2368.74 MB )
[05/08 21:48:18   2390s] (I)       Level2 Grid: 131 x 131
[05/08 21:48:18   2390s] (I)       Started Two Level Routing ( Curr Mem: 2369.14 MB )
[05/08 21:48:18   2390s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2369.14 MB )
[05/08 21:48:18   2390s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2369.14 MB )
[05/08 21:48:18   2390s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2369.14 MB )
[05/08 21:48:18   2390s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2368.74 MB )
[05/08 21:48:18   2390s] (I)       Usage: 2921 = (1535 H, 1386 V) = (0.05% H, 0.09% V) = (7.736e+03um H, 6.985e+03um V)
[05/08 21:48:18   2390s] (I)       
[05/08 21:48:18   2390s] (I)       ============  Phase 1d Route ============
[05/08 21:48:18   2390s] (I)       Started Phase 1d ( Curr Mem: 2368.74 MB )
[05/08 21:48:18   2390s] (I)       Finished Phase 1d ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 2368.74 MB )
[05/08 21:48:18   2390s] (I)       Usage: 2933 = (1549 H, 1384 V) = (0.05% H, 0.09% V) = (7.807e+03um H, 6.975e+03um V)
[05/08 21:48:18   2390s] (I)       
[05/08 21:48:18   2390s] (I)       ============  Phase 1e Route ============
[05/08 21:48:18   2390s] (I)       Started Phase 1e ( Curr Mem: 2368.74 MB )
[05/08 21:48:18   2390s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2368.74 MB )
[05/08 21:48:18   2390s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.74 MB )
[05/08 21:48:18   2390s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.74 MB )
[05/08 21:48:18   2390s] (I)       Usage: 2933 = (1549 H, 1384 V) = (0.05% H, 0.09% V) = (7.807e+03um H, 6.975e+03um V)
[05/08 21:48:18   2390s] (I)       
[05/08 21:48:18   2390s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.478232e+04um
[05/08 21:48:18   2390s] [NR-eGR] 
[05/08 21:48:18   2390s] (I)       ============  Phase 1f Route ============
[05/08 21:48:18   2390s] (I)       Started Phase 1f ( Curr Mem: 2368.74 MB )
[05/08 21:48:18   2390s] (I)       Finished Phase 1f ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2368.74 MB )
[05/08 21:48:18   2390s] (I)       Usage: 2933 = (1549 H, 1384 V) = (0.05% H, 0.09% V) = (7.807e+03um H, 6.975e+03um V)
[05/08 21:48:18   2390s] (I)       
[05/08 21:48:18   2390s] (I)       ============  Phase 1g Route ============
[05/08 21:48:18   2390s] (I)       Started Post Routing ( Curr Mem: 2368.74 MB )
[05/08 21:48:18   2390s] (I)       Finished Post Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2368.74 MB )
[05/08 21:48:18   2390s] (I)       Usage: 2918 = (1545 H, 1373 V) = (0.05% H, 0.09% V) = (7.787e+03um H, 6.920e+03um V)
[05/08 21:48:18   2390s] (I)       
[05/08 21:48:18   2390s] (I)       numNets=5  numFullyRipUpNets=4  numPartialRipUpNets=4 routedWL=612
[05/08 21:48:18   2390s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 5]
[05/08 21:48:18   2390s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.74 MB )
[05/08 21:48:18   2390s] (I)       Run Multi-thread layer assignment with 10 threads
[05/08 21:48:18   2390s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2362.76 MB )
[05/08 21:48:18   2390s] (I)       Started Build MST ( Curr Mem: 2362.76 MB )
[05/08 21:48:18   2390s] (I)       Generate topology with 10 threads
[05/08 21:48:18   2390s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2387.16 MB )
[05/08 21:48:18   2390s] (I)       total 2D Cap : 6427596 = (4862921 H, 1564675 V)
[05/08 21:48:18   2390s] [NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 5]
[05/08 21:48:18   2390s] (I)       ============  Phase 1a Route ============
[05/08 21:48:18   2390s] (I)       Started Phase 1a ( Curr Mem: 2368.95 MB )
[05/08 21:48:18   2390s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.95 MB )
[05/08 21:48:18   2390s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 72
[05/08 21:48:19   2390s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Usage: 5231 = (2802 H, 2429 V) = (0.06% H, 0.16% V) = (1.412e+04um H, 1.224e+04um V)
[05/08 21:48:19   2390s] (I)       
[05/08 21:48:19   2390s] (I)       ============  Phase 1b Route ============
[05/08 21:48:19   2390s] (I)       Started Phase 1b ( Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Usage: 5230 = (2801 H, 2429 V) = (0.06% H, 0.16% V) = (1.412e+04um H, 1.224e+04um V)
[05/08 21:48:19   2390s] (I)       
[05/08 21:48:19   2390s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.635920e+04um
[05/08 21:48:19   2390s] (I)       ============  Phase 1c Route ============
[05/08 21:48:19   2390s] (I)       Started Phase 1c ( Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Level2 Grid: 131 x 131
[05/08 21:48:19   2390s] (I)       Started Two Level Routing ( Curr Mem: 2369.34 MB )
[05/08 21:48:19   2390s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2369.34 MB )
[05/08 21:48:19   2390s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2369.34 MB )
[05/08 21:48:19   2390s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2369.34 MB )
[05/08 21:48:19   2390s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Usage: 5230 = (2801 H, 2429 V) = (0.06% H, 0.16% V) = (1.412e+04um H, 1.224e+04um V)
[05/08 21:48:19   2390s] (I)       
[05/08 21:48:19   2390s] (I)       ============  Phase 1d Route ============
[05/08 21:48:19   2390s] (I)       Started Phase 1d ( Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Usage: 5246 = (2819 H, 2427 V) = (0.06% H, 0.16% V) = (1.421e+04um H, 1.223e+04um V)
[05/08 21:48:19   2390s] (I)       
[05/08 21:48:19   2390s] (I)       ============  Phase 1e Route ============
[05/08 21:48:19   2390s] (I)       Started Phase 1e ( Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Usage: 5246 = (2819 H, 2427 V) = (0.06% H, 0.16% V) = (1.421e+04um H, 1.223e+04um V)
[05/08 21:48:19   2390s] (I)       
[05/08 21:48:19   2390s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.643984e+04um
[05/08 21:48:19   2390s] [NR-eGR] 
[05/08 21:48:19   2390s] (I)       ============  Phase 1f Route ============
[05/08 21:48:19   2390s] (I)       Started Phase 1f ( Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Finished Phase 1f ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Usage: 5246 = (2819 H, 2427 V) = (0.06% H, 0.16% V) = (1.421e+04um H, 1.223e+04um V)
[05/08 21:48:19   2390s] (I)       
[05/08 21:48:19   2390s] (I)       ============  Phase 1g Route ============
[05/08 21:48:19   2390s] (I)       Started Post Routing ( Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Finished Post Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Usage: 5225 = (2814 H, 2411 V) = (0.06% H, 0.15% V) = (1.418e+04um H, 1.215e+04um V)
[05/08 21:48:19   2390s] (I)       
[05/08 21:48:19   2390s] (I)       numNets=4  numFullyRipUpNets=0  numPartialRipUpNets=4 routedWL=0
[05/08 21:48:19   2390s] [NR-eGR] Create a new net group with 4 nets and layer range [2, 5]
[05/08 21:48:19   2390s] (I)       Started Build MST ( Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Generate topology with 10 threads
[05/08 21:48:19   2390s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       total 2D Cap : 8880425 = (4862921 H, 4017504 V)
[05/08 21:48:19   2390s] [NR-eGR] Layer group 3: route 4 net(s) in layer range [2, 5]
[05/08 21:48:19   2390s] (I)       ============  Phase 1a Route ============
[05/08 21:48:19   2390s] (I)       Started Phase 1a ( Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 74
[05/08 21:48:19   2390s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Usage: 9292 = (5058 H, 4234 V) = (0.10% H, 0.11% V) = (2.549e+04um H, 2.134e+04um V)
[05/08 21:48:19   2390s] (I)       
[05/08 21:48:19   2390s] (I)       ============  Phase 1b Route ============
[05/08 21:48:19   2390s] (I)       Started Phase 1b ( Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Usage: 9292 = (5058 H, 4234 V) = (0.10% H, 0.11% V) = (2.549e+04um H, 2.134e+04um V)
[05/08 21:48:19   2390s] (I)       
[05/08 21:48:19   2390s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.683168e+04um
[05/08 21:48:19   2390s] (I)       ============  Phase 1c Route ============
[05/08 21:48:19   2390s] (I)       Started Phase 1c ( Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Level2 Grid: 131 x 131
[05/08 21:48:19   2390s] (I)       Started Two Level Routing ( Curr Mem: 2369.34 MB )
[05/08 21:48:19   2390s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2369.34 MB )
[05/08 21:48:19   2390s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2369.34 MB )
[05/08 21:48:19   2390s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2369.34 MB )
[05/08 21:48:19   2390s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Usage: 9292 = (5058 H, 4234 V) = (0.10% H, 0.11% V) = (2.549e+04um H, 2.134e+04um V)
[05/08 21:48:19   2390s] (I)       
[05/08 21:48:19   2390s] (I)       ============  Phase 1d Route ============
[05/08 21:48:19   2390s] (I)       Started Phase 1d ( Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Usage: 9292 = (5058 H, 4234 V) = (0.10% H, 0.11% V) = (2.549e+04um H, 2.134e+04um V)
[05/08 21:48:19   2390s] (I)       
[05/08 21:48:19   2390s] (I)       ============  Phase 1e Route ============
[05/08 21:48:19   2390s] (I)       Started Phase 1e ( Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Usage: 9292 = (5058 H, 4234 V) = (0.10% H, 0.11% V) = (2.549e+04um H, 2.134e+04um V)
[05/08 21:48:19   2390s] (I)       
[05/08 21:48:19   2390s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.683168e+04um
[05/08 21:48:19   2390s] [NR-eGR] 
[05/08 21:48:19   2390s] (I)       ============  Phase 1f Route ============
[05/08 21:48:19   2390s] (I)       Started Phase 1f ( Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Usage: 9292 = (5058 H, 4234 V) = (0.10% H, 0.11% V) = (2.549e+04um H, 2.134e+04um V)
[05/08 21:48:19   2390s] (I)       
[05/08 21:48:19   2390s] (I)       ============  Phase 1g Route ============
[05/08 21:48:19   2390s] (I)       Started Post Routing ( Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2368.95 MB )
[05/08 21:48:19   2390s] (I)       Usage: 9283 = (5054 H, 4229 V) = (0.10% H, 0.11% V) = (2.547e+04um H, 2.131e+04um V)
[05/08 21:48:19   2390s] (I)       
[05/08 21:48:19   2390s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2341.38 MB )
[05/08 21:48:19   2390s] (I)       Run Multi-thread layer assignment with 10 threads
[05/08 21:48:19   2390s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2335.51 MB )
[05/08 21:48:19   2390s] (I)       
[05/08 21:48:19   2390s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 21:48:19   2390s] [NR-eGR]                        OverCon            
[05/08 21:48:19   2390s] [NR-eGR]                         #Gcell     %Gcell
[05/08 21:48:19   2390s] [NR-eGR]       Layer                (0)    OverCon 
[05/08 21:48:19   2390s] [NR-eGR] ----------------------------------------------
[05/08 21:48:19   2390s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[05/08 21:48:19   2390s] [NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[05/08 21:48:19   2390s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[05/08 21:48:19   2390s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[05/08 21:48:19   2390s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[05/08 21:48:19   2390s] [NR-eGR] ----------------------------------------------
[05/08 21:48:19   2390s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/08 21:48:19   2390s] [NR-eGR] 
[05/08 21:48:19   2390s] (I)       Finished Global Routing ( CPU: 0.70 sec, Real: 0.69 sec, Curr Mem: 2335.51 MB )
[05/08 21:48:19   2390s] (I)       total 2D Cap : 8909768 = (4871041 H, 4038727 V)
[05/08 21:48:19   2390s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/08 21:48:19   2390s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/08 21:48:19   2390s] (I)       ============= track Assignment ============
[05/08 21:48:19   2390s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2334.86 MB )
[05/08 21:48:19   2390s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2334.86 MB )
[05/08 21:48:19   2390s] (I)       Started Greedy Track Assignment ( Curr Mem: 2334.86 MB )
[05/08 21:48:19   2390s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer6, numCutBoxes=0)
[05/08 21:48:19   2390s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2342.10 MB )
[05/08 21:48:19   2390s] (I)       Run single-thread track assignment
[05/08 21:48:19   2390s] (I)       Finished Greedy Track Assignment ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 2351.45 MB )
[05/08 21:48:19   2390s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:48:19   2390s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 44149
[05/08 21:48:19   2390s] [NR-eGR] METAL2  (2V) length: 5.813325e+05um, number of vias: 63146
[05/08 21:48:19   2390s] [NR-eGR] METAL3  (3H) length: 6.575976e+05um, number of vias: 1423
[05/08 21:48:19   2390s] [NR-eGR] METAL4  (4V) length: 1.424135e+05um, number of vias: 357
[05/08 21:48:19   2390s] [NR-eGR] METAL5  (5H) length: 5.812209e+04um, number of vias: 0
[05/08 21:48:19   2390s] [NR-eGR] Total length: 1.439466e+06um, number of vias: 109075
[05/08 21:48:19   2390s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:48:19   2390s] [NR-eGR] Total eGR-routed clock nets wire length: 1.432344e+04um 
[05/08 21:48:19   2390s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:48:19   2390s] [NR-eGR] Report for selected net(s) only.
[05/08 21:48:19   2390s] [NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 357
[05/08 21:48:19   2390s] [NR-eGR] METAL2  (2V) length: 1.854320e+03um, number of vias: 418
[05/08 21:48:19   2390s] [NR-eGR] METAL3  (3H) length: 6.340170e+03um, number of vias: 255
[05/08 21:48:19   2390s] [NR-eGR] METAL4  (4V) length: 5.199880e+03um, number of vias: 53
[05/08 21:48:19   2390s] [NR-eGR] METAL5  (5H) length: 9.290700e+02um, number of vias: 0
[05/08 21:48:19   2390s] [NR-eGR] Total length: 1.432344e+04um, number of vias: 1083
[05/08 21:48:19   2390s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:48:19   2390s] [NR-eGR] Total routed clock nets wire length: 1.432344e+04um, number of vias: 1083
[05/08 21:48:19   2390s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:48:19   2391s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.36 sec, Real: 1.32 sec, Curr Mem: 2328.47 MB )
[05/08 21:48:19   2391s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/.rgfIY2vJT
[05/08 21:48:19   2391s]       Early Global Route - eGR->NR step done. (took cpu=0:00:01.4 real=0:00:01.4)
[05/08 21:48:19   2391s]     Routing using eGR in eGR->NR Step done.
[05/08 21:48:19   2391s]     Routing using NR in eGR->NR Step...
[05/08 21:48:19   2391s] 
[05/08 21:48:19   2391s] CCOPT: Preparing to route 6 clock nets with NanoRoute.
[05/08 21:48:19   2391s]   All net are default rule.
[05/08 21:48:19   2391s]   Removed pre-existing routes for 5 nets.
[05/08 21:48:19   2391s]   Preferred NanoRoute mode settings: Current
[05/08 21:48:19   2391s] -droutePostRouteSpreadWire auto
[05/08 21:48:19   2391s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 21:48:19   2391s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[05/08 21:48:19   2391s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[05/08 21:48:19   2391s]       Clock detailed routing...
[05/08 21:48:19   2391s]         NanoRoute...
[05/08 21:48:19   2391s] % Begin globalDetailRoute (date=05/08 21:48:19, mem=1747.1M)
[05/08 21:48:19   2391s] 
[05/08 21:48:19   2391s] globalDetailRoute
[05/08 21:48:19   2391s] 
[05/08 21:48:19   2391s] #setNanoRouteMode -drouteAutoStop false
[05/08 21:48:19   2391s] #setNanoRouteMode -drouteEndIteration 20
[05/08 21:48:19   2391s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[05/08 21:48:19   2391s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[05/08 21:48:19   2391s] #setNanoRouteMode -routeSelectedNetOnly true
[05/08 21:48:19   2391s] #setNanoRouteMode -routeWithEco true
[05/08 21:48:19   2391s] #setNanoRouteMode -routeWithSiDriven false
[05/08 21:48:19   2391s] #setNanoRouteMode -routeWithTimingDriven false
[05/08 21:48:19   2391s] ### Time Record (globalDetailRoute) is installed.
[05/08 21:48:19   2391s] #Start globalDetailRoute on Wed May  8 21:48:19 2024
[05/08 21:48:19   2391s] #
[05/08 21:48:19   2391s] ### Time Record (Pre Callback) is installed.
[05/08 21:48:19   2391s] ### Time Record (Pre Callback) is uninstalled.
[05/08 21:48:19   2391s] ### Time Record (DB Import) is installed.
[05/08 21:48:19   2391s] ### Time Record (Timing Data Generation) is installed.
[05/08 21:48:19   2391s] ### Time Record (Timing Data Generation) is uninstalled.
[05/08 21:48:19   2391s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[05/08 21:48:19   2391s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:48:19   2391s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:48:19   2391s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/busy of net busy because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:48:19   2391s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ready of net ready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:48:19   2391s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[11] of net iaddr[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:48:19   2391s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[10] of net iaddr[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:48:19   2391s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[9] of net iaddr[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:48:19   2391s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[8] of net iaddr[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:48:19   2391s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[7] of net iaddr[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:48:19   2391s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[6] of net iaddr[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:48:19   2391s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[5] of net iaddr[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:48:19   2391s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[4] of net iaddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:48:19   2391s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[3] of net iaddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:48:19   2391s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[2] of net iaddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:48:19   2391s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[1] of net iaddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:48:19   2391s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[0] of net iaddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:48:19   2391s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[19] of net idata[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:48:19   2391s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[18] of net idata[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:48:19   2391s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[17] of net idata[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:48:19   2391s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[16] of net idata[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:48:19   2391s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[05/08 21:48:19   2391s] #To increase the message display limit, refer to the product command reference manual.
[05/08 21:48:19   2391s] ### Net info: total nets: 14912
[05/08 21:48:19   2391s] ### Net info: dirty nets: 6
[05/08 21:48:19   2391s] ### Net info: marked as disconnected nets: 0
[05/08 21:48:19   2391s] #num needed restored net=0
[05/08 21:48:19   2391s] #need_extraction net=0 (total=14912)
[05/08 21:48:19   2391s] ### Net info: fully routed nets: 0
[05/08 21:48:19   2391s] ### Net info: trivial (< 2 pins) nets: 808
[05/08 21:48:19   2391s] ### Net info: unrouted nets: 14104
[05/08 21:48:19   2391s] ### Net info: re-extraction nets: 0
[05/08 21:48:19   2391s] ### Net info: selected nets: 6
[05/08 21:48:19   2391s] ### Net info: ignored nets: 0
[05/08 21:48:19   2391s] ### Net info: skip routing nets: 0
[05/08 21:48:19   2391s] #WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
[05/08 21:48:19   2391s] #WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
[05/08 21:48:19   2391s] #WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
[05/08 21:48:19   2391s] #WARNING (NRDB-733) PIN busy in CELL_VIEW CHIP does not have physical port.
[05/08 21:48:19   2391s] #WARNING (NRDB-733) PIN caddr_rd[0] in CELL_VIEW CHIP does not have physical port.
[05/08 21:48:19   2391s] #WARNING (NRDB-733) PIN caddr_rd[10] in CELL_VIEW CHIP does not have physical port.
[05/08 21:48:19   2391s] #WARNING (NRDB-733) PIN caddr_rd[11] in CELL_VIEW CHIP does not have physical port.
[05/08 21:48:19   2391s] #WARNING (NRDB-733) PIN caddr_rd[1] in CELL_VIEW CHIP does not have physical port.
[05/08 21:48:19   2391s] #WARNING (NRDB-733) PIN caddr_rd[2] in CELL_VIEW CHIP does not have physical port.
[05/08 21:48:19   2391s] #WARNING (NRDB-733) PIN caddr_rd[3] in CELL_VIEW CHIP does not have physical port.
[05/08 21:48:19   2391s] #WARNING (NRDB-733) PIN caddr_rd[4] in CELL_VIEW CHIP does not have physical port.
[05/08 21:48:19   2391s] #WARNING (NRDB-733) PIN caddr_rd[5] in CELL_VIEW CHIP does not have physical port.
[05/08 21:48:19   2391s] #WARNING (NRDB-733) PIN caddr_rd[6] in CELL_VIEW CHIP does not have physical port.
[05/08 21:48:19   2391s] #WARNING (NRDB-733) PIN caddr_rd[7] in CELL_VIEW CHIP does not have physical port.
[05/08 21:48:19   2391s] #WARNING (NRDB-733) PIN caddr_rd[8] in CELL_VIEW CHIP does not have physical port.
[05/08 21:48:19   2391s] #WARNING (NRDB-733) PIN caddr_rd[9] in CELL_VIEW CHIP does not have physical port.
[05/08 21:48:19   2391s] #WARNING (NRDB-733) PIN caddr_wr[0] in CELL_VIEW CHIP does not have physical port.
[05/08 21:48:19   2391s] #WARNING (NRDB-733) PIN caddr_wr[10] in CELL_VIEW CHIP does not have physical port.
[05/08 21:48:19   2391s] #WARNING (NRDB-733) PIN caddr_wr[11] in CELL_VIEW CHIP does not have physical port.
[05/08 21:48:19   2391s] #WARNING (NRDB-733) PIN caddr_wr[1] in CELL_VIEW CHIP does not have physical port.
[05/08 21:48:19   2391s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[05/08 21:48:19   2391s] #To increase the message display limit, refer to the product command reference manual.
[05/08 21:48:19   2391s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER METAL5. This will cause routability problems for NanoRoute.
[05/08 21:48:19   2391s] ### Time Record (DB Import) is uninstalled.
[05/08 21:48:19   2391s] #NanoRoute Version 19.12-s087_1 NR191024-1807/19_12-UB
[05/08 21:48:19   2391s] #RTESIG:78da8d924f4bc43010c53dfb2986ec1e2ab8db4cd2fce95141440f2acb2a780abb902d95
[05/08 21:48:19   2391s] #       b6599ab4e8b737eab5369debfc78f3e6cdacd66f773b20586e916d3cd5ca203cedb044ca
[05/08 21:48:19   2391s] #       8a0d6aaa722c4d6cbdde92cbd5faf9658f9cc2e9d0780bd9d1b9e61a066f7bf03684baab
[05/08 21:48:19   2391s] #       aefe1886121885acee82ad6c3fcd6801a11fe6640a590209eeec1a577d11c87ce8637312
[05/08 21:48:19   2391s] #       1552c525e6198d3ae9bc2c441c196d4529db0ded3454aa947564528360db82fe1464a7c6
[05/08 21:48:19   2391s] #       1dc234c9a94cda42cef902482c519212481eda735e779d1b076f826dcf86959c2a53fbe6
[05/08 21:48:19   2391s] #       70fc14a66d0537e2e6fef363ccb77d757a7867e3e37e3e5e2c783cd7effcb9f050500e64
[05/08 21:48:19   2391s] #       e4093115534965ac245fc02cd051229d9b52e9ef418d0cc8bf9b5d7c03533e0b65
[05/08 21:48:19   2391s] #
[05/08 21:48:19   2391s] #Skip comparing routing design signature in db-snapshot flow
[05/08 21:48:19   2391s] #RTESIG:78da8d924f4bc43010c53dfb2986ec1e2ab8db4cd2fce95141440f2acb2a780abb902d95
[05/08 21:48:19   2391s] #       b6599ab4e8b737eab5369debfc78f3e6cdacd66f773b20586e916d3cd5ca203cedb044ca
[05/08 21:48:19   2391s] #       8a0d6aaa722c4d6cbdde92cbd5faf9658f9cc2e9d0780bd9d1b9e61a066f7bf03684baab
[05/08 21:48:19   2391s] #       aefe1886121885acee82ad6c3fcd6801a11fe6640a590209eeec1a577d11c87ce8637312
[05/08 21:48:19   2391s] #       1552c525e6198d3ae9bc2c441c196d4529db0ded3454aa947564528360db82fe1464a7c6
[05/08 21:48:19   2391s] #       1dc234c9a94cda42cef902482c519212481eda735e779d1b076f826dcf86959c2a53fbe6
[05/08 21:48:19   2391s] #       70fc14a66d0537e2e6fef363ccb77d757a7867e3e37e3e5e2c783cd7effcb9f050500e64
[05/08 21:48:19   2391s] #       e4093115534965ac245fc02cd051229d9b52e9ef418d0cc8bf9b5d7c03533e0b65
[05/08 21:48:19   2391s] #
[05/08 21:48:19   2391s] #Using multithreading with 10 threads.
[05/08 21:48:19   2391s] ### Time Record (Data Preparation) is installed.
[05/08 21:48:19   2391s] #Start routing data preparation on Wed May  8 21:48:19 2024
[05/08 21:48:19   2391s] #
[05/08 21:48:19   2391s] #Minimum voltage of a net in the design = 0.000.
[05/08 21:48:19   2391s] #Maximum voltage of a net in the design = 1.620.
[05/08 21:48:19   2391s] #Voltage range [0.000 - 1.620] has 14489 nets.
[05/08 21:48:19   2391s] #Voltage range [0.000 - 0.000] has 277 nets.
[05/08 21:48:19   2391s] #Voltage range [1.620 - 1.620] has 146 nets.
[05/08 21:48:19   2391s] ### Time Record (Cell Pin Access) is installed.
[05/08 21:48:20   2394s] ### Time Record (Cell Pin Access) is uninstalled.
[05/08 21:48:20   2394s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[05/08 21:48:20   2394s] # METAL2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[05/08 21:48:20   2394s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[05/08 21:48:20   2394s] # METAL4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[05/08 21:48:20   2394s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[05/08 21:48:20   2394s] #Regenerating Ggrids automatically.
[05/08 21:48:20   2394s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
[05/08 21:48:20   2394s] #Using automatically generated G-grids.
[05/08 21:48:20   2394s] #Done routing data preparation.
[05/08 21:48:20   2394s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1781.26 (MB), peak = 2119.70 (MB)
[05/08 21:48:20   2394s] ### Time Record (Data Preparation) is uninstalled.
[05/08 21:48:20   2394s] ### Time Record (Special Wire Merging) is installed.
[05/08 21:48:20   2394s] #Merging special wires: starts on Wed May  8 21:48:20 2024 with memory = 1782.57 (MB), peak = 2119.70 (MB)
[05/08 21:48:20   2394s] #
[05/08 21:48:20   2394s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB --1.12 [10]--
[05/08 21:48:20   2394s] ### Time Record (Special Wire Merging) is uninstalled.
[05/08 21:48:20   2394s] #reading routing guides ......
[05/08 21:48:20   2394s] #
[05/08 21:48:20   2394s] #Finished routing data preparation on Wed May  8 21:48:20 2024
[05/08 21:48:20   2394s] #
[05/08 21:48:20   2394s] #Cpu time = 00:00:03
[05/08 21:48:20   2394s] #Elapsed time = 00:00:01
[05/08 21:48:20   2394s] #Increased memory = 17.62 (MB)
[05/08 21:48:20   2394s] #Total memory = 1783.55 (MB)
[05/08 21:48:20   2394s] #Peak memory = 2119.70 (MB)
[05/08 21:48:20   2394s] #
[05/08 21:48:20   2394s] ### Time Record (Global Routing) is installed.
[05/08 21:48:20   2394s] #
[05/08 21:48:20   2394s] #Start global routing on Wed May  8 21:48:20 2024
[05/08 21:48:20   2394s] #
[05/08 21:48:20   2394s] #
[05/08 21:48:20   2394s] #Start global routing initialization on Wed May  8 21:48:20 2024
[05/08 21:48:20   2394s] #
[05/08 21:48:20   2394s] #Number of eco nets is 0
[05/08 21:48:20   2394s] #
[05/08 21:48:20   2394s] #Start global routing data preparation on Wed May  8 21:48:20 2024
[05/08 21:48:20   2394s] #
[05/08 21:48:20   2394s] ### build_merged_routing_blockage_rect_list starts on Wed May  8 21:48:20 2024 with memory = 1784.04 (MB), peak = 2119.70 (MB)
[05/08 21:48:20   2394s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB --1.01 [10]--
[05/08 21:48:20   2394s] #Start routing resource analysis on Wed May  8 21:48:20 2024
[05/08 21:48:20   2394s] #
[05/08 21:48:20   2394s] ### init_is_bin_blocked starts on Wed May  8 21:48:20 2024 with memory = 1784.43 (MB), peak = 2119.70 (MB)
[05/08 21:48:20   2394s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB --0.00 [10]--
[05/08 21:48:20   2394s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed May  8 21:48:20 2024 with memory = 1795.20 (MB), peak = 2119.70 (MB)
[05/08 21:48:20   2395s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:00, mem:1.8 GB, peak:2.1 GB --6.24 [10]--
[05/08 21:48:20   2395s] ### adjust_flow_cap starts on Wed May  8 21:48:20 2024 with memory = 1797.48 (MB), peak = 2119.70 (MB)
[05/08 21:48:20   2395s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --2.43 [10]--
[05/08 21:48:20   2395s] ### adjust_partial_route_blockage starts on Wed May  8 21:48:20 2024 with memory = 1799.12 (MB), peak = 2119.70 (MB)
[05/08 21:48:20   2395s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --3.76 [10]--
[05/08 21:48:20   2395s] ### set_via_blocked starts on Wed May  8 21:48:20 2024 with memory = 1799.12 (MB), peak = 2119.70 (MB)
[05/08 21:48:20   2395s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --2.34 [10]--
[05/08 21:48:20   2395s] ### copy_flow starts on Wed May  8 21:48:20 2024 with memory = 1799.12 (MB), peak = 2119.70 (MB)
[05/08 21:48:20   2395s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --3.42 [10]--
[05/08 21:48:20   2395s] #Routing resource analysis is done on Wed May  8 21:48:20 2024
[05/08 21:48:20   2395s] #
[05/08 21:48:20   2395s] ### report_flow_cap starts on Wed May  8 21:48:20 2024 with memory = 1798.76 (MB), peak = 2119.70 (MB)
[05/08 21:48:20   2395s] #  Resource Analysis:
[05/08 21:48:20   2395s] #
[05/08 21:48:20   2395s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/08 21:48:20   2395s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/08 21:48:20   2395s] #  --------------------------------------------------------------
[05/08 21:48:20   2395s] #  METAL1         H        4491        1383      153664    23.89%
[05/08 21:48:20   2395s] #  METAL2         V        3817        1170      153664    23.70%
[05/08 21:48:20   2395s] #  METAL3         H        4620        1254      153664    22.39%
[05/08 21:48:20   2395s] #  METAL4         V        2469        2518      153664    43.17%
[05/08 21:48:20   2395s] #  METAL5         H        2891        2983      153664    42.78%
[05/08 21:48:20   2395s] #  --------------------------------------------------------------
[05/08 21:48:20   2395s] #  Total                  18289      33.92%      768320    31.19%
[05/08 21:48:20   2395s] #
[05/08 21:48:20   2395s] #  6 nets (0.04%) with 1 preferred extra spacing.
[05/08 21:48:20   2395s] #
[05/08 21:48:20   2395s] #
[05/08 21:48:20   2395s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.27 [10]--
[05/08 21:48:20   2395s] ### analyze_m2_tracks starts on Wed May  8 21:48:20 2024 with memory = 1798.93 (MB), peak = 2119.70 (MB)
[05/08 21:48:20   2395s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --0.88 [10]--
[05/08 21:48:20   2395s] ### report_initial_resource starts on Wed May  8 21:48:20 2024 with memory = 1798.93 (MB), peak = 2119.70 (MB)
[05/08 21:48:20   2395s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --0.00 [10]--
[05/08 21:48:20   2395s] ### mark_pg_pins_accessibility starts on Wed May  8 21:48:20 2024 with memory = 1798.93 (MB), peak = 2119.70 (MB)
[05/08 21:48:20   2395s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --0.81 [10]--
[05/08 21:48:20   2395s] ### set_net_region starts on Wed May  8 21:48:20 2024 with memory = 1798.93 (MB), peak = 2119.70 (MB)
[05/08 21:48:20   2395s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --2.13 [10]--
[05/08 21:48:20   2395s] #
[05/08 21:48:20   2395s] #Global routing data preparation is done on Wed May  8 21:48:20 2024
[05/08 21:48:20   2395s] #
[05/08 21:48:20   2395s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1798.93 (MB), peak = 2119.70 (MB)
[05/08 21:48:20   2395s] #
[05/08 21:48:20   2395s] ### prepare_level starts on Wed May  8 21:48:20 2024 with memory = 1798.94 (MB), peak = 2119.70 (MB)
[05/08 21:48:20   2395s] #Routing guide is on.
[05/08 21:48:20   2395s] ### init level 1 starts on Wed May  8 21:48:20 2024 with memory = 1798.95 (MB), peak = 2119.70 (MB)
[05/08 21:48:20   2395s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.01 [10]--
[05/08 21:48:20   2395s] ### Level 1 hgrid = 392 X 392
[05/08 21:48:20   2395s] ### prepare_level_flow starts on Wed May  8 21:48:20 2024 with memory = 1799.72 (MB), peak = 2119.70 (MB)
[05/08 21:48:20   2395s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --0.00 [10]--
[05/08 21:48:20   2395s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --0.92 [10]--
[05/08 21:48:20   2395s] #
[05/08 21:48:20   2395s] #Global routing initialization is done on Wed May  8 21:48:20 2024
[05/08 21:48:20   2395s] #
[05/08 21:48:20   2395s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1799.73 (MB), peak = 2119.70 (MB)
[05/08 21:48:20   2395s] #
[05/08 21:48:20   2395s] #start global routing iteration 1...
[05/08 21:48:20   2395s] ### init_flow_edge starts on Wed May  8 21:48:20 2024 with memory = 1800.19 (MB), peak = 2119.70 (MB)
[05/08 21:48:20   2395s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --2.07 [10]--
[05/08 21:48:20   2395s] ### routing at level 1 (topmost level) iter 0
[05/08 21:48:21   2395s] ### measure_qor starts on Wed May  8 21:48:21 2024 with memory = 1804.03 (MB), peak = 2119.70 (MB)
[05/08 21:48:21   2395s] ### measure_congestion starts on Wed May  8 21:48:21 2024 with memory = 1804.03 (MB), peak = 2119.70 (MB)
[05/08 21:48:21   2395s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --0.97 [10]--
[05/08 21:48:21   2395s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.24 [10]--
[05/08 21:48:21   2395s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1804.04 (MB), peak = 2119.70 (MB)
[05/08 21:48:21   2395s] #
[05/08 21:48:21   2395s] #start global routing iteration 2...
[05/08 21:48:21   2395s] ### routing at level 1 (topmost level) iter 1
[05/08 21:48:21   2396s] ### measure_qor starts on Wed May  8 21:48:21 2024 with memory = 1804.13 (MB), peak = 2119.70 (MB)
[05/08 21:48:21   2396s] ### measure_congestion starts on Wed May  8 21:48:21 2024 with memory = 1804.13 (MB), peak = 2119.70 (MB)
[05/08 21:48:21   2396s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --0.98 [10]--
[05/08 21:48:21   2396s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.19 [10]--
[05/08 21:48:21   2396s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1804.13 (MB), peak = 2119.70 (MB)
[05/08 21:48:21   2396s] #
[05/08 21:48:21   2396s] ### route_end starts on Wed May  8 21:48:21 2024 with memory = 1804.13 (MB), peak = 2119.70 (MB)
[05/08 21:48:21   2396s] #
[05/08 21:48:21   2396s] #Total number of trivial nets (e.g. < 2 pins) = 808 (skipped).
[05/08 21:48:21   2396s] #Total number of selected nets for routing = 5.
[05/08 21:48:21   2396s] #Total number of unselected nets (but routable) for routing = 14099 (skipped).
[05/08 21:48:21   2396s] #Total number of nets in the design = 14912.
[05/08 21:48:21   2396s] #
[05/08 21:48:21   2396s] #14099 skipped nets do not have any wires.
[05/08 21:48:21   2396s] #5 routable nets have only global wires.
[05/08 21:48:21   2396s] #5 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/08 21:48:21   2396s] #
[05/08 21:48:21   2396s] #Routed net constraints summary:
[05/08 21:48:21   2396s] #------------------------------------------------
[05/08 21:48:21   2396s] #        Rules   Pref Extra Space   Unconstrained  
[05/08 21:48:21   2396s] #------------------------------------------------
[05/08 21:48:21   2396s] #      Default                  5               0  
[05/08 21:48:21   2396s] #------------------------------------------------
[05/08 21:48:21   2396s] #        Total                  5               0  
[05/08 21:48:21   2396s] #------------------------------------------------
[05/08 21:48:21   2396s] #
[05/08 21:48:21   2396s] #Routing constraints summary of the whole design:
[05/08 21:48:21   2396s] #------------------------------------------------
[05/08 21:48:21   2396s] #        Rules   Pref Extra Space   Unconstrained  
[05/08 21:48:21   2396s] #------------------------------------------------
[05/08 21:48:21   2396s] #      Default                  5           14099  
[05/08 21:48:21   2396s] #------------------------------------------------
[05/08 21:48:21   2396s] #        Total                  5           14099  
[05/08 21:48:21   2396s] #------------------------------------------------
[05/08 21:48:21   2396s] #
[05/08 21:48:21   2396s] ### cal_base_flow starts on Wed May  8 21:48:21 2024 with memory = 1804.14 (MB), peak = 2119.70 (MB)
[05/08 21:48:21   2396s] ### init_flow_edge starts on Wed May  8 21:48:21 2024 with memory = 1804.14 (MB), peak = 2119.70 (MB)
[05/08 21:48:21   2396s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --2.38 [10]--
[05/08 21:48:21   2396s] ### cal_flow starts on Wed May  8 21:48:21 2024 with memory = 1804.58 (MB), peak = 2119.70 (MB)
[05/08 21:48:21   2396s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.01 [10]--
[05/08 21:48:21   2396s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.95 [10]--
[05/08 21:48:21   2396s] ### report_overcon starts on Wed May  8 21:48:21 2024 with memory = 1804.60 (MB), peak = 2119.70 (MB)
[05/08 21:48:21   2396s] #
[05/08 21:48:21   2396s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/08 21:48:21   2396s] #
[05/08 21:48:21   2396s] #                 OverCon          
[05/08 21:48:21   2396s] #                  #Gcell    %Gcell
[05/08 21:48:21   2396s] #     Layer           (1)   OverCon  Flow/Cap
[05/08 21:48:21   2396s] #  ----------------------------------------------
[05/08 21:48:21   2396s] #  METAL1        0(0.00%)   (0.00%)     0.27  
[05/08 21:48:21   2396s] #  METAL2        0(0.00%)   (0.00%)     0.01  
[05/08 21:48:21   2396s] #  METAL3        0(0.00%)   (0.00%)     0.03  
[05/08 21:48:21   2396s] #  METAL4        0(0.00%)   (0.00%)     0.02  
[05/08 21:48:21   2396s] #  METAL5        0(0.00%)   (0.00%)     0.00  
[05/08 21:48:21   2396s] #  ----------------------------------------------
[05/08 21:48:21   2396s] #     Total      0(0.00%)   (0.00%)
[05/08 21:48:21   2396s] #
[05/08 21:48:21   2396s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/08 21:48:21   2396s] #  Overflow after GR: 0.00% H + 0.00% V
[05/08 21:48:21   2396s] #
[05/08 21:48:21   2396s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --0.98 [10]--
[05/08 21:48:21   2396s] ### cal_base_flow starts on Wed May  8 21:48:21 2024 with memory = 1804.61 (MB), peak = 2119.70 (MB)
[05/08 21:48:21   2396s] ### init_flow_edge starts on Wed May  8 21:48:21 2024 with memory = 1804.61 (MB), peak = 2119.70 (MB)
[05/08 21:48:21   2396s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --2.55 [10]--
[05/08 21:48:21   2396s] ### cal_flow starts on Wed May  8 21:48:21 2024 with memory = 1804.61 (MB), peak = 2119.70 (MB)
[05/08 21:48:21   2396s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --0.99 [10]--
[05/08 21:48:21   2396s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --2.27 [10]--
[05/08 21:48:21   2396s] ### export_cong_map starts on Wed May  8 21:48:21 2024 with memory = 1804.62 (MB), peak = 2119.70 (MB)
[05/08 21:48:21   2396s] ### PDZT_Export::export_cong_map starts on Wed May  8 21:48:21 2024 with memory = 1805.01 (MB), peak = 2119.70 (MB)
[05/08 21:48:21   2396s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --2.07 [10]--
[05/08 21:48:21   2396s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --3.04 [10]--
[05/08 21:48:21   2396s] ### import_cong_map starts on Wed May  8 21:48:21 2024 with memory = 1805.01 (MB), peak = 2119.70 (MB)
[05/08 21:48:21   2396s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --0.00 [10]--
[05/08 21:48:21   2396s] ### update starts on Wed May  8 21:48:21 2024 with memory = 1805.01 (MB), peak = 2119.70 (MB)
[05/08 21:48:21   2396s] #Complete Global Routing.
[05/08 21:48:21   2396s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 21:48:21   2396s] #Total wire length = 14213 um.
[05/08 21:48:21   2396s] #Total half perimeter of net bounding box = 7320 um.
[05/08 21:48:21   2396s] #Total wire length on LAYER METAL1 = 0 um.
[05/08 21:48:21   2396s] #Total wire length on LAYER METAL2 = 1823 um.
[05/08 21:48:21   2396s] #Total wire length on LAYER METAL3 = 6300 um.
[05/08 21:48:21   2396s] #Total wire length on LAYER METAL4 = 5166 um.
[05/08 21:48:21   2396s] #Total wire length on LAYER METAL5 = 924 um.
[05/08 21:48:21   2396s] #Total number of vias = 967
[05/08 21:48:21   2396s] #Up-Via Summary (total 967):
[05/08 21:48:21   2396s] #           
[05/08 21:48:21   2396s] #-----------------------
[05/08 21:48:21   2396s] # METAL1            356
[05/08 21:48:21   2396s] # METAL2            332
[05/08 21:48:21   2396s] # METAL3            237
[05/08 21:48:21   2396s] # METAL4             42
[05/08 21:48:21   2396s] #-----------------------
[05/08 21:48:21   2396s] #                   967 
[05/08 21:48:21   2396s] #
[05/08 21:48:21   2396s] #Total number of involved priority nets 5
[05/08 21:48:21   2396s] #Maximum src to sink distance for priority net 3030.5
[05/08 21:48:21   2396s] #Average of max src_to_sink distance for priority net 1273.1
[05/08 21:48:21   2396s] #Average of ave src_to_sink distance for priority net 902.9
[05/08 21:48:21   2396s] ### update cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.31 [10]--
[05/08 21:48:21   2396s] ### report_overcon starts on Wed May  8 21:48:21 2024 with memory = 1809.68 (MB), peak = 2119.70 (MB)
[05/08 21:48:21   2396s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --0.00 [10]--
[05/08 21:48:21   2396s] ### report_overcon starts on Wed May  8 21:48:21 2024 with memory = 1809.68 (MB), peak = 2119.70 (MB)
[05/08 21:48:21   2396s] #Max overcon = 0 track.
[05/08 21:48:21   2396s] #Total overcon = 0.00%.
[05/08 21:48:21   2396s] #Worst layer Gcell overcon rate = 0.00%.
[05/08 21:48:21   2396s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.00 [10]--
[05/08 21:48:21   2396s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.42 [10]--
[05/08 21:48:21   2396s] #
[05/08 21:48:21   2396s] #Global routing statistics:
[05/08 21:48:21   2396s] #Cpu time = 00:00:02
[05/08 21:48:21   2396s] #Elapsed time = 00:00:01
[05/08 21:48:21   2396s] #Increased memory = 26.13 (MB)
[05/08 21:48:21   2396s] #Total memory = 1809.70 (MB)
[05/08 21:48:21   2396s] #Peak memory = 2119.70 (MB)
[05/08 21:48:21   2396s] #
[05/08 21:48:21   2396s] #Finished global routing on Wed May  8 21:48:21 2024
[05/08 21:48:21   2396s] #
[05/08 21:48:21   2396s] #
[05/08 21:48:21   2396s] ### Time Record (Global Routing) is uninstalled.
[05/08 21:48:21   2396s] ### Time Record (Track Assignment) is installed.
[05/08 21:48:21   2396s] #reading routing guides ......
[05/08 21:48:21   2396s] ### Time Record (Track Assignment) is uninstalled.
[05/08 21:48:21   2396s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1786.08 (MB), peak = 2119.70 (MB)
[05/08 21:48:21   2396s] ### Time Record (Track Assignment) is installed.
[05/08 21:48:21   2396s] #Start Track Assignment.
[05/08 21:48:21   2396s] #Done with 253 horizontal wires in 4 hboxes and 283 vertical wires in 4 hboxes.
[05/08 21:48:22   2397s] #Done with 252 horizontal wires in 4 hboxes and 278 vertical wires in 4 hboxes.
[05/08 21:48:22   2397s] #Complete Track Assignment.
[05/08 21:48:22   2397s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 21:48:22   2397s] #Total wire length = 14619 um.
[05/08 21:48:22   2397s] #Total half perimeter of net bounding box = 7320 um.
[05/08 21:48:22   2397s] #Total wire length on LAYER METAL1 = 405 um.
[05/08 21:48:22   2397s] #Total wire length on LAYER METAL2 = 1795 um.
[05/08 21:48:22   2397s] #Total wire length on LAYER METAL3 = 6262 um.
[05/08 21:48:22   2397s] #Total wire length on LAYER METAL4 = 5194 um.
[05/08 21:48:22   2397s] #Total wire length on LAYER METAL5 = 963 um.
[05/08 21:48:22   2397s] #Total number of vias = 967
[05/08 21:48:22   2397s] #Up-Via Summary (total 967):
[05/08 21:48:22   2397s] #           
[05/08 21:48:22   2397s] #-----------------------
[05/08 21:48:22   2397s] # METAL1            356
[05/08 21:48:22   2397s] # METAL2            332
[05/08 21:48:22   2397s] # METAL3            237
[05/08 21:48:22   2397s] # METAL4             42
[05/08 21:48:22   2397s] #-----------------------
[05/08 21:48:22   2397s] #                   967 
[05/08 21:48:22   2397s] #
[05/08 21:48:22   2397s] ### Time Record (Track Assignment) is uninstalled.
[05/08 21:48:22   2397s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1798.40 (MB), peak = 2119.70 (MB)
[05/08 21:48:22   2397s] #
[05/08 21:48:22   2397s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/08 21:48:22   2397s] #Cpu time = 00:00:05
[05/08 21:48:22   2397s] #Elapsed time = 00:00:02
[05/08 21:48:22   2397s] #Increased memory = 32.55 (MB)
[05/08 21:48:22   2397s] #Total memory = 1798.41 (MB)
[05/08 21:48:22   2397s] #Peak memory = 2119.70 (MB)
[05/08 21:48:22   2397s] #Using multithreading with 10 threads.
[05/08 21:48:22   2397s] ### Time Record (Detail Routing) is installed.
[05/08 21:48:22   2397s] ### max drc and si pitch = 2680 ( 1.34000 um) MT-safe pitch = 3520 ( 1.76000 um) patch pitch = 21680 (10.84000 um)
[05/08 21:48:22   2397s] #
[05/08 21:48:22   2397s] #Start Detail Routing..
[05/08 21:48:22   2397s] #start initial detail routing ...
[05/08 21:48:22   2397s] ### Design has 2 dirty nets
[05/08 21:48:22   2397s] #   Improving pin accessing ...
[05/08 21:48:22   2397s] #    elapsed time = 00:00:00, memory = 1959.79 (MB)
[05/08 21:48:22   2400s] #   Improving pin accessing ...
[05/08 21:48:22   2400s] #    elapsed time = 00:00:00, memory = 2050.54 (MB)
[05/08 21:48:22   2400s] #   Improving pin accessing ...
[05/08 21:48:22   2400s] #    elapsed time = 00:00:00, memory = 2050.82 (MB)
[05/08 21:48:22   2402s] #   Improving pin accessing ...
[05/08 21:48:22   2402s] #    elapsed time = 00:00:01, memory = 2056.36 (MB)
[05/08 21:48:22   2402s] #   Improving pin accessing ...
[05/08 21:48:22   2402s] #    elapsed time = 00:00:01, memory = 2056.39 (MB)
[05/08 21:48:22   2403s] #   Improving pin accessing ...
[05/08 21:48:22   2403s] #    elapsed time = 00:00:01, memory = 2058.59 (MB)
[05/08 21:48:23   2405s] #   Improving pin accessing ...
[05/08 21:48:23   2405s] #    elapsed time = 00:00:01, memory = 2057.60 (MB)
[05/08 21:48:23   2405s] #   Improving pin accessing ...
[05/08 21:48:23   2405s] #    elapsed time = 00:00:01, memory = 2057.60 (MB)
[05/08 21:48:23   2408s] #   Improving pin accessing ...
[05/08 21:48:23   2408s] #    elapsed time = 00:00:01, memory = 2059.09 (MB)
[05/08 21:48:23   2408s] #   Improving pin accessing ...
[05/08 21:48:23   2408s] #    elapsed time = 00:00:01, memory = 2057.83 (MB)
[05/08 21:48:23   2408s] # ECO: 2.6% of the total area was rechecked for DRC, and 4.5% required routing.
[05/08 21:48:23   2408s] #   number of violations = 0
[05/08 21:48:23   2408s] #cpu time = 00:00:11, elapsed time = 00:00:01, memory = 2057.86 (MB), peak = 2119.70 (MB)
[05/08 21:48:23   2408s] #Complete Detail Routing.
[05/08 21:48:23   2408s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 21:48:23   2408s] #Total wire length = 14819 um.
[05/08 21:48:23   2408s] #Total half perimeter of net bounding box = 7320 um.
[05/08 21:48:23   2408s] #Total wire length on LAYER METAL1 = 0 um.
[05/08 21:48:23   2408s] #Total wire length on LAYER METAL2 = 379 um.
[05/08 21:48:23   2408s] #Total wire length on LAYER METAL3 = 6985 um.
[05/08 21:48:23   2408s] #Total wire length on LAYER METAL4 = 6576 um.
[05/08 21:48:23   2408s] #Total wire length on LAYER METAL5 = 879 um.
[05/08 21:48:23   2408s] #Total number of vias = 1158
[05/08 21:48:23   2408s] #Up-Via Summary (total 1158):
[05/08 21:48:23   2408s] #           
[05/08 21:48:23   2408s] #-----------------------
[05/08 21:48:23   2408s] # METAL1            357
[05/08 21:48:23   2408s] # METAL2            366
[05/08 21:48:23   2408s] # METAL3            398
[05/08 21:48:23   2408s] # METAL4             37
[05/08 21:48:23   2408s] #-----------------------
[05/08 21:48:23   2408s] #                  1158 
[05/08 21:48:23   2408s] #
[05/08 21:48:23   2408s] #Total number of DRC violations = 0
[05/08 21:48:23   2408s] ### Time Record (Detail Routing) is uninstalled.
[05/08 21:48:23   2408s] #Cpu time = 00:00:12
[05/08 21:48:23   2408s] #Elapsed time = 00:00:01
[05/08 21:48:23   2408s] #Increased memory = -2.22 (MB)
[05/08 21:48:23   2408s] #Total memory = 1796.20 (MB)
[05/08 21:48:23   2408s] #Peak memory = 2119.70 (MB)
[05/08 21:48:23   2408s] #detailRoute Statistics:
[05/08 21:48:23   2408s] #Cpu time = 00:00:12
[05/08 21:48:23   2408s] #Elapsed time = 00:00:01
[05/08 21:48:23   2408s] #Increased memory = -2.19 (MB)
[05/08 21:48:23   2408s] #Total memory = 1796.21 (MB)
[05/08 21:48:23   2408s] #Peak memory = 2119.70 (MB)
[05/08 21:48:23   2408s] #Skip updating routing design signature in db-snapshot flow
[05/08 21:48:23   2408s] ### Time Record (DB Export) is installed.
[05/08 21:48:23   2408s] ### Time Record (DB Export) is uninstalled.
[05/08 21:48:23   2408s] ### Time Record (Post Callback) is installed.
[05/08 21:48:23   2408s] ### Time Record (Post Callback) is uninstalled.
[05/08 21:48:23   2408s] #
[05/08 21:48:23   2408s] #globalDetailRoute statistics:
[05/08 21:48:23   2408s] #Cpu time = 00:00:18
[05/08 21:48:23   2408s] #Elapsed time = 00:00:04
[05/08 21:48:23   2408s] #Increased memory = 51.16 (MB)
[05/08 21:48:23   2408s] #Total memory = 1798.36 (MB)
[05/08 21:48:23   2408s] #Peak memory = 2119.70 (MB)
[05/08 21:48:23   2408s] #Number of warnings = 44
[05/08 21:48:23   2408s] #Total number of warnings = 92
[05/08 21:48:23   2408s] #Number of fails = 0
[05/08 21:48:23   2408s] #Total number of fails = 0
[05/08 21:48:23   2408s] #Complete globalDetailRoute on Wed May  8 21:48:23 2024
[05/08 21:48:23   2408s] #
[05/08 21:48:23   2408s] ### Time Record (globalDetailRoute) is uninstalled.
[05/08 21:48:23   2408s] ### 
[05/08 21:48:23   2408s] ###   Scalability Statistics
[05/08 21:48:23   2408s] ### 
[05/08 21:48:23   2408s] ### --------------------------------+----------------+----------------+----------------+
[05/08 21:48:23   2408s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/08 21:48:23   2408s] ### --------------------------------+----------------+----------------+----------------+
[05/08 21:48:23   2408s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/08 21:48:23   2408s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/08 21:48:23   2408s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/08 21:48:23   2408s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/08 21:48:23   2408s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/08 21:48:23   2408s] ###   Cell Pin Access               |        00:00:02|        00:00:00|             1.0|
[05/08 21:48:23   2408s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/08 21:48:23   2408s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[05/08 21:48:23   2408s] ###   Global Routing                |        00:00:02|        00:00:01|             1.7|
[05/08 21:48:23   2408s] ###   Track Assignment              |        00:00:01|        00:00:00|             1.0|
[05/08 21:48:23   2408s] ###   Detail Routing                |        00:00:12|        00:00:01|             8.9|
[05/08 21:48:23   2408s] ###   Entire Command                |        00:00:18|        00:00:04|             4.4|
[05/08 21:48:23   2408s] ### --------------------------------+----------------+----------------+----------------+
[05/08 21:48:23   2408s] ### 
[05/08 21:48:23   2408s] % End globalDetailRoute (date=05/08 21:48:23, total cpu=0:00:17.8, real=0:00:04.0, peak res=1780.1M, current mem=1780.1M)
[05/08 21:48:23   2408s]         NanoRoute done. (took cpu=0:00:17.8 real=0:00:04.1)
[05/08 21:48:23   2408s]       Clock detailed routing done.
[05/08 21:48:23   2408s] Checking guided vs. routed lengths for 6 nets...
[05/08 21:48:23   2408s] 
[05/08 21:48:23   2408s]       
[05/08 21:48:23   2408s]       Guided max path lengths
[05/08 21:48:23   2408s]       =======================
[05/08 21:48:23   2408s]       
[05/08 21:48:23   2408s]       ----------------------------------------
[05/08 21:48:23   2408s]       From (um)    To (um)     Number of paths
[05/08 21:48:23   2408s]       ----------------------------------------
[05/08 21:48:23   2408s]       below           0.000           1
[05/08 21:48:23   2408s]          0.000      500.000           0
[05/08 21:48:23   2408s]        500.000     1000.000           4
[05/08 21:48:23   2408s]       1000.000     1500.000           0
[05/08 21:48:23   2408s]       1500.000     2000.000           0
[05/08 21:48:23   2408s]       2000.000     2500.000           0
[05/08 21:48:23   2408s]       2500.000     3000.000           0
[05/08 21:48:23   2408s]       3000.000     3500.000           1
[05/08 21:48:23   2408s]       ----------------------------------------
[05/08 21:48:23   2408s]       
[05/08 21:48:23   2408s]       Deviation of routing from guided max path lengths
[05/08 21:48:23   2408s]       =================================================
[05/08 21:48:23   2408s]       
[05/08 21:48:23   2408s]       -------------------------------------
[05/08 21:48:23   2408s]       From (%)    To (%)    Number of paths
[05/08 21:48:23   2408s]       -------------------------------------
[05/08 21:48:23   2408s]       below       0.000            2
[05/08 21:48:23   2408s]        0.000      1.000            2
[05/08 21:48:23   2408s]        1.000      2.000            1
[05/08 21:48:23   2408s]        2.000      3.000            0
[05/08 21:48:23   2408s]        3.000      4.000            0
[05/08 21:48:23   2408s]        4.000      5.000            0
[05/08 21:48:23   2408s]        5.000      6.000            1
[05/08 21:48:23   2408s]       -------------------------------------
[05/08 21:48:23   2408s]       
[05/08 21:48:23   2408s] 
[05/08 21:48:23   2408s]     Top 5 notable deviations of routed length from guided length
[05/08 21:48:23   2408s]     =============================================================
[05/08 21:48:23   2408s] 
[05/08 21:48:23   2408s]     Net CONV/CTS_2 (89 terminals)
[05/08 21:48:23   2408s]     Guided length:  max path =   864.560um, total =  3027.760um
[05/08 21:48:23   2408s]     Routed length:  max path =   864.560um, total =  3196.905um
[05/08 21:48:23   2408s]     Deviation:      max path =     0.000%,  total =     5.586%
[05/08 21:48:23   2408s] 
[05/08 21:48:23   2408s]     Net CONV/CTS_1 (97 terminals)
[05/08 21:48:23   2408s]     Guided length:  max path =   612.821um, total =  3234.722um
[05/08 21:48:23   2408s]     Routed length:  max path =   646.360um, total =  3323.090um
[05/08 21:48:23   2408s]     Deviation:      max path =     5.473%,  total =     2.732%
[05/08 21:48:23   2408s] 
[05/08 21:48:23   2408s]     Net CONV/CTS_4 (81 terminals)
[05/08 21:48:23   2408s]     Guided length:  max path =   836.360um, total =  2435.239um
[05/08 21:48:23   2408s]     Routed length:  max path =   849.620um, total =  2527.955um
[05/08 21:48:23   2408s]     Deviation:      max path =     1.585%,  total =     3.807%
[05/08 21:48:23   2408s] 
[05/08 21:48:23   2408s]     Net CONV/CTS_5 (85 terminals)
[05/08 21:48:23   2408s]     Guided length:  max path =   942.741um, total =  2861.359um
[05/08 21:48:23   2408s]     Routed length:  max path =   947.580um, total =  2965.275um
[05/08 21:48:23   2408s]     Deviation:      max path =     0.513%,  total =     3.632%
[05/08 21:48:23   2408s] 
[05/08 21:48:23   2408s]     Net i_clk (5 terminals)
[05/08 21:48:23   2408s]     Guided length:  max path =  3022.880um, total =  3076.340um
[05/08 21:48:23   2408s]     Routed length:  max path =  3023.660um, total =  3085.975um
[05/08 21:48:23   2408s]     Deviation:      max path =     0.026%,  total =     0.313%
[05/08 21:48:23   2408s] 
[05/08 21:48:23   2408s] Set FIXED routing status on 5 net(s)
[05/08 21:48:23   2408s] Set FIXED placed status on 4 instance(s)
[05/08 21:48:23   2408s]       Route Remaining Unrouted Nets...
[05/08 21:48:23   2408s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[05/08 21:48:23   2408s] All LLGs are deleted
[05/08 21:48:23   2408s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2354.2M
[05/08 21:48:23   2408s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.004, MEM:2345.9M
[05/08 21:48:23   2408s] ### Creating LA Mngr. totSessionCpu=0:40:09 mem=2345.9M
[05/08 21:48:23   2408s] LayerId::1 widthSet size::4
[05/08 21:48:23   2408s] LayerId::2 widthSet size::4
[05/08 21:48:23   2408s] LayerId::3 widthSet size::4
[05/08 21:48:23   2408s] LayerId::4 widthSet size::4
[05/08 21:48:23   2408s] LayerId::5 widthSet size::3
[05/08 21:48:23   2408s] Updating RC grid for preRoute extraction ...
[05/08 21:48:23   2408s] Initializing multi-corner capacitance tables ... 
[05/08 21:48:23   2408s] Initializing multi-corner resistance tables ...
[05/08 21:48:23   2408s] ### Creating LA Mngr, finished. totSessionCpu=0:40:09 mem=2346.1M
[05/08 21:48:23   2408s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2346.08 MB )
[05/08 21:48:23   2408s] (I)       Started Loading and Dumping File ( Curr Mem: 2346.08 MB )
[05/08 21:48:23   2408s] (I)       Reading DB...
[05/08 21:48:23   2408s] (I)       Read data from FE... (mem=2548.8M)
[05/08 21:48:23   2408s] (I)       Read nodes and places... (mem=2548.8M)
[05/08 21:48:23   2408s] (I)       Done Read nodes and places (cpu=0.020s, mem=2555.2M)
[05/08 21:48:23   2408s] (I)       Read nets... (mem=2555.2M)
[05/08 21:48:23   2409s] (I)       Done Read nets (cpu=0.030s, mem=2555.2M)
[05/08 21:48:23   2409s] (I)       Done Read data from FE (cpu=0.050s, mem=2555.2M)
[05/08 21:48:23   2409s] (I)       before initializing RouteDB syMemory usage = 2354.5 MB
[05/08 21:48:23   2409s] (I)       Honor MSV route constraint: false
[05/08 21:48:23   2409s] (I)       Maximum routing layer  : 127
[05/08 21:48:23   2409s] (I)       Minimum routing layer  : 2
[05/08 21:48:23   2409s] (I)       Supply scale factor H  : 1.00
[05/08 21:48:23   2409s] (I)       Supply scale factor V  : 1.00
[05/08 21:48:23   2409s] (I)       Tracks used by clock wire: 0
[05/08 21:48:23   2409s] (I)       Reverse direction      : 
[05/08 21:48:23   2409s] (I)       Honor partition pin guides: true
[05/08 21:48:23   2409s] (I)       Route selected nets only: false
[05/08 21:48:23   2409s] (I)       Route secondary PG pins: false
[05/08 21:48:23   2409s] (I)       Second PG max fanout   : 2147483647
[05/08 21:48:23   2409s] (I)       Number threads         : 10
[05/08 21:48:23   2409s] (I)       Apply function for special wires: true
[05/08 21:48:23   2409s] (I)       Layer by layer blockage reading: true
[05/08 21:48:23   2409s] (I)       Offset calculation fix : true
[05/08 21:48:23   2409s] (I)       Route stripe layer range: 
[05/08 21:48:23   2409s] (I)       Honor partition fences : 
[05/08 21:48:23   2409s] (I)       Honor partition pin    : 
[05/08 21:48:23   2409s] (I)       Honor partition fences with feedthrough: 
[05/08 21:48:23   2409s] (I)       Counted 48759 PG shapes. We will not process PG shapes layer by layer.
[05/08 21:48:23   2409s] (I)       build grid graph
[05/08 21:48:23   2409s] (I)       build grid graph start
[05/08 21:48:23   2409s] [NR-eGR] Track table information for default rule: 
[05/08 21:48:23   2409s] [NR-eGR] METAL1 has no routable track
[05/08 21:48:23   2409s] [NR-eGR] METAL2 has single uniform track structure
[05/08 21:48:23   2409s] [NR-eGR] METAL3 has single uniform track structure
[05/08 21:48:23   2409s] [NR-eGR] METAL4 has single uniform track structure
[05/08 21:48:23   2409s] [NR-eGR] METAL5 has single uniform track structure
[05/08 21:48:23   2409s] (I)       build grid graph end
[05/08 21:48:23   2409s] (I)       ===========================================================================
[05/08 21:48:23   2409s] (I)       == Report All Rule Vias ==
[05/08 21:48:23   2409s] (I)       ===========================================================================
[05/08 21:48:23   2409s] (I)        Via Rule : (Default)
[05/08 21:48:23   2409s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/08 21:48:23   2409s] (I)       ---------------------------------------------------------------------------
[05/08 21:48:23   2409s] (I)        1    1 : via1                        1 : via1                     
[05/08 21:48:23   2409s] (I)        2    2 : via2                        2 : via2                     
[05/08 21:48:23   2409s] (I)        3    4 : via3                        4 : via3                     
[05/08 21:48:23   2409s] (I)        4    6 : via4                        6 : via4                     
[05/08 21:48:23   2409s] (I)        5    0 : ---                         0 : ---                      
[05/08 21:48:23   2409s] (I)       ===========================================================================
[05/08 21:48:23   2409s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2355.72 MB )
[05/08 21:48:23   2409s] (I)       Num PG vias on layer 1 : 0
[05/08 21:48:23   2409s] (I)       Num PG vias on layer 2 : 0
[05/08 21:48:23   2409s] (I)       Num PG vias on layer 3 : 0
[05/08 21:48:23   2409s] (I)       Num PG vias on layer 4 : 0
[05/08 21:48:23   2409s] (I)       Num PG vias on layer 5 : 0
[05/08 21:48:23   2409s] [NR-eGR] Read 90027 PG shapes
[05/08 21:48:23   2409s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2358.54 MB )
[05/08 21:48:23   2409s] [NR-eGR] #Routing Blockages  : 4
[05/08 21:48:23   2409s] [NR-eGR] #Instance Blockages : 26619
[05/08 21:48:23   2409s] [NR-eGR] #PG Blockages       : 90027
[05/08 21:48:23   2409s] [NR-eGR] #Bump Blockages     : 0
[05/08 21:48:23   2409s] [NR-eGR] #Boundary Blockages : 0
[05/08 21:48:23   2409s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/08 21:48:23   2409s] [NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 1247
[05/08 21:48:23   2409s] (I)       readDataFromPlaceDB
[05/08 21:48:23   2409s] (I)       Read net information..
[05/08 21:48:23   2409s] [NR-eGR] Read numTotalNets=14212  numIgnoredNets=5
[05/08 21:48:23   2409s] (I)       Read testcase time = 0.020 seconds
[05/08 21:48:23   2409s] 
[05/08 21:48:23   2409s] (I)       early_global_route_priority property id does not exist.
[05/08 21:48:23   2409s] (I)       Start initializing grid graph
[05/08 21:48:23   2409s] (I)       End initializing grid graph
[05/08 21:48:23   2409s] (I)       Model blockages into capacity
[05/08 21:48:23   2409s] (I)       Read Num Blocks=117964  Num Prerouted Wires=1247  Num CS=0
[05/08 21:48:23   2409s] (I)       Started Modeling ( Curr Mem: 2375.20 MB )
[05/08 21:48:23   2409s] (I)       Started Modeling Layer 1 ( Curr Mem: 2375.20 MB )
[05/08 21:48:23   2409s] (I)       Started Modeling Layer 2 ( Curr Mem: 2375.20 MB )
[05/08 21:48:23   2409s] (I)       Layer 1 (V) : #blockages 16958 : #preroutes 391
[05/08 21:48:23   2409s] (I)       Finished Modeling Layer 2 ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2386.80 MB )
[05/08 21:48:23   2409s] (I)       Started Modeling Layer 3 ( Curr Mem: 2374.35 MB )
[05/08 21:48:23   2409s] (I)       Layer 2 (H) : #blockages 17372 : #preroutes 688
[05/08 21:48:23   2409s] (I)       Finished Modeling Layer 3 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2389.39 MB )
[05/08 21:48:23   2409s] (I)       Started Modeling Layer 4 ( Curr Mem: 2376.61 MB )
[05/08 21:48:23   2409s] (I)       Layer 3 (V) : #blockages 48630 : #preroutes 154
[05/08 21:48:23   2409s] (I)       Finished Modeling Layer 4 ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2386.96 MB )
[05/08 21:48:23   2409s] (I)       Started Modeling Layer 5 ( Curr Mem: 2374.60 MB )
[05/08 21:48:24   2409s] (I)       Layer 4 (H) : #blockages 35004 : #preroutes 14
[05/08 21:48:24   2409s] (I)       Finished Modeling Layer 5 ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2387.30 MB )
[05/08 21:48:24   2409s] (I)       Finished Modeling ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 2374.79 MB )
[05/08 21:48:24   2409s] (I)       Number of ignored nets = 5
[05/08 21:48:24   2409s] (I)       Number of fixed nets = 5.  Ignored: Yes
[05/08 21:48:24   2409s] (I)       Number of clock nets = 6.  Ignored: No
[05/08 21:48:24   2409s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 21:48:24   2409s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 21:48:24   2409s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 21:48:24   2409s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 21:48:24   2409s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 21:48:24   2409s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 21:48:24   2409s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 21:48:24   2409s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2374.8 MB
[05/08 21:48:24   2409s] (I)       Ndr track 0 does not exist
[05/08 21:48:24   2409s] (I)       Ndr track 0 does not exist
[05/08 21:48:24   2409s] (I)       Layer1  viaCost=200.00
[05/08 21:48:24   2409s] (I)       Layer2  viaCost=100.00
[05/08 21:48:24   2409s] (I)       Layer3  viaCost=100.00
[05/08 21:48:24   2409s] (I)       Layer4  viaCost=100.00
[05/08 21:48:24   2409s] (I)       ---------------------Grid Graph Info--------------------
[05/08 21:48:24   2409s] (I)       Routing area        : (0, 0) - (6583240, 6579280)
[05/08 21:48:24   2409s] (I)       Core area           : (613800, 613760) - (5970360, 5966240)
[05/08 21:48:24   2409s] (I)       Site width          :  1320  (dbu)
[05/08 21:48:24   2409s] (I)       Row height          : 10080  (dbu)
[05/08 21:48:24   2409s] (I)       GCell width         : 10080  (dbu)
[05/08 21:48:24   2409s] (I)       GCell height        : 10080  (dbu)
[05/08 21:48:24   2409s] (I)       Grid                :   653   652     5
[05/08 21:48:24   2409s] (I)       Layer numbers       :     1     2     3     4     5
[05/08 21:48:24   2409s] (I)       Vertical capacity   :     0 10080     0 10080     0
[05/08 21:48:24   2409s] (I)       Horizontal capacity :     0     0 10080     0 10080
[05/08 21:48:24   2409s] (I)       Default wire width  :   460   560   560   560   560
[05/08 21:48:24   2409s] (I)       Default wire space  :   460   560   560   560   560
[05/08 21:48:24   2409s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[05/08 21:48:24   2409s] (I)       Default pitch size  :   920  1320  1120  1320  1120
[05/08 21:48:24   2409s] (I)       First track coord   :     0   660   560   660   560
[05/08 21:48:24   2409s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00
[05/08 21:48:24   2409s] (I)       Total num of tracks :     0  4987  5874  4987  5874
[05/08 21:48:24   2409s] (I)       Num of masks        :     1     1     1     1     1
[05/08 21:48:24   2409s] (I)       Num of trim masks   :     0     0     0     0     0
[05/08 21:48:24   2409s] (I)       --------------------------------------------------------
[05/08 21:48:24   2409s] 
[05/08 21:48:24   2409s] [NR-eGR] ============ Routing rule table ============
[05/08 21:48:24   2409s] [NR-eGR] Rule id: 0  Nets: 0 
[05/08 21:48:24   2409s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/08 21:48:24   2409s] (I)       Pitch:  L1=1840  L2=2640  L3=2240  L4=2640  L5=2240
[05/08 21:48:24   2409s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2
[05/08 21:48:24   2409s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:48:24   2409s] [NR-eGR] Rule id: 1  Nets: 14099 
[05/08 21:48:24   2409s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 21:48:24   2409s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120
[05/08 21:48:24   2409s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:48:24   2409s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:48:24   2409s] [NR-eGR] ========================================
[05/08 21:48:24   2409s] [NR-eGR] 
[05/08 21:48:24   2409s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 21:48:24   2409s] (I)       blocked tracks on layer2 : = 807333 / 3251524 (24.83%)
[05/08 21:48:24   2409s] (I)       blocked tracks on layer3 : = 903670 / 3835722 (23.56%)
[05/08 21:48:24   2409s] (I)       blocked tracks on layer4 : = 1694454 / 3251524 (52.11%)
[05/08 21:48:24   2409s] (I)       blocked tracks on layer5 : = 1933213 / 3835722 (50.40%)
[05/08 21:48:24   2409s] (I)       After initializing earlyGlobalRoute syMemory usage = 2398.7 MB
[05/08 21:48:24   2409s] (I)       Finished Loading and Dumping File ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 2398.68 MB )
[05/08 21:48:24   2409s] (I)       Started Global Routing ( Curr Mem: 2382.04 MB )
[05/08 21:48:24   2409s] (I)       ============= Initialization =============
[05/08 21:48:24   2409s] (I)       totalPins=43899  totalGlobalPin=43626 (99.38%)
[05/08 21:48:24   2409s] (I)       Started Build MST ( Curr Mem: 2377.26 MB )
[05/08 21:48:24   2409s] (I)       Generate topology with 10 threads
[05/08 21:48:24   2409s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.01 sec, Curr Mem: 2404.75 MB )
[05/08 21:48:24   2409s] (I)       total 2D Cap : 8884784 = (4860510 H, 4024274 V)
[05/08 21:48:24   2409s] [NR-eGR] Layer group 1: route 14099 net(s) in layer range [2, 5]
[05/08 21:48:24   2409s] (I)       ============  Phase 1a Route ============
[05/08 21:48:24   2409s] (I)       Started Phase 1a ( Curr Mem: 2394.30 MB )
[05/08 21:48:24   2409s] (I)       Finished Phase 1a ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2395.84 MB )
[05/08 21:48:24   2409s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2395.84 MB )
[05/08 21:48:24   2409s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[05/08 21:48:24   2409s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2400.09 MB )
[05/08 21:48:24   2409s] (I)       Usage: 279787 = (139571 H, 140216 V) = (2.87% H, 3.48% V) = (7.034e+05um H, 7.067e+05um V)
[05/08 21:48:24   2409s] (I)       
[05/08 21:48:24   2409s] (I)       ============  Phase 1b Route ============
[05/08 21:48:24   2409s] (I)       Started Phase 1b ( Curr Mem: 2400.09 MB )
[05/08 21:48:24   2409s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2400.09 MB )
[05/08 21:48:24   2409s] (I)       Usage: 279858 = (139633 H, 140225 V) = (2.87% H, 3.48% V) = (7.038e+05um H, 7.067e+05um V)
[05/08 21:48:24   2409s] (I)       
[05/08 21:48:24   2409s] (I)       earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.01% V. EstWL: 1.410484e+06um
[05/08 21:48:24   2409s] (I)       ============  Phase 1c Route ============
[05/08 21:48:24   2409s] (I)       Started Phase 1c ( Curr Mem: 2400.09 MB )
[05/08 21:48:24   2409s] (I)       Level2 Grid: 131 x 131
[05/08 21:48:24   2409s] (I)       Started Two Level Routing ( Curr Mem: 2400.49 MB )
[05/08 21:48:24   2409s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2400.52 MB )
[05/08 21:48:24   2409s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2400.52 MB )
[05/08 21:48:24   2409s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2400.52 MB )
[05/08 21:48:24   2409s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2400.12 MB )
[05/08 21:48:24   2409s] (I)       Usage: 279870 = (139637 H, 140233 V) = (2.87% H, 3.48% V) = (7.038e+05um H, 7.068e+05um V)
[05/08 21:48:24   2409s] (I)       
[05/08 21:48:24   2409s] (I)       ============  Phase 1d Route ============
[05/08 21:48:24   2409s] (I)       Started Phase 1d ( Curr Mem: 2400.12 MB )
[05/08 21:48:24   2409s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2400.12 MB )
[05/08 21:48:24   2409s] (I)       Usage: 279929 = (139688 H, 140241 V) = (2.87% H, 3.48% V) = (7.040e+05um H, 7.068e+05um V)
[05/08 21:48:24   2409s] (I)       
[05/08 21:48:24   2409s] (I)       ============  Phase 1e Route ============
[05/08 21:48:24   2409s] (I)       Started Phase 1e ( Curr Mem: 2400.12 MB )
[05/08 21:48:24   2409s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2400.12 MB )
[05/08 21:48:24   2409s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2400.12 MB )
[05/08 21:48:24   2409s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2400.12 MB )
[05/08 21:48:24   2409s] (I)       Usage: 279929 = (139688 H, 140241 V) = (2.87% H, 3.48% V) = (7.040e+05um H, 7.068e+05um V)
[05/08 21:48:24   2409s] (I)       
[05/08 21:48:24   2409s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.410842e+06um
[05/08 21:48:24   2409s] [NR-eGR] 
[05/08 21:48:24   2409s] (I)       Current Phase 1l[Initialization] ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2370.31 MB )
[05/08 21:48:24   2409s] (I)       Run Multi-thread layer assignment with 10 threads
[05/08 21:48:24   2410s] (I)       Finished Phase 1l ( CPU: 0.60 sec, Real: 0.10 sec, Curr Mem: 2364.30 MB )
[05/08 21:48:24   2410s] (I)       ============  Phase 1l Route ============
[05/08 21:48:24   2410s] (I)       
[05/08 21:48:24   2410s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 21:48:24   2410s] [NR-eGR]                        OverCon            
[05/08 21:48:24   2410s] [NR-eGR]                         #Gcell     %Gcell
[05/08 21:48:24   2410s] [NR-eGR]       Layer                (2)    OverCon 
[05/08 21:48:24   2410s] [NR-eGR] ----------------------------------------------
[05/08 21:48:24   2410s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[05/08 21:48:24   2410s] [NR-eGR]  METAL2  (2)         3( 0.00%)   ( 0.00%) 
[05/08 21:48:24   2410s] [NR-eGR]  METAL3  (3)         1( 0.00%)   ( 0.00%) 
[05/08 21:48:24   2410s] [NR-eGR]  METAL4  (4)        36( 0.02%)   ( 0.02%) 
[05/08 21:48:24   2410s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[05/08 21:48:24   2410s] [NR-eGR] ----------------------------------------------
[05/08 21:48:24   2410s] [NR-eGR] Total               40( 0.00%)   ( 0.00%) 
[05/08 21:48:24   2410s] [NR-eGR] 
[05/08 21:48:24   2410s] (I)       Finished Global Routing ( CPU: 0.92 sec, Real: 0.38 sec, Curr Mem: 2364.30 MB )
[05/08 21:48:24   2410s] (I)       total 2D Cap : 8896701 = (4866595 H, 4030106 V)
[05/08 21:48:24   2410s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/08 21:48:24   2410s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/08 21:48:24   2410s] (I)       ============= track Assignment ============
[05/08 21:48:24   2410s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2360.39 MB )
[05/08 21:48:24   2410s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2356.14 MB )
[05/08 21:48:24   2410s] (I)       Started Greedy Track Assignment ( Curr Mem: 2356.14 MB )
[05/08 21:48:24   2410s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer6, numCutBoxes=0)
[05/08 21:48:24   2410s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2356.79 MB )
[05/08 21:48:24   2410s] (I)       Run Multi-thread track assignment
[05/08 21:48:24   2411s] (I)       Finished Greedy Track Assignment ( CPU: 0.73 sec, Real: 0.12 sec, Curr Mem: 2358.93 MB )
[05/08 21:48:24   2411s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:48:24   2411s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 44149
[05/08 21:48:24   2411s] [NR-eGR] METAL2  (2V) length: 5.837762e+05um, number of vias: 63079
[05/08 21:48:24   2411s] [NR-eGR] METAL3  (3H) length: 6.587218e+05um, number of vias: 1577
[05/08 21:48:24   2411s] [NR-eGR] METAL4  (4V) length: 1.398257e+05um, number of vias: 339
[05/08 21:48:24   2411s] [NR-eGR] METAL5  (5H) length: 5.751642e+04um, number of vias: 0
[05/08 21:48:24   2411s] [NR-eGR] Total length: 1.439840e+06um, number of vias: 109144
[05/08 21:48:24   2411s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:48:24   2411s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/08 21:48:24   2411s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:48:24   2411s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.22 sec, Real: 1.04 sec, Curr Mem: 2347.98 MB )
[05/08 21:48:24   2411s]       Route Remaining Unrouted Nets done. (took cpu=0:00:02.3 real=0:00:01.1)
[05/08 21:48:24   2411s]     Routing using NR in eGR->NR Step done.
[05/08 21:48:24   2411s] Net route status summary:
[05/08 21:48:24   2411s]   Clock:         6 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/08 21:48:24   2411s]   Non-clock: 14906 (unrouted=807, trialRouted=14099, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=700, (crossesIlmBoundary AND tooFewTerms=0)])
[05/08 21:48:24   2411s] 
[05/08 21:48:24   2411s] CCOPT: Done with clock implementation routing.
[05/08 21:48:24   2411s] 
[05/08 21:48:24   2411s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:21.6 real=0:00:06.7)
[05/08 21:48:24   2411s]   Clock implementation routing done.
[05/08 21:48:24   2411s]   Leaving CCOpt scope - extractRC...
[05/08 21:48:24   2411s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/08 21:48:24   2411s] Extraction called for design 'CHIP' of instances=21650 and nets=14912 using extraction engine 'preRoute' .
[05/08 21:48:24   2411s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 21:48:24   2411s] Type 'man IMPEXT-3530' for more detail.
[05/08 21:48:24   2411s] PreRoute RC Extraction called for design CHIP.
[05/08 21:48:24   2411s] RC Extraction called in multi-corner(1) mode.
[05/08 21:48:24   2411s] RCMode: PreRoute
[05/08 21:48:24   2411s]       RC Corner Indexes            0   
[05/08 21:48:24   2411s] Capacitance Scaling Factor   : 1.00000 
[05/08 21:48:24   2411s] Resistance Scaling Factor    : 1.00000 
[05/08 21:48:24   2411s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 21:48:24   2411s] Clock Res. Scaling Factor    : 1.00000 
[05/08 21:48:24   2411s] Shrink Factor                : 1.00000
[05/08 21:48:24   2411s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 21:48:24   2411s] Using capacitance table file ...
[05/08 21:48:24   2411s] LayerId::1 widthSet size::4
[05/08 21:48:24   2411s] LayerId::2 widthSet size::4
[05/08 21:48:24   2411s] LayerId::3 widthSet size::4
[05/08 21:48:24   2411s] LayerId::4 widthSet size::4
[05/08 21:48:24   2411s] LayerId::5 widthSet size::3
[05/08 21:48:24   2411s] Updating RC grid for preRoute extraction ...
[05/08 21:48:24   2411s] Initializing multi-corner capacitance tables ... 
[05/08 21:48:24   2411s] Initializing multi-corner resistance tables ...
[05/08 21:48:24   2411s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2348.441M)
[05/08 21:48:24   2411s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/08 21:48:24   2411s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/08 21:48:24   2411s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_corner.
[05/08 21:48:24   2411s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[05/08 21:48:24   2411s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[05/08 21:48:24   2411s] End AAE Lib Interpolated Model. (MEM=2348.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:48:24   2411s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[05/08 21:48:24   2411s]   Clock DAG stats after routing clock trees:
[05/08 21:48:24   2411s]     cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:24   2411s]     cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:24   2411s]     cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:24   2411s]     sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:24   2411s]     wire capacitance : top=0.000pF, trunk=0.333pF, leaf=1.513pF, total=1.845pF
[05/08 21:48:24   2411s]     wire lengths     : top=0.000um, trunk=3082.400um, leaf=11736.640um, total=14819.040um
[05/08 21:48:24   2411s]     hp wire lengths  : top=0.000um, trunk=3086.245um, leaf=4229.220um, total=7315.465um
[05/08 21:48:24   2411s]   Clock DAG net violations after routing clock trees:
[05/08 21:48:24   2411s]     Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:24   2411s]     Remaining Transition : {count=1, worst=[0.047ns]} avg=0.047ns sd=0.000ns sum=0.047ns
[05/08 21:48:24   2411s]     Capacitance          : {count=1, worst=[1.435pF]} avg=1.435pF sd=0.000pF sum=1.435pF
[05/08 21:48:24   2411s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[05/08 21:48:24   2411s]     Trunk : target=0.500ns count=2 avg=4.535ns sd=5.640ns min=0.547ns max=8.524ns {0 <= 0.525ns, 1 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:24   2411s]     Leaf  : target=0.500ns count=4 avg=0.295ns sd=0.017ns min=0.272ns max=0.309ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:24   2411s]   Clock DAG library cell distribution after routing clock trees {count}:
[05/08 21:48:24   2411s]      Bufs: CLKBUFX20: 4 
[05/08 21:48:24   2411s]    Logics: PDIDGZ: 1 
[05/08 21:48:24   2411s]   Primary reporting skew groups after routing clock trees:
[05/08 21:48:24   2411s]     skew_group clk/func_mode: insertion delay [min=1.808, max=1.902, avg=1.883, sd=0.015], skew [0.095 vs 0.187], 100% {1.808, 1.902} (wid=0.287 ws=0.094) (gid=1.662 gs=0.061)
[05/08 21:48:25   2411s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:25   2411s]       max path sink: CONV/register_reg[2][16]/CK
[05/08 21:48:25   2411s]   Skew group summary after routing clock trees:
[05/08 21:48:25   2411s]     skew_group clk/func_mode: insertion delay [min=1.808, max=1.902, avg=1.883, sd=0.015], skew [0.095 vs 0.187], 100% {1.808, 1.902} (wid=0.287 ws=0.094) (gid=1.662 gs=0.061)
[05/08 21:48:25   2411s]   CCOpt::Phase::Routing done. (took cpu=0:00:21.9 real=0:00:07.0)
[05/08 21:48:25   2411s]   CCOpt::Phase::PostConditioning...
[05/08 21:48:25   2411s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[05/08 21:48:25   2411s] OPERPROF: Starting DPlace-Init at level 1, MEM:2563.7M
[05/08 21:48:25   2411s] #spOpts: mergeVia=F 
[05/08 21:48:25   2411s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2563.9M
[05/08 21:48:25   2411s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2563.9M
[05/08 21:48:25   2411s] Core basic site is tsm3site
[05/08 21:48:25   2411s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 21:48:25   2411s] SiteArray: use 8,699,904 bytes
[05/08 21:48:25   2411s] SiteArray: current memory after site array memory allocation 2572.2M
[05/08 21:48:25   2411s] SiteArray: FP blocked sites are writable
[05/08 21:48:25   2411s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 21:48:25   2411s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2604.2M
[05/08 21:48:25   2411s] Process 34744 wires and vias for routing blockage analysis
[05/08 21:48:25   2411s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.230, REAL:0.027, MEM:2604.2M
[05/08 21:48:25   2411s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.350, REAL:0.102, MEM:2604.2M
[05/08 21:48:25   2411s] OPERPROF:     Starting CMU at level 3, MEM:2604.3M
[05/08 21:48:25   2411s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:2604.3M
[05/08 21:48:25   2411s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.390, REAL:0.149, MEM:2604.3M
[05/08 21:48:25   2411s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2604.3MB).
[05/08 21:48:25   2411s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.420, REAL:0.176, MEM:2604.3M
[05/08 21:48:25   2411s]   Removing CTS place status from clock tree and sinks.
[05/08 21:48:25   2411s] Removed CTS place status from 4 clock cells (out of 7 ) and 0 clock sinks (out of 0 ).
[05/08 21:48:25   2411s]   Switching to inst based legalization.
[05/08 21:48:25   2411s]   PostConditioning...
[05/08 21:48:25   2411s]     PostConditioning active optimizations:
[05/08 21:48:25   2411s]      - DRV fixing with cell sizing and buffering
[05/08 21:48:25   2411s]      - Skew fixing with cell sizing
[05/08 21:48:25   2411s]     
[05/08 21:48:25   2411s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
[05/08 21:48:25   2411s]     Currently running CTS, using active skew data
[05/08 21:48:25   2411s]     Reset bufferability constraints...
[05/08 21:48:25   2411s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[05/08 21:48:25   2411s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:25   2411s]     Upsizing to fix DRVs...
[05/08 21:48:25   2411s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[05/08 21:48:25   2411s]     CCOpt-PostConditioning: considered: 6, tested: 6, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 2, attempted: 0, unsuccessful: 0, sized: 0
[05/08 21:48:25   2411s]     
[05/08 21:48:25   2411s]     PRO Statistics: Fix DRVs (initial upsizing):
[05/08 21:48:25   2411s]     ============================================
[05/08 21:48:25   2411s]     
[05/08 21:48:25   2411s]     Cell changes by Net Type:
[05/08 21:48:25   2411s]     
[05/08 21:48:25   2411s]     -------------------------------------------------------------------------------------------------
[05/08 21:48:25   2411s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/08 21:48:25   2411s]     -------------------------------------------------------------------------------------------------
[05/08 21:48:25   2411s]     top                0            0           0            0                    0                0
[05/08 21:48:25   2411s]     trunk              0            0           0            0                    0                0
[05/08 21:48:25   2411s]     leaf               0            0           0            0                    0                0
[05/08 21:48:25   2411s]     -------------------------------------------------------------------------------------------------
[05/08 21:48:25   2411s]     Total              0            0           0            0                    0                0
[05/08 21:48:25   2411s]     -------------------------------------------------------------------------------------------------
[05/08 21:48:25   2411s]     
[05/08 21:48:25   2411s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/08 21:48:25   2411s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/08 21:48:25   2411s]     
[05/08 21:48:25   2412s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[05/08 21:48:25   2412s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:25   2412s]       cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:25   2412s]       cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:25   2412s]       sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:25   2412s]       wire capacitance : top=0.000pF, trunk=0.333pF, leaf=1.513pF, total=1.845pF
[05/08 21:48:25   2412s]       wire lengths     : top=0.000um, trunk=3082.400um, leaf=11736.640um, total=14819.040um
[05/08 21:48:25   2412s]       hp wire lengths  : top=0.000um, trunk=3086.245um, leaf=4229.220um, total=7315.465um
[05/08 21:48:25   2412s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
[05/08 21:48:25   2412s]       Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:25   2412s]       Remaining Transition : {count=1, worst=[0.047ns]} avg=0.047ns sd=0.000ns sum=0.047ns
[05/08 21:48:25   2412s]       Capacitance          : {count=1, worst=[1.435pF]} avg=1.435pF sd=0.000pF sum=1.435pF
[05/08 21:48:25   2412s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[05/08 21:48:25   2412s]       Trunk : target=0.500ns count=2 avg=4.535ns sd=5.640ns min=0.547ns max=8.524ns {0 <= 0.525ns, 1 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:25   2412s]       Leaf  : target=0.500ns count=4 avg=0.295ns sd=0.017ns min=0.272ns max=0.309ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:25   2412s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[05/08 21:48:25   2412s]        Bufs: CLKBUFX20: 4 
[05/08 21:48:25   2412s]      Logics: PDIDGZ: 1 
[05/08 21:48:25   2412s]     Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
[05/08 21:48:25   2412s]       skew_group clk/func_mode: insertion delay [min=1.808, max=1.902, avg=1.883, sd=0.015], skew [0.095 vs 0.187], 100% {1.808, 1.902} (wid=0.287 ws=0.094) (gid=1.662 gs=0.061)
[05/08 21:48:25   2412s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:25   2412s]       max path sink: CONV/register_reg[2][16]/CK
[05/08 21:48:25   2412s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[05/08 21:48:25   2412s]       skew_group clk/func_mode: insertion delay [min=1.808, max=1.902, avg=1.883, sd=0.015], skew [0.095 vs 0.187], 100% {1.808, 1.902} (wid=0.287 ws=0.094) (gid=1.662 gs=0.061)
[05/08 21:48:25   2412s]     Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:25   2412s]     Recomputing CTS skew targets...
[05/08 21:48:25   2412s]     Resolving skew group constraints...
[05/08 21:48:25   2412s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[05/08 21:48:25   2412s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/func_mode from 1.095ns to 1.902ns.
[05/08 21:48:25   2412s]       
[05/08 21:48:25   2412s]       Slackened skew group targets:
[05/08 21:48:25   2412s]       
[05/08 21:48:25   2412s]       -------------------------------------------------------------
[05/08 21:48:25   2412s]       Skew group       Desired    Slackened    Desired    Slackened
[05/08 21:48:25   2412s]                        Target     Target       Target     Target
[05/08 21:48:25   2412s]                        Max ID     Max ID       Skew       Skew
[05/08 21:48:25   2412s]       -------------------------------------------------------------
[05/08 21:48:25   2412s]       clk/func_mode     1.095       1.902         -           -
[05/08 21:48:25   2412s]       -------------------------------------------------------------
[05/08 21:48:25   2412s]       
[05/08 21:48:25   2412s]       
[05/08 21:48:25   2412s]     Resolving skew group constraints done.
[05/08 21:48:25   2412s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:25   2412s]     Fixing DRVs...
[05/08 21:48:25   2412s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/08 21:48:25   2412s]     CCOpt-PostConditioning: considered: 6, tested: 6, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 2, attempted: 0, unsuccessful: 0, sized: 0
[05/08 21:48:25   2412s]     
[05/08 21:48:25   2412s]     PRO Statistics: Fix DRVs (cell sizing):
[05/08 21:48:25   2412s]     =======================================
[05/08 21:48:25   2412s]     
[05/08 21:48:25   2412s]     Cell changes by Net Type:
[05/08 21:48:25   2412s]     
[05/08 21:48:25   2412s]     -------------------------------------------------------------------------------------------------
[05/08 21:48:25   2412s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/08 21:48:25   2412s]     -------------------------------------------------------------------------------------------------
[05/08 21:48:25   2412s]     top                0            0           0            0                    0                0
[05/08 21:48:25   2412s]     trunk              0            0           0            0                    0                0
[05/08 21:48:25   2412s]     leaf               0            0           0            0                    0                0
[05/08 21:48:25   2412s]     -------------------------------------------------------------------------------------------------
[05/08 21:48:25   2412s]     Total              0            0           0            0                    0                0
[05/08 21:48:25   2412s]     -------------------------------------------------------------------------------------------------
[05/08 21:48:25   2412s]     
[05/08 21:48:25   2412s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/08 21:48:25   2412s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/08 21:48:25   2412s]     
[05/08 21:48:25   2412s]     Clock DAG stats PostConditioning after DRV fixing:
[05/08 21:48:25   2412s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:25   2412s]       cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:25   2412s]       cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:25   2412s]       sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:25   2412s]       wire capacitance : top=0.000pF, trunk=0.333pF, leaf=1.513pF, total=1.845pF
[05/08 21:48:25   2412s]       wire lengths     : top=0.000um, trunk=3082.400um, leaf=11736.640um, total=14819.040um
[05/08 21:48:25   2412s]       hp wire lengths  : top=0.000um, trunk=3086.245um, leaf=4229.220um, total=7315.465um
[05/08 21:48:25   2412s]     Clock DAG net violations PostConditioning after DRV fixing:
[05/08 21:48:25   2412s]       Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:25   2412s]       Remaining Transition : {count=1, worst=[0.047ns]} avg=0.047ns sd=0.000ns sum=0.047ns
[05/08 21:48:25   2412s]       Capacitance          : {count=1, worst=[1.435pF]} avg=1.435pF sd=0.000pF sum=1.435pF
[05/08 21:48:25   2412s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[05/08 21:48:25   2412s]       Trunk : target=0.500ns count=2 avg=4.535ns sd=5.640ns min=0.547ns max=8.524ns {0 <= 0.525ns, 1 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:25   2412s]       Leaf  : target=0.500ns count=4 avg=0.295ns sd=0.017ns min=0.272ns max=0.309ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:25   2412s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[05/08 21:48:25   2412s]        Bufs: CLKBUFX20: 4 
[05/08 21:48:25   2412s]      Logics: PDIDGZ: 1 
[05/08 21:48:25   2412s]     Primary reporting skew groups PostConditioning after DRV fixing:
[05/08 21:48:25   2412s]       skew_group clk/func_mode: insertion delay [min=1.808, max=1.902, avg=1.883, sd=0.015], skew [0.095 vs 0.187], 100% {1.808, 1.902} (wid=0.287 ws=0.094) (gid=1.662 gs=0.061)
[05/08 21:48:25   2412s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:25   2412s]       max path sink: CONV/register_reg[2][16]/CK
[05/08 21:48:25   2412s]     Skew group summary PostConditioning after DRV fixing:
[05/08 21:48:25   2412s]       skew_group clk/func_mode: insertion delay [min=1.808, max=1.902, avg=1.883, sd=0.015], skew [0.095 vs 0.187], 100% {1.808, 1.902} (wid=0.287 ws=0.094) (gid=1.662 gs=0.061)
[05/08 21:48:25   2412s]     Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:25   2412s]     Buffering to fix DRVs...
[05/08 21:48:25   2412s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[05/08 21:48:25   2412s]     Rebuffering to fix clock tree DRVs: ...20% ..**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_corner.
[05/08 21:48:25   2412s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[05/08 21:48:25   2412s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_corner.
[05/08 21:48:25   2412s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[05/08 21:48:25   2412s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_corner.
[05/08 21:48:25   2412s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[05/08 21:48:25   2412s] .40% ..**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner RC_corner.
[05/08 21:48:25   2412s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[05/08 21:48:25   2412s] .60% ...80% ...100% 
[05/08 21:48:25   2412s]     Inserted 0 buffers and inverters.
[05/08 21:48:25   2412s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[05/08 21:48:25   2412s]     CCOpt-PostConditioning: nets considered: 6, nets tested: 6, nets violation detected: 2, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 2, nets unsuccessful: 2, buffered: 0
[05/08 21:48:25   2412s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[05/08 21:48:25   2412s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:25   2412s]       cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:25   2412s]       cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:25   2412s]       sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:25   2412s]       wire capacitance : top=0.000pF, trunk=0.333pF, leaf=1.513pF, total=1.845pF
[05/08 21:48:25   2412s]       wire lengths     : top=0.000um, trunk=3082.400um, leaf=11736.640um, total=14819.040um
[05/08 21:48:25   2412s]       hp wire lengths  : top=0.000um, trunk=3086.245um, leaf=4229.220um, total=7315.465um
[05/08 21:48:25   2412s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[05/08 21:48:25   2412s]       Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:25   2412s]       Remaining Transition : {count=1, worst=[0.047ns]} avg=0.047ns sd=0.000ns sum=0.047ns
[05/08 21:48:25   2412s]       Capacitance          : {count=1, worst=[1.435pF]} avg=1.435pF sd=0.000pF sum=1.435pF
[05/08 21:48:25   2412s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[05/08 21:48:25   2412s]       Trunk : target=0.500ns count=2 avg=4.535ns sd=5.640ns min=0.547ns max=8.524ns {0 <= 0.525ns, 1 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:25   2412s]       Leaf  : target=0.500ns count=4 avg=0.295ns sd=0.017ns min=0.272ns max=0.309ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:25   2412s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[05/08 21:48:25   2412s]        Bufs: CLKBUFX20: 4 
[05/08 21:48:25   2412s]      Logics: PDIDGZ: 1 
[05/08 21:48:25   2412s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[05/08 21:48:25   2412s]       skew_group clk/func_mode: insertion delay [min=1.808, max=1.902, avg=1.883, sd=0.015], skew [0.095 vs 0.187], 100% {1.808, 1.902} (wid=0.287 ws=0.094) (gid=1.662 gs=0.061)
[05/08 21:48:25   2412s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:25   2412s]       max path sink: CONV/register_reg[2][16]/CK
[05/08 21:48:25   2412s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[05/08 21:48:25   2412s]       skew_group clk/func_mode: insertion delay [min=1.808, max=1.902, avg=1.883, sd=0.015], skew [0.095 vs 0.187], 100% {1.808, 1.902} (wid=0.287 ws=0.094) (gid=1.662 gs=0.061)
[05/08 21:48:25   2412s]     Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/08 21:48:25   2412s] 
[05/08 21:48:25   2412s] Slew Diagnostics: After DRV fixing
[05/08 21:48:25   2412s] ==================================
[05/08 21:48:25   2412s] 
[05/08 21:48:25   2412s] Global Causes:
[05/08 21:48:25   2412s] 
[05/08 21:48:25   2412s] -----
[05/08 21:48:25   2412s] Cause
[05/08 21:48:25   2412s] -----
[05/08 21:48:25   2412s]   (empty table)
[05/08 21:48:25   2412s] -----
[05/08 21:48:25   2412s] 
[05/08 21:48:25   2412s] Top 5 overslews:
[05/08 21:48:25   2412s] 
[05/08 21:48:25   2412s] ----------------------------------------------------------------
[05/08 21:48:25   2412s] Overslew    Causes                                   Driving Pin
[05/08 21:48:25   2412s] ----------------------------------------------------------------
[05/08 21:48:25   2412s] 8.024ns     1. Sizing not permitted                  clk
[05/08 21:48:25   2412s]    -        2. Cannot buffer as net is dont touch         -
[05/08 21:48:25   2412s] 0.047ns     1. Clock inst is FIXED                   ipad_clk/C
[05/08 21:48:25   2412s]    -        2. Skew would be damaged                      -
[05/08 21:48:25   2412s] ----------------------------------------------------------------
[05/08 21:48:25   2412s] 
[05/08 21:48:25   2412s] Slew diagnostics counts from the 2 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/08 21:48:25   2412s] 
[05/08 21:48:25   2412s] ------------------------------------------------
[05/08 21:48:25   2412s] Cause                                 Occurences
[05/08 21:48:25   2412s] ------------------------------------------------
[05/08 21:48:25   2412s] Sizing not permitted                      1
[05/08 21:48:25   2412s] Clock inst is FIXED                       1
[05/08 21:48:25   2412s] Skew would be damaged                     1
[05/08 21:48:25   2412s] Cannot buffer as net is dont touch        1
[05/08 21:48:25   2412s] ------------------------------------------------
[05/08 21:48:25   2412s] 
[05/08 21:48:25   2412s] Violation diagnostics counts from the 2 nodes that have violations:
[05/08 21:48:25   2412s] 
[05/08 21:48:25   2412s] ------------------------------------------------
[05/08 21:48:25   2412s] Cause                                 Occurences
[05/08 21:48:25   2412s] ------------------------------------------------
[05/08 21:48:25   2412s] Sizing not permitted                      1
[05/08 21:48:25   2412s] Clock inst is FIXED                       1
[05/08 21:48:25   2412s] Skew would be damaged                     1
[05/08 21:48:25   2412s] Cannot buffer as net is dont touch        1
[05/08 21:48:25   2412s] ------------------------------------------------
[05/08 21:48:25   2412s] 
[05/08 21:48:25   2412s]     Fixing Skew by cell sizing...
[05/08 21:48:25   2412s] Path optimization required 0 stage delay updates 
[05/08 21:48:25   2412s]     Resized 0 clock insts to decrease delay.
[05/08 21:48:25   2412s] Fixing short paths with downsize only
[05/08 21:48:25   2412s] Path optimization required 0 stage delay updates 
[05/08 21:48:25   2412s]     Resized 0 clock insts to increase delay.
[05/08 21:48:25   2412s]     
[05/08 21:48:25   2412s]     PRO Statistics: Fix Skew (cell sizing):
[05/08 21:48:25   2412s]     =======================================
[05/08 21:48:25   2412s]     
[05/08 21:48:25   2412s]     Cell changes by Net Type:
[05/08 21:48:25   2412s]     
[05/08 21:48:25   2412s]     -------------------------------------------------------------------------------------------------
[05/08 21:48:25   2412s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/08 21:48:25   2412s]     -------------------------------------------------------------------------------------------------
[05/08 21:48:25   2412s]     top                0            0           0            0                    0                0
[05/08 21:48:25   2412s]     trunk              0            0           0            0                    0                0
[05/08 21:48:25   2412s]     leaf               0            0           0            0                    0                0
[05/08 21:48:25   2412s]     -------------------------------------------------------------------------------------------------
[05/08 21:48:25   2412s]     Total              0            0           0            0                    0                0
[05/08 21:48:25   2412s]     -------------------------------------------------------------------------------------------------
[05/08 21:48:25   2412s]     
[05/08 21:48:25   2412s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/08 21:48:25   2412s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/08 21:48:25   2412s]     
[05/08 21:48:25   2412s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[05/08 21:48:25   2412s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:25   2412s]       cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:25   2412s]       cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:25   2412s]       sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:25   2412s]       wire capacitance : top=0.000pF, trunk=0.333pF, leaf=1.513pF, total=1.845pF
[05/08 21:48:25   2412s]       wire lengths     : top=0.000um, trunk=3082.400um, leaf=11736.640um, total=14819.040um
[05/08 21:48:25   2412s]       hp wire lengths  : top=0.000um, trunk=3086.245um, leaf=4229.220um, total=7315.465um
[05/08 21:48:25   2412s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing:
[05/08 21:48:25   2412s]       Unfixable Transition : {count=1, worst=[8.024ns]} avg=8.024ns sd=0.000ns sum=8.024ns
[05/08 21:48:25   2412s]       Remaining Transition : {count=1, worst=[0.047ns]} avg=0.047ns sd=0.000ns sum=0.047ns
[05/08 21:48:25   2412s]       Capacitance          : {count=1, worst=[1.435pF]} avg=1.435pF sd=0.000pF sum=1.435pF
[05/08 21:48:25   2412s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[05/08 21:48:25   2412s]       Trunk : target=0.500ns count=2 avg=4.535ns sd=5.640ns min=0.547ns max=8.524ns {0 <= 0.525ns, 1 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:25   2412s]       Leaf  : target=0.500ns count=4 avg=0.295ns sd=0.017ns min=0.272ns max=0.309ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:25   2412s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[05/08 21:48:25   2412s]        Bufs: CLKBUFX20: 4 
[05/08 21:48:25   2412s]      Logics: PDIDGZ: 1 
[05/08 21:48:25   2412s]     Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
[05/08 21:48:25   2412s]       skew_group clk/func_mode: insertion delay [min=1.808, max=1.902, avg=1.883, sd=0.015], skew [0.095 vs 0.187], 100% {1.808, 1.902} (wid=0.287 ws=0.094) (gid=1.662 gs=0.061)
[05/08 21:48:25   2412s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:25   2412s]       max path sink: CONV/register_reg[2][16]/CK
[05/08 21:48:25   2412s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[05/08 21:48:25   2412s]       skew_group clk/func_mode: insertion delay [min=1.808, max=1.902, avg=1.883, sd=0.015], skew [0.095 vs 0.187], 100% {1.808, 1.902} (wid=0.287 ws=0.094) (gid=1.662 gs=0.061)
[05/08 21:48:25   2412s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:25   2412s]     Reconnecting optimized routes...
[05/08 21:48:25   2412s]     Reset timing graph...
[05/08 21:48:25   2412s] Ignoring AAE DB Resetting ...
[05/08 21:48:25   2412s]     Reset timing graph done.
[05/08 21:48:25   2412s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[05/08 21:48:25   2412s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:25   2412s]     Leaving CCOpt scope - ClockRefiner...
[05/08 21:48:25   2412s] Assigned high priority to 0 cells.
[05/08 21:48:25   2412s]     Performing Single Pass Refine Place.
[05/08 21:48:25   2412s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[05/08 21:48:25   2412s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2357.4M
[05/08 21:48:25   2412s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2357.4M
[05/08 21:48:25   2412s] #spOpts: mergeVia=F 
[05/08 21:48:25   2412s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2357.4M
[05/08 21:48:25   2412s] Info: 4 insts are soft-fixed.
[05/08 21:48:25   2412s] OPERPROF:       Starting CMU at level 4, MEM:2357.4M
[05/08 21:48:25   2412s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.006, MEM:2359.4M
[05/08 21:48:25   2412s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.101, MEM:2359.4M
[05/08 21:48:25   2412s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2359.4MB).
[05/08 21:48:25   2412s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.120, REAL:0.127, MEM:2359.4M
[05/08 21:48:25   2412s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.130, REAL:0.129, MEM:2359.4M
[05/08 21:48:25   2412s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.29307.14
[05/08 21:48:25   2412s] OPERPROF: Starting RefinePlace at level 1, MEM:2359.4M
[05/08 21:48:25   2412s] *** Starting refinePlace (0:40:13 mem=2359.4M) ***
[05/08 21:48:25   2412s] Total net bbox length = 1.318e+06 (6.532e+05 6.646e+05) (ext = 1.646e+05)
[05/08 21:48:25   2412s] Info: 4 insts are soft-fixed.
[05/08 21:48:25   2412s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:48:25   2412s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:48:25   2412s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2359.5M
[05/08 21:48:25   2412s] Starting refinePlace ...
[05/08 21:48:25   2412s]   Spread Effort: high, standalone mode, useDDP on.
[05/08 21:48:25   2412s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2361.0MB) @(0:40:13 - 0:40:13).
[05/08 21:48:25   2412s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:48:25   2412s] wireLenOptFixPriorityInst 348 inst fixed
[05/08 21:48:25   2412s] 
[05/08 21:48:25   2412s] Running Spiral MT with 10 threads  fetchWidth=676 
[05/08 21:48:26   2413s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:48:26   2413s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=2361.2MB) @(0:40:13 - 0:40:13).
[05/08 21:48:26   2413s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:48:26   2413s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2361.2MB
[05/08 21:48:26   2413s] Statistics of distance of Instance movement in refine placement:
[05/08 21:48:26   2413s]   maximum (X+Y) =         0.00 um
[05/08 21:48:26   2413s]   mean    (X+Y) =         0.00 um
[05/08 21:48:26   2413s] Summary Report:
[05/08 21:48:26   2413s] Instances move: 0 (out of 13014 movable)
[05/08 21:48:26   2413s] Instances flipped: 0
[05/08 21:48:26   2413s] Mean displacement: 0.00 um
[05/08 21:48:26   2413s] Max displacement: 0.00 um 
[05/08 21:48:26   2413s] Total instances moved : 0
[05/08 21:48:26   2413s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.530, REAL:0.334, MEM:2361.2M
[05/08 21:48:26   2413s] Total net bbox length = 1.318e+06 (6.532e+05 6.646e+05) (ext = 1.646e+05)
[05/08 21:48:26   2413s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2361.2MB
[05/08 21:48:26   2413s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=2361.2MB) @(0:40:13 - 0:40:13).
[05/08 21:48:26   2413s] *** Finished refinePlace (0:40:13 mem=2361.2M) ***
[05/08 21:48:26   2413s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.29307.14
[05/08 21:48:26   2413s] OPERPROF: Finished RefinePlace at level 1, CPU:0.570, REAL:0.378, MEM:2361.2M
[05/08 21:48:26   2413s]     Moved 0, flipped 0 and cell swapped 0 of 353 clock instance(s) during refinement.
[05/08 21:48:26   2413s]     The largest move was 0 microns for .
[05/08 21:48:26   2413s] Moved 0 and flipped 0 of 5 clock instances (excluding sinks) during refinement
[05/08 21:48:26   2413s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/08 21:48:26   2413s] Moved 0 and flipped 0 of 348 clock sinks during refinement.
[05/08 21:48:26   2413s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[05/08 21:48:26   2413s] Revert refine place priority changes on 0 cells.
[05/08 21:48:26   2413s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.5)
[05/08 21:48:26   2413s]     Set dirty flag on 1 insts, 1 nets
[05/08 21:48:26   2413s]   PostConditioning done.
[05/08 21:48:26   2413s] Net route status summary:
[05/08 21:48:26   2413s]   Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/08 21:48:26   2413s]   Non-clock: 14906 (unrouted=807, trialRouted=14099, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=700, (crossesIlmBoundary AND tooFewTerms=0)])
[05/08 21:48:26   2413s]   Update timing and DAG stats after post-conditioning...
[05/08 21:48:26   2413s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:26   2413s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[05/08 21:48:26   2413s] End AAE Lib Interpolated Model. (MEM=2355.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:48:26   2413s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[05/08 21:48:26   2413s]   Clock DAG stats after post-conditioning:
[05/08 21:48:26   2413s]     cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:26   2413s]     cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:26   2413s]     cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:26   2413s]     sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:26   2413s]     wire capacitance : top=0.000pF, trunk=0.333pF, leaf=1.513pF, total=1.845pF
[05/08 21:48:26   2413s]     wire lengths     : top=0.000um, trunk=3082.400um, leaf=11736.640um, total=14819.040um
[05/08 21:48:26   2413s]     hp wire lengths  : top=0.000um, trunk=3086.245um, leaf=4229.220um, total=7315.465um
[05/08 21:48:26   2413s]   Clock DAG net violations after post-conditioning:
[05/08 21:48:26   2413s]     Unfixable Transition : {count=1, worst=[8.023ns]} avg=8.023ns sd=0.000ns sum=8.023ns
[05/08 21:48:26   2413s]     Remaining Transition : {count=1, worst=[0.047ns]} avg=0.047ns sd=0.000ns sum=0.047ns
[05/08 21:48:26   2413s]     Capacitance          : {count=1, worst=[1.435pF]} avg=1.435pF sd=0.000pF sum=1.435pF
[05/08 21:48:26   2413s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[05/08 21:48:26   2413s]     Trunk : target=0.500ns count=2 avg=4.535ns sd=5.640ns min=0.547ns max=8.523ns {0 <= 0.525ns, 1 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:26   2413s]     Leaf  : target=0.500ns count=4 avg=0.295ns sd=0.017ns min=0.272ns max=0.309ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:26   2413s]   Clock DAG library cell distribution after post-conditioning {count}:
[05/08 21:48:26   2413s]      Bufs: CLKBUFX20: 4 
[05/08 21:48:26   2413s]    Logics: PDIDGZ: 1 
[05/08 21:48:26   2413s]   Primary reporting skew groups after post-conditioning:
[05/08 21:48:26   2413s]     skew_group clk/func_mode: insertion delay [min=1.808, max=1.902, avg=1.883, sd=0.015], skew [0.095 vs 0.187], 100% {1.808, 1.902} (wid=0.287 ws=0.094) (gid=1.662 gs=0.061)
[05/08 21:48:26   2413s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:26   2413s]       max path sink: CONV/register_reg[2][16]/CK
[05/08 21:48:26   2413s]   Skew group summary after post-conditioning:
[05/08 21:48:26   2413s]     skew_group clk/func_mode: insertion delay [min=1.808, max=1.902, avg=1.883, sd=0.015], skew [0.095 vs 0.187], 100% {1.808, 1.902} (wid=0.287 ws=0.094) (gid=1.662 gs=0.061)
[05/08 21:48:26   2413s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.7 real=0:00:01.2)
[05/08 21:48:26   2413s]   Setting CTS place status to fixed for clock tree and sinks.
[05/08 21:48:26   2413s] numClockCells = 7, numClockCellsFixed = 7, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[05/08 21:48:26   2413s]   Post-balance tidy up or trial balance steps...
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   Clock DAG stats at end of CTS:
[05/08 21:48:26   2413s]   ==============================
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   --------------------------------------------------------------
[05/08 21:48:26   2413s]   Cell type                     Count    Area        Capacitance
[05/08 21:48:26   2413s]   --------------------------------------------------------------
[05/08 21:48:26   2413s]   Buffers                         4       319.334       0.122
[05/08 21:48:26   2413s]   Inverters                       0         0.000       0.000
[05/08 21:48:26   2413s]   Integrated Clock Gates          0         0.000       0.000
[05/08 21:48:26   2413s]   Non-Integrated Clock Gates      0         0.000       0.000
[05/08 21:48:26   2413s]   Clock Logic                     1      5550.000       2.681
[05/08 21:48:26   2413s]   All                             5      5869.334       2.803
[05/08 21:48:26   2413s]   --------------------------------------------------------------
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   Clock DAG wire lengths at end of CTS:
[05/08 21:48:26   2413s]   =====================================
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   --------------------
[05/08 21:48:26   2413s]   Type     Wire Length
[05/08 21:48:26   2413s]   --------------------
[05/08 21:48:26   2413s]   Top           0.000
[05/08 21:48:26   2413s]   Trunk      3082.400
[05/08 21:48:26   2413s]   Leaf      11736.640
[05/08 21:48:26   2413s]   Total     14819.040
[05/08 21:48:26   2413s]   --------------------
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   Clock DAG hp wire lengths at end of CTS:
[05/08 21:48:26   2413s]   ========================================
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   -----------------------
[05/08 21:48:26   2413s]   Type     hp Wire Length
[05/08 21:48:26   2413s]   -----------------------
[05/08 21:48:26   2413s]   Top            0.000
[05/08 21:48:26   2413s]   Trunk       3086.245
[05/08 21:48:26   2413s]   Leaf        4229.220
[05/08 21:48:26   2413s]   Total       7315.465
[05/08 21:48:26   2413s]   -----------------------
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   Clock DAG capacitances at end of CTS:
[05/08 21:48:26   2413s]   =====================================
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   --------------------------------
[05/08 21:48:26   2413s]   Type     Gate     Wire     Total
[05/08 21:48:26   2413s]   --------------------------------
[05/08 21:48:26   2413s]   Top      0.000    0.000    0.000
[05/08 21:48:26   2413s]   Trunk    2.803    0.333    3.136
[05/08 21:48:26   2413s]   Leaf     0.897    1.513    2.409
[05/08 21:48:26   2413s]   Total    3.700    1.845    5.545
[05/08 21:48:26   2413s]   --------------------------------
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   Clock DAG sink capacitances at end of CTS:
[05/08 21:48:26   2413s]   ==========================================
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   --------------------------------------------------------
[05/08 21:48:26   2413s]   Count    Total    Average    Std. Dev.    Min      Max
[05/08 21:48:26   2413s]   --------------------------------------------------------
[05/08 21:48:26   2413s]    348     0.897     0.003       0.001      0.002    0.006
[05/08 21:48:26   2413s]   --------------------------------------------------------
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   Clock DAG net violations at end of CTS:
[05/08 21:48:26   2413s]   =======================================
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   --------------------------------------------------------------------------------------------
[05/08 21:48:26   2413s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[05/08 21:48:26   2413s]   --------------------------------------------------------------------------------------------
[05/08 21:48:26   2413s]   Unfixable Transition    ns         1       8.023       0.000      8.023    [8.023]
[05/08 21:48:26   2413s]   Remaining Transition    ns         1       0.047       0.000      0.047    [0.047]
[05/08 21:48:26   2413s]   Capacitance             pF         1       1.435       0.000      1.435    [1.435]
[05/08 21:48:26   2413s]   --------------------------------------------------------------------------------------------
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   Clock DAG primary half-corner transition distribution at end of CTS:
[05/08 21:48:26   2413s]   ====================================================================
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/08 21:48:26   2413s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[05/08 21:48:26   2413s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/08 21:48:26   2413s]   Trunk       0.500       2       4.535       5.640      0.547    8.523                                      -                                       {0 <= 0.525ns, 1 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:26   2413s]   Leaf        0.500       4       0.295       0.017      0.272    0.309    {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}                                      -
[05/08 21:48:26   2413s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   Clock DAG library cell distribution at end of CTS:
[05/08 21:48:26   2413s]   ==================================================
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   ------------------------------------------
[05/08 21:48:26   2413s]   Name         Type      Inst     Inst Area 
[05/08 21:48:26   2413s]                          Count    (um^2)
[05/08 21:48:26   2413s]   ------------------------------------------
[05/08 21:48:26   2413s]   CLKBUFX20    buffer      4        319.334
[05/08 21:48:26   2413s]   PDIDGZ       logic       1       5550.000
[05/08 21:48:26   2413s]   ------------------------------------------
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   Primary reporting skew groups summary at end of CTS:
[05/08 21:48:26   2413s]   ====================================================
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/08 21:48:26   2413s]   Half-corner                    Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/08 21:48:26   2413s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/08 21:48:26   2413s]   Delay_Corner_max:setup.late    clk/func_mode    1.808     1.902     0.095       0.187         0.094           0.080           1.883        0.015     100% {1.808, 1.902}
[05/08 21:48:26   2413s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   Skew group summary at end of CTS:
[05/08 21:48:26   2413s]   =================================
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/08 21:48:26   2413s]   Half-corner                    Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/08 21:48:26   2413s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/08 21:48:26   2413s]   Delay_Corner_max:setup.late    clk/func_mode    1.808     1.902     0.095       0.187         0.094           0.080           1.883        0.015     100% {1.808, 1.902}
[05/08 21:48:26   2413s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   Found a total of 6 clock tree pins with a slew violation.
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   Slew violation summary across all clock trees - Top 6 violating pins:
[05/08 21:48:26   2413s]   =====================================================================
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   Target and measured clock slews (in ns):
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   ------------------------------------------------------------------------------------------------------------------
[05/08 21:48:26   2413s]   Half corner                  Violation  Slew    Slew      Dont   Ideal  Target          Pin
[05/08 21:48:26   2413s]                                amount     target  achieved  touch  net?   source          
[05/08 21:48:26   2413s]                                                             net?                          
[05/08 21:48:26   2413s]   ------------------------------------------------------------------------------------------------------------------
[05/08 21:48:26   2413s]   Delay_Corner_max:setup.late    8.023    0.500    8.523    Y      N      auto extracted  ipad_clk/PAD
[05/08 21:48:26   2413s]   Delay_Corner_max:setup.late    8.023    0.500    8.523    Y      N      auto extracted  clk
[05/08 21:48:26   2413s]   Delay_Corner_max:setup.late    0.047    0.500    0.547    N      N      auto extracted  CONV/CTS_ccl_a_buf_00012/A
[05/08 21:48:26   2413s]   Delay_Corner_max:setup.late    0.047    0.500    0.547    N      N      auto extracted  CONV/CTS_ccl_a_buf_00006/A
[05/08 21:48:26   2413s]   Delay_Corner_max:setup.late    0.047    0.500    0.547    N      N      auto extracted  CONV/CTS_ccl_a_buf_00010/A
[05/08 21:48:26   2413s]   Delay_Corner_max:setup.late    0.046    0.500    0.546    N      N      auto extracted  CONV/CTS_ccl_a_buf_00008/A
[05/08 21:48:26   2413s]   ------------------------------------------------------------------------------------------------------------------
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   Target sources:
[05/08 21:48:26   2413s]   auto extracted - target was extracted from SDC.
[05/08 21:48:26   2413s]   auto computed - target was computed when balancing trees.
[05/08 21:48:26   2413s]   explicit - target is explicitly set via target_max_trans property.
[05/08 21:48:26   2413s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[05/08 21:48:26   2413s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   Found 2 pins on nets marked dont_touch that have slew violations.
[05/08 21:48:26   2413s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[05/08 21:48:26   2413s]   Found 0 pins on nets marked ideal_network that have slew violations.
[05/08 21:48:26   2413s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   
[05/08 21:48:26   2413s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/08 21:48:26   2413s] Synthesizing clock trees done.
[05/08 21:48:26   2413s] Tidy Up And Update Timing...
[05/08 21:48:26   2413s] External - Set all clocks to propagated mode...
[05/08 21:48:26   2413s] Innovus updating I/O latencies
[05/08 21:48:26   2414s] #################################################################################
[05/08 21:48:26   2414s] # Design Stage: PreRoute
[05/08 21:48:26   2414s] # Design Name: CHIP
[05/08 21:48:26   2414s] # Design Mode: 90nm
[05/08 21:48:26   2414s] # Analysis Mode: MMMC Non-OCV 
[05/08 21:48:26   2414s] # Parasitics Mode: No SPEF/RCDB
[05/08 21:48:26   2414s] # Signoff Settings: SI Off 
[05/08 21:48:26   2414s] #################################################################################
[05/08 21:48:26   2415s] Topological Sorting (REAL = 0:00:00.0, MEM = 2695.5M, InitMEM = 2689.6M)
[05/08 21:48:27   2416s] Start delay calculation (fullDC) (10 T). (MEM=2697.55)
[05/08 21:48:27   2416s] End AAE Lib Interpolated Model. (MEM=2714.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:48:27   2418s] Total number of fetched objects 14215
[05/08 21:48:27   2418s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/08 21:48:27   2418s] End delay calculation. (MEM=2719.65 CPU=0:00:00.5 REAL=0:00:00.0)
[05/08 21:48:27   2418s] End delay calculation (fullDC). (MEM=2719.65 CPU=0:00:02.4 REAL=0:00:00.0)
[05/08 21:48:27   2418s] *** CDM Built up (cpu=0:00:03.6  real=0:00:01.0  mem= 2719.6M) ***
[05/08 21:48:27   2418s] Setting all clocks to propagated mode.
[05/08 21:48:27   2418s] External - Set all clocks to propagated mode done. (took cpu=0:00:05.6 real=0:00:01.5)
[05/08 21:48:27   2418s] Clock DAG stats after update timingGraph:
[05/08 21:48:27   2418s]   cell counts      : b=4, i=0, icg=0, nicg=0, l=1, total=5
[05/08 21:48:27   2418s]   cell areas       : b=319.334um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=5550.000um^2, total=5869.334um^2
[05/08 21:48:27   2418s]   cell capacitance : b=0.122pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.681pF, total=2.803pF
[05/08 21:48:27   2418s]   sink capacitance : count=348, total=0.897pF, avg=0.003pF, sd=0.001pF, min=0.002pF, max=0.006pF
[05/08 21:48:27   2418s]   wire capacitance : top=0.000pF, trunk=0.333pF, leaf=1.513pF, total=1.845pF
[05/08 21:48:27   2418s]   wire lengths     : top=0.000um, trunk=3082.400um, leaf=11736.640um, total=14819.040um
[05/08 21:48:27   2418s]   hp wire lengths  : top=0.000um, trunk=3086.245um, leaf=4229.220um, total=7315.465um
[05/08 21:48:27   2418s] Clock DAG net violations after update timingGraph:
[05/08 21:48:27   2418s]   Unfixable Transition : {count=1, worst=[8.023ns]} avg=8.023ns sd=0.000ns sum=8.023ns
[05/08 21:48:27   2418s]   Remaining Transition : {count=1, worst=[0.047ns]} avg=0.047ns sd=0.000ns sum=0.047ns
[05/08 21:48:27   2418s]   Capacitance          : {count=1, worst=[1.435pF]} avg=1.435pF sd=0.000pF sum=1.435pF
[05/08 21:48:27   2418s] Clock DAG primary half-corner transition distribution after update timingGraph:
[05/08 21:48:27   2418s]   Trunk : target=0.500ns count=2 avg=4.535ns sd=5.640ns min=0.547ns max=8.523ns {0 <= 0.525ns, 1 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
[05/08 21:48:27   2418s]   Leaf  : target=0.500ns count=4 avg=0.295ns sd=0.017ns min=0.272ns max=0.309ns {2 <= 0.300ns, 2 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[05/08 21:48:27   2418s] Clock DAG library cell distribution after update timingGraph {count}:
[05/08 21:48:27   2418s]    Bufs: CLKBUFX20: 4 
[05/08 21:48:27   2418s]  Logics: PDIDGZ: 1 
[05/08 21:48:27   2418s] Primary reporting skew groups after update timingGraph:
[05/08 21:48:27   2418s]   skew_group clk/func_mode: insertion delay [min=1.808, max=1.902, avg=1.883, sd=0.015], skew [0.095 vs 0.187], 100% {1.808, 1.902} (wid=0.287 ws=0.094) (gid=1.662 gs=0.061)
[05/08 21:48:27   2418s]       min path sink: CONV/cwr_reg/CK
[05/08 21:48:27   2418s]       max path sink: CONV/register_reg[2][16]/CK
[05/08 21:48:27   2418s] Skew group summary after update timingGraph:
[05/08 21:48:27   2418s]   skew_group clk/func_mode: insertion delay [min=1.808, max=1.902, avg=1.883, sd=0.015], skew [0.095 vs 0.187], 100% {1.808, 1.902} (wid=0.287 ws=0.094) (gid=1.662 gs=0.061)
[05/08 21:48:27   2418s] Logging CTS constraint violations...
[05/08 21:48:27   2418s]   Clock tree clk has 1 max_capacitance violation and 2 slew violations.
[05/08 21:48:27   2418s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 1.246pF below the root driver for clock_tree clk at (249.775,3206.410), in power domain auto-default. Achieved capacitance of 2.681pF.
[05/08 21:48:27   2418s] Type 'man IMPCCOPT-1033' for more detail.
[05/08 21:48:27   2418s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below the root driver for clock_tree clk at (249.775,3206.410), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin clk with a slew time target of 0.500ns. Achieved a slew time of 8.523ns.
[05/08 21:48:27   2418s] 
[05/08 21:48:27   2418s] Type 'man IMPCCOPT-1007' for more detail.
[05/08 21:48:27   2418s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 4 slew violations below cell ipad_clk (a lib_cell PDIDGZ) at (234.775,3104.640), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin CONV/CTS_ccl_a_buf_00006/A with a slew time target of 0.500ns. Achieved a slew time of 0.547ns.
[05/08 21:48:27   2418s] 
[05/08 21:48:27   2418s] Type 'man IMPCCOPT-1007' for more detail.
[05/08 21:48:27   2418s] **WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 1.000ns (+/- 0.094ns) for skew group clk/func_mode. Achieved longest insertion delay of 1.902ns.
[05/08 21:48:27   2418s] Type 'man IMPCCOPT-1026' for more detail.
[05/08 21:48:27   2418s] Logging CTS constraint violations done.
[05/08 21:48:27   2418s] Tidy Up And Update Timing done. (took cpu=0:00:05.6 real=0:00:01.6)
[05/08 21:48:27   2418s] Runtime done. (took cpu=0:00:53.3 real=0:00:28.8)
[05/08 21:48:27   2418s] Runtime Report Coverage % = 96.3
[05/08 21:48:27   2418s] Runtime Summary
[05/08 21:48:27   2418s] ===============
[05/08 21:48:27   2418s] Clock Runtime:  (37%) Core CTS          10.41 (Init 3.36, Construction 4.62, Implementation 1.04, eGRPC 0.56, PostConditioning 0.67, Other 0.15)
[05/08 21:48:27   2418s] Clock Runtime:  (42%) CTS services      11.71 (RefinePlace 2.29, EarlyGlobalClock 4.72, NanoRoute 4.10, ExtractRC 0.59, TimingAnalysis 0.00)
[05/08 21:48:27   2418s] Clock Runtime:  (20%) Other CTS          5.58 (Init 1.54, CongRepair/EGR-DP 2.50, TimingUpdate 1.54, Other 0.00)
[05/08 21:48:27   2418s] Clock Runtime: (100%) Total             27.69
[05/08 21:48:27   2418s] 
[05/08 21:48:27   2418s] 
[05/08 21:48:27   2418s] Runtime Summary:
[05/08 21:48:27   2418s] ================
[05/08 21:48:27   2418s] 
[05/08 21:48:27   2418s] ---------------------------------------------------------------------------------------------------------------------------
[05/08 21:48:27   2418s] wall   % time  children  called  name
[05/08 21:48:27   2418s] ---------------------------------------------------------------------------------------------------------------------------
[05/08 21:48:27   2418s] 28.75  100.00   28.75      0       
[05/08 21:48:27   2418s] 28.75  100.00   27.69      1     Runtime
[05/08 21:48:27   2418s]  0.28    0.99    0.28      1     CCOpt::Phase::Initialization
[05/08 21:48:27   2418s]  0.28    0.99    0.28      1       Check Prerequisites
[05/08 21:48:27   2418s]  0.28    0.98    0.00      1         Leaving CCOpt scope - CheckPlace
[05/08 21:48:27   2418s]  0.00    0.00    0.00      1         External - Set all clocks to propagated mode
[05/08 21:48:27   2418s]  4.36   15.17    4.12      1     CCOpt::Phase::PreparingToBalance
[05/08 21:48:27   2418s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[05/08 21:48:27   2418s]  1.26    4.38    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[05/08 21:48:27   2418s]  0.37    1.29    0.00      1       Legalization setup
[05/08 21:48:27   2418s]  2.49    8.66    0.01      1       Validating CTS configuration
[05/08 21:48:27   2418s]  0.00    0.00    0.00      1         Checking module port directions
[05/08 21:48:27   2418s]  0.01    0.02    0.00      1         Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[05/08 21:48:27   2418s]  0.25    0.88    0.00      1     Preparing To Balance
[05/08 21:48:27   2418s]  9.14   31.80    9.14      1     CCOpt::Phase::Construction
[05/08 21:48:27   2418s]  5.22   18.17    5.22      1       Stage::Clustering
[05/08 21:48:27   2418s]  1.65    5.75    1.63      1         Clustering
[05/08 21:48:27   2418s]  0.00    0.00    0.00      1           Initialize for clustering
[05/08 21:48:27   2418s]  0.39    1.37    0.00      1           Bottom-up phase
[05/08 21:48:27   2418s]  1.23    4.28    1.03      1           Legalizing clock trees
[05/08 21:48:27   2418s]  1.01    3.50    0.00      1             Leaving CCOpt scope - ClockRefiner
[05/08 21:48:27   2418s]  0.02    0.09    0.00      1             Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[05/08 21:48:27   2418s]  3.56   12.40    3.53      1         CongRepair After Initial Clustering
[05/08 21:48:27   2418s]  3.30   11.48    2.92      1           Leaving CCOpt scope - Early Global Route
[05/08 21:48:27   2418s]  1.57    5.45    0.00      1             Early Global Route - eGR->NR step
[05/08 21:48:27   2418s]  1.35    4.71    0.00      1             Congestion Repair
[05/08 21:48:27   2418s]  0.21    0.74    0.00      1           Leaving CCOpt scope - extractRC
[05/08 21:48:27   2418s]  0.02    0.07    0.00      1           Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[05/08 21:48:27   2418s]  0.03    0.12    0.03      1       Stage::DRV Fixing
[05/08 21:48:27   2418s]  0.01    0.05    0.00      1         Fixing clock tree slew time and max cap violations
[05/08 21:48:27   2418s]  0.02    0.07    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[05/08 21:48:27   2418s]  3.88   13.51    3.88      1       Stage::Insertion Delay Reduction
[05/08 21:48:27   2418s]  0.01    0.03    0.00      1         Removing unnecessary root buffering
[05/08 21:48:27   2418s]  0.01    0.03    0.00      1         Removing unconstrained drivers
[05/08 21:48:27   2418s]  0.07    0.23    0.00      1         Reducing insertion delay 1
[05/08 21:48:27   2418s]  0.58    2.03    0.00      1         Removing longest path buffering
[05/08 21:48:27   2418s]  3.21   11.17    0.00      1         Reducing insertion delay 2
[05/08 21:48:27   2418s]  1.26    4.38    1.26      1     CCOpt::Phase::Implementation
[05/08 21:48:27   2418s]  0.11    0.37    0.10      1       Stage::Reducing Power
[05/08 21:48:27   2418s]  0.01    0.03    0.00      1         Improving clock tree routing
[05/08 21:48:27   2418s]  0.08    0.29    0.00      1         Reducing clock tree power 1
[05/08 21:48:27   2418s]  0.00    0.00    0.00      1           Legalizing clock trees
[05/08 21:48:27   2418s]  0.01    0.05    0.00      1         Reducing clock tree power 2
[05/08 21:48:27   2418s]  0.25    0.88    0.24      1       Stage::Balancing
[05/08 21:48:27   2418s]  0.16    0.55    0.15      1         Approximately balancing fragments step
[05/08 21:48:27   2418s]  0.05    0.18    0.00      1           Resolve constraints - Approximately balancing fragments
[05/08 21:48:27   2418s]  0.02    0.07    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[05/08 21:48:27   2418s]  0.01    0.03    0.00      1           Moving gates to improve sub-tree skew
[05/08 21:48:27   2418s]  0.06    0.21    0.00      1           Approximately balancing fragments bottom up
[05/08 21:48:27   2418s]  0.01    0.03    0.00      1           Approximately balancing fragments, wire and cell delays
[05/08 21:48:27   2418s]  0.01    0.05    0.00      1         Improving fragments clock skew
[05/08 21:48:27   2418s]  0.05    0.16    0.04      1         Approximately balancing step
[05/08 21:48:27   2418s]  0.03    0.11    0.00      1           Resolve constraints - Approximately balancing
[05/08 21:48:27   2418s]  0.01    0.03    0.00      1           Approximately balancing, wire and cell delays
[05/08 21:48:27   2418s]  0.01    0.03    0.00      1         Fixing clock tree overload
[05/08 21:48:27   2418s]  0.01    0.05    0.00      1         Approximately balancing paths
[05/08 21:48:27   2418s]  0.56    1.96    0.56      1       Stage::Polishing
[05/08 21:48:27   2418s]  0.02    0.08    0.01      1         Merging balancing drivers for power
[05/08 21:48:27   2418s]  0.01    0.03    0.00      1           Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[05/08 21:48:27   2418s]  0.02    0.05    0.00      1         Improving clock skew
[05/08 21:48:27   2418s]  0.09    0.33    0.00      1         Reducing clock tree power 3
[05/08 21:48:27   2418s]  0.00    0.00    0.00      1           Legalizing clock trees
[05/08 21:48:27   2418s]  0.01    0.05    0.00      1         Improving insertion delay
[05/08 21:48:27   2418s]  0.41    1.43    0.38      1         Wire Opt OverFix
[05/08 21:48:27   2418s]  0.33    1.15    0.31      1           Wire Reduction extra effort
[05/08 21:48:27   2418s]  0.00    0.02    0.00      1             Artificially removing short and long paths
[05/08 21:48:27   2418s]  0.00    0.00    0.00      1             Global shorten wires A0
[05/08 21:48:27   2418s]  0.15    0.50    0.00      2             Move For Wirelength - core
[05/08 21:48:27   2418s]  0.00    0.00    0.00      1             Global shorten wires A1
[05/08 21:48:27   2418s]  0.14    0.49    0.00      1             Global shorten wires B
[05/08 21:48:27   2418s]  0.02    0.08    0.00      1             Move For Wirelength - branch
[05/08 21:48:27   2418s]  0.05    0.17    0.05      1           Optimizing orientation
[05/08 21:48:27   2418s]  0.05    0.17    0.00      1             FlipOpt
[05/08 21:48:27   2418s]  0.34    1.17    0.22      1       Stage::Updating netlist
[05/08 21:48:27   2418s]  0.22    0.75    0.00      1         Leaving CCOpt scope - ClockRefiner
[05/08 21:48:27   2418s]  2.65    9.22    2.27      1     CCOpt::Phase::eGRPC
[05/08 21:48:27   2418s]  1.40    4.88    1.38      1       Leaving CCOpt scope - Routing Tools
[05/08 21:48:27   2418s]  1.38    4.79    0.00      1         Early Global Route - eGR->NR step
[05/08 21:48:27   2418s]  0.18    0.62    0.00      1       Leaving CCOpt scope - extractRC
[05/08 21:48:27   2418s]  0.02    0.05    0.02      1       Reset bufferability constraints
[05/08 21:48:27   2418s]  0.02    0.05    0.00      1         Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[05/08 21:48:27   2418s]  0.02    0.06    0.00      1       Moving buffers
[05/08 21:48:27   2418s]  0.00    0.01    0.00      1         Violation analysis
[05/08 21:48:27   2418s]  0.08    0.28    0.00      1       Initial Pass of Downsizing Clock Tree Cells
[05/08 21:48:27   2418s]  0.00    0.01    0.00      1         Artificially removing long paths
[05/08 21:48:27   2418s]  0.02    0.06    0.00      1       Fixing DRVs
[05/08 21:48:27   2418s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[05/08 21:48:27   2418s]  0.02    0.06    0.00      1       Violation analysis
[05/08 21:48:27   2418s]  0.53    1.86    0.00      1       Leaving CCOpt scope - ClockRefiner
[05/08 21:48:27   2418s]  6.96   24.21    6.93      1     CCOpt::Phase::Routing
[05/08 21:48:27   2418s]  6.71   23.34    6.65      1       Leaving CCOpt scope - Routing Tools
[05/08 21:48:27   2418s]  1.40    4.87    0.00      1         Early Global Route - eGR->NR step
[05/08 21:48:27   2418s]  4.10   14.28    0.00      1         NanoRoute
[05/08 21:48:27   2418s]  1.15    3.98    0.00      1         Route Remaining Unrouted Nets
[05/08 21:48:27   2418s]  0.20    0.71    0.00      1       Leaving CCOpt scope - extractRC
[05/08 21:48:27   2418s]  0.02    0.08    0.00      1       Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[05/08 21:48:27   2418s]  1.20    4.19    0.80      1     CCOpt::Phase::PostConditioning
[05/08 21:48:27   2418s]  0.00    0.00    0.00      1       Reset bufferability constraints
[05/08 21:48:27   2418s]  0.02    0.07    0.00      1       Upsizing to fix DRVs
[05/08 21:48:27   2418s]  0.04    0.13    0.00      1       Recomputing CTS skew targets
[05/08 21:48:27   2418s]  0.02    0.05    0.00      1       Fixing DRVs
[05/08 21:48:27   2418s]  0.16    0.54    0.00      1       Buffering to fix DRVs
[05/08 21:48:27   2418s]  0.02    0.05    0.00      1       Fixing Skew by cell sizing
[05/08 21:48:27   2418s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[05/08 21:48:27   2418s]  0.53    1.84    0.00      1       Leaving CCOpt scope - ClockRefiner
[05/08 21:48:27   2418s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[05/08 21:48:27   2418s]  0.02    0.08    0.00      1       Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[05/08 21:48:27   2418s]  0.02    0.06    0.00      1     Post-balance tidy up or trial balance steps
[05/08 21:48:27   2418s]  1.56    5.42    1.54      1     Tidy Up And Update Timing
[05/08 21:48:27   2418s]  1.54    5.34    0.00      1       External - Set all clocks to propagated mode
[05/08 21:48:27   2418s] ---------------------------------------------------------------------------------------------------------------------------
[05/08 21:48:27   2418s] 
[05/08 21:48:27   2418s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/08 21:48:27   2418s] Synthesizing clock trees with CCOpt done.
[05/08 21:48:27   2418s] **WARN: (IMPSC-1750):	scanReorder is running on autoFlow mode, it probably overwrite other user setting, see the detail in logv.
[05/08 21:48:27   2418s] INFO: Running scanReorder auto flow in postCTS: using -clkAware and -holdAware
[05/08 21:48:27   2418s] DBG: sciUnitLenDelay = 0.123450
[05/08 21:48:27   2418s] Set analysis mode to hold.
[05/08 21:48:27   2419s] #################################################################################
[05/08 21:48:27   2419s] # Design Stage: PreRoute
[05/08 21:48:27   2419s] # Design Name: CHIP
[05/08 21:48:27   2419s] # Design Mode: 90nm
[05/08 21:48:27   2419s] # Analysis Mode: MMMC Non-OCV 
[05/08 21:48:27   2419s] # Parasitics Mode: No SPEF/RCDB
[05/08 21:48:27   2419s] # Signoff Settings: SI Off 
[05/08 21:48:27   2419s] #################################################################################
[05/08 21:48:28   2419s] Topological Sorting (REAL = 0:00:00.0, MEM = 2346.6M, InitMEM = 2341.0M)
[05/08 21:48:28   2420s] Calculate delays in Single mode...
[05/08 21:48:28   2420s] Start delay calculation (fullDC) (10 T). (MEM=2348.38)
[05/08 21:48:28   2420s] End AAE Lib Interpolated Model. (MEM=2364.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:48:29   2426s] Total number of fetched objects 14215
[05/08 21:48:29   2426s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/08 21:48:29   2426s] End delay calculation. (MEM=2339.6 CPU=0:00:04.7 REAL=0:00:01.0)
[05/08 21:48:29   2426s] End delay calculation (fullDC). (MEM=2339.6 CPU=0:00:06.1 REAL=0:00:01.0)
[05/08 21:48:29   2426s] *** CDM Built up (cpu=0:00:07.3  real=0:00:02.0  mem= 2339.6M) ***
[05/08 21:48:29   2427s] DBG: scgNrActiveHoldView = 1
[05/08 21:48:29   2427s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/08 21:48:29   2427s] Successfully traced 1 scan chain  (total 348 scan bits).
[05/08 21:48:29   2427s] *** Scan Sanity Check Summary:
[05/08 21:48:29   2427s] *** 1 scan chain  passed sanity check.
[05/08 21:48:29   2427s] INFO: Auto effort scan reorder.
[05/08 21:48:29   2427s] chain scan1 has no hold violation, so skip this chain.
[05/08 21:48:29   2427s] Timing report in all chain: 
[05/08 21:48:29   2427s]                           before  WNS 0.000000 	TNS 0.000000
[05/08 21:48:29   2427s]                           after   WNS 0.000000 	TNS 0.000000
[05/08 21:48:29   2427s] *** Summary: Scan Reorder within scan chain
[05/08 21:48:29   2427s]         Total scan reorder time: cpu: 0:00:00.0 , real: 0:00:00.0
[05/08 21:48:29   2427s] Successfully reordered 1 scan chain .
[05/08 21:48:29   2427s] Initial total scan wire length:    22442.650 (floating:    16125.015)
[05/08 21:48:29   2427s] Final   total scan wire length:    22442.650 (floating:    16125.015)
[05/08 21:48:29   2427s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[05/08 21:48:29   2427s] Current max long connection 798.195
[05/08 21:48:29   2427s] Restore timing analysis mode.
[05/08 21:48:29   2427s] #################################################################################
[05/08 21:48:29   2427s] # Design Stage: PreRoute
[05/08 21:48:29   2427s] # Design Name: CHIP
[05/08 21:48:29   2427s] # Design Mode: 90nm
[05/08 21:48:29   2427s] # Analysis Mode: MMMC Non-OCV 
[05/08 21:48:29   2427s] # Parasitics Mode: No SPEF/RCDB
[05/08 21:48:29   2427s] # Signoff Settings: SI Off 
[05/08 21:48:29   2427s] #################################################################################
[05/08 21:48:29   2428s] Topological Sorting (REAL = 0:00:00.0, MEM = 2330.1M, InitMEM = 2319.0M)
[05/08 21:48:29   2428s] Calculate delays in Single mode...
[05/08 21:48:29   2428s] Start delay calculation (fullDC) (10 T). (MEM=2331.61)
[05/08 21:48:30   2428s] End AAE Lib Interpolated Model. (MEM=2348.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:48:31   2434s] Total number of fetched objects 14215
[05/08 21:48:31   2434s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/08 21:48:31   2434s] End delay calculation. (MEM=2354.72 CPU=0:00:04.7 REAL=0:00:01.0)
[05/08 21:48:31   2434s] End delay calculation (fullDC). (MEM=2354.72 CPU=0:00:06.1 REAL=0:00:02.0)
[05/08 21:48:31   2434s] *** CDM Built up (cpu=0:00:07.3  real=0:00:02.0  mem= 2354.7M) ***
[05/08 21:48:31   2435s] *** End of ScanReorder (cpu=0:00:16.6, real=0:00:04.0, mem=2365.0M) ***
[05/08 21:48:31   2435s] Total net length = 1.332e+06 (6.593e+05 6.731e+05) (ext = 5.000e-04)
[05/08 21:48:31   2435s] Set place::cacheFPlanSiteMark to 0
[05/08 21:48:31   2435s] All LLGs are deleted
[05/08 21:48:31   2435s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2365.0M
[05/08 21:48:31   2435s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.005, MEM:2356.7M
[05/08 21:48:31   2435s] 
[05/08 21:48:31   2435s] *** Summary of all messages that are not suppressed in this session:
[05/08 21:48:31   2435s] Severity  ID               Count  Summary                                  
[05/08 21:48:31   2435s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[05/08 21:48:31   2435s] WARNING   IMPSC-1750           1  scanReorder is running on autoFlow mode,...
[05/08 21:48:31   2435s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[05/08 21:48:31   2435s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[05/08 21:48:31   2435s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[05/08 21:48:31   2435s] WARNING   IMPCCOPT-1059        2  Slackened off %s from %s to %s.          
[05/08 21:48:31   2435s] WARNING   IMPCCOPT-2348        1  Unfixable transition violation found at ...
[05/08 21:48:31   2435s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[05/08 21:48:31   2435s] WARNING   IMPCCOPT-2171       11  Unable to get/extract RC parasitics for ...
[05/08 21:48:31   2435s] WARNING   IMPCCOPT-2169       11  Cannot extract parasitics for %s net '%s...
[05/08 21:48:31   2435s] WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
[05/08 21:48:31   2435s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[05/08 21:48:31   2435s] WARNING   IMPCCOPT-1007        2  Did not meet the max transition constrai...
[05/08 21:48:31   2435s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[05/08 21:48:31   2435s] *** Message Summary: 41 warning(s), 0 error(s)
[05/08 21:48:31   2435s] 
[05/08 21:48:31   2435s] #% End ccopt_design (date=05/08 21:48:31, total cpu=0:01:10, real=0:00:33.0, peak res=1794.2M, current mem=1794.2M)
[05/08 21:48:43   2437s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/08 21:48:43   2437s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
[05/08 21:48:43   2437s] All LLGs are deleted
[05/08 21:48:43   2437s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2358.1M
[05/08 21:48:43   2437s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:2358.1M
[05/08 21:48:43   2437s] Start to check current routing status for nets...
[05/08 21:48:43   2437s] All nets are already routed correctly.
[05/08 21:48:43   2437s] End to check current routing status for nets (mem=2358.1M)
[05/08 21:48:43   2437s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2363.8M
[05/08 21:48:43   2437s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2363.8M
[05/08 21:48:43   2437s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2404.1M
[05/08 21:48:43   2437s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.300, REAL:0.036, MEM:2404.9M
[05/08 21:48:43   2437s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.440, REAL:0.135, MEM:2404.9M
[05/08 21:48:43   2437s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.490, REAL:0.182, MEM:2405.1M
[05/08 21:48:43   2437s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2405.1M
[05/08 21:48:43   2437s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2396.8M
[05/08 21:48:45   2439s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.142  | -0.056  | -0.142  |  2.940  |   N/A   |  0.000  |
|           TNS (ns):| -8.583  | -0.361  | -8.353  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|   160   |   12    |   154   |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     43 (43)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.166%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[05/08 21:48:45   2439s] Total CPU time: 2.66 sec
[05/08 21:48:45   2439s] Total Real time: 2.0 sec
[05/08 21:48:45   2439s] Total Memory Usage: 2386.957031 Mbytes
[05/08 21:48:45   2439s] 
[05/08 21:48:45   2439s] =============================================================================================
[05/08 21:48:45   2439s]  Final TAT Report for timeDesign
[05/08 21:48:45   2439s] =============================================================================================
[05/08 21:48:45   2439s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 21:48:45   2439s] ---------------------------------------------------------------------------------------------
[05/08 21:48:45   2439s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 21:48:45   2439s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 21:48:45   2439s] [ TimingReport           ]      2   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.3    3.1
[05/08 21:48:45   2439s] [ DrvReport              ]      1   0:00:01.5  (  61.2 % )     0:00:01.5 /  0:00:01.1    0.7
[05/08 21:48:45   2439s] [ MISC                   ]          0:00:00.9  (  35.0 % )     0:00:00.9 /  0:00:01.2    1.4
[05/08 21:48:45   2439s] ---------------------------------------------------------------------------------------------
[05/08 21:48:45   2439s]  timeDesign TOTAL                   0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.6    1.0
[05/08 21:48:45   2439s] ---------------------------------------------------------------------------------------------
[05/08 21:48:45   2439s] 
[05/08 21:48:56   2441s] <CMD> getCTSMode -engine -quiet
[05/08 21:48:57   2441s] <CMD> getCTSMode -engine -quiet
[05/08 21:49:04   2442s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[05/08 21:49:04   2442s] <CMD> optDesign -postCTS
[05/08 21:49:04   2442s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1795.8M, totSessionCpu=0:40:42 **
[05/08 21:49:04   2442s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/08 21:49:04   2442s] Need call spDPlaceInit before registerPrioInstLoc.
[05/08 21:49:04   2442s] OPERPROF: Starting DPlace-Init at level 1, MEM:2387.3M
[05/08 21:49:04   2442s] #spOpts: mergeVia=F 
[05/08 21:49:04   2442s] All LLGs are deleted
[05/08 21:49:04   2442s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2388.2M
[05/08 21:49:04   2442s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2388.2M
[05/08 21:49:04   2442s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2388.5M
[05/08 21:49:04   2442s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2388.5M
[05/08 21:49:04   2442s] Core basic site is tsm3site
[05/08 21:49:05   2442s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 21:49:05   2442s] SiteArray: use 8,699,904 bytes
[05/08 21:49:05   2442s] SiteArray: current memory after site array memory allocation 2396.8M
[05/08 21:49:05   2442s] SiteArray: FP blocked sites are writable
[05/08 21:49:05   2442s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 21:49:05   2442s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2398.3M
[05/08 21:49:05   2442s] Process 34744 wires and vias for routing blockage analysis
[05/08 21:49:05   2442s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.320, REAL:0.038, MEM:2399.1M
[05/08 21:49:05   2442s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.470, REAL:0.138, MEM:2399.1M
[05/08 21:49:05   2442s] OPERPROF:     Starting CMU at level 3, MEM:2399.1M
[05/08 21:49:05   2442s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.009, MEM:2399.2M
[05/08 21:49:05   2442s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.530, REAL:0.196, MEM:2399.2M
[05/08 21:49:05   2442s] [CPU] DPlace-Init (cpu=0:00:00.6, real=0:00:01.0, mem=2399.2MB).
[05/08 21:49:05   2442s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.580, REAL:0.240, MEM:2399.2M
[05/08 21:49:05   2443s] 
[05/08 21:49:05   2443s] Creating Lib Analyzer ...
[05/08 21:49:05   2443s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[05/08 21:49:05   2443s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/08 21:49:05   2443s] Total number of usable buffers from Lib Analyzer: 18 ( CLKBUFXL CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/08 21:49:05   2443s] Total number of usable inverters from Lib Analyzer: 18 ( INVXL INVX1 INVX2 CLKINVXL CLKINVX3 CLKINVX2 CLKINVX1 INVX4 INVX3 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/08 21:49:05   2443s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[05/08 21:49:05   2443s] 
[05/08 21:49:10   2448s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:40:49 mem=2405.3M
[05/08 21:49:10   2448s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:40:49 mem=2405.3M
[05/08 21:49:10   2448s] Creating Lib Analyzer, finished. 
[05/08 21:49:11   2450s] **optDesign ... cpu = 0:00:08, real = 0:00:07, mem = 1812.5M, totSessionCpu=0:40:50 **
[05/08 21:49:11   2450s] *** optDesign -postCTS ***
[05/08 21:49:11   2450s] DRC Margin: user margin 0.0; extra margin 0.2
[05/08 21:49:11   2450s] Hold Target Slack: user slack 0
[05/08 21:49:11   2450s] Setup Target Slack: user slack 0; extra slack 0.0
[05/08 21:49:11   2450s] setUsefulSkewMode -ecoRoute false
[05/08 21:49:11   2450s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2379.5M
[05/08 21:49:11   2450s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.125, MEM:2379.5M
[05/08 21:49:11   2450s] Deleting Cell Server ...
[05/08 21:49:11   2450s] Deleting Lib Analyzer.
[05/08 21:49:11   2450s] Multi-VT timing optimization disabled based on library information.
[05/08 21:49:11   2450s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/08 21:49:11   2450s] Creating Cell Server ...(0, 0, 0, 0)
[05/08 21:49:11   2450s] Summary for sequential cells identification: 
[05/08 21:49:11   2450s]   Identified SBFF number: 116
[05/08 21:49:11   2450s]   Identified MBFF number: 0
[05/08 21:49:11   2450s]   Identified SB Latch number: 0
[05/08 21:49:11   2450s]   Identified MB Latch number: 0
[05/08 21:49:11   2450s]   Not identified SBFF number: 24
[05/08 21:49:11   2450s]   Not identified MBFF number: 0
[05/08 21:49:11   2450s]   Not identified SB Latch number: 0
[05/08 21:49:11   2450s]   Not identified MB Latch number: 0
[05/08 21:49:11   2450s]   Number of sequential cells which are not FFs: 46
[05/08 21:49:11   2450s]  Visiting view : av_func_mode_max
[05/08 21:49:11   2450s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000) with rcCorner = 0
[05/08 21:49:11   2450s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[05/08 21:49:11   2450s]  Visiting view : av_func_mode_min
[05/08 21:49:11   2450s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000) with rcCorner = 0
[05/08 21:49:11   2450s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[05/08 21:49:11   2450s]  Setting StdDelay to 52.40
[05/08 21:49:11   2450s] Creating Cell Server, finished. 
[05/08 21:49:11   2450s] 
[05/08 21:49:11   2450s] Deleting Cell Server ...
[05/08 21:49:11   2450s] All LLGs are deleted
[05/08 21:49:11   2450s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2359.7M
[05/08 21:49:11   2450s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.004, MEM:2351.4M
[05/08 21:49:11   2450s] Start to check current routing status for nets...
[05/08 21:49:11   2450s] All nets are already routed correctly.
[05/08 21:49:11   2450s] End to check current routing status for nets (mem=2351.4M)
[05/08 21:49:11   2450s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2351.4M
[05/08 21:49:11   2450s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2351.4M
[05/08 21:49:11   2450s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2391.7M
[05/08 21:49:11   2451s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.300, REAL:0.036, MEM:2391.8M
[05/08 21:49:11   2451s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.460, REAL:0.140, MEM:2391.8M
[05/08 21:49:12   2451s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.510, REAL:0.190, MEM:2392.0M
[05/08 21:49:12   2453s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.142  |
|           TNS (ns):| -8.583  |
|    Violating Paths:|   160   |
|          All Paths:|  1454   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     43 (43)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.166%
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:08, mem = 1807.3M, totSessionCpu=0:40:54 **
[05/08 21:49:12   2453s] ** INFO : this run is activating low effort ccoptDesign flow
[05/08 21:49:12   2453s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 21:49:12   2453s] ### Creating PhyDesignMc. totSessionCpu=0:40:54 mem=2398.3M
[05/08 21:49:12   2453s] OPERPROF: Starting DPlace-Init at level 1, MEM:2398.3M
[05/08 21:49:12   2453s] #spOpts: mergeVia=F 
[05/08 21:49:12   2453s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2400.2M
[05/08 21:49:12   2453s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.125, MEM:2400.2M
[05/08 21:49:12   2453s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2400.2MB).
[05/08 21:49:12   2453s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.166, MEM:2400.2M
[05/08 21:49:12   2453s] ### Creating PhyDesignMc, finished. totSessionCpu=0:40:54 mem=2401.8M
[05/08 21:49:12   2453s] #optDebug: fT-E <X 2 0 0 1>
[05/08 21:49:13   2454s] *** Starting optimizing excluded clock nets MEM= 2392.9M) ***
[05/08 21:49:13   2454s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2392.9M) ***
[05/08 21:49:13   2454s] *** Starting optimizing excluded clock nets MEM= 2392.9M) ***
[05/08 21:49:13   2454s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2392.9M) ***
[05/08 21:49:13   2454s] Info: Done creating the CCOpt slew target map.
[05/08 21:49:13   2454s] Begin: GigaOpt high fanout net optimization
[05/08 21:49:13   2454s] GigaOpt HFN: use maxLocalDensity 1.2
[05/08 21:49:13   2454s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 10 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/08 21:49:13   2454s] Info: 108 io nets excluded
[05/08 21:49:13   2454s] Info: 5 nets with fixed/cover wires excluded.
[05/08 21:49:13   2454s] Info: 6 clock nets excluded from IPO operation.
[05/08 21:49:13   2454s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:40:54.8/0:28:29.9 (1.4), mem = 2392.9M
[05/08 21:49:13   2454s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.29307.13
[05/08 21:49:13   2454s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 21:49:13   2454s] ### Creating PhyDesignMc. totSessionCpu=0:40:55 mem=2392.9M
[05/08 21:49:13   2454s] OPERPROF: Starting DPlace-Init at level 1, MEM:2392.9M
[05/08 21:49:13   2454s] #spOpts: mergeVia=F 
[05/08 21:49:13   2454s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2393.1M
[05/08 21:49:13   2454s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.126, MEM:2393.2M
[05/08 21:49:13   2454s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2393.2MB).
[05/08 21:49:13   2454s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.166, MEM:2393.2M
[05/08 21:49:13   2455s] ### Creating PhyDesignMc, finished. totSessionCpu=0:40:55 mem=2394.9M
[05/08 21:49:13   2455s] ### Creating LA Mngr. totSessionCpu=0:40:56 mem=2441.3M
[05/08 21:49:19   2461s] ### Creating LA Mngr, finished. totSessionCpu=0:41:01 mem=2448.9M
[05/08 21:49:19   2461s] 
[05/08 21:49:19   2461s] Creating Lib Analyzer ...
[05/08 21:49:19   2461s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[05/08 21:49:19   2461s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/08 21:49:19   2461s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/08 21:49:19   2461s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/08 21:49:19   2461s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[05/08 21:49:19   2461s] 
[05/08 21:49:24   2466s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:41:07 mem=2454.4M
[05/08 21:49:24   2466s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:41:07 mem=2454.4M
[05/08 21:49:24   2466s] Creating Lib Analyzer, finished. 
[05/08 21:49:24   2466s] 
[05/08 21:49:24   2466s] #optDebug: {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8390} {5, 0.250, 0.5472} 
[05/08 21:49:24   2466s] ### Creating LA Mngr. totSessionCpu=0:41:07 mem=2454.5M
[05/08 21:49:24   2466s] ### Creating LA Mngr, finished. totSessionCpu=0:41:07 mem=2454.5M
[05/08 21:49:28   2470s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 10 threads.
[05/08 21:49:28   2470s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/08 21:49:28   2470s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 21:49:28   2471s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.29307.13
[05/08 21:49:28   2471s] *** DrvOpt [finish] : cpu/real = 0:00:16.2/0:00:15.3 (1.1), totSession cpu/real = 0:41:11.0/0:28:45.2 (1.4), mem = 2455.5M
[05/08 21:49:28   2471s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/08 21:49:28   2471s] End: GigaOpt high fanout net optimization
[05/08 21:49:29   2471s] *** Timing NOT met, worst failing slack is -0.142
[05/08 21:49:29   2471s] *** Check timing (0:00:00.0)
[05/08 21:49:29   2471s] Deleting Lib Analyzer.
[05/08 21:49:29   2471s] Begin: GigaOpt Optimization in TNS mode
[05/08 21:49:29   2471s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 10 -postCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[05/08 21:49:29   2471s] Info: 108 io nets excluded
[05/08 21:49:29   2471s] Info: 5 nets with fixed/cover wires excluded.
[05/08 21:49:29   2471s] Info: 6 clock nets excluded from IPO operation.
[05/08 21:49:29   2471s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:41:12.0/0:28:45.9 (1.4), mem = 2450.6M
[05/08 21:49:29   2471s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.29307.14
[05/08 21:49:29   2471s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 21:49:29   2471s] ### Creating PhyDesignMc. totSessionCpu=0:41:12 mem=2450.6M
[05/08 21:49:29   2471s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/08 21:49:29   2471s] OPERPROF: Starting DPlace-Init at level 1, MEM:2450.6M
[05/08 21:49:29   2471s] #spOpts: mergeVia=F 
[05/08 21:49:29   2471s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2450.6M
[05/08 21:49:29   2472s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.126, MEM:2450.7M
[05/08 21:49:29   2472s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2450.7MB).
[05/08 21:49:29   2472s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.166, MEM:2450.7M
[05/08 21:49:29   2472s] ### Creating PhyDesignMc, finished. totSessionCpu=0:41:12 mem=2448.7M
[05/08 21:49:29   2472s] 
[05/08 21:49:29   2472s] Creating Lib Analyzer ...
[05/08 21:49:29   2472s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[05/08 21:49:29   2472s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/08 21:49:29   2472s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/08 21:49:29   2472s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/08 21:49:29   2472s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[05/08 21:49:29   2472s] 
[05/08 21:49:35   2478s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:41:18 mem=2454.7M
[05/08 21:49:35   2478s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:41:18 mem=2454.7M
[05/08 21:49:35   2478s] Creating Lib Analyzer, finished. 
[05/08 21:49:35   2478s] 
[05/08 21:49:35   2478s] #optDebug: {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8500} {5, 0.250, 0.8500} 
[05/08 21:49:35   2478s] ### Creating LA Mngr. totSessionCpu=0:41:18 mem=2454.7M
[05/08 21:49:35   2478s] ### Creating LA Mngr, finished. totSessionCpu=0:41:18 mem=2454.7M
[05/08 21:49:41   2484s] *info: 108 io nets excluded
[05/08 21:49:41   2484s] *info: 6 clock nets excluded
[05/08 21:49:41   2484s] *info: 2 special nets excluded.
[05/08 21:49:41   2484s] *info: 700 no-driver nets excluded.
[05/08 21:49:41   2484s] *info: 5 nets with fixed/cover wires excluded.
[05/08 21:49:43   2486s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.29307.3
[05/08 21:49:43   2487s] PathGroup :  in2out  TargetSlack : 0 
[05/08 21:49:43   2487s] PathGroup :  in2reg  TargetSlack : 0 
[05/08 21:49:43   2487s] PathGroup :  reg2out  TargetSlack : 0 
[05/08 21:49:43   2487s] PathGroup :  reg2reg  TargetSlack : 0 
[05/08 21:49:44   2488s] ** GigaOpt Optimizer WNS Slack -0.142 TNS Slack -8.583 Density 4.17
[05/08 21:49:44   2488s] Optimizer TNS Opt
[05/08 21:49:44   2488s] OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -0.142 TNS -8.353; reg2reg* WNS -0.056 TNS -0.361; HEPG WNS -0.056 TNS -0.361; all paths WNS -0.142 TNS -8.583
[05/08 21:49:44   2488s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2759.5M
[05/08 21:49:44   2488s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2759.5M
[05/08 21:49:44   2488s] Info: Begin MT loop @oiCellDelayCachingJob with 10 threads.
[05/08 21:49:44   2488s] Info: End MT loop @oiCellDelayCachingJob.
[05/08 21:49:44   2488s] Active Path Group: reg2reg  
[05/08 21:49:44   2488s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:49:44   2488s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|          End Point          |
[05/08 21:49:44   2488s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:49:44   2488s] |  -0.056|   -0.142|  -0.361|   -8.583|     4.17%|   0:00:00.0| 2794.3M|av_func_mode_max|  reg2reg| CONV/CMF0_reg[29]/D         |
[05/08 21:49:46   2500s] |   0.000|   -0.152|   0.000|   -8.890|     4.17%|   0:00:02.0| 3260.3M|av_func_mode_max|       NA| NA                          |
[05/08 21:49:46   2500s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:49:46   2500s] 
[05/08 21:49:46   2500s] *** Finish Core Optimize Step (cpu=0:00:11.2 real=0:00:02.0 mem=3260.3M) ***
[05/08 21:49:46   2500s] 
[05/08 21:49:46   2500s] *** Finished Optimize Step Cumulative (cpu=0:00:11.2 real=0:00:02.0 mem=3260.3M) ***
[05/08 21:49:46   2500s] OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -0.152 TNS -8.890; reg2reg* WNS 0.001 TNS 0.000; HEPG WNS 0.001 TNS 0.000; all paths WNS -0.152 TNS -8.890
[05/08 21:49:46   2500s] ** GigaOpt Optimizer WNS Slack -0.152 TNS Slack -8.890 Density 4.17
[05/08 21:49:46   2500s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.29307.4
[05/08 21:49:46   2500s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3259.5M
[05/08 21:49:46   2500s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3259.5M
[05/08 21:49:46   2500s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3259.5M
[05/08 21:49:46   2500s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.119, MEM:3259.7M
[05/08 21:49:46   2500s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.150, REAL:0.150, MEM:3259.7M
[05/08 21:49:46   2500s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.150, REAL:0.152, MEM:3259.7M
[05/08 21:49:46   2500s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.29307.15
[05/08 21:49:46   2500s] OPERPROF: Starting RefinePlace at level 1, MEM:3259.7M
[05/08 21:49:46   2500s] *** Starting refinePlace (0:41:40 mem=3259.7M) ***
[05/08 21:49:46   2500s] Total net bbox length = 1.319e+06 (6.540e+05 6.646e+05) (ext = 1.646e+05)
[05/08 21:49:46   2500s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:49:46   2500s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3259.7M
[05/08 21:49:46   2500s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3259.7M
[05/08 21:49:46   2500s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.021, MEM:3259.7M
[05/08 21:49:46   2500s] default core: bins with density > 0.750 =  0.00 % ( 0 / 2916 )
[05/08 21:49:46   2500s] Density distribution unevenness ratio = 56.701%
[05/08 21:49:46   2500s] RPlace IncrNP Skipped
[05/08 21:49:46   2500s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3259.7MB) @(0:41:40 - 0:41:40).
[05/08 21:49:46   2500s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.020, REAL:0.029, MEM:3259.7M
[05/08 21:49:46   2500s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3259.7M
[05/08 21:49:46   2500s] Starting refinePlace ...
[05/08 21:49:47   2500s]   Spread Effort: high, standalone mode, useDDP on.
[05/08 21:49:47   2500s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=3261.6MB) @(0:41:40 - 0:41:41).
[05/08 21:49:47   2500s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:49:47   2500s] wireLenOptFixPriorityInst 348 inst fixed
[05/08 21:49:47   2500s] 
[05/08 21:49:47   2500s] Running Spiral MT with 10 threads  fetchWidth=676 
[05/08 21:49:47   2501s] Move report: legalization moves 11 insts, mean move: 3.20 um, max move: 5.04 um
[05/08 21:49:47   2501s] 	Max move on inst (CONV/r2228/FE_OCPC2301_n211): (633.60, 1390.48) --> (633.60, 1385.44)
[05/08 21:49:47   2501s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=3262.3MB) @(0:41:41 - 0:41:41).
[05/08 21:49:47   2501s] Move report: Detail placement moves 11 insts, mean move: 3.20 um, max move: 5.04 um
[05/08 21:49:47   2501s] 	Max move on inst (CONV/r2228/FE_OCPC2301_n211): (633.60, 1390.48) --> (633.60, 1385.44)
[05/08 21:49:47   2501s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 3262.3MB
[05/08 21:49:47   2501s] Statistics of distance of Instance movement in refine placement:
[05/08 21:49:47   2501s]   maximum (X+Y) =         5.04 um
[05/08 21:49:47   2501s]   inst (CONV/r2228/FE_OCPC2301_n211) with max move: (633.6, 1390.48) -> (633.6, 1385.44)
[05/08 21:49:47   2501s]   mean    (X+Y) =         3.20 um
[05/08 21:49:47   2501s] Summary Report:
[05/08 21:49:47   2501s] Instances move: 11 (out of 13023 movable)
[05/08 21:49:47   2501s] Instances flipped: 0
[05/08 21:49:47   2501s] Mean displacement: 3.20 um
[05/08 21:49:47   2501s] Max displacement: 5.04 um (Instance: CONV/r2228/FE_OCPC2301_n211) (633.6, 1390.48) -> (633.6, 1385.44)
[05/08 21:49:47   2501s] 	Length: 7 sites, height: 1 rows, site name: tsm3site, cell type: CLKBUFX8
[05/08 21:49:47   2501s] Total instances moved : 11
[05/08 21:49:47   2501s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.640, REAL:0.423, MEM:3262.3M
[05/08 21:49:47   2501s] Total net bbox length = 1.319e+06 (6.540e+05 6.646e+05) (ext = 1.646e+05)
[05/08 21:49:47   2501s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 3262.3MB
[05/08 21:49:47   2501s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=3262.3MB) @(0:41:40 - 0:41:41).
[05/08 21:49:47   2501s] *** Finished refinePlace (0:41:41 mem=3262.3M) ***
[05/08 21:49:47   2501s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.29307.15
[05/08 21:49:47   2501s] OPERPROF: Finished RefinePlace at level 1, CPU:0.720, REAL:0.501, MEM:3262.3M
[05/08 21:49:47   2501s] *** maximum move = 5.04 um ***
[05/08 21:49:47   2501s] *** Finished re-routing un-routed nets (3257.8M) ***
[05/08 21:49:47   2501s] OPERPROF: Starting DPlace-Init at level 1, MEM:3255.8M
[05/08 21:49:47   2501s] #spOpts: mergeVia=F 
[05/08 21:49:47   2501s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3256.3M
[05/08 21:49:47   2501s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.119, MEM:3256.5M
[05/08 21:49:47   2501s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3256.5MB).
[05/08 21:49:47   2501s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.151, MEM:3256.5M
[05/08 21:49:47   2501s] 
[05/08 21:49:47   2501s] *** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=3257.3M) ***
[05/08 21:49:47   2501s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.29307.4
[05/08 21:49:47   2501s] ** GigaOpt Optimizer WNS Slack -0.152 TNS Slack -8.890 Density 4.17
[05/08 21:49:47   2501s] **** Begin NDR-Layer Usage Statistics ****
[05/08 21:49:47   2501s] Layer 3 has 6 constrained nets 
[05/08 21:49:47   2501s] **** End NDR-Layer Usage Statistics ****
[05/08 21:49:47   2501s] 
[05/08 21:49:47   2501s] *** Finish post-CTS Setup Fixing (cpu=0:00:15.2 real=0:00:04.0 mem=3249.1M) ***
[05/08 21:49:47   2501s] 
[05/08 21:49:47   2501s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.29307.3
[05/08 21:49:47   2501s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.29307.14
[05/08 21:49:47   2501s] *** SetupOpt [finish] : cpu/real = 0:00:29.9/0:00:18.8 (1.6), totSession cpu/real = 0:41:41.9/0:29:04.7 (1.4), mem = 2469.8M
[05/08 21:49:48   2501s] End: GigaOpt Optimization in TNS mode
[05/08 21:49:48   2501s] Deleting Lib Analyzer.
[05/08 21:49:48   2501s] Begin: GigaOpt Optimization in WNS mode
[05/08 21:49:48   2501s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 10 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[05/08 21:49:48   2502s] Info: 108 io nets excluded
[05/08 21:49:48   2502s] Info: 5 nets with fixed/cover wires excluded.
[05/08 21:49:48   2502s] Info: 6 clock nets excluded from IPO operation.
[05/08 21:49:48   2502s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:41:42.0/0:29:04.8 (1.4), mem = 2467.8M
[05/08 21:49:48   2502s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.29307.15
[05/08 21:49:48   2502s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 21:49:48   2502s] ### Creating PhyDesignMc. totSessionCpu=0:41:42 mem=2467.8M
[05/08 21:49:48   2502s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/08 21:49:48   2502s] OPERPROF: Starting DPlace-Init at level 1, MEM:2467.8M
[05/08 21:49:48   2502s] #spOpts: mergeVia=F 
[05/08 21:49:48   2502s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2468.0M
[05/08 21:49:48   2502s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.116, MEM:2468.0M
[05/08 21:49:48   2502s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2468.0MB).
[05/08 21:49:48   2502s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.148, MEM:2468.0M
[05/08 21:49:48   2502s] ### Creating PhyDesignMc, finished. totSessionCpu=0:41:42 mem=2468.0M
[05/08 21:49:48   2502s] 
[05/08 21:49:48   2502s] Creating Lib Analyzer ...
[05/08 21:49:48   2502s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[05/08 21:49:48   2502s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/08 21:49:48   2502s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/08 21:49:48   2502s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/08 21:49:48   2502s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[05/08 21:49:48   2502s] 
[05/08 21:49:52   2506s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:41:46 mem=2474.1M
[05/08 21:49:52   2506s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:41:46 mem=2474.1M
[05/08 21:49:52   2506s] Creating Lib Analyzer, finished. 
[05/08 21:49:52   2506s] 
[05/08 21:49:52   2506s] #optDebug: {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8500} {5, 0.250, 0.8500} 
[05/08 21:49:52   2506s] ### Creating LA Mngr. totSessionCpu=0:41:46 mem=2474.1M
[05/08 21:49:52   2506s] ### Creating LA Mngr, finished. totSessionCpu=0:41:46 mem=2474.1M
[05/08 21:49:57   2511s] *info: 108 io nets excluded
[05/08 21:49:57   2511s] *info: 6 clock nets excluded
[05/08 21:49:57   2511s] *info: 2 special nets excluded.
[05/08 21:49:57   2511s] *info: 700 no-driver nets excluded.
[05/08 21:49:57   2511s] *info: 5 nets with fixed/cover wires excluded.
[05/08 21:49:59   2513s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.29307.4
[05/08 21:49:59   2513s] PathGroup :  in2out  TargetSlack : 0.0524 
[05/08 21:49:59   2513s] PathGroup :  in2reg  TargetSlack : 0.0524 
[05/08 21:49:59   2513s] PathGroup :  reg2out  TargetSlack : 0.0524 
[05/08 21:49:59   2513s] PathGroup :  reg2reg  TargetSlack : 0.0524 
[05/08 21:49:59   2513s] ** GigaOpt Optimizer WNS Slack -0.152 TNS Slack -8.890 Density 4.17
[05/08 21:49:59   2513s] Optimizer WNS Pass 0
[05/08 21:49:59   2513s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -0.152 TNS -8.890; reg2reg* WNS 0.001 TNS 0.000; HEPG WNS 0.001 TNS 0.000; all paths WNS -0.152 TNS -8.890
[05/08 21:49:59   2513s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2769.9M
[05/08 21:49:59   2513s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2770.0M
[05/08 21:49:59   2513s] Info: Begin MT loop @oiCellDelayCachingJob with 10 threads.
[05/08 21:49:59   2513s] Info: End MT loop @oiCellDelayCachingJob.
[05/08 21:49:59   2513s] Active Path Group: reg2reg  
[05/08 21:49:59   2513s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:49:59   2513s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|          End Point          |
[05/08 21:49:59   2513s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:49:59   2513s] |   0.001|   -0.152|   0.000|   -8.890|     4.17%|   0:00:00.0| 2804.8M|av_func_mode_max|  reg2reg| CONV/CMF1_reg[35]/D         |
[05/08 21:50:00   2519s] |   0.011|   -0.152|   0.000|   -9.467|     4.18%|   0:00:01.0| 3271.1M|av_func_mode_max|  reg2reg| CONV/CMF0_reg[29]/D         |
[05/08 21:50:01   2522s] |   0.038|   -0.152|   0.000|   -9.417|     4.18%|   0:00:01.0| 3272.8M|av_func_mode_max|  reg2reg| CONV/CMF1_reg[35]/D         |
[05/08 21:50:02   2528s] |   0.040|   -0.324|   0.000|  -10.172|     4.19%|   0:00:01.0| 3280.5M|av_func_mode_max|  reg2reg| CONV/CMF1_reg[30]/D         |
[05/08 21:50:02   2529s] |   0.067|   -0.324|   0.000|  -10.172|     4.19%|   0:00:00.0| 3277.6M|av_func_mode_max|  reg2reg| CONV/CMF1_reg[32]/D         |
[05/08 21:50:02   2529s] |   0.067|   -0.324|   0.000|  -10.172|     4.19%|   0:00:00.0| 3269.4M|av_func_mode_max|  reg2reg| CONV/CMF1_reg[32]/D         |
[05/08 21:50:02   2529s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:50:02   2529s] 
[05/08 21:50:02   2529s] *** Finish Core Optimize Step (cpu=0:00:15.9 real=0:00:03.0 mem=3269.4M) ***
[05/08 21:50:02   2529s] Active Path Group: in2out in2reg reg2out default 
[05/08 21:50:02   2529s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:50:02   2529s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|          End Point          |
[05/08 21:50:02   2529s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:50:02   2529s] |  -0.324|   -0.324| -10.172|  -10.172|     4.19%|   0:00:00.0| 3269.4M|av_func_mode_max|   in2reg| CONV/register_reg[7][9]/D   |
[05/08 21:50:03   2530s] |  -0.212|   -0.212|  -8.609|   -8.609|     4.19%|   0:00:01.0| 3278.3M|av_func_mode_max|   in2reg| CONV/register_reg[7][9]/D   |
[05/08 21:50:03   2531s] |  -0.164|   -0.164|  -8.434|   -8.434|     4.19%|   0:00:00.0| 3278.3M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[6]/D         |
[05/08 21:50:03   2532s] |  -0.123|   -0.123|  -4.520|   -4.520|     4.19%|   0:00:00.0| 3278.9M|av_func_mode_max|   in2reg| CONV/CMF1_reg[19]/D         |
[05/08 21:50:03   2534s] |  -0.095|   -0.095|  -3.322|   -3.322|     4.20%|   0:00:00.0| 3282.3M|av_func_mode_max|   in2reg| CONV/CMF1_reg[4]/D          |
[05/08 21:50:04   2536s] |  -0.091|   -0.091|  -2.533|   -2.533|     4.20%|   0:00:01.0| 3283.4M|av_func_mode_max|   in2reg| CONV/CMF1_reg[0]/D          |
[05/08 21:50:04   2537s] |  -0.080|   -0.080|  -2.193|   -2.193|     4.20%|   0:00:00.0| 3284.1M|av_func_mode_max|   in2reg| CONV/CMF1_reg[1]/D          |
[05/08 21:50:05   2539s] |  -0.062|   -0.062|  -1.621|   -1.621|     4.20%|   0:00:01.0| 3288.7M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
[05/08 21:50:05   2543s] |  -0.048|   -0.048|  -0.840|   -0.840|     4.20%|   0:00:00.0| 3298.8M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
[05/08 21:50:09   2551s] |  -0.035|   -0.035|  -0.356|   -0.356|     4.20%|   0:00:04.0| 3310.8M|av_func_mode_max|   in2reg| CONV/CMF0_reg[15]/D         |
[05/08 21:50:10   2554s] |  -0.028|   -0.028|  -0.108|   -0.108|     4.21%|   0:00:01.0| 3307.3M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
[05/08 21:50:12   2559s] |  -0.020|   -0.020|  -0.043|   -0.043|     4.21%|   0:00:02.0| 3314.3M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
[05/08 21:50:13   2561s] |  -0.008|   -0.008|  -0.008|   -0.008|     4.21%|   0:00:01.0| 3312.1M|av_func_mode_max|   in2reg| CONV/CMF0_reg[9]/D          |
[05/08 21:50:14   2566s] |  -0.003|   -0.003|  -0.003|   -0.003|     4.21%|   0:00:01.0| 3316.1M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
[05/08 21:50:14   2568s] |   0.006|    0.006|   0.000|    0.000|     4.21%|   0:00:00.0| 3315.2M|av_func_mode_max|   in2reg| CONV/CMF0_reg[9]/D          |
[05/08 21:50:15   2569s] |   0.013|    0.013|   0.000|    0.000|     4.21%|   0:00:01.0| 3315.3M|av_func_mode_max|   in2reg| CONV/CMF0_reg[9]/D          |
[05/08 21:50:15   2571s] |   0.014|    0.014|   0.000|    0.000|     4.21%|   0:00:00.0| 3314.9M|av_func_mode_max|   in2reg| CONV/CMF0_reg[9]/D          |
[05/08 21:50:15   2573s] |   0.021|    0.021|   0.000|    0.000|     4.21%|   0:00:00.0| 3315.3M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[8]/D         |
[05/08 21:50:16   2577s] |   0.025|    0.025|   0.000|    0.000|     4.21%|   0:00:01.0| 3315.9M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
[05/08 21:50:16   2578s] |   0.029|    0.029|   0.000|    0.000|     4.21%|   0:00:00.0| 3315.6M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
[05/08 21:50:17   2582s] |   0.029|    0.029|   0.000|    0.000|     4.21%|   0:00:01.0| 3315.7M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
[05/08 21:50:17   2583s] |   0.038|    0.038|   0.000|    0.000|     4.22%|   0:00:00.0| 3315.7M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
[05/08 21:50:18   2586s] |   0.041|    0.041|   0.000|    0.000|     4.22%|   0:00:01.0| 3315.5M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
[05/08 21:50:18   2589s] |   0.051|    0.051|   0.000|    0.000|     4.22%|   0:00:00.0| 3315.1M|av_func_mode_max|   in2reg| CONV/CMF0_reg[9]/D          |
[05/08 21:50:20   2596s] |   0.052|    0.052|   0.000|    0.000|     4.22%|   0:00:02.0| 3318.4M|av_func_mode_max|   in2reg| CONV/CMF0_reg[9]/D          |
[05/08 21:50:20   2599s] Starting generalSmallTnsOpt
[05/08 21:50:20   2599s] Ending generalSmallTnsOpt End
[05/08 21:50:21   2603s] |   0.052|    0.052|   0.000|    0.000|     4.22%|   0:00:01.0| 3315.2M|av_func_mode_max|   in2reg| CONV/CMF0_reg[9]/D          |
[05/08 21:50:21   2603s] |   0.052|    0.052|   0.000|    0.000|     4.22%|   0:00:00.0| 3306.6M|av_func_mode_max|   in2reg| CONV/CMF0_reg[9]/D          |
[05/08 21:50:21   2603s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:50:21   2603s] 
[05/08 21:50:21   2603s] *** Finish Core Optimize Step (cpu=0:01:14 real=0:00:19.0 mem=3306.6M) ***
[05/08 21:50:21   2603s] 
[05/08 21:50:21   2603s] *** Finished Optimize Step Cumulative (cpu=0:01:30 real=0:00:22.0 mem=3306.6M) ***
[05/08 21:50:21   2603s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS 0.052 TNS 0.000; reg2reg* WNS 0.067 TNS 0.000; HEPG WNS 0.067 TNS 0.000; all paths WNS 0.052 TNS 0.000
[05/08 21:50:21   2603s] ** GigaOpt Optimizer WNS Slack 0.052 TNS Slack 0.000 Density 4.22
[05/08 21:50:21   2603s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.29307.5
[05/08 21:50:21   2603s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3304.6M
[05/08 21:50:21   2603s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3304.6M
[05/08 21:50:22   2603s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3306.7M
[05/08 21:50:22   2604s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.120, MEM:3306.9M
[05/08 21:50:22   2604s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.150, REAL:0.153, MEM:3306.9M
[05/08 21:50:22   2604s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.150, REAL:0.155, MEM:3306.9M
[05/08 21:50:22   2604s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.29307.16
[05/08 21:50:22   2604s] OPERPROF: Starting RefinePlace at level 1, MEM:3306.9M
[05/08 21:50:22   2604s] *** Starting refinePlace (0:43:24 mem=3306.9M) ***
[05/08 21:50:22   2604s] Total net bbox length = 1.324e+06 (6.567e+05 6.677e+05) (ext = 1.633e+05)
[05/08 21:50:22   2604s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:50:22   2604s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3307.3M
[05/08 21:50:22   2604s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3307.3M
[05/08 21:50:22   2604s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.021, MEM:3307.3M
[05/08 21:50:22   2604s] default core: bins with density > 0.750 =  0.00 % ( 0 / 2916 )
[05/08 21:50:22   2604s] Density distribution unevenness ratio = 56.688%
[05/08 21:50:22   2604s] RPlace IncrNP Skipped
[05/08 21:50:22   2604s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3307.3MB) @(0:43:24 - 0:43:24).
[05/08 21:50:22   2604s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.020, REAL:0.029, MEM:3307.3M
[05/08 21:50:22   2604s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3307.3M
[05/08 21:50:22   2604s] Starting refinePlace ...
[05/08 21:50:22   2604s] ** Cut row section cpu time 0:00:00.0.
[05/08 21:50:22   2604s]    Spread Effort: high, standalone mode, useDDP on.
[05/08 21:50:22   2605s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:00.0, mem=3312.2MB) @(0:43:24 - 0:43:25).
[05/08 21:50:22   2605s] Move report: preRPlace moves 209 insts, mean move: 1.81 um, max move: 7.02 um
[05/08 21:50:22   2605s] 	Max move on inst (CONV/FE_OCPC2341_n5341): (1691.58, 2055.76) --> (1689.60, 2060.80)
[05/08 21:50:22   2605s] 	Length: 4 sites, height: 1 rows, site name: tsm3site, cell type: BUFX3
[05/08 21:50:22   2605s] Move report: Detail placement moves 209 insts, mean move: 1.81 um, max move: 7.02 um
[05/08 21:50:22   2605s] 	Max move on inst (CONV/FE_OCPC2341_n5341): (1691.58, 2055.76) --> (1689.60, 2060.80)
[05/08 21:50:22   2605s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 3312.2MB
[05/08 21:50:22   2605s] Statistics of distance of Instance movement in refine placement:
[05/08 21:50:22   2605s]   maximum (X+Y) =         7.02 um
[05/08 21:50:22   2605s]   inst (CONV/FE_OCPC2341_n5341) with max move: (1691.58, 2055.76) -> (1689.6, 2060.8)
[05/08 21:50:22   2605s]   mean    (X+Y) =         1.81 um
[05/08 21:50:22   2605s] Summary Report:
[05/08 21:50:22   2605s] Instances move: 209 (out of 13137 movable)
[05/08 21:50:22   2605s] Instances flipped: 0
[05/08 21:50:22   2605s] Mean displacement: 1.81 um
[05/08 21:50:22   2605s] Max displacement: 7.02 um (Instance: CONV/FE_OCPC2341_n5341) (1691.58, 2055.76) -> (1689.6, 2060.8)
[05/08 21:50:22   2605s] 	Length: 4 sites, height: 1 rows, site name: tsm3site, cell type: BUFX3
[05/08 21:50:22   2605s] Total instances moved : 209
[05/08 21:50:22   2605s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.950, REAL:0.297, MEM:3312.2M
[05/08 21:50:22   2605s] Total net bbox length = 1.325e+06 (6.570e+05 6.678e+05) (ext = 1.633e+05)
[05/08 21:50:22   2605s] Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 3312.2MB
[05/08 21:50:22   2605s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:00.0, mem=3312.2MB) @(0:43:24 - 0:43:25).
[05/08 21:50:22   2605s] *** Finished refinePlace (0:43:25 mem=3312.2M) ***
[05/08 21:50:22   2605s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.29307.16
[05/08 21:50:22   2605s] OPERPROF: Finished RefinePlace at level 1, CPU:1.050, REAL:0.379, MEM:3312.2M
[05/08 21:50:22   2605s] *** maximum move = 7.02 um ***
[05/08 21:50:22   2605s] *** Finished re-routing un-routed nets (3309.6M) ***
[05/08 21:50:22   2605s] OPERPROF: Starting DPlace-Init at level 1, MEM:3304.1M
[05/08 21:50:22   2605s] #spOpts: mergeVia=F 
[05/08 21:50:22   2605s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3303.8M
[05/08 21:50:22   2605s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.115, MEM:3304.0M
[05/08 21:50:22   2605s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3304.0MB).
[05/08 21:50:22   2605s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.149, MEM:3304.0M
[05/08 21:50:22   2605s] 
[05/08 21:50:22   2605s] *** Finish Physical Update (cpu=0:00:01.9 real=0:00:01.0 mem=3306.6M) ***
[05/08 21:50:22   2605s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.29307.5
[05/08 21:50:23   2605s] ** GigaOpt Optimizer WNS Slack 0.052 TNS Slack 0.000 Density 4.23
[05/08 21:50:23   2605s] Optimizer WNS Pass 1
[05/08 21:50:23   2605s] OptDebug: Start of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS 0.052 TNS 0.000; reg2reg* WNS 0.067 TNS 0.000; HEPG WNS 0.067 TNS 0.000; all paths WNS 0.052 TNS 0.000
[05/08 21:50:23   2605s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3298.4M
[05/08 21:50:23   2605s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:3298.4M
[05/08 21:50:23   2605s] Info: Begin MT loop @oiCellDelayCachingJob with 10 threads.
[05/08 21:50:23   2605s] Info: End MT loop @oiCellDelayCachingJob.
[05/08 21:50:23   2605s] Active Path Group: in2out in2reg reg2out default 
[05/08 21:50:23   2605s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:50:23   2605s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|          End Point          |
[05/08 21:50:23   2605s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:50:23   2605s] |   0.052|    0.052|   0.000|    0.000|     4.23%|   0:00:00.0| 3300.9M|av_func_mode_max|   in2reg| CONV/CMF0_reg[9]/D          |
[05/08 21:50:24   2612s] |   0.066|    0.066|   0.000|    0.000|     4.23%|   0:00:01.0| 3316.9M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
[05/08 21:50:24   2612s] |   0.066|    0.066|   0.000|    0.000|     4.23%|   0:00:00.0| 3308.7M|av_func_mode_max|   in2reg| CONV/a_cnt_reg[12]/D        |
[05/08 21:50:24   2612s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------+
[05/08 21:50:24   2612s] 
[05/08 21:50:24   2612s] *** Finish Core Optimize Step (cpu=0:00:06.4 real=0:00:01.0 mem=3308.7M) ***
[05/08 21:50:24   2612s] 
[05/08 21:50:24   2612s] *** Finished Optimize Step Cumulative (cpu=0:00:06.4 real=0:00:01.0 mem=3308.7M) ***
[05/08 21:50:24   2612s] OptDebug: End of Optimizer WNS Pass 1: in2out in2reg reg2out default* WNS 0.066 TNS 0.000; reg2reg* WNS 0.067 TNS 0.000; HEPG WNS 0.067 TNS 0.000; all paths WNS 0.066 TNS 0.000
[05/08 21:50:24   2612s] ** GigaOpt Optimizer WNS Slack 0.066 TNS Slack 0.000 Density 4.23
[05/08 21:50:24   2612s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.29307.6
[05/08 21:50:24   2612s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3314.1M
[05/08 21:50:24   2612s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3314.1M
[05/08 21:50:24   2612s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3314.1M
[05/08 21:50:24   2612s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.120, MEM:3314.3M
[05/08 21:50:24   2612s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.150, REAL:0.152, MEM:3314.3M
[05/08 21:50:24   2612s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.150, REAL:0.153, MEM:3314.3M
[05/08 21:50:24   2612s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.29307.17
[05/08 21:50:24   2612s] OPERPROF: Starting RefinePlace at level 1, MEM:3314.3M
[05/08 21:50:24   2612s] *** Starting refinePlace (0:43:33 mem=3314.3M) ***
[05/08 21:50:24   2612s] Total net bbox length = 1.325e+06 (6.571e+05 6.678e+05) (ext = 1.633e+05)
[05/08 21:50:24   2612s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:50:24   2612s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3314.7M
[05/08 21:50:24   2612s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3314.7M
[05/08 21:50:24   2612s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.022, MEM:3314.7M
[05/08 21:50:24   2612s] default core: bins with density > 0.750 =  0.00 % ( 0 / 2916 )
[05/08 21:50:24   2612s] Density distribution unevenness ratio = 56.685%
[05/08 21:50:24   2612s] RPlace IncrNP Skipped
[05/08 21:50:24   2612s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3314.7MB) @(0:43:33 - 0:43:33).
[05/08 21:50:24   2612s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.030, REAL:0.030, MEM:3314.7M
[05/08 21:50:24   2612s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3314.7M
[05/08 21:50:24   2612s] Starting refinePlace ...
[05/08 21:50:24   2612s]   Spread Effort: high, standalone mode, useDDP on.
[05/08 21:50:24   2612s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3315.1MB) @(0:43:33 - 0:43:33).
[05/08 21:50:24   2612s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:50:24   2612s] wireLenOptFixPriorityInst 348 inst fixed
[05/08 21:50:24   2612s] 
[05/08 21:50:24   2612s] Running Spiral MT with 10 threads  fetchWidth=676 
[05/08 21:50:25   2613s] Move report: legalization moves 2 insts, mean move: 2.64 um, max move: 3.30 um
[05/08 21:50:25   2613s] 	Max move on inst (CONV/FE_OFC2064_n4720): (1464.54, 1501.36) --> (1461.24, 1501.36)
[05/08 21:50:25   2613s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=3317.7MB) @(0:43:33 - 0:43:33).
[05/08 21:50:25   2613s] Move report: Detail placement moves 2 insts, mean move: 2.64 um, max move: 3.30 um
[05/08 21:50:25   2613s] 	Max move on inst (CONV/FE_OFC2064_n4720): (1464.54, 1501.36) --> (1461.24, 1501.36)
[05/08 21:50:25   2613s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 3317.7MB
[05/08 21:50:25   2613s] Statistics of distance of Instance movement in refine placement:
[05/08 21:50:25   2613s]   maximum (X+Y) =         3.30 um
[05/08 21:50:25   2613s]   inst (CONV/FE_OFC2064_n4720) with max move: (1464.54, 1501.36) -> (1461.24, 1501.36)
[05/08 21:50:25   2613s]   mean    (X+Y) =         2.64 um
[05/08 21:50:25   2613s] Total instances flipped for legalization: 15
[05/08 21:50:25   2613s] Summary Report:
[05/08 21:50:25   2613s] Instances move: 2 (out of 13138 movable)
[05/08 21:50:25   2613s] Instances flipped: 15
[05/08 21:50:25   2613s] Mean displacement: 2.64 um
[05/08 21:50:25   2613s] Max displacement: 3.30 um (Instance: CONV/FE_OFC2064_n4720) (1464.54, 1501.36) -> (1461.24, 1501.36)
[05/08 21:50:25   2613s] 	Length: 6 sites, height: 1 rows, site name: tsm3site, cell type: CLKINVX8
[05/08 21:50:25   2613s] Total instances moved : 2
[05/08 21:50:25   2613s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.600, REAL:0.413, MEM:3317.7M
[05/08 21:50:25   2613s] Total net bbox length = 1.325e+06 (6.571e+05 6.678e+05) (ext = 1.633e+05)
[05/08 21:50:25   2613s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 3317.0MB
[05/08 21:50:25   2613s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=3317.0MB) @(0:43:33 - 0:43:33).
[05/08 21:50:25   2613s] *** Finished refinePlace (0:43:33 mem=3317.0M) ***
[05/08 21:50:25   2613s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.29307.17
[05/08 21:50:25   2613s] OPERPROF: Finished RefinePlace at level 1, CPU:0.680, REAL:0.495, MEM:3317.0M
[05/08 21:50:25   2613s] *** maximum move = 3.30 um ***
[05/08 21:50:25   2613s] *** Finished re-routing un-routed nets (3314.9M) ***
[05/08 21:50:25   2613s] OPERPROF: Starting DPlace-Init at level 1, MEM:3313.4M
[05/08 21:50:25   2613s] #spOpts: mergeVia=F 
[05/08 21:50:25   2613s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3313.7M
[05/08 21:50:25   2613s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.119, MEM:3312.9M
[05/08 21:50:25   2613s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3312.9MB).
[05/08 21:50:25   2613s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.152, MEM:3312.9M
[05/08 21:50:25   2613s] 
[05/08 21:50:25   2613s] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=3313.7M) ***
[05/08 21:50:25   2613s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.29307.6
[05/08 21:50:25   2613s] ** GigaOpt Optimizer WNS Slack 0.066 TNS Slack 0.000 Density 4.23
[05/08 21:50:25   2614s] **** Begin NDR-Layer Usage Statistics ****
[05/08 21:50:25   2614s] Layer 3 has 6 constrained nets 
[05/08 21:50:25   2614s] **** End NDR-Layer Usage Statistics ****
[05/08 21:50:25   2614s] 
[05/08 21:50:25   2614s] *** Finish post-CTS Setup Fixing (cpu=0:01:41 real=0:00:26.0 mem=3305.5M) ***
[05/08 21:50:25   2614s] 
[05/08 21:50:25   2614s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.29307.4
[05/08 21:50:25   2614s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.29307.15
[05/08 21:50:25   2614s] *** SetupOpt [finish] : cpu/real = 0:01:52.1/0:00:37.5 (3.0), totSession cpu/real = 0:43:34.1/0:29:42.4 (1.5), mem = 2502.2M
[05/08 21:50:25   2614s] End: GigaOpt Optimization in WNS mode
[05/08 21:50:25   2614s] Deleting Lib Analyzer.
[05/08 21:50:25   2614s] **INFO: Flow update: Design timing is met.
[05/08 21:50:25   2614s] GigaOpt Checkpoint: Internal reclaim -numThreads 10 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/08 21:50:25   2614s] Info: 108 io nets excluded
[05/08 21:50:25   2614s] Info: 5 nets with fixed/cover wires excluded.
[05/08 21:50:25   2614s] Info: 6 clock nets excluded from IPO operation.
[05/08 21:50:25   2614s] ### Creating LA Mngr. totSessionCpu=0:43:34 mem=2492.4M
[05/08 21:50:25   2614s] ### Creating LA Mngr, finished. totSessionCpu=0:43:34 mem=2492.4M
[05/08 21:50:25   2614s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/08 21:50:25   2614s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 21:50:25   2614s] ### Creating PhyDesignMc. totSessionCpu=0:43:34 mem=2750.0M
[05/08 21:50:25   2614s] OPERPROF: Starting DPlace-Init at level 1, MEM:2750.0M
[05/08 21:50:25   2614s] #spOpts: mergeVia=F 
[05/08 21:50:25   2614s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2750.4M
[05/08 21:50:26   2614s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.102, MEM:2750.5M
[05/08 21:50:26   2614s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2750.5MB).
[05/08 21:50:26   2614s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.136, MEM:2750.5M
[05/08 21:50:26   2614s] ### Creating PhyDesignMc, finished. totSessionCpu=0:43:35 mem=2750.5M
[05/08 21:50:26   2614s] Begin: Area Reclaim Optimization
[05/08 21:50:26   2614s] 
[05/08 21:50:26   2614s] Creating Lib Analyzer ...
[05/08 21:50:26   2614s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[05/08 21:50:26   2614s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/08 21:50:26   2614s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/08 21:50:26   2614s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/08 21:50:26   2614s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[05/08 21:50:26   2614s] 
[05/08 21:50:29   2618s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:43:38 mem=2756.6M
[05/08 21:50:29   2618s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:43:38 mem=2756.6M
[05/08 21:50:29   2618s] Creating Lib Analyzer, finished. 
[05/08 21:50:29   2618s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:43:38.4/0:29:46.6 (1.5), mem = 2756.6M
[05/08 21:50:29   2618s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.29307.16
[05/08 21:50:29   2618s] 
[05/08 21:50:29   2618s] #optDebug: {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8500} {5, 0.250, 0.6840} 
[05/08 21:50:29   2618s] ### Creating LA Mngr. totSessionCpu=0:43:39 mem=2754.7M
[05/08 21:50:29   2618s] ### Creating LA Mngr, finished. totSessionCpu=0:43:39 mem=2754.7M
[05/08 21:50:30   2618s] Usable buffer cells for single buffer setup transform:
[05/08 21:50:30   2618s] CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20 
[05/08 21:50:30   2618s] Number of usable buffer cells above: 17
[05/08 21:50:30   2619s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2761.4M
[05/08 21:50:30   2619s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2761.5M
[05/08 21:50:31   2619s] Reclaim Optimization WNS Slack 0.066  TNS Slack 0.000 Density 4.23
[05/08 21:50:31   2619s] +----------+---------+--------+--------+------------+--------+
[05/08 21:50:31   2619s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/08 21:50:31   2619s] +----------+---------+--------+--------+------------+--------+
[05/08 21:50:31   2619s] |     4.23%|        -|   0.066|   0.000|   0:00:00.0| 2763.2M|
[05/08 21:50:31   2624s] |     4.23%|       20|   0.066|   0.000|   0:00:00.0| 3174.7M|
[05/08 21:50:32   2625s] |     4.23%|        1|   0.066|   0.000|   0:00:01.0| 3174.7M|
[05/08 21:50:32   2625s] #optDebug: <stH: 5.0400 MiSeL: 164.6910>
[05/08 21:50:32   2625s] |     4.23%|        0|   0.066|   0.000|   0:00:00.0| 3174.7M|
[05/08 21:50:33   2629s] |     4.22%|       34|   0.056|   0.000|   0:00:01.0| 3180.1M|
[05/08 21:50:37   2647s] |     4.18%|      339|   0.061|   0.000|   0:00:04.0| 3184.3M|
[05/08 21:50:38   2649s] |     4.18%|       22|   0.061|   0.000|   0:00:01.0| 3184.3M|
[05/08 21:50:38   2649s] |     4.18%|        3|   0.061|   0.000|   0:00:00.0| 3184.3M|
[05/08 21:50:38   2650s] |     4.18%|        1|   0.061|   0.000|   0:00:00.0| 3184.3M|
[05/08 21:50:38   2650s] |     4.18%|        0|   0.061|   0.000|   0:00:00.0| 3184.3M|
[05/08 21:50:38   2650s] #optDebug: <stH: 5.0400 MiSeL: 164.6910>
[05/08 21:50:38   2650s] |     4.18%|        0|   0.061|   0.000|   0:00:00.0| 3184.3M|
[05/08 21:50:38   2650s] +----------+---------+--------+--------+------------+--------+
[05/08 21:50:38   2650s] Reclaim Optimization End WNS Slack 0.061  TNS Slack 0.000 Density 4.18
[05/08 21:50:38   2650s] 
[05/08 21:50:38   2650s] ** Summary: Restruct = 21 Buffer Deletion = 20 Declone = 19 Resize = 344 **
[05/08 21:50:38   2650s] --------------------------------------------------------------
[05/08 21:50:38   2650s] |                                   | Total     | Sequential |
[05/08 21:50:38   2650s] --------------------------------------------------------------
[05/08 21:50:38   2650s] | Num insts resized                 |     337  |       0    |
[05/08 21:50:38   2650s] | Num insts undone                  |      20  |       0    |
[05/08 21:50:38   2650s] | Num insts Downsized               |     337  |       0    |
[05/08 21:50:38   2650s] | Num insts Samesized               |       0  |       0    |
[05/08 21:50:38   2650s] | Num insts Upsized                 |       0  |       0    |
[05/08 21:50:38   2650s] | Num multiple commits+uncommits    |       9  |       -    |
[05/08 21:50:38   2650s] --------------------------------------------------------------
[05/08 21:50:38   2650s] **** Begin NDR-Layer Usage Statistics ****
[05/08 21:50:38   2650s] Layer 3 has 6 constrained nets 
[05/08 21:50:38   2650s] **** End NDR-Layer Usage Statistics ****
[05/08 21:50:38   2650s] End: Core Area Reclaim Optimization (cpu = 0:00:35.7) (real = 0:00:12.0) **
[05/08 21:50:38   2650s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3181.3M
[05/08 21:50:38   2650s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3181.3M
[05/08 21:50:38   2650s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3182.1M
[05/08 21:50:38   2650s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.120, MEM:3182.3M
[05/08 21:50:38   2650s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3182.3M
[05/08 21:50:38   2650s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:3182.3M
[05/08 21:50:38   2650s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.150, REAL:0.153, MEM:3182.3M
[05/08 21:50:38   2650s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.150, REAL:0.154, MEM:3182.3M
[05/08 21:50:38   2650s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.29307.18
[05/08 21:50:38   2650s] OPERPROF: Starting RefinePlace at level 1, MEM:3182.3M
[05/08 21:50:38   2650s] *** Starting refinePlace (0:44:11 mem=3182.3M) ***
[05/08 21:50:38   2650s] Total net bbox length = 1.324e+06 (6.569e+05 6.671e+05) (ext = 1.633e+05)
[05/08 21:50:38   2650s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:50:38   2650s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3182.5M
[05/08 21:50:38   2650s] Starting refinePlace ...
[05/08 21:50:38   2650s] 
[05/08 21:50:38   2650s] Running Spiral MT with 10 threads  fetchWidth=676 
[05/08 21:50:39   2651s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:50:39   2651s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=3184.6MB) @(0:44:11 - 0:44:11).
[05/08 21:50:39   2651s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:50:39   2651s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 3184.6MB
[05/08 21:50:39   2651s] Statistics of distance of Instance movement in refine placement:
[05/08 21:50:39   2651s]   maximum (X+Y) =         0.00 um
[05/08 21:50:39   2651s]   mean    (X+Y) =         0.00 um
[05/08 21:50:39   2651s] Summary Report:
[05/08 21:50:39   2651s] Instances move: 0 (out of 13099 movable)
[05/08 21:50:39   2651s] Instances flipped: 0
[05/08 21:50:39   2651s] Mean displacement: 0.00 um
[05/08 21:50:39   2651s] Max displacement: 0.00 um 
[05/08 21:50:39   2651s] Total instances moved : 0
[05/08 21:50:39   2651s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.500, REAL:0.296, MEM:3184.6M
[05/08 21:50:39   2651s] Total net bbox length = 1.324e+06 (6.569e+05 6.671e+05) (ext = 1.633e+05)
[05/08 21:50:39   2651s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 3184.6MB
[05/08 21:50:39   2651s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=3184.6MB) @(0:44:11 - 0:44:11).
[05/08 21:50:39   2651s] *** Finished refinePlace (0:44:11 mem=3184.6M) ***
[05/08 21:50:39   2651s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.29307.18
[05/08 21:50:39   2651s] OPERPROF: Finished RefinePlace at level 1, CPU:0.550, REAL:0.345, MEM:3184.6M
[05/08 21:50:39   2651s] *** maximum move = 0.00 um ***
[05/08 21:50:39   2651s] *** Finished re-routing un-routed nets (3183.0M) ***
[05/08 21:50:39   2651s] OPERPROF: Starting DPlace-Init at level 1, MEM:3178.5M
[05/08 21:50:39   2651s] #spOpts: mergeVia=F 
[05/08 21:50:39   2651s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3181.5M
[05/08 21:50:39   2651s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.120, MEM:3181.7M
[05/08 21:50:39   2651s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3181.7M
[05/08 21:50:39   2651s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:3181.7M
[05/08 21:50:39   2651s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3181.7MB).
[05/08 21:50:39   2651s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.155, MEM:3181.7M
[05/08 21:50:39   2651s] 
[05/08 21:50:39   2651s] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=3182.6M) ***
[05/08 21:50:39   2651s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.29307.16
[05/08 21:50:39   2651s] *** AreaOpt [finish] : cpu/real = 0:00:33.4/0:00:09.7 (3.4), totSession cpu/real = 0:44:11.8/0:29:56.3 (1.5), mem = 3167.1M
[05/08 21:50:39   2651s] End: Area Reclaim Optimization (cpu=0:00:37, real=0:00:13, mem=2509.09M, totSessionCpu=0:44:12).
[05/08 21:50:39   2652s] All LLGs are deleted
[05/08 21:50:39   2652s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2506.9M
[05/08 21:50:39   2652s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:2498.6M
[05/08 21:50:39   2652s] ### Creating LA Mngr. totSessionCpu=0:44:12 mem=2498.6M
[05/08 21:50:39   2652s] ### Creating LA Mngr, finished. totSessionCpu=0:44:12 mem=2498.6M
[05/08 21:50:39   2652s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2498.57 MB )
[05/08 21:50:39   2652s] (I)       Started Loading and Dumping File ( Curr Mem: 2498.57 MB )
[05/08 21:50:39   2652s] (I)       Reading DB...
[05/08 21:50:39   2652s] (I)       Read data from FE... (mem=2677.0M)
[05/08 21:50:39   2652s] (I)       Read nodes and places... (mem=2677.0M)
[05/08 21:50:40   2652s] (I)       Done Read nodes and places (cpu=0.040s, mem=2683.3M)
[05/08 21:50:40   2652s] (I)       Read nets... (mem=2683.3M)
[05/08 21:50:40   2652s] (I)       Done Read nets (cpu=0.040s, mem=2683.3M)
[05/08 21:50:40   2652s] (I)       Done Read data from FE (cpu=0.080s, mem=2683.3M)
[05/08 21:50:40   2652s] (I)       before initializing RouteDB syMemory usage = 2507.2 MB
[05/08 21:50:40   2652s] (I)       Honor MSV route constraint: false
[05/08 21:50:40   2652s] (I)       Maximum routing layer  : 127
[05/08 21:50:40   2652s] (I)       Minimum routing layer  : 2
[05/08 21:50:40   2652s] (I)       Supply scale factor H  : 1.00
[05/08 21:50:40   2652s] (I)       Supply scale factor V  : 1.00
[05/08 21:50:40   2652s] (I)       Tracks used by clock wire: 0
[05/08 21:50:40   2652s] (I)       Reverse direction      : 
[05/08 21:50:40   2652s] (I)       Honor partition pin guides: true
[05/08 21:50:40   2652s] (I)       Route selected nets only: false
[05/08 21:50:40   2652s] (I)       Route secondary PG pins: false
[05/08 21:50:40   2652s] (I)       Second PG max fanout   : 2147483647
[05/08 21:50:40   2652s] (I)       Number threads         : 10
[05/08 21:50:40   2652s] (I)       Apply function for special wires: true
[05/08 21:50:40   2652s] (I)       Layer by layer blockage reading: true
[05/08 21:50:40   2652s] (I)       Offset calculation fix : true
[05/08 21:50:40   2652s] (I)       Route stripe layer range: 
[05/08 21:50:40   2652s] (I)       Honor partition fences : 
[05/08 21:50:40   2652s] (I)       Honor partition pin    : 
[05/08 21:50:40   2652s] (I)       Honor partition fences with feedthrough: 
[05/08 21:50:40   2652s] (I)       Counted 48759 PG shapes. We will not process PG shapes layer by layer.
[05/08 21:50:40   2652s] (I)       build grid graph
[05/08 21:50:40   2652s] (I)       build grid graph start
[05/08 21:50:40   2652s] [NR-eGR] Track table information for default rule: 
[05/08 21:50:40   2652s] [NR-eGR] METAL1 has no routable track
[05/08 21:50:40   2652s] [NR-eGR] METAL2 has single uniform track structure
[05/08 21:50:40   2652s] [NR-eGR] METAL3 has single uniform track structure
[05/08 21:50:40   2652s] [NR-eGR] METAL4 has single uniform track structure
[05/08 21:50:40   2652s] [NR-eGR] METAL5 has single uniform track structure
[05/08 21:50:40   2652s] (I)       build grid graph end
[05/08 21:50:40   2652s] (I)       ===========================================================================
[05/08 21:50:40   2652s] (I)       == Report All Rule Vias ==
[05/08 21:50:40   2652s] (I)       ===========================================================================
[05/08 21:50:40   2652s] (I)        Via Rule : (Default)
[05/08 21:50:40   2652s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/08 21:50:40   2652s] (I)       ---------------------------------------------------------------------------
[05/08 21:50:40   2652s] (I)        1    1 : via1                        1 : via1                     
[05/08 21:50:40   2652s] (I)        2    2 : via2                        2 : via2                     
[05/08 21:50:40   2652s] (I)        3    4 : via3                        4 : via3                     
[05/08 21:50:40   2652s] (I)        4    6 : via4                        6 : via4                     
[05/08 21:50:40   2652s] (I)        5    0 : ---                         0 : ---                      
[05/08 21:50:40   2652s] (I)       ===========================================================================
[05/08 21:50:40   2652s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2508.64 MB )
[05/08 21:50:40   2652s] (I)       Num PG vias on layer 1 : 0
[05/08 21:50:40   2652s] (I)       Num PG vias on layer 2 : 0
[05/08 21:50:40   2652s] (I)       Num PG vias on layer 3 : 0
[05/08 21:50:40   2652s] (I)       Num PG vias on layer 4 : 0
[05/08 21:50:40   2652s] (I)       Num PG vias on layer 5 : 0
[05/08 21:50:40   2652s] [NR-eGR] Read 90027 PG shapes
[05/08 21:50:40   2652s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2511.45 MB )
[05/08 21:50:40   2652s] [NR-eGR] #Routing Blockages  : 4
[05/08 21:50:40   2652s] [NR-eGR] #Instance Blockages : 26619
[05/08 21:50:40   2652s] [NR-eGR] #PG Blockages       : 90027
[05/08 21:50:40   2652s] [NR-eGR] #Bump Blockages     : 0
[05/08 21:50:40   2652s] [NR-eGR] #Boundary Blockages : 0
[05/08 21:50:40   2652s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/08 21:50:40   2652s] [NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 1247
[05/08 21:50:40   2652s] (I)       readDataFromPlaceDB
[05/08 21:50:40   2652s] (I)       Read net information..
[05/08 21:50:40   2652s] [NR-eGR] Read numTotalNets=14301  numIgnoredNets=5
[05/08 21:50:40   2652s] (I)       Read testcase time = 0.000 seconds
[05/08 21:50:40   2652s] 
[05/08 21:50:40   2652s] (I)       early_global_route_priority property id does not exist.
[05/08 21:50:40   2652s] (I)       Start initializing grid graph
[05/08 21:50:40   2652s] (I)       End initializing grid graph
[05/08 21:50:40   2652s] (I)       Model blockages into capacity
[05/08 21:50:40   2652s] (I)       Read Num Blocks=117964  Num Prerouted Wires=1247  Num CS=0
[05/08 21:50:40   2652s] (I)       Started Modeling ( Curr Mem: 2527.20 MB )
[05/08 21:50:40   2652s] (I)       Started Modeling Layer 1 ( Curr Mem: 2527.20 MB )
[05/08 21:50:40   2652s] (I)       Started Modeling Layer 2 ( Curr Mem: 2527.20 MB )
[05/08 21:50:40   2652s] (I)       Layer 1 (V) : #blockages 16958 : #preroutes 391
[05/08 21:50:40   2652s] (I)       Finished Modeling Layer 2 ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2539.70 MB )
[05/08 21:50:40   2652s] (I)       Started Modeling Layer 3 ( Curr Mem: 2529.55 MB )
[05/08 21:50:40   2652s] (I)       Layer 2 (H) : #blockages 17372 : #preroutes 688
[05/08 21:50:40   2652s] (I)       Finished Modeling Layer 3 ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2544.88 MB )
[05/08 21:50:40   2652s] (I)       Started Modeling Layer 4 ( Curr Mem: 2530.80 MB )
[05/08 21:50:40   2652s] (I)       Layer 3 (V) : #blockages 48630 : #preroutes 154
[05/08 21:50:40   2652s] (I)       Finished Modeling Layer 4 ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2542.17 MB )
[05/08 21:50:40   2652s] (I)       Started Modeling Layer 5 ( Curr Mem: 2530.72 MB )
[05/08 21:50:40   2652s] (I)       Layer 4 (H) : #blockages 35004 : #preroutes 14
[05/08 21:50:40   2652s] (I)       Finished Modeling Layer 5 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2544.48 MB )
[05/08 21:50:40   2652s] (I)       Finished Modeling ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2532.77 MB )
[05/08 21:50:40   2652s] (I)       Number of ignored nets = 5
[05/08 21:50:40   2652s] (I)       Number of fixed nets = 5.  Ignored: Yes
[05/08 21:50:40   2652s] (I)       Number of clock nets = 6.  Ignored: No
[05/08 21:50:40   2652s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 21:50:40   2652s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 21:50:40   2652s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 21:50:40   2652s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 21:50:40   2652s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 21:50:40   2652s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 21:50:40   2652s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 21:50:40   2652s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2529.5 MB
[05/08 21:50:40   2652s] (I)       Ndr track 0 does not exist
[05/08 21:50:40   2652s] (I)       Ndr track 0 does not exist
[05/08 21:50:40   2652s] (I)       Layer1  viaCost=200.00
[05/08 21:50:40   2652s] (I)       Layer2  viaCost=100.00
[05/08 21:50:40   2652s] (I)       Layer3  viaCost=100.00
[05/08 21:50:40   2652s] (I)       Layer4  viaCost=100.00
[05/08 21:50:40   2652s] (I)       ---------------------Grid Graph Info--------------------
[05/08 21:50:40   2652s] (I)       Routing area        : (0, 0) - (6583240, 6579280)
[05/08 21:50:40   2652s] (I)       Core area           : (613800, 613760) - (5970360, 5966240)
[05/08 21:50:40   2652s] (I)       Site width          :  1320  (dbu)
[05/08 21:50:40   2652s] (I)       Row height          : 10080  (dbu)
[05/08 21:50:40   2652s] (I)       GCell width         : 10080  (dbu)
[05/08 21:50:40   2652s] (I)       GCell height        : 10080  (dbu)
[05/08 21:50:40   2652s] (I)       Grid                :   653   652     5
[05/08 21:50:40   2652s] (I)       Layer numbers       :     1     2     3     4     5
[05/08 21:50:40   2652s] (I)       Vertical capacity   :     0 10080     0 10080     0
[05/08 21:50:40   2652s] (I)       Horizontal capacity :     0     0 10080     0 10080
[05/08 21:50:40   2652s] (I)       Default wire width  :   460   560   560   560   560
[05/08 21:50:40   2652s] (I)       Default wire space  :   460   560   560   560   560
[05/08 21:50:40   2652s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[05/08 21:50:40   2652s] (I)       Default pitch size  :   920  1320  1120  1320  1120
[05/08 21:50:40   2652s] (I)       First track coord   :     0   660   560   660   560
[05/08 21:50:40   2652s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00
[05/08 21:50:40   2652s] (I)       Total num of tracks :     0  4987  5874  4987  5874
[05/08 21:50:40   2652s] (I)       Num of masks        :     1     1     1     1     1
[05/08 21:50:40   2652s] (I)       Num of trim masks   :     0     0     0     0     0
[05/08 21:50:40   2652s] (I)       --------------------------------------------------------
[05/08 21:50:40   2652s] 
[05/08 21:50:40   2652s] [NR-eGR] ============ Routing rule table ============
[05/08 21:50:40   2652s] [NR-eGR] Rule id: 0  Nets: 14188 
[05/08 21:50:40   2652s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 21:50:40   2652s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120
[05/08 21:50:40   2652s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:50:40   2652s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:50:40   2652s] [NR-eGR] Rule id: 1  Nets: 0 
[05/08 21:50:40   2652s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/08 21:50:40   2652s] (I)       Pitch:  L1=1840  L2=2640  L3=2240  L4=2640  L5=2240
[05/08 21:50:40   2652s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2
[05/08 21:50:40   2652s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:50:40   2652s] [NR-eGR] ========================================
[05/08 21:50:40   2652s] [NR-eGR] 
[05/08 21:50:40   2652s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 21:50:40   2652s] (I)       blocked tracks on layer2 : = 807333 / 3251524 (24.83%)
[05/08 21:50:40   2652s] (I)       blocked tracks on layer3 : = 903670 / 3835722 (23.56%)
[05/08 21:50:40   2652s] (I)       blocked tracks on layer4 : = 1694454 / 3251524 (52.11%)
[05/08 21:50:40   2652s] (I)       blocked tracks on layer5 : = 1933213 / 3835722 (50.40%)
[05/08 21:50:40   2652s] (I)       After initializing earlyGlobalRoute syMemory usage = 2553.4 MB
[05/08 21:50:40   2652s] (I)       Finished Loading and Dumping File ( CPU: 0.42 sec, Real: 0.41 sec, Curr Mem: 2553.37 MB )
[05/08 21:50:40   2652s] (I)       Started Global Routing ( Curr Mem: 2532.46 MB )
[05/08 21:50:40   2652s] (I)       ============= Initialization =============
[05/08 21:50:40   2652s] (I)       totalPins=44072  totalGlobalPin=43765 (99.30%)
[05/08 21:50:40   2652s] (I)       Started Build MST ( Curr Mem: 2529.30 MB )
[05/08 21:50:40   2652s] (I)       Generate topology with 10 threads
[05/08 21:50:40   2652s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.01 sec, Curr Mem: 2557.03 MB )
[05/08 21:50:40   2652s] (I)       total 2D Cap : 8884784 = (4860510 H, 4024274 V)
[05/08 21:50:40   2652s] [NR-eGR] Layer group 1: route 14188 net(s) in layer range [2, 5]
[05/08 21:50:40   2652s] (I)       ============  Phase 1a Route ============
[05/08 21:50:40   2652s] (I)       Started Phase 1a ( Curr Mem: 2546.59 MB )
[05/08 21:50:40   2652s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2547.79 MB )
[05/08 21:50:40   2652s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2547.79 MB )
[05/08 21:50:40   2652s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[05/08 21:50:40   2652s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2552.04 MB )
[05/08 21:50:40   2652s] (I)       Usage: 280812 = (140148 H, 140664 V) = (2.88% H, 3.50% V) = (7.063e+05um H, 7.089e+05um V)
[05/08 21:50:40   2652s] (I)       
[05/08 21:50:40   2652s] (I)       ============  Phase 1b Route ============
[05/08 21:50:40   2652s] (I)       Started Phase 1b ( Curr Mem: 2552.04 MB )
[05/08 21:50:40   2652s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2552.04 MB )
[05/08 21:50:40   2652s] (I)       Usage: 280894 = (140219 H, 140675 V) = (2.88% H, 3.50% V) = (7.067e+05um H, 7.090e+05um V)
[05/08 21:50:40   2652s] (I)       
[05/08 21:50:40   2652s] (I)       earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.01% V. EstWL: 1.415706e+06um
[05/08 21:50:40   2652s] (I)       ============  Phase 1c Route ============
[05/08 21:50:40   2652s] (I)       Started Phase 1c ( Curr Mem: 2552.04 MB )
[05/08 21:50:40   2652s] (I)       Level2 Grid: 131 x 131
[05/08 21:50:40   2652s] (I)       Started Two Level Routing ( Curr Mem: 2552.44 MB )
[05/08 21:50:40   2652s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2552.46 MB )
[05/08 21:50:40   2652s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2552.46 MB )
[05/08 21:50:40   2652s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2552.46 MB )
[05/08 21:50:40   2652s] (I)       Finished Phase 1c ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2552.07 MB )
[05/08 21:50:40   2652s] (I)       Usage: 280906 = (140223 H, 140683 V) = (2.88% H, 3.50% V) = (7.067e+05um H, 7.090e+05um V)
[05/08 21:50:40   2652s] (I)       
[05/08 21:50:40   2652s] (I)       ============  Phase 1d Route ============
[05/08 21:50:40   2652s] (I)       Started Phase 1d ( Curr Mem: 2552.07 MB )
[05/08 21:50:40   2652s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2552.07 MB )
[05/08 21:50:40   2652s] (I)       Usage: 280961 = (140271 H, 140690 V) = (2.89% H, 3.50% V) = (7.070e+05um H, 7.091e+05um V)
[05/08 21:50:40   2652s] (I)       
[05/08 21:50:40   2652s] (I)       ============  Phase 1e Route ============
[05/08 21:50:40   2652s] (I)       Started Phase 1e ( Curr Mem: 2552.07 MB )
[05/08 21:50:40   2652s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2552.07 MB )
[05/08 21:50:40   2652s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2552.07 MB )
[05/08 21:50:40   2652s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2552.07 MB )
[05/08 21:50:40   2652s] (I)       Usage: 280961 = (140271 H, 140690 V) = (2.89% H, 3.50% V) = (7.070e+05um H, 7.091e+05um V)
[05/08 21:50:40   2652s] (I)       
[05/08 21:50:40   2652s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.416043e+06um
[05/08 21:50:40   2652s] [NR-eGR] 
[05/08 21:50:40   2652s] (I)       Current Phase 1l[Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2523.86 MB )
[05/08 21:50:40   2652s] (I)       Run Multi-thread layer assignment with 10 threads
[05/08 21:50:40   2653s] (I)       Finished Phase 1l ( CPU: 0.62 sec, Real: 0.11 sec, Curr Mem: 2517.87 MB )
[05/08 21:50:40   2653s] (I)       ============  Phase 1l Route ============
[05/08 21:50:40   2653s] (I)       
[05/08 21:50:40   2653s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 21:50:40   2653s] [NR-eGR]                        OverCon            
[05/08 21:50:40   2653s] [NR-eGR]                         #Gcell     %Gcell
[05/08 21:50:40   2653s] [NR-eGR]       Layer                (1)    OverCon 
[05/08 21:50:40   2653s] [NR-eGR] ----------------------------------------------
[05/08 21:50:40   2653s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[05/08 21:50:40   2653s] [NR-eGR]  METAL2  (2)         6( 0.00%)   ( 0.00%) 
[05/08 21:50:40   2653s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[05/08 21:50:40   2653s] [NR-eGR]  METAL4  (4)        35( 0.02%)   ( 0.02%) 
[05/08 21:50:40   2653s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[05/08 21:50:40   2653s] [NR-eGR] ----------------------------------------------
[05/08 21:50:40   2653s] [NR-eGR] Total               41( 0.00%)   ( 0.00%) 
[05/08 21:50:40   2653s] [NR-eGR] 
[05/08 21:50:40   2653s] (I)       Finished Global Routing ( CPU: 1.00 sec, Real: 0.44 sec, Curr Mem: 2517.87 MB )
[05/08 21:50:40   2653s] (I)       total 2D Cap : 8896701 = (4866595 H, 4030106 V)
[05/08 21:50:40   2653s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/08 21:50:40   2653s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/08 21:50:40   2653s] (I)       ============= track Assignment ============
[05/08 21:50:40   2653s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2512.35 MB )
[05/08 21:50:40   2653s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2506.71 MB )
[05/08 21:50:40   2653s] (I)       Started Greedy Track Assignment ( Curr Mem: 2506.71 MB )
[05/08 21:50:40   2653s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer6, numCutBoxes=0)
[05/08 21:50:40   2653s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2507.37 MB )
[05/08 21:50:40   2653s] (I)       Run Multi-thread track assignment
[05/08 21:50:41   2654s] (I)       Finished Greedy Track Assignment ( CPU: 0.73 sec, Real: 0.13 sec, Curr Mem: 2512.09 MB )
[05/08 21:50:41   2654s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:50:41   2654s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 44322
[05/08 21:50:41   2654s] [NR-eGR] METAL2  (2V) length: 5.861249e+05um, number of vias: 63318
[05/08 21:50:41   2654s] [NR-eGR] METAL3  (3H) length: 6.611696e+05um, number of vias: 1561
[05/08 21:50:41   2654s] [NR-eGR] METAL4  (4V) length: 1.399078e+05um, number of vias: 327
[05/08 21:50:41   2654s] [NR-eGR] METAL5  (5H) length: 5.799048e+04um, number of vias: 0
[05/08 21:50:41   2654s] [NR-eGR] Total length: 1.445193e+06um, number of vias: 109528
[05/08 21:50:41   2654s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:50:41   2654s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/08 21:50:41   2654s] [NR-eGR] --------------------------------------------------------------------------
[05/08 21:50:41   2654s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.56 sec, Real: 1.37 sec, Curr Mem: 2365.40 MB )
[05/08 21:50:41   2654s] Extraction called for design 'CHIP' of instances=21739 and nets=15002 using extraction engine 'preRoute' .
[05/08 21:50:41   2654s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 21:50:41   2654s] Type 'man IMPEXT-3530' for more detail.
[05/08 21:50:41   2654s] PreRoute RC Extraction called for design CHIP.
[05/08 21:50:41   2654s] RC Extraction called in multi-corner(1) mode.
[05/08 21:50:41   2654s] RCMode: PreRoute
[05/08 21:50:41   2654s]       RC Corner Indexes            0   
[05/08 21:50:41   2654s] Capacitance Scaling Factor   : 1.00000 
[05/08 21:50:41   2654s] Resistance Scaling Factor    : 1.00000 
[05/08 21:50:41   2654s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 21:50:41   2654s] Clock Res. Scaling Factor    : 1.00000 
[05/08 21:50:41   2654s] Shrink Factor                : 1.00000
[05/08 21:50:41   2654s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 21:50:41   2654s] Using capacitance table file ...
[05/08 21:50:41   2654s] LayerId::1 widthSet size::4
[05/08 21:50:41   2654s] LayerId::2 widthSet size::4
[05/08 21:50:41   2654s] LayerId::3 widthSet size::4
[05/08 21:50:41   2654s] LayerId::4 widthSet size::4
[05/08 21:50:41   2654s] LayerId::5 widthSet size::3
[05/08 21:50:41   2654s] Updating RC grid for preRoute extraction ...
[05/08 21:50:41   2654s] Initializing multi-corner capacitance tables ... 
[05/08 21:50:41   2654s] Initializing multi-corner resistance tables ...
[05/08 21:50:41   2654s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2366.238M)
[05/08 21:50:42   2655s] Compute RC Scale Done ...
[05/08 21:50:42   2655s] OPERPROF: Starting HotSpotCal at level 1, MEM:2366.2M
[05/08 21:50:42   2655s] [hotspot] +------------+---------------+---------------+
[05/08 21:50:42   2655s] [hotspot] |            |   max hotspot | total hotspot |
[05/08 21:50:42   2655s] [hotspot] +------------+---------------+---------------+
[05/08 21:50:42   2655s] [hotspot] | normalized |          0.00 |          0.00 |
[05/08 21:50:42   2655s] [hotspot] +------------+---------------+---------------+
[05/08 21:50:42   2655s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/08 21:50:42   2655s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/08 21:50:42   2655s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.060, REAL:0.016, MEM:2370.2M
[05/08 21:50:42   2655s] #################################################################################
[05/08 21:50:42   2655s] # Design Stage: PreRoute
[05/08 21:50:42   2655s] # Design Name: CHIP
[05/08 21:50:42   2655s] # Design Mode: 90nm
[05/08 21:50:42   2655s] # Analysis Mode: MMMC Non-OCV 
[05/08 21:50:42   2655s] # Parasitics Mode: No SPEF/RCDB
[05/08 21:50:42   2655s] # Signoff Settings: SI Off 
[05/08 21:50:42   2655s] #################################################################################
[05/08 21:50:42   2656s] Topological Sorting (REAL = 0:00:00.0, MEM = 2439.8M, InitMEM = 2429.0M)
[05/08 21:50:42   2656s] Calculate delays in Single mode...
[05/08 21:50:42   2656s] Start delay calculation (fullDC) (10 T). (MEM=2441.52)
[05/08 21:50:42   2657s] End AAE Lib Interpolated Model. (MEM=2457.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:50:43   2663s] Total number of fetched objects 14304
[05/08 21:50:43   2663s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/08 21:50:43   2663s] End delay calculation. (MEM=2434.92 CPU=0:00:04.9 REAL=0:00:01.0)
[05/08 21:50:43   2663s] End delay calculation (fullDC). (MEM=2434.92 CPU=0:00:06.3 REAL=0:00:01.0)
[05/08 21:50:43   2663s] *** CDM Built up (cpu=0:00:07.5  real=0:00:01.0  mem= 2434.9M) ***
[05/08 21:50:43   2663s] Begin: GigaOpt postEco DRV Optimization
[05/08 21:50:43   2663s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 10 -maintainWNS -postCTS -max_fanout
[05/08 21:50:43   2663s] Info: 108 io nets excluded
[05/08 21:50:43   2663s] Info: 5 nets with fixed/cover wires excluded.
[05/08 21:50:43   2663s] Info: 6 clock nets excluded from IPO operation.
[05/08 21:50:43   2663s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (6.3), totSession cpu/real = 0:44:23.9/0:30:00.4 (1.5), mem = 2432.7M
[05/08 21:50:43   2663s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.29307.17
[05/08 21:50:43   2663s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/08 21:50:43   2663s] ### Creating PhyDesignMc. totSessionCpu=0:44:24 mem=2432.9M
[05/08 21:50:43   2663s] OPERPROF: Starting DPlace-Init at level 1, MEM:2432.9M
[05/08 21:50:43   2663s] #spOpts: mergeVia=F 
[05/08 21:50:43   2663s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2439.1M
[05/08 21:50:43   2663s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2439.1M
[05/08 21:50:43   2663s] Core basic site is tsm3site
[05/08 21:50:43   2663s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 21:50:43   2663s] SiteArray: use 8,699,904 bytes
[05/08 21:50:43   2663s] SiteArray: current memory after site array memory allocation 2447.4M
[05/08 21:50:43   2663s] SiteArray: FP blocked sites are writable
[05/08 21:50:43   2664s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 21:50:43   2664s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2479.4M
[05/08 21:50:43   2664s] Process 34744 wires and vias for routing blockage analysis
[05/08 21:50:43   2664s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.250, REAL:0.035, MEM:2480.2M
[05/08 21:50:43   2664s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.360, REAL:0.114, MEM:2480.2M
[05/08 21:50:43   2664s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.400, REAL:0.152, MEM:2480.5M
[05/08 21:50:43   2664s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2480.5MB).
[05/08 21:50:43   2664s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.430, REAL:0.183, MEM:2480.5M
[05/08 21:50:44   2664s] ### Creating PhyDesignMc, finished. totSessionCpu=0:44:25 mem=2480.1M
[05/08 21:50:44   2664s] 
[05/08 21:50:44   2664s] #optDebug: {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8390} {5, 0.250, 0.5472} 
[05/08 21:50:44   2664s] ### Creating LA Mngr. totSessionCpu=0:44:25 mem=2481.1M
[05/08 21:50:44   2664s] ### Creating LA Mngr, finished. totSessionCpu=0:44:25 mem=2481.1M
[05/08 21:50:47   2669s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2750.3M
[05/08 21:50:47   2669s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:2750.4M
[05/08 21:50:47   2669s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 21:50:47   2669s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/08 21:50:47   2669s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 21:50:47   2669s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/08 21:50:47   2669s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 21:50:47   2669s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 10 threads.
[05/08 21:50:48   2670s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/08 21:50:48   2670s] Info: violation cost 0.114088 (cap = 0.114088, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 21:50:48   2670s] |    42|    42|   -33.01|    44|    44|    -2.43|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0|   4.18|          |         |
[05/08 21:50:48   2670s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 10 threads.
[05/08 21:50:48   2670s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/08 21:50:48   2670s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 21:50:48   2670s] |    42|    42|   -33.01|    42|    42|    -2.43|     0|     0|     0|     0|     0.03|     0.00|       2|       0|       0|   4.18| 0:00:00.0|  3141.8M|
[05/08 21:50:48   2670s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 10 threads.
[05/08 21:50:48   2670s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/08 21:50:48   2670s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/08 21:50:48   2670s] |    42|    42|   -33.01|    42|    42|    -2.43|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0|   4.18| 0:00:00.0|  3142.2M|
[05/08 21:50:48   2670s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/08 21:50:48   2670s] 
[05/08 21:50:48   2670s] ###############################################################################
[05/08 21:50:48   2670s] #
[05/08 21:50:48   2670s] #  Large fanout net report:  
[05/08 21:50:48   2670s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/08 21:50:48   2670s] #     - current density: 4.18
[05/08 21:50:48   2670s] #
[05/08 21:50:48   2670s] #  List of high fanout nets:
[05/08 21:50:48   2670s] #
[05/08 21:50:48   2670s] ###############################################################################
[05/08 21:50:48   2670s] **** Begin NDR-Layer Usage Statistics ****
[05/08 21:50:48   2670s] Layer 3 has 6 constrained nets 
[05/08 21:50:48   2670s] **** End NDR-Layer Usage Statistics ****
[05/08 21:50:48   2670s] 
[05/08 21:50:48   2670s] 
[05/08 21:50:48   2670s] =======================================================================
[05/08 21:50:48   2670s]                 Reasons for remaining drv violations
[05/08 21:50:48   2670s] =======================================================================
[05/08 21:50:48   2670s] *info: Total 42 net(s) have violations which can't be fixed by DRV optimization.
[05/08 21:50:48   2670s] 
[05/08 21:50:48   2670s] MultiBuffering failure reasons
[05/08 21:50:48   2670s] ------------------------------------------------
[05/08 21:50:48   2670s] *info:    42 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[05/08 21:50:48   2670s] 
[05/08 21:50:48   2670s] 
[05/08 21:50:48   2670s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=3140.6M) ***
[05/08 21:50:48   2670s] 
[05/08 21:50:48   2670s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3144.2M
[05/08 21:50:48   2670s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3144.2M
[05/08 21:50:48   2670s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3144.8M
[05/08 21:50:48   2670s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.110, REAL:0.119, MEM:3145.0M
[05/08 21:50:48   2670s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3145.0M
[05/08 21:50:48   2670s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:3145.0M
[05/08 21:50:48   2670s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.150, REAL:0.151, MEM:3145.0M
[05/08 21:50:48   2670s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.150, REAL:0.153, MEM:3145.0M
[05/08 21:50:48   2670s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.29307.19
[05/08 21:50:48   2670s] OPERPROF: Starting RefinePlace at level 1, MEM:3145.0M
[05/08 21:50:48   2670s] *** Starting refinePlace (0:44:31 mem=3145.0M) ***
[05/08 21:50:48   2670s] Total net bbox length = 1.324e+06 (6.569e+05 6.671e+05) (ext = 1.633e+05)
[05/08 21:50:48   2670s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:50:48   2670s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3145.4M
[05/08 21:50:48   2670s] Starting refinePlace ...
[05/08 21:50:48   2670s] 
[05/08 21:50:48   2670s] Running Spiral MT with 10 threads  fetchWidth=676 
[05/08 21:50:48   2671s] Move report: legalization moves 2 insts, mean move: 0.66 um, max move: 0.66 um
[05/08 21:50:48   2671s] 	Max move on inst (CONV/FE_OFC2373_CMF0_8): (1284.36, 1405.60) --> (1285.02, 1405.60)
[05/08 21:50:48   2671s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=3147.6MB) @(0:44:31 - 0:44:31).
[05/08 21:50:48   2671s] Move report: Detail placement moves 2 insts, mean move: 0.66 um, max move: 0.66 um
[05/08 21:50:48   2671s] 	Max move on inst (CONV/FE_OFC2373_CMF0_8): (1284.36, 1405.60) --> (1285.02, 1405.60)
[05/08 21:50:48   2671s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3147.6MB
[05/08 21:50:48   2671s] Statistics of distance of Instance movement in refine placement:
[05/08 21:50:48   2671s]   maximum (X+Y) =         0.66 um
[05/08 21:50:48   2671s]   inst (CONV/FE_OFC2373_CMF0_8) with max move: (1284.36, 1405.6) -> (1285.02, 1405.6)
[05/08 21:50:48   2671s]   mean    (X+Y) =         0.66 um
[05/08 21:50:48   2671s] Summary Report:
[05/08 21:50:48   2671s] Instances move: 2 (out of 13101 movable)
[05/08 21:50:48   2671s] Instances flipped: 0
[05/08 21:50:48   2671s] Mean displacement: 0.66 um
[05/08 21:50:48   2671s] Max displacement: 0.66 um (Instance: CONV/FE_OFC2373_CMF0_8) (1284.36, 1405.6) -> (1285.02, 1405.6)
[05/08 21:50:48   2671s] 	Length: 5 sites, height: 1 rows, site name: tsm3site, cell type: BUFX4
[05/08 21:50:48   2671s] Total instances moved : 2
[05/08 21:50:48   2671s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.480, REAL:0.290, MEM:3147.6M
[05/08 21:50:48   2671s] Total net bbox length = 1.324e+06 (6.569e+05 6.671e+05) (ext = 1.633e+05)
[05/08 21:50:48   2671s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3147.6MB
[05/08 21:50:48   2671s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=3147.6MB) @(0:44:31 - 0:44:31).
[05/08 21:50:48   2671s] *** Finished refinePlace (0:44:31 mem=3147.6M) ***
[05/08 21:50:48   2671s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.29307.19
[05/08 21:50:48   2671s] OPERPROF: Finished RefinePlace at level 1, CPU:0.530, REAL:0.339, MEM:3147.6M
[05/08 21:50:48   2671s] *** maximum move = 0.66 um ***
[05/08 21:50:48   2671s] *** Finished re-routing un-routed nets (3144.8M) ***
[05/08 21:50:48   2671s] OPERPROF: Starting DPlace-Init at level 1, MEM:3144.8M
[05/08 21:50:48   2671s] #spOpts: mergeVia=F 
[05/08 21:50:48   2671s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3144.8M
[05/08 21:50:48   2671s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.125, MEM:3144.9M
[05/08 21:50:48   2671s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3144.9M
[05/08 21:50:48   2671s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:3144.9M
[05/08 21:50:48   2671s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3144.9MB).
[05/08 21:50:48   2671s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.162, MEM:3144.9M
[05/08 21:50:49   2671s] 
[05/08 21:50:49   2671s] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=3145.7M) ***
[05/08 21:50:49   2671s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.29307.17
[05/08 21:50:49   2671s] *** DrvOpt [finish] : cpu/real = 0:00:07.9/0:00:05.4 (1.5), totSession cpu/real = 0:44:31.8/0:30:05.8 (1.5), mem = 2479.9M
[05/08 21:50:49   2671s] End: GigaOpt postEco DRV Optimization
[05/08 21:50:49   2671s] **INFO: Flow update: Design timing is met.
[05/08 21:50:49   2671s] **INFO: Flow update: Design timing is met.
[05/08 21:50:49   2671s] **INFO: Flow update: Design timing is met.
[05/08 21:50:49   2671s] *** Steiner Routed Nets: 0.762%; Threshold: 100; Threshold for Hold: 100
[05/08 21:50:49   2671s] ### Creating LA Mngr. totSessionCpu=0:44:32 mem=2479.9M
[05/08 21:50:49   2671s] ### Creating LA Mngr, finished. totSessionCpu=0:44:32 mem=2479.9M
[05/08 21:50:49   2671s] Re-routed 0 nets
[05/08 21:50:49   2671s] #optDebug: fT-D <X 1 0 0 0>
[05/08 21:50:49   2671s] 
[05/08 21:50:49   2671s] Active setup views:
[05/08 21:50:49   2671s]  av_func_mode_max
[05/08 21:50:49   2671s]   Dominating endpoints: 0
[05/08 21:50:49   2671s]   Dominating TNS: -0.000
[05/08 21:50:49   2671s] 
[05/08 21:50:49   2672s] Extraction called for design 'CHIP' of instances=21741 and nets=15004 using extraction engine 'preRoute' .
[05/08 21:50:49   2672s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 21:50:49   2672s] Type 'man IMPEXT-3530' for more detail.
[05/08 21:50:49   2672s] PreRoute RC Extraction called for design CHIP.
[05/08 21:50:49   2672s] RC Extraction called in multi-corner(1) mode.
[05/08 21:50:49   2672s] RCMode: PreRoute
[05/08 21:50:49   2672s]       RC Corner Indexes            0   
[05/08 21:50:49   2672s] Capacitance Scaling Factor   : 1.00000 
[05/08 21:50:49   2672s] Resistance Scaling Factor    : 1.00000 
[05/08 21:50:49   2672s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 21:50:49   2672s] Clock Res. Scaling Factor    : 1.00000 
[05/08 21:50:49   2672s] Shrink Factor                : 1.00000
[05/08 21:50:49   2672s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/08 21:50:49   2672s] Using capacitance table file ...
[05/08 21:50:49   2672s] RC Grid backup saved.
[05/08 21:50:49   2672s] LayerId::1 widthSet size::4
[05/08 21:50:49   2672s] LayerId::2 widthSet size::4
[05/08 21:50:49   2672s] LayerId::3 widthSet size::4
[05/08 21:50:49   2672s] LayerId::4 widthSet size::4
[05/08 21:50:49   2672s] LayerId::5 widthSet size::3
[05/08 21:50:49   2672s] Skipped RC grid update for preRoute extraction.
[05/08 21:50:49   2672s] Initializing multi-corner capacitance tables ... 
[05/08 21:50:49   2672s] Initializing multi-corner resistance tables ...
[05/08 21:50:49   2672s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2351.797M)
[05/08 21:50:49   2672s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2351.80 MB )
[05/08 21:50:49   2672s] (I)       Started Loading and Dumping File ( Curr Mem: 2351.80 MB )
[05/08 21:50:49   2672s] (I)       Reading DB...
[05/08 21:50:49   2672s] (I)       Read data from FE... (mem=2607.0M)
[05/08 21:50:49   2672s] (I)       Read nodes and places... (mem=2607.0M)
[05/08 21:50:49   2672s] (I)       Done Read nodes and places (cpu=0.020s, mem=2613.4M)
[05/08 21:50:49   2672s] (I)       Read nets... (mem=2613.4M)
[05/08 21:50:49   2672s] (I)       Done Read nets (cpu=0.050s, mem=2613.4M)
[05/08 21:50:49   2672s] (I)       Done Read data from FE (cpu=0.070s, mem=2613.4M)
[05/08 21:50:49   2672s] (I)       before initializing RouteDB syMemory usage = 2360.0 MB
[05/08 21:50:49   2672s] (I)       Build term to term wires: false
[05/08 21:50:49   2672s] (I)       Honor MSV route constraint: false
[05/08 21:50:49   2672s] (I)       Maximum routing layer  : 127
[05/08 21:50:49   2672s] (I)       Minimum routing layer  : 2
[05/08 21:50:49   2672s] (I)       Supply scale factor H  : 1.00
[05/08 21:50:49   2672s] (I)       Supply scale factor V  : 1.00
[05/08 21:50:49   2672s] (I)       Tracks used by clock wire: 0
[05/08 21:50:49   2672s] (I)       Reverse direction      : 
[05/08 21:50:49   2672s] (I)       Honor partition pin guides: true
[05/08 21:50:49   2672s] (I)       Route selected nets only: false
[05/08 21:50:49   2672s] (I)       Route secondary PG pins: false
[05/08 21:50:49   2672s] (I)       Second PG max fanout   : 2147483647
[05/08 21:50:49   2672s] (I)       Number threads         : 10
[05/08 21:50:49   2672s] (I)       Apply function for special wires: true
[05/08 21:50:49   2672s] (I)       Layer by layer blockage reading: true
[05/08 21:50:49   2672s] (I)       Offset calculation fix : true
[05/08 21:50:49   2672s] (I)       Route stripe layer range: 
[05/08 21:50:49   2672s] (I)       Honor partition fences : 
[05/08 21:50:49   2672s] (I)       Honor partition pin    : 
[05/08 21:50:49   2672s] (I)       Honor partition fences with feedthrough: 
[05/08 21:50:49   2672s] (I)       Counted 48759 PG shapes. We will not process PG shapes layer by layer.
[05/08 21:50:49   2672s] (I)       build grid graph
[05/08 21:50:49   2672s] (I)       build grid graph start
[05/08 21:50:49   2672s] [NR-eGR] Track table information for default rule: 
[05/08 21:50:49   2672s] [NR-eGR] METAL1 has no routable track
[05/08 21:50:49   2672s] [NR-eGR] METAL2 has single uniform track structure
[05/08 21:50:49   2672s] [NR-eGR] METAL3 has single uniform track structure
[05/08 21:50:49   2672s] [NR-eGR] METAL4 has single uniform track structure
[05/08 21:50:49   2672s] [NR-eGR] METAL5 has single uniform track structure
[05/08 21:50:49   2672s] (I)       build grid graph end
[05/08 21:50:49   2672s] (I)       ===========================================================================
[05/08 21:50:49   2672s] (I)       == Report All Rule Vias ==
[05/08 21:50:49   2672s] (I)       ===========================================================================
[05/08 21:50:49   2672s] (I)        Via Rule : (Default)
[05/08 21:50:49   2672s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/08 21:50:49   2672s] (I)       ---------------------------------------------------------------------------
[05/08 21:50:49   2672s] (I)        1    1 : via1                        1 : via1                     
[05/08 21:50:49   2672s] (I)        2    2 : via2                        2 : via2                     
[05/08 21:50:49   2672s] (I)        3    4 : via3                        4 : via3                     
[05/08 21:50:49   2672s] (I)        4    6 : via4                        6 : via4                     
[05/08 21:50:49   2672s] (I)        5    0 : ---                         0 : ---                      
[05/08 21:50:49   2672s] (I)       ===========================================================================
[05/08 21:50:49   2672s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2361.50 MB )
[05/08 21:50:49   2672s] (I)       Num PG vias on layer 1 : 0
[05/08 21:50:49   2672s] (I)       Num PG vias on layer 2 : 0
[05/08 21:50:49   2672s] (I)       Num PG vias on layer 3 : 0
[05/08 21:50:49   2672s] (I)       Num PG vias on layer 4 : 0
[05/08 21:50:49   2672s] (I)       Num PG vias on layer 5 : 0
[05/08 21:50:49   2672s] [NR-eGR] Read 90027 PG shapes
[05/08 21:50:49   2672s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2364.31 MB )
[05/08 21:50:49   2672s] [NR-eGR] #Routing Blockages  : 4
[05/08 21:50:49   2672s] [NR-eGR] #Instance Blockages : 26619
[05/08 21:50:49   2672s] [NR-eGR] #PG Blockages       : 90027
[05/08 21:50:49   2672s] [NR-eGR] #Bump Blockages     : 0
[05/08 21:50:49   2672s] [NR-eGR] #Boundary Blockages : 0
[05/08 21:50:49   2672s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/08 21:50:49   2672s] [NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 1247
[05/08 21:50:49   2672s] (I)       readDataFromPlaceDB
[05/08 21:50:49   2672s] (I)       Read net information..
[05/08 21:50:49   2672s] [NR-eGR] Read numTotalNets=14303  numIgnoredNets=5
[05/08 21:50:49   2672s] (I)       Read testcase time = 0.010 seconds
[05/08 21:50:49   2672s] 
[05/08 21:50:49   2672s] (I)       early_global_route_priority property id does not exist.
[05/08 21:50:49   2672s] (I)       Start initializing grid graph
[05/08 21:50:49   2672s] (I)       End initializing grid graph
[05/08 21:50:49   2672s] (I)       Model blockages into capacity
[05/08 21:50:49   2672s] (I)       Read Num Blocks=117964  Num Prerouted Wires=1247  Num CS=0
[05/08 21:50:49   2672s] (I)       Started Modeling ( Curr Mem: 2380.78 MB )
[05/08 21:50:49   2672s] (I)       Started Modeling Layer 1 ( Curr Mem: 2380.78 MB )
[05/08 21:50:49   2672s] (I)       Started Modeling Layer 2 ( Curr Mem: 2380.78 MB )
[05/08 21:50:49   2672s] (I)       Layer 1 (V) : #blockages 16958 : #preroutes 391
[05/08 21:50:49   2672s] (I)       Finished Modeling Layer 2 ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2392.38 MB )
[05/08 21:50:49   2672s] (I)       Started Modeling Layer 3 ( Curr Mem: 2384.84 MB )
[05/08 21:50:49   2672s] (I)       Layer 2 (H) : #blockages 17372 : #preroutes 688
[05/08 21:50:49   2672s] (I)       Finished Modeling Layer 3 ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2399.23 MB )
[05/08 21:50:49   2672s] (I)       Started Modeling Layer 4 ( Curr Mem: 2385.17 MB )
[05/08 21:50:49   2672s] (I)       Layer 3 (V) : #blockages 48630 : #preroutes 154
[05/08 21:50:49   2672s] (I)       Finished Modeling Layer 4 ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2396.15 MB )
[05/08 21:50:49   2672s] (I)       Started Modeling Layer 5 ( Curr Mem: 2385.80 MB )
[05/08 21:50:49   2672s] (I)       Layer 4 (H) : #blockages 35004 : #preroutes 14
[05/08 21:50:49   2672s] (I)       Finished Modeling Layer 5 ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2399.16 MB )
[05/08 21:50:49   2672s] (I)       Finished Modeling ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2385.08 MB )
[05/08 21:50:49   2672s] (I)       Number of ignored nets = 5
[05/08 21:50:49   2672s] (I)       Number of fixed nets = 5.  Ignored: Yes
[05/08 21:50:49   2672s] (I)       Number of clock nets = 6.  Ignored: No
[05/08 21:50:49   2672s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/08 21:50:49   2672s] (I)       Number of special nets = 0.  Ignored: Yes
[05/08 21:50:49   2672s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/08 21:50:49   2672s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/08 21:50:49   2672s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/08 21:50:49   2672s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/08 21:50:49   2672s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/08 21:50:49   2672s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2385.1 MB
[05/08 21:50:49   2672s] (I)       Ndr track 0 does not exist
[05/08 21:50:49   2672s] (I)       Ndr track 0 does not exist
[05/08 21:50:49   2672s] (I)       Layer1  viaCost=200.00
[05/08 21:50:49   2672s] (I)       Layer2  viaCost=100.00
[05/08 21:50:49   2672s] (I)       Layer3  viaCost=100.00
[05/08 21:50:49   2672s] (I)       Layer4  viaCost=100.00
[05/08 21:50:50   2672s] (I)       ---------------------Grid Graph Info--------------------
[05/08 21:50:50   2672s] (I)       Routing area        : (0, 0) - (6583240, 6579280)
[05/08 21:50:50   2672s] (I)       Core area           : (613800, 613760) - (5970360, 5966240)
[05/08 21:50:50   2672s] (I)       Site width          :  1320  (dbu)
[05/08 21:50:50   2672s] (I)       Row height          : 10080  (dbu)
[05/08 21:50:50   2672s] (I)       GCell width         : 10080  (dbu)
[05/08 21:50:50   2672s] (I)       GCell height        : 10080  (dbu)
[05/08 21:50:50   2672s] (I)       Grid                :   653   652     5
[05/08 21:50:50   2672s] (I)       Layer numbers       :     1     2     3     4     5
[05/08 21:50:50   2672s] (I)       Vertical capacity   :     0 10080     0 10080     0
[05/08 21:50:50   2672s] (I)       Horizontal capacity :     0     0 10080     0 10080
[05/08 21:50:50   2672s] (I)       Default wire width  :   460   560   560   560   560
[05/08 21:50:50   2672s] (I)       Default wire space  :   460   560   560   560   560
[05/08 21:50:50   2672s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[05/08 21:50:50   2672s] (I)       Default pitch size  :   920  1320  1120  1320  1120
[05/08 21:50:50   2672s] (I)       First track coord   :     0   660   560   660   560
[05/08 21:50:50   2672s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00
[05/08 21:50:50   2672s] (I)       Total num of tracks :     0  4987  5874  4987  5874
[05/08 21:50:50   2672s] (I)       Num of masks        :     1     1     1     1     1
[05/08 21:50:50   2672s] (I)       Num of trim masks   :     0     0     0     0     0
[05/08 21:50:50   2672s] (I)       --------------------------------------------------------
[05/08 21:50:50   2672s] 
[05/08 21:50:50   2672s] [NR-eGR] ============ Routing rule table ============
[05/08 21:50:50   2672s] [NR-eGR] Rule id: 0  Nets: 14190 
[05/08 21:50:50   2672s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/08 21:50:50   2672s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120
[05/08 21:50:50   2672s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:50:50   2672s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:50:50   2672s] [NR-eGR] Rule id: 1  Nets: 0 
[05/08 21:50:50   2672s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/08 21:50:50   2672s] (I)       Pitch:  L1=1840  L2=2640  L3=2240  L4=2640  L5=2240
[05/08 21:50:50   2672s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2
[05/08 21:50:50   2672s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[05/08 21:50:50   2672s] [NR-eGR] ========================================
[05/08 21:50:50   2672s] [NR-eGR] 
[05/08 21:50:50   2672s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/08 21:50:50   2672s] (I)       blocked tracks on layer2 : = 807333 / 3251524 (24.83%)
[05/08 21:50:50   2672s] (I)       blocked tracks on layer3 : = 903670 / 3835722 (23.56%)
[05/08 21:50:50   2672s] (I)       blocked tracks on layer4 : = 1694454 / 3251524 (52.11%)
[05/08 21:50:50   2672s] (I)       blocked tracks on layer5 : = 1933213 / 3835722 (50.40%)
[05/08 21:50:50   2672s] (I)       After initializing earlyGlobalRoute syMemory usage = 2408.9 MB
[05/08 21:50:50   2672s] (I)       Finished Loading and Dumping File ( CPU: 0.40 sec, Real: 0.40 sec, Curr Mem: 2408.95 MB )
[05/08 21:50:50   2672s] (I)       Started Global Routing ( Curr Mem: 2388.04 MB )
[05/08 21:50:50   2672s] (I)       ============= Initialization =============
[05/08 21:50:50   2672s] (I)       totalPins=44076  totalGlobalPin=43765 (99.29%)
[05/08 21:50:50   2672s] (I)       Started Build MST ( Curr Mem: 2384.13 MB )
[05/08 21:50:50   2672s] (I)       Generate topology with 10 threads
[05/08 21:50:50   2672s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.01 sec, Curr Mem: 2418.48 MB )
[05/08 21:50:50   2672s] (I)       total 2D Cap : 8884784 = (4860510 H, 4024274 V)
[05/08 21:50:50   2672s] [NR-eGR] Layer group 1: route 14190 net(s) in layer range [2, 5]
[05/08 21:50:50   2672s] (I)       ============  Phase 1a Route ============
[05/08 21:50:50   2672s] (I)       Started Phase 1a ( Curr Mem: 2398.78 MB )
[05/08 21:50:50   2672s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2400.43 MB )
[05/08 21:50:50   2672s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2400.43 MB )
[05/08 21:50:50   2672s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[05/08 21:50:50   2672s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2404.70 MB )
[05/08 21:50:50   2672s] (I)       Usage: 280812 = (140148 H, 140664 V) = (2.88% H, 3.50% V) = (7.063e+05um H, 7.089e+05um V)
[05/08 21:50:50   2672s] (I)       
[05/08 21:50:50   2672s] (I)       ============  Phase 1b Route ============
[05/08 21:50:50   2672s] (I)       Started Phase 1b ( Curr Mem: 2404.70 MB )
[05/08 21:50:50   2672s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2404.70 MB )
[05/08 21:50:50   2672s] (I)       Usage: 280892 = (140217 H, 140675 V) = (2.88% H, 3.50% V) = (7.067e+05um H, 7.090e+05um V)
[05/08 21:50:50   2672s] (I)       
[05/08 21:50:50   2672s] (I)       earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.01% V. EstWL: 1.415696e+06um
[05/08 21:50:50   2672s] (I)       ============  Phase 1c Route ============
[05/08 21:50:50   2672s] (I)       Started Phase 1c ( Curr Mem: 2404.70 MB )
[05/08 21:50:50   2672s] (I)       Level2 Grid: 131 x 131
[05/08 21:50:50   2672s] (I)       Started Two Level Routing ( Curr Mem: 2405.10 MB )
[05/08 21:50:50   2672s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2405.12 MB )
[05/08 21:50:50   2672s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2405.12 MB )
[05/08 21:50:50   2672s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2405.12 MB )
[05/08 21:50:50   2672s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2404.72 MB )
[05/08 21:50:50   2672s] (I)       Usage: 280904 = (140221 H, 140683 V) = (2.88% H, 3.50% V) = (7.067e+05um H, 7.090e+05um V)
[05/08 21:50:50   2672s] (I)       
[05/08 21:50:50   2672s] (I)       ============  Phase 1d Route ============
[05/08 21:50:50   2672s] (I)       Started Phase 1d ( Curr Mem: 2404.72 MB )
[05/08 21:50:50   2673s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2404.72 MB )
[05/08 21:50:50   2673s] (I)       Usage: 280958 = (140268 H, 140690 V) = (2.89% H, 3.50% V) = (7.070e+05um H, 7.091e+05um V)
[05/08 21:50:50   2673s] (I)       
[05/08 21:50:50   2673s] (I)       ============  Phase 1e Route ============
[05/08 21:50:50   2673s] (I)       Started Phase 1e ( Curr Mem: 2404.72 MB )
[05/08 21:50:50   2673s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2404.72 MB )
[05/08 21:50:50   2673s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2404.72 MB )
[05/08 21:50:50   2673s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2404.72 MB )
[05/08 21:50:50   2673s] (I)       Usage: 280958 = (140268 H, 140690 V) = (2.89% H, 3.50% V) = (7.070e+05um H, 7.091e+05um V)
[05/08 21:50:50   2673s] (I)       
[05/08 21:50:50   2673s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.416028e+06um
[05/08 21:50:50   2673s] [NR-eGR] 
[05/08 21:50:50   2673s] (I)       Current Phase 1l[Initialization] ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2374.96 MB )
[05/08 21:50:50   2673s] (I)       Run Multi-thread layer assignment with 10 threads
[05/08 21:50:50   2673s] (I)       Finished Phase 1l ( CPU: 0.63 sec, Real: 0.11 sec, Curr Mem: 2373.69 MB )
[05/08 21:50:50   2673s] (I)       ============  Phase 1l Route ============
[05/08 21:50:50   2673s] (I)       
[05/08 21:50:50   2673s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/08 21:50:50   2673s] [NR-eGR]                        OverCon            
[05/08 21:50:50   2673s] [NR-eGR]                         #Gcell     %Gcell
[05/08 21:50:50   2673s] [NR-eGR]       Layer                (1)    OverCon 
[05/08 21:50:50   2673s] [NR-eGR] ----------------------------------------------
[05/08 21:50:50   2673s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[05/08 21:50:50   2673s] [NR-eGR]  METAL2  (2)         6( 0.00%)   ( 0.00%) 
[05/08 21:50:50   2673s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[05/08 21:50:50   2673s] [NR-eGR]  METAL4  (4)        35( 0.02%)   ( 0.02%) 
[05/08 21:50:50   2673s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[05/08 21:50:50   2673s] [NR-eGR] ----------------------------------------------
[05/08 21:50:50   2673s] [NR-eGR] Total               41( 0.00%)   ( 0.00%) 
[05/08 21:50:50   2673s] [NR-eGR] 
[05/08 21:50:50   2673s] (I)       Finished Global Routing ( CPU: 1.03 sec, Real: 0.45 sec, Curr Mem: 2373.69 MB )
[05/08 21:50:50   2673s] (I)       total 2D Cap : 8896701 = (4866595 H, 4030106 V)
[05/08 21:50:50   2673s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/08 21:50:50   2673s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/08 21:50:50   2673s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.53 sec, Real: 0.96 sec, Curr Mem: 2354.41 MB )
[05/08 21:50:50   2673s] OPERPROF: Starting HotSpotCal at level 1, MEM:2354.4M
[05/08 21:50:50   2673s] [hotspot] +------------+---------------+---------------+
[05/08 21:50:50   2673s] [hotspot] |            |   max hotspot | total hotspot |
[05/08 21:50:50   2673s] [hotspot] +------------+---------------+---------------+
[05/08 21:50:50   2673s] [hotspot] | normalized |          0.00 |          0.00 |
[05/08 21:50:50   2673s] [hotspot] +------------+---------------+---------------+
[05/08 21:50:50   2673s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/08 21:50:50   2673s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/08 21:50:50   2673s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.060, REAL:0.020, MEM:2358.4M
[05/08 21:50:50   2673s] Starting delay calculation for Setup views
[05/08 21:50:50   2673s] #################################################################################
[05/08 21:50:50   2673s] # Design Stage: PreRoute
[05/08 21:50:50   2673s] # Design Name: CHIP
[05/08 21:50:50   2673s] # Design Mode: 90nm
[05/08 21:50:50   2673s] # Analysis Mode: MMMC Non-OCV 
[05/08 21:50:50   2673s] # Parasitics Mode: No SPEF/RCDB
[05/08 21:50:50   2673s] # Signoff Settings: SI Off 
[05/08 21:50:50   2673s] #################################################################################
[05/08 21:50:50   2674s] Topological Sorting (REAL = 0:00:00.0, MEM = 2462.5M, InitMEM = 2451.1M)
[05/08 21:50:50   2675s] Calculate delays in Single mode...
[05/08 21:50:50   2675s] Start delay calculation (fullDC) (10 T). (MEM=2464.45)
[05/08 21:50:51   2675s] End AAE Lib Interpolated Model. (MEM=2480.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:50:51   2680s] Total number of fetched objects 14306
[05/08 21:50:51   2680s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/08 21:50:51   2680s] End delay calculation. (MEM=2460.39 CPU=0:00:04.1 REAL=0:00:00.0)
[05/08 21:50:51   2680s] End delay calculation (fullDC). (MEM=2460.39 CPU=0:00:05.6 REAL=0:00:01.0)
[05/08 21:50:51   2680s] *** CDM Built up (cpu=0:00:06.9  real=0:00:01.0  mem= 2460.4M) ***
[05/08 21:50:52   2681s] *** Done Building Timing Graph (cpu=0:00:07.7 real=0:00:02.0 totSessionCpu=0:44:42 mem=2457.9M)
[05/08 21:50:52   2681s] Reported timing to dir ./timingReports
[05/08 21:50:52   2681s] **optDesign ... cpu = 0:03:59, real = 0:01:48, mem = 1890.2M, totSessionCpu=0:44:42 **
[05/08 21:50:52   2681s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2461.6M
[05/08 21:50:52   2681s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.104, MEM:2461.8M
[05/08 21:50:54   2683s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.032  |  0.035  |  0.032  |  4.024  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     43 (43)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.178%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:04:01, real = 0:01:50, mem = 1889.7M, totSessionCpu=0:44:43 **
[05/08 21:50:54   2683s] Deleting Cell Server ...
[05/08 21:50:54   2683s] Deleting Lib Analyzer.
[05/08 21:50:54   2683s] *** Finished optDesign ***
[05/08 21:50:54   2683s] 
[05/08 21:50:54   2683s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:04:24 real=  0:02:07)
[05/08 21:50:54   2683s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:30.0 real=0:00:18.9)
[05/08 21:50:54   2683s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:01:52 real=0:00:37.6)
[05/08 21:50:54   2683s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:37.6 real=0:00:13.8)
[05/08 21:50:54   2683s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:16.3 real=0:00:07.1)
[05/08 21:50:54   2683s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/08 21:50:54   2683s] Info: pop threads available for lower-level modules during optimization.
[05/08 21:50:54   2683s] Info: Destroy the CCOpt slew target map.
[05/08 21:50:54   2683s] clean pInstBBox. size 0
[05/08 21:50:54   2683s] All LLGs are deleted
[05/08 21:50:54   2683s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2425.1M
[05/08 21:50:54   2683s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.006, MEM:2416.8M
[05/08 21:51:13   2686s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/08 21:51:13   2686s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
[05/08 21:51:13   2686s] All LLGs are deleted
[05/08 21:51:13   2686s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2416.4M
[05/08 21:51:13   2686s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2416.4M
[05/08 21:51:13   2686s] Start to check current routing status for nets...
[05/08 21:51:13   2686s] All nets are already routed correctly.
[05/08 21:51:13   2686s] End to check current routing status for nets (mem=2416.4M)
[05/08 21:51:14   2686s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2416.6M
[05/08 21:51:14   2686s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2416.6M
[05/08 21:51:14   2686s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2426.3M
[05/08 21:51:14   2687s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.280, REAL:0.035, MEM:2426.3M
[05/08 21:51:14   2687s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.410, REAL:0.127, MEM:2426.3M
[05/08 21:51:14   2687s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.460, REAL:0.172, MEM:2426.4M
[05/08 21:51:14   2687s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2426.4M
[05/08 21:51:14   2687s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2418.1M
[05/08 21:51:16   2690s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.032  |  0.035  |  0.032  |  4.024  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     43 (43)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.178%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[05/08 21:51:16   2690s] Total CPU time: 3.78 sec
[05/08 21:51:16   2690s] Total Real time: 3.0 sec
[05/08 21:51:16   2690s] Total Memory Usage: 2425.902344 Mbytes
[05/08 21:51:16   2690s] 
[05/08 21:51:16   2690s] =============================================================================================
[05/08 21:51:16   2690s]  Final TAT Report for timeDesign
[05/08 21:51:16   2690s] =============================================================================================
[05/08 21:51:16   2690s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 21:51:16   2690s] ---------------------------------------------------------------------------------------------
[05/08 21:51:16   2690s] [ TimingUpdate           ]      1   0:00:00.2  (   8.2 % )     0:00:00.2 /  0:00:01.2    5.7
[05/08 21:51:16   2690s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 21:51:16   2690s] [ TimingReport           ]      2   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.2    2.4
[05/08 21:51:16   2690s] [ DrvReport              ]      1   0:00:01.5  (  57.3 % )     0:00:01.5 /  0:00:01.2    0.8
[05/08 21:51:16   2690s] [ MISC                   ]          0:00:00.8  (  31.1 % )     0:00:00.8 /  0:00:01.1    1.3
[05/08 21:51:16   2690s] ---------------------------------------------------------------------------------------------
[05/08 21:51:16   2690s]  timeDesign TOTAL                   0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:03.7    1.4
[05/08 21:51:16   2690s] ---------------------------------------------------------------------------------------------
[05/08 21:51:16   2690s] 
[05/08 21:51:16   2690s] Info: pop threads available for lower-level modules during optimization.
[05/08 21:51:25   2691s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/08 21:51:25   2691s] <CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
[05/08 21:51:25   2691s] All LLGs are deleted
[05/08 21:51:25   2691s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2298.8M
[05/08 21:51:25   2691s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2298.8M
[05/08 21:51:25   2691s] Start to check current routing status for nets...
[05/08 21:51:25   2691s] All nets are already routed correctly.
[05/08 21:51:25   2691s] End to check current routing status for nets (mem=2298.8M)
[05/08 21:51:25   2691s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2299.5M
[05/08 21:51:25   2691s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2299.5M
[05/08 21:51:25   2691s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2309.4M
[05/08 21:51:25   2692s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.280, REAL:0.035, MEM:2310.2M
[05/08 21:51:25   2692s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.420, REAL:0.130, MEM:2310.2M
[05/08 21:51:25   2692s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.460, REAL:0.179, MEM:2310.3M
[05/08 21:51:25   2692s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2310.3M
[05/08 21:51:25   2692s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2302.0M
[05/08 21:51:25   2692s] Starting delay calculation for Hold views
[05/08 21:51:25   2692s] #################################################################################
[05/08 21:51:25   2692s] # Design Stage: PreRoute
[05/08 21:51:25   2692s] # Design Name: CHIP
[05/08 21:51:25   2692s] # Design Mode: 90nm
[05/08 21:51:25   2692s] # Analysis Mode: MMMC Non-OCV 
[05/08 21:51:25   2692s] # Parasitics Mode: No SPEF/RCDB
[05/08 21:51:25   2692s] # Signoff Settings: SI Off 
[05/08 21:51:25   2692s] #################################################################################
[05/08 21:51:25   2693s] Topological Sorting (REAL = 0:00:00.0, MEM = 2392.6M, InitMEM = 2382.1M)
[05/08 21:51:25   2693s] Calculate delays in Single mode...
[05/08 21:51:25   2693s] Start delay calculation (fullDC) (10 T). (MEM=2394.57)
[05/08 21:51:26   2693s] End AAE Lib Interpolated Model. (MEM=2410.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:51:27   2700s] Total number of fetched objects 14306
[05/08 21:51:27   2700s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/08 21:51:27   2700s] End delay calculation. (MEM=2393.88 CPU=0:00:04.9 REAL=0:00:01.0)
[05/08 21:51:27   2700s] End delay calculation (fullDC). (MEM=2393.88 CPU=0:00:06.7 REAL=0:00:02.0)
[05/08 21:51:27   2700s] *** CDM Built up (cpu=0:00:07.8  real=0:00:02.0  mem= 2393.9M) ***
[05/08 21:51:27   2700s] *** Done Building Timing Graph (cpu=0:00:08.7 real=0:00:02.0 totSessionCpu=0:45:01 mem=2390.7M)
[05/08 21:51:27   2701s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode_min 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.105  |  0.581  |  0.105  |  3.131  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 4.178%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[05/08 21:51:27   2701s] Total CPU time: 10.12 sec
[05/08 21:51:27   2701s] Total Real time: 2.0 sec
[05/08 21:51:27   2701s] Total Memory Usage: 2284.011719 Mbytes
[05/08 21:51:27   2701s] 
[05/08 21:51:27   2701s] =============================================================================================
[05/08 21:51:27   2701s]  Final TAT Report for timeDesign
[05/08 21:51:27   2701s] =============================================================================================
[05/08 21:51:27   2701s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 21:51:27   2701s] ---------------------------------------------------------------------------------------------
[05/08 21:51:27   2701s] [ TimingUpdate           ]      1   0:00:00.1  (   4.6 % )     0:00:01.7 /  0:00:08.7    5.1
[05/08 21:51:27   2701s] [ FullDelayCalc          ]      1   0:00:01.6  (  58.6 % )     0:00:01.6 /  0:00:08.0    5.1
[05/08 21:51:27   2701s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 21:51:27   2701s] [ TimingReport           ]      2   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.2    2.6
[05/08 21:51:27   2701s] [ MISC                   ]          0:00:00.9  (  33.9 % )     0:00:00.9 /  0:00:01.2    1.3
[05/08 21:51:27   2701s] ---------------------------------------------------------------------------------------------
[05/08 21:51:27   2701s]  timeDesign TOTAL                   0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:10.1    3.8
[05/08 21:51:27   2701s] ---------------------------------------------------------------------------------------------
[05/08 21:51:27   2701s] 
[05/08 21:52:00   2705s] <CMD> saveDesign cts.enc
[05/08 21:52:00   2705s] #% Begin save design ... (date=05/08 21:52:00, mem=1709.4M)
[05/08 21:52:00   2705s] % Begin Save ccopt configuration ... (date=05/08 21:52:00, mem=1709.4M)
[05/08 21:52:00   2706s] % End Save ccopt configuration ... (date=05/08 21:52:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=1710.6M, current mem=1710.6M)
[05/08 21:52:00   2706s] % Begin Save netlist data ... (date=05/08 21:52:00, mem=1710.6M)
[05/08 21:52:00   2706s] Writing Binary DB to cts.enc.dat/vbin/CHIP.v.bin in multi-threaded mode...
[05/08 21:52:00   2706s] % End Save netlist data ... (date=05/08 21:52:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=1711.6M, current mem=1711.6M)
[05/08 21:52:00   2706s] Saving symbol-table file in separate thread ...
[05/08 21:52:00   2706s] Saving congestion map file in separate thread ...
[05/08 21:52:00   2706s] Saving congestion map file cts.enc.dat/CHIP.route.congmap.gz ...
[05/08 21:52:00   2706s] % Begin Save AAE data ... (date=05/08 21:52:00, mem=1714.1M)
[05/08 21:52:00   2706s] Saving AAE Data ...
[05/08 21:52:00   2706s] % End Save AAE data ... (date=05/08 21:52:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1714.1M, current mem=1714.1M)
[05/08 21:52:00   2706s] % Begin Save clock tree data ... (date=05/08 21:52:00, mem=1712.0M)
[05/08 21:52:00   2706s] % End Save clock tree data ... (date=05/08 21:52:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1712.0M, current mem=1712.0M)
[05/08 21:52:00   2706s] Saving preference file cts.enc.dat/gui.pref.tcl ...
[05/08 21:52:00   2706s] Saving mode setting ...
[05/08 21:52:00   2706s] Saving global file ...
[05/08 21:52:00   2706s] Saving Drc markers ...
[05/08 21:52:01   2706s] ... 1 markers are saved ...
[05/08 21:52:01   2706s] ... 0 geometry drc markers are saved ...
[05/08 21:52:01   2706s] ... 0 antenna drc markers are saved ...
[05/08 21:52:01   2706s] Saving floorplan file in separate thread ...
[05/08 21:52:01   2706s] Saving PG file in separate thread ...
[05/08 21:52:01   2706s] Saving placement file in separate thread ...
[05/08 21:52:01   2706s] Saving route file in separate thread ...
[05/08 21:52:01   2706s] Saving PG file cts.enc.dat/CHIP.pg.gz
[05/08 21:52:01   2706s] Saving property file cts.enc.dat/CHIP.prop
[05/08 21:52:01   2706s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/08 21:52:01   2706s] Save Adaptive View Pruing View Names to Binary file
[05/08 21:52:01   2706s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2455.7M) ***
[05/08 21:52:01   2706s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2382.6M) ***
[05/08 21:52:01   2706s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:52:01   2706s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2368.0M) ***
[05/08 21:52:01   2706s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:52:01   2706s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:52:01   2706s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=2346.7M) ***
[05/08 21:52:01   2706s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:52:01   2706s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:52:01   2707s] #Saving pin access data to file cts.enc.dat/CHIP.apa ...
[05/08 21:52:02   2707s] #
[05/08 21:52:02   2707s] Saving rc congestion map cts.enc.dat/CHIP.congmap.gz ...
[05/08 21:52:02   2707s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:52:02   2707s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:52:02   2707s] % Begin Save power constraints data ... (date=05/08 21:52:02, mem=1713.0M)
[05/08 21:52:02   2707s] % End Save power constraints data ... (date=05/08 21:52:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1713.0M, current mem=1713.0M)
[05/08 21:52:04   2709s] Generated self-contained design cts.enc.dat
[05/08 21:52:04   2709s] #% End save design ... (date=05/08 21:52:04, total cpu=0:00:03.7, real=0:00:04.0, peak res=1714.1M, current mem=1713.4M)
[05/08 21:52:04   2709s] *** Message Summary: 0 warning(s), 0 error(s)
[05/08 21:52:04   2709s] 
[05/08 21:52:14   2710s] **WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 21:52:14   2710s] **WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[05/08 21:52:26   2712s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[05/08 21:52:26   2712s] <CMD> setEndCapMode -reset
[05/08 21:52:26   2712s] <CMD> setEndCapMode -boundary_tap false
[05/08 21:52:26   2712s] **WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 21:52:26   2712s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX1 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL DLY1X1 DLY2X1 DLY3X1 DLY4X1 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX8 INVXL} -maxAllowedDelay 1
[05/08 21:52:26   2712s] <CMD> setTieHiLoMode -reset
[05/08 21:52:26   2712s] <CMD> setTieHiLoMode -cell {  TIEHI TIELO } -maxDistance 100 -maxFanOut 20 -honorDontTouch false -createHierPort false
[05/08 21:52:35   2714s] <CMD> addTieHiLo -cell {TIEHI TIELO} -prefix LTIE
[05/08 21:52:35   2714s] OPERPROF: Starting DPlace-Init at level 1, MEM:2316.7M
[05/08 21:52:35   2714s] #spOpts: mergeVia=F 
[05/08 21:52:35   2714s] All LLGs are deleted
[05/08 21:52:35   2714s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2319.4M
[05/08 21:52:35   2714s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:2319.4M
[05/08 21:52:35   2714s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2319.4M
[05/08 21:52:35   2714s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2319.4M
[05/08 21:52:35   2714s] Core basic site is tsm3site
[05/08 21:52:35   2714s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 21:52:35   2714s] SiteArray: use 8,699,904 bytes
[05/08 21:52:35   2714s] SiteArray: current memory after site array memory allocation 2327.7M
[05/08 21:52:35   2714s] SiteArray: FP blocked sites are writable
[05/08 21:52:35   2714s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 21:52:35   2714s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2329.8M
[05/08 21:52:35   2714s] Process 34744 wires and vias for routing blockage analysis
[05/08 21:52:35   2714s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.300, REAL:0.036, MEM:2330.6M
[05/08 21:52:35   2714s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.440, REAL:0.137, MEM:2330.6M
[05/08 21:52:35   2714s] OPERPROF:     Starting CMU at level 3, MEM:2330.6M
[05/08 21:52:35   2714s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.010, MEM:2330.6M
[05/08 21:52:35   2714s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.510, REAL:0.198, MEM:2330.6M
[05/08 21:52:35   2714s] [CPU] DPlace-Init (cpu=0:00:00.6, real=0:00:00.0, mem=2330.6MB).
[05/08 21:52:35   2714s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.560, REAL:0.248, MEM:2330.6M
[05/08 21:52:35   2714s] Options: Max Distance = 100.000 microns, Max Fan-out = 20.
[05/08 21:52:35   2714s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2330.6M
[05/08 21:52:35   2714s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:2330.6M
[05/08 21:52:35   2714s] INFO: Total Number of Tie Cells (TIEHI) placed: 0  
[05/08 21:52:35   2714s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2331.2M
[05/08 21:52:35   2714s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.002, MEM:2331.2M
[05/08 21:52:35   2714s] INFO: Total Number of Tie Cells (TIELO) placed: 0  
[05/08 21:52:35   2714s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2329.5M
[05/08 21:52:35   2714s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.007, MEM:2321.2M
[05/08 21:52:35   2714s] All LLGs are deleted
[05/08 21:52:35   2714s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2316.3M
[05/08 21:52:35   2714s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:2316.3M
[05/08 21:52:49   2716s] <CMD> saveDesign cts_hilo.enc
[05/08 21:52:49   2716s] #% Begin save design ... (date=05/08 21:52:49, mem=1712.7M)
[05/08 21:52:49   2716s] % Begin Save ccopt configuration ... (date=05/08 21:52:49, mem=1712.7M)
[05/08 21:52:49   2716s] % End Save ccopt configuration ... (date=05/08 21:52:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=1713.2M, current mem=1713.2M)
[05/08 21:52:49   2716s] % Begin Save netlist data ... (date=05/08 21:52:49, mem=1713.2M)
[05/08 21:52:49   2716s] Writing Binary DB to cts_hilo.enc.dat/vbin/CHIP.v.bin in multi-threaded mode...
[05/08 21:52:49   2717s] % End Save netlist data ... (date=05/08 21:52:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=1713.2M, current mem=1713.2M)
[05/08 21:52:49   2717s] Saving symbol-table file in separate thread ...
[05/08 21:52:49   2717s] Saving congestion map file in separate thread ...
[05/08 21:52:49   2717s] Saving congestion map file cts_hilo.enc.dat/CHIP.route.congmap.gz ...
[05/08 21:52:49   2717s] % Begin Save AAE data ... (date=05/08 21:52:49, mem=1715.5M)
[05/08 21:52:49   2717s] Saving AAE Data ...
[05/08 21:52:49   2717s] % End Save AAE data ... (date=05/08 21:52:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1715.5M, current mem=1715.5M)
[05/08 21:52:49   2717s] % Begin Save clock tree data ... (date=05/08 21:52:49, mem=1713.5M)
[05/08 21:52:49   2717s] % End Save clock tree data ... (date=05/08 21:52:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1713.5M, current mem=1713.5M)
[05/08 21:52:49   2717s] Saving preference file cts_hilo.enc.dat/gui.pref.tcl ...
[05/08 21:52:49   2717s] Saving mode setting ...
[05/08 21:52:49   2717s] Saving global file ...
[05/08 21:52:49   2717s] Saving Drc markers ...
[05/08 21:52:50   2717s] ... 1 markers are saved ...
[05/08 21:52:50   2717s] ... 0 geometry drc markers are saved ...
[05/08 21:52:50   2717s] ... 0 antenna drc markers are saved ...
[05/08 21:52:50   2717s] Saving floorplan file in separate thread ...
[05/08 21:52:50   2717s] Saving PG file in separate thread ...
[05/08 21:52:50   2717s] Saving placement file in separate thread ...
[05/08 21:52:50   2717s] Saving route file in separate thread ...
[05/08 21:52:50   2717s] Saving property file in separate thread ...
[05/08 21:52:50   2717s] Saving PG file cts_hilo.enc.dat/CHIP.pg.gz
[05/08 21:52:50   2717s] Saving property file cts_hilo.enc.dat/CHIP.prop
[05/08 21:52:50   2717s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/08 21:52:50   2717s] Save Adaptive View Pruing View Names to Binary file
[05/08 21:52:50   2717s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2394.9M) ***
[05/08 21:52:50   2717s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2390.5M) ***
[05/08 21:52:50   2717s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:52:50   2717s] *** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=2377.2M) ***
[05/08 21:52:50   2717s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:52:50   2717s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:52:50   2717s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=2356.0M) ***
[05/08 21:52:50   2717s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:52:50   2717s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:52:50   2717s] #Saving pin access data to file cts_hilo.enc.dat/CHIP.apa ...
[05/08 21:52:51   2718s] #
[05/08 21:52:51   2718s] Saving rc congestion map cts_hilo.enc.dat/CHIP.congmap.gz ...
[05/08 21:52:51   2718s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:52:51   2718s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:52:51   2718s] % Begin Save power constraints data ... (date=05/08 21:52:51, mem=1713.7M)
[05/08 21:52:51   2718s] % End Save power constraints data ... (date=05/08 21:52:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1713.7M, current mem=1713.7M)
[05/08 21:52:53   2720s] Generated self-contained design cts_hilo.enc.dat
[05/08 21:52:53   2720s] #% End save design ... (date=05/08 21:52:53, total cpu=0:00:03.4, real=0:00:04.0, peak res=1715.5M, current mem=1714.1M)
[05/08 21:52:53   2720s] *** Message Summary: 0 warning(s), 0 error(s)
[05/08 21:52:53   2720s] 
[05/08 21:53:26   2724s] *** Setting net attribute for specified net group...
[05/08 21:53:26   2724s] *** setAttribute -net {@clock}  -weight 10 -preferred_extra_space 1
[05/08 21:53:26   2724s] <CMD> setAttribute -net CONV/CTS_2 -weight 10 -preferred_extra_space 1
[05/08 21:53:26   2724s] <CMD> setAttribute -net CONV/CTS_1 -weight 10 -preferred_extra_space 1
[05/08 21:53:26   2724s] <CMD> setAttribute -net CONV/CTS_5 -weight 10 -preferred_extra_space 1
[05/08 21:53:26   2724s] <CMD> setAttribute -net CONV/CTS_4 -weight 10 -preferred_extra_space 1
[05/08 21:53:26   2724s] <CMD> setAttribute -net clk -weight 10 -preferred_extra_space 1
[05/08 21:53:26   2724s] <CMD> setAttribute -net i_clk -weight 10 -preferred_extra_space 1
[05/08 21:53:26   2724s] *** Total 6 nets has been processed.
[05/08 21:53:33   2725s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[05/08 21:53:33   2725s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
[05/08 21:53:33   2725s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[05/08 21:53:33   2725s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[05/08 21:53:33   2725s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[05/08 21:53:33   2725s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[05/08 21:53:33   2725s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[05/08 21:53:33   2725s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 21:53:33   2725s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[05/08 21:53:33   2725s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[05/08 21:53:33   2725s] Running Native NanoRoute ...
[05/08 21:53:33   2725s] <CMD> routeDesign -globalDetail -viaOpt -wireOpt
[05/08 21:53:33   2725s] ### Time Record (routeDesign) is installed.
[05/08 21:53:33   2725s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1728.04 (MB), peak = 2271.87 (MB)
[05/08 21:53:33   2725s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[05/08 21:53:33   2725s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[05/08 21:53:33   2725s] #**INFO: setDesignMode -flowEffort standard
[05/08 21:53:33   2725s] #**INFO: multi-cut via swapping will not be performed after routing.
[05/08 21:53:33   2725s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/08 21:53:33   2725s] OPERPROF: Starting checkPlace at level 1, MEM:2318.6M
[05/08 21:53:33   2725s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2318.6M
[05/08 21:53:33   2725s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2318.6M
[05/08 21:53:33   2725s] Core basic site is tsm3site
[05/08 21:53:33   2725s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 21:53:33   2725s] SiteArray: use 8,699,904 bytes
[05/08 21:53:33   2725s] SiteArray: current memory after site array memory allocation 2326.8M
[05/08 21:53:33   2725s] SiteArray: FP blocked sites are writable
[05/08 21:53:33   2725s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.036, MEM:2328.8M
[05/08 21:53:33   2725s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.075, MEM:2328.8M
[05/08 21:53:33   2725s] Begin checking placement ... (start mem=2318.6M, init mem=2328.8M)
[05/08 21:53:33   2725s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2328.8M
[05/08 21:53:33   2725s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.002, MEM:2328.8M
[05/08 21:53:33   2725s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2328.8M
[05/08 21:53:33   2725s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.003, MEM:2328.8M
[05/08 21:53:33   2725s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2328.8M
[05/08 21:53:33   2725s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.060, REAL:0.064, MEM:2330.2M
[05/08 21:53:33   2725s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2330.2M
[05/08 21:53:33   2725s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.011, MEM:2330.2M
[05/08 21:53:33   2725s] *info: Placed = 13105          (Fixed = 4)
[05/08 21:53:33   2725s] *info: Unplaced = 0           
[05/08 21:53:33   2725s] Placement Density:4.18%(299436/7167720)
[05/08 21:53:33   2725s] Placement Density (including fixed std cells):4.18%(299436/7167720)
[05/08 21:53:33   2725s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2330.2M
[05/08 21:53:33   2725s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.006, MEM:2321.9M
[05/08 21:53:33   2725s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2319.6M)
[05/08 21:53:33   2725s] OPERPROF: Finished checkPlace at level 1, CPU:0.290, REAL:0.240, MEM:2319.6M
[05/08 21:53:33   2725s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[05/08 21:53:33   2725s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[05/08 21:53:33   2725s] 
[05/08 21:53:33   2725s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/08 21:53:33   2725s] *** Changed status on (5) nets in Clock.
[05/08 21:53:33   2725s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2319.6M) ***
[05/08 21:53:33   2725s] 
[05/08 21:53:33   2725s] globalDetailRoute
[05/08 21:53:33   2725s] 
[05/08 21:53:33   2725s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[05/08 21:53:33   2725s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[05/08 21:53:33   2725s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[05/08 21:53:33   2725s] #setNanoRouteMode -routeInsertAntennaDiode true
[05/08 21:53:33   2725s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[05/08 21:53:33   2725s] #setNanoRouteMode -routeWithSiDriven true
[05/08 21:53:33   2725s] #setNanoRouteMode -routeWithTimingDriven true
[05/08 21:53:33   2725s] ### Time Record (globalDetailRoute) is installed.
[05/08 21:53:33   2725s] #Start globalDetailRoute on Wed May  8 21:53:33 2024
[05/08 21:53:33   2725s] #
[05/08 21:53:33   2725s] ### Time Record (Pre Callback) is installed.
[05/08 21:53:33   2725s] ### Time Record (Pre Callback) is uninstalled.
[05/08 21:53:33   2725s] ### Time Record (DB Import) is installed.
[05/08 21:53:33   2725s] ### Time Record (Timing Data Generation) is installed.
[05/08 21:53:33   2725s] #Generating timing data, please wait...
[05/08 21:53:33   2725s] #14306 total nets, 5 already routed, 5 will ignore in trialRoute
[05/08 21:53:33   2725s] ### run_trial_route starts on Wed May  8 21:53:33 2024 with memory = 1715.21 (MB), peak = 2271.87 (MB)
[05/08 21:53:34   2728s] ### run_trial_route cpu:00:00:03, real:00:00:01, mem:1.7 GB, peak:2.2 GB --1.98 [10]--
[05/08 21:53:34   2728s] ### dump_timing_file starts on Wed May  8 21:53:34 2024 with memory = 1720.91 (MB), peak = 2271.87 (MB)
[05/08 21:53:34   2728s] ### extractRC starts on Wed May  8 21:53:34 2024 with memory = 1709.59 (MB), peak = 2271.87 (MB)
[05/08 21:53:34   2728s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 21:53:35   2728s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.2 GB --1.00 [10]--
[05/08 21:53:35   2728s] 0 out of 1 active views are pruned
[05/08 21:53:35   2728s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1696.57 (MB), peak = 2271.87 (MB)
[05/08 21:53:35   2728s] ### generate_timing_data starts on Wed May  8 21:53:35 2024 with memory = 1696.57 (MB), peak = 2271.87 (MB)
[05/08 21:53:35   2728s] #Reporting timing...
[05/08 21:53:35   2728s] ### report_timing starts on Wed May  8 21:53:35 2024 with memory = 1696.57 (MB), peak = 2271.87 (MB)
[05/08 21:53:37   2739s] ### report_timing cpu:00:00:11, real:00:00:03, mem:1.9 GB, peak:2.2 GB --3.76 [10]--
[05/08 21:53:38   2739s] #Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1000.00, clk period 10.00
[05/08 21:53:38   2739s] #Stage 1: cpu time = 00:00:11, elapsed time = 00:00:03, memory = 1910.43 (MB), peak = 2271.87 (MB)
[05/08 21:53:38   2739s] #Library Standard Delay: 52.40ps
[05/08 21:53:38   2739s] #Slack threshold: 104.80ps
[05/08 21:53:38   2739s] ### generate_cdm_net_timing starts on Wed May  8 21:53:38 2024 with memory = 1910.43 (MB), peak = 2271.87 (MB)
[05/08 21:53:38   2740s] ### generate_cdm_net_timing cpu:00:00:01, real:00:00:00, mem:1.9 GB, peak:2.2 GB --2.58 [10]--
[05/08 21:53:38   2740s] #*** Analyzed 0 timing critical paths
[05/08 21:53:38   2740s] ### get_cap_violations starts on Wed May  8 21:53:38 2024 with memory = 1910.46 (MB), peak = 2271.87 (MB)
[05/08 21:53:38   2740s] ### get_cap_violations cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.00 [10]--
[05/08 21:53:38   2740s] ### get_max_trans_slack starts on Wed May  8 21:53:38 2024 with memory = 1910.59 (MB), peak = 2271.87 (MB)
[05/08 21:53:38   2740s] ### get_max_trans_slack cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.00 [10]--
[05/08 21:53:38   2740s] #Stage 2: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1910.61 (MB), peak = 2271.87 (MB)
[05/08 21:53:38   2740s] ### Use bna from skp: 0
[05/08 21:53:43   2745s] #Stage 3: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1908.71 (MB), peak = 2271.87 (MB)
[05/08 21:53:43   2745s] #Default setup view is reset to av_func_mode_max.
[05/08 21:53:43   2745s] ### cache starts on Wed May  8 21:53:43 2024 with memory = 1909.14 (MB), peak = 2271.87 (MB)
[05/08 21:53:44   2746s] ### cache cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.2 GB --1.00 [10]--
[05/08 21:53:44   2746s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[05/08 21:53:44   2746s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1913.38 (MB), peak = 2271.87 (MB)
[05/08 21:53:44   2746s] ### generate_timing_data cpu:00:00:18, real:00:00:09, mem:1.9 GB, peak:2.2 GB --1.94 [10]--
[05/08 21:53:44   2746s] #Current view: av_func_mode_max 
[05/08 21:53:44   2746s] #Current enabled view: av_func_mode_max 
[05/08 21:53:44   2746s] ### run_free_timing_graph starts on Wed May  8 21:53:44 2024 with memory = 1913.40 (MB), peak = 2271.87 (MB)
[05/08 21:53:44   2746s] ### run_free_timing_graph cpu:00:00:01, real:00:00:01, mem:1.9 GB, peak:2.2 GB --0.92 [10]--
[05/08 21:53:44   2746s] ### run_build_timing_graph starts on Wed May  8 21:53:44 2024 with memory = 1910.62 (MB), peak = 2271.87 (MB)
[05/08 21:53:45   2747s] ### run_build_timing_graph cpu:00:00:01, real:00:00:01, mem:1.6 GB, peak:2.2 GB --1.00 [10]--
[05/08 21:53:45   2747s] #Generating timing data took: cpu time = 00:00:19, elapsed time = 00:00:11, memory = 1596.96 (MB), peak = 2271.87 (MB)
[05/08 21:53:45   2747s] ### dump_timing_file cpu:00:00:19, real:00:00:11, mem:1.6 GB, peak:2.2 GB --1.80 [10]--
[05/08 21:53:45   2747s] #Done generating timing data.
[05/08 21:53:45   2747s] ### Time Record (Timing Data Generation) is uninstalled.
[05/08 21:53:45   2747s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[05/08 21:53:45   2747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:53:45   2747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:53:45   2747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/busy of net busy because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:53:45   2747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ready of net ready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:53:45   2747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[11] of net iaddr[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:53:45   2747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[10] of net iaddr[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:53:45   2747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[9] of net iaddr[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:53:45   2747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[8] of net iaddr[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:53:45   2747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[7] of net iaddr[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:53:45   2747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[6] of net iaddr[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:53:45   2747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[5] of net iaddr[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:53:45   2747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[4] of net iaddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:53:45   2747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[3] of net iaddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:53:45   2747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[2] of net iaddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:53:45   2747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[1] of net iaddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:53:45   2747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[0] of net iaddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:53:45   2747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[19] of net idata[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:53:45   2747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[18] of net idata[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:53:45   2747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[17] of net idata[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:53:45   2747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[16] of net idata[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:53:45   2747s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[05/08 21:53:45   2747s] #To increase the message display limit, refer to the product command reference manual.
[05/08 21:53:45   2747s] ### Net info: total nets: 15004
[05/08 21:53:45   2747s] ### Net info: dirty nets: 2
[05/08 21:53:45   2747s] ### Net info: marked as disconnected nets: 0
[05/08 21:53:45   2747s] #num needed restored net=0
[05/08 21:53:45   2747s] #need_extraction net=0 (total=15004)
[05/08 21:53:45   2747s] ### Net info: fully routed nets: 5
[05/08 21:53:45   2747s] ### Net info: trivial (< 2 pins) nets: 809
[05/08 21:53:45   2747s] ### Net info: unrouted nets: 14190
[05/08 21:53:45   2747s] ### Net info: re-extraction nets: 0
[05/08 21:53:45   2747s] ### Net info: ignored nets: 0
[05/08 21:53:45   2747s] ### Net info: skip routing nets: 0
[05/08 21:53:45   2747s] #WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
[05/08 21:53:45   2747s] #WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
[05/08 21:53:45   2747s] #WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
[05/08 21:53:45   2747s] #WARNING (NRDB-733) PIN busy in CELL_VIEW CHIP does not have physical port.
[05/08 21:53:45   2747s] #WARNING (NRDB-733) PIN caddr_rd[0] in CELL_VIEW CHIP does not have physical port.
[05/08 21:53:45   2747s] #WARNING (NRDB-733) PIN caddr_rd[10] in CELL_VIEW CHIP does not have physical port.
[05/08 21:53:45   2747s] #WARNING (NRDB-733) PIN caddr_rd[11] in CELL_VIEW CHIP does not have physical port.
[05/08 21:53:45   2747s] #WARNING (NRDB-733) PIN caddr_rd[1] in CELL_VIEW CHIP does not have physical port.
[05/08 21:53:45   2747s] #WARNING (NRDB-733) PIN caddr_rd[2] in CELL_VIEW CHIP does not have physical port.
[05/08 21:53:45   2747s] #WARNING (NRDB-733) PIN caddr_rd[3] in CELL_VIEW CHIP does not have physical port.
[05/08 21:53:45   2747s] #WARNING (NRDB-733) PIN caddr_rd[4] in CELL_VIEW CHIP does not have physical port.
[05/08 21:53:45   2747s] #WARNING (NRDB-733) PIN caddr_rd[5] in CELL_VIEW CHIP does not have physical port.
[05/08 21:53:45   2747s] #WARNING (NRDB-733) PIN caddr_rd[6] in CELL_VIEW CHIP does not have physical port.
[05/08 21:53:45   2747s] #WARNING (NRDB-733) PIN caddr_rd[7] in CELL_VIEW CHIP does not have physical port.
[05/08 21:53:45   2747s] #WARNING (NRDB-733) PIN caddr_rd[8] in CELL_VIEW CHIP does not have physical port.
[05/08 21:53:45   2747s] #WARNING (NRDB-733) PIN caddr_rd[9] in CELL_VIEW CHIP does not have physical port.
[05/08 21:53:45   2747s] #WARNING (NRDB-733) PIN caddr_wr[0] in CELL_VIEW CHIP does not have physical port.
[05/08 21:53:45   2747s] #WARNING (NRDB-733) PIN caddr_wr[10] in CELL_VIEW CHIP does not have physical port.
[05/08 21:53:45   2747s] #WARNING (NRDB-733) PIN caddr_wr[11] in CELL_VIEW CHIP does not have physical port.
[05/08 21:53:45   2747s] #WARNING (NRDB-733) PIN caddr_wr[1] in CELL_VIEW CHIP does not have physical port.
[05/08 21:53:45   2747s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[05/08 21:53:45   2747s] #To increase the message display limit, refer to the product command reference manual.
[05/08 21:53:45   2747s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER METAL5. This will cause routability problems for NanoRoute.
[05/08 21:53:45   2747s] ### Time Record (DB Import) is uninstalled.
[05/08 21:53:45   2747s] #NanoRoute Version 19.12-s087_1 NR191024-1807/19_12-UB
[05/08 21:53:45   2747s] #RTESIG:78da8dd33d6bc3301006e0cef9158792c185dabd93f5392690d52d21cd1a52aa38062706
[05/08 21:53:45   2747s] #       5bfeff15744d7dd226f4707a7592d69bd3fe00827c45b29cd0d9334173204f2855490eed
[05/08 21:53:45   2747s] #       3bf9735afada89d57af3f179d4c6262ea098e2d83dda3798a730c214624cb3d73fe3c8c1
[05/08 21:53:45   2747s] #       f5d24f018aef61e89f1b8f10c7798978ef012bd4980614d77eb8c4a72e652510b7aebd2d
[05/08 21:53:45   2747s] #       c74ace6616549e0b47a4257bc8841c2828ba470c6d18ff3186a0949882211b8c9c069d07
[05/08 21:53:45   2747s] #       2d50a57928b106995351127b6124d345f0a6ce308a37a9ffbcc9a8631c6859a98c0eb88c
[05/08 21:53:45   2747s] #       e49ef85721bd01710f3fdd7c675e6c8d86dd52a91ac4b639ee9b66cb94535a677d14e3f8
[05/08 21:53:45   2747s] #       de5ae4bb61adce306ec1bcfc02fe8560f4
[05/08 21:53:45   2747s] #
[05/08 21:53:45   2747s] #RTESIG:78da8dd33d6bc3301006e0cef9158792c185dabd93f5392690d52d21cd1a52aa38062706
[05/08 21:53:45   2747s] #       5bfeff15744d7dd226f4707a7592d69bd3fe00827c45b29cd0d9334173204f2855490eed
[05/08 21:53:45   2747s] #       3bf9735afada89d57af3f179d4c6262ea098e2d83dda3798a730c214624cb3d73fe3c8c1
[05/08 21:53:45   2747s] #       f5d24f018aef61e89f1b8f10c7798978ef012bd4980614d77eb8c4a72e652510b7aebd2d
[05/08 21:53:45   2747s] #       c74ace6616549e0b47a4257bc8841c2828ba470c6d18ff3186a0949882211b8c9c069d07
[05/08 21:53:45   2747s] #       2d50a57928b106995351127b6124d345f0a6ce308a37a9ffbcc9a8631c6859a98c0eb88c
[05/08 21:53:45   2747s] #       e49ef85721bd01710f3fdd7c675e6c8d86dd52a91ac4b639ee9b66cb94535a677d14e3f8
[05/08 21:53:45   2747s] #       de5ae4bb61adce306ec1bcfc02fe8560f4
[05/08 21:53:45   2747s] #
[05/08 21:53:45   2747s] ### Time Record (Data Preparation) is installed.
[05/08 21:53:45   2747s] #Start routing data preparation on Wed May  8 21:53:45 2024
[05/08 21:53:45   2747s] #
[05/08 21:53:45   2747s] #Minimum voltage of a net in the design = 0.000.
[05/08 21:53:45   2747s] #Maximum voltage of a net in the design = 1.620.
[05/08 21:53:45   2747s] #Voltage range [0.000 - 1.620] has 15002 nets.
[05/08 21:53:45   2747s] #Voltage range [1.620 - 1.620] has 1 net.
[05/08 21:53:45   2747s] #Voltage range [0.000 - 0.000] has 1 net.
[05/08 21:53:45   2747s] ### Time Record (Cell Pin Access) is installed.
[05/08 21:53:45   2749s] ### Time Record (Cell Pin Access) is uninstalled.
[05/08 21:53:46   2749s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[05/08 21:53:46   2749s] # METAL2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[05/08 21:53:46   2749s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[05/08 21:53:46   2749s] # METAL4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[05/08 21:53:46   2749s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[05/08 21:53:46   2749s] #Regenerating Ggrids automatically.
[05/08 21:53:46   2749s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
[05/08 21:53:46   2749s] #Using automatically generated G-grids.
[05/08 21:53:46   2749s] #Done routing data preparation.
[05/08 21:53:46   2749s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1644.77 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2749s] ### Time Record (Data Preparation) is uninstalled.
[05/08 21:53:46   2749s] #
[05/08 21:53:46   2749s] #Summary of active signal nets routing constraints set by OPT:
[05/08 21:53:46   2749s] #	preferred routing layers      : 0
[05/08 21:53:46   2749s] #	preferred routing layer effort: 0
[05/08 21:53:46   2749s] #	preferred extra space         : 0
[05/08 21:53:46   2749s] #	preferred multi-cut via       : 0
[05/08 21:53:46   2749s] #	avoid detour                  : 0
[05/08 21:53:46   2749s] #	expansion ratio               : 0
[05/08 21:53:46   2749s] #	net priority                  : 0
[05/08 21:53:46   2749s] #	s2s control                   : 0
[05/08 21:53:46   2749s] #	avoid chaining                : 0
[05/08 21:53:46   2749s] #	inst-based stacking via       : 0
[05/08 21:53:46   2749s] #
[05/08 21:53:46   2749s] #Summary of active signal nets routing constraints set by USER:
[05/08 21:53:46   2749s] #	preferred routing layers      : 0
[05/08 21:53:46   2749s] #	preferred routing layer effort     : 0
[05/08 21:53:46   2749s] #	preferred extra space              : 0
[05/08 21:53:46   2749s] #	preferred multi-cut via            : 0
[05/08 21:53:46   2749s] #	avoid detour                       : 0
[05/08 21:53:46   2749s] #	net weight                         : 0
[05/08 21:53:46   2749s] #	avoid chaining                     : 0
[05/08 21:53:46   2749s] #	cell-based stacking via (required) : 0
[05/08 21:53:46   2749s] #	cell-based stacking via (optional) : 0
[05/08 21:53:46   2749s] #
[05/08 21:53:46   2749s] #Start timing driven prevention iteration
[05/08 21:53:46   2749s] ### td_prevention_read_timing_data starts on Wed May  8 21:53:46 2024 with memory = 1644.77 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2749s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.2 GB --1.01 [10]--
[05/08 21:53:46   2749s] #
[05/08 21:53:46   2749s] #----------------------------------------------------
[05/08 21:53:46   2749s] # Summary of active signal nets routing constraints
[05/08 21:53:46   2749s] #+--------------------------+-----------+
[05/08 21:53:46   2749s] #+--------------------------+-----------+
[05/08 21:53:46   2749s] #
[05/08 21:53:46   2749s] #----------------------------------------------------
[05/08 21:53:46   2749s] #Done timing-driven prevention
[05/08 21:53:46   2749s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1648.37 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2749s] #Using multithreading with 10 threads.
[05/08 21:53:46   2749s] ### Time Record (Special Wire Merging) is installed.
[05/08 21:53:46   2749s] #Merging special wires: starts on Wed May  8 21:53:46 2024 with memory = 1649.66 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2749s] #
[05/08 21:53:46   2749s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.2 GB --1.09 [10]--
[05/08 21:53:46   2749s] ### Time Record (Special Wire Merging) is uninstalled.
[05/08 21:53:46   2749s] #
[05/08 21:53:46   2749s] #Finished routing data preparation on Wed May  8 21:53:46 2024
[05/08 21:53:46   2749s] #
[05/08 21:53:46   2749s] #Cpu time = 00:00:00
[05/08 21:53:46   2749s] #Elapsed time = 00:00:00
[05/08 21:53:46   2749s] #Increased memory = 2.13 (MB)
[05/08 21:53:46   2749s] #Total memory = 1650.51 (MB)
[05/08 21:53:46   2749s] #Peak memory = 2271.87 (MB)
[05/08 21:53:46   2749s] #
[05/08 21:53:46   2749s] ### Time Record (Global Routing) is installed.
[05/08 21:53:46   2749s] #
[05/08 21:53:46   2749s] #Start global routing on Wed May  8 21:53:46 2024
[05/08 21:53:46   2749s] #
[05/08 21:53:46   2749s] #
[05/08 21:53:46   2749s] #Start global routing initialization on Wed May  8 21:53:46 2024
[05/08 21:53:46   2749s] #
[05/08 21:53:46   2749s] #Number of eco nets is 2
[05/08 21:53:46   2749s] #
[05/08 21:53:46   2749s] #Start global routing data preparation on Wed May  8 21:53:46 2024
[05/08 21:53:46   2749s] #
[05/08 21:53:46   2749s] ### build_merged_routing_blockage_rect_list starts on Wed May  8 21:53:46 2024 with memory = 1650.66 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2749s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.2 GB --1.00 [10]--
[05/08 21:53:46   2749s] #Start routing resource analysis on Wed May  8 21:53:46 2024
[05/08 21:53:46   2749s] #
[05/08 21:53:46   2749s] ### init_is_bin_blocked starts on Wed May  8 21:53:46 2024 with memory = 1651.62 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2749s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.2 GB --0.00 [10]--
[05/08 21:53:46   2749s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed May  8 21:53:46 2024 with memory = 1662.35 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2750s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:00, mem:1.6 GB, peak:2.2 GB --6.80 [10]--
[05/08 21:53:46   2750s] ### adjust_flow_cap starts on Wed May  8 21:53:46 2024 with memory = 1663.97 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2750s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.2 GB --2.20 [10]--
[05/08 21:53:46   2750s] ### adjust_partial_route_blockage starts on Wed May  8 21:53:46 2024 with memory = 1665.99 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2750s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.2 GB --0.00 [10]--
[05/08 21:53:46   2750s] ### set_via_blocked starts on Wed May  8 21:53:46 2024 with memory = 1665.99 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2750s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.2 GB --2.28 [10]--
[05/08 21:53:46   2750s] ### copy_flow starts on Wed May  8 21:53:46 2024 with memory = 1666.01 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2750s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.2 GB --3.37 [10]--
[05/08 21:53:46   2750s] #Routing resource analysis is done on Wed May  8 21:53:46 2024
[05/08 21:53:46   2750s] #
[05/08 21:53:46   2750s] ### report_flow_cap starts on Wed May  8 21:53:46 2024 with memory = 1665.70 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2750s] #  Resource Analysis:
[05/08 21:53:46   2750s] #
[05/08 21:53:46   2750s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/08 21:53:46   2750s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/08 21:53:46   2750s] #  --------------------------------------------------------------
[05/08 21:53:46   2750s] #  METAL1         H        4491        1383      153664    23.91%
[05/08 21:53:46   2750s] #  METAL2         V        3817        1170      153664    23.70%
[05/08 21:53:46   2750s] #  METAL3         H        4620        1254      153664    22.39%
[05/08 21:53:46   2750s] #  METAL4         V        2469        2518      153664    43.17%
[05/08 21:53:46   2750s] #  METAL5         H        2891        2983      153664    42.78%
[05/08 21:53:46   2750s] #  --------------------------------------------------------------
[05/08 21:53:46   2750s] #  Total                  18289      33.92%      768320    31.19%
[05/08 21:53:46   2750s] #
[05/08 21:53:46   2750s] #  6 nets (0.04%) with 1 preferred extra spacing.
[05/08 21:53:46   2750s] #
[05/08 21:53:46   2750s] #
[05/08 21:53:46   2750s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.2 GB --1.36 [10]--
[05/08 21:53:46   2750s] ### analyze_m2_tracks starts on Wed May  8 21:53:46 2024 with memory = 1665.84 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2750s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.2 GB --0.83 [10]--
[05/08 21:53:46   2750s] ### report_initial_resource starts on Wed May  8 21:53:46 2024 with memory = 1665.84 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2750s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.2 GB --8.00 [10]--
[05/08 21:53:46   2750s] ### mark_pg_pins_accessibility starts on Wed May  8 21:53:46 2024 with memory = 1665.84 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2750s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.2 GB --1.11 [10]--
[05/08 21:53:46   2750s] ### set_net_region starts on Wed May  8 21:53:46 2024 with memory = 1665.84 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2750s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.2 GB --0.00 [10]--
[05/08 21:53:46   2750s] #
[05/08 21:53:46   2750s] #Global routing data preparation is done on Wed May  8 21:53:46 2024
[05/08 21:53:46   2750s] #
[05/08 21:53:46   2750s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1665.84 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2750s] #
[05/08 21:53:46   2750s] ### prepare_level starts on Wed May  8 21:53:46 2024 with memory = 1665.84 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2750s] ### init level 1 starts on Wed May  8 21:53:46 2024 with memory = 1665.84 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2750s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.2 GB --1.02 [10]--
[05/08 21:53:46   2750s] ### Level 1 hgrid = 392 X 392
[05/08 21:53:46   2750s] ### prepare_level_flow starts on Wed May  8 21:53:46 2024 with memory = 1665.84 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2750s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.2 GB --0.00 [10]--
[05/08 21:53:46   2750s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.2 GB --1.10 [10]--
[05/08 21:53:46   2750s] #
[05/08 21:53:46   2750s] #Global routing initialization is done on Wed May  8 21:53:46 2024
[05/08 21:53:46   2750s] #
[05/08 21:53:46   2750s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1665.84 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2750s] #
[05/08 21:53:46   2750s] #Route nets in 1/2 round...
[05/08 21:53:46   2750s] #start global routing iteration 1...
[05/08 21:53:46   2750s] ### init_flow_edge starts on Wed May  8 21:53:46 2024 with memory = 1666.04 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2750s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.2 GB --2.23 [10]--
[05/08 21:53:46   2750s] ### routing at level 1 (topmost level) iter 0
[05/08 21:53:46   2750s] ### measure_qor starts on Wed May  8 21:53:46 2024 with memory = 1667.12 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2750s] ### measure_congestion starts on Wed May  8 21:53:46 2024 with memory = 1667.12 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2750s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.2 GB --1.02 [10]--
[05/08 21:53:46   2750s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.2 GB --1.23 [10]--
[05/08 21:53:46   2750s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1667.12 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2750s] #
[05/08 21:53:46   2750s] #start global routing iteration 2...
[05/08 21:53:46   2750s] ### routing at level 1 (topmost level) iter 1
[05/08 21:53:46   2750s] ### measure_qor starts on Wed May  8 21:53:46 2024 with memory = 1667.12 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2750s] ### measure_congestion starts on Wed May  8 21:53:46 2024 with memory = 1667.12 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2750s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.2 GB --1.01 [10]--
[05/08 21:53:46   2750s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.2 GB --1.27 [10]--
[05/08 21:53:46   2750s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1667.12 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2750s] #
[05/08 21:53:46   2750s] #Route nets in 2/2 round...
[05/08 21:53:46   2750s] #start global routing iteration 3...
[05/08 21:53:46   2750s] ### init_flow_edge starts on Wed May  8 21:53:46 2024 with memory = 1667.12 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2750s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.2 GB --2.34 [10]--
[05/08 21:53:46   2750s] ### cal_flow starts on Wed May  8 21:53:46 2024 with memory = 1667.55 (MB), peak = 2271.87 (MB)
[05/08 21:53:46   2750s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.2 GB --1.00 [10]--
[05/08 21:53:46   2750s] ### routing at level 1 (topmost level) iter 0
[05/08 21:53:50   2754s] ### measure_qor starts on Wed May  8 21:53:50 2024 with memory = 1710.19 (MB), peak = 2271.87 (MB)
[05/08 21:53:50   2754s] ### measure_congestion starts on Wed May  8 21:53:50 2024 with memory = 1710.19 (MB), peak = 2271.87 (MB)
[05/08 21:53:50   2754s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.2 GB --0.96 [10]--
[05/08 21:53:50   2754s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.2 GB --2.63 [10]--
[05/08 21:53:50   2754s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1710.19 (MB), peak = 2271.87 (MB)
[05/08 21:53:50   2754s] #
[05/08 21:53:50   2754s] #start global routing iteration 4...
[05/08 21:53:50   2754s] ### routing at level 1 (topmost level) iter 1
[05/08 21:53:50   2754s] ### measure_qor starts on Wed May  8 21:53:50 2024 with memory = 1714.82 (MB), peak = 2271.87 (MB)
[05/08 21:53:50   2754s] ### measure_congestion starts on Wed May  8 21:53:50 2024 with memory = 1714.82 (MB), peak = 2271.87 (MB)
[05/08 21:53:50   2754s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.2 GB --1.04 [10]--
[05/08 21:53:50   2754s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.2 GB --2.45 [10]--
[05/08 21:53:50   2754s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1714.82 (MB), peak = 2271.87 (MB)
[05/08 21:53:50   2754s] #
[05/08 21:53:50   2754s] ### route_end starts on Wed May  8 21:53:50 2024 with memory = 1714.82 (MB), peak = 2271.87 (MB)
[05/08 21:53:50   2754s] #
[05/08 21:53:50   2754s] #Total number of trivial nets (e.g. < 2 pins) = 809 (skipped).
[05/08 21:53:50   2754s] #Total number of routable nets = 14195.
[05/08 21:53:50   2754s] #Total number of nets in the design = 15004.
[05/08 21:53:50   2754s] #
[05/08 21:53:50   2754s] #14192 routable nets have only global wires.
[05/08 21:53:50   2754s] #3 routable nets have only detail routed wires.
[05/08 21:53:50   2754s] #2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/08 21:53:50   2754s] #3 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/08 21:53:50   2754s] #
[05/08 21:53:50   2754s] #Routed nets constraints summary:
[05/08 21:53:50   2754s] #------------------------------------------------
[05/08 21:53:50   2754s] #        Rules   Pref Extra Space   Unconstrained  
[05/08 21:53:50   2754s] #------------------------------------------------
[05/08 21:53:50   2754s] #      Default                  2           14190  
[05/08 21:53:50   2754s] #------------------------------------------------
[05/08 21:53:50   2754s] #        Total                  2           14190  
[05/08 21:53:50   2754s] #------------------------------------------------
[05/08 21:53:50   2754s] #
[05/08 21:53:50   2754s] #Routing constraints summary of the whole design:
[05/08 21:53:50   2754s] #------------------------------------------------
[05/08 21:53:50   2754s] #        Rules   Pref Extra Space   Unconstrained  
[05/08 21:53:50   2754s] #------------------------------------------------
[05/08 21:53:50   2754s] #      Default                  5           14190  
[05/08 21:53:50   2754s] #------------------------------------------------
[05/08 21:53:50   2754s] #        Total                  5           14190  
[05/08 21:53:50   2754s] #------------------------------------------------
[05/08 21:53:50   2754s] #
[05/08 21:53:50   2754s] ### cal_base_flow starts on Wed May  8 21:53:50 2024 with memory = 1714.83 (MB), peak = 2271.87 (MB)
[05/08 21:53:50   2754s] ### init_flow_edge starts on Wed May  8 21:53:50 2024 with memory = 1714.83 (MB), peak = 2271.87 (MB)
[05/08 21:53:50   2754s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.2 GB --2.18 [10]--
[05/08 21:53:50   2754s] ### cal_flow starts on Wed May  8 21:53:50 2024 with memory = 1717.99 (MB), peak = 2271.87 (MB)
[05/08 21:53:50   2754s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.2 GB --0.99 [10]--
[05/08 21:53:50   2754s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.2 GB --1.07 [10]--
[05/08 21:53:50   2754s] ### report_overcon starts on Wed May  8 21:53:50 2024 with memory = 1717.99 (MB), peak = 2271.87 (MB)
[05/08 21:53:50   2755s] #
[05/08 21:53:50   2755s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/08 21:53:50   2755s] #
[05/08 21:53:50   2755s] #                 OverCon          
[05/08 21:53:50   2755s] #                  #Gcell    %Gcell
[05/08 21:53:50   2755s] #     Layer           (1)   OverCon  Flow/Cap
[05/08 21:53:50   2755s] #  ----------------------------------------------
[05/08 21:53:50   2755s] #  METAL1        0(0.00%)   (0.00%)     0.28  
[05/08 21:53:50   2755s] #  METAL2        1(0.00%)   (0.00%)     0.09  
[05/08 21:53:50   2755s] #  METAL3        0(0.00%)   (0.00%)     0.08  
[05/08 21:53:50   2755s] #  METAL4        0(0.00%)   (0.00%)     0.03  
[05/08 21:53:50   2755s] #  METAL5        0(0.00%)   (0.00%)     0.00  
[05/08 21:53:50   2755s] #  ----------------------------------------------
[05/08 21:53:50   2755s] #     Total      1(0.00%)   (0.00%)
[05/08 21:53:50   2755s] #
[05/08 21:53:50   2755s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/08 21:53:50   2755s] #  Overflow after GR: 0.00% H + 0.00% V
[05/08 21:53:50   2755s] #
[05/08 21:53:50   2755s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.2 GB --1.02 [10]--
[05/08 21:53:50   2755s] ### cal_base_flow starts on Wed May  8 21:53:50 2024 with memory = 1717.99 (MB), peak = 2271.87 (MB)
[05/08 21:53:50   2755s] ### init_flow_edge starts on Wed May  8 21:53:50 2024 with memory = 1717.99 (MB), peak = 2271.87 (MB)
[05/08 21:53:50   2755s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.2 GB --2.28 [10]--
[05/08 21:53:50   2755s] ### cal_flow starts on Wed May  8 21:53:50 2024 with memory = 1718.01 (MB), peak = 2271.87 (MB)
[05/08 21:53:50   2755s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.2 GB --1.01 [10]--
[05/08 21:53:50   2755s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.2 GB --1.08 [10]--
[05/08 21:53:50   2755s] ### export_cong_map starts on Wed May  8 21:53:50 2024 with memory = 1718.01 (MB), peak = 2271.87 (MB)
[05/08 21:53:50   2755s] ### PDZT_Export::export_cong_map starts on Wed May  8 21:53:50 2024 with memory = 1719.90 (MB), peak = 2271.87 (MB)
[05/08 21:53:51   2755s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.2 GB --0.91 [10]--
[05/08 21:53:51   2755s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.2 GB --2.98 [10]--
[05/08 21:53:51   2755s] ### import_cong_map starts on Wed May  8 21:53:51 2024 with memory = 1719.90 (MB), peak = 2271.87 (MB)
[05/08 21:53:51   2755s] #Hotspot report including placement blocked areas
[05/08 21:53:51   2755s] OPERPROF: Starting HotSpotCal at level 1, MEM:2384.4M
[05/08 21:53:51   2755s] [hotspot] +------------+---------------+---------------+
[05/08 21:53:51   2755s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[05/08 21:53:51   2755s] [hotspot] +------------+---------------+---------------+
[05/08 21:53:51   2755s] [hotspot] |   METAL1(H)   |          0.52 |          0.52 |
[05/08 21:53:51   2755s] [hotspot] |   METAL2(V)   |          0.52 |          3.93 |
[05/08 21:53:51   2755s] [hotspot] |   METAL3(H)   |          0.52 |         13.90 |
[05/08 21:53:51   2755s] [hotspot] |   METAL4(V)   |          0.26 |          8.92 |
[05/08 21:53:51   2755s] [hotspot] |   METAL5(H)   |          0.26 |          0.26 |
[05/08 21:53:51   2755s] [hotspot] +------------+---------------+---------------+
[05/08 21:53:51   2755s] [hotspot] |   worst    |(METAL1     0.52 |(METAL3    13.90 |
[05/08 21:53:51   2755s] [hotspot] +------------+---------------+---------------+
[05/08 21:53:51   2755s] [hotspot] | all layers |          2.89 |         34.10 |
[05/08 21:53:51   2755s] [hotspot] +------------+---------------+---------------+
[05/08 21:53:51   2755s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 2.89, normalized total congestion hotspot area = 34.10 (area is in unit of 4 std-cell row bins)
[05/08 21:53:51   2755s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 2.89/34.10 (area is in unit of 4 std-cell row bins)
[05/08 21:53:51   2755s] [hotspot] max/total 2.89/34.10, big hotspot (>10) total 0.00
[05/08 21:53:51   2755s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[05/08 21:53:51   2755s] [hotspot] +-----+-------------------------------------+---------------+
[05/08 21:53:51   2755s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/08 21:53:51   2755s] [hotspot] +-----+-------------------------------------+---------------+
[05/08 21:53:51   2755s] [hotspot] |  1  |   483.84  2983.68   564.48  3064.32 |        1.84   |
[05/08 21:53:51   2755s] [hotspot] +-----+-------------------------------------+---------------+
[05/08 21:53:51   2755s] [hotspot] |  2  |    80.64   161.28   161.28   241.91 |        1.05   |
[05/08 21:53:51   2755s] [hotspot] +-----+-------------------------------------+---------------+
[05/08 21:53:51   2755s] [hotspot] |  3  |    80.64   241.91   161.28   322.56 |        1.05   |
[05/08 21:53:51   2755s] [hotspot] +-----+-------------------------------------+---------------+
[05/08 21:53:51   2755s] [hotspot] |  4  |  3104.64   241.91  3185.28   322.56 |        1.05   |
[05/08 21:53:51   2755s] [hotspot] +-----+-------------------------------------+---------------+
[05/08 21:53:51   2755s] [hotspot] |  5  |    80.64   403.19   161.28   483.84 |        1.05   |
[05/08 21:53:51   2755s] [hotspot] +-----+-------------------------------------+---------------+
[05/08 21:53:51   2755s] Top 5 hotspots total area: 6.03
[05/08 21:53:51   2755s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.320, REAL:0.074, MEM:2387.5M
[05/08 21:53:51   2755s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.2 GB --4.23 [10]--
[05/08 21:53:51   2755s] ### update starts on Wed May  8 21:53:51 2024 with memory = 1708.56 (MB), peak = 2271.87 (MB)
[05/08 21:53:51   2755s] #Complete Global Routing.
[05/08 21:53:51   2755s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 21:53:51   2755s] #Total wire length = 1428870 um.
[05/08 21:53:51   2755s] #Total half perimeter of net bounding box = 1360260 um.
[05/08 21:53:51   2755s] #Total wire length on LAYER METAL1 = 70283 um.
[05/08 21:53:51   2755s] #Total wire length on LAYER METAL2 = 670833 um.
[05/08 21:53:51   2755s] #Total wire length on LAYER METAL3 = 637652 um.
[05/08 21:53:51   2755s] #Total wire length on LAYER METAL4 = 47753 um.
[05/08 21:53:51   2755s] #Total wire length on LAYER METAL5 = 2349 um.
[05/08 21:53:51   2755s] #Total number of vias = 79038
[05/08 21:53:51   2755s] #Up-Via Summary (total 79038):
[05/08 21:53:51   2755s] #           
[05/08 21:53:51   2755s] #-----------------------
[05/08 21:53:51   2755s] # METAL1          49107
[05/08 21:53:51   2755s] # METAL2          29291
[05/08 21:53:51   2755s] # METAL3            587
[05/08 21:53:51   2755s] # METAL4             53
[05/08 21:53:51   2755s] #-----------------------
[05/08 21:53:51   2755s] #                 79038 
[05/08 21:53:51   2755s] #
[05/08 21:53:51   2755s] #Total number of involved regular nets 5127
[05/08 21:53:51   2755s] #Maximum src to sink distance  3127.7
[05/08 21:53:51   2755s] #Average of max src_to_sink distance  202.3
[05/08 21:53:51   2755s] #Average of ave src_to_sink distance  150.4
[05/08 21:53:51   2755s] #Total number of involved priority nets 2
[05/08 21:53:51   2755s] #Maximum src to sink distance for priority net 952.0
[05/08 21:53:51   2755s] #Average of max src_to_sink distance for priority net 802.0
[05/08 21:53:51   2755s] #Average of ave src_to_sink distance for priority net 484.9
[05/08 21:53:51   2755s] ### update cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.2 GB --3.05 [10]--
[05/08 21:53:51   2755s] ### report_overcon starts on Wed May  8 21:53:51 2024 with memory = 1713.20 (MB), peak = 2271.87 (MB)
[05/08 21:53:51   2755s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.2 GB --7.40 [10]--
[05/08 21:53:51   2755s] ### report_overcon starts on Wed May  8 21:53:51 2024 with memory = 1713.20 (MB), peak = 2271.87 (MB)
[05/08 21:53:51   2755s] #Max overcon = 1 tracks.
[05/08 21:53:51   2755s] #Total overcon = 0.00%.
[05/08 21:53:51   2755s] #Worst layer Gcell overcon rate = 0.00%.
[05/08 21:53:51   2755s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.2 GB --0.98 [10]--
[05/08 21:53:51   2755s] ### route_end cpu:00:00:01, real:00:00:00, mem:1.7 GB, peak:2.2 GB --1.83 [10]--
[05/08 21:53:51   2755s] #
[05/08 21:53:51   2755s] #Global routing statistics:
[05/08 21:53:51   2755s] #Cpu time = 00:00:06
[05/08 21:53:51   2755s] #Elapsed time = 00:00:05
[05/08 21:53:51   2755s] #Increased memory = 62.69 (MB)
[05/08 21:53:51   2755s] #Total memory = 1713.20 (MB)
[05/08 21:53:51   2755s] #Peak memory = 2271.87 (MB)
[05/08 21:53:51   2755s] #
[05/08 21:53:51   2755s] #Finished global routing on Wed May  8 21:53:51 2024
[05/08 21:53:51   2755s] #
[05/08 21:53:51   2755s] #
[05/08 21:53:51   2755s] ### Time Record (Global Routing) is uninstalled.
[05/08 21:53:51   2755s] ### Time Record (Track Assignment) is installed.
[05/08 21:53:51   2755s] ### Time Record (Track Assignment) is uninstalled.
[05/08 21:53:51   2755s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1664.24 (MB), peak = 2271.87 (MB)
[05/08 21:53:51   2755s] ### Time Record (Track Assignment) is installed.
[05/08 21:53:51   2755s] #Start Track Assignment.
[05/08 21:53:52   2757s] #Done with 21323 horizontal wires in 4 hboxes and 23433 vertical wires in 4 hboxes.
[05/08 21:53:54   2760s] #Done with 3534 horizontal wires in 4 hboxes and 4936 vertical wires in 4 hboxes.
[05/08 21:53:55   2760s] #Done with 4 horizontal wires in 4 hboxes and 4 vertical wires in 4 hboxes.
[05/08 21:53:55   2760s] #
[05/08 21:53:55   2760s] #Track assignment summary:
[05/08 21:53:55   2760s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/08 21:53:55   2760s] #------------------------------------------------------------------------
[05/08 21:53:55   2760s] # METAL1     68609.60 	  0.02%  	  0.00% 	  0.02%
[05/08 21:53:55   2760s] # METAL2    672386.43 	  0.02%  	  0.00% 	  0.00%
[05/08 21:53:55   2760s] # METAL3    628495.33 	  0.02%  	  0.00% 	  0.00%
[05/08 21:53:55   2760s] # METAL4     41184.36 	  0.00%  	  0.00% 	  0.00%
[05/08 21:53:55   2760s] # METAL5      1479.30 	  0.00%  	  0.00% 	  0.00%
[05/08 21:53:55   2760s] #------------------------------------------------------------------------
[05/08 21:53:55   2760s] # All     1412155.03  	  0.02% 	  0.00% 	  0.00%
[05/08 21:53:55   2760s] #Complete Track Assignment.
[05/08 21:53:55   2760s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 21:53:55   2760s] #Total wire length = 1462612 um.
[05/08 21:53:55   2760s] #Total half perimeter of net bounding box = 1360260 um.
[05/08 21:53:55   2760s] #Total wire length on LAYER METAL1 = 91239 um.
[05/08 21:53:55   2760s] #Total wire length on LAYER METAL2 = 669656 um.
[05/08 21:53:55   2760s] #Total wire length on LAYER METAL3 = 651554 um.
[05/08 21:53:55   2760s] #Total wire length on LAYER METAL4 = 47799 um.
[05/08 21:53:55   2760s] #Total wire length on LAYER METAL5 = 2364 um.
[05/08 21:53:55   2760s] #Total number of vias = 79038
[05/08 21:53:55   2760s] #Up-Via Summary (total 79038):
[05/08 21:53:55   2760s] #           
[05/08 21:53:55   2760s] #-----------------------
[05/08 21:53:55   2760s] # METAL1          49107
[05/08 21:53:55   2760s] # METAL2          29291
[05/08 21:53:55   2760s] # METAL3            587
[05/08 21:53:55   2760s] # METAL4             53
[05/08 21:53:55   2760s] #-----------------------
[05/08 21:53:55   2760s] #                 79038 
[05/08 21:53:55   2760s] #
[05/08 21:53:55   2760s] ### Time Record (Track Assignment) is uninstalled.
[05/08 21:53:55   2760s] #cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1682.51 (MB), peak = 2271.87 (MB)
[05/08 21:53:55   2760s] #
[05/08 21:53:55   2760s] #number of short segments in preferred routing layers
[05/08 21:53:55   2760s] #	METAL3    Total 
[05/08 21:53:55   2760s] #	2         2         
[05/08 21:53:55   2760s] #
[05/08 21:53:55   2760s] #Start post global route fixing for timing critical nets ...
[05/08 21:53:55   2760s] #
[05/08 21:53:55   2760s] ### update_timing_after_routing starts on Wed May  8 21:53:55 2024 with memory = 1682.51 (MB), peak = 2271.87 (MB)
[05/08 21:53:55   2760s] ### Time Record (Timing Data Generation) is installed.
[05/08 21:53:55   2760s] #* Updating design timing data...
[05/08 21:53:55   2760s] #Extracting RC...
[05/08 21:53:55   2760s] Un-suppress "**WARN ..." messages.
[05/08 21:53:55   2760s] #
[05/08 21:53:55   2760s] #Start tQuantus RC extraction...
[05/08 21:53:55   2760s] #Extract in track assign mode
[05/08 21:53:55   2760s] #Start building rc corner(s)...
[05/08 21:53:55   2760s] #Number of RC Corner = 1
[05/08 21:53:55   2760s] #Corner RC_corner /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/FireIce/icecaps_5lm.tch 25.000000 (real) 
[05/08 21:53:55   2760s] #METAL_1 -> METAL1 (1)
[05/08 21:53:55   2760s] #METAL_2 -> METAL2 (2)
[05/08 21:53:55   2760s] #METAL_3 -> METAL3 (3)
[05/08 21:53:55   2760s] #METAL_4 -> METAL4 (4)
[05/08 21:53:55   2760s] #METAL_5 -> METAL5 (5)
[05/08 21:53:55   2761s] #SADV_On
[05/08 21:53:55   2761s] # Corner(s) : 
[05/08 21:53:55   2761s] #RC_corner [25.00]
[05/08 21:53:55   2761s] #ERROR (NREX-87) Failed to read tech file .
[05/08 21:53:55   2761s] Un-suppress "**WARN ..." messages.
[05/08 21:53:55   2761s] #RC Extraction Completed...
[05/08 21:53:55   2761s] ### Time Record (Timing Data Generation) is uninstalled.
[05/08 21:53:55   2761s] ### update_timing_after_routing cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.2 GB --0.89 [10]--
[05/08 21:53:55   2761s] ### Time Record (Track Assignment) is installed.
[05/08 21:53:55   2761s] ### Time Record (Track Assignment) is uninstalled.
[05/08 21:53:55   2761s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1666.43 (MB), peak = 2271.87 (MB)
[05/08 21:53:55   2761s] #* Importing design timing data...
[05/08 21:53:55   2761s] #Extracting RC...
[05/08 21:53:55   2761s] #
[05/08 21:53:55   2761s] #Start tQuantus RC extraction...
[05/08 21:53:55   2761s] #Extract in track assign mode
[05/08 21:53:55   2761s] #Start building rc corner(s)...
[05/08 21:53:55   2761s] #Number of RC Corner = 1
[05/08 21:53:55   2761s] #Corner RC_corner /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/FireIce/icecaps_5lm.tch 25.000000 (real) 
[05/08 21:53:55   2761s] #METAL_1 -> METAL1 (1)
[05/08 21:53:55   2761s] #METAL_2 -> METAL2 (2)
[05/08 21:53:55   2761s] #METAL_3 -> METAL3 (3)
[05/08 21:53:55   2761s] #METAL_4 -> METAL4 (4)
[05/08 21:53:55   2761s] #METAL_5 -> METAL5 (5)
[05/08 21:53:55   2761s] #SADV_On
[05/08 21:53:55   2761s] # Corner(s) : 
[05/08 21:53:55   2761s] #RC_corner [25.00]
[05/08 21:53:55   2761s] #ERROR: Inconsistent techfiles provided for Multi-Corner run.
[05/08 21:53:55   2761s] #ERROR (NREX-87) Failed to read tech file .
[05/08 21:53:55   2761s] #RC Extraction Completed...
[05/08 21:53:55   2761s] ### update_timing_after_routing starts on Wed May  8 21:53:55 2024 with memory = 1666.46 (MB), peak = 2271.87 (MB)
[05/08 21:53:55   2761s] ### Time Record (Timing Data Generation) is installed.
[05/08 21:53:55   2761s] #* Updating design timing data...
[05/08 21:53:55   2761s] #Extracting RC...
[05/08 21:53:55   2761s] Un-suppress "**WARN ..." messages.
[05/08 21:53:55   2761s] #
[05/08 21:53:55   2761s] #Start tQuantus RC extraction...
[05/08 21:53:55   2761s] #Extract in track assign mode
[05/08 21:53:55   2761s] #Start building rc corner(s)...
[05/08 21:53:55   2761s] #Number of RC Corner = 1
[05/08 21:53:55   2761s] #Corner RC_corner /opt/Design_kit/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/FireIce/icecaps_5lm.tch 25.000000 (real) 
[05/08 21:53:55   2761s] #METAL_1 -> METAL1 (1)
[05/08 21:53:55   2761s] #METAL_2 -> METAL2 (2)
[05/08 21:53:55   2761s] #METAL_3 -> METAL3 (3)
[05/08 21:53:55   2761s] #METAL_4 -> METAL4 (4)
[05/08 21:53:55   2761s] #METAL_5 -> METAL5 (5)
[05/08 21:53:55   2761s] #SADV_On
[05/08 21:53:55   2761s] # Corner(s) : 
[05/08 21:53:55   2761s] #RC_corner [25.00]
[05/08 21:53:55   2761s] #ERROR: Inconsistent techfiles provided for Multi-Corner run.
[05/08 21:53:55   2761s] #ERROR (NREX-87) Failed to read tech file .
[05/08 21:53:55   2761s] Un-suppress "**WARN ..." messages.
[05/08 21:53:55   2761s] #RC Extraction Completed...
[05/08 21:53:55   2761s] ### Time Record (Timing Data Generation) is uninstalled.
[05/08 21:53:55   2761s] ### update_timing_after_routing cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.2 GB --1.00 [10]--
[05/08 21:53:55   2761s] #Skip timing driven track assignment.
[05/08 21:53:55   2761s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1666.51 (MB), peak = 2271.87 (MB)
[05/08 21:53:55   2761s] #
[05/08 21:53:55   2761s] ### Time Record (Post Callback) is installed.
[05/08 21:53:55   2761s] ### Time Record (Post Callback) is uninstalled.
[05/08 21:53:55   2761s] #Cpu time = 00:00:36
[05/08 21:53:55   2761s] #Elapsed time = 00:00:23
[05/08 21:53:55   2761s] #Increased memory = -78.76 (MB)
[05/08 21:53:55   2761s] #Total memory = 1636.70 (MB)
[05/08 21:53:55   2761s] #Peak memory = 2271.87 (MB)
[05/08 21:53:55   2761s] #WARNING (NRIF-19) Failed to complete globalDetailRoute on Wed May  8 21:53:55 2024
[05/08 21:53:55   2761s] #
[05/08 21:53:55   2761s] ### Time Record (globalDetailRoute) is uninstalled.
[05/08 21:53:56   2762s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/08 21:53:56   2762s] #Default setup view is reset to av_func_mode_max.
[05/08 21:53:56   2762s] #routeDesign: cpu time = 00:00:37, elapsed time = 00:00:23, memory = 1609.10 (MB), peak = 2271.87 (MB)
[05/08 21:53:56   2762s] 
[05/08 21:53:56   2762s] *** Summary of all messages that are not suppressed in this session:
[05/08 21:53:56   2762s] Severity  ID               Count  Summary                                  
[05/08 21:53:56   2762s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[05/08 21:53:56   2762s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[05/08 21:53:56   2762s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[05/08 21:53:56   2762s] WARNING   IMPESI-3086          2  The cell '%s' does not have characterize...
[05/08 21:53:56   2762s] WARNING   TCLCMD-1403          1  '%s'                                     
[05/08 21:53:56   2762s] *** Message Summary: 6 warning(s), 0 error(s)
[05/08 21:53:56   2762s] 
[05/08 21:53:56   2762s] ### Time Record (routeDesign) is uninstalled.
[05/08 21:53:56   2762s] ### 
[05/08 21:53:56   2762s] ###   Scalability Statistics
[05/08 21:53:56   2762s] ### 
[05/08 21:53:56   2762s] ### --------------------------------+----------------+----------------+----------------+
[05/08 21:53:56   2762s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[05/08 21:53:56   2762s] ### --------------------------------+----------------+----------------+----------------+
[05/08 21:53:56   2762s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/08 21:53:56   2762s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/08 21:53:56   2762s] ###   Timing Data Generation        |        00:00:22|        00:00:12|             1.8|
[05/08 21:53:56   2762s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/08 21:53:56   2762s] ###   Cell Pin Access               |        00:00:01|        00:00:00|             1.0|
[05/08 21:53:56   2762s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/08 21:53:56   2762s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[05/08 21:53:56   2762s] ###   Global Routing                |        00:00:06|        00:00:05|             1.2|
[05/08 21:53:56   2762s] ###   Track Assignment              |        00:00:05|        00:00:04|             1.2|
[05/08 21:53:56   2762s] ###   Entire Command                |        00:00:37|        00:00:23|             1.6|
[05/08 21:53:56   2762s] ### --------------------------------+----------------+----------------+----------------+
[05/08 21:53:56   2762s] ### 
[05/08 21:53:56   2762s] 1
[05/08 21:54:13   2764s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol false -sameCellViol true -padFillerCellsOverlap true -routingBlkgPinOverlap false -routingCellBlkgOverlap false -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[05/08 21:54:13   2764s] <CMD> verifyGeometry
[05/08 21:54:13   2764s]  *** Starting Verify Geometry (MEM: 2161.4) ***
[05/08 21:54:13   2764s] 
[05/08 21:54:13   2764s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... Starting Verification
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... Initializing
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[05/08 21:54:13   2764s]                   ...... bin size: 7040
[05/08 21:54:13   2764s] Multi-CPU acceleration using 10 CPU(s).
[05/08 21:54:13   2764s] Saving Drc markers ...
[05/08 21:54:13   2764s] ... 1 markers are saved ...
[05/08 21:54:13   2764s] ... 0 geometry drc markers are saved ...
[05/08 21:54:13   2764s] ... 0 antenna drc markers are saved ...
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 1 of 64  Thread : 0
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 2 of 64  Thread : 1
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 3 of 64  Thread : 2
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 4 of 64  Thread : 3
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 5 of 64  Thread : 4
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 6 of 64  Thread : 5
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 11 of 64  Thread : 0
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 7 of 64  Thread : 6
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 12 of 64  Thread : 1
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 13 of 64  Thread : 2
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 21 of 64  Thread : 0
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 14 of 64  Thread : 3
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 15 of 64  Thread : 4
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 16 of 64  Thread : 5
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 23 of 64  Thread : 2
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 17 of 64  Thread : 6
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 22 of 64  Thread : 1
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 24 of 64  Thread : 3
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 8 of 64  Thread : 7
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 25 of 64  Thread : 4
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 9 of 64  Thread : 8
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 31 of 64  Thread : 0
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 33 of 64  Thread : 2
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 10 of 64  Thread : 9
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 26 of 64  Thread : 5
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 32 of 64  Thread : 1
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 27 of 64  Thread : 6
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 34 of 64  Thread : 3
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 18 of 64  Thread : 7
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 41 of 64  Thread : 0
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 20 of 64  Thread : 9
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 35 of 64  Thread : 4
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 43 of 64  Thread : 2
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 19 of 64  Thread : 8
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 36 of 64  Thread : 5
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 44 of 64  Thread : 3
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 37 of 64  Thread : 6
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 28 of 64  Thread : 7
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 42 of 64  Thread : 1
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 53 of 64  Thread : 2
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 51 of 64  Thread : 0
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 29 of 64  Thread : 8
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 30 of 64  Thread : 9
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 46 of 64  Thread : 5
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 45 of 64  Thread : 4
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 47 of 64  Thread : 6
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 54 of 64  Thread : 3
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 52 of 64  Thread : 1
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 63 of 64  Thread : 2
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 61 of 64  Thread : 0
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 38 of 64  Thread : 7
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 64 of 64  Thread : 3
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 57 of 64  Thread : 6
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 56 of 64  Thread : 5
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 39 of 64  Thread : 8
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 62 of 64  Thread : 1
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 40 of 64  Thread : 9
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 55 of 64  Thread : 4
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 48 of 64  Thread : 7
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 49 of 64  Thread : 8
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 50 of 64  Thread : 9
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 59 of 64  Thread : 8
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 58 of 64  Thread : 7
[05/08 21:54:13   2764s]   VERIFY GEOMETRY ...... SubArea : 60 of 64  Thread : 9
[05/08 21:54:15   2774s] VG: elapsed time: 2.00
[05/08 21:54:15   2774s] Begin Summary ...
[05/08 21:54:15   2774s]   Cells       : 0
[05/08 21:54:15   2774s]   SameNet     : 3
[05/08 21:54:15   2774s]   Wiring      : 5
[05/08 21:54:15   2774s]   Antenna     : 0
[05/08 21:54:15   2774s]   Short       : 2
[05/08 21:54:15   2774s]   Overlap     : 0
[05/08 21:54:15   2774s] End Summary
[05/08 21:54:15   2774s] 
[05/08 21:54:15   2774s]   Verification Complete : 10 Viols.  0 Wrngs.
[05/08 21:54:15   2774s] 
[05/08 21:54:15   2774s] **********End: VERIFY GEOMETRY**********
[05/08 21:54:15   2774s]  *** verify geometry (CPU: 0:00:10.7  MEM: 10.3M)
[05/08 21:54:15   2774s] 
[05/08 21:54:15   2774s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[05/08 21:54:23   2776s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol true -padFillerCellsOverlap true -routingBlkgPinOverlap false -routingCellBlkgOverlap false -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[05/08 21:54:23   2776s] <CMD> verifyGeometry
[05/08 21:54:23   2776s]  *** Starting Verify Geometry (MEM: 2161.4) ***
[05/08 21:54:23   2776s] 
[05/08 21:54:23   2776s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... Starting Verification
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... Initializing
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[05/08 21:54:23   2776s]                   ...... bin size: 7040
[05/08 21:54:23   2776s] Multi-CPU acceleration using 10 CPU(s).
[05/08 21:54:23   2776s] Saving Drc markers ...
[05/08 21:54:23   2776s] ... 1 markers are saved ...
[05/08 21:54:23   2776s] ... 0 geometry drc markers are saved ...
[05/08 21:54:23   2776s] ... 0 antenna drc markers are saved ...
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 1 of 64  Thread : 0
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 2 of 64  Thread : 1
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 3 of 64  Thread : 2
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 4 of 64  Thread : 3
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 5 of 64  Thread : 4
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 6 of 64  Thread : 5
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 7 of 64  Thread : 6
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 8 of 64  Thread : 7
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 9 of 64  Thread : 8
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 10 of 64  Thread : 9
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 20 of 64  Thread : 9
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 30 of 64  Thread : 9
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 40 of 64  Thread : 9
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 19 of 64  Thread : 8
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 29 of 64  Thread : 8
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 39 of 64  Thread : 8
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 50 of 64  Thread : 9
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 60 of 64  Thread : 9
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 49 of 64  Thread : 8
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 18 of 64  Thread : 7
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 14 of 64  Thread : 3
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 28 of 64  Thread : 7
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 24 of 64  Thread : 3
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 38 of 64  Thread : 7
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 48 of 64  Thread : 7
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 13 of 64  Thread : 2
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 23 of 64  Thread : 2
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 33 of 64  Thread : 2
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 15 of 64  Thread : 4
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 25 of 64  Thread : 4
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 11 of 64  Thread : 0
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 17 of 64  Thread : 6
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 21 of 64  Thread : 0
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 16 of 64  Thread : 5
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 31 of 64  Thread : 0
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 59 of 64  Thread : 8
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 41 of 64  Thread : 0
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 12 of 64  Thread : 1
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 22 of 64  Thread : 1
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 32 of 64  Thread : 1
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 34 of 64  Thread : 3
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 44 of 64  Thread : 3
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 54 of 64  Thread : 3
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 64 of 64  Thread : 3
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 43 of 64  Thread : 2
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 53 of 64  Thread : 2
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 63 of 64  Thread : 2
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 58 of 64  Thread : 7
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 26 of 64  Thread : 5
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 35 of 64  Thread : 4
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 36 of 64  Thread : 5
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 45 of 64  Thread : 4
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 46 of 64  Thread : 5
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 55 of 64  Thread : 4
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 56 of 64  Thread : 5
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 27 of 64  Thread : 6
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 37 of 64  Thread : 6
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 47 of 64  Thread : 6
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 57 of 64  Thread : 6
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 51 of 64  Thread : 0
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 42 of 64  Thread : 1
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 61 of 64  Thread : 0
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 52 of 64  Thread : 1
[05/08 21:54:23   2776s]   VERIFY GEOMETRY ...... SubArea : 62 of 64  Thread : 1
[05/08 21:54:51   2975s] VG: elapsed time: 28.00
[05/08 21:54:51   2975s] Begin Summary ...
[05/08 21:54:51   2975s]   Cells       : 0
[05/08 21:54:51   2975s]   SameNet     : 3
[05/08 21:54:51   2975s]   Wiring      : 5
[05/08 21:54:51   2975s]   Antenna     : 0
[05/08 21:54:51   2975s]   Short       : 2
[05/08 21:54:51   2975s]   Overlap     : 0
[05/08 21:54:51   2975s] End Summary
[05/08 21:54:51   2975s] 
[05/08 21:54:51   2975s]   Verification Complete : 10 Viols.  0 Wrngs.
[05/08 21:54:51   2975s] 
[05/08 21:54:51   2975s] **********End: VERIFY GEOMETRY**********
[05/08 21:54:51   2975s]  *** verify geometry (CPU: 0:03:20  MEM: 10641.2M)
[05/08 21:54:51   2975s] 
[05/08 21:54:51   2975s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[05/08 21:55:36   2981s] **WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 21:55:36   2981s] **WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[05/08 21:55:45   2982s] <CMD> getNanoRouteMode -quiet -routeWithTimingDriven
[05/08 21:55:53   2983s] <CMD> setSIMode -acceptableWNS same -fixDRC 1 -fixHoldIncludeXtalkSetup 0
[05/08 21:55:53   2983s] **WARN: (IMPTCM-70):	Option "-fixDRC" for command setSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[05/08 21:55:53   2983s] This setSIMode -acceptableWNS option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
[05/08 21:55:53   2983s] **INFO: Noisy slews have been enabled for DRV max transition reporting only. Delay calculation will continue to use base slews for timing analysis commands such as reportTranViolation, report_constraint, reportDelayCalculation, report_timing etc.  DRV violations will be reported by timeDesign under the './timingReports/<design name>.SI_Glitches.rpt' file only and the number of max tran violations due to noisy slews will be listed in the timeDesign summary report
[05/08 21:55:53   2983s] This setSIMode -fixHoldIncludeXTalkSetup option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
[05/08 21:55:55   2983s] <CMD> setOptMode -fixCap false -fixTran false -fixFanoutLoad false
[05/08 21:55:55   2983s] <CMD> setDelayCalMode -engine default -siAware true
[05/08 21:55:55   2984s] <CMD> optDesign -postRoute -incr
[05/08 21:55:55   2984s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1610.1M, totSessionCpu=0:49:44 **
[05/08 21:55:55   2984s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/08 21:55:55   2984s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/08 21:55:55   2984s] Need call spDPlaceInit before registerPrioInstLoc.
[05/08 21:55:55   2984s] GigaOpt running with 10 threads.
[05/08 21:55:55   2984s] Info: 10 threads available for lower-level modules during optimization.
[05/08 21:55:55   2984s] OPERPROF: Starting DPlace-Init at level 1, MEM:2183.5M
[05/08 21:55:55   2984s] All LLGs are deleted
[05/08 21:55:55   2984s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2183.5M
[05/08 21:55:55   2984s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2183.5M
[05/08 21:55:55   2984s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2183.5M
[05/08 21:55:55   2984s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2183.5M
[05/08 21:55:55   2984s] Core basic site is tsm3site
[05/08 21:55:55   2984s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 21:55:55   2984s] SiteArray: use 8,699,904 bytes
[05/08 21:55:55   2984s] SiteArray: current memory after site array memory allocation 2191.8M
[05/08 21:55:55   2984s] SiteArray: FP blocked sites are writable
[05/08 21:55:55   2984s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 21:55:55   2984s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2193.8M
[05/08 21:55:55   2985s] Process 34744 wires and vias for routing blockage analysis
[05/08 21:55:55   2985s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.280, REAL:0.035, MEM:2193.8M
[05/08 21:55:55   2985s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.400, REAL:0.126, MEM:2193.8M
[05/08 21:55:55   2985s] OPERPROF:     Starting CMU at level 3, MEM:2193.9M
[05/08 21:55:55   2985s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.009, MEM:2193.9M
[05/08 21:55:55   2985s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.470, REAL:0.186, MEM:2193.9M
[05/08 21:55:56   2985s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=2193.9MB).
[05/08 21:55:56   2985s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.540, REAL:0.254, MEM:2193.9M
[05/08 21:55:56   2985s] **WARN :: 'setOptMode -fixSISlew false' has been set. 'setSIMode -report_si_slew_max_transition false' is set now
[05/08 21:55:56   2985s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1640.7M, totSessionCpu=0:49:45 **
[05/08 21:55:56   2985s] **INFO: DRVs not fixed with -incr option
[05/08 21:55:56   2985s] Existing Dirty Nets : 0
[05/08 21:55:56   2985s] New Signature Flow (optDesignCheckOptions) ....
[05/08 21:55:56   2985s] #Taking db snapshot
[05/08 21:55:56   2985s] #Taking db snapshot ... done
[05/08 21:55:56   2985s] OPERPROF: Starting checkPlace at level 1, MEM:2182.0M
[05/08 21:55:56   2985s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2182.1M
[05/08 21:55:56   2985s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.110, MEM:2182.3M
[05/08 21:55:56   2985s] Begin checking placement ... (start mem=2182.0M, init mem=2182.3M)
[05/08 21:55:56   2985s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2182.3M
[05/08 21:55:56   2985s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.003, MEM:2182.3M
[05/08 21:55:56   2985s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2182.3M
[05/08 21:55:56   2985s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.070, REAL:0.069, MEM:2182.3M
[05/08 21:55:56   2985s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2182.3M
[05/08 21:55:56   2985s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.011, MEM:2182.3M
[05/08 21:55:56   2985s] *info: Placed = 13105          (Fixed = 4)
[05/08 21:55:56   2985s] *info: Unplaced = 0           
[05/08 21:55:56   2985s] Placement Density:4.18%(299436/7167720)
[05/08 21:55:56   2985s] Placement Density (including fixed std cells):4.18%(299436/7167720)
[05/08 21:55:56   2985s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2182.3M
[05/08 21:55:56   2985s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.005, MEM:2174.0M
[05/08 21:55:56   2985s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2174.0M)
[05/08 21:55:56   2985s] OPERPROF: Finished checkPlace at level 1, CPU:0.270, REAL:0.273, MEM:2174.0M
[05/08 21:55:56   2985s] 
[05/08 21:55:56   2985s] **ERROR: (IMPOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.
[05/08 21:55:56   2985s] 
[05/08 21:55:56   2985s] Info: pop threads available for lower-level modules during optimization.
[05/08 21:55:56   2985s] Deleting Lib Analyzer.
[05/08 21:55:56   2985s] Info: Destroy the CCOpt slew target map.
[05/08 21:55:56   2985s] clean pInstBBox. size 0
[05/08 21:55:56   2985s] All LLGs are deleted
[05/08 21:55:56   2985s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2166.0M
[05/08 21:55:56   2985s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2166.0M
[05/08 21:55:56   2985s] 
[05/08 21:55:56   2985s] =============================================================================================
[05/08 21:55:56   2985s]  Final TAT Report for optDesign
[05/08 21:55:56   2985s] =============================================================================================
[05/08 21:55:56   2985s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 21:55:56   2985s] ---------------------------------------------------------------------------------------------
[05/08 21:55:56   2985s] [ CheckPlace             ]      1   0:00:00.3  (  33.9 % )     0:00:00.3 /  0:00:00.3    1.0
[05/08 21:55:56   2985s] [ MISC                   ]          0:00:00.5  (  66.1 % )     0:00:00.5 /  0:00:00.9    1.6
[05/08 21:55:56   2985s] ---------------------------------------------------------------------------------------------
[05/08 21:55:56   2985s]  optDesign TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:01.1    1.4
[05/08 21:55:56   2985s] ---------------------------------------------------------------------------------------------
[05/08 21:55:56   2985s] 
[05/08 21:56:26   2989s] <CMD> setAnalysisMode -analysisType onChipVariation
[05/08 21:56:29   2990s] <CMD> setOptMode -fixCap false -fixTran false -fixFanoutLoad false
[05/08 21:56:29   2990s] <CMD> setDelayCalMode -engine default -siAware true
[05/08 21:56:29   2990s] <CMD> optDesign -postRoute -incr
[05/08 21:56:29   2990s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1598.5M, totSessionCpu=0:49:50 **
[05/08 21:56:29   2990s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/08 21:56:29   2990s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/08 21:56:30   2990s] Need call spDPlaceInit before registerPrioInstLoc.
[05/08 21:56:30   2990s] GigaOpt running with 10 threads.
[05/08 21:56:30   2990s] Info: 10 threads available for lower-level modules during optimization.
[05/08 21:56:30   2990s] OPERPROF: Starting DPlace-Init at level 1, MEM:2172.5M
[05/08 21:56:30   2990s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2172.7M
[05/08 21:56:30   2990s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2172.7M
[05/08 21:56:30   2990s] Core basic site is tsm3site
[05/08 21:56:30   2991s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 21:56:30   2991s] SiteArray: use 8,699,904 bytes
[05/08 21:56:30   2991s] SiteArray: current memory after site array memory allocation 2181.0M
[05/08 21:56:30   2991s] SiteArray: FP blocked sites are writable
[05/08 21:56:30   2991s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 21:56:30   2991s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2183.0M
[05/08 21:56:30   2991s] Process 34744 wires and vias for routing blockage analysis
[05/08 21:56:30   2991s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.260, REAL:0.033, MEM:2183.0M
[05/08 21:56:30   2991s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.400, REAL:0.111, MEM:2183.0M
[05/08 21:56:30   2991s] OPERPROF:     Starting CMU at level 3, MEM:2183.2M
[05/08 21:56:30   2991s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.008, MEM:2183.2M
[05/08 21:56:30   2991s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.460, REAL:0.169, MEM:2183.2M
[05/08 21:56:30   2991s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=2183.2MB).
[05/08 21:56:30   2991s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.510, REAL:0.223, MEM:2183.2M
[05/08 21:56:30   2991s] 
[05/08 21:56:30   2991s] Creating Lib Analyzer ...
[05/08 21:56:30   2991s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[05/08 21:56:30   2991s] Type 'man IMPOPT-7077' for more detail.
[05/08 21:56:30   2991s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[05/08 21:56:30   2991s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/08 21:56:30   2991s] Total number of usable buffers from Lib Analyzer: 18 ( CLKBUFXL CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/08 21:56:30   2991s] Total number of usable inverters from Lib Analyzer: 18 ( INVXL INVX1 INVX2 CLKINVXL CLKINVX3 CLKINVX2 CLKINVX1 INVX4 INVX3 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/08 21:56:30   2991s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[05/08 21:56:30   2991s] 
[05/08 21:56:35   2996s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:49:56 mem=2187.2M
[05/08 21:56:35   2996s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:49:56 mem=2187.2M
[05/08 21:56:35   2996s] Creating Lib Analyzer, finished. 
[05/08 21:56:35   2996s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1634.7M, totSessionCpu=0:49:56 **
[05/08 21:56:35   2996s] **INFO: DRVs not fixed with -incr option
[05/08 21:56:35   2996s] Existing Dirty Nets : 0
[05/08 21:56:35   2996s] New Signature Flow (optDesignCheckOptions) ....
[05/08 21:56:35   2996s] #Taking db snapshot
[05/08 21:56:35   2996s] #Taking db snapshot ... done
[05/08 21:56:35   2996s] OPERPROF: Starting checkPlace at level 1, MEM:2186.8M
[05/08 21:56:35   2996s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2186.8M
[05/08 21:56:35   2996s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.092, MEM:2186.8M
[05/08 21:56:35   2996s] Begin checking placement ... (start mem=2186.8M, init mem=2186.8M)
[05/08 21:56:35   2996s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2186.8M
[05/08 21:56:35   2996s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.002, MEM:2186.8M
[05/08 21:56:35   2996s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2186.8M
[05/08 21:56:35   2996s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.050, REAL:0.059, MEM:2187.6M
[05/08 21:56:35   2996s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2187.6M
[05/08 21:56:35   2996s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.009, MEM:2187.6M
[05/08 21:56:35   2996s] *info: Placed = 13105          (Fixed = 4)
[05/08 21:56:35   2996s] *info: Unplaced = 0           
[05/08 21:56:35   2996s] Placement Density:4.18%(299436/7167720)
[05/08 21:56:35   2996s] Placement Density (including fixed std cells):4.18%(299436/7167720)
[05/08 21:56:35   2996s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2187.6M
[05/08 21:56:35   2996s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.004, MEM:2179.3M
[05/08 21:56:35   2996s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2179.3M)
[05/08 21:56:35   2996s] OPERPROF: Finished checkPlace at level 1, CPU:0.230, REAL:0.232, MEM:2179.3M
[05/08 21:56:35   2996s]  Initial DC engine is -> aae
[05/08 21:56:35   2996s]  
[05/08 21:56:35   2996s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/08 21:56:35   2996s]  
[05/08 21:56:35   2996s]  
[05/08 21:56:35   2996s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/08 21:56:35   2996s]  
[05/08 21:56:35   2996s] Reset EOS DB
[05/08 21:56:35   2996s] Ignoring AAE DB Resetting ...
[05/08 21:56:35   2996s]  Set Options for AAE Based Opt flow 
[05/08 21:56:35   2996s] *** optDesign -postRoute ***
[05/08 21:56:35   2996s] DRC Margin: user margin 0.0; extra margin 0
[05/08 21:56:35   2996s] Setup Target Slack: user slack 0
[05/08 21:56:35   2996s] Hold Target Slack: user slack 0
[05/08 21:56:35   2996s] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[05/08 21:56:35   2996s] Opt: RC extraction mode changed to 'detail'
[05/08 21:56:35   2996s] All LLGs are deleted
[05/08 21:56:35   2996s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2179.3M
[05/08 21:56:35   2996s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2179.3M
[05/08 21:56:35   2996s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2179.3M
[05/08 21:56:35   2996s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2179.3M
[05/08 21:56:35   2996s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2187.6M
[05/08 21:56:35   2997s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.260, REAL:0.034, MEM:2188.4M
[05/08 21:56:35   2997s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.410, REAL:0.119, MEM:2188.4M
[05/08 21:56:35   2997s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.450, REAL:0.159, MEM:2188.4M
[05/08 21:56:35   2997s] Deleting Cell Server ...
[05/08 21:56:35   2997s] Deleting Lib Analyzer.
[05/08 21:56:35   2997s] Multi-VT timing optimization disabled based on library information.
[05/08 21:56:35   2997s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/08 21:56:35   2997s] Creating Cell Server ...(0, 0, 0, 0)
[05/08 21:56:35   2997s] Summary for sequential cells identification: 
[05/08 21:56:35   2997s]   Identified SBFF number: 116
[05/08 21:56:35   2997s]   Identified MBFF number: 0
[05/08 21:56:35   2997s]   Identified SB Latch number: 0
[05/08 21:56:35   2997s]   Identified MB Latch number: 0
[05/08 21:56:35   2997s]   Not identified SBFF number: 24
[05/08 21:56:35   2997s]   Not identified MBFF number: 0
[05/08 21:56:35   2997s]   Not identified SB Latch number: 0
[05/08 21:56:35   2997s]   Not identified MB Latch number: 0
[05/08 21:56:35   2997s]   Number of sequential cells which are not FFs: 46
[05/08 21:56:35   2997s]  Visiting view : av_func_mode_max
[05/08 21:56:35   2997s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000) with rcCorner = 0
[05/08 21:56:35   2997s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[05/08 21:56:35   2997s]  Visiting view : av_func_mode_min
[05/08 21:56:35   2997s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000) with rcCorner = 0
[05/08 21:56:35   2997s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[05/08 21:56:35   2997s]  Setting StdDelay to 52.40
[05/08 21:56:35   2997s] Creating Cell Server, finished. 
[05/08 21:56:35   2997s] 
[05/08 21:56:36   2997s] Deleting Cell Server ...
[05/08 21:56:36   2997s] ** INFO : this run is activating 'postRoute' automaton
[05/08 21:56:36   2997s] Extraction called for design 'CHIP' of instances=21741 and nets=15004 using extraction engine 'postRoute' at effort level 'low' .
[05/08 21:56:36   2997s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 21:56:36   2997s] Type 'man IMPEXT-3530' for more detail.
[05/08 21:56:36   2997s] PostRoute (effortLevel low) RC Extraction called for design CHIP.
[05/08 21:56:36   2997s] RC Extraction called in multi-corner(1) mode.
[05/08 21:56:36   2997s] Process corner(s) are loaded.
[05/08 21:56:36   2997s]  Corner: RC_corner
[05/08 21:56:36   2997s] extractDetailRC Option : -outfile /tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d  -extended
[05/08 21:56:36   2997s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[05/08 21:56:36   2997s]       RC Corner Indexes            0   
[05/08 21:56:36   2997s] Capacitance Scaling Factor   : 1.00000 
[05/08 21:56:36   2997s] Coupling Cap. Scaling Factor : 1.00000 
[05/08 21:56:36   2997s] Resistance Scaling Factor    : 1.00000 
[05/08 21:56:36   2997s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 21:56:36   2997s] Clock Res. Scaling Factor    : 1.00000 
[05/08 21:56:36   2997s] Shrink Factor                : 1.00000
[05/08 21:56:36   2997s] LayerId::1 widthSet size::4
[05/08 21:56:36   2997s] LayerId::2 widthSet size::4
[05/08 21:56:36   2997s] LayerId::3 widthSet size::4
[05/08 21:56:36   2997s] LayerId::4 widthSet size::4
[05/08 21:56:36   2997s] LayerId::5 widthSet size::3
[05/08 21:56:36   2997s] Initializing multi-corner capacitance tables ... 
[05/08 21:56:36   2997s] Initializing multi-corner resistance tables ...
[05/08 21:56:36   2997s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2179.8M)
[05/08 21:56:36   2997s] Creating parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d' for storing RC.
[05/08 21:56:36   2997s] Extracted 10.0023% (CPU Time= 0:00:00.5  MEM= 2262.4M)
[05/08 21:56:36   2997s] Extracted 20.0029% (CPU Time= 0:00:00.7  MEM= 2262.4M)
[05/08 21:56:36   2998s] Extracted 30.002% (CPU Time= 0:00:00.8  MEM= 2262.4M)
[05/08 21:56:37   2998s] Extracted 40.0026% (CPU Time= 0:00:00.9  MEM= 2262.4M)
[05/08 21:56:37   2998s] Extracted 50.0033% (CPU Time= 0:00:01.0  MEM= 2262.4M)
[05/08 21:56:37   2998s] Extracted 60.0023% (CPU Time= 0:00:01.2  MEM= 2262.4M)
[05/08 21:56:37   2998s] Extracted 70.0029% (CPU Time= 0:00:01.3  MEM= 2262.4M)
[05/08 21:56:37   2998s] Extracted 80.002% (CPU Time= 0:00:01.4  MEM= 2262.4M)
[05/08 21:56:37   2998s] Extracted 90.0026% (CPU Time= 0:00:01.6  MEM= 2262.4M)
[05/08 21:56:38   2999s] Extracted 100% (CPU Time= 0:00:02.0  MEM= 2266.4M)
[05/08 21:56:38   2999s] Number of Extracted Resistors     : 170791
[05/08 21:56:38   2999s] Number of Extracted Ground Cap.   : 84865
[05/08 21:56:38   2999s] Number of Extracted Coupling Cap. : 191640
[05/08 21:56:38   2999s] Opening parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d' for reading (mem: 2178.848M)
[05/08 21:56:38   2999s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[05/08 21:56:38   2999s]  Corner: RC_corner
[05/08 21:56:38   2999s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2178.8M)
[05/08 21:56:38   2999s] Creating parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb_Filter.rcdb.d' for storing RC.
[05/08 21:56:38   2999s] Closing parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d': 14303 access done (mem: 2177.965M)
[05/08 21:56:38   2999s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2175.965M)
[05/08 21:56:38   2999s] Opening parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d' for reading (mem: 2175.965M)
[05/08 21:56:38   2999s] processing rcdb (/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d) for hinst (top) of cell (CHIP);
[05/08 21:56:39   3000s] Closing parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d': 0 access done (mem: 2175.965M)
[05/08 21:56:39   3000s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=2175.965M)
[05/08 21:56:39   3000s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.1  Real Time: 0:00:03.0  MEM: 2175.965M)
[05/08 21:56:39   3000s] Opening parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d' for reading (mem: 2175.965M)
[05/08 21:56:39   3000s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2178.1M)
[05/08 21:56:39   3000s] LayerId::1 widthSet size::4
[05/08 21:56:39   3000s] LayerId::2 widthSet size::4
[05/08 21:56:39   3000s] LayerId::3 widthSet size::4
[05/08 21:56:39   3000s] LayerId::4 widthSet size::4
[05/08 21:56:39   3000s] LayerId::5 widthSet size::3
[05/08 21:56:39   3000s] Initializing multi-corner capacitance tables ... 
[05/08 21:56:39   3000s] Initializing multi-corner resistance tables ...
[05/08 21:56:39   3000s] AAE DB initialization (MEM=2197.23 CPU=0:00:00.3 REAL=0:00:00.0) 
[05/08 21:56:40   3001s] AAE_INFO: Number of noise libraries( CDBs ) loaded = 1
[05/08 21:56:40   3001s] AAE_INFO: Cdb files are: 
[05/08 21:56:40   3001s]  	../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB
[05/08 21:56:40   3001s]  
[05/08 21:56:40   3001s] Start AAE Lib Loading. (MEM=2197.23)
[05/08 21:56:40   3001s] End AAE Lib Loading. (MEM=2216.61 CPU=0:00:00.4 Real=0:00:00.0)
[05/08 21:56:40   3001s] End AAE Lib Interpolated Model. (MEM=2216.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:56:40   3001s] **INFO: Starting Blocking QThread with 10 CPU
[05/08 21:56:40   3001s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/08 21:56:40   3001s] Multi-CPU acceleration using 10 CPU(s).
[05/08 21:56:40   3001s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
[05/08 21:56:40   3001s] Multithreaded Timing Analysis is initialized with 10 threads
[05/08 21:56:40   3001s] 
[05/08 21:56:40   3001s] Starting delay calculation for Hold views
[05/08 21:56:40   3001s] #################################################################################
[05/08 21:56:40   3001s] # Design Stage: PostRoute
[05/08 21:56:40   3001s] # Design Name: CHIP
[05/08 21:56:40   3001s] # Design Mode: 90nm
[05/08 21:56:40   3001s] # Analysis Mode: MMMC OCV 
[05/08 21:56:40   3001s] # Parasitics Mode: SPEF/RCDB
[05/08 21:56:40   3001s] # Signoff Settings: SI Off 
[05/08 21:56:40   3001s] #################################################################################
[05/08 21:56:40   3001s] Topological Sorting (REAL = 0:00:00.0, MEM = 175.3M, InitMEM = 173.1M)
[05/08 21:56:40   3001s] Calculate late delays in OCV mode...
[05/08 21:56:40   3001s] Calculate early delays in OCV mode...
[05/08 21:56:40   3001s] Start delay calculation (fullDC) (10 T). (MEM=-120.801)
[05/08 21:56:40   3001s] End AAE Lib Interpolated Model. (MEM=-96.2539 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:56:40   3001s] First Iteration Infinite Tw... 
[05/08 21:56:40   3001s] **WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973gvwc' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 21:56:40   3001s] Type 'man IMPESI-3086' for more detail.
[05/08 21:56:40   3001s] **WARN: (IMPESI-3086):	The cell 'PDO12CDG' does not have characterized noise model(s) for 'tpz973gvwc' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 21:56:40   3001s] Type 'man IMPESI-3086' for more detail.
[05/08 21:56:40   3001s] Total number of fetched objects 14306
[05/08 21:56:40   3001s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/08 21:56:40   3001s] End delay calculation. (MEM=-22.1641 CPU=0:00:04.7 REAL=0:00:00.0)
[05/08 21:56:40   3001s] End delay calculation (fullDC). (MEM=-102.328 CPU=0:00:05.5 REAL=0:00:01.0)
[05/08 21:56:40   3001s] *** CDM Built up (cpu=0:00:05.6  real=0:00:01.0  mem= -102.3M) ***
[05/08 21:56:40   3001s] *** Done Building Timing Graph (cpu=0:00:06.7 real=0:00:01.0 totSessionCpu=0:03:53 mem=3.3M)
[05/08 21:56:40   3001s] Done building cte hold timing graph (HoldAware) cpu=0:00:08.1 real=0:00:02.0 totSessionCpu=0:03:53 mem=3.3M ***
[05/08 21:56:40   3001s] *** QThread HoldInit [finish] : cpu/real = 0:00:08.3/0:00:01.8 (4.6), mem = 36.8M
[05/08 21:56:40   3001s] 
[05/08 21:56:40   3001s] =============================================================================================
[05/08 21:56:40   3001s]  Step TAT Report for QThreadWorker #1
[05/08 21:56:40   3001s] =============================================================================================
[05/08 21:56:40   3001s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 21:56:40   3001s] ---------------------------------------------------------------------------------------------
[05/08 21:56:40   3001s] [ TimingUpdate           ]      1   0:00:00.1  (   7.9 % )     0:00:01.3 /  0:00:06.7    5.2
[05/08 21:56:40   3001s] [ FullDelayCalc          ]      1   0:00:01.1  (  62.6 % )     0:00:01.1 /  0:00:05.8    5.1
[05/08 21:56:40   3001s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   13.7
[05/08 21:56:40   3001s] [ BuildHoldTimer         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    2.4
[05/08 21:56:40   3001s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 21:56:40   3001s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 21:56:40   3001s] [ MISC                   ]          0:00:00.5  (  29.0 % )     0:00:00.5 /  0:00:01.6    3.1
[05/08 21:56:40   3001s] ---------------------------------------------------------------------------------------------
[05/08 21:56:40   3001s]  QThreadWorker #1 TOTAL             0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:08.3    4.6
[05/08 21:56:40   3001s] ---------------------------------------------------------------------------------------------
[05/08 21:56:40   3001s] 
[05/08 21:56:42   3008s]  
_______________________________________________________________________
[05/08 21:56:42   3009s] Starting delay calculation for Setup views
[05/08 21:56:42   3009s] Starting SI iteration 1 using Infinite Timing Windows
[05/08 21:56:42   3009s] Begin IPO call back ...
[05/08 21:56:43   3009s] End IPO call back ...
[05/08 21:56:43   3010s] #################################################################################
[05/08 21:56:43   3010s] # Design Stage: PostRoute
[05/08 21:56:43   3010s] # Design Name: CHIP
[05/08 21:56:43   3010s] # Design Mode: 90nm
[05/08 21:56:43   3010s] # Analysis Mode: MMMC OCV 
[05/08 21:56:43   3010s] # Parasitics Mode: SPEF/RCDB
[05/08 21:56:43   3010s] # Signoff Settings: SI On 
[05/08 21:56:43   3010s] #################################################################################
[05/08 21:56:43   3010s] Topological Sorting (REAL = 0:00:00.0, MEM = 2334.6M, InitMEM = 2308.7M)
[05/08 21:56:43   3010s] Setting infinite Tws ...
[05/08 21:56:43   3010s] First Iteration Infinite Tw... 
[05/08 21:56:43   3010s] Calculate early delays in OCV mode...
[05/08 21:56:43   3010s] Calculate late delays in OCV mode...
[05/08 21:56:43   3010s] Start delay calculation (fullDC) (10 T). (MEM=2337.07)
[05/08 21:56:43   3010s] End AAE Lib Interpolated Model. (MEM=2353.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:56:44   3011s] **WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973gvwc' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 21:56:44   3011s] Type 'man IMPESI-3086' for more detail.
[05/08 21:56:44   3011s] **WARN: (IMPESI-3086):	The cell 'PDO12CDG' does not have characterized noise model(s) for 'tpz973gvwc' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 21:56:44   3011s] Type 'man IMPESI-3086' for more detail.
[05/08 21:56:45   3020s] Total number of fetched objects 14306
[05/08 21:56:45   3020s] AAE_INFO-618: Total number of nets in the design is 15004,  96.0 percent of the nets selected for SI analysis
[05/08 21:56:45   3020s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/08 21:56:45   3020s] End delay calculation. (MEM=2433.45 CPU=0:00:08.8 REAL=0:00:01.0)
[05/08 21:56:45   3020s] End delay calculation (fullDC). (MEM=2343.91 CPU=0:00:09.8 REAL=0:00:02.0)
[05/08 21:56:45   3020s] *** CDM Built up (cpu=0:00:10.4  real=0:00:02.0  mem= 2343.9M) ***
[05/08 21:56:45   3021s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2361.9M)
[05/08 21:56:45   3021s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/08 21:56:45   3022s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2361.9M)
[05/08 21:56:45   3022s] 
[05/08 21:56:45   3022s] Executing IPO callback for view pruning ..
[05/08 21:56:45   3022s] Starting SI iteration 2
[05/08 21:56:45   3022s] Calculate early delays in OCV mode...
[05/08 21:56:45   3022s] Calculate late delays in OCV mode...
[05/08 21:56:45   3022s] Start delay calculation (fullDC) (10 T). (MEM=2364.69)
[05/08 21:56:45   3022s] End AAE Lib Interpolated Model. (MEM=2364.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:56:45   3022s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[05/08 21:56:45   3022s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 14306. 
[05/08 21:56:45   3022s] Total number of fetched objects 14306
[05/08 21:56:45   3022s] AAE_INFO-618: Total number of nets in the design is 15004,  0.0 percent of the nets selected for SI analysis
[05/08 21:56:45   3022s] End delay calculation. (MEM=2368.8 CPU=0:00:00.4 REAL=0:00:00.0)
[05/08 21:56:45   3022s] End delay calculation (fullDC). (MEM=2368.8 CPU=0:00:00.5 REAL=0:00:00.0)
[05/08 21:56:45   3022s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 2368.8M) ***
[05/08 21:56:46   3024s] *** Done Building Timing Graph (cpu=0:00:15.1 real=0:00:04.0 totSessionCpu=0:50:24 mem=2365.9M)
[05/08 21:56:46   3024s] End AAE Lib Interpolated Model. (MEM=2366.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:56:46   3024s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2374.4M
[05/08 21:56:46   3024s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.115, MEM:2374.6M
[05/08 21:56:46   3025s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  1.279  |  1.548  |  1.279  |  4.474  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     43 (43)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.178%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:17, mem = 1804.8M, totSessionCpu=0:50:25 **
[05/08 21:56:46   3025s] Setting latch borrow mode to budget during optimization.
[05/08 21:56:47   3026s] Info: Done creating the CCOpt slew target map.
[05/08 21:56:47   3026s] *** Timing Is met
[05/08 21:56:47   3026s] *** Check timing (0:00:00.0)
[05/08 21:56:47   3026s] *** Setup timing is met (target slack 0ns)
[05/08 21:56:47   3027s]   Timing/DRV Snapshot: (REF)
[05/08 21:56:47   3027s]      Weighted WNS: 0.000
[05/08 21:56:47   3027s]       All  PG WNS: 0.000
[05/08 21:56:47   3027s]       High PG WNS: 0.000
[05/08 21:56:47   3027s]       All  PG TNS: 0.000
[05/08 21:56:47   3027s]       High PG TNS: 0.000
[05/08 21:56:47   3027s]          Tran DRV: 0
[05/08 21:56:47   3027s]           Cap DRV: 43
[05/08 21:56:47   3027s]        Fanout DRV: 0
[05/08 21:56:47   3027s]            Glitch: 0
[05/08 21:56:47   3027s]    Category Slack: { [L, 1.280] [H, 1.548] }
[05/08 21:56:47   3027s] 
[05/08 21:56:47   3027s] 
[05/08 21:56:47   3027s] Creating Lib Analyzer ...
[05/08 21:56:47   3027s] Creating Cell Server ...(0, 0, 0, 0)
[05/08 21:56:47   3027s] Summary for sequential cells identification: 
[05/08 21:56:47   3027s]   Identified SBFF number: 116
[05/08 21:56:47   3027s]   Identified MBFF number: 0
[05/08 21:56:47   3027s]   Identified SB Latch number: 0
[05/08 21:56:47   3027s]   Identified MB Latch number: 0
[05/08 21:56:47   3027s]   Not identified SBFF number: 24
[05/08 21:56:47   3027s]   Not identified MBFF number: 0
[05/08 21:56:47   3027s]   Not identified SB Latch number: 0
[05/08 21:56:47   3027s]   Not identified MB Latch number: 0
[05/08 21:56:47   3027s]   Number of sequential cells which are not FFs: 46
[05/08 21:56:47   3027s]  Visiting view : av_func_mode_max
[05/08 21:56:47   3027s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000) with rcCorner = 0
[05/08 21:56:47   3027s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[05/08 21:56:47   3027s]  Visiting view : av_func_mode_min
[05/08 21:56:47   3027s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000) with rcCorner = 0
[05/08 21:56:47   3027s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[05/08 21:56:47   3027s]  Setting StdDelay to 52.40
[05/08 21:56:47   3027s] Creating Cell Server, finished. 
[05/08 21:56:47   3027s] 
[05/08 21:56:47   3027s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 8 threads.
[05/08 21:56:47   3027s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/08 21:56:47   3027s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/08 21:56:47   3027s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/08 21:56:47   3027s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[05/08 21:56:47   3027s] 
[05/08 21:56:52   3031s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:50:32 mem=2406.0M
[05/08 21:56:52   3031s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:50:32 mem=2406.0M
[05/08 21:56:52   3031s] Creating Lib Analyzer, finished. 
[05/08 21:56:52   3032s] ### Creating LA Mngr. totSessionCpu=0:50:32 mem=2408.0M
[05/08 21:56:52   3032s] ### Creating LA Mngr, finished. totSessionCpu=0:50:32 mem=2408.0M
[05/08 21:56:52   3032s] ### Creating LA Mngr. totSessionCpu=0:50:32 mem=2453.4M
[05/08 21:56:52   3032s] ### Creating LA Mngr, finished. totSessionCpu=0:50:32 mem=2453.4M
[05/08 21:56:52   3032s] Default Rule : ""
[05/08 21:56:52   3032s] Non Default Rules :
[05/08 21:56:52   3032s] Worst Slack : 1.548 ns
[05/08 21:56:52   3032s] 
[05/08 21:56:52   3032s] Start Layer Assignment ...
[05/08 21:56:52   3032s] WNS(1.548ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[05/08 21:56:52   3032s] 
[05/08 21:56:52   3032s] Select 0 cadidates out of 15004.
[05/08 21:56:52   3032s] No critical nets selected. Skipped !
[05/08 21:56:52   3032s] GigaOpt: setting up router preferences
[05/08 21:56:52   3032s] GigaOpt: 0 nets assigned router directives
[05/08 21:56:52   3032s] 
[05/08 21:56:52   3032s] Start Assign Priority Nets ...
[05/08 21:56:52   3032s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/08 21:56:52   3032s] Existing Priority Nets 0 (0.0%)
[05/08 21:56:52   3032s] Assigned Priority Nets 0 (0.0%)
[05/08 21:56:52   3032s] ### Creating LA Mngr. totSessionCpu=0:50:33 mem=2408.0M
[05/08 21:56:52   3032s] ### Creating LA Mngr, finished. totSessionCpu=0:50:33 mem=2408.0M
[05/08 21:56:53   3033s] Default Rule : ""
[05/08 21:56:53   3033s] Non Default Rules :
[05/08 21:56:53   3033s] Worst Slack : 1.280 ns
[05/08 21:56:53   3033s] 
[05/08 21:56:53   3033s] Start Layer Assignment ...
[05/08 21:56:53   3033s] WNS(1.280ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[05/08 21:56:53   3033s] 
[05/08 21:56:53   3033s] Select 0 cadidates out of 15004.
[05/08 21:56:53   3033s] No critical nets selected. Skipped !
[05/08 21:56:53   3033s] GigaOpt: setting up router preferences
[05/08 21:56:53   3033s] GigaOpt: 0 nets assigned router directives
[05/08 21:56:53   3033s] 
[05/08 21:56:53   3033s] Start Assign Priority Nets ...
[05/08 21:56:53   3033s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/08 21:56:53   3033s] Existing Priority Nets 0 (0.0%)
[05/08 21:56:53   3033s] Assigned Priority Nets 0 (0.0%)
[05/08 21:56:53   3033s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2412.4M
[05/08 21:56:53   3033s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.095, MEM:2412.4M
[05/08 21:56:53   3034s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  1.279  |  1.548  |  1.279  |  4.474  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     43 (43)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.178%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:44, real = 0:00:24, mem = 1817.6M, totSessionCpu=0:50:34 **
[05/08 21:56:53   3034s] Running refinePlace -preserveRouting true -hardFence false
[05/08 21:56:53   3034s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2403.4M
[05/08 21:56:53   3034s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2403.4M
[05/08 21:56:53   3034s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2403.4M
[05/08 21:56:53   3034s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2405.3M
[05/08 21:56:53   3034s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.090, REAL:0.096, MEM:2405.4M
[05/08 21:56:53   3034s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2405.4MB).
[05/08 21:56:53   3034s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.120, REAL:0.123, MEM:2405.4M
[05/08 21:56:53   3034s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.120, REAL:0.123, MEM:2405.4M
[05/08 21:56:53   3034s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.29307.20
[05/08 21:56:53   3034s] OPERPROF:   Starting RefinePlace at level 2, MEM:2405.4M
[05/08 21:56:53   3034s] *** Starting refinePlace (0:50:34 mem=2405.4M) ***
[05/08 21:56:53   3034s] Total net bbox length = 1.324e+06 (6.569e+05 6.671e+05) (ext = 1.633e+05)
[05/08 21:56:53   3034s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2405.6M
[05/08 21:56:53   3034s] Starting refinePlace ...
[05/08 21:56:54   3034s]   Spread Effort: high, post-route mode, useDDP on.
[05/08 21:56:54   3034s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=2408.7MB) @(0:50:34 - 0:50:34).
[05/08 21:56:54   3034s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:56:54   3034s] wireLenOptFixPriorityInst 348 inst fixed
[05/08 21:56:54   3034s] 
[05/08 21:56:54   3034s] Running Spiral MT with 10 threads  fetchWidth=676 
[05/08 21:56:54   3034s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:56:54   3034s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2412.1MB) @(0:50:34 - 0:50:35).
[05/08 21:56:54   3034s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/08 21:56:54   3034s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2412.1MB
[05/08 21:56:54   3034s] Statistics of distance of Instance movement in refine placement:
[05/08 21:56:54   3034s]   maximum (X+Y) =         0.00 um
[05/08 21:56:54   3034s]   mean    (X+Y) =         0.00 um
[05/08 21:56:54   3034s] Summary Report:
[05/08 21:56:54   3034s] Instances move: 0 (out of 13101 movable)
[05/08 21:56:54   3034s] Instances flipped: 0
[05/08 21:56:54   3034s] Mean displacement: 0.00 um
[05/08 21:56:54   3034s] Max displacement: 0.00 um 
[05/08 21:56:54   3034s] Total instances moved : 0
[05/08 21:56:54   3034s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.520, REAL:0.327, MEM:2412.1M
[05/08 21:56:54   3034s] Total net bbox length = 1.324e+06 (6.569e+05 6.671e+05) (ext = 1.633e+05)
[05/08 21:56:54   3034s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2412.1MB
[05/08 21:56:54   3034s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=2412.1MB) @(0:50:34 - 0:50:35).
[05/08 21:56:54   3034s] *** Finished refinePlace (0:50:35 mem=2412.1M) ***
[05/08 21:56:54   3034s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.29307.20
[05/08 21:56:54   3034s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.560, REAL:0.369, MEM:2412.1M
[05/08 21:56:54   3034s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.750, REAL:0.515, MEM:2405.5M
[05/08 21:56:54   3034s] -routeWithEco false                       # bool, default=false
[05/08 21:56:54   3034s] -routeWithEco true                        # bool, default=false, user setting
[05/08 21:56:54   3034s] -routeSelectedNetOnly false               # bool, default=false
[05/08 21:56:54   3034s] -routeWithTimingDriven true               # bool, default=false, user setting
[05/08 21:56:54   3034s] -routeWithTimingDriven false              # bool, default=false
[05/08 21:56:54   3034s] -routeWithSiDriven true                   # bool, default=false, user setting
[05/08 21:56:54   3034s] -routeWithSiDriven false                  # bool, default=false, user setting
[05/08 21:56:54   3034s] 
[05/08 21:56:54   3034s] globalDetailRoute
[05/08 21:56:54   3034s] 
[05/08 21:56:54   3034s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[05/08 21:56:54   3034s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[05/08 21:56:54   3034s] #setNanoRouteMode -routeInsertAntennaDiode true
[05/08 21:56:54   3034s] #setNanoRouteMode -routeWithEco true
[05/08 21:56:54   3034s] #setNanoRouteMode -routeWithSiDriven false
[05/08 21:56:54   3034s] ### Time Record (globalDetailRoute) is installed.
[05/08 21:56:54   3034s] #Start globalDetailRoute on Wed May  8 21:56:54 2024
[05/08 21:56:54   3034s] #
[05/08 21:56:54   3034s] ### Time Record (Pre Callback) is installed.
[05/08 21:56:54   3034s] Closing parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d': 14303 access done (mem: 2396.926M)
[05/08 21:56:54   3034s] ### Time Record (Pre Callback) is uninstalled.
[05/08 21:56:54   3034s] ### Time Record (DB Import) is installed.
[05/08 21:56:54   3034s] ### Time Record (Timing Data Generation) is installed.
[05/08 21:56:54   3034s] ### Time Record (Timing Data Generation) is uninstalled.
[05/08 21:56:54   3035s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:56:54   3035s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:56:54   3035s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/busy of net busy because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:56:54   3035s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ready of net ready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:56:54   3035s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[11] of net iaddr[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:56:54   3035s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[10] of net iaddr[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:56:54   3035s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[9] of net iaddr[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:56:54   3035s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[8] of net iaddr[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:56:54   3035s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[7] of net iaddr[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:56:54   3035s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[6] of net iaddr[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:56:54   3035s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[5] of net iaddr[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:56:54   3035s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[4] of net iaddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:56:54   3035s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[3] of net iaddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:56:54   3035s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[2] of net iaddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:56:54   3035s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[1] of net iaddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:56:54   3035s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[0] of net iaddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:56:54   3035s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[19] of net idata[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:56:54   3035s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[18] of net idata[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:56:54   3035s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[17] of net idata[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:56:54   3035s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[16] of net idata[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 21:56:54   3035s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[05/08 21:56:54   3035s] #To increase the message display limit, refer to the product command reference manual.
[05/08 21:56:54   3035s] ### Net info: total nets: 15004
[05/08 21:56:54   3035s] ### Net info: dirty nets: 0
[05/08 21:56:54   3035s] ### Net info: marked as disconnected nets: 0
[05/08 21:56:54   3035s] #num needed restored net=0
[05/08 21:56:54   3035s] #need_extraction net=0 (total=15004)
[05/08 21:56:54   3035s] ### Net info: fully routed nets: 14195
[05/08 21:56:54   3035s] ### Net info: trivial (< 2 pins) nets: 809
[05/08 21:56:54   3035s] ### Net info: unrouted nets: 0
[05/08 21:56:54   3035s] ### Net info: re-extraction nets: 0
[05/08 21:56:54   3035s] ### Net info: ignored nets: 0
[05/08 21:56:54   3035s] ### Net info: skip routing nets: 0
[05/08 21:56:54   3035s] #WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
[05/08 21:56:54   3035s] #WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
[05/08 21:56:54   3035s] #WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
[05/08 21:56:54   3035s] #WARNING (NRDB-733) PIN busy in CELL_VIEW CHIP does not have physical port.
[05/08 21:56:54   3035s] #WARNING (NRDB-733) PIN caddr_rd[0] in CELL_VIEW CHIP does not have physical port.
[05/08 21:56:54   3035s] #WARNING (NRDB-733) PIN caddr_rd[10] in CELL_VIEW CHIP does not have physical port.
[05/08 21:56:54   3035s] #WARNING (NRDB-733) PIN caddr_rd[11] in CELL_VIEW CHIP does not have physical port.
[05/08 21:56:54   3035s] #WARNING (NRDB-733) PIN caddr_rd[1] in CELL_VIEW CHIP does not have physical port.
[05/08 21:56:54   3035s] #WARNING (NRDB-733) PIN caddr_rd[2] in CELL_VIEW CHIP does not have physical port.
[05/08 21:56:54   3035s] #WARNING (NRDB-733) PIN caddr_rd[3] in CELL_VIEW CHIP does not have physical port.
[05/08 21:56:54   3035s] #WARNING (NRDB-733) PIN caddr_rd[4] in CELL_VIEW CHIP does not have physical port.
[05/08 21:56:54   3035s] #WARNING (NRDB-733) PIN caddr_rd[5] in CELL_VIEW CHIP does not have physical port.
[05/08 21:56:54   3035s] #WARNING (NRDB-733) PIN caddr_rd[6] in CELL_VIEW CHIP does not have physical port.
[05/08 21:56:54   3035s] #WARNING (NRDB-733) PIN caddr_rd[7] in CELL_VIEW CHIP does not have physical port.
[05/08 21:56:54   3035s] #WARNING (NRDB-733) PIN caddr_rd[8] in CELL_VIEW CHIP does not have physical port.
[05/08 21:56:54   3035s] #WARNING (NRDB-733) PIN caddr_rd[9] in CELL_VIEW CHIP does not have physical port.
[05/08 21:56:54   3035s] #WARNING (NRDB-733) PIN caddr_wr[0] in CELL_VIEW CHIP does not have physical port.
[05/08 21:56:54   3035s] #WARNING (NRDB-733) PIN caddr_wr[10] in CELL_VIEW CHIP does not have physical port.
[05/08 21:56:54   3035s] #WARNING (NRDB-733) PIN caddr_wr[11] in CELL_VIEW CHIP does not have physical port.
[05/08 21:56:54   3035s] #WARNING (NRDB-733) PIN caddr_wr[1] in CELL_VIEW CHIP does not have physical port.
[05/08 21:56:54   3035s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[05/08 21:56:54   3035s] #To increase the message display limit, refer to the product command reference manual.
[05/08 21:56:54   3035s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER METAL5. This will cause routability problems for NanoRoute.
[05/08 21:56:54   3035s] ### Time Record (DB Import) is uninstalled.
[05/08 21:56:54   3035s] #NanoRoute Version 19.12-s087_1 NR191024-1807/19_12-UB
[05/08 21:56:54   3035s] #RTESIG:78da8d90c10a83300c8677de5384eac1c1744db54d3d3af0ea86b85dc5818e814cb0f5fd
[05/08 21:56:54   3035s] #       e7d8755a730bf9f892fc9e7fcf4b6098462842c335d508458929729184a8399d30ade7d1
[05/08 21:56:54   3035s] #       edccf69e7fb95652d18c33088c1d5fefe71126d38e605a6be7eef063346ae89adeb4103c
[05/08 21:56:54   3035s] #       86a1ffcba0501aa48812fe2d08ba7e68ec0299a25b1773b501921ba02489816545951745
[05/08 21:56:54   3035s] #       b6fe274a21dd3ea915d8715a659488dd22a5855344cabd8c68c3d544e4146914c01623da
[05/08 21:56:54   3035s] #       7d003b34b471
[05/08 21:56:54   3035s] #
[05/08 21:56:54   3035s] #Skip comparing routing design signature in db-snapshot flow
[05/08 21:56:54   3035s] #RTESIG:78da8d90c10a83300c8677de5384eac1c1744db54d3d3af0ea86b85dc5818e814cb0f5fd
[05/08 21:56:54   3035s] #       e7d8755a730bf9f892fc9e7fcf4b6098462842c335d508458929729184a8399d30ade7d1
[05/08 21:56:54   3035s] #       edccf69e7fb95652d18c33088c1d5fefe71126d38e605a6be7eef063346ae89adeb4103c
[05/08 21:56:54   3035s] #       86a1ffcba0501aa48812fe2d08ba7e68ec0299a25b1773b501921ba02489816545951745
[05/08 21:56:54   3035s] #       b6fe274a21dd3ea915d8715a659488dd22a5855344cabd8c68c3d544e4146914c01623da
[05/08 21:56:54   3035s] #       7d003b34b471
[05/08 21:56:54   3035s] #
[05/08 21:56:54   3035s] #Using multithreading with 10 threads.
[05/08 21:56:54   3036s] ### Time Record (Data Preparation) is installed.
[05/08 21:56:54   3036s] #Start routing data preparation on Wed May  8 21:56:54 2024
[05/08 21:56:54   3036s] #
[05/08 21:56:54   3036s] #Minimum voltage of a net in the design = 0.000.
[05/08 21:56:54   3036s] #Maximum voltage of a net in the design = 1.620.
[05/08 21:56:54   3036s] #Voltage range [0.000 - 1.620] has 15002 nets.
[05/08 21:56:54   3036s] #Voltage range [1.620 - 1.620] has 1 net.
[05/08 21:56:54   3036s] #Voltage range [0.000 - 0.000] has 1 net.
[05/08 21:56:54   3036s] ### Time Record (Cell Pin Access) is installed.
[05/08 21:56:55   3036s] ### Time Record (Cell Pin Access) is uninstalled.
[05/08 21:56:55   3036s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[05/08 21:56:55   3036s] # METAL2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[05/08 21:56:55   3036s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[05/08 21:56:55   3036s] # METAL4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[05/08 21:56:55   3036s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[05/08 21:56:55   3036s] #Using user defined Ggrids in DB.
[05/08 21:56:55   3036s] #Done routing data preparation.
[05/08 21:56:55   3036s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1834.87 (MB), peak = 2271.87 (MB)
[05/08 21:56:55   3036s] ### Time Record (Data Preparation) is uninstalled.
[05/08 21:56:55   3036s] ### Time Record (Special Wire Merging) is installed.
[05/08 21:56:55   3036s] #Merging special wires: starts on Wed May  8 21:56:55 2024 with memory = 1836.16 (MB), peak = 2271.87 (MB)
[05/08 21:56:55   3036s] #
[05/08 21:56:55   3036s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.2 GB --1.11 [10]--
[05/08 21:56:55   3036s] ### Time Record (Special Wire Merging) is uninstalled.
[05/08 21:56:55   3036s] #Found 0 nets for post-route si or timing fixing.
[05/08 21:56:55   3036s] #
[05/08 21:56:55   3036s] #Finished routing data preparation on Wed May  8 21:56:55 2024
[05/08 21:56:55   3036s] #
[05/08 21:56:55   3036s] #Cpu time = 00:00:01
[05/08 21:56:55   3036s] #Elapsed time = 00:00:01
[05/08 21:56:55   3036s] #Increased memory = 7.58 (MB)
[05/08 21:56:55   3036s] #Total memory = 1837.02 (MB)
[05/08 21:56:55   3036s] #Peak memory = 2271.87 (MB)
[05/08 21:56:55   3036s] #
[05/08 21:56:55   3036s] ### Time Record (Global Routing) is installed.
[05/08 21:56:55   3036s] #
[05/08 21:56:55   3036s] #Start global routing on Wed May  8 21:56:55 2024
[05/08 21:56:55   3036s] #
[05/08 21:56:55   3036s] #
[05/08 21:56:55   3036s] #Start global routing initialization on Wed May  8 21:56:55 2024
[05/08 21:56:55   3036s] #
[05/08 21:56:55   3036s] #WARNING (NRGR-24) Design is already global routed.
[05/08 21:56:55   3036s] ### Time Record (Global Routing) is uninstalled.
[05/08 21:56:55   3037s] ### Time Record (Track Assignment) is installed.
[05/08 21:56:55   3037s] ### Time Record (Track Assignment) is uninstalled.
[05/08 21:56:55   3037s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1837.14 (MB), peak = 2271.87 (MB)
[05/08 21:56:55   3037s] ### Time Record (Track Assignment) is installed.
[05/08 21:56:55   3037s] #Start Track Assignment.
[05/08 21:56:57   3039s] #Done with 788 horizontal wires in 4 hboxes and 992 vertical wires in 4 hboxes.
[05/08 21:56:59   3041s] #Done with 212 horizontal wires in 4 hboxes and 427 vertical wires in 4 hboxes.
[05/08 21:56:59   3042s] #Complete Track Assignment.
[05/08 21:56:59   3042s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 21:56:59   3042s] #Total wire length = 1463097 um.
[05/08 21:56:59   3042s] #Total half perimeter of net bounding box = 1360260 um.
[05/08 21:56:59   3042s] #Total wire length on LAYER METAL1 = 94963 um.
[05/08 21:56:59   3042s] #Total wire length on LAYER METAL2 = 669934 um.
[05/08 21:56:59   3042s] #Total wire length on LAYER METAL3 = 648059 um.
[05/08 21:56:59   3042s] #Total wire length on LAYER METAL4 = 47777 um.
[05/08 21:56:59   3042s] #Total wire length on LAYER METAL5 = 2364 um.
[05/08 21:56:59   3042s] #Total number of vias = 79038
[05/08 21:56:59   3042s] #Up-Via Summary (total 79038):
[05/08 21:56:59   3042s] #           
[05/08 21:56:59   3042s] #-----------------------
[05/08 21:56:59   3042s] # METAL1          49107
[05/08 21:56:59   3042s] # METAL2          29291
[05/08 21:56:59   3042s] # METAL3            587
[05/08 21:56:59   3042s] # METAL4             53
[05/08 21:56:59   3042s] #-----------------------
[05/08 21:56:59   3042s] #                 79038 
[05/08 21:56:59   3042s] #
[05/08 21:56:59   3042s] ### Time Record (Track Assignment) is uninstalled.
[05/08 21:56:59   3042s] #cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1857.79 (MB), peak = 2271.87 (MB)
[05/08 21:56:59   3042s] #
[05/08 21:56:59   3042s] #number of short segments in preferred routing layers
[05/08 21:56:59   3042s] #	METAL3    Total 
[05/08 21:56:59   3042s] #	2         2         
[05/08 21:56:59   3042s] #
[05/08 21:56:59   3042s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/08 21:56:59   3042s] #Cpu time = 00:00:06
[05/08 21:56:59   3042s] #Elapsed time = 00:00:05
[05/08 21:56:59   3042s] #Increased memory = 28.69 (MB)
[05/08 21:56:59   3042s] #Total memory = 1858.13 (MB)
[05/08 21:56:59   3042s] #Peak memory = 2271.87 (MB)
[05/08 21:56:59   3042s] #Using multithreading with 10 threads.
[05/08 21:56:59   3042s] ### Time Record (Detail Routing) is installed.
[05/08 21:56:59   3042s] ### max drc and si pitch = 2680 ( 1.34000 um) MT-safe pitch = 3520 ( 1.76000 um) patch pitch = 21680 (10.84000 um)
[05/08 21:57:00   3042s] #
[05/08 21:57:00   3042s] #Start Detail Routing..
[05/08 21:57:00   3042s] #start initial detail routing ...
[05/08 21:57:00   3042s] ### Design has 2 dirty nets, 13316 dirty-areas), has valid drcs
[05/08 21:57:00   3051s] #    completing 10% with 13 violations
[05/08 21:57:00   3051s] #    elapsed time = 00:00:01, memory = 2075.74 (MB)
[05/08 21:57:02   3066s] #    completing 20% with 45 violations
[05/08 21:57:02   3066s] #    elapsed time = 00:00:02, memory = 2118.25 (MB)
[05/08 21:57:02   3070s] #    completing 30% with 46 violations
[05/08 21:57:02   3070s] #    elapsed time = 00:00:03, memory = 2111.40 (MB)
[05/08 21:57:04   3085s] #    completing 40% with 43 violations
[05/08 21:57:04   3085s] #    elapsed time = 00:00:04, memory = 2136.34 (MB)
[05/08 21:57:05   3094s] #    completing 50% with 43 violations
[05/08 21:57:05   3094s] #    elapsed time = 00:00:05, memory = 2126.63 (MB)
[05/08 21:57:06   3102s] #    completing 60% with 48 violations
[05/08 21:57:06   3102s] #    elapsed time = 00:00:06, memory = 2142.79 (MB)
[05/08 21:57:07   3117s] #    completing 70% with 51 violations
[05/08 21:57:07   3117s] #    elapsed time = 00:00:08, memory = 2135.78 (MB)
[05/08 21:57:08   3122s] #    completing 80% with 50 violations
[05/08 21:57:08   3122s] #    elapsed time = 00:00:08, memory = 2129.58 (MB)
[05/08 21:57:09   3136s] #    completing 90% with 18 violations
[05/08 21:57:09   3136s] #    elapsed time = 00:00:09, memory = 2164.49 (MB)
[05/08 21:57:10   3144s] #    completing 100% with 13 violations
[05/08 21:57:10   3144s] #    elapsed time = 00:00:10, memory = 2154.52 (MB)
[05/08 21:57:10   3144s] # ECO: 31.6% of the total area was rechecked for DRC, and 35.3% required routing.
[05/08 21:57:10   3145s] #   number of violations = 13
[05/08 21:57:10   3145s] #
[05/08 21:57:10   3145s] #    By Layer and Type :
[05/08 21:57:10   3145s] #	         MetSpc    Short     Loop      Mar   Totals
[05/08 21:57:10   3145s] #	METAL1        1        4        1        0        6
[05/08 21:57:10   3145s] #	METAL2        3        3        0        1        7
[05/08 21:57:10   3145s] #	Totals        4        7        1        1       13
[05/08 21:57:10   3145s] #780 out of 21741 instances (3.6%) need to be verified(marked ipoed), dirty area = 0.2%.
[05/08 21:57:10   3145s] #7.2% of the total area is being checked for drcs
[05/08 21:57:10   3150s] #7.2% of the total area was checked
[05/08 21:57:10   3150s] #   number of violations = 14
[05/08 21:57:10   3150s] #
[05/08 21:57:10   3150s] #    By Layer and Type :
[05/08 21:57:10   3150s] #	         MetSpc    Short     Loop      Mar   Totals
[05/08 21:57:10   3150s] #	METAL1        1        4        2        0        7
[05/08 21:57:10   3150s] #	METAL2        3        3        0        1        7
[05/08 21:57:10   3150s] #	Totals        4        7        2        1       14
[05/08 21:57:10   3150s] #cpu time = 00:01:48, elapsed time = 00:00:11, memory = 2157.14 (MB), peak = 2271.87 (MB)
[05/08 21:57:11   3150s] #start 1st optimization iteration ...
[05/08 21:57:11   3153s] #   number of violations = 2
[05/08 21:57:11   3153s] #
[05/08 21:57:11   3153s] #    By Layer and Type :
[05/08 21:57:11   3153s] #	         MetSpc    Short   Totals
[05/08 21:57:11   3153s] #	METAL1        1        0        1
[05/08 21:57:11   3153s] #	METAL2        0        1        1
[05/08 21:57:11   3153s] #	Totals        1        1        2
[05/08 21:57:11   3153s] #    number of process antenna violations = 1709
[05/08 21:57:11   3153s] #cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2166.95 (MB), peak = 2271.87 (MB)
[05/08 21:57:11   3153s] #start 2nd optimization iteration ...
[05/08 21:57:11   3156s] #   number of violations = 1
[05/08 21:57:11   3156s] #
[05/08 21:57:11   3156s] #    By Layer and Type :
[05/08 21:57:11   3156s] #	          Short   Totals
[05/08 21:57:11   3156s] #	METAL1        0        0
[05/08 21:57:11   3156s] #	METAL2        1        1
[05/08 21:57:11   3156s] #	Totals        1        1
[05/08 21:57:11   3156s] #    number of process antenna violations = 1709
[05/08 21:57:11   3156s] #cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2171.57 (MB), peak = 2271.87 (MB)
[05/08 21:57:11   3157s] #start 3rd optimization iteration ...
[05/08 21:57:12   3161s] #   number of violations = 0
[05/08 21:57:12   3161s] #    number of process antenna violations = 1709
[05/08 21:57:12   3161s] #cpu time = 00:00:05, elapsed time = 00:00:01, memory = 2170.34 (MB), peak = 2271.87 (MB)
[05/08 21:57:12   3161s] #Complete Detail Routing.
[05/08 21:57:12   3161s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 21:57:12   3161s] #Total wire length = 1451595 um.
[05/08 21:57:12   3161s] #Total half perimeter of net bounding box = 1360260 um.
[05/08 21:57:12   3161s] #Total wire length on LAYER METAL1 = 155699 um.
[05/08 21:57:12   3161s] #Total wire length on LAYER METAL2 = 677841 um.
[05/08 21:57:12   3161s] #Total wire length on LAYER METAL3 = 565786 um.
[05/08 21:57:12   3161s] #Total wire length on LAYER METAL4 = 50007 um.
[05/08 21:57:12   3161s] #Total wire length on LAYER METAL5 = 2262 um.
[05/08 21:57:12   3161s] #Total number of vias = 76096
[05/08 21:57:12   3161s] #Up-Via Summary (total 76096):
[05/08 21:57:12   3161s] #           
[05/08 21:57:12   3161s] #-----------------------
[05/08 21:57:12   3161s] # METAL1          47484
[05/08 21:57:12   3161s] # METAL2          27742
[05/08 21:57:12   3161s] # METAL3            819
[05/08 21:57:12   3161s] # METAL4             51
[05/08 21:57:12   3161s] #-----------------------
[05/08 21:57:12   3161s] #                 76096 
[05/08 21:57:12   3161s] #
[05/08 21:57:12   3161s] #Total number of DRC violations = 0
[05/08 21:57:12   3162s] ### Time Record (Detail Routing) is uninstalled.
[05/08 21:57:12   3162s] #Cpu time = 00:02:00
[05/08 21:57:12   3162s] #Elapsed time = 00:00:12
[05/08 21:57:12   3162s] #Increased memory = 8.35 (MB)
[05/08 21:57:12   3162s] #Total memory = 1866.48 (MB)
[05/08 21:57:12   3162s] #Peak memory = 2271.87 (MB)
[05/08 21:57:12   3162s] ### Time Record (Antenna Fixing) is installed.
[05/08 21:57:12   3162s] #
[05/08 21:57:12   3162s] #start routing for process antenna violation fix ...
[05/08 21:57:12   3162s] ### max drc and si pitch = 2680 ( 1.34000 um) MT-safe pitch = 3520 ( 1.76000 um) patch pitch = 21680 (10.84000 um)
[05/08 21:57:13   3166s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1924.62 (MB), peak = 2271.87 (MB)
[05/08 21:57:13   3166s] #
[05/08 21:57:13   3166s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 21:57:13   3166s] #Total wire length = 1452179 um.
[05/08 21:57:13   3166s] #Total half perimeter of net bounding box = 1360260 um.
[05/08 21:57:13   3166s] #Total wire length on LAYER METAL1 = 155699 um.
[05/08 21:57:13   3166s] #Total wire length on LAYER METAL2 = 676315 um.
[05/08 21:57:13   3166s] #Total wire length on LAYER METAL3 = 566101 um.
[05/08 21:57:13   3166s] #Total wire length on LAYER METAL4 = 51613 um.
[05/08 21:57:13   3166s] #Total wire length on LAYER METAL5 = 2451 um.
[05/08 21:57:13   3166s] #Total number of vias = 78025
[05/08 21:57:13   3166s] #Up-Via Summary (total 78025):
[05/08 21:57:13   3166s] #           
[05/08 21:57:13   3166s] #-----------------------
[05/08 21:57:13   3166s] # METAL1          47483
[05/08 21:57:13   3166s] # METAL2          29206
[05/08 21:57:13   3166s] # METAL3           1263
[05/08 21:57:13   3166s] # METAL4             73
[05/08 21:57:13   3166s] #-----------------------
[05/08 21:57:13   3166s] #                 78025 
[05/08 21:57:13   3166s] #
[05/08 21:57:13   3166s] #Total number of DRC violations = 0
[05/08 21:57:13   3166s] #Total number of net violated process antenna rule = 4
[05/08 21:57:13   3166s] #
[05/08 21:57:13   3167s] #
[05/08 21:57:13   3167s] # start diode insertion for process antenna violation fix ...
[05/08 21:57:13   3167s] # output diode eco list to '.nano_eco_diode.list1'.
[05/08 21:57:13   3167s] #
[05/08 21:57:13   3167s] OPERPROF: Starting DPlace-Init at level 1, MEM:2542.0M
[05/08 21:57:13   3167s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2544.4M
[05/08 21:57:13   3167s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.119, MEM:2544.3M
[05/08 21:57:13   3167s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2544.3MB).
[05/08 21:57:13   3167s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.185, MEM:2544.3M
[05/08 21:57:13   3167s] # ** Added 4 diode instances.
[05/08 21:57:13   3167s] # Distance statistics from ideal location:
[05/08 21:57:13   3167s] #     Max (X+Y): 5.498 microns
[05/08 21:57:13   3167s] #    Mean (X+Y): 2.647 microns
[05/08 21:57:13   3167s] #
[05/08 21:57:13   3167s] # 4 diode(s) added
[05/08 21:57:13   3167s] # 0 old filler cell(s) deleted
[05/08 21:57:13   3167s] # 0 new filler cell(s) added
[05/08 21:57:13   3167s] #
[05/08 21:57:16   3176s] #cpu time = 00:00:10, elapsed time = 00:00:03, memory = 1864.70 (MB), peak = 2271.87 (MB)
[05/08 21:57:16   3176s] #
[05/08 21:57:16   3176s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 21:57:16   3176s] #Total wire length = 1452191 um.
[05/08 21:57:16   3176s] #Total half perimeter of net bounding box = 1360262 um.
[05/08 21:57:16   3176s] #Total wire length on LAYER METAL1 = 155701 um.
[05/08 21:57:16   3176s] #Total wire length on LAYER METAL2 = 676321 um.
[05/08 21:57:16   3176s] #Total wire length on LAYER METAL3 = 566105 um.
[05/08 21:57:16   3176s] #Total wire length on LAYER METAL4 = 51613 um.
[05/08 21:57:16   3176s] #Total wire length on LAYER METAL5 = 2451 um.
[05/08 21:57:16   3176s] #Total number of vias = 78032
[05/08 21:57:16   3176s] #Up-Via Summary (total 78032):
[05/08 21:57:16   3176s] #           
[05/08 21:57:16   3176s] #-----------------------
[05/08 21:57:16   3176s] # METAL1          47486
[05/08 21:57:16   3176s] # METAL2          29210
[05/08 21:57:16   3176s] # METAL3           1263
[05/08 21:57:16   3176s] # METAL4             73
[05/08 21:57:16   3176s] #-----------------------
[05/08 21:57:16   3176s] #                 78032 
[05/08 21:57:16   3176s] #
[05/08 21:57:16   3176s] #Total number of DRC violations = 0
[05/08 21:57:16   3176s] #Total number of net violated process antenna rule = 0
[05/08 21:57:16   3176s] #
[05/08 21:57:16   3177s] #
[05/08 21:57:16   3177s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 21:57:16   3177s] #Total wire length = 1452191 um.
[05/08 21:57:16   3177s] #Total half perimeter of net bounding box = 1360262 um.
[05/08 21:57:16   3177s] #Total wire length on LAYER METAL1 = 155701 um.
[05/08 21:57:16   3177s] #Total wire length on LAYER METAL2 = 676321 um.
[05/08 21:57:16   3177s] #Total wire length on LAYER METAL3 = 566105 um.
[05/08 21:57:16   3177s] #Total wire length on LAYER METAL4 = 51613 um.
[05/08 21:57:16   3177s] #Total wire length on LAYER METAL5 = 2451 um.
[05/08 21:57:16   3177s] #Total number of vias = 78032
[05/08 21:57:16   3177s] #Up-Via Summary (total 78032):
[05/08 21:57:16   3177s] #           
[05/08 21:57:16   3177s] #-----------------------
[05/08 21:57:16   3177s] # METAL1          47486
[05/08 21:57:16   3177s] # METAL2          29210
[05/08 21:57:16   3177s] # METAL3           1263
[05/08 21:57:16   3177s] # METAL4             73
[05/08 21:57:16   3177s] #-----------------------
[05/08 21:57:16   3177s] #                 78032 
[05/08 21:57:16   3177s] #
[05/08 21:57:16   3177s] #Total number of DRC violations = 0
[05/08 21:57:16   3177s] #Total number of net violated process antenna rule = 0
[05/08 21:57:16   3177s] #
[05/08 21:57:16   3177s] ### Time Record (Antenna Fixing) is uninstalled.
[05/08 21:57:16   3177s] ### Time Record (Post Route Wire Spreading) is installed.
[05/08 21:57:16   3177s] ### max drc and si pitch = 2680 ( 1.34000 um) MT-safe pitch = 3520 ( 1.76000 um) patch pitch = 21680 (10.84000 um)
[05/08 21:57:16   3177s] #
[05/08 21:57:16   3177s] #Start Post Route wire spreading..
[05/08 21:57:16   3178s] #
[05/08 21:57:16   3178s] #Start data preparation for wire spreading...
[05/08 21:57:16   3178s] #
[05/08 21:57:16   3178s] #Data preparation is done on Wed May  8 21:57:16 2024
[05/08 21:57:16   3178s] #
[05/08 21:57:16   3178s] #
[05/08 21:57:16   3178s] #Start Post Route Wire Spread.
[05/08 21:57:17   3180s] #Done with 6361 horizontal wires in 7 hboxes and 8581 vertical wires in 7 hboxes.
[05/08 21:57:17   3180s] #Complete Post Route Wire Spread.
[05/08 21:57:17   3180s] #
[05/08 21:57:17   3180s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 21:57:17   3180s] #Total wire length = 1474277 um.
[05/08 21:57:17   3180s] #Total half perimeter of net bounding box = 1360262 um.
[05/08 21:57:17   3180s] #Total wire length on LAYER METAL1 = 158095 um.
[05/08 21:57:17   3180s] #Total wire length on LAYER METAL2 = 689793 um.
[05/08 21:57:17   3180s] #Total wire length on LAYER METAL3 = 572164 um.
[05/08 21:57:17   3180s] #Total wire length on LAYER METAL4 = 51773 um.
[05/08 21:57:17   3180s] #Total wire length on LAYER METAL5 = 2452 um.
[05/08 21:57:17   3180s] #Total number of vias = 78032
[05/08 21:57:17   3180s] #Up-Via Summary (total 78032):
[05/08 21:57:17   3180s] #           
[05/08 21:57:17   3180s] #-----------------------
[05/08 21:57:17   3180s] # METAL1          47486
[05/08 21:57:17   3180s] # METAL2          29210
[05/08 21:57:17   3180s] # METAL3           1263
[05/08 21:57:17   3180s] # METAL4             73
[05/08 21:57:17   3180s] #-----------------------
[05/08 21:57:17   3180s] #                 78032 
[05/08 21:57:17   3180s] #
[05/08 21:57:18   3181s] #   number of violations = 0
[05/08 21:57:18   3181s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 1893.70 (MB), peak = 2271.87 (MB)
[05/08 21:57:18   3181s] #CELL_VIEW CHIP,init has 0 DRC violations
[05/08 21:57:18   3181s] #Total number of DRC violations = 0
[05/08 21:57:18   3181s] #Total number of process antenna violations = 14
[05/08 21:57:18   3181s] #Post Route wire spread is done.
[05/08 21:57:18   3181s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/08 21:57:18   3181s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 21:57:18   3181s] #Total wire length = 1474277 um.
[05/08 21:57:18   3181s] #Total half perimeter of net bounding box = 1360262 um.
[05/08 21:57:18   3181s] #Total wire length on LAYER METAL1 = 158095 um.
[05/08 21:57:18   3181s] #Total wire length on LAYER METAL2 = 689793 um.
[05/08 21:57:18   3181s] #Total wire length on LAYER METAL3 = 572164 um.
[05/08 21:57:18   3181s] #Total wire length on LAYER METAL4 = 51773 um.
[05/08 21:57:18   3181s] #Total wire length on LAYER METAL5 = 2452 um.
[05/08 21:57:18   3181s] #Total number of vias = 78032
[05/08 21:57:18   3181s] #Up-Via Summary (total 78032):
[05/08 21:57:18   3181s] #           
[05/08 21:57:18   3181s] #-----------------------
[05/08 21:57:18   3181s] # METAL1          47486
[05/08 21:57:18   3181s] # METAL2          29210
[05/08 21:57:18   3181s] # METAL3           1263
[05/08 21:57:18   3181s] # METAL4             73
[05/08 21:57:18   3181s] #-----------------------
[05/08 21:57:18   3181s] #                 78032 
[05/08 21:57:18   3181s] #
[05/08 21:57:18   3181s] #detailRoute Statistics:
[05/08 21:57:18   3181s] #Cpu time = 00:02:20
[05/08 21:57:18   3181s] #Elapsed time = 00:00:18
[05/08 21:57:18   3181s] #Increased memory = 1.71 (MB)
[05/08 21:57:18   3181s] #Total memory = 1859.85 (MB)
[05/08 21:57:18   3181s] #Peak memory = 2271.87 (MB)
[05/08 21:57:18   3181s] #Skip updating routing design signature in db-snapshot flow
[05/08 21:57:18   3181s] ### Time Record (DB Export) is installed.
[05/08 21:57:18   3182s] ### Time Record (DB Export) is uninstalled.
[05/08 21:57:18   3182s] ### Time Record (Post Callback) is installed.
[05/08 21:57:18   3182s] ### Time Record (Post Callback) is uninstalled.
[05/08 21:57:18   3182s] #
[05/08 21:57:18   3182s] #globalDetailRoute statistics:
[05/08 21:57:18   3182s] #Cpu time = 00:02:28
[05/08 21:57:18   3182s] #Elapsed time = 00:00:24
[05/08 21:57:18   3182s] #Increased memory = -14.04 (MB)
[05/08 21:57:18   3182s] #Total memory = 1806.54 (MB)
[05/08 21:57:18   3182s] #Peak memory = 2271.87 (MB)
[05/08 21:57:18   3182s] #Number of warnings = 44
[05/08 21:57:18   3182s] #Total number of warnings = 186
[05/08 21:57:18   3182s] #Number of fails = 0
[05/08 21:57:18   3182s] #Total number of fails = 3
[05/08 21:57:18   3182s] #Complete globalDetailRoute on Wed May  8 21:57:18 2024
[05/08 21:57:18   3182s] #
[05/08 21:57:18   3182s] ### Time Record (globalDetailRoute) is uninstalled.
[05/08 21:57:18   3182s] ### 
[05/08 21:57:18   3182s] ###   Scalability Statistics
[05/08 21:57:18   3182s] ### 
[05/08 21:57:18   3182s] ### --------------------------------+----------------+----------------+----------------+
[05/08 21:57:18   3182s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/08 21:57:18   3182s] ### --------------------------------+----------------+----------------+----------------+
[05/08 21:57:18   3182s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/08 21:57:18   3182s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/08 21:57:18   3182s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/08 21:57:18   3182s] ###   DB Import                     |        00:00:01|        00:00:00|             1.0|
[05/08 21:57:18   3182s] ###   DB Export                     |        00:00:01|        00:00:00|             1.0|
[05/08 21:57:18   3182s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[05/08 21:57:18   3182s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/08 21:57:18   3182s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[05/08 21:57:18   3182s] ###   Global Routing                |        00:00:02|        00:00:01|             1.0|
[05/08 21:57:18   3182s] ###   Track Assignment              |        00:00:05|        00:00:04|             1.2|
[05/08 21:57:18   3182s] ###   Post Route Wire Spreading     |        00:00:04|        00:00:02|             2.1|
[05/08 21:57:18   3182s] ###   Detail Routing                |        00:02:00|        00:00:12|             9.7|
[05/08 21:57:18   3182s] ###   Antenna Fixing                |        00:00:13|        00:00:03|             4.8|
[05/08 21:57:18   3182s] ###   Entire Command                |        00:02:28|        00:00:24|             6.1|
[05/08 21:57:18   3182s] ### --------------------------------+----------------+----------------+----------------+
[05/08 21:57:18   3182s] ### 
[05/08 21:57:18   3182s] **optDesign ... cpu = 0:03:12, real = 0:00:49, mem = 1749.0M, totSessionCpu=0:53:02 **
[05/08 21:57:18   3182s] -routeWithEco false                       # bool, default=false
[05/08 21:57:18   3182s] -routeSelectedNetOnly false               # bool, default=false
[05/08 21:57:18   3182s] -routeWithTimingDriven true               # bool, default=false, user setting
[05/08 21:57:18   3182s] -routeWithSiDriven true                   # bool, default=false, user setting
[05/08 21:57:18   3182s] Extraction called for design 'CHIP' of instances=21745 and nets=15004 using extraction engine 'postRoute' at effort level 'low' .
[05/08 21:57:18   3182s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 21:57:18   3182s] Type 'man IMPEXT-3530' for more detail.
[05/08 21:57:18   3182s] PostRoute (effortLevel low) RC Extraction called for design CHIP.
[05/08 21:57:18   3182s] RC Extraction called in multi-corner(1) mode.
[05/08 21:57:18   3182s] Process corner(s) are loaded.
[05/08 21:57:18   3182s]  Corner: RC_corner
[05/08 21:57:18   3182s] extractDetailRC Option : -outfile /tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d -maxResLength 200  -extended
[05/08 21:57:18   3182s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[05/08 21:57:18   3182s]       RC Corner Indexes            0   
[05/08 21:57:18   3182s] Capacitance Scaling Factor   : 1.00000 
[05/08 21:57:18   3182s] Coupling Cap. Scaling Factor : 1.00000 
[05/08 21:57:18   3182s] Resistance Scaling Factor    : 1.00000 
[05/08 21:57:18   3182s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 21:57:18   3182s] Clock Res. Scaling Factor    : 1.00000 
[05/08 21:57:18   3182s] Shrink Factor                : 1.00000
[05/08 21:57:18   3182s] LayerId::1 widthSet size::4
[05/08 21:57:18   3182s] LayerId::2 widthSet size::4
[05/08 21:57:18   3182s] LayerId::3 widthSet size::4
[05/08 21:57:18   3182s] LayerId::4 widthSet size::4
[05/08 21:57:18   3182s] LayerId::5 widthSet size::3
[05/08 21:57:18   3182s] Initializing multi-corner capacitance tables ... 
[05/08 21:57:18   3182s] Initializing multi-corner resistance tables ...
[05/08 21:57:18   3182s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2338.3M)
[05/08 21:57:18   3182s] Creating parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d' for storing RC.
[05/08 21:57:19   3183s] Extracted 10.0014% (CPU Time= 0:00:00.8  MEM= 2409.9M)
[05/08 21:57:19   3183s] Extracted 20.0014% (CPU Time= 0:00:01.1  MEM= 2409.9M)
[05/08 21:57:19   3183s] Extracted 30.0014% (CPU Time= 0:00:01.2  MEM= 2409.9M)
[05/08 21:57:20   3184s] Extracted 40.0014% (CPU Time= 0:00:01.6  MEM= 2409.9M)
[05/08 21:57:20   3184s] Extracted 50.0014% (CPU Time= 0:00:01.7  MEM= 2409.9M)
[05/08 21:57:20   3184s] Extracted 60.0014% (CPU Time= 0:00:01.9  MEM= 2409.9M)
[05/08 21:57:20   3184s] Extracted 70.0014% (CPU Time= 0:00:02.2  MEM= 2410.2M)
[05/08 21:57:20   3184s] Extracted 80.0014% (CPU Time= 0:00:02.4  MEM= 2414.7M)
[05/08 21:57:21   3185s] Extracted 90.0014% (CPU Time= 0:00:02.7  MEM= 2415.6M)
[05/08 21:57:21   3185s] Extracted 100% (CPU Time= 0:00:03.2  MEM= 2416.5M)
[05/08 21:57:22   3185s] Number of Extracted Resistors     : 237158
[05/08 21:57:22   3185s] Number of Extracted Ground Cap.   : 241792
[05/08 21:57:22   3185s] Number of Extracted Coupling Cap. : 365412
[05/08 21:57:22   3185s] Opening parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d' for reading (mem: 2336.059M)
[05/08 21:57:22   3185s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[05/08 21:57:22   3185s]  Corner: RC_corner
[05/08 21:57:22   3186s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2336.1M)
[05/08 21:57:22   3186s] Creating parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb_Filter.rcdb.d' for storing RC.
[05/08 21:57:22   3186s] Closing parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d': 14303 access done (mem: 2336.809M)
[05/08 21:57:22   3186s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2334.809M)
[05/08 21:57:22   3186s] Opening parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d' for reading (mem: 2334.809M)
[05/08 21:57:22   3186s] processing rcdb (/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d) for hinst (top) of cell (CHIP);
[05/08 21:57:23   3186s] Closing parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d': 0 access done (mem: 2334.809M)
[05/08 21:57:23   3186s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=2334.809M)
[05/08 21:57:23   3186s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.4  Real Time: 0:00:05.0  MEM: 2334.809M)
[05/08 21:57:23   3186s] **optDesign ... cpu = 0:03:17, real = 0:00:54, mem = 1748.4M, totSessionCpu=0:53:07 **
[05/08 21:57:23   3186s] Starting delay calculation for Setup views
[05/08 21:57:23   3187s] Starting SI iteration 1 using Infinite Timing Windows
[05/08 21:57:23   3187s] Begin IPO call back ...
[05/08 21:57:23   3187s] End IPO call back ...
[05/08 21:57:24   3187s] #################################################################################
[05/08 21:57:24   3187s] # Design Stage: PostRoute
[05/08 21:57:24   3187s] # Design Name: CHIP
[05/08 21:57:24   3187s] # Design Mode: 90nm
[05/08 21:57:24   3187s] # Analysis Mode: MMMC OCV 
[05/08 21:57:24   3187s] # Parasitics Mode: SPEF/RCDB
[05/08 21:57:24   3187s] # Signoff Settings: SI On 
[05/08 21:57:24   3187s] #################################################################################
[05/08 21:57:24   3188s] Topological Sorting (REAL = 0:00:00.0, MEM = 2498.3M, InitMEM = 2486.9M)
[05/08 21:57:24   3188s] Setting infinite Tws ...
[05/08 21:57:24   3188s] First Iteration Infinite Tw... 
[05/08 21:57:24   3188s] Calculate early delays in OCV mode...
[05/08 21:57:24   3188s] Calculate late delays in OCV mode...
[05/08 21:57:24   3188s] Start delay calculation (fullDC) (10 T). (MEM=2500.29)
[05/08 21:57:24   3188s] LayerId::1 widthSet size::4
[05/08 21:57:24   3188s] LayerId::2 widthSet size::4
[05/08 21:57:24   3188s] LayerId::3 widthSet size::4
[05/08 21:57:24   3188s] LayerId::4 widthSet size::4
[05/08 21:57:24   3188s] LayerId::5 widthSet size::3
[05/08 21:57:24   3188s] Initializing multi-corner capacitance tables ... 
[05/08 21:57:24   3188s] Initializing multi-corner resistance tables ...
[05/08 21:57:24   3189s] End AAE Lib Interpolated Model. (MEM=2517.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:57:24   3189s] Opening parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d' for reading (mem: 2518.934M)
[05/08 21:57:24   3189s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2521.1M)
[05/08 21:57:24   3189s] AAE_INFO: 10 threads acquired from CTE.
[05/08 21:57:25   3197s] Total number of fetched objects 14306
[05/08 21:57:25   3197s] AAE_INFO-618: Total number of nets in the design is 15004,  96.0 percent of the nets selected for SI analysis
[05/08 21:57:25   3197s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/08 21:57:25   3197s] End delay calculation. (MEM=2520.16 CPU=0:00:08.0 REAL=0:00:01.0)
[05/08 21:57:25   3197s] End delay calculation (fullDC). (MEM=2520.16 CPU=0:00:09.1 REAL=0:00:01.0)
[05/08 21:57:25   3198s] *** CDM Built up (cpu=0:00:10.1  real=0:00:01.0  mem= 2520.2M) ***
[05/08 21:57:26   3199s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2516.0M)
[05/08 21:57:26   3199s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/08 21:57:26   3199s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2516.0M)
[05/08 21:57:26   3199s] Starting SI iteration 2
[05/08 21:57:26   3200s] Calculate early delays in OCV mode...
[05/08 21:57:26   3200s] Calculate late delays in OCV mode...
[05/08 21:57:26   3200s] Start delay calculation (fullDC) (10 T). (MEM=2520.6)
[05/08 21:57:26   3200s] End AAE Lib Interpolated Model. (MEM=2520.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:57:26   3200s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[05/08 21:57:26   3200s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 14306. 
[05/08 21:57:26   3200s] Total number of fetched objects 14306
[05/08 21:57:26   3200s] AAE_INFO-618: Total number of nets in the design is 15004,  0.0 percent of the nets selected for SI analysis
[05/08 21:57:26   3200s] End delay calculation. (MEM=2525.27 CPU=0:00:00.4 REAL=0:00:00.0)
[05/08 21:57:26   3200s] End delay calculation (fullDC). (MEM=2525.27 CPU=0:00:00.5 REAL=0:00:00.0)
[05/08 21:57:26   3200s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 2525.3M) ***
[05/08 21:57:27   3202s] *** Done Building Timing Graph (cpu=0:00:16.1 real=0:00:04.0 totSessionCpu=0:53:23 mem=2527.5M)
[05/08 21:57:27   3203s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2536.4M
[05/08 21:57:27   3203s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.120, MEM:2533.2M
[05/08 21:57:27   3203s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  1.194  |  1.605  |  1.194  |  4.451  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     43 (43)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.178%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:03:34, real = 0:00:58, mem = 1968.1M, totSessionCpu=0:53:24 **
[05/08 21:57:27   3203s] **optDesign ... cpu = 0:03:34, real = 0:00:58, mem = 1968.1M, totSessionCpu=0:53:24 **
[05/08 21:57:27   3203s] Executing marking Critical Nets1
[05/08 21:57:27   3203s] *** Timing Is met
[05/08 21:57:27   3203s] *** Check timing (0:00:00.0)
[05/08 21:57:27   3203s] Running postRoute recovery in postEcoRoute mode
[05/08 21:57:27   3203s] **optDesign ... cpu = 0:03:34, real = 0:00:58, mem = 1968.1M, totSessionCpu=0:53:24 **
[05/08 21:57:27   3204s]   Timing/DRV Snapshot: (TGT)
[05/08 21:57:27   3204s]      Weighted WNS: 0.000
[05/08 21:57:27   3204s]       All  PG WNS: 0.000
[05/08 21:57:27   3204s]       High PG WNS: 0.000
[05/08 21:57:27   3204s]       All  PG TNS: 0.000
[05/08 21:57:27   3204s]       High PG TNS: 0.000
[05/08 21:57:27   3204s]          Tran DRV: 0
[05/08 21:57:27   3204s]           Cap DRV: 43
[05/08 21:57:27   3204s]        Fanout DRV: 0
[05/08 21:57:27   3204s]            Glitch: 0
[05/08 21:57:27   3204s]    Category Slack: { [L, 1.194] [H, 1.605] }
[05/08 21:57:27   3204s] 
[05/08 21:57:27   3204s] Checking setup slack degradation ...
[05/08 21:57:27   3204s] 
[05/08 21:57:27   3204s] Recovery Manager:
[05/08 21:57:27   3204s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[05/08 21:57:27   3204s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[05/08 21:57:27   3204s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[05/08 21:57:27   3204s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[05/08 21:57:27   3204s] 
[05/08 21:57:27   3204s] Checking DRV degradation...
[05/08 21:57:27   3204s] 
[05/08 21:57:27   3204s] Recovery Manager:
[05/08 21:57:27   3204s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/08 21:57:27   3204s]      Cap DRV degradation : 0 (43 -> 43, Margin 20) - Skip
[05/08 21:57:27   3204s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/08 21:57:27   3204s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[05/08 21:57:27   3204s] 
[05/08 21:57:27   3204s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/08 21:57:27   3204s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=2555.10M, totSessionCpu=0:53:24).
[05/08 21:57:27   3204s] **optDesign ... cpu = 0:03:34, real = 0:00:58, mem = 1968.1M, totSessionCpu=0:53:24 **
[05/08 21:57:27   3204s] 
[05/08 21:57:27   3204s] Latch borrow mode reset to max_borrow
[05/08 21:57:28   3205s] Reported timing to dir ./timingReports
[05/08 21:57:28   3205s] **optDesign ... cpu = 0:03:35, real = 0:00:59, mem = 1968.6M, totSessionCpu=0:53:25 **
[05/08 21:57:28   3205s] End AAE Lib Interpolated Model. (MEM=2525.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:57:28   3205s] Begin: glitch net info
[05/08 21:57:28   3205s] glitch slack range: number of glitch nets
[05/08 21:57:28   3205s] glitch slack < -0.32 : 0
[05/08 21:57:28   3205s] -0.32 < glitch slack < -0.28 : 0
[05/08 21:57:28   3205s] -0.28 < glitch slack < -0.24 : 0
[05/08 21:57:28   3205s] -0.24 < glitch slack < -0.2 : 0
[05/08 21:57:28   3205s] -0.2 < glitch slack < -0.16 : 0
[05/08 21:57:28   3205s] -0.16 < glitch slack < -0.12 : 0
[05/08 21:57:28   3205s] -0.12 < glitch slack < -0.08 : 0
[05/08 21:57:28   3205s] -0.08 < glitch slack < -0.04 : 0
[05/08 21:57:28   3205s] -0.04 < glitch slack : 0
[05/08 21:57:28   3205s] End: glitch net info
[05/08 21:57:28   3205s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2532.6M
[05/08 21:57:28   3205s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.113, MEM:2532.6M
[05/08 21:57:30   3207s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  1.194  |  1.605  |  1.194  |  4.451  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     43 (43)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.178%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:03:37, real = 0:01:01, mem = 1970.2M, totSessionCpu=0:53:27 **
[05/08 21:57:30   3207s]  ReSet Options after AAE Based Opt flow 
[05/08 21:57:30   3207s] Deleting Cell Server ...
[05/08 21:57:30   3207s] Deleting Lib Analyzer.
[05/08 21:57:30   3207s] Opt: RC extraction mode changed to 'detail'
[05/08 21:57:30   3207s] *** Finished optDesign ***
[05/08 21:57:30   3207s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/08 21:57:30   3207s] Info: pop threads available for lower-level modules during optimization.
[05/08 21:57:30   3207s] Info: Destroy the CCOpt slew target map.
[05/08 21:57:30   3207s] clean pInstBBox. size 0
[05/08 21:57:30   3207s] All LLGs are deleted
[05/08 21:57:30   3207s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2541.0M
[05/08 21:57:30   3207s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.003, MEM:2532.7M
[05/08 21:57:30   3207s] 
[05/08 21:57:30   3207s] =============================================================================================
[05/08 21:57:30   3207s]  Final TAT Report for optDesign
[05/08 21:57:30   3207s] =============================================================================================
[05/08 21:57:30   3207s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 21:57:30   3207s] ---------------------------------------------------------------------------------------------
[05/08 21:57:30   3207s] [ TimingUpdate           ]     10   0:00:01.1  (   1.7 % )     0:00:08.1 /  0:00:33.3    4.1
[05/08 21:57:30   3207s] [ FullDelayCalc          ]      2   0:00:07.0  (  11.7 % )     0:00:07.0 /  0:00:27.2    3.9
[05/08 21:57:30   3207s] [ Extraction             ]      2   0:00:07.8  (  12.9 % )     0:00:07.8 /  0:00:07.5    1.0
[05/08 21:57:30   3207s] [ CheckPlace             ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/08 21:57:30   3207s] [ RefinePlace            ]      1   0:00:00.5  (   0.9 % )     0:00:00.5 /  0:00:00.8    1.5
[05/08 21:57:30   3207s] [ LayerAssignment        ]      2   0:00:01.3  (   2.2 % )     0:00:01.3 /  0:00:01.3    1.0
[05/08 21:57:30   3207s] [ EcoRoute               ]      1   0:00:24.1  (  40.0 % )     0:00:24.1 /  0:02:27.6    6.1
[05/08 21:57:30   3207s] [ ViewPruning            ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[05/08 21:57:30   3207s] [ QThreadMaster          ]      1   0:00:01.9  (   3.2 % )     0:00:01.9 /  0:00:07.0    3.6
[05/08 21:57:30   3207s] [ TimingReport           ]      8   0:00:00.5  (   0.8 % )     0:00:00.5 /  0:00:00.5    1.0
[05/08 21:57:30   3207s] [ DrvReport              ]      4   0:00:01.8  (   3.0 % )     0:00:01.8 /  0:00:02.4    1.3
[05/08 21:57:30   3207s] [ MISC                   ]          0:00:13.9  (  23.1 % )     0:00:13.9 /  0:00:15.5    1.1
[05/08 21:57:30   3207s] ---------------------------------------------------------------------------------------------
[05/08 21:57:30   3207s]  optDesign TOTAL                    0:01:00.2  ( 100.0 % )     0:01:00.2 /  0:03:36.2    3.6
[05/08 21:57:30   3207s] ---------------------------------------------------------------------------------------------
[05/08 21:57:30   3207s] 
[05/08 21:57:37   3208s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol true -padFillerCellsOverlap true -routingBlkgPinOverlap false -routingCellBlkgOverlap false -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[05/08 21:57:37   3208s] <CMD> verifyGeometry
[05/08 21:57:37   3208s]  *** Starting Verify Geometry (MEM: 2532.9) ***
[05/08 21:57:37   3208s] 
[05/08 21:57:37   3208s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... Starting Verification
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... Initializing
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[05/08 21:57:37   3208s]                   ...... bin size: 7040
[05/08 21:57:37   3208s] Multi-CPU acceleration using 10 CPU(s).
[05/08 21:57:37   3208s] Saving Drc markers ...
[05/08 21:57:37   3208s] ... 15 markers are saved ...
[05/08 21:57:37   3208s] ... 0 geometry drc markers are saved ...
[05/08 21:57:37   3208s] ... 14 antenna drc markers are saved ...
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 1 of 64  Thread : 0
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 2 of 64  Thread : 1
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 3 of 64  Thread : 2
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 4 of 64  Thread : 3
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 5 of 64  Thread : 4
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 6 of 64  Thread : 5
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 7 of 64  Thread : 6
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 8 of 64  Thread : 7
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 9 of 64  Thread : 8
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 10 of 64  Thread : 9
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 20 of 64  Thread : 9
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 30 of 64  Thread : 9
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 40 of 64  Thread : 9
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 19 of 64  Thread : 8
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 29 of 64  Thread : 8
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 50 of 64  Thread : 9
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 60 of 64  Thread : 9
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 39 of 64  Thread : 8
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 49 of 64  Thread : 8
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 18 of 64  Thread : 7
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 28 of 64  Thread : 7
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 15 of 64  Thread : 4
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 25 of 64  Thread : 4
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 38 of 64  Thread : 7
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 11 of 64  Thread : 0
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 13 of 64  Thread : 2
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 48 of 64  Thread : 7
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 21 of 64  Thread : 0
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 23 of 64  Thread : 2
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 33 of 64  Thread : 2
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 14 of 64  Thread : 3
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 31 of 64  Thread : 0
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 24 of 64  Thread : 3
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 41 of 64  Thread : 0
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 17 of 64  Thread : 6
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 12 of 64  Thread : 1
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 22 of 64  Thread : 1
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 59 of 64  Thread : 8
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 32 of 64  Thread : 1
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 16 of 64  Thread : 5
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 35 of 64  Thread : 4
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 45 of 64  Thread : 4
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 55 of 64  Thread : 4
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 43 of 64  Thread : 2
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 53 of 64  Thread : 2
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 63 of 64  Thread : 2
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 58 of 64  Thread : 7
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 34 of 64  Thread : 3
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 51 of 64  Thread : 0
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 44 of 64  Thread : 3
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 61 of 64  Thread : 0
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 42 of 64  Thread : 1
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 54 of 64  Thread : 3
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 52 of 64  Thread : 1
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 27 of 64  Thread : 6
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 64 of 64  Thread : 3
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 62 of 64  Thread : 1
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 37 of 64  Thread : 6
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 47 of 64  Thread : 6
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 57 of 64  Thread : 6
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 26 of 64  Thread : 5
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 36 of 64  Thread : 5
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 46 of 64  Thread : 5
[05/08 21:57:37   3208s]   VERIFY GEOMETRY ...... SubArea : 56 of 64  Thread : 5
[05/08 21:58:03   3407s] VG: elapsed time: 26.00
[05/08 21:58:03   3407s] Begin Summary ...
[05/08 21:58:03   3407s]   Cells       : 0
[05/08 21:58:03   3407s]   SameNet     : 0
[05/08 21:58:03   3407s]   Wiring      : 0
[05/08 21:58:03   3407s]   Antenna     : 0
[05/08 21:58:03   3407s]   Short       : 0
[05/08 21:58:03   3407s]   Overlap     : 0
[05/08 21:58:03   3407s] End Summary
[05/08 21:58:03   3407s] 
[05/08 21:58:03   3407s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/08 21:58:03   3407s] 
[05/08 21:58:03   3407s] **********End: VERIFY GEOMETRY**********
[05/08 21:58:03   3407s]  *** verify geometry (CPU: 0:03:19  MEM: 10780.7M)
[05/08 21:58:03   3407s] 
[05/08 21:58:03   3407s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[05/08 21:58:34   3410s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/08 21:58:34   3410s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
[05/08 21:58:34   3410s]  Reset EOS DB
[05/08 21:58:34   3410s] Ignoring AAE DB Resetting ...
[05/08 21:58:34   3410s] Closing parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d': 14303 access done (mem: 2516.422M)
[05/08 21:58:34   3410s] Extraction called for design 'CHIP' of instances=21745 and nets=15004 using extraction engine 'postRoute' at effort level 'low' .
[05/08 21:58:34   3410s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 21:58:34   3410s] Type 'man IMPEXT-3530' for more detail.
[05/08 21:58:34   3410s] PostRoute (effortLevel low) RC Extraction called for design CHIP.
[05/08 21:58:34   3410s] RC Extraction called in multi-corner(1) mode.
[05/08 21:58:34   3410s] Process corner(s) are loaded.
[05/08 21:58:34   3410s]  Corner: RC_corner
[05/08 21:58:34   3410s] extractDetailRC Option : -outfile /tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d -maxResLength 200  -extended
[05/08 21:58:34   3410s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[05/08 21:58:34   3410s]       RC Corner Indexes            0   
[05/08 21:58:34   3410s] Capacitance Scaling Factor   : 1.00000 
[05/08 21:58:34   3410s] Coupling Cap. Scaling Factor : 1.00000 
[05/08 21:58:34   3410s] Resistance Scaling Factor    : 1.00000 
[05/08 21:58:34   3410s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 21:58:34   3410s] Clock Res. Scaling Factor    : 1.00000 
[05/08 21:58:34   3410s] Shrink Factor                : 1.00000
[05/08 21:58:34   3411s] LayerId::1 widthSet size::4
[05/08 21:58:34   3411s] LayerId::2 widthSet size::4
[05/08 21:58:34   3411s] LayerId::3 widthSet size::4
[05/08 21:58:34   3411s] LayerId::4 widthSet size::4
[05/08 21:58:34   3411s] LayerId::5 widthSet size::3
[05/08 21:58:34   3411s] Initializing multi-corner capacitance tables ... 
[05/08 21:58:34   3411s] Initializing multi-corner resistance tables ...
[05/08 21:58:35   3411s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2516.3M)
[05/08 21:58:35   3411s] Creating parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d' for storing RC.
[05/08 21:58:35   3412s] Extracted 10.0014% (CPU Time= 0:00:00.8  MEM= 2598.3M)
[05/08 21:58:35   3412s] Extracted 20.0014% (CPU Time= 0:00:01.1  MEM= 2598.3M)
[05/08 21:58:36   3412s] Extracted 30.0014% (CPU Time= 0:00:01.3  MEM= 2599.0M)
[05/08 21:58:36   3412s] Extracted 40.0014% (CPU Time= 0:00:01.6  MEM= 2600.4M)
[05/08 21:58:36   3412s] Extracted 50.0014% (CPU Time= 0:00:01.8  MEM= 2601.0M)
[05/08 21:58:36   3413s] Extracted 60.0014% (CPU Time= 0:00:02.0  MEM= 2602.1M)
[05/08 21:58:37   3413s] Extracted 70.0014% (CPU Time= 0:00:02.3  MEM= 2602.6M)
[05/08 21:58:37   3413s] Extracted 80.0014% (CPU Time= 0:00:02.4  MEM= 2607.1M)
[05/08 21:58:37   3414s] Extracted 90.0014% (CPU Time= 0:00:02.8  MEM= 2608.0M)
[05/08 21:58:38   3414s] Extracted 100% (CPU Time= 0:00:03.5  MEM= 2608.9M)
[05/08 21:58:38   3414s] Number of Extracted Resistors     : 237158
[05/08 21:58:38   3414s] Number of Extracted Ground Cap.   : 241792
[05/08 21:58:38   3414s] Number of Extracted Coupling Cap. : 365412
[05/08 21:58:38   3414s] Opening parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d' for reading (mem: 2512.559M)
[05/08 21:58:38   3414s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[05/08 21:58:38   3414s]  Corner: RC_corner
[05/08 21:58:38   3414s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2512.6M)
[05/08 21:58:38   3414s] Creating parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb_Filter.rcdb.d' for storing RC.
[05/08 21:58:38   3415s] Closing parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d': 14303 access done (mem: 2514.012M)
[05/08 21:58:39   3415s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2512.012M)
[05/08 21:58:39   3415s] Opening parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d' for reading (mem: 2512.012M)
[05/08 21:58:39   3415s] processing rcdb (/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d) for hinst (top) of cell (CHIP);
[05/08 21:58:39   3415s] Closing parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d': 0 access done (mem: 2512.012M)
[05/08 21:58:39   3415s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:00.0, current mem=2512.012M)
[05/08 21:58:39   3415s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.7  Real Time: 0:00:05.0  MEM: 2512.012M)
[05/08 21:58:39   3415s] Starting delay calculation for Setup views
[05/08 21:58:39   3415s] Starting SI iteration 1 using Infinite Timing Windows
[05/08 21:58:39   3415s] Begin IPO call back ...
[05/08 21:58:40   3416s] End IPO call back ...
[05/08 21:58:40   3416s] #################################################################################
[05/08 21:58:40   3416s] # Design Stage: PostRoute
[05/08 21:58:40   3416s] # Design Name: CHIP
[05/08 21:58:40   3416s] # Design Mode: 90nm
[05/08 21:58:40   3416s] # Analysis Mode: MMMC OCV 
[05/08 21:58:40   3416s] # Parasitics Mode: SPEF/RCDB
[05/08 21:58:40   3416s] # Signoff Settings: SI On 
[05/08 21:58:40   3416s] #################################################################################
[05/08 21:58:40   3417s] Topological Sorting (REAL = 0:00:00.0, MEM = 2486.2M, InitMEM = 2475.5M)
[05/08 21:58:40   3418s] Setting infinite Tws ...
[05/08 21:58:40   3418s] First Iteration Infinite Tw... 
[05/08 21:58:40   3418s] Calculate early delays in OCV mode...
[05/08 21:58:40   3418s] Calculate late delays in OCV mode...
[05/08 21:58:40   3418s] Start delay calculation (fullDC) (10 T). (MEM=2488.17)
[05/08 21:58:40   3418s] LayerId::1 widthSet size::4
[05/08 21:58:40   3418s] LayerId::2 widthSet size::4
[05/08 21:58:40   3418s] LayerId::3 widthSet size::4
[05/08 21:58:40   3418s] LayerId::4 widthSet size::4
[05/08 21:58:40   3418s] LayerId::5 widthSet size::3
[05/08 21:58:40   3418s] Initializing multi-corner capacitance tables ... 
[05/08 21:58:40   3418s] Initializing multi-corner resistance tables ...
[05/08 21:58:41   3418s] End AAE Lib Interpolated Model. (MEM=2505.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:58:41   3418s] Opening parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d' for reading (mem: 2506.691M)
[05/08 21:58:41   3418s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2508.8M)
[05/08 21:58:41   3418s] AAE_INFO: 10 threads acquired from CTE.
[05/08 21:58:42   3428s] Total number of fetched objects 14306
[05/08 21:58:42   3428s] AAE_INFO-618: Total number of nets in the design is 15004,  96.0 percent of the nets selected for SI analysis
[05/08 21:58:42   3428s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/08 21:58:42   3428s] End delay calculation. (MEM=2511.62 CPU=0:00:08.9 REAL=0:00:01.0)
[05/08 21:58:42   3428s] End delay calculation (fullDC). (MEM=2511.62 CPU=0:00:10.1 REAL=0:00:02.0)
[05/08 21:58:42   3428s] *** CDM Built up (cpu=0:00:11.4  real=0:00:02.0  mem= 2511.6M) ***
[05/08 21:58:42   3429s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2510.8M)
[05/08 21:58:42   3429s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/08 21:58:42   3429s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2510.8M)
[05/08 21:58:42   3429s] Starting SI iteration 2
[05/08 21:58:43   3430s] Calculate early delays in OCV mode...
[05/08 21:58:43   3430s] Calculate late delays in OCV mode...
[05/08 21:58:43   3430s] Start delay calculation (fullDC) (10 T). (MEM=2514.45)
[05/08 21:58:43   3430s] End AAE Lib Interpolated Model. (MEM=2514.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:58:43   3430s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[05/08 21:58:43   3430s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 14306. 
[05/08 21:58:43   3430s] Total number of fetched objects 14306
[05/08 21:58:43   3430s] AAE_INFO-618: Total number of nets in the design is 15004,  0.0 percent of the nets selected for SI analysis
[05/08 21:58:43   3430s] End delay calculation. (MEM=2518.51 CPU=0:00:00.4 REAL=0:00:00.0)
[05/08 21:58:43   3430s] End delay calculation (fullDC). (MEM=2518.51 CPU=0:00:00.5 REAL=0:00:00.0)
[05/08 21:58:43   3430s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 2518.5M) ***
[05/08 21:58:43   3431s] *** Done Building Timing Graph (cpu=0:00:15.6 real=0:00:04.0 totSessionCpu=0:57:11 mem=2520.0M)
[05/08 21:58:43   3431s] End AAE Lib Interpolated Model. (MEM=2520.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:58:43   3431s] Begin: glitch net info
[05/08 21:58:43   3431s] glitch slack range: number of glitch nets
[05/08 21:58:43   3431s] glitch slack < -0.32 : 0
[05/08 21:58:43   3431s] -0.32 < glitch slack < -0.28 : 0
[05/08 21:58:43   3431s] -0.28 < glitch slack < -0.24 : 0
[05/08 21:58:43   3431s] -0.24 < glitch slack < -0.2 : 0
[05/08 21:58:43   3431s] -0.2 < glitch slack < -0.16 : 0
[05/08 21:58:43   3431s] -0.16 < glitch slack < -0.12 : 0
[05/08 21:58:43   3431s] -0.12 < glitch slack < -0.08 : 0
[05/08 21:58:43   3431s] -0.08 < glitch slack < -0.04 : 0
[05/08 21:58:43   3431s] -0.04 < glitch slack : 0
[05/08 21:58:43   3431s] End: glitch net info
[05/08 21:58:43   3431s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2528.2M
[05/08 21:58:43   3431s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2528.2M
[05/08 21:58:43   3431s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2568.5M
[05/08 21:58:43   3432s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.280, REAL:0.034, MEM:2569.2M
[05/08 21:58:43   3432s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.410, REAL:0.131, MEM:2569.2M
[05/08 21:58:44   3432s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.460, REAL:0.179, MEM:2569.4M
[05/08 21:58:44   3432s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2569.4M
[05/08 21:58:44   3432s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2561.1M
[05/08 21:58:46   3433s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  1.194  |  1.605  |  1.194  |  4.451  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     43 (43)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.178%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[05/08 21:58:46   3433s] Total CPU time: 22.87 sec
[05/08 21:58:46   3433s] Total Real time: 12.0 sec
[05/08 21:58:46   3433s] Total Memory Usage: 2549.867188 Mbytes
[05/08 21:58:46   3433s] Info: pop threads available for lower-level modules during optimization.
[05/08 21:58:46   3433s] Reset AAE Options
[05/08 21:58:46   3433s] 
[05/08 21:58:46   3433s] =============================================================================================
[05/08 21:58:46   3433s]  Final TAT Report for timeDesign
[05/08 21:58:46   3433s] =============================================================================================
[05/08 21:58:46   3433s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 21:58:46   3433s] ---------------------------------------------------------------------------------------------
[05/08 21:58:46   3433s] [ TimingUpdate           ]      2   0:00:00.1  (   1.2 % )     0:00:04.0 /  0:00:15.6    3.9
[05/08 21:58:46   3433s] [ FullDelayCalc          ]      1   0:00:03.9  (  33.2 % )     0:00:03.9 /  0:00:14.9    3.8
[05/08 21:58:46   3433s] [ Extraction             ]      1   0:00:05.0  (  43.0 % )     0:00:05.0 /  0:00:04.9    1.0
[05/08 21:58:46   3433s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 21:58:46   3433s] [ TimingReport           ]      2   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 21:58:46   3433s] [ DrvReport              ]      1   0:00:01.5  (  12.6 % )     0:00:01.5 /  0:00:01.0    0.7
[05/08 21:58:46   3433s] [ MISC                   ]          0:00:01.0  (   8.9 % )     0:00:01.0 /  0:00:01.2    1.2
[05/08 21:58:46   3433s] ---------------------------------------------------------------------------------------------
[05/08 21:58:46   3433s]  timeDesign TOTAL                   0:00:11.7  ( 100.0 % )     0:00:11.7 /  0:00:22.8    1.9
[05/08 21:58:46   3433s] ---------------------------------------------------------------------------------------------
[05/08 21:58:46   3433s] 
[05/08 21:58:54   3434s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/08 21:58:54   3434s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
[05/08 21:58:54   3434s]  Reset EOS DB
[05/08 21:58:54   3434s] Ignoring AAE DB Resetting ...
[05/08 21:58:54   3434s] Closing parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d': 14303 access done (mem: 2534.219M)
[05/08 21:58:54   3434s] Extraction called for design 'CHIP' of instances=21745 and nets=15004 using extraction engine 'postRoute' at effort level 'low' .
[05/08 21:58:54   3434s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 21:58:54   3434s] Type 'man IMPEXT-3530' for more detail.
[05/08 21:58:54   3434s] PostRoute (effortLevel low) RC Extraction called for design CHIP.
[05/08 21:58:54   3434s] RC Extraction called in multi-corner(1) mode.
[05/08 21:58:54   3434s] Process corner(s) are loaded.
[05/08 21:58:54   3434s]  Corner: RC_corner
[05/08 21:58:54   3434s] extractDetailRC Option : -outfile /tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d -maxResLength 200  -extended
[05/08 21:58:54   3434s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[05/08 21:58:54   3434s]       RC Corner Indexes            0   
[05/08 21:58:54   3434s] Capacitance Scaling Factor   : 1.00000 
[05/08 21:58:54   3434s] Coupling Cap. Scaling Factor : 1.00000 
[05/08 21:58:54   3434s] Resistance Scaling Factor    : 1.00000 
[05/08 21:58:54   3434s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 21:58:54   3434s] Clock Res. Scaling Factor    : 1.00000 
[05/08 21:58:54   3434s] Shrink Factor                : 1.00000
[05/08 21:58:54   3434s] LayerId::1 widthSet size::4
[05/08 21:58:54   3434s] LayerId::2 widthSet size::4
[05/08 21:58:54   3434s] LayerId::3 widthSet size::4
[05/08 21:58:54   3434s] LayerId::4 widthSet size::4
[05/08 21:58:54   3434s] LayerId::5 widthSet size::3
[05/08 21:58:54   3434s] Initializing multi-corner capacitance tables ... 
[05/08 21:58:54   3434s] Initializing multi-corner resistance tables ...
[05/08 21:58:54   3435s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2536.4M)
[05/08 21:58:54   3435s] Creating parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d' for storing RC.
[05/08 21:58:55   3435s] Extracted 10.0014% (CPU Time= 0:00:00.8  MEM= 2618.6M)
[05/08 21:58:55   3435s] Extracted 20.0014% (CPU Time= 0:00:01.1  MEM= 2618.6M)
[05/08 21:58:55   3436s] Extracted 30.0014% (CPU Time= 0:00:01.3  MEM= 2618.6M)
[05/08 21:58:55   3436s] Extracted 40.0014% (CPU Time= 0:00:01.6  MEM= 2618.6M)
[05/08 21:58:56   3436s] Extracted 50.0014% (CPU Time= 0:00:01.8  MEM= 2619.1M)
[05/08 21:58:56   3436s] Extracted 60.0014% (CPU Time= 0:00:02.0  MEM= 2620.3M)
[05/08 21:58:56   3437s] Extracted 70.0014% (CPU Time= 0:00:02.3  MEM= 2620.7M)
[05/08 21:58:56   3437s] Extracted 80.0014% (CPU Time= 0:00:02.5  MEM= 2625.2M)
[05/08 21:58:57   3437s] Extracted 90.0014% (CPU Time= 0:00:02.8  MEM= 2626.1M)
[05/08 21:58:57   3438s] Extracted 100% (CPU Time= 0:00:03.5  MEM= 2627.1M)
[05/08 21:58:57   3438s] Number of Extracted Resistors     : 237158
[05/08 21:58:57   3438s] Number of Extracted Ground Cap.   : 241792
[05/08 21:58:57   3438s] Number of Extracted Coupling Cap. : 365412
[05/08 21:58:57   3438s] Opening parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d' for reading (mem: 2534.043M)
[05/08 21:58:57   3438s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[05/08 21:58:57   3438s]  Corner: RC_corner
[05/08 21:58:58   3438s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2534.0M)
[05/08 21:58:58   3438s] Creating parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb_Filter.rcdb.d' for storing RC.
[05/08 21:58:58   3438s] Closing parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d': 14303 access done (mem: 2534.309M)
[05/08 21:58:58   3438s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2532.309M)
[05/08 21:58:58   3438s] Opening parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d' for reading (mem: 2532.309M)
[05/08 21:58:58   3438s] processing rcdb (/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d) for hinst (top) of cell (CHIP);
[05/08 21:58:58   3439s] Closing parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d': 0 access done (mem: 2532.277M)
[05/08 21:58:58   3439s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:00.0, current mem=2532.277M)
[05/08 21:58:58   3439s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.7  Real Time: 0:00:04.0  MEM: 2532.277M)
[05/08 21:58:59   3439s] All LLGs are deleted
[05/08 21:58:59   3439s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2340.9M
[05/08 21:58:59   3439s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2340.9M
[05/08 21:58:59   3439s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2341.5M
[05/08 21:58:59   3439s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2341.5M
[05/08 21:58:59   3439s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2351.8M
[05/08 21:58:59   3439s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.260, REAL:0.034, MEM:2352.6M
[05/08 21:58:59   3439s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.380, REAL:0.123, MEM:2352.6M
[05/08 21:58:59   3440s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.420, REAL:0.168, MEM:2352.7M
[05/08 21:58:59   3440s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2352.7M
[05/08 21:58:59   3440s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2344.4M
[05/08 21:58:59   3440s] Starting delay calculation for Hold views
[05/08 21:58:59   3440s] Starting SI iteration 1 using Infinite Timing Windows
[05/08 21:58:59   3440s] #################################################################################
[05/08 21:58:59   3440s] # Design Stage: PostRoute
[05/08 21:58:59   3440s] # Design Name: CHIP
[05/08 21:58:59   3440s] # Design Mode: 90nm
[05/08 21:58:59   3440s] # Analysis Mode: MMMC OCV 
[05/08 21:58:59   3440s] # Parasitics Mode: SPEF/RCDB
[05/08 21:58:59   3440s] # Signoff Settings: SI On 
[05/08 21:58:59   3440s] #################################################################################
[05/08 21:58:59   3441s] Topological Sorting (REAL = 0:00:00.0, MEM = 2490.9M, InitMEM = 2480.1M)
[05/08 21:58:59   3441s] Setting infinite Tws ...
[05/08 21:58:59   3441s] First Iteration Infinite Tw... 
[05/08 21:58:59   3441s] Calculate late delays in OCV mode...
[05/08 21:58:59   3441s] Calculate early delays in OCV mode...
[05/08 21:58:59   3441s] Start delay calculation (fullDC) (10 T). (MEM=2492.44)
[05/08 21:59:00   3441s] LayerId::1 widthSet size::4
[05/08 21:59:00   3441s] LayerId::2 widthSet size::4
[05/08 21:59:00   3441s] LayerId::3 widthSet size::4
[05/08 21:59:00   3441s] LayerId::4 widthSet size::4
[05/08 21:59:00   3441s] LayerId::5 widthSet size::3
[05/08 21:59:00   3441s] Initializing multi-corner capacitance tables ... 
[05/08 21:59:00   3441s] Initializing multi-corner resistance tables ...
[05/08 21:59:00   3442s] End AAE Lib Interpolated Model. (MEM=2510.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:59:00   3442s] Opening parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d' for reading (mem: 2511.027M)
[05/08 21:59:00   3442s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2511.1M)
[05/08 21:59:00   3442s] AAE_INFO: 10 threads acquired from CTE.
[05/08 21:59:01   3450s] Total number of fetched objects 14306
[05/08 21:59:01   3450s] AAE_INFO-618: Total number of nets in the design is 15004,  96.0 percent of the nets selected for SI analysis
[05/08 21:59:01   3450s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/08 21:59:01   3450s] End delay calculation. (MEM=2517.92 CPU=0:00:08.0 REAL=0:00:01.0)
[05/08 21:59:01   3450s] End delay calculation (fullDC). (MEM=2517.92 CPU=0:00:09.0 REAL=0:00:02.0)
[05/08 21:59:01   3450s] *** CDM Built up (cpu=0:00:10.1  real=0:00:02.0  mem= 2517.9M) ***
[05/08 21:59:01   3452s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2526.1M)
[05/08 21:59:01   3452s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/08 21:59:01   3452s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2526.1M)
[05/08 21:59:01   3452s] Starting SI iteration 2
[05/08 21:59:02   3452s] Calculate late delays in OCV mode...
[05/08 21:59:02   3452s] Calculate early delays in OCV mode...
[05/08 21:59:02   3452s] Start delay calculation (fullDC) (10 T). (MEM=2530.7)
[05/08 21:59:02   3452s] End AAE Lib Interpolated Model. (MEM=2530.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 21:59:02   3452s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
[05/08 21:59:02   3452s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 14306. 
[05/08 21:59:02   3452s] Total number of fetched objects 14306
[05/08 21:59:02   3452s] AAE_INFO-618: Total number of nets in the design is 15004,  0.0 percent of the nets selected for SI analysis
[05/08 21:59:02   3452s] End delay calculation. (MEM=2531.71 CPU=0:00:00.4 REAL=0:00:00.0)
[05/08 21:59:02   3452s] End delay calculation (fullDC). (MEM=2531.71 CPU=0:00:00.5 REAL=0:00:00.0)
[05/08 21:59:02   3452s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 2531.7M) ***
[05/08 21:59:02   3453s] *** Done Building Timing Graph (cpu=0:00:13.5 real=0:00:03.0 totSessionCpu=0:57:34 mem=2523.8M)
[05/08 21:59:02   3453s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode_min 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.086  |  2.144  |  0.086  |  4.674  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 4.178%
------------------------------------------------------------
Reported timing to dir timingReports
[05/08 21:59:02   3454s] Total CPU time: 19.44 sec
[05/08 21:59:02   3454s] Total Real time: 8.0 sec
[05/08 21:59:02   3454s] Total Memory Usage: 2341.609375 Mbytes
[05/08 21:59:02   3454s] Reset AAE Options
[05/08 21:59:02   3454s] 
[05/08 21:59:02   3454s] =============================================================================================
[05/08 21:59:02   3454s]  Final TAT Report for timeDesign
[05/08 21:59:02   3454s] =============================================================================================
[05/08 21:59:02   3454s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 21:59:02   3454s] ---------------------------------------------------------------------------------------------
[05/08 21:59:02   3454s] [ TimingUpdate           ]      1   0:00:00.1  (   1.3 % )     0:00:03.1 /  0:00:13.5    4.4
[05/08 21:59:02   3454s] [ FullDelayCalc          ]      1   0:00:03.0  (  33.6 % )     0:00:03.0 /  0:00:12.9    4.3
[05/08 21:59:02   3454s] [ Extraction             ]      1   0:00:04.9  (  55.8 % )     0:00:04.9 /  0:00:04.8    1.0
[05/08 21:59:02   3454s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 21:59:02   3454s] [ TimingReport           ]      2   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 21:59:02   3454s] [ MISC                   ]          0:00:00.7  (   7.8 % )     0:00:00.7 /  0:00:01.0    1.4
[05/08 21:59:02   3454s] ---------------------------------------------------------------------------------------------
[05/08 21:59:02   3454s]  timeDesign TOTAL                   0:00:08.8  ( 100.0 % )     0:00:08.8 /  0:00:19.4    2.2
[05/08 21:59:02   3454s] ---------------------------------------------------------------------------------------------
[05/08 21:59:02   3454s] 
[05/08 21:59:23   3456s] <CMD> saveDesign route.enc
[05/08 21:59:23   3456s] The in-memory database contained RC information but was not saved. To save 
[05/08 21:59:23   3456s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[05/08 21:59:23   3456s] so it should only be saved when it is really desired.
[05/08 21:59:23   3456s] #% Begin save design ... (date=05/08 21:59:23, mem=1784.4M)
[05/08 21:59:23   3456s] % Begin Save ccopt configuration ... (date=05/08 21:59:23, mem=1784.4M)
[05/08 21:59:23   3456s] % End Save ccopt configuration ... (date=05/08 21:59:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=1785.1M, current mem=1785.1M)
[05/08 21:59:23   3456s] % Begin Save netlist data ... (date=05/08 21:59:23, mem=1785.1M)
[05/08 21:59:23   3456s] Writing Binary DB to route.enc.dat/vbin/CHIP.v.bin in multi-threaded mode...
[05/08 21:59:23   3456s] % End Save netlist data ... (date=05/08 21:59:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=1786.7M, current mem=1786.7M)
[05/08 21:59:23   3456s] Saving symbol-table file in separate thread ...
[05/08 21:59:23   3456s] Saving congestion map file in separate thread ...
[05/08 21:59:23   3456s] Saving congestion map file route.enc.dat/CHIP.route.congmap.gz ...
[05/08 21:59:23   3456s] % Begin Save AAE data ... (date=05/08 21:59:23, mem=1787.3M)
[05/08 21:59:23   3456s] Saving AAE Data ...
[05/08 21:59:23   3456s] % End Save AAE data ... (date=05/08 21:59:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1787.3M, current mem=1787.3M)
[05/08 21:59:24   3456s] % Begin Save clock tree data ... (date=05/08 21:59:24, mem=1788.7M)
[05/08 21:59:24   3456s] % End Save clock tree data ... (date=05/08 21:59:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1788.7M, current mem=1788.7M)
[05/08 21:59:24   3456s] Saving preference file route.enc.dat/gui.pref.tcl ...
[05/08 21:59:24   3456s] Saving mode setting ...
[05/08 21:59:24   3456s] Saving global file ...
[05/08 21:59:24   3456s] Saving Drc markers ...
[05/08 21:59:24   3456s] ... 15 markers are saved ...
[05/08 21:59:24   3456s] ... 0 geometry drc markers are saved ...
[05/08 21:59:24   3456s] ... 14 antenna drc markers are saved ...
[05/08 21:59:24   3456s] Saving floorplan file in separate thread ...
[05/08 21:59:24   3456s] Saving PG file in separate thread ...
[05/08 21:59:24   3456s] Saving placement file in separate thread ...
[05/08 21:59:24   3456s] Saving route file in separate thread ...
[05/08 21:59:24   3457s] Saving property file in separate thread ...
[05/08 21:59:24   3457s] Saving PG file route.enc.dat/CHIP.pg.gz
[05/08 21:59:24   3457s] Saving property file route.enc.dat/CHIP.prop
[05/08 21:59:24   3457s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/08 21:59:24   3457s] Save Adaptive View Pruing View Names to Binary file
[05/08 21:59:24   3457s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2511.8M) ***
[05/08 21:59:24   3457s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2447.8M) ***
[05/08 21:59:24   3457s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:59:24   3457s] *** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=2434.1M) ***
[05/08 21:59:24   3457s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:59:24   3457s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:59:24   3457s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=2412.8M) ***
[05/08 21:59:24   3457s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:59:24   3457s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:59:25   3457s] #Saving pin access data to file route.enc.dat/CHIP.apa ...
[05/08 21:59:25   3457s] #
[05/08 21:59:25   3457s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:59:25   3457s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[05/08 21:59:25   3457s] % Begin Save power constraints data ... (date=05/08 21:59:25, mem=1788.9M)
[05/08 21:59:25   3458s] % End Save power constraints data ... (date=05/08 21:59:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1788.9M, current mem=1788.9M)
[05/08 21:59:27   3460s] Generated self-contained design route.enc.dat
[05/08 21:59:28   3460s] #% End save design ... (date=05/08 21:59:27, total cpu=0:00:04.0, real=0:00:05.0, peak res=1788.9M, current mem=1786.9M)
[05/08 21:59:28   3460s] *** Message Summary: 0 warning(s), 0 error(s)
[05/08 21:59:28   3460s] 
[05/08 21:59:35   3461s] <CMD> getFillerMode -quiet
[05/08 21:59:49   3462s] <CMD> addFiller -cell FILL1 FILL16 FILL2 FILL32 FILL4 FILL64 FILL8 -prefix FILLER
[05/08 21:59:49   3462s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[05/08 21:59:49   3462s] Type 'man IMPSP-5217' for more detail.
[05/08 21:59:49   3462s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2381.3M
[05/08 21:59:49   3462s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2381.3M
[05/08 21:59:49   3463s] All LLGs are deleted
[05/08 21:59:49   3463s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2387.5M
[05/08 21:59:49   3463s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:2387.5M
[05/08 21:59:49   3463s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2388.2M
[05/08 21:59:49   3463s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2388.2M
[05/08 21:59:49   3463s] Core basic site is tsm3site
[05/08 21:59:49   3463s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 21:59:49   3463s] SiteArray: use 8,699,904 bytes
[05/08 21:59:49   3463s] SiteArray: current memory after site array memory allocation 2396.5M
[05/08 21:59:49   3463s] SiteArray: FP blocked sites are writable
[05/08 21:59:49   3463s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 21:59:49   3463s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:2398.5M
[05/08 21:59:49   3464s] Process 268890 wires and vias for routing blockage analysis
[05/08 21:59:49   3464s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:1.270, REAL:0.156, MEM:2399.3M
[05/08 21:59:49   3464s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:1.420, REAL:0.254, MEM:2399.3M
[05/08 21:59:49   3464s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:1.470, REAL:0.302, MEM:2399.3M
[05/08 21:59:49   3464s] [CPU] DPlace-Init (cpu=0:00:01.5, real=0:00:00.0, mem=2399.3MB).
[05/08 21:59:49   3464s] OPERPROF:   Finished DPlace-Init at level 2, CPU:1.510, REAL:0.345, MEM:2399.3M
[05/08 21:59:49   3464s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2399.3M
[05/08 21:59:49   3464s]   Signal wire search tree: 234423 elements. (cpu=0:00:00.1, mem=0.5M)
[05/08 21:59:49   3464s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.120, REAL:0.120, MEM:2399.8M
[05/08 21:59:49   3464s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2400.7M
[05/08 21:59:49   3464s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2400.7M
[05/08 21:59:49   3464s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2400.7M
[05/08 21:59:49   3464s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2400.7M
[05/08 21:59:49   3464s] AddFiller init all instances time CPU:0.010, REAL:0.002
[05/08 21:59:52   3471s] AddFiller main function time CPU:7.026, REAL:2.803
[05/08 21:59:52   3471s] Filler instance commit time CPU:2.131, REAL:2.139
[05/08 21:59:52   3471s] *INFO: Adding fillers to top-module.
[05/08 21:59:52   3471s] *INFO:   Added 27400 filler insts (cell FILL64 / prefix FILLER).
[05/08 21:59:52   3471s] *INFO:   Added 3935 filler insts (cell FILL32 / prefix FILLER).
[05/08 21:59:52   3471s] *INFO:   Added 5317 filler insts (cell FILL16 / prefix FILLER).
[05/08 21:59:52   3471s] *INFO:   Added 6699 filler insts (cell FILL8 / prefix FILLER).
[05/08 21:59:52   3471s] *INFO:   Added 6876 filler insts (cell FILL4 / prefix FILLER).
[05/08 21:59:52   3471s] *INFO:   Added 6225 filler insts (cell FILL2 / prefix FILLER).
[05/08 21:59:52   3471s] *INFO:   Added 6634 filler insts (cell FILL1 / prefix FILLER).
[05/08 21:59:52   3471s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:7.060, REAL:2.807, MEM:2439.2M
[05/08 21:59:52   3471s] *INFO: Total 63086 filler insts added - prefix FILLER (CPU: 0:00:08.8).
[05/08 21:59:52   3471s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:7.060, REAL:2.808, MEM:2439.2M
[05/08 21:59:52   3471s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2439.2M
[05/08 21:59:52   3471s] For 63086 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/08 21:59:52   3471s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.040, REAL:0.048, MEM:2440.0M
[05/08 21:59:52   3471s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:7.110, REAL:2.858, MEM:2440.0M
[05/08 21:59:52   3471s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:7.110, REAL:2.859, MEM:2440.0M
[05/08 21:59:52   3471s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2438.3M
[05/08 21:59:52   3471s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.026, MEM:2426.1M
[05/08 21:59:52   3471s] All LLGs are deleted
[05/08 21:59:52   3471s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2412.3M
[05/08 21:59:52   3471s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.003, MEM:2412.3M
[05/08 21:59:52   3471s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:8.940, REAL:3.462, MEM:2412.3M
[05/08 21:59:58   3473s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol true -padFillerCellsOverlap true -routingBlkgPinOverlap false -routingCellBlkgOverlap false -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[05/08 21:59:58   3473s] <CMD> verifyGeometry
[05/08 21:59:58   3473s]  *** Starting Verify Geometry (MEM: 2415.9) ***
[05/08 21:59:58   3473s] 
[05/08 21:59:58   3473s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... Starting Verification
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... Initializing
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[05/08 21:59:58   3473s]                   ...... bin size: 7040
[05/08 21:59:58   3473s] Multi-CPU acceleration using 10 CPU(s).
[05/08 21:59:58   3473s] Saving Drc markers ...
[05/08 21:59:58   3473s] ... 15 markers are saved ...
[05/08 21:59:58   3473s] ... 0 geometry drc markers are saved ...
[05/08 21:59:58   3473s] ... 14 antenna drc markers are saved ...
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 1 of 64  Thread : 0
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 2 of 64  Thread : 1
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 3 of 64  Thread : 2
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 4 of 64  Thread : 3
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 5 of 64  Thread : 4
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 6 of 64  Thread : 5
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 7 of 64  Thread : 6
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 8 of 64  Thread : 7
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 9 of 64  Thread : 8
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 10 of 64  Thread : 9
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 20 of 64  Thread : 9
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 30 of 64  Thread : 9
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 40 of 64  Thread : 9
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 19 of 64  Thread : 8
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 29 of 64  Thread : 8
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 39 of 64  Thread : 8
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 49 of 64  Thread : 8
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 50 of 64  Thread : 9
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 60 of 64  Thread : 9
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 14 of 64  Thread : 3
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 17 of 64  Thread : 6
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 24 of 64  Thread : 3
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 18 of 64  Thread : 7
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 59 of 64  Thread : 8
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 28 of 64  Thread : 7
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 15 of 64  Thread : 4
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 25 of 64  Thread : 4
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 11 of 64  Thread : 0
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 38 of 64  Thread : 7
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 21 of 64  Thread : 0
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 13 of 64  Thread : 2
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 12 of 64  Thread : 1
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 23 of 64  Thread : 2
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 22 of 64  Thread : 1
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 48 of 64  Thread : 7
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 33 of 64  Thread : 2
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 31 of 64  Thread : 0
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 16 of 64  Thread : 5
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 32 of 64  Thread : 1
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 41 of 64  Thread : 0
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 27 of 64  Thread : 6
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 34 of 64  Thread : 3
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 37 of 64  Thread : 6
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 44 of 64  Thread : 3
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 47 of 64  Thread : 6
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 54 of 64  Thread : 3
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 57 of 64  Thread : 6
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 64 of 64  Thread : 3
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 35 of 64  Thread : 4
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 26 of 64  Thread : 5
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 42 of 64  Thread : 1
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 45 of 64  Thread : 4
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 52 of 64  Thread : 1
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 36 of 64  Thread : 5
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 62 of 64  Thread : 1
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 55 of 64  Thread : 4
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 46 of 64  Thread : 5
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 43 of 64  Thread : 2
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 56 of 64  Thread : 5
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 53 of 64  Thread : 2
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 63 of 64  Thread : 2
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 58 of 64  Thread : 7
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 51 of 64  Thread : 0
[05/08 21:59:58   3473s]   VERIFY GEOMETRY ...... SubArea : 61 of 64  Thread : 0
[05/08 22:00:25   3674s] VG: elapsed time: 27.00
[05/08 22:00:25   3674s] Begin Summary ...
[05/08 22:00:25   3674s]   Cells       : 0
[05/08 22:00:25   3674s]   SameNet     : 0
[05/08 22:00:25   3674s]   Wiring      : 0
[05/08 22:00:25   3674s]   Antenna     : 0
[05/08 22:00:25   3674s]   Short       : 0
[05/08 22:00:25   3674s]   Overlap     : 0
[05/08 22:00:25   3674s] End Summary
[05/08 22:00:25   3674s] 
[05/08 22:00:25   3674s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/08 22:00:25   3674s] 
[05/08 22:00:25   3674s] **********End: VERIFY GEOMETRY**********
[05/08 22:00:25   3674s]  *** verify geometry (CPU: 0:03:22  MEM: 10678.8M)
[05/08 22:00:25   3674s] 
[05/08 22:00:25   3674s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[05/08 22:00:41   3676s] <CMD> saveDesign Corefiller.enc
[05/08 22:00:41   3677s] The in-memory database contained RC information but was not saved. To save 
[05/08 22:00:41   3677s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[05/08 22:00:41   3677s] so it should only be saved when it is really desired.
[05/08 22:00:41   3677s] #% Begin save design ... (date=05/08 22:00:41, mem=1822.5M)
[05/08 22:00:41   3677s] % Begin Save ccopt configuration ... (date=05/08 22:00:41, mem=1822.5M)
[05/08 22:00:41   3677s] % End Save ccopt configuration ... (date=05/08 22:00:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=1822.5M, current mem=1820.6M)
[05/08 22:00:41   3677s] % Begin Save netlist data ... (date=05/08 22:00:41, mem=1820.6M)
[05/08 22:00:41   3677s] Writing Binary DB to Corefiller.enc.dat/vbin/CHIP.v.bin in multi-threaded mode...
[05/08 22:00:41   3677s] % End Save netlist data ... (date=05/08 22:00:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=1820.6M, current mem=1820.5M)
[05/08 22:00:41   3677s] Saving symbol-table file in separate thread ...
[05/08 22:00:41   3677s] Saving congestion map file in separate thread ...
[05/08 22:00:41   3677s] Saving congestion map file Corefiller.enc.dat/CHIP.route.congmap.gz ...
[05/08 22:00:41   3677s] % Begin Save AAE data ... (date=05/08 22:00:41, mem=1821.0M)
[05/08 22:00:41   3677s] Saving AAE Data ...
[05/08 22:00:41   3677s] % End Save AAE data ... (date=05/08 22:00:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1821.0M, current mem=1821.0M)
[05/08 22:00:41   3677s] % Begin Save clock tree data ... (date=05/08 22:00:41, mem=1821.1M)
[05/08 22:00:41   3677s] % End Save clock tree data ... (date=05/08 22:00:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1821.1M, current mem=1821.1M)
[05/08 22:00:41   3677s] Saving preference file Corefiller.enc.dat/gui.pref.tcl ...
[05/08 22:00:41   3677s] Saving mode setting ...
[05/08 22:00:41   3677s] Saving global file ...
[05/08 22:00:42   3677s] Saving Drc markers ...
[05/08 22:00:42   3677s] ... 15 markers are saved ...
[05/08 22:00:42   3677s] ... 0 geometry drc markers are saved ...
[05/08 22:00:42   3677s] ... 14 antenna drc markers are saved ...
[05/08 22:00:42   3677s] Saving floorplan file in separate thread ...
[05/08 22:00:42   3677s] Saving PG file in separate thread ...
[05/08 22:00:42   3677s] Saving placement file in separate thread ...
[05/08 22:00:42   3677s] Saving route file in separate thread ...
[05/08 22:00:42   3677s] Saving property file in separate thread ...
[05/08 22:00:42   3677s] Saving PG file Corefiller.enc.dat/CHIP.pg.gz
[05/08 22:00:42   3677s] Saving property file Corefiller.enc.dat/CHIP.prop
[05/08 22:00:42   3677s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/08 22:00:42   3677s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=2494.4M) ***
[05/08 22:00:42   3677s] Save Adaptive View Pruing View Names to Binary file
[05/08 22:00:42   3677s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=2490.3M) ***
[05/08 22:00:42   3678s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/08 22:00:42   3678s] *** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=2475.5M) ***
[05/08 22:00:42   3678s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[05/08 22:00:42   3678s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/08 22:00:42   3678s] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:00.0 mem=2454.1M) ***
[05/08 22:00:42   3678s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/08 22:00:42   3678s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[05/08 22:00:43   3678s] #Saving pin access data to file Corefiller.enc.dat/CHIP.apa ...
[05/08 22:00:43   3678s] #
[05/08 22:00:43   3678s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[05/08 22:00:43   3678s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[05/08 22:00:43   3678s] % Begin Save power constraints data ... (date=05/08 22:00:43, mem=1820.6M)
[05/08 22:00:43   3678s] % End Save power constraints data ... (date=05/08 22:00:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1820.6M, current mem=1820.6M)
[05/08 22:00:45   3681s] Generated self-contained design Corefiller.enc.dat
[05/08 22:00:45   3681s] #% End save design ... (date=05/08 22:00:45, total cpu=0:00:04.2, real=0:00:04.0, peak res=1822.5M, current mem=1821.0M)
[05/08 22:00:45   3681s] *** Message Summary: 0 warning(s), 0 error(s)
[05/08 22:00:45   3681s] 
[05/08 22:01:05   3683s] <CMD> setMetalFill -layer METAL1 -opcActiveSpacing 0.230 -maxDensity 50
[05/08 22:01:05   3683s] <CMD> setMetalFill -layer METAL2 -opcActiveSpacing 0.280 -maxDensity 50
[05/08 22:01:05   3683s] <CMD> setMetalFill -layer METAL3 -opcActiveSpacing 0.280 -maxDensity 50
[05/08 22:01:05   3683s] <CMD> setMetalFill -layer METAL4 -opcActiveSpacing 0.280 -maxDensity 50
[05/08 22:01:05   3683s] <CMD> setMetalFill -layer METAL5 -opcActiveSpacing 0.280 -maxDensity 50
[05/08 22:01:27   3686s] <CMD> verifyConnectivity -type all -noSoftPGConnect -error 1000 -warning 50
[05/08 22:01:27   3686s] VERIFY_CONNECTIVITY use new engine.
[05/08 22:01:27   3686s] 
[05/08 22:01:27   3686s] ******** Start: VERIFY CONNECTIVITY ********
[05/08 22:01:27   3686s] Start Time: Wed May  8 22:01:27 2024
[05/08 22:01:27   3686s] 
[05/08 22:01:27   3686s] Design Name: CHIP
[05/08 22:01:27   3686s] Database Units: 2000
[05/08 22:01:27   3686s] Design Boundary: (0.0000, 0.0000) (3291.6200, 3289.6400)
[05/08 22:01:27   3686s] Error Limit = 1000; Warning Limit = 50
[05/08 22:01:27   3686s] Check all nets
[05/08 22:01:27   3686s] Use 10 pthreads
[05/08 22:01:28   3688s] 
[05/08 22:01:28   3688s] Begin Summary 
[05/08 22:01:28   3688s]   Found no problems or warnings.
[05/08 22:01:28   3688s] End Summary
[05/08 22:01:28   3688s] 
[05/08 22:01:28   3688s] End Time: Wed May  8 22:01:28 2024
[05/08 22:01:28   3688s] Time Elapsed: 0:00:01.0
[05/08 22:01:28   3688s] 
[05/08 22:01:28   3688s] ******** End: VERIFY CONNECTIVITY ********
[05/08 22:01:28   3688s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/08 22:01:28   3688s]   (CPU Time: 0:00:01.9  MEM: 0.734M)
[05/08 22:01:28   3688s] 
[05/08 22:01:36   3690s] <CMD> verifyProcessAntenna -report CHIP.antenna.rpt -error 1000
[05/08 22:01:36   3690s] 
[05/08 22:01:36   3690s] ******* START VERIFY ANTENNA ********
[05/08 22:01:36   3690s] Report File: CHIP.antenna.rpt
[05/08 22:01:36   3690s] LEF Macro File: CHIP.antenna.lef
[05/08 22:01:37   3690s] 5000 nets processed: 14 violations
[05/08 22:01:37   3690s] 10000 nets processed: 14 violations
[05/08 22:01:37   3691s] 15000 nets processed: 14 violations
[05/08 22:01:37   3691s] Verification Complete: 14 Violations
[05/08 22:01:37   3691s] ******* DONE VERIFY ANTENNA ********
[05/08 22:01:37   3691s] (CPU Time: 0:00:01.1  MEM: 0.000M)
[05/08 22:01:37   3691s] 
[05/08 22:02:09   3694s] <CMD> setNanoRouteMode -quiet -routeWithEco 1
[05/08 22:02:09   3694s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[05/08 22:02:09   3694s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[05/08 22:02:09   3694s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[05/08 22:02:09   3694s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 22:02:09   3694s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[05/08 22:02:09   3694s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[05/08 22:02:09   3694s] Running Native NanoRoute ...
[05/08 22:02:09   3694s] <CMD> routeDesign -globalDetail -viaOpt -wireOpt
[05/08 22:02:09   3694s] ### Time Record (routeDesign) is installed.
[05/08 22:02:09   3694s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1835.91 (MB), peak = 2271.87 (MB)
[05/08 22:02:09   3694s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[05/08 22:02:09   3694s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[05/08 22:02:09   3694s] #**INFO: setDesignMode -flowEffort standard
[05/08 22:02:09   3694s] #**INFO: multi-cut via swapping will not be performed after routing.
[05/08 22:02:09   3694s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/08 22:02:09   3694s] OPERPROF: Starting checkPlace at level 1, MEM:2426.7M
[05/08 22:02:09   3694s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2431.3M
[05/08 22:02:09   3694s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2431.3M
[05/08 22:02:09   3694s] Core basic site is tsm3site
[05/08 22:02:09   3694s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 22:02:09   3694s] SiteArray: use 8,699,904 bytes
[05/08 22:02:09   3694s] SiteArray: current memory after site array memory allocation 2439.7M
[05/08 22:02:09   3694s] SiteArray: FP blocked sites are writable
[05/08 22:02:09   3694s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.054, MEM:2444.4M
[05/08 22:02:09   3695s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.099, MEM:2444.5M
[05/08 22:02:09   3695s] Begin checking placement ... (start mem=2426.7M, init mem=2444.5M)
[05/08 22:02:09   3695s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2444.5M
[05/08 22:02:09   3695s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.013, MEM:2444.5M
[05/08 22:02:09   3695s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2444.5M
[05/08 22:02:09   3695s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.013, MEM:2444.5M
[05/08 22:02:09   3695s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2444.5M
[05/08 22:02:09   3695s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.390, REAL:0.382, MEM:2459.7M
[05/08 22:02:09   3695s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2459.7M
[05/08 22:02:09   3695s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.060, REAL:0.064, MEM:2459.7M
[05/08 22:02:09   3695s] *info: Placed = 76195          (Fixed = 4)
[05/08 22:02:09   3695s] *info: Unplaced = 0           
[05/08 22:02:09   3695s] Placement Density:100.00%(7167720/7167720)
[05/08 22:02:09   3695s] Placement Density (including fixed std cells):100.00%(7167720/7167720)
[05/08 22:02:09   3695s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2459.7M
[05/08 22:02:09   3695s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.019, MEM:2447.4M
[05/08 22:02:09   3695s] Finished checkPlace (total: cpu=0:00:00.8, real=0:00:00.0; vio checks: cpu=0:00:00.6, real=0:00:00.0; mem=2435.7M)
[05/08 22:02:09   3695s] OPERPROF: Finished checkPlace at level 1, CPU:0.840, REAL:0.799, MEM:2432.1M
[05/08 22:02:09   3695s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[05/08 22:02:09   3695s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[05/08 22:02:09   3695s] 
[05/08 22:02:09   3695s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/08 22:02:09   3695s] *** Changed status on (0) nets in Clock.
[05/08 22:02:09   3695s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2432.1M) ***
[05/08 22:02:09   3695s] 
[05/08 22:02:09   3695s] globalDetailRoute
[05/08 22:02:09   3695s] 
[05/08 22:02:09   3695s] #WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/08 22:02:09   3695s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[05/08 22:02:09   3695s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[05/08 22:02:09   3695s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[05/08 22:02:09   3695s] #setNanoRouteMode -routeInsertAntennaDiode true
[05/08 22:02:09   3695s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[05/08 22:02:09   3695s] #setNanoRouteMode -routeWithEco true
[05/08 22:02:09   3695s] #setNanoRouteMode -routeWithSiDriven true
[05/08 22:02:09   3695s] #setNanoRouteMode -routeWithTimingDriven true
[05/08 22:02:09   3695s] ### Time Record (globalDetailRoute) is installed.
[05/08 22:02:09   3695s] #Start globalDetailRoute on Wed May  8 22:02:09 2024
[05/08 22:02:09   3695s] #
[05/08 22:02:09   3695s] ### Time Record (Pre Callback) is installed.
[05/08 22:02:09   3695s] Closing parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d': 14303 access done (mem: 2418.180M)
[05/08 22:02:09   3695s] ### Time Record (Pre Callback) is uninstalled.
[05/08 22:02:09   3695s] ### Time Record (DB Import) is installed.
[05/08 22:02:09   3695s] ### Time Record (Timing Data Generation) is installed.
[05/08 22:02:09   3695s] ### Time Record (Timing Data Generation) is uninstalled.
[05/08 22:02:10   3695s] LayerId::1 widthSet size::4
[05/08 22:02:10   3695s] LayerId::2 widthSet size::4
[05/08 22:02:10   3695s] LayerId::3 widthSet size::4
[05/08 22:02:10   3695s] LayerId::4 widthSet size::4
[05/08 22:02:10   3695s] LayerId::5 widthSet size::3
[05/08 22:02:10   3695s] Initializing multi-corner capacitance tables ... 
[05/08 22:02:10   3695s] Initializing multi-corner resistance tables ...
[05/08 22:02:10   3696s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:10   3696s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:10   3696s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/busy of net busy because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:10   3696s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ready of net ready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:10   3696s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[11] of net iaddr[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:10   3696s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[10] of net iaddr[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:10   3696s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[9] of net iaddr[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:10   3696s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[8] of net iaddr[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:10   3696s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[7] of net iaddr[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:10   3696s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[6] of net iaddr[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:10   3696s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[5] of net iaddr[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:10   3696s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[4] of net iaddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:10   3696s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[3] of net iaddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:10   3696s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[2] of net iaddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:10   3696s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[1] of net iaddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:10   3696s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[0] of net iaddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:10   3696s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[19] of net idata[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:10   3696s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[18] of net idata[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:10   3696s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[17] of net idata[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:10   3696s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[16] of net idata[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:10   3696s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[05/08 22:02:10   3696s] #To increase the message display limit, refer to the product command reference manual.
[05/08 22:02:10   3696s] ### Net info: total nets: 15004
[05/08 22:02:10   3696s] ### Net info: dirty nets: 0
[05/08 22:02:10   3696s] ### Net info: marked as disconnected nets: 0
[05/08 22:02:10   3696s] #num needed restored net=0
[05/08 22:02:10   3696s] #need_extraction net=0 (total=15004)
[05/08 22:02:10   3696s] ### Net info: fully routed nets: 14195
[05/08 22:02:10   3696s] ### Net info: trivial (< 2 pins) nets: 809
[05/08 22:02:10   3696s] ### Net info: unrouted nets: 0
[05/08 22:02:10   3696s] ### Net info: re-extraction nets: 0
[05/08 22:02:10   3696s] ### Net info: ignored nets: 0
[05/08 22:02:10   3696s] ### Net info: skip routing nets: 0
[05/08 22:02:10   3697s] #WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:10   3697s] #WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:10   3697s] #WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:10   3697s] #WARNING (NRDB-733) PIN busy in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:10   3697s] #WARNING (NRDB-733) PIN caddr_rd[0] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:10   3697s] #WARNING (NRDB-733) PIN caddr_rd[10] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:10   3697s] #WARNING (NRDB-733) PIN caddr_rd[11] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:10   3697s] #WARNING (NRDB-733) PIN caddr_rd[1] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:10   3697s] #WARNING (NRDB-733) PIN caddr_rd[2] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:10   3697s] #WARNING (NRDB-733) PIN caddr_rd[3] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:10   3697s] #WARNING (NRDB-733) PIN caddr_rd[4] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:10   3697s] #WARNING (NRDB-733) PIN caddr_rd[5] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:10   3697s] #WARNING (NRDB-733) PIN caddr_rd[6] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:10   3697s] #WARNING (NRDB-733) PIN caddr_rd[7] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:10   3697s] #WARNING (NRDB-733) PIN caddr_rd[8] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:10   3697s] #WARNING (NRDB-733) PIN caddr_rd[9] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:10   3697s] #WARNING (NRDB-733) PIN caddr_wr[0] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:10   3697s] #WARNING (NRDB-733) PIN caddr_wr[10] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:10   3697s] #WARNING (NRDB-733) PIN caddr_wr[11] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:10   3697s] #WARNING (NRDB-733) PIN caddr_wr[1] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:10   3697s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[05/08 22:02:10   3697s] #To increase the message display limit, refer to the product command reference manual.
[05/08 22:02:10   3697s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER METAL5. This will cause routability problems for NanoRoute.
[05/08 22:02:10   3697s] ### Time Record (DB Import) is uninstalled.
[05/08 22:02:10   3697s] #NanoRoute Version 19.12-s087_1 NR191024-1807/19_12-UB
[05/08 22:02:10   3697s] #RTESIG:78da8dcf4d8bc2400c0660cffe8a307aa8a07592f9c8ccd105af5544f72a2e8cb5502c74
[05/08 22:02:10   3697s] #       c6ff6f59afa5638ec943de64b1fcdd9f40a02f9136513abe225427f428496fd049dea2bf
[05/08 22:02:10   3697s] #       0ea3cb8f982f9687e319490396f2bfa0b8b7dd2dade115430f31a4d43cebd5c729f63080
[05/08 22:02:10   3697s] #       e699421dfa51622c0fc9028a98faa13b6a1c3ab8dfda18a0f8ebba76d4205907864a9d3d
[05/08 22:02:10   3697s] #       0ac923a4fe35b94d199b8fd45a81d855e77d55eda63f406d0c8847533f32ce90c9e75a52
[05/08 22:02:10   3697s] #       5f2047d92f59aabcb1366fd87c61387f34b39b58347b0353f4cb6b
[05/08 22:02:10   3697s] #
[05/08 22:02:10   3697s] #Skip comparing routing design signature in db-snapshot flow
[05/08 22:02:10   3697s] #RTESIG:78da8dcf4d8bc2400c0660cffe8a307aa8a07592f9c8ccd105af5544f72a2e8cb5502c74
[05/08 22:02:10   3697s] #       c6ff6f59afa5638ec943de64b1fcdd9f40a02f9136513abe225427f428496fd049dea2bf
[05/08 22:02:10   3697s] #       0ea3cb8f982f9687e319490396f2bfa0b8b7dd2dade115430f31a4d43cebd5c729f63080
[05/08 22:02:10   3697s] #       e699421dfa51622c0fc9028a98faa13b6a1c3ab8dfda18a0f8ebba76d4205907864a9d3d
[05/08 22:02:10   3697s] #       0ac923a4fe35b94d199b8fd45a81d855e77d55eda63f406d0c8847533f32ce90c9e75a52
[05/08 22:02:10   3697s] #       5f2047d92f59aabcb1366fd87c61387f34b39b58347b0353f4cb6b
[05/08 22:02:10   3697s] #
[05/08 22:02:11   3697s] #Using multithreading with 10 threads.
[05/08 22:02:11   3697s] ### Time Record (Data Preparation) is installed.
[05/08 22:02:11   3697s] #Start routing data preparation on Wed May  8 22:02:11 2024
[05/08 22:02:11   3697s] #
[05/08 22:02:11   3697s] #Minimum voltage of a net in the design = 0.000.
[05/08 22:02:11   3697s] #Maximum voltage of a net in the design = 1.620.
[05/08 22:02:11   3697s] #Voltage range [0.000 - 1.620] has 15002 nets.
[05/08 22:02:11   3697s] #Voltage range [1.620 - 1.620] has 1 net.
[05/08 22:02:11   3697s] #Voltage range [0.000 - 0.000] has 1 net.
[05/08 22:02:11   3697s] ### Time Record (Cell Pin Access) is installed.
[05/08 22:02:11   3698s] ### Time Record (Cell Pin Access) is uninstalled.
[05/08 22:02:11   3698s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[05/08 22:02:11   3698s] # METAL2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[05/08 22:02:11   3698s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[05/08 22:02:11   3698s] # METAL4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[05/08 22:02:11   3698s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[05/08 22:02:11   3698s] #Regenerating Ggrids automatically.
[05/08 22:02:11   3698s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
[05/08 22:02:11   3698s] #Using automatically generated G-grids.
[05/08 22:02:11   3698s] #Done routing data preparation.
[05/08 22:02:11   3698s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1868.00 (MB), peak = 2271.87 (MB)
[05/08 22:02:11   3698s] ### Time Record (Data Preparation) is uninstalled.
[05/08 22:02:11   3698s] ### Time Record (Special Wire Merging) is installed.
[05/08 22:02:11   3698s] #Merging special wires: starts on Wed May  8 22:02:11 2024 with memory = 1869.29 (MB), peak = 2271.87 (MB)
[05/08 22:02:11   3698s] #
[05/08 22:02:11   3698s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.2 GB --1.11 [10]--
[05/08 22:02:11   3698s] ### Time Record (Special Wire Merging) is uninstalled.
[05/08 22:02:12   3698s] #
[05/08 22:02:12   3698s] #Finished routing data preparation on Wed May  8 22:02:12 2024
[05/08 22:02:12   3698s] #
[05/08 22:02:12   3698s] #Cpu time = 00:00:01
[05/08 22:02:12   3698s] #Elapsed time = 00:00:01
[05/08 22:02:12   3698s] #Increased memory = 9.80 (MB)
[05/08 22:02:12   3698s] #Total memory = 1870.11 (MB)
[05/08 22:02:12   3698s] #Peak memory = 2271.87 (MB)
[05/08 22:02:12   3698s] #
[05/08 22:02:12   3698s] ### Time Record (Global Routing) is installed.
[05/08 22:02:12   3698s] #
[05/08 22:02:12   3698s] #Start global routing on Wed May  8 22:02:12 2024
[05/08 22:02:12   3698s] #
[05/08 22:02:12   3698s] #
[05/08 22:02:12   3698s] #Start global routing initialization on Wed May  8 22:02:12 2024
[05/08 22:02:12   3698s] #
[05/08 22:02:12   3698s] #WARNING (NRGR-22) Design is already detail routed.
[05/08 22:02:12   3698s] ### Time Record (Global Routing) is uninstalled.
[05/08 22:02:12   3699s] ### Time Record (Track Assignment) is installed.
[05/08 22:02:12   3699s] ### Time Record (Track Assignment) is uninstalled.
[05/08 22:02:12   3699s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/08 22:02:12   3699s] #Cpu time = 00:00:02
[05/08 22:02:12   3699s] #Elapsed time = 00:00:01
[05/08 22:02:12   3699s] #Increased memory = 9.81 (MB)
[05/08 22:02:12   3699s] #Total memory = 1870.11 (MB)
[05/08 22:02:12   3699s] #Peak memory = 2271.87 (MB)
[05/08 22:02:12   3699s] #Using multithreading with 10 threads.
[05/08 22:02:12   3699s] ### Time Record (Detail Routing) is installed.
[05/08 22:02:12   3699s] ### max drc and si pitch = 2680 ( 1.34000 um) MT-safe pitch = 3520 ( 1.76000 um) patch pitch = 21680 (10.84000 um)
[05/08 22:02:12   3699s] #
[05/08 22:02:12   3699s] #Start Detail Routing..
[05/08 22:02:12   3699s] #start initial detail routing ...
[05/08 22:02:12   3699s] ### Design has 2 dirty nets, 63086 dirty-areas), has valid drcs
[05/08 22:02:12   3699s] #   Improving pin accessing ...
[05/08 22:02:12   3699s] #    elapsed time = 00:00:00, memory = 1873.40 (MB)
[05/08 22:02:12   3700s] #   Improving pin accessing ...
[05/08 22:02:12   3700s] #    elapsed time = 00:00:00, memory = 1873.41 (MB)
[05/08 22:02:12   3700s] #   Improving pin accessing ...
[05/08 22:02:12   3700s] #    elapsed time = 00:00:00, memory = 1873.43 (MB)
[05/08 22:02:12   3700s] #   Improving pin accessing ...
[05/08 22:02:12   3700s] #    elapsed time = 00:00:00, memory = 1873.43 (MB)
[05/08 22:02:12   3700s] #   Improving pin accessing ...
[05/08 22:02:12   3700s] #    elapsed time = 00:00:00, memory = 1873.45 (MB)
[05/08 22:02:12   3700s] #   Improving pin accessing ...
[05/08 22:02:12   3700s] #    elapsed time = 00:00:00, memory = 1873.46 (MB)
[05/08 22:02:12   3700s] #   Improving pin accessing ...
[05/08 22:02:12   3700s] #    elapsed time = 00:00:00, memory = 1873.46 (MB)
[05/08 22:02:12   3700s] #   Improving pin accessing ...
[05/08 22:02:12   3700s] #    elapsed time = 00:00:00, memory = 1873.46 (MB)
[05/08 22:02:12   3700s] #   Improving pin accessing ...
[05/08 22:02:12   3700s] #    elapsed time = 00:00:00, memory = 1873.46 (MB)
[05/08 22:02:12   3700s] #   Improving pin accessing ...
[05/08 22:02:12   3700s] #    elapsed time = 00:00:00, memory = 1873.48 (MB)
[05/08 22:02:12   3700s] #   number of violations = 0
[05/08 22:02:12   3700s] #63086 out of 84831 instances (74.4%) need to be verified(marked ipoed), dirty area = 73.5%.
[05/08 22:02:18   3753s] #   number of violations = 2
[05/08 22:02:18   3753s] #
[05/08 22:02:18   3753s] #    By Layer and Type :
[05/08 22:02:18   3753s] #	           Loop   Totals
[05/08 22:02:18   3753s] #	METAL1        2        2
[05/08 22:02:18   3753s] #	Totals        2        2
[05/08 22:02:18   3753s] #cpu time = 00:00:54, elapsed time = 00:00:06, memory = 2119.57 (MB), peak = 2271.87 (MB)
[05/08 22:02:18   3754s] #start 1st optimization iteration ...
[05/08 22:02:18   3754s] #   number of violations = 0
[05/08 22:02:18   3754s] #    number of process antenna violations = 91
[05/08 22:02:18   3754s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2146.10 (MB), peak = 2271.87 (MB)
[05/08 22:02:18   3754s] #Complete Detail Routing.
[05/08 22:02:18   3754s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 22:02:18   3754s] #Total wire length = 1474276 um.
[05/08 22:02:18   3754s] #Total half perimeter of net bounding box = 1360262 um.
[05/08 22:02:18   3754s] #Total wire length on LAYER METAL1 = 158094 um.
[05/08 22:02:18   3754s] #Total wire length on LAYER METAL2 = 689793 um.
[05/08 22:02:18   3754s] #Total wire length on LAYER METAL3 = 572164 um.
[05/08 22:02:18   3754s] #Total wire length on LAYER METAL4 = 51773 um.
[05/08 22:02:18   3754s] #Total wire length on LAYER METAL5 = 2452 um.
[05/08 22:02:18   3754s] #Total number of vias = 78032
[05/08 22:02:18   3754s] #Up-Via Summary (total 78032):
[05/08 22:02:18   3754s] #           
[05/08 22:02:18   3754s] #-----------------------
[05/08 22:02:18   3754s] # METAL1          47486
[05/08 22:02:18   3754s] # METAL2          29210
[05/08 22:02:18   3754s] # METAL3           1263
[05/08 22:02:18   3754s] # METAL4             73
[05/08 22:02:18   3754s] #-----------------------
[05/08 22:02:18   3754s] #                 78032 
[05/08 22:02:18   3754s] #
[05/08 22:02:18   3754s] #Total number of DRC violations = 0
[05/08 22:02:18   3754s] ### Time Record (Detail Routing) is uninstalled.
[05/08 22:02:18   3754s] #Cpu time = 00:00:56
[05/08 22:02:18   3754s] #Elapsed time = 00:00:06
[05/08 22:02:18   3754s] #Increased memory = 21.95 (MB)
[05/08 22:02:18   3754s] #Total memory = 1892.06 (MB)
[05/08 22:02:18   3754s] #Peak memory = 2271.87 (MB)
[05/08 22:02:18   3754s] ### Time Record (Antenna Fixing) is installed.
[05/08 22:02:18   3755s] #
[05/08 22:02:18   3755s] #start routing for process antenna violation fix ...
[05/08 22:02:18   3755s] ### max drc and si pitch = 2680 ( 1.34000 um) MT-safe pitch = 3520 ( 1.76000 um) patch pitch = 21680 (10.84000 um)
[05/08 22:02:18   3755s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1907.10 (MB), peak = 2271.87 (MB)
[05/08 22:02:18   3755s] #
[05/08 22:02:18   3755s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 22:02:18   3755s] #Total wire length = 1474291 um.
[05/08 22:02:18   3755s] #Total half perimeter of net bounding box = 1360262 um.
[05/08 22:02:18   3755s] #Total wire length on LAYER METAL1 = 158094 um.
[05/08 22:02:18   3755s] #Total wire length on LAYER METAL2 = 689738 um.
[05/08 22:02:18   3755s] #Total wire length on LAYER METAL3 = 572179 um.
[05/08 22:02:18   3755s] #Total wire length on LAYER METAL4 = 51828 um.
[05/08 22:02:18   3755s] #Total wire length on LAYER METAL5 = 2452 um.
[05/08 22:02:18   3755s] #Total number of vias = 78076
[05/08 22:02:18   3755s] #Up-Via Summary (total 78076):
[05/08 22:02:18   3755s] #           
[05/08 22:02:18   3755s] #-----------------------
[05/08 22:02:18   3755s] # METAL1          47486
[05/08 22:02:18   3755s] # METAL2          29246
[05/08 22:02:18   3755s] # METAL3           1271
[05/08 22:02:18   3755s] # METAL4             73
[05/08 22:02:18   3755s] #-----------------------
[05/08 22:02:18   3755s] #                 78076 
[05/08 22:02:18   3755s] #
[05/08 22:02:18   3755s] #Total number of DRC violations = 0
[05/08 22:02:18   3755s] #Total number of net violated process antenna rule = 1
[05/08 22:02:18   3755s] #
[05/08 22:02:18   3756s] #
[05/08 22:02:18   3756s] # start diode insertion for process antenna violation fix ...
[05/08 22:02:18   3756s] # output diode eco list to '.nano_eco_diode.list2'.
[05/08 22:02:18   3756s] #
[05/08 22:02:18   3756s] OPERPROF: Starting DPlace-Init at level 1, MEM:2603.9M
[05/08 22:02:18   3756s] All LLGs are deleted
[05/08 22:02:18   3756s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2614.3M
[05/08 22:02:18   3756s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2614.3M
[05/08 22:02:18   3756s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2618.0M
[05/08 22:02:18   3756s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2618.0M
[05/08 22:02:18   3756s] Core basic site is tsm3site
[05/08 22:02:18   3756s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 22:02:18   3756s] SiteArray: use 8,699,904 bytes
[05/08 22:02:18   3756s] SiteArray: current memory after site array memory allocation 2626.3M
[05/08 22:02:18   3756s] SiteArray: FP blocked sites are writable
[05/08 22:02:18   3756s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 22:02:18   3756s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2628.3M
[05/08 22:02:18   3756s] Process 34744 wires and vias for routing blockage analysis
[05/08 22:02:18   3756s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.340, REAL:0.041, MEM:2629.1M
[05/08 22:02:18   3756s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.500, REAL:0.150, MEM:2629.1M
[05/08 22:02:18   3756s] OPERPROF:     Starting CMU at level 3, MEM:2629.3M
[05/08 22:02:18   3756s] OPERPROF:     Finished CMU at level 3, CPU:0.030, REAL:0.015, MEM:2629.4M
[05/08 22:02:18   3756s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.590, REAL:0.237, MEM:2629.4M
[05/08 22:02:18   3756s] [CPU] DPlace-Init (cpu=0:00:00.8, real=0:00:00.0, mem=2629.4MB).
[05/08 22:02:18   3756s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.750, REAL:0.397, MEM:2629.4M
[05/08 22:02:19   3757s] # ** No diode (tried 1) instance could be added.
[05/08 22:02:19   3757s] #
[05/08 22:02:19   3757s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2645.4M
[05/08 22:02:19   3757s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.020, MEM:2629.7M
[05/08 22:02:19   3757s] All LLGs are deleted
[05/08 22:02:19   3757s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2610.4M
[05/08 22:02:19   3757s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.003, MEM:2610.4M
[05/08 22:02:19   3757s] # can't find diode within 100um of (1844.08 1081.09)
[05/08 22:02:19   3757s] # 0 diode(s) added
[05/08 22:02:19   3757s] # 1 diode(s) can't find location
[05/08 22:02:19   3757s] # 0 old filler cell(s) deleted
[05/08 22:02:19   3757s] # 0 new filler cell(s) added
[05/08 22:02:19   3757s] #
[05/08 22:02:19   3757s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1897.45 (MB), peak = 2271.87 (MB)
[05/08 22:02:19   3757s] #
[05/08 22:02:19   3757s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 22:02:19   3757s] #Total wire length = 1474291 um.
[05/08 22:02:19   3757s] #Total half perimeter of net bounding box = 1360262 um.
[05/08 22:02:19   3757s] #Total wire length on LAYER METAL1 = 158094 um.
[05/08 22:02:19   3757s] #Total wire length on LAYER METAL2 = 689738 um.
[05/08 22:02:19   3757s] #Total wire length on LAYER METAL3 = 572179 um.
[05/08 22:02:19   3757s] #Total wire length on LAYER METAL4 = 51828 um.
[05/08 22:02:19   3757s] #Total wire length on LAYER METAL5 = 2452 um.
[05/08 22:02:19   3757s] #Total number of vias = 78076
[05/08 22:02:19   3757s] #Up-Via Summary (total 78076):
[05/08 22:02:19   3757s] #           
[05/08 22:02:19   3757s] #-----------------------
[05/08 22:02:19   3757s] # METAL1          47486
[05/08 22:02:19   3757s] # METAL2          29246
[05/08 22:02:19   3757s] # METAL3           1271
[05/08 22:02:19   3757s] # METAL4             73
[05/08 22:02:19   3757s] #-----------------------
[05/08 22:02:19   3757s] #                 78076 
[05/08 22:02:19   3757s] #
[05/08 22:02:19   3757s] #Total number of DRC violations = 0
[05/08 22:02:19   3757s] #Total number of process antenna violations = 1
[05/08 22:02:19   3757s] #
[05/08 22:02:19   3757s] #
[05/08 22:02:19   3757s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 22:02:19   3757s] #Total wire length = 1474291 um.
[05/08 22:02:19   3757s] #Total half perimeter of net bounding box = 1360262 um.
[05/08 22:02:19   3757s] #Total wire length on LAYER METAL1 = 158094 um.
[05/08 22:02:19   3757s] #Total wire length on LAYER METAL2 = 689738 um.
[05/08 22:02:19   3757s] #Total wire length on LAYER METAL3 = 572179 um.
[05/08 22:02:19   3757s] #Total wire length on LAYER METAL4 = 51828 um.
[05/08 22:02:19   3757s] #Total wire length on LAYER METAL5 = 2452 um.
[05/08 22:02:19   3757s] #Total number of vias = 78076
[05/08 22:02:19   3757s] #Up-Via Summary (total 78076):
[05/08 22:02:19   3757s] #           
[05/08 22:02:19   3757s] #-----------------------
[05/08 22:02:19   3757s] # METAL1          47486
[05/08 22:02:19   3757s] # METAL2          29246
[05/08 22:02:19   3757s] # METAL3           1271
[05/08 22:02:19   3757s] # METAL4             73
[05/08 22:02:19   3757s] #-----------------------
[05/08 22:02:19   3757s] #                 78076 
[05/08 22:02:19   3757s] #
[05/08 22:02:19   3757s] #Total number of DRC violations = 0
[05/08 22:02:19   3757s] #Total number of process antenna violations = 1
[05/08 22:02:19   3757s] #
[05/08 22:02:19   3757s] ### Time Record (Antenna Fixing) is uninstalled.
[05/08 22:02:19   3757s] ### Time Record (Data Preparation) is installed.
[05/08 22:02:19   3757s] #Start routing data preparation on Wed May  8 22:02:19 2024
[05/08 22:02:19   3757s] #
[05/08 22:02:19   3758s] #Minimum voltage of a net in the design = 0.000.
[05/08 22:02:19   3758s] #Maximum voltage of a net in the design = 1.620.
[05/08 22:02:19   3758s] #Voltage range [0.000 - 1.620] has 15002 nets.
[05/08 22:02:19   3758s] #Voltage range [1.620 - 1.620] has 1 net.
[05/08 22:02:19   3758s] #Voltage range [0.000 - 0.000] has 1 net.
[05/08 22:02:19   3758s] ### Time Record (Cell Pin Access) is installed.
[05/08 22:02:19   3758s] ### Time Record (Cell Pin Access) is uninstalled.
[05/08 22:02:19   3758s] #Regenerating Ggrids automatically.
[05/08 22:02:19   3758s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
[05/08 22:02:19   3758s] #Using automatically generated G-grids.
[05/08 22:02:19   3758s] #Done routing data preparation.
[05/08 22:02:19   3758s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1887.70 (MB), peak = 2271.87 (MB)
[05/08 22:02:19   3758s] ### Time Record (Data Preparation) is uninstalled.
[05/08 22:02:20   3759s] ### Time Record (Post Route Wire Spreading) is installed.
[05/08 22:02:20   3759s] ### max drc and si pitch = 2680 ( 1.34000 um) MT-safe pitch = 3520 ( 1.76000 um) patch pitch = 21680 (10.84000 um)
[05/08 22:02:20   3759s] #
[05/08 22:02:20   3759s] #Start Post Route wire spreading..
[05/08 22:02:20   3759s] ### max drc and si pitch = 2680 ( 1.34000 um) MT-safe pitch = 3520 ( 1.76000 um) patch pitch = 21680 (10.84000 um)
[05/08 22:02:20   3759s] #
[05/08 22:02:20   3759s] #Start DRC checking..
[05/08 22:02:24   3805s] #   number of violations = 0
[05/08 22:02:24   3805s] #cpu time = 00:00:46, elapsed time = 00:00:05, memory = 2121.64 (MB), peak = 2271.87 (MB)
[05/08 22:02:24   3805s] #CELL_VIEW CHIP,init has 0 DRC violations
[05/08 22:02:24   3805s] #Total number of DRC violations = 0
[05/08 22:02:24   3805s] #Total number of process antenna violations = 1
[05/08 22:02:24   3805s] #
[05/08 22:02:24   3805s] #Start data preparation for wire spreading...
[05/08 22:02:24   3805s] #
[05/08 22:02:24   3805s] #Data preparation is done on Wed May  8 22:02:24 2024
[05/08 22:02:24   3805s] #
[05/08 22:02:24   3805s] #
[05/08 22:02:24   3805s] #Start Post Route Wire Spread.
[05/08 22:02:26   3808s] #Done with 991 horizontal wires in 7 hboxes and 1490 vertical wires in 7 hboxes.
[05/08 22:02:26   3808s] #Complete Post Route Wire Spread.
[05/08 22:02:26   3808s] #
[05/08 22:02:26   3808s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 22:02:26   3808s] #Total wire length = 1476590 um.
[05/08 22:02:26   3808s] #Total half perimeter of net bounding box = 1360262 um.
[05/08 22:02:26   3808s] #Total wire length on LAYER METAL1 = 158094 um.
[05/08 22:02:26   3808s] #Total wire length on LAYER METAL2 = 691415 um.
[05/08 22:02:26   3808s] #Total wire length on LAYER METAL3 = 572793 um.
[05/08 22:02:26   3808s] #Total wire length on LAYER METAL4 = 51834 um.
[05/08 22:02:26   3808s] #Total wire length on LAYER METAL5 = 2452 um.
[05/08 22:02:26   3808s] #Total number of vias = 78076
[05/08 22:02:26   3808s] #Up-Via Summary (total 78076):
[05/08 22:02:26   3808s] #           
[05/08 22:02:26   3808s] #-----------------------
[05/08 22:02:26   3808s] # METAL1          47486
[05/08 22:02:26   3808s] # METAL2          29246
[05/08 22:02:26   3808s] # METAL3           1271
[05/08 22:02:26   3808s] # METAL4             73
[05/08 22:02:26   3808s] #-----------------------
[05/08 22:02:26   3808s] #                 78076 
[05/08 22:02:26   3808s] #
[05/08 22:02:26   3808s] ### max drc and si pitch = 2680 ( 1.34000 um) MT-safe pitch = 3520 ( 1.76000 um) patch pitch = 21680 (10.84000 um)
[05/08 22:02:26   3808s] #
[05/08 22:02:26   3808s] #Start DRC checking..
[05/08 22:02:31   3855s] #   number of violations = 0
[05/08 22:02:31   3855s] #cpu time = 00:00:47, elapsed time = 00:00:05, memory = 2071.36 (MB), peak = 2271.87 (MB)
[05/08 22:02:31   3855s] #CELL_VIEW CHIP,init has 0 DRC violations
[05/08 22:02:31   3855s] #Total number of DRC violations = 0
[05/08 22:02:31   3855s] #Total number of process antenna violations = 1
[05/08 22:02:31   3856s] #   number of violations = 0
[05/08 22:02:31   3856s] #cpu time = 00:00:51, elapsed time = 00:00:07, memory = 1894.80 (MB), peak = 2271.87 (MB)
[05/08 22:02:31   3856s] #CELL_VIEW CHIP,init has 0 DRC violations
[05/08 22:02:31   3856s] #Total number of DRC violations = 0
[05/08 22:02:31   3856s] #Total number of process antenna violations = 1
[05/08 22:02:31   3856s] #Post Route wire spread is done.
[05/08 22:02:31   3856s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/08 22:02:31   3856s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 22:02:31   3856s] #Total wire length = 1476590 um.
[05/08 22:02:31   3856s] #Total half perimeter of net bounding box = 1360262 um.
[05/08 22:02:31   3856s] #Total wire length on LAYER METAL1 = 158094 um.
[05/08 22:02:31   3856s] #Total wire length on LAYER METAL2 = 691415 um.
[05/08 22:02:31   3856s] #Total wire length on LAYER METAL3 = 572793 um.
[05/08 22:02:31   3856s] #Total wire length on LAYER METAL4 = 51834 um.
[05/08 22:02:31   3856s] #Total wire length on LAYER METAL5 = 2452 um.
[05/08 22:02:31   3856s] #Total number of vias = 78076
[05/08 22:02:31   3856s] #Up-Via Summary (total 78076):
[05/08 22:02:31   3856s] #           
[05/08 22:02:31   3856s] #-----------------------
[05/08 22:02:31   3856s] # METAL1          47486
[05/08 22:02:31   3856s] # METAL2          29246
[05/08 22:02:31   3856s] # METAL3           1271
[05/08 22:02:31   3856s] # METAL4             73
[05/08 22:02:31   3856s] #-----------------------
[05/08 22:02:31   3856s] #                 78076 
[05/08 22:02:31   3856s] #
[05/08 22:02:31   3856s] #detailRoute Statistics:
[05/08 22:02:31   3856s] #Cpu time = 00:02:37
[05/08 22:02:31   3856s] #Elapsed time = 00:00:19
[05/08 22:02:31   3856s] #Increased memory = 22.02 (MB)
[05/08 22:02:31   3856s] #Total memory = 1892.12 (MB)
[05/08 22:02:31   3856s] #Peak memory = 2271.87 (MB)
[05/08 22:02:31   3856s] #Skip updating routing design signature in db-snapshot flow
[05/08 22:02:31   3856s] ### Time Record (DB Export) is installed.
[05/08 22:02:31   3856s] ### Time Record (DB Export) is uninstalled.
[05/08 22:02:31   3856s] ### Time Record (Post Callback) is installed.
[05/08 22:02:31   3856s] ### Time Record (Post Callback) is uninstalled.
[05/08 22:02:31   3856s] #
[05/08 22:02:31   3856s] #globalDetailRoute statistics:
[05/08 22:02:31   3856s] #Cpu time = 00:02:41
[05/08 22:02:31   3856s] #Elapsed time = 00:00:22
[05/08 22:02:31   3856s] #Increased memory = 15.30 (MB)
[05/08 22:02:31   3856s] #Total memory = 1842.75 (MB)
[05/08 22:02:31   3856s] #Peak memory = 2271.87 (MB)
[05/08 22:02:31   3856s] #Number of warnings = 45
[05/08 22:02:31   3856s] #Total number of warnings = 234
[05/08 22:02:31   3856s] #Number of fails = 0
[05/08 22:02:31   3856s] #Total number of fails = 3
[05/08 22:02:31   3856s] #Complete globalDetailRoute on Wed May  8 22:02:31 2024
[05/08 22:02:31   3856s] #
[05/08 22:02:31   3856s] ### Time Record (globalDetailRoute) is uninstalled.
[05/08 22:02:31   3857s] #Default setup view is reset to av_func_mode_max.
[05/08 22:02:31   3857s] 
[05/08 22:02:31   3857s] detailRoute
[05/08 22:02:31   3857s] 
[05/08 22:02:31   3857s] #WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/08 22:02:31   3857s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[05/08 22:02:31   3857s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[05/08 22:02:31   3857s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[05/08 22:02:31   3857s] #setNanoRouteMode -routeInsertAntennaDiode true
[05/08 22:02:31   3857s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[05/08 22:02:31   3857s] #setNanoRouteMode -routeWithEco true
[05/08 22:02:31   3857s] #setNanoRouteMode -routeWithSiDriven true
[05/08 22:02:31   3857s] #setNanoRouteMode -routeWithTimingDriven true
[05/08 22:02:31   3857s] ### Time Record (detailRoute) is installed.
[05/08 22:02:31   3857s] #Start detailRoute on Wed May  8 22:02:31 2024
[05/08 22:02:31   3857s] #
[05/08 22:02:31   3857s] ### Time Record (Pre Callback) is installed.
[05/08 22:02:31   3857s] ### Time Record (Pre Callback) is uninstalled.
[05/08 22:02:31   3857s] ### Time Record (DB Import) is installed.
[05/08 22:02:31   3857s] ### Time Record (Timing Data Generation) is installed.
[05/08 22:02:31   3857s] ### Time Record (Timing Data Generation) is uninstalled.
[05/08 22:02:32   3857s] LayerId::1 widthSet size::4
[05/08 22:02:32   3857s] LayerId::2 widthSet size::4
[05/08 22:02:32   3857s] LayerId::3 widthSet size::4
[05/08 22:02:32   3857s] LayerId::4 widthSet size::4
[05/08 22:02:32   3857s] LayerId::5 widthSet size::3
[05/08 22:02:32   3857s] Initializing multi-corner capacitance tables ... 
[05/08 22:02:32   3857s] Initializing multi-corner resistance tables ...
[05/08 22:02:32   3857s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:32   3857s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:32   3857s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/busy of net busy because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:32   3857s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ready of net ready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:32   3857s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[11] of net iaddr[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:32   3857s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[10] of net iaddr[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:32   3857s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[9] of net iaddr[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:32   3857s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[8] of net iaddr[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:32   3857s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[7] of net iaddr[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:32   3857s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[6] of net iaddr[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:32   3857s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[5] of net iaddr[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:32   3857s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[4] of net iaddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:32   3857s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[3] of net iaddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:32   3857s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[2] of net iaddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:32   3857s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[1] of net iaddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:32   3857s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[0] of net iaddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:32   3857s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[19] of net idata[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:32   3857s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[18] of net idata[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:32   3857s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[17] of net idata[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:32   3857s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[16] of net idata[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:02:32   3857s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[05/08 22:02:32   3857s] #To increase the message display limit, refer to the product command reference manual.
[05/08 22:02:32   3857s] ### Net info: total nets: 15004
[05/08 22:02:32   3857s] ### Net info: dirty nets: 0
[05/08 22:02:32   3857s] ### Net info: marked as disconnected nets: 0
[05/08 22:02:32   3858s] #num needed restored net=0
[05/08 22:02:32   3858s] #need_extraction net=0 (total=15004)
[05/08 22:02:32   3858s] ### Net info: fully routed nets: 14195
[05/08 22:02:32   3858s] ### Net info: trivial (< 2 pins) nets: 809
[05/08 22:02:32   3858s] ### Net info: unrouted nets: 0
[05/08 22:02:32   3858s] ### Net info: re-extraction nets: 0
[05/08 22:02:32   3858s] ### Net info: ignored nets: 0
[05/08 22:02:32   3858s] ### Net info: skip routing nets: 0
[05/08 22:02:32   3858s] #WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:32   3858s] #WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:32   3858s] #WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:32   3858s] #WARNING (NRDB-733) PIN busy in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:32   3858s] #WARNING (NRDB-733) PIN caddr_rd[0] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:32   3858s] #WARNING (NRDB-733) PIN caddr_rd[10] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:32   3858s] #WARNING (NRDB-733) PIN caddr_rd[11] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:32   3858s] #WARNING (NRDB-733) PIN caddr_rd[1] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:32   3858s] #WARNING (NRDB-733) PIN caddr_rd[2] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:32   3858s] #WARNING (NRDB-733) PIN caddr_rd[3] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:32   3858s] #WARNING (NRDB-733) PIN caddr_rd[4] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:32   3858s] #WARNING (NRDB-733) PIN caddr_rd[5] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:32   3858s] #WARNING (NRDB-733) PIN caddr_rd[6] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:32   3858s] #WARNING (NRDB-733) PIN caddr_rd[7] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:32   3858s] #WARNING (NRDB-733) PIN caddr_rd[8] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:32   3858s] #WARNING (NRDB-733) PIN caddr_rd[9] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:32   3858s] #WARNING (NRDB-733) PIN caddr_wr[0] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:32   3858s] #WARNING (NRDB-733) PIN caddr_wr[10] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:32   3858s] #WARNING (NRDB-733) PIN caddr_wr[11] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:32   3858s] #WARNING (NRDB-733) PIN caddr_wr[1] in CELL_VIEW CHIP does not have physical port.
[05/08 22:02:32   3858s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[05/08 22:02:32   3858s] #To increase the message display limit, refer to the product command reference manual.
[05/08 22:02:32   3858s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER METAL5. This will cause routability problems for NanoRoute.
[05/08 22:02:32   3858s] ### Time Record (DB Import) is uninstalled.
[05/08 22:02:32   3858s] #NanoRoute Version 19.12-s087_1 NR191024-1807/19_12-UB
[05/08 22:02:32   3858s] #RTESIG:78da8dcf4d8bc2301006e03defaf18a2870adacd4c3e2639bae0b58ab85e8b42ac8562a1
[05/08 22:02:32   3858s] #       89ff7fcbeeb534cd71f2f0cebcabf5f5700681be44da45e9b846a8cee85192dea193fc85
[05/08 22:02:32   3858s] #       be1ebf7ebec5e76a7d3c5d90346029ff1e148faebfa52dbc6318208694da57b3f9778a3d
[05/08 22:02:32   3858s] #       8ca07da5d084619218cbe36601454cc3389d340e1d3c6e5d0c50dcfbbe9b3448d681a152
[05/08 22:02:32   3858s] #       678f42f2086978cfa62963f32bb55620f6d5e55055fbf906a88d01f16c9b67c61932f9bd
[05/08 22:02:32   3858s] #       96d402e428db92a5ca1ba44597b3b5f92c360b0ce7cb31bb99a08f5ff203d7af
[05/08 22:02:32   3858s] #
[05/08 22:02:32   3858s] ### Time Record (Special Wire Merging) is installed.
[05/08 22:02:32   3858s] #Merging special wires: starts on Wed May  8 22:02:32 2024 with memory = 1849.11 (MB), peak = 2271.87 (MB)
[05/08 22:02:32   3859s] #
[05/08 22:02:32   3859s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.2 GB --1.14 [10]--
[05/08 22:02:32   3859s] ### Time Record (Special Wire Merging) is uninstalled.
[05/08 22:02:32   3859s] ### Time Record (Data Preparation) is installed.
[05/08 22:02:32   3859s] #Start routing data preparation on Wed May  8 22:02:32 2024
[05/08 22:02:32   3859s] #
[05/08 22:02:33   3859s] #Minimum voltage of a net in the design = 0.000.
[05/08 22:02:33   3859s] #Maximum voltage of a net in the design = 1.620.
[05/08 22:02:33   3859s] #Voltage range [0.000 - 1.620] has 15002 nets.
[05/08 22:02:33   3859s] #Voltage range [1.620 - 1.620] has 1 net.
[05/08 22:02:33   3859s] #Voltage range [0.000 - 0.000] has 1 net.
[05/08 22:02:33   3859s] ### Time Record (Cell Pin Access) is installed.
[05/08 22:02:33   3859s] ### Time Record (Cell Pin Access) is uninstalled.
[05/08 22:02:33   3859s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[05/08 22:02:33   3859s] # METAL2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[05/08 22:02:33   3859s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[05/08 22:02:33   3859s] # METAL4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[05/08 22:02:33   3859s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[05/08 22:02:33   3860s] #Regenerating Ggrids automatically.
[05/08 22:02:33   3860s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
[05/08 22:02:33   3860s] #Using automatically generated G-grids.
[05/08 22:02:33   3860s] #Done routing data preparation.
[05/08 22:02:33   3860s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1858.23 (MB), peak = 2271.87 (MB)
[05/08 22:02:33   3860s] ### Time Record (Data Preparation) is uninstalled.
[05/08 22:02:33   3860s] ### Time Record (Post Route Wire Spreading) is installed.
[05/08 22:02:33   3860s] ### max drc and si pitch = 2680 ( 1.34000 um) MT-safe pitch = 3520 ( 1.76000 um) patch pitch = 21680 (10.84000 um)
[05/08 22:02:34   3860s] #
[05/08 22:02:34   3860s] #Start Post Route wire spreading..
[05/08 22:02:34   3860s] #
[05/08 22:02:34   3860s] #Start data preparation for wire spreading...
[05/08 22:02:34   3861s] #
[05/08 22:02:34   3861s] #Data preparation is done on Wed May  8 22:02:34 2024
[05/08 22:02:34   3861s] #
[05/08 22:02:34   3861s] #
[05/08 22:02:34   3861s] #Start Post Route Wire Spread.
[05/08 22:02:35   3864s] #Done with 441 horizontal wires in 7 hboxes and 127 vertical wires in 7 hboxes.
[05/08 22:02:35   3864s] #Complete Post Route Wire Spread.
[05/08 22:02:35   3864s] #
[05/08 22:02:35   3864s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 22:02:35   3864s] #Total wire length = 1476618 um.
[05/08 22:02:35   3864s] #Total half perimeter of net bounding box = 1360262 um.
[05/08 22:02:35   3864s] #Total wire length on LAYER METAL1 = 158094 um.
[05/08 22:02:35   3864s] #Total wire length on LAYER METAL2 = 691438 um.
[05/08 22:02:35   3864s] #Total wire length on LAYER METAL3 = 572799 um.
[05/08 22:02:35   3864s] #Total wire length on LAYER METAL4 = 51834 um.
[05/08 22:02:35   3864s] #Total wire length on LAYER METAL5 = 2452 um.
[05/08 22:02:35   3864s] #Total number of vias = 78076
[05/08 22:02:35   3864s] #Up-Via Summary (total 78076):
[05/08 22:02:35   3864s] #           
[05/08 22:02:35   3864s] #-----------------------
[05/08 22:02:35   3864s] # METAL1          47486
[05/08 22:02:35   3864s] # METAL2          29246
[05/08 22:02:35   3864s] # METAL3           1271
[05/08 22:02:35   3864s] # METAL4             73
[05/08 22:02:35   3864s] #-----------------------
[05/08 22:02:35   3864s] #                 78076 
[05/08 22:02:35   3864s] #
[05/08 22:02:35   3865s] #   number of violations = 0
[05/08 22:02:35   3865s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 1903.13 (MB), peak = 2271.87 (MB)
[05/08 22:02:35   3865s] #CELL_VIEW CHIP,init has 0 DRC violations
[05/08 22:02:35   3865s] #Total number of DRC violations = 0
[05/08 22:02:35   3865s] #Total number of process antenna violations = 1
[05/08 22:02:35   3865s] #Post Route wire spread is done.
[05/08 22:02:35   3865s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/08 22:02:35   3865s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 22:02:35   3865s] #Total wire length = 1476618 um.
[05/08 22:02:35   3865s] #Total half perimeter of net bounding box = 1360262 um.
[05/08 22:02:35   3865s] #Total wire length on LAYER METAL1 = 158094 um.
[05/08 22:02:35   3865s] #Total wire length on LAYER METAL2 = 691438 um.
[05/08 22:02:35   3865s] #Total wire length on LAYER METAL3 = 572799 um.
[05/08 22:02:35   3865s] #Total wire length on LAYER METAL4 = 51834 um.
[05/08 22:02:35   3865s] #Total wire length on LAYER METAL5 = 2452 um.
[05/08 22:02:35   3865s] #Total number of vias = 78076
[05/08 22:02:35   3865s] #Up-Via Summary (total 78076):
[05/08 22:02:35   3865s] #           
[05/08 22:02:35   3865s] #-----------------------
[05/08 22:02:35   3865s] # METAL1          47486
[05/08 22:02:35   3865s] # METAL2          29246
[05/08 22:02:35   3865s] # METAL3           1271
[05/08 22:02:35   3865s] # METAL4             73
[05/08 22:02:35   3865s] #-----------------------
[05/08 22:02:35   3865s] #                 78076 
[05/08 22:02:35   3865s] #
[05/08 22:02:36   3865s] ### Time Record (DB Export) is installed.
[05/08 22:02:36   3865s] ### Time Record (DB Export) is uninstalled.
[05/08 22:02:36   3865s] ### Time Record (Post Callback) is installed.
[05/08 22:02:36   3865s] ### Time Record (Post Callback) is uninstalled.
[05/08 22:02:36   3865s] #
[05/08 22:02:36   3865s] #detailRoute statistics:
[05/08 22:02:36   3865s] #Cpu time = 00:00:09
[05/08 22:02:36   3865s] #Elapsed time = 00:00:04
[05/08 22:02:36   3865s] #Increased memory = -10.53 (MB)
[05/08 22:02:36   3865s] #Total memory = 1814.32 (MB)
[05/08 22:02:36   3865s] #Peak memory = 2271.87 (MB)
[05/08 22:02:36   3865s] #Number of warnings = 44
[05/08 22:02:36   3865s] #Total number of warnings = 278
[05/08 22:02:36   3865s] #Number of fails = 0
[05/08 22:02:36   3865s] #Total number of fails = 3
[05/08 22:02:36   3865s] #Complete detailRoute on Wed May  8 22:02:36 2024
[05/08 22:02:36   3865s] #
[05/08 22:02:36   3865s] ### Time Record (detailRoute) is uninstalled.
[05/08 22:02:36   3865s] #routeDesign: cpu time = 00:02:51, elapsed time = 00:00:27, memory = 1803.48 (MB), peak = 2271.87 (MB)
[05/08 22:02:36   3865s] 
[05/08 22:02:36   3865s] *** Summary of all messages that are not suppressed in this session:
[05/08 22:02:36   3865s] Severity  ID               Count  Summary                                  
[05/08 22:02:36   3865s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[05/08 22:02:36   3865s] *** Message Summary: 1 warning(s), 0 error(s)
[05/08 22:02:36   3865s] 
[05/08 22:02:36   3865s] ### Time Record (routeDesign) is uninstalled.
[05/08 22:02:36   3865s] ### 
[05/08 22:02:36   3865s] ###   Scalability Statistics
[05/08 22:02:36   3865s] ### 
[05/08 22:02:36   3865s] ### --------------------------------+----------------+----------------+----------------+
[05/08 22:02:36   3865s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[05/08 22:02:36   3865s] ### --------------------------------+----------------+----------------+----------------+
[05/08 22:02:36   3865s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/08 22:02:36   3865s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/08 22:02:36   3865s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/08 22:02:36   3865s] ###   DB Import                     |        00:00:04|        00:00:02|             1.9|
[05/08 22:02:36   3865s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[05/08 22:02:36   3865s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[05/08 22:02:36   3865s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/08 22:02:36   3865s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.2|
[05/08 22:02:36   3865s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[05/08 22:02:36   3865s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[05/08 22:02:36   3865s] ###   Post Route Wire Spreading     |        00:01:41|        00:00:13|             7.6|
[05/08 22:02:36   3865s] ###   Detail Routing                |        00:00:55|        00:00:06|             9.5|
[05/08 22:02:36   3865s] ###   Antenna Fixing                |        00:00:03|        00:00:01|             2.6|
[05/08 22:02:36   3865s] ###   Entire Command                |        00:02:51|        00:00:27|             6.3|
[05/08 22:02:36   3865s] ### --------------------------------+----------------+----------------+----------------+
[05/08 22:02:36   3865s] ### 
[05/08 22:02:50   3868s] <CMD> verifyProcessAntenna -report CHIP.antenna.rpt -error 1000
[05/08 22:02:50   3868s] 
[05/08 22:02:50   3868s] ******* START VERIFY ANTENNA ********
[05/08 22:02:50   3868s] Report File: CHIP.antenna.rpt
[05/08 22:02:50   3868s] LEF Macro File: CHIP.antenna.lef
[05/08 22:02:50   3868s] 5000 nets processed: 1 violations
[05/08 22:02:51   3868s] 10000 nets processed: 1 violations
[05/08 22:02:51   3869s] 15000 nets processed: 1 violations
[05/08 22:02:51   3869s] Verification Complete: 1 Violations
[05/08 22:02:51   3869s] ******* DONE VERIFY ANTENNA ********
[05/08 22:02:51   3869s] (CPU Time: 0:00:01.2  MEM: -2.336M)
[05/08 22:02:51   3869s] 
[05/08 22:03:01   3870s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol true -padFillerCellsOverlap true -routingBlkgPinOverlap false -routingCellBlkgOverlap false -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[05/08 22:03:01   3870s] <CMD> verifyGeometry
[05/08 22:03:01   3870s]  *** Starting Verify Geometry (MEM: 2396.5) ***
[05/08 22:03:01   3870s] 
[05/08 22:03:01   3870s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... Starting Verification
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... Initializing
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[05/08 22:03:01   3870s]                   ...... bin size: 7040
[05/08 22:03:01   3870s] Multi-CPU acceleration using 10 CPU(s).
[05/08 22:03:01   3870s] Saving Drc markers ...
[05/08 22:03:01   3870s] ... 2 markers are saved ...
[05/08 22:03:01   3870s] ... 0 geometry drc markers are saved ...
[05/08 22:03:01   3870s] ... 1 antenna drc markers are saved ...
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 1 of 64  Thread : 0
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 2 of 64  Thread : 1
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 3 of 64  Thread : 2
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 4 of 64  Thread : 3
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 5 of 64  Thread : 4
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 6 of 64  Thread : 5
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 7 of 64  Thread : 6
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 8 of 64  Thread : 7
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 9 of 64  Thread : 8
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 10 of 64  Thread : 9
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 20 of 64  Thread : 9
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 30 of 64  Thread : 9
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 40 of 64  Thread : 9
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 19 of 64  Thread : 8
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 29 of 64  Thread : 8
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 39 of 64  Thread : 8
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 50 of 64  Thread : 9
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 49 of 64  Thread : 8
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 60 of 64  Thread : 9
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 18 of 64  Thread : 7
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 28 of 64  Thread : 7
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 14 of 64  Thread : 3
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 24 of 64  Thread : 3
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 38 of 64  Thread : 7
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 11 of 64  Thread : 0
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 21 of 64  Thread : 0
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 48 of 64  Thread : 7
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 15 of 64  Thread : 4
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 31 of 64  Thread : 0
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 25 of 64  Thread : 4
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 41 of 64  Thread : 0
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 17 of 64  Thread : 6
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 13 of 64  Thread : 2
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 23 of 64  Thread : 2
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 16 of 64  Thread : 5
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 12 of 64  Thread : 1
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 33 of 64  Thread : 2
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 22 of 64  Thread : 1
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 59 of 64  Thread : 8
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 32 of 64  Thread : 1
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 34 of 64  Thread : 3
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 44 of 64  Thread : 3
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 54 of 64  Thread : 3
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 35 of 64  Thread : 4
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 64 of 64  Thread : 3
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 58 of 64  Thread : 7
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 26 of 64  Thread : 5
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 45 of 64  Thread : 4
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 36 of 64  Thread : 5
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 55 of 64  Thread : 4
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 51 of 64  Thread : 0
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 27 of 64  Thread : 6
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 42 of 64  Thread : 1
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 61 of 64  Thread : 0
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 46 of 64  Thread : 5
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 52 of 64  Thread : 1
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 62 of 64  Thread : 1
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 37 of 64  Thread : 6
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 56 of 64  Thread : 5
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 43 of 64  Thread : 2
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 47 of 64  Thread : 6
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 53 of 64  Thread : 2
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 57 of 64  Thread : 6
[05/08 22:03:01   3870s]   VERIFY GEOMETRY ...... SubArea : 63 of 64  Thread : 2
[05/08 22:03:28   4074s] VG: elapsed time: 27.00
[05/08 22:03:28   4074s] Begin Summary ...
[05/08 22:03:28   4074s]   Cells       : 0
[05/08 22:03:28   4074s]   SameNet     : 0
[05/08 22:03:28   4074s]   Wiring      : 0
[05/08 22:03:28   4074s]   Antenna     : 0
[05/08 22:03:28   4074s]   Short       : 0
[05/08 22:03:28   4074s]   Overlap     : 0
[05/08 22:03:28   4074s] End Summary
[05/08 22:03:28   4074s] 
[05/08 22:03:28   4074s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/08 22:03:28   4074s] 
[05/08 22:03:28   4074s] **********End: VERIFY GEOMETRY**********
[05/08 22:03:28   4074s]  *** verify geometry (CPU: 0:03:24  MEM: 10641.7M)
[05/08 22:03:28   4074s] 
[05/08 22:03:28   4074s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[05/08 22:03:52   4078s] **WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 22:03:52   4078s] **WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[05/08 22:04:04   4080s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[05/08 22:04:04   4080s] <CMD> setEndCapMode -reset
[05/08 22:04:04   4080s] <CMD> setEndCapMode -boundary_tap false
[05/08 22:04:04   4080s] **WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 22:04:04   4080s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFXL CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 CLKBUFX1 BUFXL BUFX8 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 BUFX1 INVXL INVX8 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVXL CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[05/08 22:04:04   4080s] <CMD> setTieHiLoMode -reset
[05/08 22:04:04   4080s] <CMD> setTieHiLoMode -cell {{TIEHI TIELO}} -maxDistance 100 -maxFanOut 20 -honorDontTouch false -createHierPort false
[05/08 22:04:06   4080s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[05/08 22:04:06   4080s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[05/08 22:04:06   4080s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[05/08 22:04:06   4080s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 22:04:06   4080s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[05/08 22:04:06   4080s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[05/08 22:04:06   4080s] Running Native NanoRoute ...
[05/08 22:04:06   4080s] <CMD> routeDesign -globalDetail -viaOpt -wireOpt
[05/08 22:04:06   4080s] ### Time Record (routeDesign) is installed.
[05/08 22:04:06   4080s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1813.21 (MB), peak = 2271.87 (MB)
[05/08 22:04:06   4080s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[05/08 22:04:06   4080s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[05/08 22:04:06   4080s] #**INFO: setDesignMode -flowEffort standard
[05/08 22:04:06   4080s] #**INFO: multi-cut via swapping will not be performed after routing.
[05/08 22:04:06   4080s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/08 22:04:06   4080s] OPERPROF: Starting checkPlace at level 1, MEM:2396.7M
[05/08 22:04:06   4080s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2397.6M
[05/08 22:04:06   4080s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2397.6M
[05/08 22:04:06   4080s] Core basic site is tsm3site
[05/08 22:04:06   4080s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 22:04:06   4080s] SiteArray: use 8,699,904 bytes
[05/08 22:04:06   4080s] SiteArray: current memory after site array memory allocation 2405.9M
[05/08 22:04:06   4080s] SiteArray: FP blocked sites are writable
[05/08 22:04:06   4080s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.051, MEM:2408.5M
[05/08 22:04:06   4080s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.097, MEM:2408.8M
[05/08 22:04:06   4080s] Begin checking placement ... (start mem=2396.7M, init mem=2408.8M)
[05/08 22:04:06   4080s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2408.8M
[05/08 22:04:06   4080s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.013, MEM:2408.8M
[05/08 22:04:06   4080s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2408.8M
[05/08 22:04:06   4080s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.020, REAL:0.013, MEM:2408.8M
[05/08 22:04:06   4080s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2408.8M
[05/08 22:04:06   4081s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.380, REAL:0.374, MEM:2423.9M
[05/08 22:04:06   4081s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2423.9M
[05/08 22:04:06   4081s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.060, REAL:0.060, MEM:2423.9M
[05/08 22:04:06   4081s] *info: Placed = 76195          (Fixed = 4)
[05/08 22:04:06   4081s] *info: Unplaced = 0           
[05/08 22:04:06   4081s] Placement Density:100.00%(7167720/7167720)
[05/08 22:04:06   4081s] Placement Density (including fixed std cells):100.00%(7167720/7167720)
[05/08 22:04:06   4081s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2424.0M
[05/08 22:04:06   4081s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.019, MEM:2408.4M
[05/08 22:04:06   4081s] Finished checkPlace (total: cpu=0:00:00.8, real=0:00:00.0; vio checks: cpu=0:00:00.6, real=0:00:00.0; mem=2403.8M)
[05/08 22:04:06   4081s] OPERPROF: Finished checkPlace at level 1, CPU:0.830, REAL:0.784, MEM:2402.5M
[05/08 22:04:06   4081s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[05/08 22:04:06   4081s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[05/08 22:04:06   4081s] 
[05/08 22:04:06   4081s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/08 22:04:06   4081s] *** Changed status on (0) nets in Clock.
[05/08 22:04:06   4081s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2402.5M) ***
[05/08 22:04:06   4081s] 
[05/08 22:04:06   4081s] globalDetailRoute
[05/08 22:04:06   4081s] 
[05/08 22:04:06   4081s] #WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/08 22:04:06   4081s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[05/08 22:04:06   4081s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[05/08 22:04:06   4081s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[05/08 22:04:06   4081s] #setNanoRouteMode -routeInsertAntennaDiode true
[05/08 22:04:06   4081s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[05/08 22:04:06   4081s] #setNanoRouteMode -routeWithEco true
[05/08 22:04:06   4081s] #setNanoRouteMode -routeWithSiDriven true
[05/08 22:04:06   4081s] #setNanoRouteMode -routeWithTimingDriven true
[05/08 22:04:06   4081s] ### Time Record (globalDetailRoute) is installed.
[05/08 22:04:06   4081s] #Start globalDetailRoute on Wed May  8 22:04:06 2024
[05/08 22:04:06   4081s] #
[05/08 22:04:06   4081s] ### Time Record (Pre Callback) is installed.
[05/08 22:04:06   4081s] ### Time Record (Pre Callback) is uninstalled.
[05/08 22:04:06   4081s] ### Time Record (DB Import) is installed.
[05/08 22:04:06   4081s] ### Time Record (Timing Data Generation) is installed.
[05/08 22:04:06   4081s] ### Time Record (Timing Data Generation) is uninstalled.
[05/08 22:04:06   4081s] LayerId::1 widthSet size::4
[05/08 22:04:06   4081s] LayerId::2 widthSet size::4
[05/08 22:04:06   4081s] LayerId::3 widthSet size::4
[05/08 22:04:06   4081s] LayerId::4 widthSet size::4
[05/08 22:04:06   4081s] LayerId::5 widthSet size::3
[05/08 22:04:06   4081s] Initializing multi-corner capacitance tables ... 
[05/08 22:04:06   4081s] Initializing multi-corner resistance tables ...
[05/08 22:04:07   4082s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:07   4082s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:07   4082s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/busy of net busy because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:07   4082s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ready of net ready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:07   4082s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[11] of net iaddr[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:07   4082s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[10] of net iaddr[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:07   4082s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[9] of net iaddr[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:07   4082s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[8] of net iaddr[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:07   4082s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[7] of net iaddr[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:07   4082s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[6] of net iaddr[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:07   4082s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[5] of net iaddr[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:07   4082s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[4] of net iaddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:07   4082s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[3] of net iaddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:07   4082s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[2] of net iaddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:07   4082s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[1] of net iaddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:07   4082s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[0] of net iaddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:07   4082s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[19] of net idata[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:07   4082s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[18] of net idata[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:07   4082s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[17] of net idata[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:07   4082s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[16] of net idata[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:07   4082s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[05/08 22:04:07   4082s] #To increase the message display limit, refer to the product command reference manual.
[05/08 22:04:07   4082s] ### Net info: total nets: 15004
[05/08 22:04:07   4082s] ### Net info: dirty nets: 0
[05/08 22:04:07   4082s] ### Net info: marked as disconnected nets: 0
[05/08 22:04:07   4082s] #num needed restored net=0
[05/08 22:04:07   4082s] #need_extraction net=0 (total=15004)
[05/08 22:04:07   4082s] ### Net info: fully routed nets: 14195
[05/08 22:04:07   4082s] ### Net info: trivial (< 2 pins) nets: 809
[05/08 22:04:07   4082s] ### Net info: unrouted nets: 0
[05/08 22:04:07   4082s] ### Net info: re-extraction nets: 0
[05/08 22:04:07   4082s] ### Net info: ignored nets: 0
[05/08 22:04:07   4082s] ### Net info: skip routing nets: 0
[05/08 22:04:07   4083s] #WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:07   4083s] #WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:07   4083s] #WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:07   4083s] #WARNING (NRDB-733) PIN busy in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:07   4083s] #WARNING (NRDB-733) PIN caddr_rd[0] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:07   4083s] #WARNING (NRDB-733) PIN caddr_rd[10] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:07   4083s] #WARNING (NRDB-733) PIN caddr_rd[11] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:07   4083s] #WARNING (NRDB-733) PIN caddr_rd[1] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:07   4083s] #WARNING (NRDB-733) PIN caddr_rd[2] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:07   4083s] #WARNING (NRDB-733) PIN caddr_rd[3] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:07   4083s] #WARNING (NRDB-733) PIN caddr_rd[4] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:07   4083s] #WARNING (NRDB-733) PIN caddr_rd[5] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:07   4083s] #WARNING (NRDB-733) PIN caddr_rd[6] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:07   4083s] #WARNING (NRDB-733) PIN caddr_rd[7] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:07   4083s] #WARNING (NRDB-733) PIN caddr_rd[8] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:07   4083s] #WARNING (NRDB-733) PIN caddr_rd[9] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:07   4083s] #WARNING (NRDB-733) PIN caddr_wr[0] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:07   4083s] #WARNING (NRDB-733) PIN caddr_wr[10] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:07   4083s] #WARNING (NRDB-733) PIN caddr_wr[11] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:07   4083s] #WARNING (NRDB-733) PIN caddr_wr[1] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:07   4083s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[05/08 22:04:07   4083s] #To increase the message display limit, refer to the product command reference manual.
[05/08 22:04:07   4083s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER METAL5. This will cause routability problems for NanoRoute.
[05/08 22:04:07   4083s] ### Time Record (DB Import) is uninstalled.
[05/08 22:04:07   4083s] #NanoRoute Version 19.12-s087_1 NR191024-1807/19_12-UB
[05/08 22:04:07   4083s] #RTESIG:78da8dcf4d8bc2400c0660cffe8a307aa8a07592f9c8ccd105af5544f72a2e8cb5502c74
[05/08 22:04:07   4083s] #       c6ff6f59afa5638ec943de64b1fcdd9f40a02f9136513abe225427f428496fd049dea2bf
[05/08 22:04:07   4083s] #       0ea3cb8f982f9687e319490396f2bfa0b8b7dd2dade115430f31a4d43cebd5c729f63080
[05/08 22:04:07   4083s] #       e699421dfa51622c0fc9028a98faa13b6a1c3ab8dfda18a0f8ebba76d4205907864a9d3d
[05/08 22:04:07   4083s] #       0ac923a4fe35b94d199b8fd45a81d855e77d55eda63f406d0c8847533f32ce90c9e75a52
[05/08 22:04:07   4083s] #       5f2047d92f59aabcb1366fd87c61387f34b39b58347b0353f4cb6b
[05/08 22:04:07   4083s] #
[05/08 22:04:07   4083s] #Skip comparing routing design signature in db-snapshot flow
[05/08 22:04:07   4083s] #RTESIG:78da8dcf4d8bc2400c0660cffe8a307aa8a07592f9c8ccd105af5544f72a2e8cb5502c74
[05/08 22:04:07   4083s] #       c6ff6f59afa5638ec943de64b1fcdd9f40a02f9136513abe225427f428496fd049dea2bf
[05/08 22:04:07   4083s] #       0ea3cb8f982f9687e319490396f2bfa0b8b7dd2dade115430f31a4d43cebd5c729f63080
[05/08 22:04:07   4083s] #       e699421dfa51622c0fc9028a98faa13b6a1c3ab8dfda18a0f8ebba76d4205907864a9d3d
[05/08 22:04:07   4083s] #       0ac923a4fe35b94d199b8fd45a81d855e77d55eda63f406d0c8847533f32ce90c9e75a52
[05/08 22:04:07   4083s] #       5f2047d92f59aabcb1366fd87c61387f34b39b58347b0353f4cb6b
[05/08 22:04:07   4083s] #
[05/08 22:04:07   4083s] #Using multithreading with 10 threads.
[05/08 22:04:07   4083s] ### Time Record (Data Preparation) is installed.
[05/08 22:04:07   4083s] #Start routing data preparation on Wed May  8 22:04:07 2024
[05/08 22:04:07   4083s] #
[05/08 22:04:08   4083s] #Minimum voltage of a net in the design = 0.000.
[05/08 22:04:08   4083s] #Maximum voltage of a net in the design = 1.620.
[05/08 22:04:08   4083s] #Voltage range [0.000 - 1.620] has 15002 nets.
[05/08 22:04:08   4083s] #Voltage range [1.620 - 1.620] has 1 net.
[05/08 22:04:08   4083s] #Voltage range [0.000 - 0.000] has 1 net.
[05/08 22:04:08   4083s] ### Time Record (Cell Pin Access) is installed.
[05/08 22:04:08   4083s] ### Time Record (Cell Pin Access) is uninstalled.
[05/08 22:04:08   4084s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[05/08 22:04:08   4084s] # METAL2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[05/08 22:04:08   4084s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[05/08 22:04:08   4084s] # METAL4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[05/08 22:04:08   4084s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[05/08 22:04:08   4084s] #Regenerating Ggrids automatically.
[05/08 22:04:08   4084s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
[05/08 22:04:08   4084s] #Using automatically generated G-grids.
[05/08 22:04:08   4084s] #Done routing data preparation.
[05/08 22:04:08   4084s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1860.93 (MB), peak = 2271.87 (MB)
[05/08 22:04:08   4084s] ### Time Record (Data Preparation) is uninstalled.
[05/08 22:04:08   4084s] ### Time Record (Special Wire Merging) is installed.
[05/08 22:04:08   4084s] #Merging special wires: starts on Wed May  8 22:04:08 2024 with memory = 1862.21 (MB), peak = 2271.87 (MB)
[05/08 22:04:08   4084s] #
[05/08 22:04:08   4084s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.2 GB --1.11 [10]--
[05/08 22:04:08   4084s] ### Time Record (Special Wire Merging) is uninstalled.
[05/08 22:04:08   4084s] #
[05/08 22:04:08   4084s] #Finished routing data preparation on Wed May  8 22:04:08 2024
[05/08 22:04:08   4084s] #
[05/08 22:04:08   4084s] #Cpu time = 00:00:01
[05/08 22:04:08   4084s] #Elapsed time = 00:00:01
[05/08 22:04:08   4084s] #Increased memory = 9.71 (MB)
[05/08 22:04:08   4084s] #Total memory = 1862.94 (MB)
[05/08 22:04:08   4084s] #Peak memory = 2271.87 (MB)
[05/08 22:04:08   4084s] #
[05/08 22:04:08   4084s] ### Time Record (Global Routing) is installed.
[05/08 22:04:08   4084s] #
[05/08 22:04:08   4084s] #Start global routing on Wed May  8 22:04:08 2024
[05/08 22:04:08   4084s] #
[05/08 22:04:08   4084s] #
[05/08 22:04:08   4084s] #Start global routing initialization on Wed May  8 22:04:08 2024
[05/08 22:04:08   4084s] #
[05/08 22:04:08   4084s] #WARNING (NRGR-22) Design is already detail routed.
[05/08 22:04:08   4084s] ### Time Record (Global Routing) is uninstalled.
[05/08 22:04:09   4085s] ### Time Record (Track Assignment) is installed.
[05/08 22:04:09   4085s] ### Time Record (Track Assignment) is uninstalled.
[05/08 22:04:09   4085s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/08 22:04:09   4085s] #Cpu time = 00:00:02
[05/08 22:04:09   4085s] #Elapsed time = 00:00:01
[05/08 22:04:09   4085s] #Increased memory = 9.62 (MB)
[05/08 22:04:09   4085s] #Total memory = 1862.85 (MB)
[05/08 22:04:09   4085s] #Peak memory = 2271.87 (MB)
[05/08 22:04:09   4085s] #Using multithreading with 10 threads.
[05/08 22:04:09   4085s] ### Time Record (Detail Routing) is installed.
[05/08 22:04:09   4085s] ### max drc and si pitch = 2680 ( 1.34000 um) MT-safe pitch = 3520 ( 1.76000 um) patch pitch = 21680 (10.84000 um)
[05/08 22:04:09   4085s] #
[05/08 22:04:09   4085s] #Start Detail Routing..
[05/08 22:04:09   4085s] #start initial detail routing ...
[05/08 22:04:09   4085s] ### Design has 0 dirty nets, has valid drcs
[05/08 22:04:09   4085s] #   Improving pin accessing ...
[05/08 22:04:09   4085s] #    elapsed time = 00:00:00, memory = 1866.44 (MB)
[05/08 22:04:09   4085s] #   Improving pin accessing ...
[05/08 22:04:09   4085s] #    elapsed time = 00:00:00, memory = 1866.46 (MB)
[05/08 22:04:09   4086s] #   Improving pin accessing ...
[05/08 22:04:09   4086s] #    elapsed time = 00:00:00, memory = 1866.46 (MB)
[05/08 22:04:09   4086s] #   Improving pin accessing ...
[05/08 22:04:09   4086s] #    elapsed time = 00:00:00, memory = 1866.47 (MB)
[05/08 22:04:09   4086s] #   Improving pin accessing ...
[05/08 22:04:09   4086s] #    elapsed time = 00:00:00, memory = 1866.49 (MB)
[05/08 22:04:09   4086s] #   Improving pin accessing ...
[05/08 22:04:09   4086s] #    elapsed time = 00:00:00, memory = 1866.50 (MB)
[05/08 22:04:09   4086s] #   Improving pin accessing ...
[05/08 22:04:09   4086s] #    elapsed time = 00:00:00, memory = 1866.50 (MB)
[05/08 22:04:09   4086s] #   Improving pin accessing ...
[05/08 22:04:09   4086s] #    elapsed time = 00:00:00, memory = 1866.52 (MB)
[05/08 22:04:09   4086s] #   Improving pin accessing ...
[05/08 22:04:09   4086s] #    elapsed time = 00:00:00, memory = 1866.54 (MB)
[05/08 22:04:09   4086s] #   Improving pin accessing ...
[05/08 22:04:09   4086s] #    elapsed time = 00:00:00, memory = 1866.54 (MB)
[05/08 22:04:09   4086s] #   number of violations = 0
[05/08 22:04:09   4086s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1866.59 (MB), peak = 2271.87 (MB)
[05/08 22:04:09   4086s] #Complete Detail Routing.
[05/08 22:04:09   4086s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 22:04:09   4086s] #Total wire length = 1476618 um.
[05/08 22:04:09   4086s] #Total half perimeter of net bounding box = 1360262 um.
[05/08 22:04:09   4086s] #Total wire length on LAYER METAL1 = 158094 um.
[05/08 22:04:09   4086s] #Total wire length on LAYER METAL2 = 691438 um.
[05/08 22:04:09   4086s] #Total wire length on LAYER METAL3 = 572799 um.
[05/08 22:04:09   4086s] #Total wire length on LAYER METAL4 = 51834 um.
[05/08 22:04:09   4086s] #Total wire length on LAYER METAL5 = 2452 um.
[05/08 22:04:09   4086s] #Total number of vias = 78076
[05/08 22:04:09   4086s] #Up-Via Summary (total 78076):
[05/08 22:04:09   4086s] #           
[05/08 22:04:09   4086s] #-----------------------
[05/08 22:04:09   4086s] # METAL1          47486
[05/08 22:04:09   4086s] # METAL2          29246
[05/08 22:04:09   4086s] # METAL3           1271
[05/08 22:04:09   4086s] # METAL4             73
[05/08 22:04:09   4086s] #-----------------------
[05/08 22:04:09   4086s] #                 78076 
[05/08 22:04:09   4086s] #
[05/08 22:04:09   4086s] #Total number of DRC violations = 0
[05/08 22:04:09   4086s] ### Time Record (Detail Routing) is uninstalled.
[05/08 22:04:09   4086s] #Cpu time = 00:00:02
[05/08 22:04:09   4086s] #Elapsed time = 00:00:00
[05/08 22:04:09   4086s] #Increased memory = 2.03 (MB)
[05/08 22:04:09   4086s] #Total memory = 1864.88 (MB)
[05/08 22:04:09   4086s] #Peak memory = 2271.87 (MB)
[05/08 22:04:09   4086s] ### Time Record (Antenna Fixing) is installed.
[05/08 22:04:09   4087s] #
[05/08 22:04:09   4087s] #start routing for process antenna violation fix ...
[05/08 22:04:09   4087s] ### max drc and si pitch = 2680 ( 1.34000 um) MT-safe pitch = 3520 ( 1.76000 um) patch pitch = 21680 (10.84000 um)
[05/08 22:04:09   4087s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1870.13 (MB), peak = 2271.87 (MB)
[05/08 22:04:09   4087s] #
[05/08 22:04:09   4087s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 22:04:09   4087s] #Total wire length = 1476618 um.
[05/08 22:04:09   4087s] #Total half perimeter of net bounding box = 1360262 um.
[05/08 22:04:09   4087s] #Total wire length on LAYER METAL1 = 158094 um.
[05/08 22:04:09   4087s] #Total wire length on LAYER METAL2 = 691438 um.
[05/08 22:04:09   4087s] #Total wire length on LAYER METAL3 = 572799 um.
[05/08 22:04:09   4087s] #Total wire length on LAYER METAL4 = 51834 um.
[05/08 22:04:09   4087s] #Total wire length on LAYER METAL5 = 2452 um.
[05/08 22:04:09   4087s] #Total number of vias = 78076
[05/08 22:04:09   4087s] #Up-Via Summary (total 78076):
[05/08 22:04:09   4087s] #           
[05/08 22:04:09   4087s] #-----------------------
[05/08 22:04:09   4087s] # METAL1          47486
[05/08 22:04:09   4087s] # METAL2          29246
[05/08 22:04:09   4087s] # METAL3           1271
[05/08 22:04:09   4087s] # METAL4             73
[05/08 22:04:09   4087s] #-----------------------
[05/08 22:04:09   4087s] #                 78076 
[05/08 22:04:09   4087s] #
[05/08 22:04:09   4087s] #Total number of DRC violations = 0
[05/08 22:04:09   4087s] #Total number of net violated process antenna rule = 1
[05/08 22:04:09   4087s] #
[05/08 22:04:09   4088s] #
[05/08 22:04:09   4088s] # start diode insertion for process antenna violation fix ...
[05/08 22:04:09   4088s] # output diode eco list to '.nano_eco_diode.list3'.
[05/08 22:04:09   4088s] #
[05/08 22:04:09   4088s] OPERPROF: Starting DPlace-Init at level 1, MEM:2569.6M
[05/08 22:04:10   4088s] All LLGs are deleted
[05/08 22:04:10   4088s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2589.2M
[05/08 22:04:10   4088s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2589.2M
[05/08 22:04:10   4088s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2592.9M
[05/08 22:04:10   4088s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2592.9M
[05/08 22:04:10   4088s] Core basic site is tsm3site
[05/08 22:04:10   4088s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 22:04:10   4088s] SiteArray: use 8,699,904 bytes
[05/08 22:04:10   4088s] SiteArray: current memory after site array memory allocation 2601.2M
[05/08 22:04:10   4088s] SiteArray: FP blocked sites are writable
[05/08 22:04:10   4088s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 22:04:10   4088s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2603.2M
[05/08 22:04:10   4089s] Process 34744 wires and vias for routing blockage analysis
[05/08 22:04:10   4089s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.380, REAL:0.045, MEM:2604.0M
[05/08 22:04:10   4089s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.510, REAL:0.148, MEM:2604.0M
[05/08 22:04:10   4089s] OPERPROF:     Starting CMU at level 3, MEM:2604.1M
[05/08 22:04:10   4089s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.013, MEM:2604.2M
[05/08 22:04:10   4089s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.600, REAL:0.227, MEM:2604.2M
[05/08 22:04:10   4089s] [CPU] DPlace-Init (cpu=0:00:00.7, real=0:00:01.0, mem=2604.2MB).
[05/08 22:04:10   4089s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.740, REAL:0.372, MEM:2604.2M
[05/08 22:04:10   4089s] # ** No diode (tried 1) instance could be added.
[05/08 22:04:10   4089s] #
[05/08 22:04:10   4089s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2620.1M
[05/08 22:04:10   4089s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.020, REAL:0.018, MEM:2604.3M
[05/08 22:04:10   4089s] All LLGs are deleted
[05/08 22:04:10   4089s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2578.5M
[05/08 22:04:10   4089s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:2578.5M
[05/08 22:04:10   4089s] # can't find diode within 100um of (1844.08 1081.09)
[05/08 22:04:10   4089s] # 0 diode(s) added
[05/08 22:04:10   4089s] # 1 diode(s) can't find location
[05/08 22:04:10   4089s] # 0 old filler cell(s) deleted
[05/08 22:04:10   4089s] # 0 new filler cell(s) added
[05/08 22:04:10   4089s] #
[05/08 22:04:10   4089s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1876.53 (MB), peak = 2271.87 (MB)
[05/08 22:04:10   4089s] #
[05/08 22:04:10   4089s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 22:04:10   4089s] #Total wire length = 1476618 um.
[05/08 22:04:10   4089s] #Total half perimeter of net bounding box = 1360262 um.
[05/08 22:04:10   4089s] #Total wire length on LAYER METAL1 = 158094 um.
[05/08 22:04:10   4089s] #Total wire length on LAYER METAL2 = 691438 um.
[05/08 22:04:10   4089s] #Total wire length on LAYER METAL3 = 572799 um.
[05/08 22:04:10   4089s] #Total wire length on LAYER METAL4 = 51834 um.
[05/08 22:04:10   4089s] #Total wire length on LAYER METAL5 = 2452 um.
[05/08 22:04:10   4089s] #Total number of vias = 78076
[05/08 22:04:10   4089s] #Up-Via Summary (total 78076):
[05/08 22:04:10   4089s] #           
[05/08 22:04:10   4089s] #-----------------------
[05/08 22:04:10   4089s] # METAL1          47486
[05/08 22:04:10   4089s] # METAL2          29246
[05/08 22:04:10   4089s] # METAL3           1271
[05/08 22:04:10   4089s] # METAL4             73
[05/08 22:04:10   4089s] #-----------------------
[05/08 22:04:10   4089s] #                 78076 
[05/08 22:04:10   4089s] #
[05/08 22:04:10   4089s] #Total number of DRC violations = 0
[05/08 22:04:10   4089s] #Total number of process antenna violations = 1
[05/08 22:04:10   4089s] #
[05/08 22:04:10   4090s] #
[05/08 22:04:10   4090s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 22:04:10   4090s] #Total wire length = 1476618 um.
[05/08 22:04:10   4090s] #Total half perimeter of net bounding box = 1360262 um.
[05/08 22:04:10   4090s] #Total wire length on LAYER METAL1 = 158094 um.
[05/08 22:04:10   4090s] #Total wire length on LAYER METAL2 = 691438 um.
[05/08 22:04:10   4090s] #Total wire length on LAYER METAL3 = 572799 um.
[05/08 22:04:10   4090s] #Total wire length on LAYER METAL4 = 51834 um.
[05/08 22:04:10   4090s] #Total wire length on LAYER METAL5 = 2452 um.
[05/08 22:04:10   4090s] #Total number of vias = 78076
[05/08 22:04:10   4090s] #Up-Via Summary (total 78076):
[05/08 22:04:10   4090s] #           
[05/08 22:04:10   4090s] #-----------------------
[05/08 22:04:10   4090s] # METAL1          47486
[05/08 22:04:10   4090s] # METAL2          29246
[05/08 22:04:10   4090s] # METAL3           1271
[05/08 22:04:10   4090s] # METAL4             73
[05/08 22:04:10   4090s] #-----------------------
[05/08 22:04:10   4090s] #                 78076 
[05/08 22:04:10   4090s] #
[05/08 22:04:10   4090s] #Total number of DRC violations = 0
[05/08 22:04:10   4090s] #Total number of process antenna violations = 1
[05/08 22:04:10   4090s] #
[05/08 22:04:10   4090s] ### Time Record (Antenna Fixing) is uninstalled.
[05/08 22:04:10   4090s] ### Time Record (Data Preparation) is installed.
[05/08 22:04:10   4090s] #Start routing data preparation on Wed May  8 22:04:10 2024
[05/08 22:04:10   4090s] #
[05/08 22:04:10   4090s] #Minimum voltage of a net in the design = 0.000.
[05/08 22:04:10   4090s] #Maximum voltage of a net in the design = 1.620.
[05/08 22:04:10   4090s] #Voltage range [0.000 - 1.620] has 15002 nets.
[05/08 22:04:10   4090s] #Voltage range [1.620 - 1.620] has 1 net.
[05/08 22:04:10   4090s] #Voltage range [0.000 - 0.000] has 1 net.
[05/08 22:04:10   4090s] ### Time Record (Cell Pin Access) is installed.
[05/08 22:04:11   4090s] ### Time Record (Cell Pin Access) is uninstalled.
[05/08 22:04:11   4090s] #Regenerating Ggrids automatically.
[05/08 22:04:11   4090s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
[05/08 22:04:11   4090s] #Using automatically generated G-grids.
[05/08 22:04:11   4090s] #Done routing data preparation.
[05/08 22:04:11   4090s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1873.42 (MB), peak = 2271.87 (MB)
[05/08 22:04:11   4090s] ### Time Record (Data Preparation) is uninstalled.
[05/08 22:04:11   4091s] ### Time Record (Post Route Wire Spreading) is installed.
[05/08 22:04:11   4091s] ### max drc and si pitch = 2680 ( 1.34000 um) MT-safe pitch = 3520 ( 1.76000 um) patch pitch = 21680 (10.84000 um)
[05/08 22:04:11   4091s] #
[05/08 22:04:11   4091s] #Start Post Route wire spreading..
[05/08 22:04:11   4091s] ### max drc and si pitch = 2680 ( 1.34000 um) MT-safe pitch = 3520 ( 1.76000 um) patch pitch = 21680 (10.84000 um)
[05/08 22:04:11   4091s] #
[05/08 22:04:11   4091s] #Start DRC checking..
[05/08 22:04:15   4134s] #   number of violations = 0
[05/08 22:04:15   4134s] #cpu time = 00:00:43, elapsed time = 00:00:04, memory = 2092.02 (MB), peak = 2271.87 (MB)
[05/08 22:04:15   4134s] #CELL_VIEW CHIP,init has 0 DRC violations
[05/08 22:04:15   4134s] #Total number of DRC violations = 0
[05/08 22:04:15   4134s] #Total number of process antenna violations = 1
[05/08 22:04:15   4134s] #
[05/08 22:04:15   4134s] #Start data preparation for wire spreading...
[05/08 22:04:15   4134s] #
[05/08 22:04:15   4134s] #Data preparation is done on Wed May  8 22:04:15 2024
[05/08 22:04:15   4134s] #
[05/08 22:04:16   4135s] #
[05/08 22:04:16   4135s] #Start Post Route Wire Spread.
[05/08 22:04:17   4137s] #Done with 436 horizontal wires in 7 hboxes and 109 vertical wires in 7 hboxes.
[05/08 22:04:17   4137s] #Complete Post Route Wire Spread.
[05/08 22:04:17   4137s] #
[05/08 22:04:17   4137s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 22:04:17   4137s] #Total wire length = 1476619 um.
[05/08 22:04:17   4137s] #Total half perimeter of net bounding box = 1360262 um.
[05/08 22:04:17   4137s] #Total wire length on LAYER METAL1 = 158094 um.
[05/08 22:04:17   4137s] #Total wire length on LAYER METAL2 = 691439 um.
[05/08 22:04:17   4137s] #Total wire length on LAYER METAL3 = 572799 um.
[05/08 22:04:17   4137s] #Total wire length on LAYER METAL4 = 51834 um.
[05/08 22:04:17   4137s] #Total wire length on LAYER METAL5 = 2452 um.
[05/08 22:04:17   4137s] #Total number of vias = 78076
[05/08 22:04:17   4137s] #Up-Via Summary (total 78076):
[05/08 22:04:17   4137s] #           
[05/08 22:04:17   4137s] #-----------------------
[05/08 22:04:17   4137s] # METAL1          47486
[05/08 22:04:17   4137s] # METAL2          29246
[05/08 22:04:17   4137s] # METAL3           1271
[05/08 22:04:17   4137s] # METAL4             73
[05/08 22:04:17   4137s] #-----------------------
[05/08 22:04:17   4137s] #                 78076 
[05/08 22:04:17   4137s] #
[05/08 22:04:17   4138s] ### max drc and si pitch = 2680 ( 1.34000 um) MT-safe pitch = 3520 ( 1.76000 um) patch pitch = 21680 (10.84000 um)
[05/08 22:04:17   4138s] #
[05/08 22:04:17   4138s] #Start DRC checking..
[05/08 22:04:22   4179s] #   number of violations = 0
[05/08 22:04:22   4179s] #cpu time = 00:00:42, elapsed time = 00:00:04, memory = 2057.38 (MB), peak = 2271.87 (MB)
[05/08 22:04:22   4179s] #CELL_VIEW CHIP,init has 0 DRC violations
[05/08 22:04:22   4179s] #Total number of DRC violations = 0
[05/08 22:04:22   4179s] #Total number of process antenna violations = 1
[05/08 22:04:22   4180s] #   number of violations = 0
[05/08 22:04:22   4180s] #cpu time = 00:00:46, elapsed time = 00:00:06, memory = 1889.77 (MB), peak = 2271.87 (MB)
[05/08 22:04:22   4180s] #CELL_VIEW CHIP,init has 0 DRC violations
[05/08 22:04:22   4180s] #Total number of DRC violations = 0
[05/08 22:04:22   4180s] #Total number of process antenna violations = 1
[05/08 22:04:22   4180s] #Post Route wire spread is done.
[05/08 22:04:22   4180s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/08 22:04:22   4180s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 22:04:22   4180s] #Total wire length = 1476619 um.
[05/08 22:04:22   4180s] #Total half perimeter of net bounding box = 1360262 um.
[05/08 22:04:22   4180s] #Total wire length on LAYER METAL1 = 158094 um.
[05/08 22:04:22   4180s] #Total wire length on LAYER METAL2 = 691439 um.
[05/08 22:04:22   4180s] #Total wire length on LAYER METAL3 = 572799 um.
[05/08 22:04:22   4180s] #Total wire length on LAYER METAL4 = 51834 um.
[05/08 22:04:22   4180s] #Total wire length on LAYER METAL5 = 2452 um.
[05/08 22:04:22   4180s] #Total number of vias = 78076
[05/08 22:04:22   4180s] #Up-Via Summary (total 78076):
[05/08 22:04:22   4180s] #           
[05/08 22:04:22   4180s] #-----------------------
[05/08 22:04:22   4180s] # METAL1          47486
[05/08 22:04:22   4180s] # METAL2          29246
[05/08 22:04:22   4180s] # METAL3           1271
[05/08 22:04:22   4180s] # METAL4             73
[05/08 22:04:22   4180s] #-----------------------
[05/08 22:04:22   4180s] #                 78076 
[05/08 22:04:22   4180s] #
[05/08 22:04:22   4180s] #detailRoute Statistics:
[05/08 22:04:22   4180s] #Cpu time = 00:01:35
[05/08 22:04:22   4180s] #Elapsed time = 00:00:13
[05/08 22:04:22   4180s] #Increased memory = 24.49 (MB)
[05/08 22:04:22   4180s] #Total memory = 1887.34 (MB)
[05/08 22:04:22   4180s] #Peak memory = 2271.87 (MB)
[05/08 22:04:22   4180s] #Skip updating routing design signature in db-snapshot flow
[05/08 22:04:22   4180s] ### Time Record (DB Export) is installed.
[05/08 22:04:22   4181s] ### Time Record (DB Export) is uninstalled.
[05/08 22:04:22   4181s] ### Time Record (Post Callback) is installed.
[05/08 22:04:22   4181s] ### Time Record (Post Callback) is uninstalled.
[05/08 22:04:22   4181s] #
[05/08 22:04:22   4181s] #globalDetailRoute statistics:
[05/08 22:04:22   4181s] #Cpu time = 00:01:40
[05/08 22:04:22   4181s] #Elapsed time = 00:00:16
[05/08 22:04:22   4181s] #Increased memory = 35.05 (MB)
[05/08 22:04:22   4181s] #Total memory = 1839.65 (MB)
[05/08 22:04:22   4181s] #Peak memory = 2271.87 (MB)
[05/08 22:04:22   4181s] #Number of warnings = 45
[05/08 22:04:22   4181s] #Total number of warnings = 326
[05/08 22:04:22   4181s] #Number of fails = 0
[05/08 22:04:22   4181s] #Total number of fails = 3
[05/08 22:04:22   4181s] #Complete globalDetailRoute on Wed May  8 22:04:22 2024
[05/08 22:04:22   4181s] #
[05/08 22:04:22   4181s] ### Time Record (globalDetailRoute) is uninstalled.
[05/08 22:04:22   4181s] #Default setup view is reset to av_func_mode_max.
[05/08 22:04:22   4181s] 
[05/08 22:04:22   4181s] detailRoute
[05/08 22:04:22   4181s] 
[05/08 22:04:22   4181s] #WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[05/08 22:04:22   4181s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[05/08 22:04:22   4181s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[05/08 22:04:22   4181s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[05/08 22:04:22   4181s] #setNanoRouteMode -routeInsertAntennaDiode true
[05/08 22:04:22   4181s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[05/08 22:04:22   4181s] #setNanoRouteMode -routeWithEco true
[05/08 22:04:22   4181s] #setNanoRouteMode -routeWithSiDriven true
[05/08 22:04:22   4181s] #setNanoRouteMode -routeWithTimingDriven true
[05/08 22:04:22   4181s] ### Time Record (detailRoute) is installed.
[05/08 22:04:22   4181s] #Start detailRoute on Wed May  8 22:04:22 2024
[05/08 22:04:22   4181s] #
[05/08 22:04:22   4181s] ### Time Record (Pre Callback) is installed.
[05/08 22:04:22   4181s] ### Time Record (Pre Callback) is uninstalled.
[05/08 22:04:22   4181s] ### Time Record (DB Import) is installed.
[05/08 22:04:22   4181s] ### Time Record (Timing Data Generation) is installed.
[05/08 22:04:22   4181s] ### Time Record (Timing Data Generation) is uninstalled.
[05/08 22:04:22   4181s] LayerId::1 widthSet size::4
[05/08 22:04:22   4181s] LayerId::2 widthSet size::4
[05/08 22:04:22   4181s] LayerId::3 widthSet size::4
[05/08 22:04:22   4181s] LayerId::4 widthSet size::4
[05/08 22:04:22   4181s] LayerId::5 widthSet size::3
[05/08 22:04:22   4181s] Initializing multi-corner capacitance tables ... 
[05/08 22:04:22   4181s] Initializing multi-corner resistance tables ...
[05/08 22:04:23   4181s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:23   4181s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:23   4181s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/busy of net busy because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:23   4181s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ready of net ready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:23   4181s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[11] of net iaddr[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:23   4181s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[10] of net iaddr[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:23   4181s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[9] of net iaddr[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:23   4181s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[8] of net iaddr[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:23   4181s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[7] of net iaddr[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:23   4181s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[6] of net iaddr[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:23   4181s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[5] of net iaddr[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:23   4181s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[4] of net iaddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:23   4181s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[3] of net iaddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:23   4181s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[2] of net iaddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:23   4181s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[1] of net iaddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:23   4181s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[0] of net iaddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:23   4181s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[19] of net idata[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:23   4181s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[18] of net idata[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:23   4181s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[17] of net idata[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:23   4181s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[16] of net idata[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:04:23   4181s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[05/08 22:04:23   4181s] #To increase the message display limit, refer to the product command reference manual.
[05/08 22:04:23   4182s] ### Net info: total nets: 15004
[05/08 22:04:23   4182s] ### Net info: dirty nets: 0
[05/08 22:04:23   4182s] ### Net info: marked as disconnected nets: 0
[05/08 22:04:23   4182s] #num needed restored net=0
[05/08 22:04:23   4182s] #need_extraction net=0 (total=15004)
[05/08 22:04:23   4182s] ### Net info: fully routed nets: 14195
[05/08 22:04:23   4182s] ### Net info: trivial (< 2 pins) nets: 809
[05/08 22:04:23   4182s] ### Net info: unrouted nets: 0
[05/08 22:04:23   4182s] ### Net info: re-extraction nets: 0
[05/08 22:04:23   4182s] ### Net info: ignored nets: 0
[05/08 22:04:23   4182s] ### Net info: skip routing nets: 0
[05/08 22:04:23   4183s] #WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:23   4183s] #WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:23   4183s] #WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:23   4183s] #WARNING (NRDB-733) PIN busy in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:23   4183s] #WARNING (NRDB-733) PIN caddr_rd[0] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:23   4183s] #WARNING (NRDB-733) PIN caddr_rd[10] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:23   4183s] #WARNING (NRDB-733) PIN caddr_rd[11] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:23   4183s] #WARNING (NRDB-733) PIN caddr_rd[1] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:23   4183s] #WARNING (NRDB-733) PIN caddr_rd[2] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:23   4183s] #WARNING (NRDB-733) PIN caddr_rd[3] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:23   4183s] #WARNING (NRDB-733) PIN caddr_rd[4] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:23   4183s] #WARNING (NRDB-733) PIN caddr_rd[5] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:23   4183s] #WARNING (NRDB-733) PIN caddr_rd[6] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:23   4183s] #WARNING (NRDB-733) PIN caddr_rd[7] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:23   4183s] #WARNING (NRDB-733) PIN caddr_rd[8] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:23   4183s] #WARNING (NRDB-733) PIN caddr_rd[9] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:23   4183s] #WARNING (NRDB-733) PIN caddr_wr[0] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:23   4183s] #WARNING (NRDB-733) PIN caddr_wr[10] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:23   4183s] #WARNING (NRDB-733) PIN caddr_wr[11] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:23   4183s] #WARNING (NRDB-733) PIN caddr_wr[1] in CELL_VIEW CHIP does not have physical port.
[05/08 22:04:23   4183s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[05/08 22:04:23   4183s] #To increase the message display limit, refer to the product command reference manual.
[05/08 22:04:23   4183s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER METAL5. This will cause routability problems for NanoRoute.
[05/08 22:04:23   4183s] ### Time Record (DB Import) is uninstalled.
[05/08 22:04:23   4183s] #NanoRoute Version 19.12-s087_1 NR191024-1807/19_12-UB
[05/08 22:04:23   4183s] #RTESIG:78da8dcf4d8bc2301006e03defaf18a2870adacd4c3e2639bae0b58ab85e8b42ac8562a1
[05/08 22:04:23   4183s] #       89ff7fcbeeb534cd71f2f0cebcabf5f5700681be44da45e9b846a8cee85192dea193fc85
[05/08 22:04:23   4183s] #       be1ebf7ebec5e76a7d3c5d90346029ff1e148faebfa52dbc6318208694da57b3f9778a3d
[05/08 22:04:23   4183s] #       8ca07da5d084619218cbe36601454cc3389d340e1d3c6e5d0c50dcfbbe9b3448d681a152
[05/08 22:04:23   4183s] #       678f42f2086978cfa62963f32bb55620f6d5e55055fbf906a88d01f16c9b67c61932f9bd
[05/08 22:04:23   4183s] #       96d402e428db92a5ca1ba44597b3b5f92c360b0ce7cb31bb99a08f5ff203d7af
[05/08 22:04:23   4183s] #
[05/08 22:04:23   4183s] ### Time Record (Special Wire Merging) is installed.
[05/08 22:04:23   4183s] #Merging special wires: starts on Wed May  8 22:04:23 2024 with memory = 1860.44 (MB), peak = 2271.87 (MB)
[05/08 22:04:23   4183s] #
[05/08 22:04:23   4183s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.2 GB --1.13 [10]--
[05/08 22:04:23   4183s] ### Time Record (Special Wire Merging) is uninstalled.
[05/08 22:04:23   4183s] ### Time Record (Data Preparation) is installed.
[05/08 22:04:23   4183s] #Start routing data preparation on Wed May  8 22:04:23 2024
[05/08 22:04:23   4183s] #
[05/08 22:04:23   4183s] #Minimum voltage of a net in the design = 0.000.
[05/08 22:04:23   4183s] #Maximum voltage of a net in the design = 1.620.
[05/08 22:04:23   4183s] #Voltage range [0.000 - 1.620] has 15002 nets.
[05/08 22:04:23   4183s] #Voltage range [1.620 - 1.620] has 1 net.
[05/08 22:04:23   4183s] #Voltage range [0.000 - 0.000] has 1 net.
[05/08 22:04:23   4183s] ### Time Record (Cell Pin Access) is installed.
[05/08 22:04:23   4183s] ### Time Record (Cell Pin Access) is uninstalled.
[05/08 22:04:24   4183s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[05/08 22:04:24   4183s] # METAL2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[05/08 22:04:24   4183s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[05/08 22:04:24   4183s] # METAL4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[05/08 22:04:24   4183s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[05/08 22:04:24   4184s] #Regenerating Ggrids automatically.
[05/08 22:04:24   4184s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
[05/08 22:04:24   4184s] #Using automatically generated G-grids.
[05/08 22:04:24   4184s] #Done routing data preparation.
[05/08 22:04:24   4184s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1869.57 (MB), peak = 2271.87 (MB)
[05/08 22:04:24   4184s] ### Time Record (Data Preparation) is uninstalled.
[05/08 22:04:24   4185s] ### Time Record (Post Route Wire Spreading) is installed.
[05/08 22:04:24   4185s] ### max drc and si pitch = 2680 ( 1.34000 um) MT-safe pitch = 3520 ( 1.76000 um) patch pitch = 21680 (10.84000 um)
[05/08 22:04:24   4185s] #
[05/08 22:04:24   4185s] #Start Post Route wire spreading..
[05/08 22:04:24   4185s] #
[05/08 22:04:24   4185s] #Start data preparation for wire spreading...
[05/08 22:04:24   4185s] #
[05/08 22:04:24   4185s] #Data preparation is done on Wed May  8 22:04:24 2024
[05/08 22:04:24   4185s] #
[05/08 22:04:24   4185s] #
[05/08 22:04:24   4185s] #Start Post Route Wire Spread.
[05/08 22:04:26   4188s] #Done with 436 horizontal wires in 7 hboxes and 107 vertical wires in 7 hboxes.
[05/08 22:04:26   4188s] #Complete Post Route Wire Spread.
[05/08 22:04:26   4188s] #
[05/08 22:04:26   4188s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 22:04:26   4188s] #Total wire length = 1476619 um.
[05/08 22:04:26   4188s] #Total half perimeter of net bounding box = 1360262 um.
[05/08 22:04:26   4188s] #Total wire length on LAYER METAL1 = 158094 um.
[05/08 22:04:26   4188s] #Total wire length on LAYER METAL2 = 691439 um.
[05/08 22:04:26   4188s] #Total wire length on LAYER METAL3 = 572799 um.
[05/08 22:04:26   4188s] #Total wire length on LAYER METAL4 = 51834 um.
[05/08 22:04:26   4188s] #Total wire length on LAYER METAL5 = 2452 um.
[05/08 22:04:26   4188s] #Total number of vias = 78076
[05/08 22:04:26   4188s] #Up-Via Summary (total 78076):
[05/08 22:04:26   4188s] #           
[05/08 22:04:26   4188s] #-----------------------
[05/08 22:04:26   4188s] # METAL1          47486
[05/08 22:04:26   4188s] # METAL2          29246
[05/08 22:04:26   4188s] # METAL3           1271
[05/08 22:04:26   4188s] # METAL4             73
[05/08 22:04:26   4188s] #-----------------------
[05/08 22:04:26   4188s] #                 78076 
[05/08 22:04:26   4188s] #
[05/08 22:04:26   4189s] #   number of violations = 0
[05/08 22:04:26   4189s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 1916.39 (MB), peak = 2271.87 (MB)
[05/08 22:04:26   4189s] #CELL_VIEW CHIP,init has 0 DRC violations
[05/08 22:04:26   4189s] #Total number of DRC violations = 0
[05/08 22:04:26   4189s] #Total number of process antenna violations = 1
[05/08 22:04:26   4189s] #Post Route wire spread is done.
[05/08 22:04:26   4189s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/08 22:04:26   4189s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 22:04:26   4189s] #Total wire length = 1476619 um.
[05/08 22:04:26   4189s] #Total half perimeter of net bounding box = 1360262 um.
[05/08 22:04:26   4189s] #Total wire length on LAYER METAL1 = 158094 um.
[05/08 22:04:26   4189s] #Total wire length on LAYER METAL2 = 691439 um.
[05/08 22:04:26   4189s] #Total wire length on LAYER METAL3 = 572799 um.
[05/08 22:04:26   4189s] #Total wire length on LAYER METAL4 = 51834 um.
[05/08 22:04:26   4189s] #Total wire length on LAYER METAL5 = 2452 um.
[05/08 22:04:26   4189s] #Total number of vias = 78076
[05/08 22:04:26   4189s] #Up-Via Summary (total 78076):
[05/08 22:04:26   4189s] #           
[05/08 22:04:26   4189s] #-----------------------
[05/08 22:04:26   4189s] # METAL1          47486
[05/08 22:04:26   4189s] # METAL2          29246
[05/08 22:04:26   4189s] # METAL3           1271
[05/08 22:04:26   4189s] # METAL4             73
[05/08 22:04:26   4189s] #-----------------------
[05/08 22:04:26   4189s] #                 78076 
[05/08 22:04:26   4189s] #
[05/08 22:04:26   4189s] ### Time Record (DB Export) is installed.
[05/08 22:04:27   4190s] ### Time Record (DB Export) is uninstalled.
[05/08 22:04:27   4190s] ### Time Record (Post Callback) is installed.
[05/08 22:04:27   4190s] ### Time Record (Post Callback) is uninstalled.
[05/08 22:04:27   4190s] #
[05/08 22:04:27   4190s] #detailRoute statistics:
[05/08 22:04:27   4190s] #Cpu time = 00:00:09
[05/08 22:04:27   4190s] #Elapsed time = 00:00:04
[05/08 22:04:27   4190s] #Increased memory = -0.59 (MB)
[05/08 22:04:27   4190s] #Total memory = 1829.91 (MB)
[05/08 22:04:27   4190s] #Peak memory = 2271.87 (MB)
[05/08 22:04:27   4190s] #Number of warnings = 44
[05/08 22:04:27   4190s] #Total number of warnings = 370
[05/08 22:04:27   4190s] #Number of fails = 0
[05/08 22:04:27   4190s] #Total number of fails = 3
[05/08 22:04:27   4190s] #Complete detailRoute on Wed May  8 22:04:27 2024
[05/08 22:04:27   4190s] #
[05/08 22:04:27   4190s] ### Time Record (detailRoute) is uninstalled.
[05/08 22:04:27   4190s] #routeDesign: cpu time = 00:01:50, elapsed time = 00:00:21, memory = 1817.57 (MB), peak = 2271.87 (MB)
[05/08 22:04:27   4190s] 
[05/08 22:04:27   4190s] *** Summary of all messages that are not suppressed in this session:
[05/08 22:04:27   4190s] Severity  ID               Count  Summary                                  
[05/08 22:04:27   4190s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[05/08 22:04:27   4190s] *** Message Summary: 1 warning(s), 0 error(s)
[05/08 22:04:27   4190s] 
[05/08 22:04:27   4190s] ### Time Record (routeDesign) is uninstalled.
[05/08 22:04:27   4190s] ### 
[05/08 22:04:27   4190s] ###   Scalability Statistics
[05/08 22:04:27   4190s] ### 
[05/08 22:04:27   4190s] ### --------------------------------+----------------+----------------+----------------+
[05/08 22:04:27   4190s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[05/08 22:04:27   4190s] ### --------------------------------+----------------+----------------+----------------+
[05/08 22:04:27   4190s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/08 22:04:27   4190s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/08 22:04:27   4190s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/08 22:04:27   4190s] ###   DB Import                     |        00:00:04|        00:00:02|             2.0|
[05/08 22:04:27   4190s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[05/08 22:04:27   4190s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[05/08 22:04:27   4190s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/08 22:04:27   4190s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.2|
[05/08 22:04:27   4190s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[05/08 22:04:27   4190s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[05/08 22:04:27   4190s] ###   Post Route Wire Spreading     |        00:01:33|        00:00:13|             7.3|
[05/08 22:04:27   4190s] ###   Detail Routing                |        00:00:02|        00:00:00|             1.0|
[05/08 22:04:27   4190s] ###   Antenna Fixing                |        00:00:03|        00:00:01|             3.1|
[05/08 22:04:27   4190s] ###   Entire Command                |        00:01:50|        00:00:21|             5.2|
[05/08 22:04:27   4190s] ### --------------------------------+----------------+----------------+----------------+
[05/08 22:04:27   4190s] ### 
[05/08 22:04:47   4192s] <CMD> verifyProcessAntenna -report CHIP.antenna.rpt -error 1000
[05/08 22:04:47   4192s] 
[05/08 22:04:47   4192s] ******* START VERIFY ANTENNA ********
[05/08 22:04:47   4192s] Report File: CHIP.antenna.rpt
[05/08 22:04:47   4192s] LEF Macro File: CHIP.antenna.lef
[05/08 22:04:48   4193s] 5000 nets processed: 1 violations
[05/08 22:04:48   4193s] 10000 nets processed: 1 violations
[05/08 22:04:49   4194s] 15000 nets processed: 1 violations
[05/08 22:04:49   4194s] Verification Complete: 1 Violations
[05/08 22:04:49   4194s] ******* DONE VERIFY ANTENNA ********
[05/08 22:04:49   4194s] (CPU Time: 0:00:01.2  MEM: -3.250M)
[05/08 22:04:49   4194s] 
[05/08 22:04:59   4196s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol true -padFillerCellsOverlap true -routingBlkgPinOverlap false -routingCellBlkgOverlap false -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[05/08 22:04:59   4196s] <CMD> verifyGeometry
[05/08 22:04:59   4196s]  *** Starting Verify Geometry (MEM: 2410.6) ***
[05/08 22:04:59   4196s] 
[05/08 22:04:59   4196s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... Starting Verification
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... Initializing
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[05/08 22:04:59   4196s]                   ...... bin size: 7040
[05/08 22:04:59   4196s] Multi-CPU acceleration using 10 CPU(s).
[05/08 22:04:59   4196s] Saving Drc markers ...
[05/08 22:04:59   4196s] ... 2 markers are saved ...
[05/08 22:04:59   4196s] ... 0 geometry drc markers are saved ...
[05/08 22:04:59   4196s] ... 1 antenna drc markers are saved ...
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 1 of 64  Thread : 0
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 2 of 64  Thread : 1
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 3 of 64  Thread : 2
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 4 of 64  Thread : 3
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 5 of 64  Thread : 4
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 6 of 64  Thread : 5
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 7 of 64  Thread : 6
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 8 of 64  Thread : 7
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 9 of 64  Thread : 8
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 10 of 64  Thread : 9
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 20 of 64  Thread : 9
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 30 of 64  Thread : 9
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 40 of 64  Thread : 9
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 19 of 64  Thread : 8
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 29 of 64  Thread : 8
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 50 of 64  Thread : 9
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 60 of 64  Thread : 9
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 39 of 64  Thread : 8
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 49 of 64  Thread : 8
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 15 of 64  Thread : 4
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 25 of 64  Thread : 4
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 11 of 64  Thread : 0
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 21 of 64  Thread : 0
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 17 of 64  Thread : 6
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 13 of 64  Thread : 2
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 23 of 64  Thread : 2
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 31 of 64  Thread : 0
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 33 of 64  Thread : 2
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 41 of 64  Thread : 0
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 18 of 64  Thread : 7
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 28 of 64  Thread : 7
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 14 of 64  Thread : 3
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 24 of 64  Thread : 3
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 38 of 64  Thread : 7
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 48 of 64  Thread : 7
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 59 of 64  Thread : 8
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 12 of 64  Thread : 1
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 22 of 64  Thread : 1
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 16 of 64  Thread : 5
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 35 of 64  Thread : 4
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 32 of 64  Thread : 1
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 45 of 64  Thread : 4
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 55 of 64  Thread : 4
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 27 of 64  Thread : 6
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 43 of 64  Thread : 2
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 37 of 64  Thread : 6
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 53 of 64  Thread : 2
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 63 of 64  Thread : 2
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 47 of 64  Thread : 6
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 57 of 64  Thread : 6
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 51 of 64  Thread : 0
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 61 of 64  Thread : 0
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 34 of 64  Thread : 3
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 44 of 64  Thread : 3
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 54 of 64  Thread : 3
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 64 of 64  Thread : 3
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 58 of 64  Thread : 7
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 26 of 64  Thread : 5
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 36 of 64  Thread : 5
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 42 of 64  Thread : 1
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 52 of 64  Thread : 1
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 62 of 64  Thread : 1
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 46 of 64  Thread : 5
[05/08 22:04:59   4196s]   VERIFY GEOMETRY ...... SubArea : 56 of 64  Thread : 5
[05/08 22:05:26   4393s] VG: elapsed time: 27.00
[05/08 22:05:26   4393s] Begin Summary ...
[05/08 22:05:26   4393s]   Cells       : 0
[05/08 22:05:26   4393s]   SameNet     : 0
[05/08 22:05:26   4393s]   Wiring      : 0
[05/08 22:05:26   4393s]   Antenna     : 0
[05/08 22:05:26   4393s]   Short       : 0
[05/08 22:05:26   4393s]   Overlap     : 0
[05/08 22:05:26   4393s] End Summary
[05/08 22:05:26   4393s] 
[05/08 22:05:26   4393s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/08 22:05:26   4393s] 
[05/08 22:05:26   4393s] **********End: VERIFY GEOMETRY**********
[05/08 22:05:26   4393s]  *** verify geometry (CPU: 0:03:18  MEM: 10610.5M)
[05/08 22:05:26   4393s] 
[05/08 22:05:26   4393s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[05/08 22:05:45   4396s] **WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 22:05:45   4396s] **WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[05/08 22:06:04   4399s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[05/08 22:06:04   4399s] <CMD> setEndCapMode -reset
[05/08 22:06:04   4399s] <CMD> setEndCapMode -boundary_tap false
[05/08 22:06:04   4399s] <CMD> setNanoRouteMode -quiet -routeWithEco false
[05/08 22:06:05   4399s] **WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 22:06:05   4399s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX1 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL DLY1X1 DLY2X1 DLY3X1 DLY4X1 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX8 INVXL} -maxAllowedDelay 1
[05/08 22:06:05   4399s] <CMD> setTieHiLoMode -reset
[05/08 22:06:05   4399s] <CMD> setTieHiLoMode -cell {{TIEHI TIELO}} -maxDistance 100 -maxFanOut 20 -honorDontTouch false -createHierPort false
[05/08 22:06:06   4399s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[05/08 22:06:06   4399s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[05/08 22:06:06   4399s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[05/08 22:06:06   4399s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 22:06:06   4399s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[05/08 22:06:06   4399s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[05/08 22:06:06   4399s] Running Native NanoRoute ...
[05/08 22:06:06   4399s] <CMD> routeDesign -globalDetail -viaOpt -wireOpt
[05/08 22:06:06   4399s] ### Time Record (routeDesign) is installed.
[05/08 22:06:06   4399s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1826.99 (MB), peak = 2271.87 (MB)
[05/08 22:06:06   4399s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[05/08 22:06:06   4399s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[05/08 22:06:06   4399s] #**INFO: setDesignMode -flowEffort standard
[05/08 22:06:06   4399s] #**INFO: multi-cut via swapping will not be performed after routing.
[05/08 22:06:06   4399s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/08 22:06:06   4399s] OPERPROF: Starting checkPlace at level 1, MEM:2410.8M
[05/08 22:06:06   4399s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2411.7M
[05/08 22:06:06   4399s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2411.7M
[05/08 22:06:06   4399s] Core basic site is tsm3site
[05/08 22:06:06   4399s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 22:06:06   4399s] SiteArray: use 8,699,904 bytes
[05/08 22:06:06   4399s] SiteArray: current memory after site array memory allocation 2420.0M
[05/08 22:06:06   4399s] SiteArray: FP blocked sites are writable
[05/08 22:06:06   4399s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.052, MEM:2422.1M
[05/08 22:06:07   4399s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.098, MEM:2422.3M
[05/08 22:06:07   4399s] Begin checking placement ... (start mem=2410.8M, init mem=2422.3M)
[05/08 22:06:07   4399s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2422.3M
[05/08 22:06:07   4399s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.013, MEM:2422.3M
[05/08 22:06:07   4399s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2422.3M
[05/08 22:06:07   4399s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.020, REAL:0.013, MEM:2422.3M
[05/08 22:06:07   4399s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2422.3M
[05/08 22:06:07   4399s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.370, REAL:0.372, MEM:2435.2M
[05/08 22:06:07   4399s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2435.2M
[05/08 22:06:07   4400s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.060, REAL:0.060, MEM:2435.2M
[05/08 22:06:07   4400s] *info: Placed = 76195          (Fixed = 4)
[05/08 22:06:07   4400s] *info: Unplaced = 0           
[05/08 22:06:07   4400s] Placement Density:100.00%(7167720/7167720)
[05/08 22:06:07   4400s] Placement Density (including fixed std cells):100.00%(7167720/7167720)
[05/08 22:06:07   4400s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2435.2M
[05/08 22:06:07   4400s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.019, MEM:2419.7M
[05/08 22:06:07   4400s] Finished checkPlace (total: cpu=0:00:00.8, real=0:00:01.0; vio checks: cpu=0:00:00.6, real=0:00:00.0; mem=2414.8M)
[05/08 22:06:07   4400s] OPERPROF: Finished checkPlace at level 1, CPU:0.830, REAL:0.785, MEM:2414.5M
[05/08 22:06:07   4400s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[05/08 22:06:07   4400s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[05/08 22:06:07   4400s] 
[05/08 22:06:07   4400s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/08 22:06:07   4400s] *** Changed status on (0) nets in Clock.
[05/08 22:06:07   4400s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2414.5M) ***
[05/08 22:06:07   4400s] 
[05/08 22:06:07   4400s] globalDetailRoute
[05/08 22:06:07   4400s] 
[05/08 22:06:07   4400s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[05/08 22:06:07   4400s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[05/08 22:06:07   4400s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[05/08 22:06:07   4400s] #setNanoRouteMode -routeInsertAntennaDiode true
[05/08 22:06:07   4400s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[05/08 22:06:07   4400s] #setNanoRouteMode -routeWithEco false
[05/08 22:06:07   4400s] #setNanoRouteMode -routeWithSiDriven true
[05/08 22:06:07   4400s] #setNanoRouteMode -routeWithTimingDriven true
[05/08 22:06:07   4400s] ### Time Record (globalDetailRoute) is installed.
[05/08 22:06:07   4400s] #Start globalDetailRoute on Wed May  8 22:06:07 2024
[05/08 22:06:07   4400s] #
[05/08 22:06:07   4400s] ### Time Record (Pre Callback) is installed.
[05/08 22:06:07   4400s] ### Time Record (Pre Callback) is uninstalled.
[05/08 22:06:07   4400s] ### Time Record (DB Import) is installed.
[05/08 22:06:07   4400s] ### Time Record (Timing Data Generation) is installed.
[05/08 22:06:07   4400s] #Warning: design is detail-routed. Trial route is skipped!
[05/08 22:06:07   4400s] ### Time Record (Timing Data Generation) is uninstalled.
[05/08 22:06:07   4400s] LayerId::1 widthSet size::4
[05/08 22:06:07   4400s] LayerId::2 widthSet size::4
[05/08 22:06:07   4400s] LayerId::3 widthSet size::4
[05/08 22:06:07   4400s] LayerId::4 widthSet size::4
[05/08 22:06:07   4400s] LayerId::5 widthSet size::3
[05/08 22:06:07   4400s] Initializing multi-corner capacitance tables ... 
[05/08 22:06:07   4400s] Initializing multi-corner resistance tables ...
[05/08 22:06:08   4400s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:08   4400s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:08   4400s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/busy of net busy because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:08   4400s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ready of net ready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:08   4400s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[11] of net iaddr[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:08   4400s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[10] of net iaddr[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:08   4400s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[9] of net iaddr[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:08   4400s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[8] of net iaddr[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:08   4400s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[7] of net iaddr[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:08   4400s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[6] of net iaddr[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:08   4400s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[5] of net iaddr[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:08   4400s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[4] of net iaddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:08   4400s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[3] of net iaddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:08   4400s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[2] of net iaddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:08   4400s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[1] of net iaddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:08   4400s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[0] of net iaddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:08   4400s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[19] of net idata[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:08   4400s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[18] of net idata[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:08   4400s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[17] of net idata[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:08   4400s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[16] of net idata[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:08   4400s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[05/08 22:06:08   4400s] #To increase the message display limit, refer to the product command reference manual.
[05/08 22:06:08   4400s] ### Net info: total nets: 15004
[05/08 22:06:08   4400s] ### Net info: dirty nets: 0
[05/08 22:06:08   4400s] ### Net info: marked as disconnected nets: 0
[05/08 22:06:08   4401s] #num needed restored net=0
[05/08 22:06:08   4401s] #need_extraction net=0 (total=15004)
[05/08 22:06:08   4401s] ### Net info: fully routed nets: 14195
[05/08 22:06:08   4401s] ### Net info: trivial (< 2 pins) nets: 809
[05/08 22:06:08   4401s] ### Net info: unrouted nets: 0
[05/08 22:06:08   4401s] ### Net info: re-extraction nets: 0
[05/08 22:06:08   4401s] ### Net info: ignored nets: 0
[05/08 22:06:08   4401s] ### Net info: skip routing nets: 0
[05/08 22:06:08   4401s] #WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:08   4401s] #WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:08   4401s] #WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:08   4401s] #WARNING (NRDB-733) PIN busy in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:08   4401s] #WARNING (NRDB-733) PIN caddr_rd[0] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:08   4401s] #WARNING (NRDB-733) PIN caddr_rd[10] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:08   4401s] #WARNING (NRDB-733) PIN caddr_rd[11] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:08   4401s] #WARNING (NRDB-733) PIN caddr_rd[1] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:08   4401s] #WARNING (NRDB-733) PIN caddr_rd[2] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:08   4401s] #WARNING (NRDB-733) PIN caddr_rd[3] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:08   4401s] #WARNING (NRDB-733) PIN caddr_rd[4] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:08   4401s] #WARNING (NRDB-733) PIN caddr_rd[5] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:08   4401s] #WARNING (NRDB-733) PIN caddr_rd[6] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:08   4401s] #WARNING (NRDB-733) PIN caddr_rd[7] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:08   4401s] #WARNING (NRDB-733) PIN caddr_rd[8] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:08   4401s] #WARNING (NRDB-733) PIN caddr_rd[9] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:08   4401s] #WARNING (NRDB-733) PIN caddr_wr[0] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:08   4401s] #WARNING (NRDB-733) PIN caddr_wr[10] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:08   4401s] #WARNING (NRDB-733) PIN caddr_wr[11] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:08   4401s] #WARNING (NRDB-733) PIN caddr_wr[1] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:08   4401s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[05/08 22:06:08   4401s] #To increase the message display limit, refer to the product command reference manual.
[05/08 22:06:08   4401s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER METAL5. This will cause routability problems for NanoRoute.
[05/08 22:06:08   4401s] ### Time Record (DB Import) is uninstalled.
[05/08 22:06:08   4401s] #NanoRoute Version 19.12-s087_1 NR191024-1807/19_12-UB
[05/08 22:06:08   4401s] #RTESIG:78da8d904d8bc2400c86f7bcbf228c1e2a687792f9c8ccd105af55c4f55a14c65a28163a
[05/08 22:06:08   4401s] #       e3ffdfb27b2d9de6983c3c6f92d5fa7a3883405f22eda2745c235467f42849efd049fe42
[05/08 22:06:08   4401s] #       5f8fa39f6ff1b95a1f4f17240d58cabf82e2d1f5b7b485770c03c49052fb6a36ff9c620f
[05/08 22:06:08   4401s] #       23d0be5268c2308918cb63b28022a661ec4e320e1d3c6e5d0c50dcfbbe9b6490ac0343a5
[05/08 22:06:08   4401s] #       ce2e85e411d2f09eb52963f3915a2b10fbea72a8aafdfc05a88d01f16c9b67863364f2b9
[05/08 22:06:08   4401s] #       96d402c851f64a962acfd8059f60367911f312919b117dfc021c9ccbb6
[05/08 22:06:08   4401s] #
[05/08 22:06:08   4401s] #RTESIG:78da8d904d8bc2400c86f7bcbf228c1e2a687792f9c8ccd105af55c4f55a14c65a28163a
[05/08 22:06:08   4401s] #       e3ffdfb27b2d9de6983c3c6f92d5fa7a3883405f22eda2745c235467f42849efd049fe42
[05/08 22:06:08   4401s] #       5f8fa39f6ff1b95a1f4f17240d58cabf82e2d1f5b7b485770c03c49052fb6a36ff9c620f
[05/08 22:06:08   4401s] #       23d0be5268c2308918cb63b28022a661ec4e320e1d3c6e5d0c50dcfbbe9b6490ac0343a5
[05/08 22:06:08   4401s] #       ce2e85e411d2f09eb52963f3915a2b10fbea72a8aafdfc05a88d01f16c9b67863364f2b9
[05/08 22:06:08   4401s] #       96d402c851f64a962acfd8059f60367911f312919b117dfc021c9ccbb6
[05/08 22:06:08   4401s] #
[05/08 22:06:08   4402s] #Using multithreading with 10 threads.
[05/08 22:06:08   4402s] ### Time Record (Data Preparation) is installed.
[05/08 22:06:08   4402s] #Start routing data preparation on Wed May  8 22:06:08 2024
[05/08 22:06:08   4402s] #
[05/08 22:06:08   4402s] #Minimum voltage of a net in the design = 0.000.
[05/08 22:06:08   4402s] #Maximum voltage of a net in the design = 1.620.
[05/08 22:06:08   4402s] #Voltage range [0.000 - 1.620] has 15002 nets.
[05/08 22:06:08   4402s] #Voltage range [1.620 - 1.620] has 1 net.
[05/08 22:06:08   4402s] #Voltage range [0.000 - 0.000] has 1 net.
[05/08 22:06:08   4402s] ### Time Record (Cell Pin Access) is installed.
[05/08 22:06:08   4402s] ### Time Record (Cell Pin Access) is uninstalled.
[05/08 22:06:09   4402s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[05/08 22:06:09   4402s] # METAL2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[05/08 22:06:09   4402s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[05/08 22:06:09   4402s] # METAL4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[05/08 22:06:09   4402s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[05/08 22:06:09   4402s] #Regenerating Ggrids automatically.
[05/08 22:06:09   4403s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
[05/08 22:06:09   4403s] #Using automatically generated G-grids.
[05/08 22:06:09   4403s] #Done routing data preparation.
[05/08 22:06:09   4403s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1872.86 (MB), peak = 2271.87 (MB)
[05/08 22:06:09   4403s] ### Time Record (Data Preparation) is uninstalled.
[05/08 22:06:09   4403s] ### Time Record (Special Wire Merging) is installed.
[05/08 22:06:09   4403s] #Merging special wires: starts on Wed May  8 22:06:09 2024 with memory = 1874.14 (MB), peak = 2271.87 (MB)
[05/08 22:06:09   4403s] #
[05/08 22:06:09   4403s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.2 GB --1.11 [10]--
[05/08 22:06:09   4403s] ### Time Record (Special Wire Merging) is uninstalled.
[05/08 22:06:09   4403s] #
[05/08 22:06:09   4403s] #Finished routing data preparation on Wed May  8 22:06:09 2024
[05/08 22:06:09   4403s] #
[05/08 22:06:09   4403s] #Cpu time = 00:00:01
[05/08 22:06:09   4403s] #Elapsed time = 00:00:01
[05/08 22:06:09   4403s] #Increased memory = 9.84 (MB)
[05/08 22:06:09   4403s] #Total memory = 1874.97 (MB)
[05/08 22:06:09   4403s] #Peak memory = 2271.87 (MB)
[05/08 22:06:09   4403s] #
[05/08 22:06:09   4403s] ### Time Record (Global Routing) is installed.
[05/08 22:06:09   4403s] #
[05/08 22:06:09   4403s] #Start global routing on Wed May  8 22:06:09 2024
[05/08 22:06:09   4403s] #
[05/08 22:06:09   4403s] #
[05/08 22:06:09   4403s] #Start global routing initialization on Wed May  8 22:06:09 2024
[05/08 22:06:09   4403s] #
[05/08 22:06:09   4403s] #WARNING (NRGR-22) Design is already detail routed.
[05/08 22:06:09   4403s] ### Time Record (Global Routing) is uninstalled.
[05/08 22:06:09   4403s] ### Time Record (Track Assignment) is installed.
[05/08 22:06:09   4403s] ### Time Record (Track Assignment) is uninstalled.
[05/08 22:06:10   4404s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/08 22:06:10   4404s] #Cpu time = 00:00:02
[05/08 22:06:10   4404s] #Elapsed time = 00:00:02
[05/08 22:06:10   4404s] #Increased memory = 9.68 (MB)
[05/08 22:06:10   4404s] #Total memory = 1874.82 (MB)
[05/08 22:06:10   4404s] #Peak memory = 2271.87 (MB)
[05/08 22:06:10   4404s] #Using multithreading with 10 threads.
[05/08 22:06:10   4404s] ### Time Record (Detail Routing) is installed.
[05/08 22:06:10   4404s] #Start reading timing information from file .timing_file_29307.tif.gz ...
[05/08 22:06:10   4404s] #WARNING (NRCM-25) File .timing_file_29307.tif.gz does not exist.
[05/08 22:06:10   4404s] #WARNING (NRDB-187) Cannot open file .timing_file_29307.tif.gz.
[05/08 22:06:10   4404s] #WARNING (NRDB-121) No slack were found on nets, SI driven not effective.
[05/08 22:06:10   4404s] ### max drc and si pitch = 2680 ( 1.34000 um) MT-safe pitch = 3520 ( 1.76000 um) patch pitch = 21680 (10.84000 um)
[05/08 22:06:10   4404s] #
[05/08 22:06:10   4404s] #Start Detail Routing..
[05/08 22:06:10   4404s] #start initial detail routing ...
[05/08 22:06:10   4404s] ### Design has 0 dirty nets, has valid drcs
[05/08 22:06:10   4404s] #   Improving pin accessing ...
[05/08 22:06:10   4404s] #    elapsed time = 00:00:00, memory = 1878.02 (MB)
[05/08 22:06:10   4404s] #   Improving pin accessing ...
[05/08 22:06:10   4404s] #    elapsed time = 00:00:00, memory = 1878.04 (MB)
[05/08 22:06:10   4405s] #   Improving pin accessing ...
[05/08 22:06:10   4405s] #    elapsed time = 00:00:00, memory = 1878.05 (MB)
[05/08 22:06:10   4405s] #   Improving pin accessing ...
[05/08 22:06:10   4405s] #    elapsed time = 00:00:00, memory = 1878.07 (MB)
[05/08 22:06:10   4405s] #   Improving pin accessing ...
[05/08 22:06:10   4405s] #    elapsed time = 00:00:00, memory = 1878.08 (MB)
[05/08 22:06:10   4405s] #   Improving pin accessing ...
[05/08 22:06:10   4405s] #    elapsed time = 00:00:00, memory = 1878.08 (MB)
[05/08 22:06:10   4405s] #   Improving pin accessing ...
[05/08 22:06:10   4405s] #    elapsed time = 00:00:00, memory = 1878.08 (MB)
[05/08 22:06:10   4405s] #   Improving pin accessing ...
[05/08 22:06:10   4405s] #    elapsed time = 00:00:00, memory = 1878.08 (MB)
[05/08 22:06:10   4405s] #   Improving pin accessing ...
[05/08 22:06:10   4405s] #    elapsed time = 00:00:00, memory = 1878.10 (MB)
[05/08 22:06:10   4405s] #   Improving pin accessing ...
[05/08 22:06:10   4405s] #    elapsed time = 00:00:00, memory = 1878.10 (MB)
[05/08 22:06:10   4405s] #   number of violations = 0
[05/08 22:06:10   4405s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1878.14 (MB), peak = 2271.87 (MB)
[05/08 22:06:10   4405s] #Complete Detail Routing.
[05/08 22:06:10   4405s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 22:06:10   4405s] #Total wire length = 1476619 um.
[05/08 22:06:10   4405s] #Total half perimeter of net bounding box = 1360262 um.
[05/08 22:06:10   4405s] #Total wire length on LAYER METAL1 = 158094 um.
[05/08 22:06:10   4405s] #Total wire length on LAYER METAL2 = 691439 um.
[05/08 22:06:10   4405s] #Total wire length on LAYER METAL3 = 572799 um.
[05/08 22:06:10   4405s] #Total wire length on LAYER METAL4 = 51834 um.
[05/08 22:06:10   4405s] #Total wire length on LAYER METAL5 = 2452 um.
[05/08 22:06:10   4405s] #Total number of vias = 78076
[05/08 22:06:10   4405s] #Up-Via Summary (total 78076):
[05/08 22:06:10   4405s] #           
[05/08 22:06:10   4405s] #-----------------------
[05/08 22:06:10   4405s] # METAL1          47486
[05/08 22:06:10   4405s] # METAL2          29246
[05/08 22:06:10   4405s] # METAL3           1271
[05/08 22:06:10   4405s] # METAL4             73
[05/08 22:06:10   4405s] #-----------------------
[05/08 22:06:10   4405s] #                 78076 
[05/08 22:06:10   4405s] #
[05/08 22:06:10   4405s] #Total number of DRC violations = 0
[05/08 22:06:10   4406s] ### Time Record (Detail Routing) is uninstalled.
[05/08 22:06:10   4406s] #Cpu time = 00:00:02
[05/08 22:06:10   4406s] #Elapsed time = 00:00:01
[05/08 22:06:10   4406s] #Increased memory = 1.89 (MB)
[05/08 22:06:10   4406s] #Total memory = 1876.71 (MB)
[05/08 22:06:10   4406s] #Peak memory = 2271.87 (MB)
[05/08 22:06:10   4406s] ### Time Record (Antenna Fixing) is installed.
[05/08 22:06:10   4406s] #
[05/08 22:06:10   4406s] #start routing for process antenna violation fix ...
[05/08 22:06:10   4406s] ### max drc and si pitch = 2680 ( 1.34000 um) MT-safe pitch = 3520 ( 1.76000 um) patch pitch = 21680 (10.84000 um)
[05/08 22:06:11   4407s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1881.35 (MB), peak = 2271.87 (MB)
[05/08 22:06:11   4407s] #
[05/08 22:06:11   4407s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 22:06:11   4407s] #Total wire length = 1476619 um.
[05/08 22:06:11   4407s] #Total half perimeter of net bounding box = 1360262 um.
[05/08 22:06:11   4407s] #Total wire length on LAYER METAL1 = 158094 um.
[05/08 22:06:11   4407s] #Total wire length on LAYER METAL2 = 691439 um.
[05/08 22:06:11   4407s] #Total wire length on LAYER METAL3 = 572799 um.
[05/08 22:06:11   4407s] #Total wire length on LAYER METAL4 = 51834 um.
[05/08 22:06:11   4407s] #Total wire length on LAYER METAL5 = 2452 um.
[05/08 22:06:11   4407s] #Total number of vias = 78076
[05/08 22:06:11   4407s] #Up-Via Summary (total 78076):
[05/08 22:06:11   4407s] #           
[05/08 22:06:11   4407s] #-----------------------
[05/08 22:06:11   4407s] # METAL1          47486
[05/08 22:06:11   4407s] # METAL2          29246
[05/08 22:06:11   4407s] # METAL3           1271
[05/08 22:06:11   4407s] # METAL4             73
[05/08 22:06:11   4407s] #-----------------------
[05/08 22:06:11   4407s] #                 78076 
[05/08 22:06:11   4407s] #
[05/08 22:06:11   4407s] #Total number of DRC violations = 0
[05/08 22:06:11   4407s] #Total number of net violated process antenna rule = 1
[05/08 22:06:11   4407s] #
[05/08 22:06:11   4407s] #
[05/08 22:06:11   4407s] # start diode insertion for process antenna violation fix ...
[05/08 22:06:11   4407s] # output diode eco list to '.nano_eco_diode.list4'.
[05/08 22:06:11   4407s] #
[05/08 22:06:11   4407s] OPERPROF: Starting DPlace-Init at level 1, MEM:2580.0M
[05/08 22:06:11   4407s] All LLGs are deleted
[05/08 22:06:11   4407s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2599.6M
[05/08 22:06:11   4407s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2599.6M
[05/08 22:06:11   4407s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2603.4M
[05/08 22:06:11   4407s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2603.4M
[05/08 22:06:11   4407s] Core basic site is tsm3site
[05/08 22:06:11   4408s] SiteArray: non-trimmed site array dimensions = 531 x 4058
[05/08 22:06:11   4408s] SiteArray: use 8,699,904 bytes
[05/08 22:06:11   4408s] SiteArray: current memory after site array memory allocation 2611.7M
[05/08 22:06:11   4408s] SiteArray: FP blocked sites are writable
[05/08 22:06:11   4408s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/08 22:06:11   4408s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2613.6M
[05/08 22:06:11   4408s] Process 34744 wires and vias for routing blockage analysis
[05/08 22:06:11   4408s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.310, REAL:0.038, MEM:2614.4M
[05/08 22:06:11   4408s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.470, REAL:0.147, MEM:2614.4M
[05/08 22:06:11   4408s] OPERPROF:     Starting CMU at level 3, MEM:2614.6M
[05/08 22:06:11   4408s] OPERPROF:     Finished CMU at level 3, CPU:0.030, REAL:0.013, MEM:2614.7M
[05/08 22:06:11   4408s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.560, REAL:0.229, MEM:2614.7M
[05/08 22:06:11   4408s] [CPU] DPlace-Init (cpu=0:00:00.7, real=0:00:00.0, mem=2614.7MB).
[05/08 22:06:11   4408s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.710, REAL:0.389, MEM:2614.7M
[05/08 22:06:11   4408s] # ** No diode (tried 1) instance could be added.
[05/08 22:06:11   4408s] #
[05/08 22:06:11   4408s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2630.6M
[05/08 22:06:11   4408s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.021, MEM:2617.5M
[05/08 22:06:11   4408s] All LLGs are deleted
[05/08 22:06:11   4408s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2591.2M
[05/08 22:06:11   4408s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:2591.2M
[05/08 22:06:11   4408s] # can't find diode within 100um of (1844.08 1081.09)
[05/08 22:06:11   4408s] # 0 diode(s) added
[05/08 22:06:11   4408s] # 1 diode(s) can't find location
[05/08 22:06:11   4408s] # 0 old filler cell(s) deleted
[05/08 22:06:11   4408s] # 0 new filler cell(s) added
[05/08 22:06:11   4408s] #
[05/08 22:06:11   4408s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1890.40 (MB), peak = 2271.87 (MB)
[05/08 22:06:11   4408s] #
[05/08 22:06:11   4408s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 22:06:11   4408s] #Total wire length = 1476619 um.
[05/08 22:06:11   4408s] #Total half perimeter of net bounding box = 1360262 um.
[05/08 22:06:11   4408s] #Total wire length on LAYER METAL1 = 158094 um.
[05/08 22:06:11   4408s] #Total wire length on LAYER METAL2 = 691439 um.
[05/08 22:06:11   4408s] #Total wire length on LAYER METAL3 = 572799 um.
[05/08 22:06:11   4408s] #Total wire length on LAYER METAL4 = 51834 um.
[05/08 22:06:11   4408s] #Total wire length on LAYER METAL5 = 2452 um.
[05/08 22:06:11   4408s] #Total number of vias = 78076
[05/08 22:06:11   4408s] #Up-Via Summary (total 78076):
[05/08 22:06:11   4408s] #           
[05/08 22:06:11   4408s] #-----------------------
[05/08 22:06:11   4408s] # METAL1          47486
[05/08 22:06:11   4408s] # METAL2          29246
[05/08 22:06:11   4408s] # METAL3           1271
[05/08 22:06:11   4408s] # METAL4             73
[05/08 22:06:11   4408s] #-----------------------
[05/08 22:06:11   4408s] #                 78076 
[05/08 22:06:11   4408s] #
[05/08 22:06:11   4408s] #Total number of DRC violations = 0
[05/08 22:06:11   4408s] #Total number of process antenna violations = 1
[05/08 22:06:11   4408s] #
[05/08 22:06:11   4408s] #
[05/08 22:06:11   4408s] #start delete and reroute for process antenna violation fix ...
[05/08 22:06:15   4417s] #cpu time = 00:00:09, elapsed time = 00:00:03, memory = 1907.90 (MB), peak = 2271.87 (MB)
[05/08 22:06:15   4417s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 22:06:15   4417s] #Total wire length = 1476476 um.
[05/08 22:06:15   4417s] #Total half perimeter of net bounding box = 1360262 um.
[05/08 22:06:15   4417s] #Total wire length on LAYER METAL1 = 158087 um.
[05/08 22:06:15   4417s] #Total wire length on LAYER METAL2 = 691425 um.
[05/08 22:06:15   4417s] #Total wire length on LAYER METAL3 = 572725 um.
[05/08 22:06:15   4417s] #Total wire length on LAYER METAL4 = 51787 um.
[05/08 22:06:15   4417s] #Total wire length on LAYER METAL5 = 2452 um.
[05/08 22:06:15   4417s] #Total number of vias = 78053
[05/08 22:06:15   4417s] #Up-Via Summary (total 78053):
[05/08 22:06:15   4417s] #           
[05/08 22:06:15   4417s] #-----------------------
[05/08 22:06:15   4417s] # METAL1          47486
[05/08 22:06:15   4417s] # METAL2          29229
[05/08 22:06:15   4417s] # METAL3           1265
[05/08 22:06:15   4417s] # METAL4             73
[05/08 22:06:15   4417s] #-----------------------
[05/08 22:06:15   4417s] #                 78053 
[05/08 22:06:15   4417s] #
[05/08 22:06:15   4417s] #Total number of DRC violations = 0
[05/08 22:06:15   4417s] #Total number of net violated process antenna rule = 0
[05/08 22:06:15   4417s] #
[05/08 22:06:15   4418s] #
[05/08 22:06:15   4418s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 22:06:15   4418s] #Total wire length = 1476476 um.
[05/08 22:06:15   4418s] #Total half perimeter of net bounding box = 1360262 um.
[05/08 22:06:15   4418s] #Total wire length on LAYER METAL1 = 158087 um.
[05/08 22:06:15   4418s] #Total wire length on LAYER METAL2 = 691425 um.
[05/08 22:06:15   4418s] #Total wire length on LAYER METAL3 = 572725 um.
[05/08 22:06:15   4418s] #Total wire length on LAYER METAL4 = 51787 um.
[05/08 22:06:15   4418s] #Total wire length on LAYER METAL5 = 2452 um.
[05/08 22:06:15   4418s] #Total number of vias = 78053
[05/08 22:06:15   4418s] #Up-Via Summary (total 78053):
[05/08 22:06:15   4418s] #           
[05/08 22:06:15   4418s] #-----------------------
[05/08 22:06:15   4418s] # METAL1          47486
[05/08 22:06:15   4418s] # METAL2          29229
[05/08 22:06:15   4418s] # METAL3           1265
[05/08 22:06:15   4418s] # METAL4             73
[05/08 22:06:15   4418s] #-----------------------
[05/08 22:06:15   4418s] #                 78053 
[05/08 22:06:15   4418s] #
[05/08 22:06:15   4418s] #Total number of DRC violations = 0
[05/08 22:06:15   4418s] #Total number of net violated process antenna rule = 0
[05/08 22:06:15   4418s] #
[05/08 22:06:15   4418s] ### Time Record (Antenna Fixing) is uninstalled.
[05/08 22:06:15   4418s] ### Time Record (Post Route Wire Spreading) is installed.
[05/08 22:06:15   4418s] ### max drc and si pitch = 2680 ( 1.34000 um) MT-safe pitch = 3520 ( 1.76000 um) patch pitch = 21680 (10.84000 um)
[05/08 22:06:15   4418s] #
[05/08 22:06:15   4418s] #Start Post Route wire spreading..
[05/08 22:06:15   4419s] ### max drc and si pitch = 2680 ( 1.34000 um) MT-safe pitch = 3520 ( 1.76000 um) patch pitch = 21680 (10.84000 um)
[05/08 22:06:15   4419s] #
[05/08 22:06:15   4419s] #Start DRC checking..
[05/08 22:06:20   4463s] #   number of violations = 0
[05/08 22:06:20   4463s] #cpu time = 00:00:45, elapsed time = 00:00:05, memory = 2091.79 (MB), peak = 2271.87 (MB)
[05/08 22:06:20   4463s] #CELL_VIEW CHIP,init has no DRC violation.
[05/08 22:06:20   4463s] #Total number of DRC violations = 0
[05/08 22:06:20   4463s] #Total number of net violated process antenna rule = 0
[05/08 22:06:20   4464s] #
[05/08 22:06:20   4464s] #Start data preparation for wire spreading...
[05/08 22:06:20   4464s] #
[05/08 22:06:20   4464s] #Data preparation is done on Wed May  8 22:06:20 2024
[05/08 22:06:20   4464s] #
[05/08 22:06:20   4464s] #
[05/08 22:06:20   4464s] #Start Post Route Wire Spread.
[05/08 22:06:21   4467s] #Done with 455 horizontal wires in 7 hboxes and 149 vertical wires in 7 hboxes.
[05/08 22:06:21   4467s] #Complete Post Route Wire Spread.
[05/08 22:06:21   4467s] #
[05/08 22:06:21   4467s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 22:06:21   4467s] #Total wire length = 1476537 um.
[05/08 22:06:21   4467s] #Total half perimeter of net bounding box = 1360262 um.
[05/08 22:06:21   4467s] #Total wire length on LAYER METAL1 = 158087 um.
[05/08 22:06:21   4467s] #Total wire length on LAYER METAL2 = 691467 um.
[05/08 22:06:21   4467s] #Total wire length on LAYER METAL3 = 572744 um.
[05/08 22:06:21   4467s] #Total wire length on LAYER METAL4 = 51787 um.
[05/08 22:06:21   4467s] #Total wire length on LAYER METAL5 = 2452 um.
[05/08 22:06:21   4467s] #Total number of vias = 78053
[05/08 22:06:21   4467s] #Up-Via Summary (total 78053):
[05/08 22:06:21   4467s] #           
[05/08 22:06:21   4467s] #-----------------------
[05/08 22:06:21   4467s] # METAL1          47486
[05/08 22:06:21   4467s] # METAL2          29229
[05/08 22:06:21   4467s] # METAL3           1265
[05/08 22:06:21   4467s] # METAL4             73
[05/08 22:06:21   4467s] #-----------------------
[05/08 22:06:21   4467s] #                 78053 
[05/08 22:06:21   4467s] #
[05/08 22:06:22   4467s] ### max drc and si pitch = 2680 ( 1.34000 um) MT-safe pitch = 3520 ( 1.76000 um) patch pitch = 21680 (10.84000 um)
[05/08 22:06:22   4467s] #
[05/08 22:06:22   4467s] #Start DRC checking..
[05/08 22:06:26   4510s] #   number of violations = 0
[05/08 22:06:26   4510s] #cpu time = 00:00:42, elapsed time = 00:00:04, memory = 2081.42 (MB), peak = 2271.87 (MB)
[05/08 22:06:26   4510s] #CELL_VIEW CHIP,init has no DRC violation.
[05/08 22:06:26   4510s] #Total number of DRC violations = 0
[05/08 22:06:26   4510s] #Total number of net violated process antenna rule = 0
[05/08 22:06:26   4510s] #   number of violations = 0
[05/08 22:06:26   4510s] #cpu time = 00:00:47, elapsed time = 00:00:06, memory = 1903.26 (MB), peak = 2271.87 (MB)
[05/08 22:06:26   4510s] #CELL_VIEW CHIP,init has no DRC violation.
[05/08 22:06:26   4510s] #Total number of DRC violations = 0
[05/08 22:06:26   4510s] #Total number of net violated process antenna rule = 0
[05/08 22:06:26   4510s] #Post Route wire spread is done.
[05/08 22:06:26   4510s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/08 22:06:26   4510s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 22:06:26   4510s] #Total wire length = 1476537 um.
[05/08 22:06:26   4510s] #Total half perimeter of net bounding box = 1360262 um.
[05/08 22:06:26   4510s] #Total wire length on LAYER METAL1 = 158087 um.
[05/08 22:06:26   4510s] #Total wire length on LAYER METAL2 = 691467 um.
[05/08 22:06:26   4510s] #Total wire length on LAYER METAL3 = 572744 um.
[05/08 22:06:26   4510s] #Total wire length on LAYER METAL4 = 51787 um.
[05/08 22:06:26   4510s] #Total wire length on LAYER METAL5 = 2452 um.
[05/08 22:06:26   4510s] #Total number of vias = 78053
[05/08 22:06:26   4510s] #Up-Via Summary (total 78053):
[05/08 22:06:26   4510s] #           
[05/08 22:06:26   4510s] #-----------------------
[05/08 22:06:26   4510s] # METAL1          47486
[05/08 22:06:26   4510s] # METAL2          29229
[05/08 22:06:26   4510s] # METAL3           1265
[05/08 22:06:26   4510s] # METAL4             73
[05/08 22:06:26   4510s] #-----------------------
[05/08 22:06:26   4510s] #                 78053 
[05/08 22:06:26   4510s] #
[05/08 22:06:26   4510s] #detailRoute Statistics:
[05/08 22:06:26   4510s] #Cpu time = 00:01:47
[05/08 22:06:26   4510s] #Elapsed time = 00:00:16
[05/08 22:06:26   4510s] #Increased memory = 25.66 (MB)
[05/08 22:06:26   4510s] #Total memory = 1900.48 (MB)
[05/08 22:06:26   4510s] #Peak memory = 2271.87 (MB)
[05/08 22:06:26   4510s] ### Time Record (DB Export) is installed.
[05/08 22:06:26   4511s] ### Time Record (DB Export) is uninstalled.
[05/08 22:06:26   4511s] ### Time Record (Post Callback) is installed.
[05/08 22:06:26   4511s] ### Time Record (Post Callback) is uninstalled.
[05/08 22:06:26   4511s] #
[05/08 22:06:26   4511s] #globalDetailRoute statistics:
[05/08 22:06:26   4511s] #Cpu time = 00:01:52
[05/08 22:06:26   4511s] #Elapsed time = 00:00:19
[05/08 22:06:26   4511s] #Increased memory = 38.46 (MB)
[05/08 22:06:26   4511s] #Total memory = 1854.91 (MB)
[05/08 22:06:26   4511s] #Peak memory = 2271.87 (MB)
[05/08 22:06:26   4511s] #Number of warnings = 47
[05/08 22:06:26   4511s] #Total number of warnings = 420
[05/08 22:06:26   4511s] #Number of fails = 0
[05/08 22:06:26   4511s] #Total number of fails = 3
[05/08 22:06:26   4511s] #Complete globalDetailRoute on Wed May  8 22:06:26 2024
[05/08 22:06:26   4511s] #
[05/08 22:06:26   4511s] ### Time Record (globalDetailRoute) is uninstalled.
[05/08 22:06:27   4511s] #Default setup view is reset to av_func_mode_max.
[05/08 22:06:27   4511s] 
[05/08 22:06:27   4511s] detailRoute
[05/08 22:06:27   4511s] 
[05/08 22:06:27   4511s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[05/08 22:06:27   4511s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[05/08 22:06:27   4511s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[05/08 22:06:27   4511s] #setNanoRouteMode -routeInsertAntennaDiode true
[05/08 22:06:27   4511s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[05/08 22:06:27   4511s] #setNanoRouteMode -routeWithEco false
[05/08 22:06:27   4511s] #setNanoRouteMode -routeWithSiDriven true
[05/08 22:06:27   4511s] #setNanoRouteMode -routeWithTimingDriven true
[05/08 22:06:27   4511s] ### Time Record (detailRoute) is installed.
[05/08 22:06:27   4511s] #Start detailRoute on Wed May  8 22:06:27 2024
[05/08 22:06:27   4511s] #
[05/08 22:06:27   4511s] ### Time Record (Pre Callback) is installed.
[05/08 22:06:27   4511s] ### Time Record (Pre Callback) is uninstalled.
[05/08 22:06:27   4511s] ### Time Record (DB Import) is installed.
[05/08 22:06:27   4511s] ### Time Record (Timing Data Generation) is installed.
[05/08 22:06:27   4511s] ### Time Record (Timing Data Generation) is uninstalled.
[05/08 22:06:27   4512s] LayerId::1 widthSet size::4
[05/08 22:06:27   4512s] LayerId::2 widthSet size::4
[05/08 22:06:27   4512s] LayerId::3 widthSet size::4
[05/08 22:06:27   4512s] LayerId::4 widthSet size::4
[05/08 22:06:27   4512s] LayerId::5 widthSet size::3
[05/08 22:06:27   4512s] Initializing multi-corner capacitance tables ... 
[05/08 22:06:27   4512s] Initializing multi-corner resistance tables ...
[05/08 22:06:27   4512s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:27   4512s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:27   4512s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/busy of net busy because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:27   4512s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ready of net ready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:27   4512s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[11] of net iaddr[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:27   4512s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[10] of net iaddr[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:27   4512s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[9] of net iaddr[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:27   4512s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[8] of net iaddr[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:27   4512s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[7] of net iaddr[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:27   4512s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[6] of net iaddr[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:27   4512s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[5] of net iaddr[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:27   4512s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[4] of net iaddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:27   4512s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[3] of net iaddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:27   4512s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[2] of net iaddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:27   4512s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[1] of net iaddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:27   4512s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/iaddr[0] of net iaddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:27   4512s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[19] of net idata[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:27   4512s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[18] of net idata[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:27   4512s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[17] of net idata[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:27   4512s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/idata[16] of net idata[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[05/08 22:06:27   4512s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[05/08 22:06:27   4512s] #To increase the message display limit, refer to the product command reference manual.
[05/08 22:06:27   4512s] ### Net info: total nets: 15004
[05/08 22:06:27   4512s] ### Net info: dirty nets: 0
[05/08 22:06:27   4512s] ### Net info: marked as disconnected nets: 0
[05/08 22:06:27   4513s] #num needed restored net=0
[05/08 22:06:27   4513s] #need_extraction net=0 (total=15004)
[05/08 22:06:27   4513s] ### Net info: fully routed nets: 14195
[05/08 22:06:27   4513s] ### Net info: trivial (< 2 pins) nets: 809
[05/08 22:06:27   4513s] ### Net info: unrouted nets: 0
[05/08 22:06:27   4513s] ### Net info: re-extraction nets: 0
[05/08 22:06:27   4513s] ### Net info: ignored nets: 0
[05/08 22:06:27   4513s] ### Net info: skip routing nets: 0
[05/08 22:06:28   4513s] #WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:28   4513s] #WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:28   4513s] #WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:28   4513s] #WARNING (NRDB-733) PIN busy in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:28   4513s] #WARNING (NRDB-733) PIN caddr_rd[0] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:28   4513s] #WARNING (NRDB-733) PIN caddr_rd[10] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:28   4513s] #WARNING (NRDB-733) PIN caddr_rd[11] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:28   4513s] #WARNING (NRDB-733) PIN caddr_rd[1] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:28   4513s] #WARNING (NRDB-733) PIN caddr_rd[2] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:28   4513s] #WARNING (NRDB-733) PIN caddr_rd[3] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:28   4513s] #WARNING (NRDB-733) PIN caddr_rd[4] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:28   4513s] #WARNING (NRDB-733) PIN caddr_rd[5] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:28   4513s] #WARNING (NRDB-733) PIN caddr_rd[6] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:28   4513s] #WARNING (NRDB-733) PIN caddr_rd[7] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:28   4513s] #WARNING (NRDB-733) PIN caddr_rd[8] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:28   4513s] #WARNING (NRDB-733) PIN caddr_rd[9] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:28   4513s] #WARNING (NRDB-733) PIN caddr_wr[0] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:28   4513s] #WARNING (NRDB-733) PIN caddr_wr[10] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:28   4513s] #WARNING (NRDB-733) PIN caddr_wr[11] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:28   4513s] #WARNING (NRDB-733) PIN caddr_wr[1] in CELL_VIEW CHIP does not have physical port.
[05/08 22:06:28   4513s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[05/08 22:06:28   4513s] #To increase the message display limit, refer to the product command reference manual.
[05/08 22:06:28   4513s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER METAL5. This will cause routability problems for NanoRoute.
[05/08 22:06:28   4513s] ### Time Record (DB Import) is uninstalled.
[05/08 22:06:28   4513s] #NanoRoute Version 19.12-s087_1 NR191024-1807/19_12-UB
[05/08 22:06:28   4513s] #RTESIG:78da8d904d8bc2301086f7bcbf62881e2a683733f998e4e882d72ae27a2d0ab1168a8526
[05/08 22:06:28   4513s] #       feff2dbbd7d2748e330fefc7acd6d7c31904fa126917a5e31aa13aa347497a874ef217fa
[05/08 22:06:28   4513s] #       7a3cfd7c8bcfd5fa78ba2069c052fe0d148faebfa52dbc6318208694da57b3f9e7147b18
[05/08 22:06:28   4513s] #       81f69542138649c4581e9d0514310de3769271e8e071eb6280e2def7dd2483641d182a75
[05/08 22:06:28   4513s] #       3614924748c37b564d199bb7d45a81d857974355ede71ba03606c4b36d9e19ce90c9fb5a
[05/08 22:06:28   4513s] #       520b2047d9962c559e415a949ced828f319bbc21f312213723f4f10bc6efd7fa
[05/08 22:06:28   4513s] #
[05/08 22:06:28   4513s] ### Time Record (Special Wire Merging) is installed.
[05/08 22:06:28   4513s] #Merging special wires: starts on Wed May  8 22:06:28 2024 with memory = 1871.50 (MB), peak = 2271.87 (MB)
[05/08 22:06:28   4513s] #
[05/08 22:06:28   4513s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.2 GB --1.16 [10]--
[05/08 22:06:28   4513s] ### Time Record (Special Wire Merging) is uninstalled.
[05/08 22:06:28   4514s] ### Time Record (Data Preparation) is installed.
[05/08 22:06:28   4514s] #Start routing data preparation on Wed May  8 22:06:28 2024
[05/08 22:06:28   4514s] #
[05/08 22:06:28   4514s] #Minimum voltage of a net in the design = 0.000.
[05/08 22:06:28   4514s] #Maximum voltage of a net in the design = 1.620.
[05/08 22:06:28   4514s] #Voltage range [0.000 - 1.620] has 15002 nets.
[05/08 22:06:28   4514s] #Voltage range [1.620 - 1.620] has 1 net.
[05/08 22:06:28   4514s] #Voltage range [0.000 - 0.000] has 1 net.
[05/08 22:06:28   4514s] ### Time Record (Cell Pin Access) is installed.
[05/08 22:06:28   4514s] ### Time Record (Cell Pin Access) is uninstalled.
[05/08 22:06:28   4514s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[05/08 22:06:28   4514s] # METAL2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[05/08 22:06:28   4514s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[05/08 22:06:28   4514s] # METAL4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[05/08 22:06:28   4514s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[05/08 22:06:29   4515s] #Regenerating Ggrids automatically.
[05/08 22:06:29   4515s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
[05/08 22:06:29   4515s] #Using automatically generated G-grids.
[05/08 22:06:29   4515s] #Done routing data preparation.
[05/08 22:06:29   4515s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1880.67 (MB), peak = 2271.87 (MB)
[05/08 22:06:29   4515s] ### Time Record (Data Preparation) is uninstalled.
[05/08 22:06:29   4516s] ### Time Record (Post Route Wire Spreading) is installed.
[05/08 22:06:29   4516s] #Start reading timing information from file .timing_file_29307.tif.gz ...
[05/08 22:06:29   4516s] #WARNING (NRCM-25) File .timing_file_29307.tif.gz does not exist.
[05/08 22:06:29   4516s] #WARNING (NRDB-187) Cannot open file .timing_file_29307.tif.gz.
[05/08 22:06:29   4516s] #WARNING (NRDB-121) No slack were found on nets, SI driven not effective.
[05/08 22:06:29   4516s] ### max drc and si pitch = 2680 ( 1.34000 um) MT-safe pitch = 3520 ( 1.76000 um) patch pitch = 21680 (10.84000 um)
[05/08 22:06:29   4516s] #
[05/08 22:06:29   4516s] #Start Post Route wire spreading..
[05/08 22:06:29   4516s] #
[05/08 22:06:29   4516s] #Start data preparation for wire spreading...
[05/08 22:06:29   4516s] #
[05/08 22:06:29   4516s] #Data preparation is done on Wed May  8 22:06:29 2024
[05/08 22:06:29   4516s] #
[05/08 22:06:29   4517s] #
[05/08 22:06:29   4517s] #Start Post Route Wire Spread.
[05/08 22:06:31   4519s] #Done with 436 horizontal wires in 7 hboxes and 114 vertical wires in 7 hboxes.
[05/08 22:06:31   4519s] #Complete Post Route Wire Spread.
[05/08 22:06:31   4519s] #
[05/08 22:06:31   4519s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 22:06:31   4519s] #Total wire length = 1476547 um.
[05/08 22:06:31   4519s] #Total half perimeter of net bounding box = 1360262 um.
[05/08 22:06:31   4519s] #Total wire length on LAYER METAL1 = 158087 um.
[05/08 22:06:31   4519s] #Total wire length on LAYER METAL2 = 691476 um.
[05/08 22:06:31   4519s] #Total wire length on LAYER METAL3 = 572744 um.
[05/08 22:06:31   4519s] #Total wire length on LAYER METAL4 = 51787 um.
[05/08 22:06:31   4519s] #Total wire length on LAYER METAL5 = 2452 um.
[05/08 22:06:31   4519s] #Total number of vias = 78053
[05/08 22:06:31   4519s] #Up-Via Summary (total 78053):
[05/08 22:06:31   4519s] #           
[05/08 22:06:31   4519s] #-----------------------
[05/08 22:06:31   4519s] # METAL1          47486
[05/08 22:06:31   4519s] # METAL2          29229
[05/08 22:06:31   4519s] # METAL3           1265
[05/08 22:06:31   4519s] # METAL4             73
[05/08 22:06:31   4519s] #-----------------------
[05/08 22:06:31   4519s] #                 78053 
[05/08 22:06:31   4519s] #
[05/08 22:06:31   4520s] #   number of violations = 0
[05/08 22:06:31   4520s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 1930.59 (MB), peak = 2271.87 (MB)
[05/08 22:06:31   4520s] #CELL_VIEW CHIP,init has no DRC violation.
[05/08 22:06:31   4520s] #Total number of DRC violations = 0
[05/08 22:06:31   4520s] #Total number of net violated process antenna rule = 0
[05/08 22:06:31   4520s] #Post Route wire spread is done.
[05/08 22:06:31   4520s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/08 22:06:31   4520s] #Total number of nets with non-default rule or having extra spacing = 6
[05/08 22:06:31   4520s] #Total wire length = 1476547 um.
[05/08 22:06:31   4520s] #Total half perimeter of net bounding box = 1360262 um.
[05/08 22:06:31   4520s] #Total wire length on LAYER METAL1 = 158087 um.
[05/08 22:06:31   4520s] #Total wire length on LAYER METAL2 = 691476 um.
[05/08 22:06:31   4520s] #Total wire length on LAYER METAL3 = 572744 um.
[05/08 22:06:31   4520s] #Total wire length on LAYER METAL4 = 51787 um.
[05/08 22:06:31   4520s] #Total wire length on LAYER METAL5 = 2452 um.
[05/08 22:06:31   4520s] #Total number of vias = 78053
[05/08 22:06:31   4520s] #Up-Via Summary (total 78053):
[05/08 22:06:31   4520s] #           
[05/08 22:06:31   4520s] #-----------------------
[05/08 22:06:31   4520s] # METAL1          47486
[05/08 22:06:31   4520s] # METAL2          29229
[05/08 22:06:31   4520s] # METAL3           1265
[05/08 22:06:31   4520s] # METAL4             73
[05/08 22:06:31   4520s] #-----------------------
[05/08 22:06:31   4520s] #                 78053 
[05/08 22:06:31   4520s] #
[05/08 22:06:31   4520s] ### Time Record (DB Export) is installed.
[05/08 22:06:32   4521s] ### Time Record (DB Export) is uninstalled.
[05/08 22:06:32   4521s] ### Time Record (Post Callback) is installed.
[05/08 22:06:32   4521s] ### Time Record (Post Callback) is uninstalled.
[05/08 22:06:32   4521s] #
[05/08 22:06:32   4521s] #detailRoute statistics:
[05/08 22:06:32   4521s] #Cpu time = 00:00:10
[05/08 22:06:32   4521s] #Elapsed time = 00:00:05
[05/08 22:06:32   4521s] #Increased memory = -0.49 (MB)
[05/08 22:06:32   4521s] #Total memory = 1843.69 (MB)
[05/08 22:06:32   4521s] #Peak memory = 2271.87 (MB)
[05/08 22:06:32   4521s] #Number of warnings = 46
[05/08 22:06:32   4521s] #Total number of warnings = 466
[05/08 22:06:32   4521s] #Number of fails = 0
[05/08 22:06:32   4521s] #Total number of fails = 3
[05/08 22:06:32   4521s] #Complete detailRoute on Wed May  8 22:06:32 2024
[05/08 22:06:32   4521s] #
[05/08 22:06:32   4521s] ### Time Record (detailRoute) is uninstalled.
[05/08 22:06:32   4521s] #routeDesign: cpu time = 00:02:02, elapsed time = 00:00:25, memory = 1831.36 (MB), peak = 2271.87 (MB)
[05/08 22:06:32   4521s] 
[05/08 22:06:32   4521s] *** Summary of all messages that are not suppressed in this session:
[05/08 22:06:32   4521s] Severity  ID               Count  Summary                                  
[05/08 22:06:32   4521s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[05/08 22:06:32   4521s] *** Message Summary: 1 warning(s), 0 error(s)
[05/08 22:06:32   4521s] 
[05/08 22:06:32   4521s] ### Time Record (routeDesign) is uninstalled.
[05/08 22:06:32   4521s] ### 
[05/08 22:06:32   4521s] ###   Scalability Statistics
[05/08 22:06:32   4521s] ### 
[05/08 22:06:32   4521s] ### --------------------------------+----------------+----------------+----------------+
[05/08 22:06:32   4521s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[05/08 22:06:32   4521s] ### --------------------------------+----------------+----------------+----------------+
[05/08 22:06:32   4521s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/08 22:06:32   4521s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/08 22:06:32   4521s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/08 22:06:32   4521s] ###   DB Import                     |        00:00:04|        00:00:02|             1.9|
[05/08 22:06:32   4521s] ###   DB Export                     |        00:00:02|        00:00:01|             1.0|
[05/08 22:06:32   4521s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[05/08 22:06:32   4521s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/08 22:06:32   4521s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.2|
[05/08 22:06:32   4521s] ###   Global Routing                |        00:00:03|        00:00:01|             2.4|
[05/08 22:06:32   4521s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[05/08 22:06:32   4521s] ###   Post Route Wire Spreading     |        00:01:36|        00:00:13|             7.3|
[05/08 22:06:32   4521s] ###   Detail Routing                |        00:00:02|        00:00:00|             1.0|
[05/08 22:06:32   4521s] ###   Antenna Fixing                |        00:00:09|        00:00:03|             3.2|
[05/08 22:06:32   4521s] ###   Entire Command                |        00:02:02|        00:00:25|             4.9|
[05/08 22:06:32   4521s] ### --------------------------------+----------------+----------------+----------------+
[05/08 22:06:32   4521s] ### 
[05/08 22:06:39   4522s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol true -padFillerCellsOverlap true -routingBlkgPinOverlap false -routingCellBlkgOverlap false -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[05/08 22:06:39   4522s] <CMD> verifyGeometry
[05/08 22:06:39   4522s]  *** Starting Verify Geometry (MEM: 2427.3) ***
[05/08 22:06:39   4522s] 
[05/08 22:06:39   4522s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[05/08 22:06:39   4522s]   VERIFY GEOMETRY ...... Starting Verification
[05/08 22:06:39   4522s]   VERIFY GEOMETRY ...... Initializing
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[05/08 22:06:39   4523s]                   ...... bin size: 7040
[05/08 22:06:39   4523s] Multi-CPU acceleration using 10 CPU(s).
[05/08 22:06:39   4523s] Saving Drc markers ...
[05/08 22:06:39   4523s] ... 1 markers are saved ...
[05/08 22:06:39   4523s] ... 0 geometry drc markers are saved ...
[05/08 22:06:39   4523s] ... 0 antenna drc markers are saved ...
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 1 of 64  Thread : 0
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 2 of 64  Thread : 1
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 3 of 64  Thread : 2
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 4 of 64  Thread : 3
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 5 of 64  Thread : 4
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 6 of 64  Thread : 5
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 7 of 64  Thread : 6
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 8 of 64  Thread : 7
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 9 of 64  Thread : 8
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 10 of 64  Thread : 9
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 20 of 64  Thread : 9
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 30 of 64  Thread : 9
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 40 of 64  Thread : 9
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 19 of 64  Thread : 8
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 29 of 64  Thread : 8
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 39 of 64  Thread : 8
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 49 of 64  Thread : 8
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 50 of 64  Thread : 9
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 60 of 64  Thread : 9
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 18 of 64  Thread : 7
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 28 of 64  Thread : 7
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 15 of 64  Thread : 4
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 25 of 64  Thread : 4
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 14 of 64  Thread : 3
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 38 of 64  Thread : 7
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 24 of 64  Thread : 3
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 48 of 64  Thread : 7
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 59 of 64  Thread : 8
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 12 of 64  Thread : 1
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 17 of 64  Thread : 6
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 13 of 64  Thread : 2
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 22 of 64  Thread : 1
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 23 of 64  Thread : 2
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 33 of 64  Thread : 2
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 32 of 64  Thread : 1
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 11 of 64  Thread : 0
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 21 of 64  Thread : 0
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 31 of 64  Thread : 0
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 41 of 64  Thread : 0
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 16 of 64  Thread : 5
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 35 of 64  Thread : 4
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 45 of 64  Thread : 4
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 55 of 64  Thread : 4
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 34 of 64  Thread : 3
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 44 of 64  Thread : 3
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 54 of 64  Thread : 3
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 58 of 64  Thread : 7
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 64 of 64  Thread : 3
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 42 of 64  Thread : 1
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 52 of 64  Thread : 1
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 62 of 64  Thread : 1
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 27 of 64  Thread : 6
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 43 of 64  Thread : 2
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 37 of 64  Thread : 6
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 53 of 64  Thread : 2
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 63 of 64  Thread : 2
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 47 of 64  Thread : 6
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 57 of 64  Thread : 6
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 26 of 64  Thread : 5
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 36 of 64  Thread : 5
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 46 of 64  Thread : 5
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 51 of 64  Thread : 0
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 56 of 64  Thread : 5
[05/08 22:06:39   4523s]   VERIFY GEOMETRY ...... SubArea : 61 of 64  Thread : 0
[05/08 22:07:04   4725s] VG: elapsed time: 25.00
[05/08 22:07:04   4725s] Begin Summary ...
[05/08 22:07:04   4725s]   Cells       : 0
[05/08 22:07:04   4725s]   SameNet     : 0
[05/08 22:07:04   4725s]   Wiring      : 0
[05/08 22:07:04   4725s]   Antenna     : 0
[05/08 22:07:04   4725s]   Short       : 0
[05/08 22:07:04   4725s]   Overlap     : 0
[05/08 22:07:04   4725s] End Summary
[05/08 22:07:04   4725s] 
[05/08 22:07:04   4725s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/08 22:07:04   4725s] 
[05/08 22:07:04   4725s] **********End: VERIFY GEOMETRY**********
[05/08 22:07:04   4725s]  *** verify geometry (CPU: 0:03:22  MEM: 10548.7M)
[05/08 22:07:04   4725s] 
[05/08 22:07:04   4725s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[05/08 22:07:11   4726s] <CMD> verifyConnectivity -type all -noSoftPGConnect -error 1000 -warning 50
[05/08 22:07:11   4726s] VERIFY_CONNECTIVITY use new engine.
[05/08 22:07:11   4726s] 
[05/08 22:07:11   4726s] ******** Start: VERIFY CONNECTIVITY ********
[05/08 22:07:11   4726s] Start Time: Wed May  8 22:07:11 2024
[05/08 22:07:11   4726s] 
[05/08 22:07:11   4726s] Design Name: CHIP
[05/08 22:07:11   4726s] Database Units: 2000
[05/08 22:07:11   4726s] Design Boundary: (0.0000, 0.0000) (3291.6200, 3289.6400)
[05/08 22:07:11   4726s] Error Limit = 1000; Warning Limit = 50
[05/08 22:07:11   4726s] Check all nets
[05/08 22:07:11   4726s] Use 10 pthreads
[05/08 22:07:11   4728s] 
[05/08 22:07:11   4728s] Begin Summary 
[05/08 22:07:11   4728s]   Found no problems or warnings.
[05/08 22:07:11   4728s] End Summary
[05/08 22:07:11   4728s] 
[05/08 22:07:11   4728s] End Time: Wed May  8 22:07:11 2024
[05/08 22:07:11   4728s] Time Elapsed: 0:00:00.0
[05/08 22:07:11   4728s] 
[05/08 22:07:11   4728s] ******** End: VERIFY CONNECTIVITY ********
[05/08 22:07:11   4728s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/08 22:07:11   4728s]   (CPU Time: 0:00:01.9  MEM: -0.578M)
[05/08 22:07:11   4728s] 
[05/08 22:07:25   4729s] <CMD> getCTSMode -engine -quiet
[05/08 22:07:42   4732s] <CMD> addMetalFill -layer { METAL1 METAL2 METAL3 METAL4 METAL5 } -timingAware sta -slackThreshold 0.4
[05/08 22:07:42   4732s]    _____________________________________________________________
[05/08 22:07:42   4732s]   /  Design State
[05/08 22:07:42   4732s]  +--------------------------------------------------------------
[05/08 22:07:42   4732s]  | unconnected nets:      699
[05/08 22:07:42   4732s]  | signal nets: 
[05/08 22:07:42   4732s]  |    routed nets:    14190 (99.3% routed)
[05/08 22:07:42   4732s]  |     total nets:    14297
[05/08 22:07:42   4732s]  | clock nets: 
[05/08 22:07:42   4732s]  |    routed nets:        5 (83.3% routed)
[05/08 22:07:42   4732s]  |     total nets:        6
[05/08 22:07:42   4732s]  +--------------------------------------------------------------
[05/08 22:07:42   4732s] #################################################################################
[05/08 22:07:42   4732s] # Design Stage: PostRoute
[05/08 22:07:42   4732s] # Design Name: CHIP
[05/08 22:07:42   4732s] # Design Mode: 90nm
[05/08 22:07:42   4732s] # Analysis Mode: MMMC OCV 
[05/08 22:07:42   4732s] # Parasitics Mode: No SPEF/RCDB
[05/08 22:07:42   4732s] # Signoff Settings: SI On 
[05/08 22:07:42   4732s] #################################################################################
[05/08 22:07:42   4732s]    _____________________________________________________________
[05/08 22:07:42   4732s]   /  Design State
[05/08 22:07:42   4732s]  +--------------------------------------------------------------
[05/08 22:07:42   4732s]  | unconnected nets:      699
[05/08 22:07:42   4732s]  | signal nets: 
[05/08 22:07:42   4732s]  |    routed nets:    14190 (99.3% routed)
[05/08 22:07:42   4732s]  |     total nets:    14297
[05/08 22:07:42   4732s]  | clock nets: 
[05/08 22:07:42   4732s]  |    routed nets:        5 (83.3% routed)
[05/08 22:07:42   4732s]  |     total nets:        6
[05/08 22:07:42   4732s]  +--------------------------------------------------------------
[05/08 22:07:42   4732s] #################################################################################
[05/08 22:07:42   4732s] # Design Stage: PostRoute
[05/08 22:07:42   4732s] # Design Name: CHIP
[05/08 22:07:42   4732s] # Design Mode: 90nm
[05/08 22:07:42   4732s] # Analysis Mode: MMMC OCV 
[05/08 22:07:42   4732s] # Parasitics Mode: No SPEF/RCDB
[05/08 22:07:42   4732s] # Signoff Settings: SI On 
[05/08 22:07:42   4732s] #################################################################################
[05/08 22:07:42   4732s] Extraction called for design 'CHIP' of instances=84831 and nets=15004 using extraction engine 'postRoute' at effort level 'low' .
[05/08 22:07:42   4732s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 22:07:42   4732s] Type 'man IMPEXT-3530' for more detail.
[05/08 22:07:42   4732s] PostRoute (effortLevel low) RC Extraction called for design CHIP.
[05/08 22:07:42   4732s] RC Extraction called in multi-corner(1) mode.
[05/08 22:07:42   4732s] Process corner(s) are loaded.
[05/08 22:07:42   4732s]  Corner: RC_corner
[05/08 22:07:42   4732s] extractDetailRC Option : -outfile /tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d -maxResLength 200  -extended
[05/08 22:07:42   4732s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[05/08 22:07:42   4732s]       RC Corner Indexes            0   
[05/08 22:07:42   4732s] Capacitance Scaling Factor   : 1.00000 
[05/08 22:07:42   4732s] Coupling Cap. Scaling Factor : 1.00000 
[05/08 22:07:42   4732s] Resistance Scaling Factor    : 1.00000 
[05/08 22:07:42   4732s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 22:07:42   4732s] Clock Res. Scaling Factor    : 1.00000 
[05/08 22:07:42   4732s] Shrink Factor                : 1.00000
[05/08 22:07:42   4732s] LayerId::1 widthSet size::4
[05/08 22:07:42   4732s] LayerId::2 widthSet size::4
[05/08 22:07:42   4732s] LayerId::3 widthSet size::4
[05/08 22:07:42   4732s] LayerId::4 widthSet size::4
[05/08 22:07:42   4732s] LayerId::5 widthSet size::3
[05/08 22:07:42   4732s] Initializing multi-corner capacitance tables ... 
[05/08 22:07:42   4732s] Initializing multi-corner resistance tables ...
[05/08 22:07:42   4732s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2428.1M)
[05/08 22:07:43   4732s] Creating parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d' for storing RC.
[05/08 22:07:43   4733s] Extracted 10.0012% (CPU Time= 0:00:00.9  MEM= 2500.1M)
[05/08 22:07:43   4733s] Extracted 20.0011% (CPU Time= 0:00:01.1  MEM= 2500.1M)
[05/08 22:07:43   4733s] Extracted 30.0009% (CPU Time= 0:00:01.3  MEM= 2500.1M)
[05/08 22:07:44   4733s] Extracted 40.0008% (CPU Time= 0:00:01.6  MEM= 2500.1M)
[05/08 22:07:44   4734s] Extracted 50.0013% (CPU Time= 0:00:01.7  MEM= 2500.1M)
[05/08 22:07:44   4734s] Extracted 60.0012% (CPU Time= 0:00:01.9  MEM= 2500.1M)
[05/08 22:07:44   4734s] Extracted 70.0011% (CPU Time= 0:00:02.2  MEM= 2500.1M)
[05/08 22:07:44   4734s] Extracted 80.0009% (CPU Time= 0:00:02.3  MEM= 2504.1M)
[05/08 22:07:45   4734s] Extracted 90.0008% (CPU Time= 0:00:02.7  MEM= 2504.1M)
[05/08 22:07:45   4735s] Extracted 100% (CPU Time= 0:00:03.3  MEM= 2504.1M)
[05/08 22:07:46   4735s] Number of Extracted Resistors     : 239837
[05/08 22:07:46   4735s] Number of Extracted Ground Cap.   : 244478
[05/08 22:07:46   4735s] Number of Extracted Coupling Cap. : 367536
[05/08 22:07:46   4735s] Opening parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d' for reading (mem: 2421.551M)
[05/08 22:07:46   4735s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[05/08 22:07:46   4735s]  Corner: RC_corner
[05/08 22:07:46   4735s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2421.6M)
[05/08 22:07:46   4735s] Creating parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb_Filter.rcdb.d' for storing RC.
[05/08 22:07:46   4735s] Closing parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d': 14303 access done (mem: 2423.918M)
[05/08 22:07:46   4736s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2420.371M)
[05/08 22:07:46   4736s] Opening parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d' for reading (mem: 2420.410M)
[05/08 22:07:46   4736s] processing rcdb (/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d) for hinst (top) of cell (CHIP);
[05/08 22:07:47   4736s] Closing parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d': 0 access done (mem: 2420.441M)
[05/08 22:07:47   4736s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=2420.441M)
[05/08 22:07:47   4736s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.5  Real Time: 0:00:05.0  MEM: 2420.441M)
[05/08 22:07:47   4736s] Starting delay calculation for Setup views
[05/08 22:07:47   4736s] AAE DB initialization (MEM=2435.91 CPU=0:00:00.1 REAL=0:00:00.0) 
[05/08 22:07:47   4736s] Starting SI iteration 1 using Infinite Timing Windows
[05/08 22:07:47   4737s] #################################################################################
[05/08 22:07:47   4737s] # Design Stage: PostRoute
[05/08 22:07:47   4737s] # Design Name: CHIP
[05/08 22:07:47   4737s] # Design Mode: 90nm
[05/08 22:07:47   4737s] # Analysis Mode: MMMC OCV 
[05/08 22:07:47   4737s] # Parasitics Mode: SPEF/RCDB
[05/08 22:07:47   4737s] # Signoff Settings: SI On 
[05/08 22:07:47   4737s] #################################################################################
[05/08 22:07:47   4738s] Topological Sorting (REAL = 0:00:00.0, MEM = 2599.5M, InitMEM = 2587.9M)
[05/08 22:07:47   4738s] Setting infinite Tws ...
[05/08 22:07:47   4738s] First Iteration Infinite Tw... 
[05/08 22:07:47   4738s] Calculate early delays in OCV mode...
[05/08 22:07:47   4738s] Calculate late delays in OCV mode...
[05/08 22:07:47   4738s] Start delay calculation (fullDC) (10 T). (MEM=2601.53)
[05/08 22:07:48   4738s] LayerId::1 widthSet size::4
[05/08 22:07:48   4738s] LayerId::2 widthSet size::4
[05/08 22:07:48   4738s] LayerId::3 widthSet size::4
[05/08 22:07:48   4738s] LayerId::4 widthSet size::4
[05/08 22:07:48   4738s] LayerId::5 widthSet size::3
[05/08 22:07:48   4738s] Initializing multi-corner capacitance tables ... 
[05/08 22:07:48   4738s] Initializing multi-corner resistance tables ...
[05/08 22:07:48   4738s] AAE_INFO: Number of noise libraries( CDBs ) loaded = 1
[05/08 22:07:48   4738s] AAE_INFO: Cdb files are: 
[05/08 22:07:48   4738s]  	../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB
[05/08 22:07:48   4738s]  
[05/08 22:07:48   4738s] Start AAE Lib Loading. (MEM=2619.14)
[05/08 22:07:48   4739s] **WARN: (IMPESI-3083):	CDB cell ANTENNA does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
[05/08 22:07:48   4739s] **WARN: (IMPESI-3083):	CDB cell FILL1 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
[05/08 22:07:48   4739s] **WARN: (IMPESI-3083):	CDB cell FILL16 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
[05/08 22:07:48   4739s] **WARN: (IMPESI-3083):	CDB cell FILL2 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
[05/08 22:07:48   4739s] **WARN: (IMPESI-3083):	CDB cell FILL32 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
[05/08 22:07:48   4739s] **WARN: (IMPESI-3083):	CDB cell FILL4 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
[05/08 22:07:48   4739s] **WARN: (IMPESI-3083):	CDB cell FILL64 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
[05/08 22:07:48   4739s] **WARN: (IMPESI-3083):	CDB cell FILL8 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
[05/08 22:07:48   4739s] End AAE Lib Loading. (MEM=2638.97 CPU=0:00:00.3 Real=0:00:00.0)
[05/08 22:07:48   4739s] End AAE Lib Interpolated Model. (MEM=2638.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 22:07:48   4739s] Opening parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d' for reading (mem: 2639.980M)
[05/08 22:07:48   4739s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2642.2M)
[05/08 22:07:49   4739s] **WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973gvwc' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 22:07:49   4739s] Type 'man IMPESI-3086' for more detail.
[05/08 22:07:49   4739s] **WARN: (IMPESI-3086):	The cell 'PDO12CDG' does not have characterized noise model(s) for 'tpz973gvwc' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 22:07:49   4739s] Type 'man IMPESI-3086' for more detail.
[05/08 22:07:49   4747s] Total number of fetched objects 14306
[05/08 22:07:49   4747s] AAE_INFO-618: Total number of nets in the design is 15004,  96.0 percent of the nets selected for SI analysis
[05/08 22:07:49   4747s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/08 22:07:49   4747s] End delay calculation. (MEM=2713.97 CPU=0:00:08.0 REAL=0:00:00.0)
[05/08 22:07:50   4747s] End delay calculation (fullDC). (MEM=2624.43 CPU=0:00:09.4 REAL=0:00:03.0)
[05/08 22:07:50   4747s] *** CDM Built up (cpu=0:00:10.6  real=0:00:03.0  mem= 2624.4M) ***
[05/08 22:07:50   4749s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2624.0M)
[05/08 22:07:50   4749s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/08 22:07:50   4749s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2624.0M)
[05/08 22:07:50   4749s] Starting SI iteration 2
[05/08 22:07:50   4749s] Calculate early delays in OCV mode...
[05/08 22:07:50   4749s] Calculate late delays in OCV mode...
[05/08 22:07:50   4749s] Start delay calculation (fullDC) (10 T). (MEM=2627.08)
[05/08 22:07:50   4749s] End AAE Lib Interpolated Model. (MEM=2627.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 22:07:50   4749s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[05/08 22:07:50   4749s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 14306. 
[05/08 22:07:50   4749s] Total number of fetched objects 14306
[05/08 22:07:50   4749s] AAE_INFO-618: Total number of nets in the design is 15004,  0.0 percent of the nets selected for SI analysis
[05/08 22:07:50   4749s] End delay calculation. (MEM=2631.1 CPU=0:00:00.4 REAL=0:00:00.0)
[05/08 22:07:50   4749s] End delay calculation (fullDC). (MEM=2631.1 CPU=0:00:00.6 REAL=0:00:00.0)
[05/08 22:07:50   4749s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 2631.1M) ***
[05/08 22:07:51   4750s] *** Done Building Timing Graph (cpu=0:00:13.8 real=0:00:04.0 totSessionCpu=1:19:10 mem=2631.4M)
[05/08 22:07:51   4750s] Critical nets number = 0.
[05/08 22:07:51   4751s] **WARN: (from .metalfill_29307.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
[05/08 22:07:51   4751s] **WARN: (from .metalfill_29307.conf) Unknown option '0'!
[05/08 22:07:51   4751s] **WARN: (from .metalfill_29307.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
[05/08 22:07:51   4751s] **WARN: (from .metalfill_29307.conf) Unknown option '2'!
[05/08 22:07:51   4751s] **WARN: (from .metalfill_29307.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
[05/08 22:07:51   4751s] **WARN: (from .metalfill_29307.conf) Unknown option '0'!
[05/08 22:07:51   4751s] **WARN: (from .metalfill_29307.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
[05/08 22:07:51   4751s] **WARN: (from .metalfill_29307.conf) Unknown option '2'!
[05/08 22:07:51   4751s] **WARN: '0.0' is not an integer!
[05/08 22:07:51   4751s] **WARN: (from .metalfill_29307.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
[05/08 22:07:51   4751s] **WARN: (from .metalfill_29307.conf) Unknown option '0'!
[05/08 22:07:51   4751s] **WARN: (from .metalfill_29307.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
[05/08 22:07:51   4751s] **WARN: (from .metalfill_29307.conf) Unknown option '2'!
[05/08 22:07:51   4751s] **WARN: '0.0' is not an integer!
[05/08 22:07:51   4751s] **WARN: (from .metalfill_29307.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
[05/08 22:07:51   4751s] **WARN: (from .metalfill_29307.conf) Unknown option '0'!
[05/08 22:07:51   4751s] **WARN: (from .metalfill_29307.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
[05/08 22:07:51   4751s] **WARN: (from .metalfill_29307.conf) Unknown option '2'!
[05/08 22:07:51   4751s] **WARN: '0.0' is not an integer!
[05/08 22:07:51   4751s] **WARN: (from .metalfill_29307.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.5'!
[05/08 22:07:51   4751s] **WARN: (from .metalfill_29307.conf) Unknown option '0'!
[05/08 22:07:51   4751s] **WARN: (from .metalfill_29307.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.5'!
[05/08 22:07:51   4751s] **WARN: (from .metalfill_29307.conf) Unknown option '2'!
[05/08 22:07:51   4751s] **WARN: '0.0' is not an integer!
[05/08 22:07:52   4751s] ************************
[05/08 22:07:52   4751s] Timing Aware sta
[05/08 22:07:52   4751s] P/G Nets: 2
[05/08 22:07:52   4751s] Non-Critical Signal Nets: 14954
[05/08 22:07:52   4751s] Critical Signal Nets: 42
[05/08 22:07:52   4751s] Clock Nets:6
[05/08 22:07:52   4751s] ************************
[05/08 22:07:52   4751s] Multi-CPU acceleration using 10 CPU(s).
[05/08 22:07:52   4751s] Density calculation ...... Slot :   0 of  17 Thread : 0
[05/08 22:07:52   4751s] Density calculation ...... Slot :  10 of  17 Thread : 0
[05/08 22:07:52   4751s] Density calculation ...... Slot :   1 of  17 Thread : 1
[05/08 22:07:52   4751s] Density calculation ...... Slot :  11 of  17 Thread : 1
[05/08 22:07:52   4751s] Density calculation ...... Slot :   2 of  17 Thread : 2
[05/08 22:07:52   4751s] Density calculation ...... Slot :  12 of  17 Thread : 2
[05/08 22:07:52   4751s] Density calculation ...... Slot :   3 of  17 Thread : 3
[05/08 22:07:52   4751s] Density calculation ...... Slot :   4 of  17 Thread : 4
[05/08 22:07:52   4751s] Density calculation ...... Slot :   5 of  17 Thread : 5
[05/08 22:07:52   4751s] Density calculation ...... Slot :   6 of  17 Thread : 6
[05/08 22:07:52   4751s] Density calculation ...... Slot :  13 of  17 Thread : 3
[05/08 22:07:52   4751s] Density calculation ...... Slot :   7 of  17 Thread : 7
[05/08 22:07:52   4751s] Density calculation ...... Slot :  14 of  17 Thread : 4
[05/08 22:07:52   4751s] Density calculation ...... Slot :   8 of  17 Thread : 8
[05/08 22:07:52   4751s] Density calculation ...... Slot :   9 of  17 Thread : 9
[05/08 22:07:52   4751s] Density calculation ...... Slot :  15 of  17 Thread : 5
[05/08 22:07:52   4751s] Density calculation ...... Slot :  16 of  17 Thread : 6
[05/08 22:07:53   4752s] Multi-CPU acceleration using 10 CPU(s).
[05/08 22:07:53   4752s] Density calculation ...... Slot :   0 of  17 Thread : 0
[05/08 22:07:53   4752s] Density calculation ...... Slot :  10 of  17 Thread : 0
[05/08 22:07:53   4752s] Density calculation ...... Slot :   1 of  17 Thread : 1
[05/08 22:07:53   4752s] Density calculation ...... Slot :  11 of  17 Thread : 1
[05/08 22:07:53   4752s] Density calculation ...... Slot :   2 of  17 Thread : 2
[05/08 22:07:53   4752s] Density calculation ...... Slot :  12 of  17 Thread : 2
[05/08 22:07:53   4752s] Density calculation ...... Slot :   3 of  17 Thread : 3
[05/08 22:07:53   4752s] Density calculation ...... Slot :   4 of  17 Thread : 4
[05/08 22:07:53   4752s] Density calculation ...... Slot :   5 of  17 Thread : 5
[05/08 22:07:53   4752s] Density calculation ...... Slot :   6 of  17 Thread : 6
[05/08 22:07:53   4752s] Density calculation ...... Slot :  13 of  17 Thread : 3
[05/08 22:07:53   4752s] Density calculation ...... Slot :   7 of  17 Thread : 7
[05/08 22:07:53   4752s] Density calculation ...... Slot :  14 of  17 Thread : 4
[05/08 22:07:53   4752s] Density calculation ...... Slot :   8 of  17 Thread : 8
[05/08 22:07:53   4752s] Density calculation ...... Slot :   9 of  17 Thread : 9
[05/08 22:07:53   4752s] Density calculation ...... Slot :  15 of  17 Thread : 5
[05/08 22:07:53   4752s] Density calculation ...... Slot :  16 of  17 Thread : 6
[05/08 22:07:54   4752s] End of Density Calculation : cpu time : 0:00:01.7, real time : 0:00:03.0, peak mem : 2858.56 megs
[05/08 22:07:54   4752s] Multi-CPU acceleration using 10 CPU(s).
[05/08 22:07:54   4752s] Thread/Slave: 0  process data during iteration  1  in region 0 of 9
[05/08 22:07:54   4752s] Thread/Slave: 1  process data during iteration  1  in region 0 of 9
[05/08 22:07:54   4752s] Thread/Slave: 2  process data during iteration  1  in region 0 of 9
[05/08 22:07:54   4752s] Thread/Slave: 3  process data during iteration  1  in region 0 of 9
[05/08 22:07:56   4754s] Multi-CPU acceleration using 10 CPU(s).
[05/08 22:07:56   4754s] Thread/Slave: 0  process data during iteration  1  in region 2 of 9
[05/08 22:07:56   4754s] Thread/Slave: 1  process data during iteration  1  in region 2 of 9
[05/08 22:07:58   4756s] Multi-CPU acceleration using 10 CPU(s).
[05/08 22:07:58   4756s] Thread/Slave: 0  process data during iteration  1  in region 4 of 9
[05/08 22:07:58   4756s] Thread/Slave: 1  process data during iteration  1  in region 4 of 9
[05/08 22:08:00   4758s] Multi-CPU acceleration using 10 CPU(s).
[05/08 22:08:00   4758s] Thread/Slave: 0  process data during iteration  1  in region 6 of 9
[05/08 22:08:03   4760s] End metal filling: cpu:  0:00:09.9,  real:  0:00:12.0,  peak mem:  3124.83  megs.
[05/08 22:08:26   4764s] <CMD> saveDesign metalfill.enc
[05/08 22:08:26   4764s] The in-memory database contained RC information but was not saved. To save 
[05/08 22:08:26   4764s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[05/08 22:08:26   4764s] so it should only be saved when it is really desired.
[05/08 22:08:26   4764s] #% Begin save design ... (date=05/08 22:08:26, mem=2118.2M)
[05/08 22:08:26   4764s] % Begin Save ccopt configuration ... (date=05/08 22:08:26, mem=2118.2M)
[05/08 22:08:26   4764s] % End Save ccopt configuration ... (date=05/08 22:08:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=2118.2M, current mem=2117.1M)
[05/08 22:08:26   4764s] % Begin Save netlist data ... (date=05/08 22:08:26, mem=2117.1M)
[05/08 22:08:26   4764s] Writing Binary DB to metalfill.enc.dat/vbin/CHIP.v.bin in multi-threaded mode...
[05/08 22:08:26   4764s] % End Save netlist data ... (date=05/08 22:08:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=2119.2M, current mem=2119.2M)
[05/08 22:08:26   4764s] Saving symbol-table file in separate thread ...
[05/08 22:08:26   4764s] Saving congestion map file in separate thread ...
[05/08 22:08:26   4764s] Saving congestion map file metalfill.enc.dat/CHIP.route.congmap.gz ...
[05/08 22:08:26   4764s] % Begin Save AAE data ... (date=05/08 22:08:26, mem=2119.8M)
[05/08 22:08:26   4764s] Saving AAE Data ...
[05/08 22:08:26   4765s] % End Save AAE data ... (date=05/08 22:08:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2119.8M, current mem=2119.8M)
[05/08 22:08:26   4765s] % Begin Save clock tree data ... (date=05/08 22:08:26, mem=2119.8M)
[05/08 22:08:26   4765s] % End Save clock tree data ... (date=05/08 22:08:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2119.8M, current mem=2119.8M)
[05/08 22:08:26   4765s] Saving preference file metalfill.enc.dat/gui.pref.tcl ...
[05/08 22:08:26   4765s] Saving mode setting ...
[05/08 22:08:26   4765s] Saving global file ...
[05/08 22:08:26   4765s] Saving Drc markers ...
[05/08 22:08:27   4765s] ... 1 markers are saved ...
[05/08 22:08:27   4765s] ... 0 geometry drc markers are saved ...
[05/08 22:08:27   4765s] ... 0 antenna drc markers are saved ...
[05/08 22:08:27   4765s] Saving floorplan file in separate thread ...
[05/08 22:08:27   4765s] Saving PG file in separate thread ...
[05/08 22:08:27   4765s] Saving placement file in separate thread ...
[05/08 22:08:27   4765s] Saving route file in separate thread ...
[05/08 22:08:27   4765s] Saving property file in separate thread ...
[05/08 22:08:27   4765s] Saving PG file metalfill.enc.dat/CHIP.pg.gz
[05/08 22:08:27   4765s] Saving property file metalfill.enc.dat/CHIP.prop
[05/08 22:08:27   4765s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/08 22:08:27   4765s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2779.7M) ***
[05/08 22:08:27   4765s] Save Adaptive View Pruing View Names to Binary file
[05/08 22:08:27   4765s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=2776.3M) ***
[05/08 22:08:27   4765s] *** Completed savePGFile (cpu=0:00:00.6 real=0:00:00.0 mem=2814.2M) ***
[05/08 22:08:27   4766s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/08 22:08:27   4766s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[05/08 22:08:27   4766s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/08 22:08:27   4766s] *** Completed saveRoute (cpu=0:00:00.9 real=0:00:00.0 mem=2770.8M) ***
[05/08 22:08:27   4766s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/08 22:08:27   4766s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[05/08 22:08:27   4766s] #Saving pin access data to file metalfill.enc.dat/CHIP.apa ...
[05/08 22:08:28   4766s] #
[05/08 22:08:28   4767s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[05/08 22:08:28   4767s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[05/08 22:08:28   4767s] % Begin Save power constraints data ... (date=05/08 22:08:28, mem=2122.5M)
[05/08 22:08:28   4767s] % End Save power constraints data ... (date=05/08 22:08:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=2122.5M, current mem=2122.5M)
[05/08 22:08:30   4769s] Generated self-contained design metalfill.enc.dat
[05/08 22:08:30   4769s] #% End save design ... (date=05/08 22:08:30, total cpu=0:00:04.6, real=0:00:04.0, peak res=2122.6M, current mem=2122.6M)
[05/08 22:08:30   4769s] *** Message Summary: 0 warning(s), 0 error(s)
[05/08 22:08:30   4769s] 
[05/08 22:08:55   4772s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol true -padFillerCellsOverlap true -routingBlkgPinOverlap false -routingCellBlkgOverlap false -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[05/08 22:08:55   4772s] <CMD> verifyGeometry
[05/08 22:08:55   4772s]  *** Starting Verify Geometry (MEM: 2730.6) ***
[05/08 22:08:55   4772s] 
[05/08 22:08:55   4772s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[05/08 22:08:55   4772s]   VERIFY GEOMETRY ...... Starting Verification
[05/08 22:08:55   4772s]   VERIFY GEOMETRY ...... Initializing
[05/08 22:08:55   4772s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[05/08 22:08:55   4772s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[05/08 22:08:55   4772s]                   ...... bin size: 7040
[05/08 22:08:55   4773s] Multi-CPU acceleration using 10 CPU(s).
[05/08 22:08:55   4773s] Saving Drc markers ...
[05/08 22:08:55   4773s] ... 1 markers are saved ...
[05/08 22:08:55   4773s] ... 0 geometry drc markers are saved ...
[05/08 22:08:55   4773s] ... 0 antenna drc markers are saved ...
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 1 of 144  Thread : 0
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 2 of 144  Thread : 1
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 3 of 144  Thread : 2
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 4 of 144  Thread : 3
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 5 of 144  Thread : 4
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 6 of 144  Thread : 5
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 7 of 144  Thread : 6
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 8 of 144  Thread : 7
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 9 of 144  Thread : 8
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 10 of 144  Thread : 9
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 11 of 144  Thread : 0
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 16 of 144  Thread : 5
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 26 of 144  Thread : 5
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 14 of 144  Thread : 3
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 36 of 144  Thread : 5
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 12 of 144  Thread : 1
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 24 of 144  Thread : 3
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 18 of 144  Thread : 7
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 28 of 144  Thread : 7
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 38 of 144  Thread : 7
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 20 of 144  Thread : 9
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 48 of 144  Thread : 7
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 17 of 144  Thread : 6
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 30 of 144  Thread : 9
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 27 of 144  Thread : 6
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 37 of 144  Thread : 6
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 40 of 144  Thread : 9
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 19 of 144  Thread : 8
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 29 of 144  Thread : 8
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 50 of 144  Thread : 9
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 39 of 144  Thread : 8
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 15 of 144  Thread : 4
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 60 of 144  Thread : 9
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 13 of 144  Thread : 2
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 49 of 144  Thread : 8
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 34 of 144  Thread : 3
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 25 of 144  Thread : 4
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 44 of 144  Thread : 3
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 21 of 144  Thread : 0
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 54 of 144  Thread : 3
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 31 of 144  Thread : 0
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 46 of 144  Thread : 5
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 41 of 144  Thread : 0
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 56 of 144  Thread : 5
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 64 of 144  Thread : 3
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 66 of 144  Thread : 5
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 51 of 144  Thread : 0
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 74 of 144  Thread : 3
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 84 of 144  Thread : 3
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 61 of 144  Thread : 0
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 22 of 144  Thread : 1
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 76 of 144  Thread : 5
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 32 of 144  Thread : 1
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 42 of 144  Thread : 1
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 47 of 144  Thread : 6
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 86 of 144  Thread : 5
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 57 of 144  Thread : 6
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 58 of 144  Thread : 7
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 96 of 144  Thread : 5
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 52 of 144  Thread : 1
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 68 of 144  Thread : 7
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 67 of 144  Thread : 6
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 23 of 144  Thread : 2
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 33 of 144  Thread : 2
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 62 of 144  Thread : 1
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 72 of 144  Thread : 1
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 43 of 144  Thread : 2
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 59 of 144  Thread : 8
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 78 of 144  Thread : 7
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 77 of 144  Thread : 6
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 69 of 144  Thread : 8
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 53 of 144  Thread : 2
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 70 of 144  Thread : 9
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 79 of 144  Thread : 8
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 87 of 144  Thread : 6
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 35 of 144  Thread : 4
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 88 of 144  Thread : 7
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 45 of 144  Thread : 4
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 97 of 144  Thread : 6
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 80 of 144  Thread : 9
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 63 of 144  Thread : 2
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 89 of 144  Thread : 8
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 55 of 144  Thread : 4
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 98 of 144  Thread : 7
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 108 of 144  Thread : 7
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 90 of 144  Thread : 9
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 99 of 144  Thread : 8
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 73 of 144  Thread : 2
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 71 of 144  Thread : 0
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 65 of 144  Thread : 4
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 81 of 144  Thread : 0
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 94 of 144  Thread : 3
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 109 of 144  Thread : 8
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 106 of 144  Thread : 5
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 100 of 144  Thread : 9
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 116 of 144  Thread : 5
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 104 of 144  Thread : 3
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 126 of 144  Thread : 5
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 91 of 144  Thread : 0
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 136 of 144  Thread : 5
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 75 of 144  Thread : 4
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 110 of 144  Thread : 9
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 114 of 144  Thread : 3
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 82 of 144  Thread : 1
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 120 of 144  Thread : 9
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 124 of 144  Thread : 3
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 101 of 144  Thread : 0
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 134 of 144  Thread : 3
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 85 of 144  Thread : 4
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 92 of 144  Thread : 1
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 102 of 144  Thread : 1
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 111 of 144  Thread : 0
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 121 of 144  Thread : 0
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 112 of 144  Thread : 1
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 122 of 144  Thread : 1
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 132 of 144  Thread : 1
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 119 of 144  Thread : 8
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 129 of 144  Thread : 8
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 107 of 144  Thread : 6
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 139 of 144  Thread : 8
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 117 of 144  Thread : 6
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 127 of 144  Thread : 6
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 137 of 144  Thread : 6
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 83 of 144  Thread : 2
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 93 of 144  Thread : 2
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 130 of 144  Thread : 9
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 118 of 144  Thread : 7
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 140 of 144  Thread : 9
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 95 of 144  Thread : 4
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 128 of 144  Thread : 7
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 103 of 144  Thread : 2
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 105 of 144  Thread : 4
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 138 of 144  Thread : 7
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 131 of 144  Thread : 0
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 115 of 144  Thread : 4
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 142 of 144  Thread : 1
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 141 of 144  Thread : 0
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 113 of 144  Thread : 2
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 123 of 144  Thread : 2
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 125 of 144  Thread : 4
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 135 of 144  Thread : 4
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 133 of 144  Thread : 2
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 144 of 144  Thread : 3
[05/08 22:08:55   4773s]   VERIFY GEOMETRY ...... SubArea : 143 of 144  Thread : 2
[05/08 22:09:09   4880s] VG: elapsed time: 14.00
[05/08 22:09:09   4880s] Begin Summary ...
[05/08 22:09:09   4880s]   Cells       : 0
[05/08 22:09:09   4880s]   SameNet     : 0
[05/08 22:09:09   4880s]   Wiring      : 0
[05/08 22:09:09   4880s]   Antenna     : 0
[05/08 22:09:09   4880s]   Short       : 0
[05/08 22:09:09   4880s]   Overlap     : 0
[05/08 22:09:09   4880s] End Summary
[05/08 22:09:09   4880s] 
[05/08 22:09:09   4880s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/08 22:09:09   4880s] 
[05/08 22:09:09   4880s] **********End: VERIFY GEOMETRY**********
[05/08 22:09:09   4880s]  *** verify geometry (CPU: 0:01:48  MEM: 3548.3M)
[05/08 22:09:09   4880s] 
[05/08 22:09:09   4880s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[05/08 22:09:21   4882s] <CMD> verifyConnectivity -type all -noSoftPGConnect -error 1000 -warning 50
[05/08 22:09:21   4882s] VERIFY_CONNECTIVITY use new engine.
[05/08 22:09:21   4882s] 
[05/08 22:09:21   4882s] ******** Start: VERIFY CONNECTIVITY ********
[05/08 22:09:21   4882s] Start Time: Wed May  8 22:09:21 2024
[05/08 22:09:21   4882s] 
[05/08 22:09:21   4882s] Design Name: CHIP
[05/08 22:09:21   4882s] Database Units: 2000
[05/08 22:09:21   4882s] Design Boundary: (0.0000, 0.0000) (3291.6200, 3289.6400)
[05/08 22:09:21   4882s] Error Limit = 1000; Warning Limit = 50
[05/08 22:09:21   4882s] Check all nets
[05/08 22:09:21   4882s] Use 10 pthreads
[05/08 22:09:22   4884s] 
[05/08 22:09:22   4884s] Begin Summary 
[05/08 22:09:22   4884s]   Found no problems or warnings.
[05/08 22:09:22   4884s] End Summary
[05/08 22:09:22   4884s] 
[05/08 22:09:22   4884s] End Time: Wed May  8 22:09:22 2024
[05/08 22:09:22   4884s] Time Elapsed: 0:00:01.0
[05/08 22:09:22   4884s] 
[05/08 22:09:22   4884s] ******** End: VERIFY CONNECTIVITY ********
[05/08 22:09:22   4884s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/08 22:09:22   4884s]   (CPU Time: 0:00:01.9  MEM: 0.094M)
[05/08 22:09:22   4884s] 
[05/08 22:09:28   4885s] <CMD> verifyProcessAntenna -report CHIP.antenna.rpt -error 1000
[05/08 22:09:28   4885s] 
[05/08 22:09:28   4885s] ******* START VERIFY ANTENNA ********
[05/08 22:09:28   4885s] Report File: CHIP.antenna.rpt
[05/08 22:09:28   4885s] LEF Macro File: CHIP.antenna.lef
[05/08 22:09:29   4886s] 5000 nets processed: 0 violations
[05/08 22:09:29   4886s] 10000 nets processed: 0 violations
[05/08 22:09:30   4887s] 15000 nets processed: 0 violations
[05/08 22:09:30   4887s] Verification Complete: 0 Violations
[05/08 22:09:30   4887s] ******* DONE VERIFY ANTENNA ********
[05/08 22:09:30   4887s] (CPU Time: 0:00:01.3  MEM: 0.000M)
[05/08 22:09:30   4887s] 
[05/08 22:10:45   4897s] <CMD> saveNetlist CHIP.v
[05/08 22:10:45   4897s] Writing Netlist "CHIP.v" ...
[05/08 22:10:58   4899s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/08 22:10:58   4899s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
[05/08 22:10:58   4899s]  Reset EOS DB
[05/08 22:10:58   4899s] Ignoring AAE DB Resetting ...
[05/08 22:10:58   4899s] Closing parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d': 14303 access done (mem: 2722.027M)
[05/08 22:10:58   4899s] Extraction called for design 'CHIP' of instances=84831 and nets=15005 using extraction engine 'postRoute' at effort level 'low' .
[05/08 22:10:58   4899s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 22:10:58   4899s] Type 'man IMPEXT-3530' for more detail.
[05/08 22:10:58   4899s] PostRoute (effortLevel low) RC Extraction called for design CHIP.
[05/08 22:10:58   4899s] RC Extraction called in multi-corner(1) mode.
[05/08 22:10:58   4899s] Process corner(s) are loaded.
[05/08 22:10:58   4899s]  Corner: RC_corner
[05/08 22:10:58   4899s] extractDetailRC Option : -outfile /tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d -maxResLength 200  -extended
[05/08 22:10:58   4899s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[05/08 22:10:58   4899s]       RC Corner Indexes            0   
[05/08 22:10:58   4899s] Capacitance Scaling Factor   : 1.00000 
[05/08 22:10:58   4899s] Coupling Cap. Scaling Factor : 1.00000 
[05/08 22:10:58   4899s] Resistance Scaling Factor    : 1.00000 
[05/08 22:10:58   4899s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 22:10:58   4899s] Clock Res. Scaling Factor    : 1.00000 
[05/08 22:10:58   4899s] Shrink Factor                : 1.00000
[05/08 22:10:58   4899s] LayerId::1 widthSet size::4
[05/08 22:10:58   4899s] LayerId::2 widthSet size::4
[05/08 22:10:58   4899s] LayerId::3 widthSet size::4
[05/08 22:10:58   4899s] LayerId::4 widthSet size::4
[05/08 22:10:58   4899s] LayerId::5 widthSet size::3
[05/08 22:10:58   4899s] Initializing multi-corner capacitance tables ... 
[05/08 22:10:58   4899s] Initializing multi-corner resistance tables ...
[05/08 22:10:59   4899s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2722.2M)
[05/08 22:10:59   4900s] Creating parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d' for storing RC.
[05/08 22:11:00   4901s] Extracted 10.0012% (CPU Time= 0:00:01.7  MEM= 2794.1M)
[05/08 22:11:00   4901s] Extracted 20.0011% (CPU Time= 0:00:02.2  MEM= 2795.9M)
[05/08 22:11:01   4902s] Extracted 30.0009% (CPU Time= 0:00:02.7  MEM= 2798.0M)
[05/08 22:11:01   4902s] Extracted 40.0008% (CPU Time= 0:00:03.3  MEM= 2799.4M)
[05/08 22:11:02   4903s] Extracted 50.0013% (CPU Time= 0:00:03.7  MEM= 2800.1M)
[05/08 22:11:02   4903s] Extracted 60.0012% (CPU Time= 0:00:04.3  MEM= 2801.2M)
[05/08 22:11:03   4904s] Extracted 70.0011% (CPU Time= 0:00:04.8  MEM= 2801.7M)
[05/08 22:11:04   4904s] Extracted 80.0009% (CPU Time= 0:00:05.4  MEM= 2806.1M)
[05/08 22:11:04   4905s] Extracted 90.0008% (CPU Time= 0:00:06.0  MEM= 2807.1M)
[05/08 22:11:06   4907s] Extracted 100% (CPU Time= 0:00:07.6  MEM= 2808.0M)
[05/08 22:11:06   4907s] Number of Extracted Resistors     : 239837
[05/08 22:11:06   4907s] Number of Extracted Ground Cap.   : 244478
[05/08 22:11:06   4907s] Number of Extracted Coupling Cap. : 348304
[05/08 22:11:06   4907s] Opening parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d' for reading (mem: 2719.582M)
[05/08 22:11:06   4907s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[05/08 22:11:06   4907s]  Corner: RC_corner
[05/08 22:11:06   4907s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2719.6M)
[05/08 22:11:06   4907s] Creating parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb_Filter.rcdb.d' for storing RC.
[05/08 22:11:07   4907s] Closing parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d': 14303 access done (mem: 2721.949M)
[05/08 22:11:07   4907s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2717.980M)
[05/08 22:11:07   4907s] Opening parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d' for reading (mem: 2717.980M)
[05/08 22:11:07   4907s] processing rcdb (/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d) for hinst (top) of cell (CHIP);
[05/08 22:11:07   4908s] Closing parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d': 0 access done (mem: 2717.980M)
[05/08 22:11:07   4908s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:00.0, current mem=2717.980M)
[05/08 22:11:07   4908s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.0  Real Time: 0:00:09.0  MEM: 2717.980M)
[05/08 22:11:07   4908s] Starting delay calculation for Setup views
[05/08 22:11:07   4908s] Starting SI iteration 1 using Infinite Timing Windows
[05/08 22:11:08   4908s] #################################################################################
[05/08 22:11:08   4908s] # Design Stage: PostRoute
[05/08 22:11:08   4908s] # Design Name: CHIP
[05/08 22:11:08   4908s] # Design Mode: 90nm
[05/08 22:11:08   4908s] # Analysis Mode: MMMC OCV 
[05/08 22:11:08   4908s] # Parasitics Mode: SPEF/RCDB
[05/08 22:11:08   4908s] # Signoff Settings: SI On 
[05/08 22:11:08   4908s] #################################################################################
[05/08 22:11:08   4909s] Topological Sorting (REAL = 0:00:00.0, MEM = 2683.7M, InitMEM = 2672.6M)
[05/08 22:11:08   4909s] Setting infinite Tws ...
[05/08 22:11:08   4909s] First Iteration Infinite Tw... 
[05/08 22:11:08   4909s] Calculate early delays in OCV mode...
[05/08 22:11:08   4909s] Calculate late delays in OCV mode...
[05/08 22:11:08   4909s] Start delay calculation (fullDC) (10 T). (MEM=2685.45)
[05/08 22:11:08   4910s] LayerId::1 widthSet size::4
[05/08 22:11:08   4910s] LayerId::2 widthSet size::4
[05/08 22:11:08   4910s] LayerId::3 widthSet size::4
[05/08 22:11:08   4910s] LayerId::4 widthSet size::4
[05/08 22:11:08   4910s] LayerId::5 widthSet size::3
[05/08 22:11:08   4910s] Initializing multi-corner capacitance tables ... 
[05/08 22:11:08   4910s] Initializing multi-corner resistance tables ...
[05/08 22:11:09   4910s] End AAE Lib Interpolated Model. (MEM=2703.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 22:11:09   4910s] Opening parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d' for reading (mem: 2704.098M)
[05/08 22:11:09   4910s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2706.2M)
[05/08 22:11:09   4910s] AAE_INFO: 10 threads acquired from CTE.
[05/08 22:11:10   4918s] Total number of fetched objects 14306
[05/08 22:11:10   4918s] AAE_INFO-618: Total number of nets in the design is 15005,  96.0 percent of the nets selected for SI analysis
[05/08 22:11:10   4918s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/08 22:11:10   4918s] End delay calculation. (MEM=2704.22 CPU=0:00:07.7 REAL=0:00:01.0)
[05/08 22:11:10   4918s] End delay calculation (fullDC). (MEM=2704.22 CPU=0:00:09.0 REAL=0:00:02.0)
[05/08 22:11:10   4918s] *** CDM Built up (cpu=0:00:10.2  real=0:00:02.0  mem= 2704.2M) ***
[05/08 22:11:10   4920s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2700.7M)
[05/08 22:11:10   4920s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/08 22:11:10   4920s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2700.7M)
[05/08 22:11:10   4920s] Starting SI iteration 2
[05/08 22:11:10   4920s] Calculate early delays in OCV mode...
[05/08 22:11:10   4920s] Calculate late delays in OCV mode...
[05/08 22:11:10   4920s] Start delay calculation (fullDC) (10 T). (MEM=2705.32)
[05/08 22:11:10   4920s] End AAE Lib Interpolated Model. (MEM=2705.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 22:11:10   4921s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[05/08 22:11:10   4921s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 14306. 
[05/08 22:11:10   4921s] Total number of fetched objects 14306
[05/08 22:11:10   4921s] AAE_INFO-618: Total number of nets in the design is 15005,  0.0 percent of the nets selected for SI analysis
[05/08 22:11:10   4921s] End delay calculation. (MEM=2709.5 CPU=0:00:00.5 REAL=0:00:00.0)
[05/08 22:11:10   4921s] End delay calculation (fullDC). (MEM=2709.5 CPU=0:00:00.6 REAL=0:00:00.0)
[05/08 22:11:10   4921s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 2709.5M) ***
[05/08 22:11:11   4922s] *** Done Building Timing Graph (cpu=0:00:14.0 real=0:00:04.0 totSessionCpu=1:22:02 mem=2713.2M)
[05/08 22:11:11   4922s] End AAE Lib Interpolated Model. (MEM=2713.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 22:11:11   4922s] Begin: glitch net info
[05/08 22:11:11   4922s] glitch slack range: number of glitch nets
[05/08 22:11:11   4922s] glitch slack < -0.32 : 0
[05/08 22:11:11   4922s] -0.32 < glitch slack < -0.28 : 0
[05/08 22:11:11   4922s] -0.28 < glitch slack < -0.24 : 0
[05/08 22:11:11   4922s] -0.24 < glitch slack < -0.2 : 0
[05/08 22:11:11   4922s] -0.2 < glitch slack < -0.16 : 0
[05/08 22:11:11   4922s] -0.16 < glitch slack < -0.12 : 0
[05/08 22:11:11   4922s] -0.12 < glitch slack < -0.08 : 0
[05/08 22:11:11   4922s] -0.08 < glitch slack < -0.04 : 0
[05/08 22:11:11   4922s] -0.04 < glitch slack : 0
[05/08 22:11:11   4922s] End: glitch net info
[05/08 22:11:11   4922s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2731.7M
[05/08 22:11:11   4922s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2731.7M
[05/08 22:11:11   4922s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2772.0M
[05/08 22:11:11   4923s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.940, REAL:0.101, MEM:2772.8M
[05/08 22:11:11   4923s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:1.100, REAL:0.214, MEM:2772.8M
[05/08 22:11:11   4923s] OPERPROF: Finished spInitSiteArr at level 1, CPU:1.170, REAL:0.285, MEM:2772.9M
[05/08 22:11:11   4923s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2772.9M
[05/08 22:11:11   4923s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:2764.7M
[05/08 22:11:14   4925s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  1.197  |  1.537  |  1.197  |  4.327  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     43 (43)      |
|   max_tran     |      0 (0)       |   0.000    |     43 (43)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.178%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[05/08 22:11:14   4925s] Total CPU time: 26.44 sec
[05/08 22:11:14   4925s] Total Real time: 16.0 sec
[05/08 22:11:14   4925s] Total Memory Usage: 2741.617188 Mbytes
[05/08 22:11:14   4925s] Info: pop threads available for lower-level modules during optimization.
[05/08 22:11:14   4925s] Reset AAE Options
[05/08 22:11:14   4925s] 
[05/08 22:11:14   4925s] =============================================================================================
[05/08 22:11:14   4925s]  Final TAT Report for timeDesign
[05/08 22:11:14   4925s] =============================================================================================
[05/08 22:11:14   4925s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 22:11:14   4925s] ---------------------------------------------------------------------------------------------
[05/08 22:11:14   4925s] [ TimingUpdate           ]      2   0:00:00.2  (   1.0 % )     0:00:03.4 /  0:00:14.0    4.1
[05/08 22:11:14   4925s] [ FullDelayCalc          ]      1   0:00:03.3  (  20.9 % )     0:00:03.3 /  0:00:13.2    4.0
[05/08 22:11:14   4925s] [ Extraction             ]      1   0:00:09.4  (  59.6 % )     0:00:09.4 /  0:00:09.1    1.0
[05/08 22:11:14   4925s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 22:11:14   4925s] [ TimingReport           ]      2   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 22:11:14   4925s] [ DrvReport              ]      1   0:00:01.5  (   9.7 % )     0:00:01.5 /  0:00:01.1    0.7
[05/08 22:11:14   4925s] [ MISC                   ]          0:00:01.3  (   8.0 % )     0:00:01.3 /  0:00:02.1    1.6
[05/08 22:11:14   4925s] ---------------------------------------------------------------------------------------------
[05/08 22:11:14   4925s]  timeDesign TOTAL                   0:00:15.7  ( 100.0 % )     0:00:15.7 /  0:00:26.4    1.7
[05/08 22:11:14   4925s] ---------------------------------------------------------------------------------------------
[05/08 22:11:14   4925s] 
[05/08 22:11:21   4926s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/08 22:11:21   4926s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
[05/08 22:11:21   4926s]  Reset EOS DB
[05/08 22:11:21   4926s] Ignoring AAE DB Resetting ...
[05/08 22:11:21   4926s] Closing parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d': 14303 access done (mem: 2727.461M)
[05/08 22:11:21   4926s] Extraction called for design 'CHIP' of instances=84831 and nets=15005 using extraction engine 'postRoute' at effort level 'low' .
[05/08 22:11:21   4926s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/08 22:11:21   4926s] Type 'man IMPEXT-3530' for more detail.
[05/08 22:11:21   4926s] PostRoute (effortLevel low) RC Extraction called for design CHIP.
[05/08 22:11:21   4926s] RC Extraction called in multi-corner(1) mode.
[05/08 22:11:21   4926s] Process corner(s) are loaded.
[05/08 22:11:21   4926s]  Corner: RC_corner
[05/08 22:11:21   4926s] extractDetailRC Option : -outfile /tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d -maxResLength 200  -extended
[05/08 22:11:21   4926s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[05/08 22:11:21   4926s]       RC Corner Indexes            0   
[05/08 22:11:21   4926s] Capacitance Scaling Factor   : 1.00000 
[05/08 22:11:21   4926s] Coupling Cap. Scaling Factor : 1.00000 
[05/08 22:11:21   4926s] Resistance Scaling Factor    : 1.00000 
[05/08 22:11:21   4926s] Clock Cap. Scaling Factor    : 1.00000 
[05/08 22:11:21   4926s] Clock Res. Scaling Factor    : 1.00000 
[05/08 22:11:21   4926s] Shrink Factor                : 1.00000
[05/08 22:11:21   4927s] LayerId::1 widthSet size::4
[05/08 22:11:21   4927s] LayerId::2 widthSet size::4
[05/08 22:11:21   4927s] LayerId::3 widthSet size::4
[05/08 22:11:21   4927s] LayerId::4 widthSet size::4
[05/08 22:11:21   4927s] LayerId::5 widthSet size::3
[05/08 22:11:21   4927s] Initializing multi-corner capacitance tables ... 
[05/08 22:11:21   4927s] Initializing multi-corner resistance tables ...
[05/08 22:11:21   4927s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2729.5M)
[05/08 22:11:22   4927s] Creating parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d' for storing RC.
[05/08 22:11:22   4928s] Extracted 10.0012% (CPU Time= 0:00:01.4  MEM= 2813.5M)
[05/08 22:11:23   4928s] Extracted 20.0011% (CPU Time= 0:00:01.9  MEM= 2816.1M)
[05/08 22:11:23   4929s] Extracted 30.0009% (CPU Time= 0:00:02.3  MEM= 2818.1M)
[05/08 22:11:24   4929s] Extracted 40.0008% (CPU Time= 0:00:02.8  MEM= 2819.6M)
[05/08 22:11:24   4930s] Extracted 50.0013% (CPU Time= 0:00:03.2  MEM= 2820.2M)
[05/08 22:11:25   4930s] Extracted 60.0012% (CPU Time= 0:00:03.7  MEM= 2821.4M)
[05/08 22:11:25   4931s] Extracted 70.0011% (CPU Time= 0:00:04.1  MEM= 2821.9M)
[05/08 22:11:26   4931s] Extracted 80.0009% (CPU Time= 0:00:04.6  MEM= 2826.3M)
[05/08 22:11:26   4932s] Extracted 90.0008% (CPU Time= 0:00:05.2  MEM= 2827.2M)
[05/08 22:11:28   4933s] Extracted 100% (CPU Time= 0:00:06.8  MEM= 2828.2M)
[05/08 22:11:28   4933s] Number of Extracted Resistors     : 239837
[05/08 22:11:28   4933s] Number of Extracted Ground Cap.   : 244478
[05/08 22:11:28   4933s] Number of Extracted Coupling Cap. : 348304
[05/08 22:11:28   4934s] Opening parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d' for reading (mem: 2728.598M)
[05/08 22:11:28   4934s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[05/08 22:11:28   4934s]  Corner: RC_corner
[05/08 22:11:28   4934s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2728.6M)
[05/08 22:11:28   4934s] Creating parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb_Filter.rcdb.d' for storing RC.
[05/08 22:11:29   4934s] Closing parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d': 14303 access done (mem: 2726.871M)
[05/08 22:11:29   4934s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2724.871M)
[05/08 22:11:29   4934s] Opening parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d' for reading (mem: 2724.910M)
[05/08 22:11:29   4934s] processing rcdb (/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d) for hinst (top) of cell (CHIP);
[05/08 22:11:29   4934s] Closing parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d': 0 access done (mem: 2724.910M)
[05/08 22:11:29   4934s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:00.0, current mem=2724.910M)
[05/08 22:11:29   4934s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.2  Real Time: 0:00:08.0  MEM: 2724.910M)
[05/08 22:11:29   4935s] All LLGs are deleted
[05/08 22:11:29   4935s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2545.9M
[05/08 22:11:29   4935s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2545.9M
[05/08 22:11:29   4935s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2549.9M
[05/08 22:11:29   4935s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2549.9M
[05/08 22:11:29   4935s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2560.1M
[05/08 22:11:30   4936s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.780, REAL:0.084, MEM:2560.9M
[05/08 22:11:30   4936s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.930, REAL:0.189, MEM:2560.9M
[05/08 22:11:30   4936s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.990, REAL:0.255, MEM:2561.1M
[05/08 22:11:30   4936s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2561.1M
[05/08 22:11:30   4936s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2552.8M
[05/08 22:11:30   4936s] Starting delay calculation for Hold views
[05/08 22:11:30   4936s] Starting SI iteration 1 using Infinite Timing Windows
[05/08 22:11:30   4936s] #################################################################################
[05/08 22:11:30   4936s] # Design Stage: PostRoute
[05/08 22:11:30   4936s] # Design Name: CHIP
[05/08 22:11:30   4936s] # Design Mode: 90nm
[05/08 22:11:30   4936s] # Analysis Mode: MMMC OCV 
[05/08 22:11:30   4936s] # Parasitics Mode: SPEF/RCDB
[05/08 22:11:30   4936s] # Signoff Settings: SI On 
[05/08 22:11:30   4936s] #################################################################################
[05/08 22:11:30   4937s] Topological Sorting (REAL = 0:00:00.0, MEM = 2688.2M, InitMEM = 2677.1M)
[05/08 22:11:30   4937s] Setting infinite Tws ...
[05/08 22:11:30   4937s] First Iteration Infinite Tw... 
[05/08 22:11:30   4937s] Calculate late delays in OCV mode...
[05/08 22:11:30   4937s] Calculate early delays in OCV mode...
[05/08 22:11:30   4937s] Start delay calculation (fullDC) (10 T). (MEM=2689.9)
[05/08 22:11:31   4938s] LayerId::1 widthSet size::4
[05/08 22:11:31   4938s] LayerId::2 widthSet size::4
[05/08 22:11:31   4938s] LayerId::3 widthSet size::4
[05/08 22:11:31   4938s] LayerId::4 widthSet size::4
[05/08 22:11:31   4938s] LayerId::5 widthSet size::3
[05/08 22:11:31   4938s] Initializing multi-corner capacitance tables ... 
[05/08 22:11:31   4938s] Initializing multi-corner resistance tables ...
[05/08 22:11:31   4938s] End AAE Lib Interpolated Model. (MEM=2707.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 22:11:31   4938s] Opening parasitic data file '/tmp/innovus_temp_29307_islabx5_mm53_5AGxjv/CHIP_29307_ADkjxQ.rcdb.d' for reading (mem: 2708.574M)
[05/08 22:11:31   4938s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2708.7M)
[05/08 22:11:31   4938s] AAE_INFO: 10 threads acquired from CTE.
[05/08 22:11:32   4946s] Total number of fetched objects 14306
[05/08 22:11:32   4946s] AAE_INFO-618: Total number of nets in the design is 15005,  96.0 percent of the nets selected for SI analysis
[05/08 22:11:32   4946s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/08 22:11:32   4946s] End delay calculation. (MEM=2712.4 CPU=0:00:07.5 REAL=0:00:01.0)
[05/08 22:11:32   4946s] End delay calculation (fullDC). (MEM=2712.4 CPU=0:00:08.7 REAL=0:00:02.0)
[05/08 22:11:32   4946s] *** CDM Built up (cpu=0:00:10.0  real=0:00:02.0  mem= 2712.4M) ***
[05/08 22:11:32   4948s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2709.3M)
[05/08 22:11:32   4948s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/08 22:11:32   4948s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2709.3M)
[05/08 22:11:32   4948s] Starting SI iteration 2
[05/08 22:11:33   4948s] Calculate late delays in OCV mode...
[05/08 22:11:33   4948s] Calculate early delays in OCV mode...
[05/08 22:11:33   4948s] Start delay calculation (fullDC) (10 T). (MEM=2713.46)
[05/08 22:11:33   4948s] End AAE Lib Interpolated Model. (MEM=2713.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 22:11:33   4948s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
[05/08 22:11:33   4948s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 14306. 
[05/08 22:11:33   4948s] Total number of fetched objects 14306
[05/08 22:11:33   4948s] AAE_INFO-618: Total number of nets in the design is 15005,  0.0 percent of the nets selected for SI analysis
[05/08 22:11:33   4948s] End delay calculation. (MEM=2714.46 CPU=0:00:00.4 REAL=0:00:00.0)
[05/08 22:11:33   4948s] End delay calculation (fullDC). (MEM=2714.46 CPU=0:00:00.5 REAL=0:00:00.0)
[05/08 22:11:33   4948s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 2714.5M) ***
[05/08 22:11:33   4949s] *** Done Building Timing Graph (cpu=0:00:13.5 real=0:00:03.0 totSessionCpu=1:22:30 mem=2718.2M)
[05/08 22:11:33   4950s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode_min 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.072  |  2.145  |  0.072  |  4.700  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1454   |   695   |  1045   |   62    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 4.178%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
[05/08 22:11:34   4950s] Total CPU time: 23.6 sec
[05/08 22:11:34   4950s] Total Real time: 13.0 sec
[05/08 22:11:34   4950s] Total Memory Usage: 2536.085938 Mbytes
[05/08 22:11:34   4950s] Reset AAE Options
[05/08 22:11:34   4950s] 
[05/08 22:11:34   4950s] =============================================================================================
[05/08 22:11:34   4950s]  Final TAT Report for timeDesign
[05/08 22:11:34   4950s] =============================================================================================
[05/08 22:11:34   4950s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/08 22:11:34   4950s] ---------------------------------------------------------------------------------------------
[05/08 22:11:34   4950s] [ TimingUpdate           ]      1   0:00:00.1  (   1.2 % )     0:00:03.4 /  0:00:13.5    4.0
[05/08 22:11:34   4950s] [ FullDelayCalc          ]      1   0:00:03.2  (  25.2 % )     0:00:03.2 /  0:00:12.8    3.9
[05/08 22:11:34   4950s] [ Extraction             ]      1   0:00:08.5  (  66.2 % )     0:00:08.5 /  0:00:08.3    1.0
[05/08 22:11:34   4950s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/08 22:11:34   4950s] [ TimingReport           ]      2   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/08 22:11:34   4950s] [ MISC                   ]          0:00:00.8  (   6.5 % )     0:00:00.8 /  0:00:01.6    1.9
[05/08 22:11:34   4950s] ---------------------------------------------------------------------------------------------
[05/08 22:11:34   4950s]  timeDesign TOTAL                   0:00:12.8  ( 100.0 % )     0:00:12.8 /  0:00:23.6    1.8
[05/08 22:11:34   4950s] ---------------------------------------------------------------------------------------------
[05/08 22:11:34   4950s] 
[05/08 22:11:43   4951s] <CMD> setAnalysisMode -analysisType bcwc
[05/08 22:11:43   4951s] Deleting AAE DB due to SOCV option changes -------------------------------
[05/08 22:11:51   4952s] <CMD> write_sdf -max_view av_func_mode_max -min_view av_func_mode_min -edges noedge  -splitsetuphold -remashold -splitrecrem -min_period_edges none  CHIP.sdf
[05/08 22:11:51   4952s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[05/08 22:11:51   4953s] AAE DB initialization (MEM=2522.66 CPU=0:00:00.1 REAL=0:00:00.0) 
[05/08 22:11:51   4953s] Starting SI iteration 1 using Infinite Timing Windows
[05/08 22:11:52   4953s] #################################################################################
[05/08 22:11:52   4953s] # Design Stage: PostRoute
[05/08 22:11:52   4953s] # Design Name: CHIP
[05/08 22:11:52   4953s] # Design Mode: 90nm
[05/08 22:11:52   4953s] # Analysis Mode: MMMC Non-OCV 
[05/08 22:11:52   4953s] # Parasitics Mode: SPEF/RCDB
[05/08 22:11:52   4953s] # Signoff Settings: SI On 
[05/08 22:11:52   4953s] #################################################################################
[05/08 22:11:52   4954s] Topological Sorting (REAL = 0:00:00.0, MEM = 2647.8M, InitMEM = 2636.9M)
[05/08 22:11:52   4954s] Setting infinite Tws ...
[05/08 22:11:52   4954s] First Iteration Infinite Tw... 
[05/08 22:11:52   4954s] Start delay calculation (fullDC) (10 T). (MEM=2649.31)
[05/08 22:11:52   4954s] AAE_INFO: Number of noise libraries( CDBs ) loaded = 1
[05/08 22:11:52   4954s] AAE_INFO: Cdb files are: 
[05/08 22:11:52   4954s]  	../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB
[05/08 22:11:52   4954s]  
[05/08 22:11:52   4954s] Start AAE Lib Loading. (MEM=2665.74)
[05/08 22:11:53   4955s] **WARN: (IMPESI-3083):	CDB cell ANTENNA does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
[05/08 22:11:53   4955s] **WARN: (IMPESI-3083):	CDB cell FILL1 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
[05/08 22:11:53   4955s] **WARN: (IMPESI-3083):	CDB cell FILL16 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
[05/08 22:11:53   4955s] **WARN: (IMPESI-3083):	CDB cell FILL2 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
[05/08 22:11:53   4955s] **WARN: (IMPESI-3083):	CDB cell FILL32 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
[05/08 22:11:53   4955s] **WARN: (IMPESI-3083):	CDB cell FILL4 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
[05/08 22:11:53   4955s] **WARN: (IMPESI-3083):	CDB cell FILL64 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
[05/08 22:11:53   4955s] **WARN: (IMPESI-3083):	CDB cell FILL8 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/SOCE/celtic/slow.cdB.
[05/08 22:11:53   4955s] End AAE Lib Loading. (MEM=2686.49 CPU=0:00:00.3 Real=0:00:01.0)
[05/08 22:11:53   4955s] End AAE Lib Interpolated Model. (MEM=2686.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 22:11:53   4956s] **WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973gvwc' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 22:11:53   4956s] Type 'man IMPESI-3086' for more detail.
[05/08 22:11:53   4956s] **WARN: (IMPESI-3086):	The cell 'PDO12CDG' does not have characterized noise model(s) for 'tpz973gvwc' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/08 22:11:53   4956s] Type 'man IMPESI-3086' for more detail.
[05/08 22:11:54   4962s] Total number of fetched objects 14306
[05/08 22:11:54   4962s] AAE_INFO-618: Total number of nets in the design is 15005,  96.0 percent of the nets selected for SI analysis
[05/08 22:11:54   4962s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/08 22:11:54   4962s] End delay calculation. (MEM=2777.18 CPU=0:00:06.8 REAL=0:00:01.0)
[05/08 22:11:54   4963s] End delay calculation (fullDC). (MEM=2687.64 CPU=0:00:08.3 REAL=0:00:02.0)
[05/08 22:11:54   4963s] *** CDM Built up (cpu=0:00:09.6  real=0:00:02.0  mem= 2687.6M) ***
[05/08 22:11:54   4964s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2684.7M)
[05/08 22:11:54   4964s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/08 22:11:54   4965s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2684.8M)
[05/08 22:11:54   4965s] Starting SI iteration 2
[05/08 22:11:54   4965s] Start delay calculation (fullDC) (10 T). (MEM=2680.83)
[05/08 22:11:54   4965s] End AAE Lib Interpolated Model. (MEM=2680.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/08 22:11:55   4966s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0. 
[05/08 22:11:55   4966s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 105. 
[05/08 22:11:55   4966s] Total number of fetched objects 14306
[05/08 22:11:55   4966s] AAE_INFO-618: Total number of nets in the design is 15005,  0.7 percent of the nets selected for SI analysis
[05/08 22:11:55   4966s] End delay calculation. (MEM=2689.77 CPU=0:00:00.8 REAL=0:00:01.0)
[05/08 22:11:55   4966s] End delay calculation (fullDC). (MEM=2689.77 CPU=0:00:00.9 REAL=0:00:01.0)
[05/08 22:11:55   4966s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2686.6M) ***
[05/08 22:12:11   4969s] <CMD> set dbgLefDefOutVersion 5.8
[05/08 22:12:11   4969s] <CMD> global dbgLefDefOutVersion
[05/08 22:12:11   4969s] <CMD> set dbgLefDefOutVersion 5.8
[05/08 22:12:11   4969s] <CMD> defOut -floorplan -netlist -scanChain -routing CHIP.def
[05/08 22:12:11   4969s] Writing DEF file 'CHIP.def', current time is Wed May  8 22:12:11 2024 ...
[05/08 22:12:11   4969s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[05/08 22:12:12   4970s] Creating Cell Server ...(0, 0, 0, 0)
[05/08 22:12:12   4970s] Summary for sequential cells identification: 
[05/08 22:12:12   4970s]   Identified SBFF number: 116
[05/08 22:12:12   4970s]   Identified MBFF number: 0
[05/08 22:12:12   4970s]   Identified SB Latch number: 0
[05/08 22:12:12   4970s]   Identified MB Latch number: 0
[05/08 22:12:12   4970s]   Not identified SBFF number: 24
[05/08 22:12:12   4970s]   Not identified MBFF number: 0
[05/08 22:12:12   4970s]   Not identified SB Latch number: 0
[05/08 22:12:12   4970s]   Not identified MB Latch number: 0
[05/08 22:12:12   4970s]   Number of sequential cells which are not FFs: 46
[05/08 22:12:12   4970s]  Visiting view : av_func_mode_max
[05/08 22:12:12   4970s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000) with rcCorner = 0
[05/08 22:12:12   4970s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[05/08 22:12:12   4970s]  Visiting view : av_func_mode_min
[05/08 22:12:12   4970s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000) with rcCorner = 0
[05/08 22:12:12   4970s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[05/08 22:12:12   4970s]  Setting StdDelay to 52.40
[05/08 22:12:12   4970s] Creating Cell Server, finished. 
[05/08 22:12:12   4970s] 
[05/08 22:12:12   4970s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/08 22:12:12   4970s] Successfully traced 1 scan chain  (total 348 scan bits).
[05/08 22:12:12   4970s] *** Scan Sanity Check Summary:
[05/08 22:12:12   4970s] *** 1 scan chain  passed sanity check.
[05/08 22:12:12   4970s] DEF file 'CHIP.def' is written, current time is Wed May  8 22:12:12 2024 ...
[05/08 22:12:12   4970s] <CMD> set dbgLefDefOutVersion 5.8
[05/08 22:12:12   4970s] <CMD> set dbgLefDefOutVersion 5.8
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_west1 -loc 0 234.72 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west1' is placed at (0, 469440) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_west2 -loc 0 314.44 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west2' is placed at (0, 628880) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_west3 -loc 0 394.16 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west3' is placed at (0, 788320) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_west4 -loc 0 473.88 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west4' is placed at (0, 947760) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_west5 -loc 0 553.6 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west5' is placed at (0, 1107200) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_west6 -loc 0 633.32 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west6' is placed at (0, 1266640) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_west7 -loc 0 713.04 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west7' is placed at (0, 1426080) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_west8 -loc 0 792.76 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west8' is placed at (0, 1585520) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_west9 -loc 0 872.48 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west9' is placed at (0, 1744960) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_west10 -loc 0 952.2 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west10' is placed at (0, 1904400) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_west11 -loc 0 1031.92 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west11' is placed at (0, 2063840) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_west12 -loc 0 1111.64 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west12' is placed at (0, 2223280) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_west13 -loc 0 1191.36 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west13' is placed at (0, 2382720) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_west14 -loc 0 1271.08 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west14' is placed at (0, 2542160) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_west15 -loc 0 1350.8 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west15' is placed at (0, 2701600) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_west16 -loc 0 1430.52 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west16' is placed at (0, 2861040) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_west17 -loc 0 1510.24 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west17' is placed at (0, 3020480) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_west18 -loc 0 1589.96 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west18' is placed at (0, 3179920) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_west19 -loc 0 1669.68 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west19' is placed at (0, 3339360) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_west20 -loc 0 1749.4 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west20' is placed at (0, 3498800) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_west21 -loc 0 1829.12 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west21' is placed at (0, 3658240) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_west22 -loc 0 1908.84 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west22' is placed at (0, 3817680) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_west23 -loc 0 1988.56 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west23' is placed at (0, 3977120) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_west24 -loc 0 2068.28 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west24' is placed at (0, 4136560) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_west25 -loc 0 2148 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west25' is placed at (0, 4296000) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_west26 -loc 0 2227.72 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west26' is placed at (0, 4455440) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_west27 -loc 0 2307.44 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west27' is placed at (0, 4614880) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_west28 -loc 0 2387.16 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west28' is placed at (0, 4774320) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_west29 -loc 0 2466.88 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west29' is placed at (0, 4933760) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_west30 -loc 0 2546.6 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west30' is placed at (0, 5093200) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_west31 -loc 0 2626.32 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west31' is placed at (0, 5252640) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_west32 -loc 0 2706.04 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west32' is placed at (0, 5412080) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_west33 -loc 0 2785.76 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west33' is placed at (0, 5571520) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_west34 -loc 0 2865.48 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west34' is placed at (0, 5730960) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_west35 -loc 0 2945.2 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west35' is placed at (0, 5890400) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_west36 -loc 0 3024.92 -ori R270
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_west36' is placed at (0, 6049840) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_east1 -loc 3119.39 234.72 -ori R90
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east1' is placed at (6238780, 469440) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_east2 -loc 3204.39 314.44 -ori R90
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east2' is placed at (6408780, 628880) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_east3 -loc 3119.39 394.16 -ori R90
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east3' is placed at (6238780, 788320) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_east4 -loc 3204.39 473.88 -ori R90
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east4' is placed at (6408780, 947760) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_east5 -loc 3119.39 553.6 -ori R90
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east5' is placed at (6238780, 1107200) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_east6 -loc 3204.39 633.32 -ori R90
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east6' is placed at (6408780, 1266640) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_east7 -loc 3119.39 713.04 -ori R90
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east7' is placed at (6238780, 1426080) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_east8 -loc 3204.39 792.76 -ori R90
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east8' is placed at (6408780, 1585520) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_east9 -loc 3119.39 872.48 -ori R90
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east9' is placed at (6238780, 1744960) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_east10 -loc 3204.39 952.2 -ori R90
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east10' is placed at (6408780, 1904400) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_east11 -loc 3119.39 1031.92 -ori R90
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east11' is placed at (6238780, 2063840) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_east12 -loc 3204.39 1111.64 -ori R90
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east12' is placed at (6408780, 2223280) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_east13 -loc 3119.39 1191.36 -ori R90
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east13' is placed at (6238780, 2382720) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_east14 -loc 3204.39 1271.08 -ori R90
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east14' is placed at (6408780, 2542160) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_east15 -loc 3119.39 1350.8 -ori R90
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east15' is placed at (6238780, 2701600) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_east16 -loc 3204.39 1430.52 -ori R90
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east16' is placed at (6408780, 2861040) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_east17 -loc 3119.39 1510.24 -ori R90
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east17' is placed at (6238780, 3020480) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_east18 -loc 3204.39 1589.96 -ori R90
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east18' is placed at (6408780, 3179920) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_east19 -loc 3119.39 1669.68 -ori R90
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east19' is placed at (6238780, 3339360) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_east20 -loc 3204.39 1749.4 -ori R90
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east20' is placed at (6408780, 3498800) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_east21 -loc 3119.39 1829.12 -ori R90
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east21' is placed at (6238780, 3658240) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_east22 -loc 3204.39 1908.84 -ori R90
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east22' is placed at (6408780, 3817680) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_east23 -loc 3119.39 1988.56 -ori R90
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east23' is placed at (6238780, 3977120) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_east24 -loc 3204.39 2068.28 -ori R90
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east24' is placed at (6408780, 4136560) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_east25 -loc 3119.39 2148 -ori R90
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east25' is placed at (6238780, 4296000) which is outside of core box.
[05/08 22:12:22   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_east26 -loc 3204.39 2227.72 -ori R90
[05/08 22:12:22   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east26' is placed at (6408780, 4455440) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_east27 -loc 3119.39 2307.44 -ori R90
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east27' is placed at (6238780, 4614880) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_east28 -loc 3204.39 2387.16 -ori R90
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east28' is placed at (6408780, 4774320) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_east29 -loc 3119.39 2466.88 -ori R90
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east29' is placed at (6238780, 4933760) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_east30 -loc 3204.39 2546.6 -ori R90
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east30' is placed at (6408780, 5093200) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_east31 -loc 3119.39 2626.32 -ori R90
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east31' is placed at (6238780, 5252640) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_east32 -loc 3204.39 2706.04 -ori R90
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east32' is placed at (6408780, 5412080) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_east33 -loc 3119.39 2785.76 -ori R90
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east33' is placed at (6238780, 5571520) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_east34 -loc 3204.39 2865.48 -ori R90
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east34' is placed at (6408780, 5730960) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_east35 -loc 3119.39 2945.2 -ori R90
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east35' is placed at (6238780, 5890400) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_east36 -loc 3204.39 3024.92 -ori R90
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_east36' is placed at (6408780, 6049840) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_south1 -loc 234.775 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south1' is placed at (469550, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_south2 -loc 314.55 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south2' is placed at (629100, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_south3 -loc 394.325 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south3' is placed at (788650, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_south4 -loc 474.1 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south4' is placed at (948200, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_south5 -loc 553.875 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south5' is placed at (1107750, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_south6 -loc 633.65 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south6' is placed at (1267300, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_south7 -loc 713.425 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south7' is placed at (1426850, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_south8 -loc 793.2 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south8' is placed at (1586400, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_south9 -loc 872.975 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south9' is placed at (1745950, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_south10 -loc 952.75 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south10' is placed at (1905500, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_south11 -loc 1032.525 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south11' is placed at (2065050, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_south12 -loc 1112.3 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south12' is placed at (2224600, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_south13 -loc 1192.075 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south13' is placed at (2384150, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_south14 -loc 1271.845 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south14' is placed at (2543690, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_south15 -loc 1351.615 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south15' is placed at (2703230, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_south16 -loc 1431.385 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south16' is placed at (2862770, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_south17 -loc 1511.155 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south17' is placed at (3022310, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_south18 -loc 1590.925 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south18' is placed at (3181850, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_south19 -loc 1670.695 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south19' is placed at (3341390, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_south20 -loc 1750.465 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south20' is placed at (3500930, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_south21 -loc 1830.235 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south21' is placed at (3660470, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_south22 -loc 1910.005 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south22' is placed at (3820010, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_south23 -loc 1989.775 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south23' is placed at (3979550, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_south24 -loc 2069.545 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south24' is placed at (4139090, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_south25 -loc 2149.32 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south25' is placed at (4298640, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_south26 -loc 2229.095 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south26' is placed at (4458190, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_south27 -loc 2308.87 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south27' is placed at (4617740, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_south28 -loc 2388.645 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south28' is placed at (4777290, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_south29 -loc 2468.42 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south29' is placed at (4936840, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_south30 -loc 2548.195 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south30' is placed at (5096390, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_south31 -loc 2627.97 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south31' is placed at (5255940, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_south32 -loc 2707.745 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south32' is placed at (5415490, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_south33 -loc 2787.52 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south33' is placed at (5575040, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_south34 -loc 2867.295 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south34' is placed at (5734590, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_south35 -loc 2947.07 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south35' is placed at (5894140, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_south36 -loc 3026.845 0 -ori R0
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_south36' is placed at (6053690, 0) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_north1 -loc 234.775 3202.41 -ori R180
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_north1' is placed at (469550, 6404820) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_north2 -loc 314.55 3117.41 -ori R180
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_north2' is placed at (629100, 6234820) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_north3 -loc 394.325 3202.41 -ori R180
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_north3' is placed at (788650, 6404820) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_north4 -loc 474.1 3117.41 -ori R180
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_north4' is placed at (948200, 6234820) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60GU -inst BPad_north5 -loc 553.875 3202.41 -ori R180
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_north5' is placed at (1107750, 6404820) which is outside of core box.
[05/08 22:12:23   4972s] <CMD> addInst -physical -cell PAD60NU -inst BPad_north6 -loc 633.65 3117.41 -ori R180
[05/08 22:12:23   4972s] **WARN: (IMPSYC-6308):	Instance 'BPad_north6' is placed at (1267300, 6234820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60GU -inst BPad_north7 -loc 713.425 3202.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north7' is placed at (1426850, 6404820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60NU -inst BPad_north8 -loc 793.2 3117.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north8' is placed at (1586400, 6234820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60GU -inst BPad_north9 -loc 872.975 3202.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north9' is placed at (1745950, 6404820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60NU -inst BPad_north10 -loc 952.75 3117.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north10' is placed at (1905500, 6234820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60GU -inst BPad_north11 -loc 1032.525 3202.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north11' is placed at (2065050, 6404820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60NU -inst BPad_north12 -loc 1112.3 3117.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north12' is placed at (2224600, 6234820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60GU -inst BPad_north13 -loc 1192.075 3202.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north13' is placed at (2384150, 6404820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60NU -inst BPad_north14 -loc 1271.845 3117.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north14' is placed at (2543690, 6234820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60GU -inst BPad_north15 -loc 1351.615 3202.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north15' is placed at (2703230, 6404820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60NU -inst BPad_north16 -loc 1431.385 3117.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north16' is placed at (2862770, 6234820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60GU -inst BPad_north17 -loc 1511.155 3202.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north17' is placed at (3022310, 6404820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60NU -inst BPad_north18 -loc 1590.925 3117.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north18' is placed at (3181850, 6234820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60GU -inst BPad_north19 -loc 1670.695 3202.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north19' is placed at (3341390, 6404820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60NU -inst BPad_north20 -loc 1750.465 3117.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north20' is placed at (3500930, 6234820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60GU -inst BPad_north21 -loc 1830.235 3202.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north21' is placed at (3660470, 6404820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60NU -inst BPad_north22 -loc 1910.005 3117.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north22' is placed at (3820010, 6234820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60GU -inst BPad_north23 -loc 1989.775 3202.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north23' is placed at (3979550, 6404820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60NU -inst BPad_north24 -loc 2069.545 3117.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north24' is placed at (4139090, 6234820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60GU -inst BPad_north25 -loc 2149.32 3202.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north25' is placed at (4298640, 6404820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60NU -inst BPad_north26 -loc 2229.095 3117.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north26' is placed at (4458190, 6234820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60GU -inst BPad_north27 -loc 2308.87 3202.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north27' is placed at (4617740, 6404820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60NU -inst BPad_north28 -loc 2388.645 3117.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north28' is placed at (4777290, 6234820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60GU -inst BPad_north29 -loc 2468.42 3202.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north29' is placed at (4936840, 6404820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60NU -inst BPad_north30 -loc 2548.195 3117.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north30' is placed at (5096390, 6234820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60GU -inst BPad_north31 -loc 2627.97 3202.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north31' is placed at (5255940, 6404820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60NU -inst BPad_north32 -loc 2707.745 3117.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north32' is placed at (5415490, 6234820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60GU -inst BPad_north33 -loc 2787.52 3202.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north33' is placed at (5575040, 6404820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60NU -inst BPad_north34 -loc 2867.295 3117.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north34' is placed at (5734590, 6234820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60GU -inst BPad_north35 -loc 2947.07 3202.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north35' is placed at (5894140, 6404820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> addInst -physical -cell PAD60NU -inst BPad_north36 -loc 3026.845 3117.41 -ori R180
[05/08 22:12:23   4973s] **WARN: (IMPSYC-6308):	Instance 'BPad_north36' is placed at (6053690, 6234820) which is outside of core box.
[05/08 22:12:23   4973s] <CMD> setDrawView place
[05/08 22:12:23   4973s] <CMD> redraw
[05/08 22:12:30   4974s] <CMD> zoomBox 20.61500 1338.35550 1181.35550 2547.04400
[05/08 22:12:36   4976s] <CMD> pan -269.70750 1341.71450
[05/08 22:12:40   4976s] <CMD> zoomBox -200.58250 1606.54200 638.05250 2479.81950
[05/08 22:12:41   4977s] <CMD> zoomBox -181.63750 1701.91700 531.20250 2444.20300
[05/08 22:12:41   4977s] <CMD> zoomBox -136.24000 1849.82750 378.78700 2386.12950
[05/08 22:12:43   4977s] <CMD> pan -17.28550 2045.45950
[05/08 22:12:44   4977s] <CMD> setLayerPreference block -isVisible 0
[05/08 22:12:47   4978s] <CMD> panPage 0 1
[05/08 22:12:47   4978s] <CMD> panPage 0 1
[05/08 22:12:47   4978s] <CMD> panPage 0 1
[05/08 22:12:48   4978s] <CMD> panPage 0 1
[05/08 22:12:48   4978s] <CMD> panPage 0 1
[05/08 22:12:48   4978s] <CMD> panPage 0 1
[05/08 22:12:48   4978s] <CMD> panPage 0 1
[05/08 22:12:49   4978s] <CMD> panPage 0 1
[05/08 22:12:49   4978s] <CMD> panPage 0 1
[05/08 22:12:49   4978s] <CMD> panPage 0 -1
[05/08 22:12:49   4978s] <CMD> panPage 0 -1
[05/08 22:12:50   4978s] <CMD> panPage 0 -1
[05/08 22:12:50   4979s] <CMD> panPage 0 -1
[05/08 22:12:51   4979s] <CMD> panPage 0 -1
[05/08 22:12:51   4979s] <CMD> panPage 0 -1
[05/08 22:12:53   4979s] <CMD> panPage 0 -1
[05/08 22:12:54   4979s] <CMD> panPage 0 -1
[05/08 22:12:55   4979s] <CMD> panPage 0 -1
[05/08 22:12:55   4980s] <CMD> panPage 0 -1
[05/08 22:12:56   4980s] <CMD> panPage 0 -1
[05/08 22:12:59   4980s] <CMD> zoomBox -101.63200 1657.12000 270.47550 2044.59850
[05/08 22:13:00   4980s] <CMD> zoomBox -81.31350 1684.30700 234.97800 2013.66400
[05/08 22:13:00   4980s] <CMD> zoomBox -48.83400 1727.13400 179.68700 1965.09500
[05/08 22:13:21   4983s] <CMD> add_text -layer METAL5 -label IOVSS -pt 66 1843 -height 10
[05/08 22:13:26   4984s] <CMD> panPage 0 -1
[05/08 22:13:26   4984s] <CMD> panPage 0 -1
[05/08 22:13:27   4984s] <CMD> panPage 0 1
[05/08 22:13:54   4987s] <CMD> add_text -layer METAL5 -label IOVDD -pt 66 1682 -height 10
[05/08 22:13:57   4988s] <CMD> zoomBox -59.65400 1624.02650 256.63900 1953.38500
[05/08 22:14:25   4992s] <CMD> getOpCond -min
[05/08 22:14:25   4992s] min: slow
[05/08 22:14:25   4992s] <CMD> getOpCond -max
[05/08 22:14:25   4992s] max: slow
[05/08 22:14:31   4993s] **WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 22:14:31   4993s] **WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[05/08 22:14:35   4993s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[05/08 22:14:35   4993s] <CMD> setEndCapMode -reset
[05/08 22:14:35   4993s] <CMD> setEndCapMode -boundary_tap false
[05/08 22:14:36   4993s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName {}
[05/08 22:14:36   4993s] **WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/08 22:14:36   4993s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFXL CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 CLKBUFX1 BUFXL BUFX8 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 BUFX1 INVXL INVX8 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVXL CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[05/08 22:14:36   4993s] <CMD> setStreamOutMode -specifyViaName default -SEvianames false -virtualConnection false -uniquifyCellNamesPrefix false -snapToMGrid false -textSize 1 -version 3
[05/08 22:14:36   4993s] <CMD> setTieHiLoMode -reset
[05/08 22:14:36   4993s] <CMD> setTieHiLoMode -cell {{TIEHI TIELO}} -maxDistance 100 -maxFanOut 20 -honorDontTouch false -createHierPort false
[05/08 22:15:10   4998s] <CMD> streamOut CHIP.gds -mapFile streamOut.map -libName DesignLib -merge { ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds } -outputMacros -units 1000 -mode ALL
[05/08 22:15:10   4998s] Finding the highest version number among the merge files
[05/08 22:15:10   4998s] Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds has version number: 5
[05/08 22:15:10   4998s] 
[05/08 22:15:10   4998s] Parse map file...
[05/08 22:15:10   4998s] Writing GDSII file ...
[05/08 22:15:10   4998s] 	****** db unit per micron = 2000 ******
[05/08 22:15:10   4998s] 	****** output gds2 file unit per micron = 1000 ******
[05/08 22:15:10   4998s] 	****** unit scaling factor = 0.5 ******
[05/08 22:15:10   4998s] **WARN: (IMPOGDS-250):	Specified unit is smaller than the one in db. You may have rounding problems
[05/08 22:15:10   4998s] Output for instance
[05/08 22:15:11   4998s] Output for bump
[05/08 22:15:11   4998s] Output for physical terminals
[05/08 22:15:11   4998s] Output for logical terminals
[05/08 22:15:11   4998s] Output for regular nets
[05/08 22:15:11   4999s] Output for special nets and metal fills
[05/08 22:15:12   4999s] Output for via structure generation
[05/08 22:15:12   4999s] Statistics for GDS generated (version 5)
[05/08 22:15:12   4999s] ----------------------------------------
[05/08 22:15:12   4999s] Stream Out Layer Mapping Information:
[05/08 22:15:12   4999s] GDS Layer Number          GDS Layer Name
[05/08 22:15:12   4999s] ----------------------------------------
[05/08 22:15:12   4999s]     16                            METAL1
[05/08 22:15:12   4999s]     18                            METAL2
[05/08 22:15:12   4999s]     28                            METAL3
[05/08 22:15:12   4999s]     31                            METAL4
[05/08 22:15:12   4999s]     33                            METAL5
[05/08 22:15:12   4999s]     17                             VIA12
[05/08 22:15:12   4999s]     27                             VIA23
[05/08 22:15:12   4999s]     29                             VIA34
[05/08 22:15:12   4999s]     32                             VIA45
[05/08 22:15:12   4999s]     40                            METAL1
[05/08 22:15:12   4999s]     41                            METAL2
[05/08 22:15:12   4999s]     42                            METAL3
[05/08 22:15:12   4999s]     43                            METAL4
[05/08 22:15:12   4999s]     44                            METAL5
[05/08 22:15:12   4999s] 
[05/08 22:15:12   4999s] 
[05/08 22:15:12   4999s] Stream Out Information Processed for GDS version 5:
[05/08 22:15:12   4999s] Units: 1000 DBU
[05/08 22:15:12   4999s] 
[05/08 22:15:12   4999s] Object                             Count
[05/08 22:15:12   4999s] ----------------------------------------
[05/08 22:15:12   4999s] Instances                          84975
[05/08 22:15:12   4999s] 
[05/08 22:15:12   4999s] Ports/Pins                             0
[05/08 22:15:12   4999s] 
[05/08 22:15:12   4999s] Nets                              159077
[05/08 22:15:12   4999s]     metal layer METAL1             30285
[05/08 22:15:12   4999s]     metal layer METAL2             88477
[05/08 22:15:12   4999s]     metal layer METAL3             39051
[05/08 22:15:12   4999s]     metal layer METAL4              1219
[05/08 22:15:12   4999s]     metal layer METAL5                45
[05/08 22:15:12   4999s] 
[05/08 22:15:12   4999s]     Via Instances                  78053
[05/08 22:15:12   4999s] 
[05/08 22:15:12   4999s] Special Nets                        2434
[05/08 22:15:12   4999s]     metal layer METAL1              1723
[05/08 22:15:12   4999s]     metal layer METAL2               106
[05/08 22:15:12   4999s]     metal layer METAL3                35
[05/08 22:15:12   4999s]     metal layer METAL4               292
[05/08 22:15:12   4999s]     metal layer METAL5               278
[05/08 22:15:12   4999s] 
[05/08 22:15:12   4999s]     Via Instances                  46325
[05/08 22:15:12   4999s] 
[05/08 22:15:12   4999s] Metal Fills                       609516
[05/08 22:15:12   4999s]     metal layer METAL1            145600
[05/08 22:15:12   4999s]     metal layer METAL2            187945
[05/08 22:15:12   4999s]     metal layer METAL3            198610
[05/08 22:15:12   4999s]     metal layer METAL4             38150
[05/08 22:15:12   4999s]     metal layer METAL5             39211
[05/08 22:15:12   4999s] 
[05/08 22:15:12   4999s]     Via Instances                      0
[05/08 22:15:12   4999s] 
[05/08 22:15:12   4999s] Metal FillOPCs                         0
[05/08 22:15:12   4999s] 
[05/08 22:15:12   4999s]     Via Instances                      0
[05/08 22:15:12   4999s] 
[05/08 22:15:12   4999s] Metal FillDRCs                         0
[05/08 22:15:12   4999s] 
[05/08 22:15:12   4999s]     Via Instances                      0
[05/08 22:15:12   4999s] 
[05/08 22:15:12   4999s] Text                               14305
[05/08 22:15:12   4999s]     metal layer METAL1              4384
[05/08 22:15:12   4999s]     metal layer METAL2              7185
[05/08 22:15:12   4999s]     metal layer METAL3              2620
[05/08 22:15:12   4999s]     metal layer METAL4               116
[05/08 22:15:12   4999s] 
[05/08 22:15:12   4999s] 
[05/08 22:15:12   4999s] Blockages                              0
[05/08 22:15:12   4999s] 
[05/08 22:15:12   4999s] 
[05/08 22:15:12   4999s] Custom Text                            0
[05/08 22:15:12   4999s] 
[05/08 22:15:12   4999s] 
[05/08 22:15:12   4999s] Custom Box                             0
[05/08 22:15:12   4999s] 
[05/08 22:15:12   4999s] Trim Metal                             0
[05/08 22:15:12   4999s] 
[05/08 22:15:12   4999s] Merging with GDS libraries
[05/08 22:15:12   4999s] Scanning GDS file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds to register cell name ......
[05/08 22:15:12   4999s] Merging GDS file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds ......
[05/08 22:15:12   4999s] 	****** Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds has version number: 5.
[05/08 22:15:12   4999s] 	****** Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds has units: 1000 per micron.
[05/08 22:15:12   4999s] 	****** unit scaling factor = 1 ******
[05/08 22:15:12   4999s] **WARN: (IMPOGDS-217):	Master cell: FILL1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[05/08 22:15:12   4999s] **WARN: (IMPOGDS-217):	Master cell: AND3X4 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[05/08 22:15:12   4999s] **WARN: (IMPOGDS-217):	Master cell: FILL2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[05/08 22:15:12   4999s] **WARN: (IMPOGDS-217):	Master cell: FILL4 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[05/08 22:15:12   4999s] **WARN: (IMPOGDS-217):	Master cell: OAI21XL not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[05/08 22:15:12   4999s] **WARN: (IMPOGDS-217):	Master cell: ANTENNA not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[05/08 22:15:12   4999s] **WARN: (IMPOGDS-217):	Master cell: NOR2BX2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[05/08 22:15:12   4999s] **WARN: (IMPOGDS-217):	Master cell: CMPR22X1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[05/08 22:15:12   4999s] **WARN: (IMPOGDS-217):	Master cell: XNOR2X2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[05/08 22:15:12   4999s] **WARN: (IMPOGDS-217):	Master cell: OAI22XL not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[05/08 22:15:12   4999s] **WARN: (IMPOGDS-217):	Master cell: OAI21X4 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[05/08 22:15:12   4999s] **WARN: (IMPOGDS-217):	Master cell: FILL16 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[05/08 22:15:12   4999s] **WARN: (IMPOGDS-217):	Master cell: CMPR32X1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[05/08 22:15:12   4999s] **WARN: (IMPOGDS-217):	Master cell: XNOR3X2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[05/08 22:15:12   4999s] **WARN: (IMPOGDS-217):	Master cell: OAI22X4 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[05/08 22:15:12   4999s] **WARN: (IMPOGDS-217):	Master cell: FILL8 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[05/08 22:15:12   4999s] **WARN: (IMPOGDS-217):	Master cell: CMPR42X1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[05/08 22:15:12   4999s] **WARN: (IMPOGDS-217):	Master cell: NAND2X1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[05/08 22:15:12   4999s] **WARN: (IMPOGDS-217):	Master cell: NOR2X1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[05/08 22:15:12   4999s] **WARN: (IMPOGDS-217):	Master cell: NOR4X1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[05/08 22:15:12   4999s] **WARN: (EMS-27):	Message (IMPOGDS-217) has exceeded the current message display limit of 20.
[05/08 22:15:12   4999s] To increase the message display limit, refer to the product command reference manual.
[05/08 22:15:12   4999s] **WARN: (IMPOGDS-218):	Number of master cells not found after merging: 192
[05/08 22:15:12   4999s] 
[05/08 22:15:12   4999s] Output for cells
[05/08 22:15:12   4999s] **WARN: (IMPOGDS-1176):	There are 2 empty cells. Check innovus.log# for the details.
[05/08 22:15:12   4999s]   It is probably because your mapping file does not contain corresponding rules.
[05/08 22:15:12   4999s]   Use default mapping file(without option -mapFile) to output all information of a cell.
[05/08 22:15:12   4999s] ######Streamout is finished!
[05/08 22:15:18   5001s] <CMD> streamOut CHIP.gds -mapFile streamOut.map -libName DesignLib -merge { ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_core.gds } -outputMacros -units 1000 -mode ALL
[05/08 22:15:18   5002s] Finding the highest version number among the merge files
[05/08 22:15:18   5002s] Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds has version number: 5
[05/08 22:15:18   5002s] Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_core.gds has version number: 5
[05/08 22:15:18   5002s] 
[05/08 22:15:18   5002s] Parse map file...
[05/08 22:15:18   5002s] Writing GDSII file ...
[05/08 22:15:18   5002s] 	****** db unit per micron = 2000 ******
[05/08 22:15:18   5002s] 	****** output gds2 file unit per micron = 1000 ******
[05/08 22:15:18   5002s] 	****** unit scaling factor = 0.5 ******
[05/08 22:15:18   5002s] **WARN: (IMPOGDS-250):	Specified unit is smaller than the one in db. You may have rounding problems
[05/08 22:15:18   5002s] Output for instance
[05/08 22:15:18   5002s] Output for bump
[05/08 22:15:18   5002s] Output for physical terminals
[05/08 22:15:18   5002s] Output for logical terminals
[05/08 22:15:18   5002s] Output for regular nets
[05/08 22:15:19   5002s] Output for special nets and metal fills
[05/08 22:15:19   5003s] Output for via structure generation
[05/08 22:15:19   5003s] Statistics for GDS generated (version 5)
[05/08 22:15:19   5003s] ----------------------------------------
[05/08 22:15:19   5003s] Stream Out Layer Mapping Information:
[05/08 22:15:19   5003s] GDS Layer Number          GDS Layer Name
[05/08 22:15:19   5003s] ----------------------------------------
[05/08 22:15:19   5003s]     16                            METAL1
[05/08 22:15:19   5003s]     18                            METAL2
[05/08 22:15:19   5003s]     28                            METAL3
[05/08 22:15:19   5003s]     31                            METAL4
[05/08 22:15:19   5003s]     33                            METAL5
[05/08 22:15:19   5003s]     17                             VIA12
[05/08 22:15:19   5003s]     27                             VIA23
[05/08 22:15:19   5003s]     29                             VIA34
[05/08 22:15:19   5003s]     32                             VIA45
[05/08 22:15:19   5003s]     40                            METAL1
[05/08 22:15:19   5003s]     41                            METAL2
[05/08 22:15:19   5003s]     42                            METAL3
[05/08 22:15:19   5003s]     43                            METAL4
[05/08 22:15:19   5003s]     44                            METAL5
[05/08 22:15:19   5003s] 
[05/08 22:15:19   5003s] 
[05/08 22:15:19   5003s] Stream Out Information Processed for GDS version 5:
[05/08 22:15:19   5003s] Units: 1000 DBU
[05/08 22:15:19   5003s] 
[05/08 22:15:19   5003s] Object                             Count
[05/08 22:15:19   5003s] ----------------------------------------
[05/08 22:15:19   5003s] Instances                          84975
[05/08 22:15:19   5003s] 
[05/08 22:15:19   5003s] Ports/Pins                             0
[05/08 22:15:19   5003s] 
[05/08 22:15:19   5003s] Nets                              159077
[05/08 22:15:19   5003s]     metal layer METAL1             30285
[05/08 22:15:19   5003s]     metal layer METAL2             88477
[05/08 22:15:19   5003s]     metal layer METAL3             39051
[05/08 22:15:19   5003s]     metal layer METAL4              1219
[05/08 22:15:19   5003s]     metal layer METAL5                45
[05/08 22:15:19   5003s] 
[05/08 22:15:19   5003s]     Via Instances                  78053
[05/08 22:15:19   5003s] 
[05/08 22:15:19   5003s] Special Nets                        2434
[05/08 22:15:19   5003s]     metal layer METAL1              1723
[05/08 22:15:19   5003s]     metal layer METAL2               106
[05/08 22:15:19   5003s]     metal layer METAL3                35
[05/08 22:15:19   5003s]     metal layer METAL4               292
[05/08 22:15:19   5003s]     metal layer METAL5               278
[05/08 22:15:19   5003s] 
[05/08 22:15:19   5003s]     Via Instances                  46325
[05/08 22:15:19   5003s] 
[05/08 22:15:19   5003s] Metal Fills                       609516
[05/08 22:15:19   5003s]     metal layer METAL1            145600
[05/08 22:15:19   5003s]     metal layer METAL2            187945
[05/08 22:15:19   5003s]     metal layer METAL3            198610
[05/08 22:15:19   5003s]     metal layer METAL4             38150
[05/08 22:15:19   5003s]     metal layer METAL5             39211
[05/08 22:15:19   5003s] 
[05/08 22:15:19   5003s]     Via Instances                      0
[05/08 22:15:19   5003s] 
[05/08 22:15:19   5003s] Metal FillOPCs                         0
[05/08 22:15:19   5003s] 
[05/08 22:15:19   5003s]     Via Instances                      0
[05/08 22:15:19   5003s] 
[05/08 22:15:19   5003s] Metal FillDRCs                         0
[05/08 22:15:19   5003s] 
[05/08 22:15:19   5003s]     Via Instances                      0
[05/08 22:15:19   5003s] 
[05/08 22:15:19   5003s] Text                               14305
[05/08 22:15:19   5003s]     metal layer METAL1              4384
[05/08 22:15:19   5003s]     metal layer METAL2              7185
[05/08 22:15:19   5003s]     metal layer METAL3              2620
[05/08 22:15:19   5003s]     metal layer METAL4               116
[05/08 22:15:19   5003s] 
[05/08 22:15:19   5003s] 
[05/08 22:15:19   5003s] Blockages                              0
[05/08 22:15:19   5003s] 
[05/08 22:15:19   5003s] 
[05/08 22:15:19   5003s] Custom Text                            0
[05/08 22:15:19   5003s] 
[05/08 22:15:19   5003s] 
[05/08 22:15:19   5003s] Custom Box                             0
[05/08 22:15:19   5003s] 
[05/08 22:15:19   5003s] Trim Metal                             0
[05/08 22:15:19   5003s] 
[05/08 22:15:19   5003s] Merging with GDS libraries
[05/08 22:15:19   5003s] Scanning GDS file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds to register cell name ......
[05/08 22:15:19   5003s] Scanning GDS file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_core.gds to register cell name ......
[05/08 22:15:19   5003s] Merging GDS file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds ......
[05/08 22:15:19   5003s] 	****** Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds has version number: 5.
[05/08 22:15:19   5003s] 	****** Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds has units: 1000 per micron.
[05/08 22:15:19   5003s] 	****** unit scaling factor = 1 ******
[05/08 22:15:19   5003s] Merging GDS file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_core.gds ......
[05/08 22:15:19   5003s] 	****** Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_core.gds has version number: 5.
[05/08 22:15:19   5003s] 	****** Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_core.gds has units: 1000 per micron.
[05/08 22:15:19   5003s] 	****** unit scaling factor = 1 ******
[05/08 22:15:19   5003s] **WARN: (IMPOGDS-217):	Master cell: PAD60NU not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[05/08 22:15:19   5003s] **WARN: (IMPOGDS-217):	Master cell: PAD60GU not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[05/08 22:15:19   5003s] **WARN: (IMPOGDS-218):	Number of master cells not found after merging: 2
[05/08 22:15:19   5003s] 
[05/08 22:15:19   5003s] Output for cells
[05/08 22:15:19   5003s] **WARN: (IMPOGDS-1176):	There are 4 empty cells. Check innovus.log# for the details.
[05/08 22:15:19   5003s]   It is probably because your mapping file does not contain corresponding rules.
[05/08 22:15:19   5003s]   Use default mapping file(without option -mapFile) to output all information of a cell.
[05/08 22:15:19   5003s] ######Streamout is finished!
[05/08 22:15:28   5005s] <CMD> streamOut CHIP.gds -mapFile streamOut.map -libName DesignLib -merge { ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_core.gds ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tpb973gv.gds } -outputMacros -units 1000 -mode ALL
[05/08 22:15:28   5005s] Finding the highest version number among the merge files
[05/08 22:15:28   5005s] Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds has version number: 5
[05/08 22:15:28   5005s] Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_core.gds has version number: 5
[05/08 22:15:28   5005s] Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tpb973gv.gds has version number: 5
[05/08 22:15:28   5005s] 
[05/08 22:15:28   5005s] Parse map file...
[05/08 22:15:28   5005s] Writing GDSII file ...
[05/08 22:15:28   5005s] 	****** db unit per micron = 2000 ******
[05/08 22:15:28   5005s] 	****** output gds2 file unit per micron = 1000 ******
[05/08 22:15:28   5005s] 	****** unit scaling factor = 0.5 ******
[05/08 22:15:28   5005s] **WARN: (IMPOGDS-250):	Specified unit is smaller than the one in db. You may have rounding problems
[05/08 22:15:28   5005s] Output for instance
[05/08 22:15:28   5005s] Output for bump
[05/08 22:15:28   5005s] Output for physical terminals
[05/08 22:15:28   5005s] Output for logical terminals
[05/08 22:15:28   5005s] Output for regular nets
[05/08 22:15:28   5005s] Output for special nets and metal fills
[05/08 22:15:29   5006s] Output for via structure generation
[05/08 22:15:29   5006s] Statistics for GDS generated (version 5)
[05/08 22:15:29   5006s] ----------------------------------------
[05/08 22:15:29   5006s] Stream Out Layer Mapping Information:
[05/08 22:15:29   5006s] GDS Layer Number          GDS Layer Name
[05/08 22:15:29   5006s] ----------------------------------------
[05/08 22:15:29   5006s]     16                            METAL1
[05/08 22:15:29   5006s]     18                            METAL2
[05/08 22:15:29   5006s]     28                            METAL3
[05/08 22:15:29   5006s]     31                            METAL4
[05/08 22:15:29   5006s]     33                            METAL5
[05/08 22:15:29   5006s]     17                             VIA12
[05/08 22:15:29   5006s]     27                             VIA23
[05/08 22:15:29   5006s]     29                             VIA34
[05/08 22:15:29   5006s]     32                             VIA45
[05/08 22:15:29   5006s]     40                            METAL1
[05/08 22:15:29   5006s]     41                            METAL2
[05/08 22:15:29   5006s]     42                            METAL3
[05/08 22:15:29   5006s]     43                            METAL4
[05/08 22:15:29   5006s]     44                            METAL5
[05/08 22:15:29   5006s] 
[05/08 22:15:29   5006s] 
[05/08 22:15:29   5006s] Stream Out Information Processed for GDS version 5:
[05/08 22:15:29   5006s] Units: 1000 DBU
[05/08 22:15:29   5006s] 
[05/08 22:15:29   5006s] Object                             Count
[05/08 22:15:29   5006s] ----------------------------------------
[05/08 22:15:29   5006s] Instances                          84975
[05/08 22:15:29   5006s] 
[05/08 22:15:29   5006s] Ports/Pins                             0
[05/08 22:15:29   5006s] 
[05/08 22:15:29   5006s] Nets                              159077
[05/08 22:15:29   5006s]     metal layer METAL1             30285
[05/08 22:15:29   5006s]     metal layer METAL2             88477
[05/08 22:15:29   5006s]     metal layer METAL3             39051
[05/08 22:15:29   5006s]     metal layer METAL4              1219
[05/08 22:15:29   5006s]     metal layer METAL5                45
[05/08 22:15:29   5006s] 
[05/08 22:15:29   5006s]     Via Instances                  78053
[05/08 22:15:29   5006s] 
[05/08 22:15:29   5006s] Special Nets                        2434
[05/08 22:15:29   5006s]     metal layer METAL1              1723
[05/08 22:15:29   5006s]     metal layer METAL2               106
[05/08 22:15:29   5006s]     metal layer METAL3                35
[05/08 22:15:29   5006s]     metal layer METAL4               292
[05/08 22:15:29   5006s]     metal layer METAL5               278
[05/08 22:15:29   5006s] 
[05/08 22:15:29   5006s]     Via Instances                  46325
[05/08 22:15:29   5006s] 
[05/08 22:15:29   5006s] Metal Fills                       609516
[05/08 22:15:29   5006s]     metal layer METAL1            145600
[05/08 22:15:29   5006s]     metal layer METAL2            187945
[05/08 22:15:29   5006s]     metal layer METAL3            198610
[05/08 22:15:29   5006s]     metal layer METAL4             38150
[05/08 22:15:29   5006s]     metal layer METAL5             39211
[05/08 22:15:29   5006s] 
[05/08 22:15:29   5006s]     Via Instances                      0
[05/08 22:15:29   5006s] 
[05/08 22:15:29   5006s] Metal FillOPCs                         0
[05/08 22:15:29   5006s] 
[05/08 22:15:29   5006s]     Via Instances                      0
[05/08 22:15:29   5006s] 
[05/08 22:15:29   5006s] Metal FillDRCs                         0
[05/08 22:15:29   5006s] 
[05/08 22:15:29   5006s]     Via Instances                      0
[05/08 22:15:29   5006s] 
[05/08 22:15:29   5006s] Text                               14305
[05/08 22:15:29   5006s]     metal layer METAL1              4384
[05/08 22:15:29   5006s]     metal layer METAL2              7185
[05/08 22:15:29   5006s]     metal layer METAL3              2620
[05/08 22:15:29   5006s]     metal layer METAL4               116
[05/08 22:15:29   5006s] 
[05/08 22:15:29   5006s] 
[05/08 22:15:29   5006s] Blockages                              0
[05/08 22:15:29   5006s] 
[05/08 22:15:29   5006s] 
[05/08 22:15:29   5006s] Custom Text                            0
[05/08 22:15:29   5006s] 
[05/08 22:15:29   5006s] 
[05/08 22:15:29   5006s] Custom Box                             0
[05/08 22:15:29   5006s] 
[05/08 22:15:29   5006s] Trim Metal                             0
[05/08 22:15:29   5006s] 
[05/08 22:15:29   5006s] Merging with GDS libraries
[05/08 22:15:29   5006s] Scanning GDS file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds to register cell name ......
[05/08 22:15:29   5006s] Scanning GDS file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_core.gds to register cell name ......
[05/08 22:15:29   5006s] Scanning GDS file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tpb973gv.gds to register cell name ......
[05/08 22:15:29   5006s] Merging GDS file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds ......
[05/08 22:15:29   5006s] 	****** Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds has version number: 5.
[05/08 22:15:29   5006s] 	****** Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_io.gds has units: 1000 per micron.
[05/08 22:15:29   5006s] 	****** unit scaling factor = 1 ******
[05/08 22:15:29   5006s] Merging GDS file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_core.gds ......
[05/08 22:15:29   5006s] 	****** Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_core.gds has version number: 5.
[05/08 22:15:29   5006s] 	****** Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tsmc18_core.gds has units: 1000 per micron.
[05/08 22:15:29   5006s] 	****** unit scaling factor = 1 ******
[05/08 22:15:29   5006s] Merging GDS file ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tpb973gv.gds ......
[05/08 22:15:29   5006s] 	****** Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tpb973gv.gds has version number: 5.
[05/08 22:15:29   5006s] 	****** Merge file: ../../cell_lib/CBDK_TSMC018_Arm_v3.2/CIC/Phantom/tpb973gv.gds has units: 1000 per micron.
[05/08 22:15:29   5006s] 	****** unit scaling factor = 1 ******
[05/08 22:15:29   5006s] Output for cells
[05/08 22:15:29   5006s] **WARN: (IMPOGDS-1176):	There are 4 empty cells. Check innovus.log# for the details.
[05/08 22:15:29   5006s]   It is probably because your mapping file does not contain corresponding rules.
[05/08 22:15:29   5006s]   Use default mapping file(without option -mapFile) to output all information of a cell.
[05/08 22:15:29   5006s] ######Streamout is finished!
[05/08 22:15:42   5008s] <CMD> saveDesign final.enc
[05/08 22:15:42   5008s] The in-memory database contained RC information but was not saved. To save 
[05/08 22:15:42   5008s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[05/08 22:15:42   5008s] so it should only be saved when it is really desired.
[05/08 22:15:42   5008s] #% Begin save design ... (date=05/08 22:15:42, mem=2134.2M)
[05/08 22:15:42   5008s] % Begin Save ccopt configuration ... (date=05/08 22:15:42, mem=2134.2M)
[05/08 22:15:42   5008s] % End Save ccopt configuration ... (date=05/08 22:15:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=2134.2M, current mem=2130.5M)
[05/08 22:15:42   5008s] % Begin Save netlist data ... (date=05/08 22:15:42, mem=2130.5M)
[05/08 22:15:42   5008s] Writing Binary DB to final.enc.dat/vbin/CHIP.v.bin in multi-threaded mode...
[05/08 22:15:42   5009s] % End Save netlist data ... (date=05/08 22:15:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=2131.9M, current mem=2131.9M)
[05/08 22:15:42   5009s] Saving symbol-table file in separate thread ...
[05/08 22:15:42   5009s] Saving congestion map file in separate thread ...
[05/08 22:15:42   5009s] Saving congestion map file final.enc.dat/CHIP.route.congmap.gz ...
[05/08 22:15:42   5009s] % Begin Save AAE data ... (date=05/08 22:15:42, mem=2132.5M)
[05/08 22:15:42   5009s] Saving AAE Data ...
[05/08 22:15:42   5009s] % End Save AAE data ... (date=05/08 22:15:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=2132.5M, current mem=2132.5M)
[05/08 22:15:42   5009s] % Begin Save clock tree data ... (date=05/08 22:15:42, mem=2132.5M)
[05/08 22:15:42   5009s] % End Save clock tree data ... (date=05/08 22:15:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=2132.5M, current mem=2132.5M)
[05/08 22:15:42   5009s] Saving preference file final.enc.dat/gui.pref.tcl ...
[05/08 22:15:42   5009s] Saving mode setting ...
[05/08 22:15:42   5009s] Saving global file ...
[05/08 22:15:43   5009s] Saving Drc markers ...
[05/08 22:15:43   5009s] ... 1 markers are saved ...
[05/08 22:15:43   5009s] ... 0 geometry drc markers are saved ...
[05/08 22:15:43   5009s] ... 0 antenna drc markers are saved ...
[05/08 22:15:43   5009s] Saving floorplan file in separate thread ...
[05/08 22:15:43   5009s] Saving PG file in separate thread ...
[05/08 22:15:43   5009s] Saving placement file in separate thread ...
[05/08 22:15:43   5009s] Saving route file in separate thread ...
[05/08 22:15:43   5009s] Saving property file in separate thread ...
[05/08 22:15:43   5009s] Saving PG file final.enc.dat/CHIP.pg.gz
[05/08 22:15:43   5009s] Saving property file final.enc.dat/CHIP.prop
[05/08 22:15:43   5009s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/08 22:15:43   5009s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2802.0M) ***
[05/08 22:15:43   5009s] Save Adaptive View Pruing View Names to Binary file
[05/08 22:15:43   5009s] *** Completed savePlace (cpu=0:00:00.3 real=0:00:00.0 mem=2800.1M) ***
[05/08 22:15:43   5010s] *** Completed savePGFile (cpu=0:00:00.5 real=0:00:00.0 mem=2836.5M) ***
[05/08 22:15:43   5010s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/08 22:15:43   5010s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[05/08 22:15:43   5010s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/08 22:15:43   5010s] *** Completed saveRoute (cpu=0:00:00.9 real=0:00:00.0 mem=2793.1M) ***
[05/08 22:15:43   5010s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/08 22:15:43   5010s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[05/08 22:15:44   5010s] #Saving pin access data to file final.enc.dat/CHIP.apa ...
[05/08 22:15:44   5011s] #
[05/08 22:15:44   5011s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[05/08 22:15:44   5011s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[05/08 22:15:44   5011s] % Begin Save power constraints data ... (date=05/08 22:15:44, mem=2134.8M)
[05/08 22:15:44   5011s] % End Save power constraints data ... (date=05/08 22:15:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2134.8M, current mem=2134.8M)
[05/08 22:15:46   5013s] Generated self-contained design final.enc.dat
[05/08 22:15:46   5013s] #% End save design ... (date=05/08 22:15:46, total cpu=0:00:04.3, real=0:00:04.0, peak res=2134.9M, current mem=2134.9M)
[05/08 22:15:46   5013s] *** Message Summary: 0 warning(s), 0 error(s)
[05/08 22:15:46   5013s] 
[05/08 22:25:53   5078s] <CMD> fit
[05/08 22:25:54   5078s] <CMD> fit
[05/08 22:26:07   5080s] 
--------------------------------------------------------------------------------
Exiting Innovus on Wed May  8 22:26:07 2024
  Total CPU time:     1:27:21
  Total real time:    1:05:30
  Peak memory (main): 2300.55MB

[05/08 22:26:07   5080s] 
[05/08 22:26:07   5080s] *** Memory Usage v#1 (Current mem = 2872.801M, initial mem = 281.531M) ***
[05/08 22:26:07   5080s] 
[05/08 22:26:07   5080s] *** Summary of all messages that are not suppressed in this session:
[05/08 22:26:07   5080s] Severity  ID               Count  Summary                                  
[05/08 22:26:07   5080s] WARNING   IMPLF-58           596  MACRO '%s' has been found in the databas...
[05/08 22:26:07   5080s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[05/08 22:26:07   5080s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/08 22:26:07   5080s] WARNING   IMPLF-119            9  LAYER '%s' has been found in the databas...
[05/08 22:26:07   5080s] WARNING   IMPFP-7236           1  DIE's corner: %s is NOT on %s,  Please u...
[05/08 22:26:07   5080s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[05/08 22:26:07   5080s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[05/08 22:26:07   5080s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[05/08 22:26:07   5080s] WARNING   IMPOGDS-1176         3  There are %d empty cells. Check innovus....
[05/08 22:26:07   5080s] WARNING   IMPOGDS-217        194  Master cell: %s not found in merged file...
[05/08 22:26:07   5080s] WARNING   IMPOGDS-218          2  Number of master cells not found after m...
[05/08 22:26:07   5080s] WARNING   IMPOGDS-250          3  Specified unit is smaller than the one i...
[05/08 22:26:07   5080s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[05/08 22:26:07   5080s] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[05/08 22:26:07   5080s] WARNING   IMPEXT-3530         21  The process node is not set. Use the com...
[05/08 22:26:07   5080s] WARNING   IMPSYC-6308        144  Instance '%s' is placed at (%d, %d) whic...
[05/08 22:26:07   5080s] WARNING   IMPCK-8086           4  The command %s is obsolete and will be r...
[05/08 22:26:07   5080s] WARNING   IMPVL-159          940  Pin '%s' of cell '%s' is defined in LEF ...
[05/08 22:26:07   5080s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/08 22:26:07   5080s] WARNING   IMPESI-3083         16  CDB cell %s does not have a correspondin...
[05/08 22:26:07   5080s] WARNING   IMPESI-3086         12  The cell '%s' does not have characterize...
[05/08 22:26:07   5080s] WARNING   IMPVFG-257          10  verifyGeometry command is replaced by ve...
[05/08 22:26:07   5080s] WARNING   IMPPP-531           83  ViaGen Warning: %s rule violation, no vi...
[05/08 22:26:07   5080s] WARNING   IMPPP-532           90  ViaGen Warning: top layer and bottom lay...
[05/08 22:26:07   5080s] WARNING   IMPPP-557            5  A single-layer VIARULE GENERATE for turn...
[05/08 22:26:07   5080s] WARNING   IMPPP-133        13658  The block boundary of instance '%s' was ...
[05/08 22:26:07   5080s] WARNING   IMPPP-4055           2  The run time of addStripe will degrade w...
[05/08 22:26:07   5080s] WARNING   IMPSR-4058           2  Sroute option: %s should be used in conj...
[05/08 22:26:07   5080s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[05/08 22:26:07   5080s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[05/08 22:26:07   5080s] ERROR     IMPSP-9537           1  'setPlaceMode -place_design_floorplan_mo...
[05/08 22:26:07   5080s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/08 22:26:07   5080s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[05/08 22:26:07   5080s] ERROR     IMPSP-9099           3  Scan chains exist in this design but are...
[05/08 22:26:07   5080s] WARNING   IMPSC-1750           3  scanReorder is running on autoFlow mode,...
[05/08 22:26:07   5080s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[05/08 22:26:07   5080s] ERROR     IMPOPT-6080          1  AAE-SI Optimization can only be turned o...
[05/08 22:26:07   5080s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[05/08 22:26:07   5080s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[05/08 22:26:07   5080s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[05/08 22:26:07   5080s] WARNING   IMPCCOPT-1059        2  Slackened off %s from %s to %s.          
[05/08 22:26:07   5080s] WARNING   IMPCCOPT-2348        1  Unfixable transition violation found at ...
[05/08 22:26:07   5080s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[05/08 22:26:07   5080s] WARNING   IMPCCOPT-2171       11  Unable to get/extract RC parasitics for ...
[05/08 22:26:07   5080s] WARNING   IMPCCOPT-2169       11  Cannot extract parasitics for %s net '%s...
[05/08 22:26:07   5080s] WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
[05/08 22:26:07   5080s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[05/08 22:26:07   5080s] WARNING   IMPCCOPT-1007        2  Did not meet the max transition constrai...
[05/08 22:26:07   5080s] WARNING   IMPTR-2325           1  There are %d nets connecting a pad term ...
[05/08 22:26:07   5080s] WARNING   IMPTCM-70            1  Option "%s" for command %s is obsolete a...
[05/08 22:26:07   5080s] WARNING   IMPTCM-77           20  Option "%s" for command %s is obsolete a...
[05/08 22:26:07   5080s] WARNING   IMPTCM-125           8  Option "%s" for command %s is obsolete a...
[05/08 22:26:07   5080s] WARNING   SDF-808              1  The software is currently operating in a...
[05/08 22:26:07   5080s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[05/08 22:26:07   5080s] WARNING   TCLCMD-1403          1  '%s'                                     
[05/08 22:26:07   5080s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[05/08 22:26:07   5080s] WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
[05/08 22:26:07   5080s] WARNING   TECHLIB-302         12  No function defined for cell '%s'. The c...
[05/08 22:26:07   5080s] *** Message Summary: 15927 warning(s), 5 error(s)
[05/08 22:26:07   5080s] 
[05/08 22:26:07   5080s] --- Ending "Innovus" (totcpu=1:24:41, real=1:05:26, mem=2872.8M) ---
