

================================================================
== Vivado HLS Report for 'aesl_mux_load_4_1125'
================================================================
* Date:           Wed Aug 12 22:41:44 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SgdLR
* Solution:       solution
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.075|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      53|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      33|    -|
|Register         |        -|      -|       5|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|       5|      86|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |sel_tmp2_fu_132_p2  |   icmp   |      0|  0|   8|           2|           1|
    |sel_tmp4_fu_137_p2  |   icmp   |      0|  0|   9|           2|           3|
    |sel_tmp_fu_127_p2   |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state1     |    or    |      0|  0|   2|           1|           1|
    |or_cond_fu_150_p2   |    or    |      0|  0|   2|           1|           1|
    |newSel6_fu_156_p3   |  select  |      0|  0|   8|           1|           8|
    |newSel_fu_142_p3    |  select  |      0|  0|   8|           1|           8|
    |return_r            |  select  |      0|  0|   8|           1|           8|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  53|          11|          31|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  15|          3|    1|          3|
    |ap_done            |   9|          2|    1|          2|
    |training_id_blk_n  |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  33|          7|    3|          7|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  2|   0|    2|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |tmp_reg_173  |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | aesl_mux_load_4_1125 | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | aesl_mux_load_4_1125 | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | aesl_mux_load_4_1125 | return value |
|ap_done                   | out |    1| ap_ctrl_hs | aesl_mux_load_4_1125 | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | aesl_mux_load_4_1125 | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | aesl_mux_load_4_1125 | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | aesl_mux_load_4_1125 | return value |
|return_r                  | out |    8|   ap_vld   |       return_r       |    pointer   |
|return_r_ap_vld           | out |    1|   ap_vld   |       return_r       |    pointer   |
|label_local_V_0_address0  | out |   11|  ap_memory |    label_local_V_0   |     array    |
|label_local_V_0_ce0       | out |    1|  ap_memory |    label_local_V_0   |     array    |
|label_local_V_0_q0        |  in |    8|  ap_memory |    label_local_V_0   |     array    |
|label_local_V_1_address0  | out |   11|  ap_memory |    label_local_V_1   |     array    |
|label_local_V_1_ce0       | out |    1|  ap_memory |    label_local_V_1   |     array    |
|label_local_V_1_q0        |  in |    8|  ap_memory |    label_local_V_1   |     array    |
|label_local_V_2_address0  | out |   11|  ap_memory |    label_local_V_2   |     array    |
|label_local_V_2_ce0       | out |    1|  ap_memory |    label_local_V_2   |     array    |
|label_local_V_2_q0        |  in |    8|  ap_memory |    label_local_V_2   |     array    |
|label_local_V_3_address0  | out |   11|  ap_memory |    label_local_V_3   |     array    |
|label_local_V_3_ce0       | out |    1|  ap_memory |    label_local_V_3   |     array    |
|label_local_V_3_q0        |  in |    8|  ap_memory |    label_local_V_3   |     array    |
|training_id_dout          |  in |   13|   ap_fifo  |      training_id     |    pointer   |
|training_id_empty_n       |  in |    1|   ap_fifo  |      training_id     |    pointer   |
|training_id_read          | out |    1|   ap_fifo  |      training_id     |    pointer   |
+--------------------------+-----+-----+------------+----------------------+--------------+

