module top_module (
    input wire a,
    input wire b,
    output wire q
);

    // AND gate implementation
    assign q = a & b;

endmodule
