simSeconds 0.052795208842
simTicks 52795167891.5225
finalTick 93200302286304.2
simFreq 999999000000.0
hostSeconds 145.68870009999998
hostTickRate 366337137.70702213
hostMemory 52594323.74736401
simInsts 109999909.08974901
simOps 116152411.537599
hostInstRate 763033.5270200002
hostOpRate 805712.841257
system.clk_domain.clock 999.9990000000001
system.cpu_clk_domain.clock 499.99950000000007
system.cpu_voltage_domain.voltage 0.9999990000000003
system.l2.demandHits::switch_cpus.inst 804120.09889
system.l2.demandHits::switch_cpus.data 515575.52035
system.l2.demandHits::total 1319695.61924
system.l2.overallHits::switch_cpus.inst 804120.09889
system.l2.overallHits::switch_cpus.data 515575.52035
system.l2.overallHits::total 1319695.61924
system.l2.demandMisses::cpu.inst 2.355261
system.l2.demandMisses::cpu.data 3.1392140000000004
system.l2.demandMisses::switch_cpus.inst 1083.2176220000001
system.l2.demandMisses::switch_cpus.data 78129.511574
system.l2.demandMisses::total 79212.72919600001
system.l2.overallMisses::cpu.inst 2.355261
system.l2.overallMisses::cpu.data 3.1392140000000004
system.l2.overallMisses::switch_cpus.inst 1083.2176220000001
system.l2.overallMisses::switch_cpus.data 78129.511574
system.l2.overallMisses::total 79212.72919600001
system.l2.demandMissLatency::switch_cpus.inst 88047183.0255
system.l2.demandMissLatency::switch_cpus.data 6535143903.754999
system.l2.demandMissLatency::total 6623191086.780501
system.l2.overallMissLatency::switch_cpus.inst 88047183.0255
system.l2.overallMissLatency::switch_cpus.data 6535143903.754999
system.l2.overallMissLatency::total 6623191086.780501
system.l2.demandAccesses::cpu.inst 2.355261
system.l2.demandAccesses::cpu.data 3.1392140000000004
system.l2.demandAccesses::switch_cpus.inst 805203.3165119999
system.l2.demandAccesses::switch_cpus.data 593705.031924
system.l2.demandAccesses::total 1398908.348436
system.l2.overallAccesses::cpu.inst 2.355261
system.l2.overallAccesses::cpu.data 3.1392140000000004
system.l2.overallAccesses::switch_cpus.inst 805203.3165119999
system.l2.overallAccesses::switch_cpus.data 593705.031924
system.l2.overallAccesses::total 1398908.348436
system.l2.demandMissRate::cpu.inst 0.9999990000000003
system.l2.demandMissRate::cpu.data 0.9057710000000002
system.l2.demandMissRate::switch_cpus.inst 0.0012724727529999998
system.l2.demandMissRate::switch_cpus.data 0.124607729001
system.l2.demandMissRate::total 0.053693924157
system.l2.overallMissRate::cpu.inst 0.9999990000000003
system.l2.overallMissRate::cpu.data 0.9057710000000002
system.l2.overallMissRate::switch_cpus.inst 0.0012724727529999998
system.l2.overallMissRate::switch_cpus.data 0.124607729001
system.l2.overallMissRate::total 0.053693924157
system.l2.demandAvgMissLatency::switch_cpus.inst 81191.58399231358
system.l2.demandAvgMissLatency::switch_cpus.data 83293.32304650827
system.l2.demandAvgMissLatency::total 83261.56228825943
system.l2.overallAvgMissLatency::switch_cpus.inst 81191.58399231358
system.l2.overallAvgMissLatency::switch_cpus.data 83293.32304650827
system.l2.overallAvgMissLatency::total 83261.56228825943
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 19487.884973
system.l2.writebacks::total 19487.884973
system.l2.demandMshrMisses::switch_cpus.inst 1083.2176220000001
system.l2.demandMshrMisses::switch_cpus.data 78129.511574
system.l2.demandMshrMisses::total 79212.72919600001
system.l2.overallMshrMisses::switch_cpus.inst 1083.2176220000001
system.l2.overallMshrMisses::switch_cpus.data 78129.511574
system.l2.overallMshrMisses::total 79212.72919600001
system.l2.demandMshrMissLatency::switch_cpus.inst 77215006.8055
system.l2.demandMshrMissLatency::switch_cpus.data 5753848510.004999
system.l2.demandMshrMissLatency::total 5831063516.8105
system.l2.overallMshrMissLatency::switch_cpus.inst 77215006.8055
system.l2.overallMshrMissLatency::switch_cpus.data 5753848510.004999
system.l2.overallMshrMissLatency::total 5831063516.8105
system.l2.demandMshrMissRate::switch_cpus.inst 0.0012724727529999998
system.l2.demandMshrMissRate::switch_cpus.data 0.124607729001
system.l2.demandMshrMissRate::total 0.053693924157
system.l2.overallMshrMissRate::switch_cpus.inst 0.0012724727529999998
system.l2.overallMshrMissRate::switch_cpus.data 0.124607729001
system.l2.overallMshrMissRate::total 0.053693924157
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 71191.59399231357
system.l2.demandAvgMshrMissLatency::switch_cpus.data 73293.32802789955
system.l2.demandAvgMshrMissLatency::total 73261.5674497734
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 71191.59399231357
system.l2.overallAvgMshrMissLatency::switch_cpus.data 73293.32802789955
system.l2.overallAvgMshrMissLatency::total 73261.5674497734
system.l2.replacements 60287.90938499999
system.l2.InvalidateReq.hits::switch_cpus.data 26.559666
system.l2.InvalidateReq.hits::total 26.559666
system.l2.InvalidateReq.misses::switch_cpus.data 30.732268999999995
system.l2.InvalidateReq.misses::total 30.732268999999995
system.l2.InvalidateReq.accesses::switch_cpus.data 57.25904
system.l2.InvalidateReq.accesses::total 57.25904
system.l2.InvalidateReq.missRate::switch_cpus.data 0.29021055926600003
system.l2.InvalidateReq.missRate::total 0.29021055926600003
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 30.732268999999995
system.l2.InvalidateReq.mshrMisses::total 30.732268999999995
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 586483.2615
system.l2.InvalidateReq.mshrMissLatency::total 586483.2615
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.29021055926600003
system.l2.InvalidateReq.mshrMissRate::total 0.29021055926600003
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 9550.925204316152
system.l2.InvalidateReq.avgMshrMissLatency::total 9550.925204316152
system.l2.ReadCleanReq.hits::switch_cpus.inst 804120.09889
system.l2.ReadCleanReq.hits::total 804120.09889
system.l2.ReadCleanReq.misses::cpu.inst 2.355261
system.l2.ReadCleanReq.misses::switch_cpus.inst 1083.2176220000001
system.l2.ReadCleanReq.misses::total 1083.2176220000001
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 88047183.0255
system.l2.ReadCleanReq.missLatency::total 88047183.0255
system.l2.ReadCleanReq.accesses::cpu.inst 2.355261
system.l2.ReadCleanReq.accesses::switch_cpus.inst 805203.3165119999
system.l2.ReadCleanReq.accesses::total 805203.3165119999
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999990000000003
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.0012724727529999998
system.l2.ReadCleanReq.missRate::total 0.0012724727529999998
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 81191.58399231358
system.l2.ReadCleanReq.avgMissLatency::total 81191.58399231358
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 1083.2176220000001
system.l2.ReadCleanReq.mshrMisses::total 1083.2176220000001
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 77215006.8055
system.l2.ReadCleanReq.mshrMissLatency::total 77215006.8055
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.0012724727529999998
system.l2.ReadCleanReq.mshrMissRate::total 0.0012724727529999998
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 71191.59399231357
system.l2.ReadCleanReq.avgMshrMissLatency::total 71191.59399231357
system.l2.ReadExReq.hits::switch_cpus.data 100169.939354
system.l2.ReadExReq.hits::total 100169.939354
system.l2.ReadExReq.misses::switch_cpus.data 22808.205691000003
system.l2.ReadExReq.misses::total 22808.205691000003
system.l2.ReadExReq.missLatency::switch_cpus.data 1900727905.2590005
system.l2.ReadExReq.missLatency::total 1900727905.2590005
system.l2.ReadExReq.accesses::switch_cpus.data 122978.14504500001
system.l2.ReadExReq.accesses::total 122978.14504500001
system.l2.ReadExReq.missRate::switch_cpus.data 0.16828981371199997
system.l2.ReadExReq.missRate::total 0.16828981371199997
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 82036.24411852573
system.l2.ReadExReq.avgMissLatency::total 82036.24411852573
system.l2.ReadExReq.mshrMisses::switch_cpus.data 22808.205691000003
system.l2.ReadExReq.mshrMisses::total 22808.205691000003
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 1672645570.339
system.l2.ReadExReq.mshrMissLatency::total 1672645570.339
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.16828981371199997
system.l2.ReadExReq.mshrMissRate::total 0.16828981371199997
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 72036.2394307848
system.l2.ReadExReq.avgMshrMissLatency::total 72036.2394307848
system.l2.ReadSharedReq.hits::switch_cpus.data 415405.58099600003
system.l2.ReadSharedReq.hits::total 415405.58099600003
system.l2.ReadSharedReq.misses::cpu.data 2.809843
system.l2.ReadSharedReq.misses::switch_cpus.data 55321.30588299999
system.l2.ReadSharedReq.misses::total 55321.30588299999
system.l2.ReadSharedReq.missLatency::switch_cpus.data 4634415998.495999
system.l2.ReadSharedReq.missLatency::total 4634415998.495999
system.l2.ReadSharedReq.accesses::cpu.data 2.809843
system.l2.ReadSharedReq.accesses::switch_cpus.data 470726.886879
system.l2.ReadSharedReq.accesses::total 470726.886879
system.l2.ReadSharedReq.missRate::cpu.data 0.9057710000000002
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.11183893836599999
system.l2.ReadSharedReq.missRate::total 0.11183893836599999
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 83676.6825134794
system.l2.ReadSharedReq.avgMissLatency::total 83676.6825134794
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 55321.30588299999
system.l2.ReadSharedReq.mshrMisses::total 55321.30588299999
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 4081202939.6659994
system.l2.ReadSharedReq.mshrMissLatency::total 4081202939.6659994
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.11183893836599999
system.l2.ReadSharedReq.mshrMissRate::total 0.11183893836599999
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 73676.6925134794
system.l2.ReadSharedReq.avgMshrMissLatency::total 73676.6925134794
system.l2.WritebackClean.hits::writebacks 805202.693846
system.l2.WritebackClean.hits::total 805202.693846
system.l2.WritebackClean.accesses::writebacks 805202.693846
system.l2.WritebackClean.accesses::total 805202.693846
system.l2.WritebackDirty.hits::writebacks 195432.04478599998
system.l2.WritebackDirty.hits::total 195432.04478599998
system.l2.WritebackDirty.accesses::writebacks 195432.04478599998
system.l2.WritebackDirty.accesses::total 195432.04478599998
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 52795167891.5225
system.l2.tags.tagsInUse 28759.13476840999
system.l2.tags.totalRefs 3063641.926011
system.l2.tags.sampledRefs 92884.592519
system.l2.tags.avgRefs 39.497731786015
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::writebacks 138.91092879765196
system.l2.tags.occupancies::cpu.inst 1.5853034669289998
system.l2.tags.occupancies::cpu.data 2.0283503567000003
system.l2.tags.occupancies::switch_cpus.inst 1899.1753956955472
system.l2.tags.occupancies::switch_cpus.data 26717.788644686807
system.l2.tags.avgOccs::writebacks 0.004239203755999999
system.l2.tags.avgOccs::cpu.inst 4.835111999999999e-05
system.l2.tags.avgOccs::cpu.data 6.1951005e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.05795817880100001
system.l2.tags.avgOccs::switch_cpus.data 0.815362017935
system.l2.tags.avgOccs::total 0.877659153196
system.l2.tags.occupanciesTaskId::1024 32570.156363000002
system.l2.tags.ageTaskId_1024::1 120.35863200000001
system.l2.tags.ageTaskId_1024::2 930.154637
system.l2.tags.ageTaskId_1024::3 9812.824914
system.l2.tags.ratioOccsTaskId::1024 0.993962309314
system.l2.tags.tagAccesses 22462934.960302003
system.l2.tags.dataAccesses 22462934.960302003
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 52795167891.5225
system.mem_ctrls.avgPriority_writebacks::samples 19487.884973
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 1083.2176220000001
system.mem_ctrls.avgPriority_switch_cpus.data::samples 78126.426263
system.mem_ctrls.priorityMinLatency 1.8749981249999997e-08
system.mem_ctrls.priorityMaxLatency 0.010263522464122748
system.mem_ctrls.numReadWriteTurnArounds 1186.9202269999998
system.mem_ctrls.numWriteReadTurnArounds 1186.9202269999998
system.mem_ctrls.numStayReadState 186736.32524700003
system.mem_ctrls.numStayWriteState 18309.969463999998
system.mem_ctrls.readReqs 79212.756997
system.mem_ctrls.writeReqs 19487.884973
system.mem_ctrls.readBursts 79212.756997
system.mem_ctrls.writeBursts 19487.884973
system.mem_ctrls.servicedByWrQ 3.1131119999999997
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.6827637800000002
system.mem_ctrls.avgWrQLen 21.39693536
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 79212.756997
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 19487.884973
system.mem_ctrls.rdQLenPdf::0 40570.610101
system.mem_ctrls.rdQLenPdf::1 24682.837467
system.mem_ctrls.rdQLenPdf::2 9550.41525
system.mem_ctrls.rdQLenPdf::3 4398.4631420000005
system.mem_ctrls.rdQLenPdf::4 6.792455999999999
system.mem_ctrls.rdQLenPdf::5 0.525469
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.805814
system.mem_ctrls.wrQLenPdf::1 0.805814
system.mem_ctrls.wrQLenPdf::2 0.805814
system.mem_ctrls.wrQLenPdf::3 0.8953730000000002
system.mem_ctrls.wrQLenPdf::4 0.8953730000000002
system.mem_ctrls.wrQLenPdf::5 0.8953730000000002
system.mem_ctrls.wrQLenPdf::6 0.8953730000000002
system.mem_ctrls.wrQLenPdf::7 0.8953730000000002
system.mem_ctrls.wrQLenPdf::8 0.8953730000000002
system.mem_ctrls.wrQLenPdf::9 0.8953730000000002
system.mem_ctrls.wrQLenPdf::10 0.8953730000000002
system.mem_ctrls.wrQLenPdf::11 0.8953730000000002
system.mem_ctrls.wrQLenPdf::12 0.8953730000000002
system.mem_ctrls.wrQLenPdf::13 0.8953730000000002
system.mem_ctrls.wrQLenPdf::14 0.8953730000000002
system.mem_ctrls.wrQLenPdf::15 188.49182500000003
system.mem_ctrls.wrQLenPdf::16 196.76645100000002
system.mem_ctrls.wrQLenPdf::17 853.180813
system.mem_ctrls.wrQLenPdf::18 1102.67227
system.mem_ctrls.wrQLenPdf::19 1191.726687
system.mem_ctrls.wrQLenPdf::20 1209.668957
system.mem_ctrls.wrQLenPdf::21 1215.6227170000002
system.mem_ctrls.wrQLenPdf::22 1212.126107
system.mem_ctrls.wrQLenPdf::23 1209.954632
system.mem_ctrls.wrQLenPdf::24 1214.4699140000002
system.mem_ctrls.wrQLenPdf::25 1221.407538
system.mem_ctrls.wrQLenPdf::26 1230.6233710000001
system.mem_ctrls.wrQLenPdf::27 1230.483727
system.mem_ctrls.wrQLenPdf::28 1250.004563
system.mem_ctrls.wrQLenPdf::29 1329.443898
system.mem_ctrls.wrQLenPdf::30 1201.263413
system.mem_ctrls.wrQLenPdf::31 1224.055753
system.mem_ctrls.wrQLenPdf::32 1188.3066840000001
system.mem_ctrls.wrQLenPdf::33 3.301571
system.mem_ctrls.wrQLenPdf::34 0.970076
system.mem_ctrls.wrQLenPdf::35 0.182088
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 199.23916799999998
system.mem_ctrls.bytesReadSys 5069616.447808
system.mem_ctrls.bytesWrittenSys 1247224.638272
system.mem_ctrls.avgRdBWSys 93428215.178674
system.mem_ctrls.avgWrBWSys 22666668.316085413
system.mem_ctrls.totGap 52802051560.38901
system.mem_ctrls.avgGap 808419.4912262398
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 69325.92780800001
system.mem_ctrls.requestorReadBytes::switch_cpus.data 5000091.280832
system.mem_ctrls.requestorReadRate::switch_cpus.inst 1262513.0763889167
system.mem_ctrls.requestorReadRate::switch_cpus.data 92161862.74206038
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 1083.2176220000001
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 78129.53937500001
system.mem_ctrls.requestorWriteAccesses::writebacks 19487.884973
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 32730400.501249995
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 2538148638.1744995
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 30152.537986580002
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 32138.3643246
system.mem_ctrls.requestorWriteAvgLat::writebacks 190040613.30106828
system.mem_ctrls.dram.bytesRead::cpu.inst 150.736704
system.mem_ctrls.dram.bytesRead::cpu.data 200.90969600000003
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 69325.92780800001
system.mem_ctrls.dram.bytesRead::switch_cpus.data 5000290.5200000005
system.mem_ctrls.dram.bytesRead::total 5069616.447808
system.mem_ctrls.dram.bytesInstRead::cpu.inst 150.736704
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 69325.92780800001
system.mem_ctrls.dram.bytesInstRead::total 69325.92780800001
system.mem_ctrls.dram.bytesWritten::writebacks 1247224.638272
system.mem_ctrls.dram.bytesWritten::total 1247224.638272
system.mem_ctrls.dram.numReads::cpu.inst 2.355261
system.mem_ctrls.dram.numReads::cpu.data 3.1392140000000004
system.mem_ctrls.dram.numReads::switch_cpus.inst 1083.2176220000001
system.mem_ctrls.dram.numReads::switch_cpus.data 78129.53937500001
system.mem_ctrls.dram.numReads::total 79212.756997
system.mem_ctrls.dram.numWrites::writebacks 19487.884973
system.mem_ctrls.dram.numWrites::total 19487.884973
system.mem_ctrls.dram.bwRead::cpu.inst 27125.015474000003
system.mem_ctrls.dram.bwRead::cpu.data 36411.173801000004
system.mem_ctrls.dram.bwRead::switch_cpus.inst 1262513.2271980003
system.mem_ctrls.dram.bwRead::switch_cpus.data 92165702.02511702
system.mem_ctrls.dram.bwRead::total 93428215.28032899
system.mem_ctrls.dram.bwInstRead::cpu.inst 27125.015474000003
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 1262513.2271980003
system.mem_ctrls.dram.bwInstRead::total 1262513.2271980003
system.mem_ctrls.dram.bwWrite::writebacks 22666668.295454
system.mem_ctrls.dram.bwWrite::total 22666668.295454
system.mem_ctrls.dram.bwTotal::writebacks 22666668.295454
system.mem_ctrls.dram.bwTotal::cpu.inst 27125.015474000003
system.mem_ctrls.dram.bwTotal::cpu.data 36411.173801000004
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 1262513.2271980003
system.mem_ctrls.dram.bwTotal::switch_cpus.data 92165702.02511702
system.mem_ctrls.dram.bwTotal::total 116094883.43720101
system.mem_ctrls.dram.readBursts 79209.64388500001
system.mem_ctrls.dram.writeBursts 19469.141563
system.mem_ctrls.dram.perBankRdBursts::0 4846.8393080000005
system.mem_ctrls.dram.perBankRdBursts::1 4857.966296999999
system.mem_ctrls.dram.perBankRdBursts::2 4916.371405
system.mem_ctrls.dram.perBankRdBursts::3 4894.003057999999
system.mem_ctrls.dram.perBankRdBursts::4 5032.4191
system.mem_ctrls.dram.perBankRdBursts::5 4995.812268000001
system.mem_ctrls.dram.perBankRdBursts::6 4923.965007000001
system.mem_ctrls.dram.perBankRdBursts::7 4899.122818
system.mem_ctrls.dram.perBankRdBursts::8 4974.77813
system.mem_ctrls.dram.perBankRdBursts::9 4829.306788
system.mem_ctrls.dram.perBankRdBursts::10 4859.217032
system.mem_ctrls.dram.perBankRdBursts::11 4936.440315999999
system.mem_ctrls.dram.perBankRdBursts::12 5137.492768
system.mem_ctrls.dram.perBankRdBursts::13 5133.571742999998
system.mem_ctrls.dram.perBankRdBursts::14 5039.004936
system.mem_ctrls.dram.perBankRdBursts::15 4933.332911
system.mem_ctrls.dram.perBankWrBursts::0 1186.919012
system.mem_ctrls.dram.perBankWrBursts::1 1170.3720839999996
system.mem_ctrls.dram.perBankWrBursts::2 1177.8638760000001
system.mem_ctrls.dram.perBankWrBursts::3 1183.589896
system.mem_ctrls.dram.perBankWrBursts::4 1269.5938489999999
system.mem_ctrls.dram.perBankWrBursts::5 1234.2926949999999
system.mem_ctrls.dram.perBankWrBursts::6 1256.8531160000002
system.mem_ctrls.dram.perBankWrBursts::7 1191.7175089999998
system.mem_ctrls.dram.perBankWrBursts::8 1276.287547
system.mem_ctrls.dram.perBankWrBursts::9 1184.700107
system.mem_ctrls.dram.perBankWrBursts::10 1216.138603
system.mem_ctrls.dram.perBankWrBursts::11 1223.350325
system.mem_ctrls.dram.perBankWrBursts::12 1243.8552889999996
system.mem_ctrls.dram.perBankWrBursts::13 1249.339302
system.mem_ctrls.dram.perBankWrBursts::14 1220.76133
system.mem_ctrls.dram.perBankWrBursts::15 1183.507023
system.mem_ctrls.dram.totQLat 1085698215.8319998
system.mem_ctrls.dram.totBusLat 396048219.425
system.mem_ctrls.dram.totMemAccLat 2570879038.6757503
system.mem_ctrls.dram.avgQLat 13359.752459249998
system.mem_ctrls.dram.avgBusLat 4999.995000000001
system.mem_ctrls.dram.avgMemAccLat 32109.733709249995
system.mem_ctrls.dram.readRowHits 58146.951933000004
system.mem_ctrls.dram.writeRowHits 12155.148014000002
system.mem_ctrls.dram.readRowHitRate 71.85777497999999
system.mem_ctrls.dram.writeRowHitRate 59.73002023999999
system.mem_ctrls.dram.bytesPerActivate::samples 28376.520813
system.mem_ctrls.dram.bytesPerActivate::mean 215.77759467970395
system.mem_ctrls.dram.bytesPerActivate::gmean 158.57394728076196
system.mem_ctrls.dram.bytesPerActivate::stdev 195.205864139654
system.mem_ctrls.dram.bytesPerActivate::0-127 8861.673857
system.mem_ctrls.dram.bytesPerActivate::128-255 11298.305118
system.mem_ctrls.dram.bytesPerActivate::256-383 2780.1671659999993
system.mem_ctrls.dram.bytesPerActivate::384-511 3308.3393949999995
system.mem_ctrls.dram.bytesPerActivate::512-639 397.051234
system.mem_ctrls.dram.bytesPerActivate::640-767 233.83556299999998
system.mem_ctrls.dram.bytesPerActivate::768-895 256.059644
system.mem_ctrls.dram.bytesPerActivate::896-1023 149.995049
system.mem_ctrls.dram.bytesPerActivate::1024-1151 1091.0937870000002
system.mem_ctrls.dram.bytesPerActivate::total 28376.520813
system.mem_ctrls.dram.dramBytesRead 5069417.208640001
system.mem_ctrls.dram.dramBytesWritten 1246025.060032
system.mem_ctrls.dram.avgRdBW 93.424375778714
system.mem_ctrls.dram.avgWrBW 22.643812541215002
system.mem_ctrls.dram.peakBW 12799.9872
system.mem_ctrls.dram.busUtil 0.9073924700000001
system.mem_ctrls.dram.busUtilRead 0.7292131
system.mem_ctrls.dram.busUtilWrite 0.17781436
system.mem_ctrls.dram.pageHitRate 69.91081573000001
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 52795167891.5225
system.mem_ctrls.dram.rank0.actEnergy 100231195.34988001
system.mem_ctrls.dram.rank0.preEnergy 53276102.44885499
system.mem_ctrls.dram.rank0.readEnergy 281076804.72354
system.mem_ctrls.dram.rank0.writeEnergy 50483674.633140005
system.mem_ctrls.dram.rank0.refreshEnergy 4167573076.9795203
system.mem_ctrls.dram.rank0.actBackEnergy 6064636555.00173
system.mem_ctrls.dram.rank0.preBackEnergy 15166279455.422401
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 25883556864.559063
system.mem_ctrls.dram.rank0.averagePower 489.6969932088579
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 39361509677.9375
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1762940320.8482502
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 11670717892.73675
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 102378339.12726001
system.mem_ctrls.dram.rank1.preEnergy 54412794.03648
system.mem_ctrls.dram.rank1.readEnergy 284480052.61536
system.mem_ctrls.dram.rank1.writeEnergy 51145244.325720005
system.mem_ctrls.dram.rank1.refreshEnergy 4167573076.9795203
system.mem_ctrls.dram.rank1.actBackEnergy 6170115485.911469
system.mem_ctrls.dram.rank1.preBackEnergy 15077455092.55104
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 25907560085.546852
system.mem_ctrls.dram.rank1.averagePower 490.15892811599105
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 39128737029.86775
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1762940320.8482502
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 11903490540.8065
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 52795167891.5225
system.membus.transDist::ReadResp 56404.523505000005
system.membus.transDist::WritebackDirty 19487.884973
system.membus.transDist::CleanEvict 40578.807242999996
system.membus.transDist::ReadExReq 22808.233492000003
system.membus.transDist::ReadExResp 22808.233492000003
system.membus.transDist::ReadSharedReq 56404.523505000005
system.membus.transDist::InvalidateReq 30.732268999999995
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 218522.93847900003
system.membus.pktCount::total 218522.93847900003
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 6316841.08608
system.membus.pktSize::total 6316841.08608
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 79243.489266
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 79243.489266
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 79243.489266
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 52795167891.5225
system.membus.reqLayer0.occupancy 232815178.25100002
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 419171547.97824997
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 139310.18148199999
system.membus.snoop_filter.hitSingleRequests 60066.692215999996
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 105590335.81763701
system.switch_cpus.cpi 1.055587752784
system.switch_cpus.ipc 0.9503417157979999
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 107269182.317314
system.switch_cpus.instsIssued 107573176.561114
system.switch_cpus.squashedInstsIssued 761.590331
system.switch_cpus.squashedInstsExamined 1697082.8737060002
system.switch_cpus.squashedOperandsExamined 1127221.4792639997
system.switch_cpus.numIssuedDist::samples 102077667.380041
system.switch_cpus.numIssuedDist::mean 1.0559443049219999
system.switch_cpus.numIssuedDist::stdev 1.1893028045159997
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 45294979.95594901
system.switch_cpus.numIssuedDist::1 26204488.984904006
system.switch_cpus.numIssuedDist::2 13326937.183101
system.switch_cpus.numIssuedDist::3 15156320.911704002
system.switch_cpus.numIssuedDist::4 1514047.4440049997
system.switch_cpus.numIssuedDist::5 388433.534931
system.switch_cpus.numIssuedDist::6 123404.29006000001
system.switch_cpus.numIssuedDist::7 45373.319235
system.switch_cpus.numIssuedDist::8 23681.756151999998
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.999992000000002
system.switch_cpus.numIssuedDist::total 102077667.380041
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 1873.708699
system.switch_cpus.statFuBusy::IntDiv 35.824824
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 745.3559089999999
system.switch_cpus.statFuBusy::SimdAddAcc 644.082941
system.switch_cpus.statFuBusy::SimdAlu 416.11700999999994
system.switch_cpus.statFuBusy::SimdCmp 2014.641466
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.617145
system.switch_cpus.statFuBusy::SimdMult 46.075828999999985
system.switch_cpus.statFuBusy::SimdMultAcc 513.683161
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 770.6407600000001
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 75018.43023099999
system.switch_cpus.statFuBusy::MemWrite 1391.1028600000002
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 15.233037000000001
system.switch_cpus.statIssuedInstType_0::IntAlu 50273143.995474
system.switch_cpus.statIssuedInstType_0::IntMult 3222698.8058420005
system.switch_cpus.statIssuedInstType_0::IntDiv 241.408729
system.switch_cpus.statIssuedInstType_0::FloatAdd 1562.134062
system.switch_cpus.statIssuedInstType_0::FloatCmp 3.005742
system.switch_cpus.statIssuedInstType_0::FloatCvt 1558.7297649999998
system.switch_cpus.statIssuedInstType_0::FloatMult 11.796518999999998
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 24.526825999999996
system.switch_cpus.statIssuedInstType_0::FloatDiv 33.186968
system.switch_cpus.statIssuedInstType_0::FloatMisc 440227.325571
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.092318
system.switch_cpus.statIssuedInstType_0::SimdAdd 10273347.955227
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 3235632.765426
system.switch_cpus.statIssuedInstType_0::SimdAlu 5485876.93029
system.switch_cpus.statIssuedInstType_0::SimdCmp 1745959.2787189998
system.switch_cpus.statIssuedInstType_0::SimdCvt 2061.359394
system.switch_cpus.statIssuedInstType_0::SimdMisc 1680066.0125410003
system.switch_cpus.statIssuedInstType_0::SimdMult 811792.253526
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 785373.762564
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 1745666.0784290002
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 755.668658
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.399195
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 652.4639999999999
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 20844305.814201005
system.switch_cpus.statIssuedInstType_0::MemWrite 7022165.578091
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 107573176.561114
system.switch_cpus.issueRate 1.0213587575699998
system.switch_cpus.fuBusy 83470.280835
system.switch_cpus.fuBusyRate 0.000773113523
system.switch_cpus.intInstQueueReads 242955786.406686
system.switch_cpus.intInstQueueWrites 72376837.55491
system.switch_cpus.intInstQueueWakeupAccesses 69938874.74660198
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 74352466.42791
system.switch_cpus.vecInstQueueWrites 36589431.988629006
system.switch_cpus.vecInstQueueWakeupAccesses 36483178.994122
system.switch_cpus.intAluAccesses 70446902.449271
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 37209729.159641
system.switch_cpus.numSquashedInsts 282511.714117
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 696489.3729150001
system.switch_cpus.idleCycles 3512668.4375959993
system.switch_cpus.MemDepUnit__0.insertedLoads 20214785.658539996
system.switch_cpus.MemDepUnit__0.insertedStores 7069825.091914
system.switch_cpus.MemDepUnit__0.conflictingLoads 1364623.046225
system.switch_cpus.MemDepUnit__0.conflictingStores 1.592536
system.switch_cpus.MemDepUnit__0.MDPLookups 7784846.387455999
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 12429939.271084001
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 1209260.9170449998
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 64357.756528000005
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 470193.09821699996
system.switch_cpus.branchPred.lookups_0::CallDirect 140646.23075
system.switch_cpus.branchPred.lookups_0::CallIndirect 353750.75139000005
system.switch_cpus.branchPred.lookups_0::DirectCond 6342954.772732999
system.switch_cpus.branchPred.lookups_0::DirectUncond 991481.7020050001
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 38251.111249999994
system.switch_cpus.branchPred.lookups_0::total 8337277.666345
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 13292.102501
system.switch_cpus.branchPred.squashes_0::CallDirect 9341.278548
system.switch_cpus.branchPred.squashes_0::CallIndirect 28154.656945999992
system.switch_cpus.branchPred.squashes_0::DirectCond 283859.718436
system.switch_cpus.branchPred.squashes_0::DirectUncond 53880.17226399999
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 8771.658870000001
system.switch_cpus.branchPred.squashes_0::total 397299.587565
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 5.363973
system.switch_cpus.branchPred.corrected_0::CallDirect 6944.943465
system.switch_cpus.branchPred.corrected_0::CallIndirect 61090.175965
system.switch_cpus.branchPred.corrected_0::DirectCond 217974.83740800002
system.switch_cpus.branchPred.corrected_0::DirectUncond 8342.054106
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 2466.7268790000003
system.switch_cpus.branchPred.corrected_0::total 296824.101796
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 456901.08867
system.switch_cpus.branchPred.committed_0::CallDirect 131304.794095
system.switch_cpus.branchPred.committed_0::CallIndirect 325596.254461
system.switch_cpus.branchPred.committed_0::DirectCond 6059094.465375001
system.switch_cpus.branchPred.committed_0::DirectUncond 937601.5002419999
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 29479.452380000006
system.switch_cpus.branchPred.committed_0::total 7939977.555223001
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.72496
system.switch_cpus.branchPred.mispredicted_0::CallDirect 6557.7499769999995
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 60347.72830499999
system.switch_cpus.branchPred.mispredicted_0::DirectCond 214001.57677200003
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 6627.539167999999
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 2456.891367
system.switch_cpus.branchPred.mispredicted_0::total 289992.21054899995
system.switch_cpus.branchPred.targetProvider_0::NoTarget 3557426.495876
system.switch_cpus.branchPred.targetProvider_0::BTB 4008203.788752
system.switch_cpus.branchPred.targetProvider_0::RAS 470192.373257
system.switch_cpus.branchPred.targetProvider_0::Indirect 301455.00846000004
system.switch_cpus.branchPred.targetProvider_0::total 8337277.666345
system.switch_cpus.branchPred.targetWrong_0::NoBranch 208933.28347599995
system.switch_cpus.branchPred.targetWrong_0::Return 85302.37108600001
system.switch_cpus.branchPred.targetWrong_0::CallDirect 4.639013
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 2583.808221
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 296824.101796
system.switch_cpus.branchPred.condPredicted 6342954.772732999
system.switch_cpus.branchPred.condPredictedTaken 2944862.100926
system.switch_cpus.branchPred.condIncorrect 296824.101796
system.switch_cpus.branchPred.predTakenBTBMiss 38807.294642
system.switch_cpus.branchPred.NotTakenMispredicted 211521.73071
system.switch_cpus.branchPred.TakenMispredicted 85302.37108600001
system.switch_cpus.branchPred.BTBLookups 8337277.666345
system.switch_cpus.branchPred.BTBUpdates 147959.463893
system.switch_cpus.branchPred.BTBHits 6040194.568399999
system.switch_cpus.branchPred.BTBHitRatio 0.722494611471
system.switch_cpus.branchPred.BTBMispredicted 44008.513346
system.switch_cpus.branchPred.indirectLookups 392001.86263999995
system.switch_cpus.branchPred.indirectHits 301455.00846000004
system.switch_cpus.branchPred.indirectMisses 90546.85418000001
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 470193.09821699996
system.switch_cpus.branchPred.btb.lookups::CallDirect 140646.23075
system.switch_cpus.branchPred.btb.lookups::CallIndirect 353750.75139000005
system.switch_cpus.branchPred.btb.lookups::DirectCond 6342954.772732999
system.switch_cpus.branchPred.btb.lookups::DirectUncond 991481.7020050001
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 38251.111249999994
system.switch_cpus.branchPred.btb.lookups::total 8337277.666345
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 470193.09821699996
system.switch_cpus.branchPred.btb.misses::CallDirect 7347.400141
system.switch_cpus.branchPred.btb.misses::CallIndirect 353750.75139000005
system.switch_cpus.branchPred.btb.misses::DirectCond 1418662.5741269998
system.switch_cpus.branchPred.btb.misses::DirectUncond 8878.16282
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 38251.111249999994
system.switch_cpus.branchPred.btb.misses::total 2297083.0979449996
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 6944.943465
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 132672.46632199996
system.switch_cpus.branchPred.btb.updates::DirectUncond 8342.054106
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 147959.463893
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 6944.943465
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 132672.46632199996
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 8342.054106
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 147959.463893
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 52795167891.5225
system.switch_cpus.branchPred.indirectBranchPred.lookups 392001.86263999995
system.switch_cpus.branchPred.indirectBranchPred.hits 301455.00846000004
system.switch_cpus.branchPred.indirectBranchPred.misses 90546.85418000001
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 63556.90284400001
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 455558.76548400003
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 507689.08464099996
system.switch_cpus.branchPred.ras.pops 507689.03371100005
system.switch_cpus.branchPred.ras.squashes 50788.037995
system.switch_cpus.branchPred.ras.used 456901.08867
system.switch_cpus.branchPred.ras.correct 456900.36371000006
system.switch_cpus.branchPred.ras.incorrect 0.72496
system.switch_cpus.commit.commitSquashedInsts 1698042.844663
system.switch_cpus.commit.branchMispredicts 281540.30604199995
system.switch_cpus.commit.numCommittedDist::samples 101394087.849106
system.switch_cpus.commit.numCommittedDist::mean 1.0436765903119998
system.switch_cpus.commit.numCommittedDist::stdev 1.1647071611920001
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 46161495.08443799
system.switch_cpus.commit.numCommittedDist::1 25527047.648669004
system.switch_cpus.commit.numCommittedDist::2 9042569.007715002
system.switch_cpus.commit.numCommittedDist::3 20662976.108284
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 2.999997000000001
system.switch_cpus.commit.numCommittedDist::total 101394087.849106
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 456901.04855600005
system.switch_cpus.commit.committedInstType_0::No_OpClass 11.438268000000003
system.switch_cpus.commit.committedInstType_0::IntAlu 49540064.125961
system.switch_cpus.commit.committedInstType_0::IntMult 3199990.5342259994
system.switch_cpus.commit.committedInstType_0::IntDiv 239.970058
system.switch_cpus.commit.committedInstType_0::FloatAdd 1531.170364
system.switch_cpus.commit.committedInstType_0::FloatCmp 3.005742
system.switch_cpus.commit.committedInstType_0::FloatCvt 1526.084609
system.switch_cpus.commit.committedInstType_0::FloatMult 11.686373999999999
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 24.164346
system.switch_cpus.commit.committedInstType_0::FloatDiv 2.943347
system.switch_cpus.commit.committedInstType_0::FloatMisc 437183.80001899996
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.092318
system.switch_cpus.commit.committedInstType_0::SimdAdd 10272202.158356002
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 3235362.367898
system.switch_cpus.commit.committedInstType_0::SimdAlu 5485197.595856
system.switch_cpus.commit.committedInstType_0::SimdCmp 1744976.4031059998
system.switch_cpus.commit.committedInstType_0::SimdCvt 2061.086261
system.switch_cpus.commit.committedInstType_0::SimdMisc 1676256.697641
system.switch_cpus.commit.committedInstType_0::SimdMult 811755.141053
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 785363.2052849999
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 1745067.0353980002
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 755.6111450000001
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.36248
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 652.4639999999999
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 19700689.918241996
system.switch_cpus.commit.committedInstType_0::MemWrite 6960184.926598
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 105601113.98895101
system.switch_cpus.commit.commitEligibleSamples 20662976.108284
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 31993.9995
system.switch_cpus.commitStats0.numInsts 100028910.148288
system.switch_cpus.commitStats0.numOps 105601113.98895101
system.switch_cpus.commitStats0.numInstsNotNOP 99999899.97856799
system.switch_cpus.commitStats0.numOpsNotNOP 105572103.819231
system.switch_cpus.commitStats0.cpi 1.055587752784
system.switch_cpus.commitStats0.ipc 0.9503417157979999
system.switch_cpus.commitStats0.numMemRefs 26660874.844839998
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 74880796.15739
system.switch_cpus.commitStats0.numLoadInsts 19700689.918241996
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 6960184.926598
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 36463270.77099901
system.switch_cpus.commitStats0.committedInstType::No_OpClass 11.438268000000003
system.switch_cpus.commitStats0.committedInstType::IntAlu 49540064.125961
system.switch_cpus.commitStats0.committedInstType::IntMult 3199990.5342259994
system.switch_cpus.commitStats0.committedInstType::IntDiv 239.970058
system.switch_cpus.commitStats0.committedInstType::FloatAdd 1531.170364
system.switch_cpus.commitStats0.committedInstType::FloatCmp 3.005742
system.switch_cpus.commitStats0.committedInstType::FloatCvt 1526.084609
system.switch_cpus.commitStats0.committedInstType::FloatMult 11.686373999999999
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 24.164346
system.switch_cpus.commitStats0.committedInstType::FloatDiv 2.943347
system.switch_cpus.commitStats0.committedInstType::FloatMisc 437183.80001899996
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.092318
system.switch_cpus.commitStats0.committedInstType::SimdAdd 10272202.158356002
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 3235362.367898
system.switch_cpus.commitStats0.committedInstType::SimdAlu 5485197.595856
system.switch_cpus.commitStats0.committedInstType::SimdCmp 1744976.4031059998
system.switch_cpus.commitStats0.committedInstType::SimdCvt 2061.086261
system.switch_cpus.commitStats0.committedInstType::SimdMisc 1676256.697641
system.switch_cpus.commitStats0.committedInstType::SimdMult 811755.141053
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 785363.2052849999
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 1745067.0353980002
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 755.6111450000001
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.36248
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 652.4639999999999
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 19700689.918241996
system.switch_cpus.commitStats0.committedInstType::MemWrite 6960184.926598
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 105601113.98895101
system.switch_cpus.commitStats0.committedControl::IsControl 7939977.750256999
system.switch_cpus.commitStats0.committedControl::IsDirectControl 7128000.9547460005
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 811976.7955110001
system.switch_cpus.commitStats0.committedControl::IsCondControl 6059094.577217001
system.switch_cpus.commitStats0.committedControl::IsUncondControl 1880883.1730400003
system.switch_cpus.commitStats0.committedControl::IsCall 456901.04855600005
system.switch_cpus.commitStats0.committedControl::IsReturn 456901.08867
system.switch_cpus.decode.idleCycles 43673527.136855006
system.switch_cpus.decode.blockedCycles 5671322.27221
system.switch_cpus.decode.runCycles 52153337.64070399
system.switch_cpus.decode.unblockCycles 265791.88916099997
system.switch_cpus.decode.squashCycles 313688.44111099996
system.switch_cpus.decode.branchResolved 3998918.2433939995
system.switch_cpus.decode.branchMispred 15520.717098000001
system.switch_cpus.decode.decodedInsts 108360685.81658301
system.switch_cpus.decode.squashedInsts 13774.609331
system.switch_cpus.executeStats0.numInsts 107290665.30815801
system.switch_cpus.executeStats0.numNop 29055.358537
system.switch_cpus.executeStats0.numBranches 8037999.983808001
system.switch_cpus.executeStats0.numLoadInsts 20755794.269453995
system.switch_cpus.executeStats0.numStoreInsts 7002856.050647001
system.switch_cpus.executeStats0.instRate 1.018653863011
system.switch_cpus.executeStats0.numCCRegReads 19909494.897729002
system.switch_cpus.executeStats0.numCCRegWrites 19609216.772221997
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 108149904.84889299
system.switch_cpus.executeStats0.numIntRegWrites 52718647.643412
system.switch_cpus.executeStats0.numMemRefs 27758650.320101
system.switch_cpus.executeStats0.numMiscRegReads 77583215.18033099
system.switch_cpus.executeStats0.numMiscRegWrites 6567.576753999999
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 130558.030943
system.switch_cpus.executeStats0.numVecPredRegWrites 43556.255957
system.switch_cpus.executeStats0.numVecRegReads 56095170.175538994
system.switch_cpus.executeStats0.numVecRegWrites 34781744.339661
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 4779851.170469001
system.switch_cpus.fetch.cycles 57182027.520541
system.switch_cpus.fetch.squashCycles 657950.877364
system.switch_cpus.fetch.miscStallCycles 10.123495
system.switch_cpus.fetch.pendingTrapStallCycles 63.491633
system.switch_cpus.fetch.cacheLines 29374159.064664
system.switch_cpus.fetch.icacheSquashes 157025.10233000002
system.switch_cpus.fetch.nisnDist::samples 102077667.380041
system.switch_cpus.fetch.nisnDist::mean 1.068319830372
system.switch_cpus.fetch.nisnDist::stdev 1.2372149313660004
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 49098914.403496
system.switch_cpus.fetch.nisnDist::1 23128276.584713005
system.switch_cpus.fetch.nisnDist::2 3862608.673288
system.switch_cpus.fetch.nisnDist::3 25987867.718543995
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 2.999997000000001
system.switch_cpus.fetch.nisnDist::total 102077667.380041
system.switch_cpus.fetchStats0.numInsts 103086649.577252
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.9795114206799999
system.switch_cpus.fetchStats0.numBranches 8337277.666345
system.switch_cpus.fetchStats0.branchRate 0.07955298911800002
system.switch_cpus.fetchStats0.icacheStallCycles 44566636.096604005
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 313688.44111099996
system.switch_cpus.iew.blockCycles 999800.504031
system.switch_cpus.iew.unblockCycles 884651.0130469999
system.switch_cpus.iew.dispatchedInsts 107298242.02837001
system.switch_cpus.iew.dispSquashedInsts 146410.825312
system.switch_cpus.iew.dispLoadInsts 20214785.658539996
system.switch_cpus.iew.dispStoreInsts 7069825.091914
system.switch_cpus.iew.dispNonSpecInsts 4.352519
system.switch_cpus.iew.iqFullEvents 4439.386642999999
system.switch_cpus.iew.lsqFullEvents 863040.728431
system.switch_cpus.iew.predictedTakenIncorrect 90303.93585800001
system.switch_cpus.iew.predictedNotTakenIncorrect 199802.738138
system.switch_cpus.iew.branchMispredicts 290106.673996
system.switch_cpus.iew.instsToCommit 106472715.247059
system.switch_cpus.iew.writebackCount 106422053.740724
system.switch_cpus.iew.producerInst 38197675.72469
system.switch_cpus.iew.consumerInst 53521099.64948201
system.switch_cpus.iew.wbRate 1.01050359687
system.switch_cpus.iew.wbFanout 0.7150040015989999
system.switch_cpus.lsq0.forwLoads 42165.179663999996
system.switch_cpus.lsq0.squashedLoads 514097.1172
system.switch_cpus.lsq0.ignoredResponses 1695.536322
system.switch_cpus.lsq0.memOrderViolation 32376.291265999997
system.switch_cpus.lsq0.squashedStores 109640.404065
system.switch_cpus.lsq0.rescheduledLoads 23647.872429000006
system.switch_cpus.lsq0.blockedByCache 97927.86343799999
system.switch_cpus.lsq0.loadToUse::samples 19692409.124563996
system.switch_cpus.lsq0.loadToUse::mean 5.632889624332
system.switch_cpus.lsq0.loadToUse::stdev 21.425960788074995
system.switch_cpus.lsq0.loadToUse::0-9 18867788.388059
system.switch_cpus.lsq0.loadToUse::10-19 107864.77291399999
system.switch_cpus.lsq0.loadToUse::20-29 498767.45579599997
system.switch_cpus.lsq0.loadToUse::30-39 53300.109581
system.switch_cpus.lsq0.loadToUse::40-49 12324.847636999997
system.switch_cpus.lsq0.loadToUse::50-59 5609.548955000001
system.switch_cpus.lsq0.loadToUse::60-69 3510.1207810000005
system.switch_cpus.lsq0.loadToUse::70-79 2474.4359529999997
system.switch_cpus.lsq0.loadToUse::80-89 1787.909684
system.switch_cpus.lsq0.loadToUse::90-99 2171.5276400000002
system.switch_cpus.lsq0.loadToUse::100-109 2337.8971109999998
system.switch_cpus.lsq0.loadToUse::110-119 4183.206574
system.switch_cpus.lsq0.loadToUse::120-129 13018.203273000001
system.switch_cpus.lsq0.loadToUse::130-139 9434.123721
system.switch_cpus.lsq0.loadToUse::140-149 29141.783388000003
system.switch_cpus.lsq0.loadToUse::150-159 5802.077772999999
system.switch_cpus.lsq0.loadToUse::160-169 5643.249052
system.switch_cpus.lsq0.loadToUse::170-179 12597.861162000001
system.switch_cpus.lsq0.loadToUse::180-189 5159.591495000001
system.switch_cpus.lsq0.loadToUse::190-199 3726.1799480000004
system.switch_cpus.lsq0.loadToUse::200-209 4358.871271
system.switch_cpus.lsq0.loadToUse::210-219 1822.180659
system.switch_cpus.lsq0.loadToUse::220-229 1202.389905
system.switch_cpus.lsq0.loadToUse::230-239 923.5226720000001
system.switch_cpus.lsq0.loadToUse::240-249 759.1410040000001
system.switch_cpus.lsq0.loadToUse::250-259 947.5011999999999
system.switch_cpus.lsq0.loadToUse::260-269 1029.1105209999998
system.switch_cpus.lsq0.loadToUse::270-279 1256.8498559999998
system.switch_cpus.lsq0.loadToUse::280-289 1529.0937860000001
system.switch_cpus.lsq0.loadToUse::290-299 1712.393248
system.switch_cpus.lsq0.loadToUse::overflows 30224.789707
system.switch_cpus.lsq0.loadToUse::min_value 0.9999990000000003
system.switch_cpus.lsq0.loadToUse::max_value 1628.8634789999999
system.switch_cpus.lsq0.loadToUse::total 19692409.124563996
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 52795167891.5225
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 52795167891.5225
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 52795167891.5225
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 52795167891.5225
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 52795167891.5225
system.switch_cpus.rename.squashCycles 313688.44111099996
system.switch_cpus.rename.idleCycles 43935202.04729299
system.switch_cpus.rename.blockCycles 2954265.6637529996
system.switch_cpus.rename.serializeStallCycles 30229.137511999998
system.switch_cpus.rename.runCycles 52121841.853238
system.switch_cpus.rename.unblockCycles 2722440.237134
system.switch_cpus.rename.renamedInsts 107963709.290313
system.switch_cpus.rename.ROBFullEvents 80697.354537
system.switch_cpus.rename.IQFullEvents 92718.40073000001
system.switch_cpus.rename.LQFullEvents 459682.2469390001
system.switch_cpus.rename.SQFullEvents 2082700.9094919998
system.switch_cpus.rename.fullRegistersEvents 51186.05217499999
system.switch_cpus.rename.renamedOperands 114547560.90253101
system.switch_cpus.rename.lookups 264083290.18576998
system.switch_cpus.rename.intLookups 108885223.19991098
system.switch_cpus.rename.vecLookups 56147647.321298994
system.switch_cpus.rename.vecPredLookups 87525.241025
system.switch_cpus.rename.committedMaps 111961013.23078398
system.switch_cpus.rename.undoneMaps 2586548.2795129996
system.switch_cpus.rename.serializing 173.20798299999998
system.switch_cpus.rename.tempSerializing 2.5180469999999997
system.switch_cpus.rename.skidInsts 459594.22500299994
system.switch_cpus.rob.reads 188030235.83982497
system.switch_cpus.rob.writes 215282395.539138
system.switch_cpus.rob.squashedLoads 521009.781844
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 110754.07872699999
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999899.97856799
system.switch_cpus.thread_0.numOps 105572103.819231
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1275930.158187
system.tol2bus.transDist::WritebackDirty 214919.92975900002
system.tol2bus.transDist::WritebackClean 805202.693846
system.tol2bus.transDist::CleanEvict 439130.22708299995
system.tol2bus.transDist::ReadExReq 122978.14504500001
system.tol2bus.transDist::ReadExResp 122978.19703899999
system.tol2bus.transDist::ReadCleanReq 805203.3997039999
system.tol2bus.transDist::ReadSharedReq 470726.886879
system.tol2bus.transDist::InvalidateReq 57.25904
system.tol2bus.transDist::InvalidateResp 57.25904
system.tol2bus.pktCount::total 4196896.163045
system.tol2bus.pktSize::total 153570752.68262398
system.tol2bus.snoops 60287.99257699999
system.tol2bus.snoopTraffic 1247229.9625600001
system.tol2bus.snoopFanout::samples 1459253.6000530003
system.tol2bus.snoopFanout::mean 0.000128767822
system.tol2bus.snoopFanout::stdev 0.008024474126
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1459032.056483
system.tol2bus.snoopFanout::1 221.54357
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9999990000000003
system.tol2bus.snoopFanout::total 1459253.6000530003
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 52795167891.5225
system.tol2bus.reqLayer0.occupancy 2399600054.6175
system.tol2bus.reqLayer0.utilization 0.03448640000000001
system.tol2bus.respLayer0.occupancy 1209137533.9399312
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 890682117.4595809
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 2797930.6319709998
system.tol2bus.snoop_filter.hitSingleRequests 1398964.9413029999
system.tol2bus.snoop_filter.hitMultiRequests 0.24957600000000002
system.tol2bus.snoop_filter.totSnoops 221.293994
system.tol2bus.snoop_filter.hitSingleSnoops 221.293994
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999990000000003
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.tags.ageTaskId_1024::0 15.050308
system.l2.tags.ageTaskId_1024::4 21692.536122
system.mem_ctrls.rdPerTurnAround::samples 1186.9202269999998
system.mem_ctrls.rdPerTurnAround::mean 182.941196817903
system.mem_ctrls.rdPerTurnAround::gmean 76.12611337557799
system.mem_ctrls.rdPerTurnAround::stdev 1121.1621704433362
system.mem_ctrls.rdPerTurnAround::0-1023 1179.3535969999998
system.mem_ctrls.rdPerTurnAround::1024-2047 1.5681229999999997
system.mem_ctrls.rdPerTurnAround::23552-24575 0.148345
system.mem_ctrls.rdPerTurnAround::total 1186.9202269999998
system.mem_ctrls.wrPerTurnAround::samples 1186.9202269999998
system.mem_ctrls.wrPerTurnAround::mean 16.552575726900997
system.mem_ctrls.wrPerTurnAround::gmean 16.522841942218
system.mem_ctrls.wrPerTurnAround::stdev 1.018776807541
system.mem_ctrls.wrPerTurnAround::16 986.350501
system.mem_ctrls.wrPerTurnAround::17 8.563464
system.mem_ctrls.wrPerTurnAround::18 127.75007400000001
system.mem_ctrls.wrPerTurnAround::19 46.070691000000004
system.mem_ctrls.wrPerTurnAround::20 14.874798
system.mem_ctrls.wrPerTurnAround::21 3.22114
system.mem_ctrls.wrPerTurnAround::22 0.089559
system.mem_ctrls.wrPerTurnAround::total 1186.9202269999998
system.mem_ctrls.requestorWriteBytes::writebacks 1246025.060032
system.mem_ctrls.requestorWriteRate::writebacks 22643812.556948192
system.mem_ctrls.requestorWriteTotalLat::writebacks 1078559413010.8959
system.switch_cpus.nonSpecInstsAdded 5.552429
system.switch_cpus.squashedNonSpecRemoved 2.357602
system.switch_cpus.commit.commitNonSpecStalls 3.1948269999999996
system.switch_cpus.fetch.icacheWaitRetryStallCycles 1.9006820000000002
system.mem_ctrls.rdPerTurnAround::19456-20479 0.034592
system.l2.ReadExReq.misses::cpu.data 0.329371
system.l2.ReadExReq.accesses::cpu.data 0.329371
system.l2.ReadExReq.missRate::cpu.data 0.252546
system.mem_ctrls.rdPerTurnAround::24576-25599 0.346137
system.mem_ctrls.rdPerTurnAround::25600-26623 0.22623100000000002
system.mem_ctrls.rdPerTurnAround::8-11 0.111204
system.mem_ctrls.rdPerTurnAround::12-15 0.194607
system.mem_ctrls.rdPerTurnAround::16-19 1.695861
system.mem_ctrls.rdPerTurnAround::20-23 3.61413
system.mem_ctrls.rdPerTurnAround::24-27 4.976379
system.mem_ctrls.rdPerTurnAround::28-31 6.227424
system.mem_ctrls.rdPerTurnAround::32-35 7.617474
system.mem_ctrls.rdPerTurnAround::36-39 5.393394
system.mem_ctrls.rdPerTurnAround::40-43 4.253553
system.mem_ctrls.rdPerTurnAround::44-47 2.50209
system.mem_ctrls.rdPerTurnAround::48-51 2.418687
system.mem_ctrls.rdPerTurnAround::52-55 1.612458
system.mem_ctrls.rdPerTurnAround::56-59 1.11204
system.mem_ctrls.rdPerTurnAround::60-63 0.945234
system.mem_ctrls.rdPerTurnAround::64-67 0.444816
system.mem_ctrls.rdPerTurnAround::68-71 0.333612
system.mem_ctrls.rdPerTurnAround::72-75 0.27801
system.mem_ctrls.rdPerTurnAround::76-79 0.055602
system.mem_ctrls.rdPerTurnAround::80-83 0.139005
system.mem_ctrls.rdPerTurnAround::84-87 0.055602
system.mem_ctrls.rdPerTurnAround::92-95 0.055602
system.mem_ctrls.rdPerTurnAround::104-107 0.027801
system.mem_ctrls.rdPerTurnAround::20480-21503 0.158107
system.mem_ctrls.rdPerTurnAround::2048-3071 0.116087
system.l2.UpgradeReq.hits::switch_cpus.data 0.150255
system.l2.UpgradeReq.hits::total 0.150255
system.l2.UpgradeReq.accesses::switch_cpus.data 0.150255
system.l2.UpgradeReq.accesses::total 0.150255
system.mem_ctrls.rdPerTurnAround::28672-29695 0.076825
system.tol2bus.transDist::UpgradeReq 0.150255
system.tol2bus.transDist::UpgradeResp 0.150255
system.mem_ctrls.rdPerTurnAround::16-31 21.511000000000003
system.mem_ctrls.rdPerTurnAround::32-47 33.4957
system.mem_ctrls.rdPerTurnAround::48-63 8.066625
system.mem_ctrls.rdPerTurnAround::64-79 2.61205
system.mem_ctrls.rdPerTurnAround::80-95 2.7657000000000003
system.mem_ctrls.rdPerTurnAround::96-111 2.227925
system.mem_ctrls.rdPerTurnAround::112-127 1.07555
system.mem_ctrls.rdPerTurnAround::128-143 1.1523750000000001
system.mem_ctrls.rdPerTurnAround::144-159 1.7669750000000002
system.mem_ctrls.rdPerTurnAround::160-175 0.6914250000000001
system.mem_ctrls.rdPerTurnAround::176-191 0.9219
system.mem_ctrls.rdPerTurnAround::192-207 0.6914250000000001
system.mem_ctrls.rdPerTurnAround::208-223 0.38412500000000005
system.mem_ctrls.rdPerTurnAround::224-239 0.15365
system.mem_ctrls.rdPerTurnAround::240-255 0.076825
system.mem_ctrls.rdPerTurnAround::256-271 0.15365
system.mem_ctrls.rdPerTurnAround::272-287 0.15365
system.mem_ctrls.rdPerTurnAround::16384-17407 0.009762
CPI 1.055904414307086

Per-Address PND Load Violations:
