// Seed: 3485055560
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wor id_3;
  input wire id_2;
  inout tri1 id_1;
  assign module_1.id_1 = 0;
  logic id_4;
  assign #id_5 id_3 = 1;
  assign id_1 = (-1);
  assign id_1 = id_5;
endmodule
module module_1 #(
    parameter id_6 = 32'd14,
    parameter id_7 = 32'd71
) (
    input tri0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    input tri id_3,
    input tri1 id_4,
    input tri id_5,
    output wand _id_6,
    output supply1 _id_7,
    input tri id_8,
    input wire id_9,
    input wor id_10
);
  wire id_12;
  logic [id_6  &&  -1 : 1 'h0] id_13;
  ;
  module_0 modCall_1 (
      id_12,
      id_13,
      id_12
  );
  assign id_6 = !1;
  wire id_14[1 : id_7];
  ;
endmodule
