+====================+====================+=================================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock  | Pin                                                                                                                                                             |
+====================+====================+=================================================================================================================================================================+
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D                                                                                  |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D                                                                                  |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D                                                                                  |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][44]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D                                                                                  |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][49]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D                                                                                  |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][40]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D                                                                                  |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D                                                                                  |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D                                                                                  |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D                                                                                  |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][41]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[2]/D  |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[14]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][42]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][52]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[8]/D  |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][56]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[4]/D  |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][58]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][51]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[20]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[22]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[24]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[18]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[34]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[10]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[16]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D                                                                                  |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[26]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[12]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[0]/D  |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[27]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[17]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[19]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][54]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[46]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[13]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[36]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][50]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[28]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[6]/D  |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[35]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[25]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[23]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[11]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[30]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[31]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[45]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[9]/D  |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[29]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[7]/D  |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/shifted_data_in_reg[7][60]_srl8/D                                                                                 |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[38]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[32]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[44]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[5]/D  |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[37]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[56]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[47]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[1]/D  |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[21]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[52]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[39]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[48]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[33]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[50]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[54]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[15]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[3]/D  |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[51]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[49]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[55]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[53]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[42]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[57]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[40]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[58]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[41]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[43]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[60]/D |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_probe/your_instance_name/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_1_allx_typeA_inst/probeDelay1_reg[59]/D |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[29]/D                                                                                                                             |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[31]/D                                                                                                                             |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[30]/D                                                                                                                             |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[28]/D                                                                                                                             |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[27]/D                                                                                                                             |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[25]/D                                                                                                                             |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[21]/D                                                                                                                             |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[23]/D                                                                                                                             |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[26]/D                                                                                                                             |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[22]/D                                                                                                                             |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[24]/D                                                                                                                             |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[20]/D                                                                                                                             |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[17]/D                                                                                                                             |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[19]/D                                                                                                                             |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[18]/D                                                                                                                             |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[16]/D                                                                                                                             |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[13]/D                                                                                                                             |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[15]/D                                                                                                                             |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[12]/D                                                                                                                             |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[14]/D                                                                                                                             |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[11]/D                                                                                                                             |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[9]/D                                                                                                                              |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[10]/D                                                                                                                             |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[5]/D                                                                                                                              |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[7]/D                                                                                                                              |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[8]/D                                                                                                                              |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[6]/D                                                                                                                              |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[4]/D                                                                                                                              |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[3]/D                                                                                                                              |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[2]/D                                                                                                                              |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[1]/D                                                                                                                              |
| std_clk_clk_wiz_0  | std_clk_clk_wiz_0  | u_gate_a/gate_a_reg/D                                                                                                                                           |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/s_counter_reg[0]/D                                                                                                                              |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_gate_a_stand/gate_a_stand_reg/D                                                                                                                               |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/cnt_clk_std_reg_reg[21]/CE                                                                                                                      |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/cnt_clk_std_reg_reg[26]/CE                                                                                                                      |
| test_clk_clk_wiz_0 | test_clk_clk_wiz_0 | u_count_clk_std/cnt_clk_std_reg_reg[30]/CE                                                                                                                      |
+--------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
