verilog work "../../rtl/spi_slave_select.v"
verilog work "../../tb/spi_slave_select_tb.v"
verilog work "/home/cad/eda/Xilinx_14.6/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v"
