
*** Running vivado
    with args -log autoencoder_decoder_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source autoencoder_decoder_0_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Jul 26 19:54:50 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source autoencoder_decoder_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 515.477 ; gain = 200.090
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vansh/vck/NN_on_FPGA/encoder_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vansh/vck/NN_on_FPGA/decoder_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: autoencoder_decoder_0_0
Command: synth_design -top autoencoder_decoder_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 88800
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1375.363 ; gain = 447.367
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'autoencoder_decoder_0_0' [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ip/autoencoder_decoder_0_0/synth/autoencoder_decoder_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'decoder' [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder.v:9]
INFO: [Synth 8-6157] synthesizing module 'decoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'decoder_mul_16s_13s_26_1_1' [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_mul_16s_13s_26_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'decoder_mul_16s_13s_26_1_1' (0#1) [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_mul_16s_13s_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'decoder_mul_16s_12s_26_1_1' [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_mul_16s_12s_26_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'decoder_mul_16s_12s_26_1_1' (0#1) [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_mul_16s_12s_26_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'decoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' (0#1) [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'decoder_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s' [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'decoder_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s' (0#1) [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'decoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'decoder_mul_16s_11s_26_1_1' [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_mul_16s_11s_26_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'decoder_mul_16s_11s_26_1_1' (0#1) [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_mul_16s_11s_26_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'decoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' (0#1) [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s' [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb' [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb.v:7]
INFO: [Synth 8-3876] $readmem data file './decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb.dat' is read successfully [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb.v:117]
INFO: [Synth 8-3876] $readmem data file './decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb.dat' is read successfully [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb.v:118]
INFO: [Synth 8-3876] $readmem data file './decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb.dat' is read successfully [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb.v:119]
INFO: [Synth 8-3876] $readmem data file './decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb.dat' is read successfully [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb.v:120]
INFO: [Synth 8-3876] $readmem data file './decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb.dat' is read successfully [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb.v:121]
INFO: [Synth 8-3876] $readmem data file './decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb.dat' is read successfully [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb.v:122]
INFO: [Synth 8-3876] $readmem data file './decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb.dat' is read successfully [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb.v:123]
INFO: [Synth 8-3876] $readmem data file './decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb.dat' is read successfully [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb.v:124]
INFO: [Synth 8-6155] done synthesizing module 'decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb' (0#1) [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table_ROcud' [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table_ROcud.v:7]
INFO: [Synth 8-3876] $readmem data file './decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table_ROcud.dat' is read successfully [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table_ROcud.v:28]
INFO: [Synth 8-6155] done synthesizing module 'decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table_ROcud' (0#1) [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table_ROcud.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'decoder_sparsemux_21_4_17_1_1' [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_sparsemux_21_4_17_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'decoder_sparsemux_21_4_17_1_1' (0#1) [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_sparsemux_21_4_17_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'decoder_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' (0#1) [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'decoder_mul_18s_17ns_26_1_1' [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_mul_18s_17ns_26_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'decoder_mul_18s_17ns_26_1_1' (0#1) [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_mul_18s_17ns_26_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s' (0#1) [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'decoder_regslice_both' [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'decoder_regslice_both' (0#1) [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder.v:9]
INFO: [Synth 8-6155] done synthesizing module 'autoencoder_decoder_0_0' (0#1) [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ip/autoencoder_decoder_0_0/synth/autoencoder_decoder_0_0.v:53]
WARNING: [Synth 8-7129] Port reset in module decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table_ROcud is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module decoder_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1541.707 ; gain = 613.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1541.707 ; gain = 613.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1541.707 ; gain = 613.711
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.329 . Memory (MB): peak = 1541.707 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ip/autoencoder_decoder_0_0/constraints/decoder_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ip/autoencoder_decoder_0_0/constraints/decoder_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.runs/autoencoder_decoder_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.runs/autoencoder_decoder_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1643.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.259 . Memory (MB): peak = 1646.910 ; gain = 2.922
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1646.910 ; gain = 718.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1646.910 ; gain = 718.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.runs/autoencoder_decoder_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1646.910 ; gain = 718.914
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decoder_regslice_both'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decoder_regslice_both'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1646.910 ; gain = 718.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   26 Bit       Adders := 10    
	   2 Input   26 Bit       Adders := 3     
	   3 Input   25 Bit       Adders := 3     
	   2 Input   25 Bit       Adders := 1     
	   3 Input   24 Bit       Adders := 1     
	   2 Input   23 Bit       Adders := 1     
	   3 Input   23 Bit       Adders := 1     
	   3 Input   22 Bit       Adders := 3     
	   3 Input   21 Bit       Adders := 2     
	   2 Input   19 Bit       Adders := 7     
	   2 Input   18 Bit       Adders := 15    
	   3 Input   17 Bit       Adders := 16    
	   3 Input   16 Bit       Adders := 63    
	   4 Input   16 Bit       Adders := 41    
	   2 Input   16 Bit       Adders := 19    
	   5 Input   16 Bit       Adders := 3     
	   3 Input   15 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 69    
+---Registers : 
	              256 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               18 Bit    Registers := 11    
	               17 Bit    Registers := 112   
	               16 Bit    Registers := 306   
	               15 Bit    Registers := 26    
	               14 Bit    Registers := 14    
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 38    
+---ROMs : 
	                    ROMs := 17    
+---Muxes : 
	   2 Input  256 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 12    
	   3 Input   18 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 83    
	   2 Input   15 Bit        Muxes := 16    
	   6 Input   12 Bit        Muxes := 10    
	   5 Input   12 Bit        Muxes := 1     
	   6 Input   11 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 16    
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 14    
	   3 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_reg_902_reg' and it is trimmed from '26' to '16' bits. [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.v:392]
DSP Report: Generating DSP mul_16s_12s_26_1_1_U2/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U2/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U2/tmp_product.
DSP Report: Generating DSP mul_16s_13s_26_1_1_U3/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_26_1_1_U3/tmp_product is absorbed into DSP mul_16s_13s_26_1_1_U3/tmp_product.
DSP Report: Generating DSP mul_16s_13s_26_1_1_U4/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_26_1_1_U4/tmp_product is absorbed into DSP mul_16s_13s_26_1_1_U4/tmp_product.
DSP Report: Generating DSP mul_16s_13s_26_1_1_U1/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_26_1_1_U1/tmp_product is absorbed into DSP mul_16s_13s_26_1_1_U1/tmp_product.
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_35_reg_16051_reg' and it is trimmed from '24' to '16' bits. [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.v:1633]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln70_34_reg_16038_reg' and it is trimmed from '26' to '16' bits. [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.v:1632]
DSP Report: Generating DSP mul_16s_12s_26_1_1_U49/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U49/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U49/tmp_product.
DSP Report: Generating DSP mul_16s_12s_26_1_1_U26/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U26/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U26/tmp_product.
DSP Report: Generating DSP mul_16s_12s_26_1_1_U53/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U53/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U53/tmp_product.
DSP Report: Generating DSP mul_16s_12s_26_1_1_U39/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U39/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U39/tmp_product.
DSP Report: Generating DSP mul_16s_12s_26_1_1_U34/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U34/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U34/tmp_product.
DSP Report: Generating DSP mul_16s_12s_26_1_1_U48/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U48/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U48/tmp_product.
DSP Report: Generating DSP mul_16s_12s_26_1_1_U50/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U50/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U50/tmp_product.
DSP Report: Generating DSP mul_16s_12s_26_1_1_U31/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U31/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U31/tmp_product.
DSP Report: Generating DSP mul_16s_12s_26_1_1_U40/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U40/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U40/tmp_product.
DSP Report: Generating DSP mul_16s_12s_26_1_1_U41/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U41/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U41/tmp_product.
DSP Report: Generating DSP mul_16s_12s_26_1_1_U28/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U28/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U28/tmp_product.
DSP Report: Generating DSP mul_16s_12s_26_1_1_U52/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U52/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U52/tmp_product.
DSP Report: Generating DSP mul_16s_12s_26_1_1_U44/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U44/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U44/tmp_product.
DSP Report: Generating DSP mul_16s_12s_26_1_1_U33/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U33/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U33/tmp_product.
DSP Report: Generating DSP mul_16s_13s_26_1_1_U55/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_26_1_1_U55/tmp_product is absorbed into DSP mul_16s_13s_26_1_1_U55/tmp_product.
DSP Report: Generating DSP mul_16s_12s_26_1_1_U36/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U36/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U36/tmp_product.
DSP Report: Generating DSP mul_16s_12s_26_1_1_U32/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U32/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U32/tmp_product.
DSP Report: Generating DSP mul_16s_12s_26_1_1_U25/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U25/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U25/tmp_product.
DSP Report: Generating DSP mul_16s_12s_26_1_1_U42/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U42/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U42/tmp_product.
DSP Report: Generating DSP mul_16s_12s_26_1_1_U46/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U46/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U46/tmp_product.
DSP Report: Generating DSP mul_16s_12s_26_1_1_U38/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U38/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U38/tmp_product.
DSP Report: Generating DSP mul_16s_12s_26_1_1_U56/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U56/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U56/tmp_product.
DSP Report: Generating DSP mul_16s_12s_26_1_1_U30/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U30/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U30/tmp_product.
DSP Report: Generating DSP mul_16s_12s_26_1_1_U51/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U51/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U51/tmp_product.
DSP Report: Generating DSP mul_16s_12s_26_1_1_U27/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U27/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U27/tmp_product.
DSP Report: Generating DSP mul_16s_12s_26_1_1_U54/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U54/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U54/tmp_product.
DSP Report: Generating DSP mul_16s_12s_26_1_1_U47/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U47/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U47/tmp_product.
DSP Report: Generating DSP mul_16s_11s_26_1_1_U45/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_11s_26_1_1_U45/tmp_product is absorbed into DSP mul_16s_11s_26_1_1_U45/tmp_product.
DSP Report: Generating DSP mul_16s_12s_26_1_1_U29/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U29/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U29/tmp_product.
DSP Report: Generating DSP mul_16s_12s_26_1_1_U35/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U35/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U35/tmp_product.
DSP Report: Generating DSP mul_16s_12s_26_1_1_U37/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_12s_26_1_1_U37/tmp_product is absorbed into DSP mul_16s_12s_26_1_1_U37/tmp_product.
DSP Report: Generating DSP mul_16s_13s_26_1_1_U43/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_13s_26_1_1_U43/tmp_product is absorbed into DSP mul_16s_13s_26_1_1_U43/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U96/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_18s_17ns_26_1_1_U96/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U96/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U96/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U96/tmp_product.
DSP Report: register inv_exp_sum_reg_2901_reg is absorbed into DSP mul_18s_17ns_26_1_1_U96/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U96/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U96/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U97/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_18s_17ns_26_1_1_U97/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U97/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U97/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U97/tmp_product.
DSP Report: register inv_exp_sum_reg_2901_reg is absorbed into DSP mul_18s_17ns_26_1_1_U97/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U97/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U97/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U98/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_18s_17ns_26_1_1_U98/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U98/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U98/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U98/tmp_product.
DSP Report: register inv_exp_sum_reg_2901_reg is absorbed into DSP mul_18s_17ns_26_1_1_U98/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U98/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U98/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U99/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_18s_17ns_26_1_1_U99/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U99/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U99/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U99/tmp_product.
DSP Report: register inv_exp_sum_reg_2901_reg is absorbed into DSP mul_18s_17ns_26_1_1_U99/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U99/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U99/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U100/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_18s_17ns_26_1_1_U100/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U100/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U100/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U100/tmp_product.
DSP Report: register inv_exp_sum_reg_2901_reg is absorbed into DSP mul_18s_17ns_26_1_1_U100/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U100/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U100/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U101/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_18s_17ns_26_1_1_U101/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U101/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U101/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U101/tmp_product.
DSP Report: register inv_exp_sum_reg_2901_reg is absorbed into DSP mul_18s_17ns_26_1_1_U101/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U101/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U101/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U102/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_18s_17ns_26_1_1_U102/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U102/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U102/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U102/tmp_product.
DSP Report: register inv_exp_sum_reg_2901_reg is absorbed into DSP mul_18s_17ns_26_1_1_U102/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U102/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U102/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U103/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_18s_17ns_26_1_1_U103/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U103/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U103/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U103/tmp_product.
DSP Report: register inv_exp_sum_reg_2901_reg is absorbed into DSP mul_18s_17ns_26_1_1_U103/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U103/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U103/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U104/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_18s_17ns_26_1_1_U104/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U104/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U104/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U104/tmp_product.
DSP Report: register inv_exp_sum_reg_2901_reg is absorbed into DSP mul_18s_17ns_26_1_1_U104/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U104/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U104/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U105/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_18s_17ns_26_1_1_U105/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U105/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U105/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U105/tmp_product.
DSP Report: register inv_exp_sum_reg_2901_reg is absorbed into DSP mul_18s_17ns_26_1_1_U105/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U105/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U105/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U106/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_18s_17ns_26_1_1_U106/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U106/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U106/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U106/tmp_product.
DSP Report: register inv_exp_sum_reg_2901_reg is absorbed into DSP mul_18s_17ns_26_1_1_U106/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U106/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U106/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U107/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_18s_17ns_26_1_1_U107/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U107/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U107/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U107/tmp_product.
DSP Report: register inv_exp_sum_reg_2901_reg is absorbed into DSP mul_18s_17ns_26_1_1_U107/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U107/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U107/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U108/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_18s_17ns_26_1_1_U108/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U108/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U108/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U108/tmp_product.
DSP Report: register inv_exp_sum_reg_2901_reg is absorbed into DSP mul_18s_17ns_26_1_1_U108/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U108/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U108/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U109/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_18s_17ns_26_1_1_U109/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U109/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U109/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U109/tmp_product.
DSP Report: register inv_exp_sum_reg_2901_reg is absorbed into DSP mul_18s_17ns_26_1_1_U109/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U109/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U109/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U110/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_18s_17ns_26_1_1_U110/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U110/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U110/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U110/tmp_product.
DSP Report: register inv_exp_sum_reg_2901_reg is absorbed into DSP mul_18s_17ns_26_1_1_U110/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U110/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U110/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U111/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_18s_17ns_26_1_1_U111/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U111/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U111/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U111/tmp_product.
DSP Report: register inv_exp_sum_reg_2901_reg is absorbed into DSP mul_18s_17ns_26_1_1_U111/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U111/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U111/tmp_product.
WARNING: [Synth 8-7129] Port ap_rst in module decoder_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 1646.910 ; gain = 718.914
---------------------------------------------------------------------------------
 Sort Area is  mul_18s_17ns_26_1_1_U100/tmp_product_2c : 0 0 : 2532 2532 : Used 1 time 0
 Sort Area is  mul_18s_17ns_26_1_1_U101/tmp_product_2d : 0 0 : 2532 2532 : Used 1 time 0
 Sort Area is  mul_18s_17ns_26_1_1_U102/tmp_product_2e : 0 0 : 2532 2532 : Used 1 time 0
 Sort Area is  mul_18s_17ns_26_1_1_U103/tmp_product_2f : 0 0 : 2532 2532 : Used 1 time 0
 Sort Area is  mul_18s_17ns_26_1_1_U104/tmp_product_30 : 0 0 : 2532 2532 : Used 1 time 0
 Sort Area is  mul_18s_17ns_26_1_1_U105/tmp_product_31 : 0 0 : 2532 2532 : Used 1 time 0
 Sort Area is  mul_18s_17ns_26_1_1_U106/tmp_product_32 : 0 0 : 2532 2532 : Used 1 time 0
 Sort Area is  mul_18s_17ns_26_1_1_U107/tmp_product_33 : 0 0 : 2532 2532 : Used 1 time 0
 Sort Area is  mul_18s_17ns_26_1_1_U108/tmp_product_34 : 0 0 : 2532 2532 : Used 1 time 0
 Sort Area is  mul_18s_17ns_26_1_1_U109/tmp_product_35 : 0 0 : 2532 2532 : Used 1 time 0
 Sort Area is  mul_18s_17ns_26_1_1_U110/tmp_product_36 : 0 0 : 2532 2532 : Used 1 time 0
 Sort Area is  mul_18s_17ns_26_1_1_U111/tmp_product_37 : 0 0 : 2532 2532 : Used 1 time 0
 Sort Area is  mul_18s_17ns_26_1_1_U96/tmp_product_27 : 0 0 : 2532 2532 : Used 1 time 0
 Sort Area is  mul_18s_17ns_26_1_1_U97/tmp_product_29 : 0 0 : 2532 2532 : Used 1 time 0
 Sort Area is  mul_18s_17ns_26_1_1_U98/tmp_product_2a : 0 0 : 2532 2532 : Used 1 time 0
 Sort Area is  mul_18s_17ns_26_1_1_U99/tmp_product_2b : 0 0 : 2532 2532 : Used 1 time 0
 Sort Area is  mul_16s_13s_26_1_1_U3/tmp_product_0 : 0 0 : 1497 1497 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U2/tmp_product_2 : 0 0 : 1335 1335 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U27/tmp_product_1f : 0 0 : 1335 1335 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U29/tmp_product_20 : 0 0 : 1335 1335 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U30/tmp_product_1d : 0 0 : 1335 1335 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U31/tmp_product_d : 0 0 : 1335 1335 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U32/tmp_product_17 : 0 0 : 1335 1335 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U34/tmp_product_10 : 0 0 : 1335 1335 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U35/tmp_product_25 : 0 0 : 1335 1335 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U37/tmp_product_24 : 0 0 : 1335 1335 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U38/tmp_product_1c : 0 0 : 1335 1335 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U42/tmp_product_15 : 0 0 : 1335 1335 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U44/tmp_product_8 : 0 0 : 1335 1335 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U47/tmp_product_22 : 0 0 : 1335 1335 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U48/tmp_product_f : 0 0 : 1335 1335 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U49/tmp_product_14 : 0 0 : 1335 1335 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U50/tmp_product_e : 0 0 : 1335 1335 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U52/tmp_product_a : 0 0 : 1335 1335 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U56/tmp_product_1e : 0 0 : 1335 1335 : Used 1 time 0
 Sort Area is  mul_16s_13s_26_1_1_U1/tmp_product_5 : 0 0 : 1335 1335 : Used 1 time 0
 Sort Area is  mul_16s_13s_26_1_1_U4/tmp_product_4 : 0 0 : 1335 1335 : Used 1 time 0
 Sort Area is  mul_16s_13s_26_1_1_U43/tmp_product_26 : 0 0 : 1335 1335 : Used 1 time 0
 Sort Area is  mul_16s_13s_26_1_1_U55/tmp_product_1a : 0 0 : 1335 1335 : Used 1 time 0
 Sort Area is  mul_16s_11s_26_1_1_U45/tmp_product_21 : 0 0 : 1235 1235 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U25/tmp_product_18 : 0 0 : 1235 1235 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U26/tmp_product_13 : 0 0 : 1235 1235 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U28/tmp_product_b : 0 0 : 1235 1235 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U33/tmp_product_6 : 0 0 : 1235 1235 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U36/tmp_product_19 : 0 0 : 1235 1235 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U39/tmp_product_11 : 0 0 : 1235 1235 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U40/tmp_product_9 : 0 0 : 1235 1235 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U41/tmp_product_c : 0 0 : 1235 1235 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U46/tmp_product_16 : 0 0 : 1235 1235 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U51/tmp_product_1b : 0 0 : 1235 1235 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U53/tmp_product_12 : 0 0 : 1235 1235 : Used 1 time 0
 Sort Area is  mul_16s_12s_26_1_1_U54/tmp_product_23 : 0 0 : 1235 1235 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------------------------------------------------------------+-----------------------+---------------+----------------+
|Module Name                                                           | RTL Object            | Depth x Width | Implemented As | 
+----------------------------------------------------------------------+-----------------------+---------------+----------------+
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | exp_table_U/q15_reg   | 1024x17       | Block RAM      | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | exp_table_U/q14_reg   | 1024x17       | Block RAM      | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | exp_table_U/q13_reg   | 1024x17       | Block RAM      | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | exp_table_U/q12_reg   | 1024x17       | Block RAM      | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | exp_table_U/q11_reg   | 1024x17       | Block RAM      | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | exp_table_U/q7_reg    | 1024x17       | Block RAM      | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | exp_table_U/q6_reg    | 1024x17       | Block RAM      | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | exp_table_U/q5_reg    | 1024x17       | Block RAM      | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | exp_table_U/q4_reg    | 1024x17       | Block RAM      | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | exp_table_U/q3_reg    | 1024x17       | Block RAM      | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | exp_table_U/q10_reg   | 1024x17       | Block RAM      | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | exp_table_U/q2_reg    | 1024x17       | Block RAM      | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | exp_table_U/q9_reg    | 1024x17       | Block RAM      | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | exp_table_U/q1_reg    | 1024x17       | Block RAM      | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | exp_table_U/q8_reg    | 1024x17       | Block RAM      | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | exp_table_U/q0_reg    | 1024x17       | Block RAM      | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | invert_table_U/q0_reg | 1024x15       | Block RAM      | 
+----------------------------------------------------------------------+-----------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                           | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_13s_26_1_1                                            | A*B         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_13s_26_1_1                                            | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_13s_26_1_1                                            | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_13s_26_1_1                                            | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_11s_26_1_1                                            | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_13s_26_1_1                                            | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A2*B''      | 18     | 18     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A2*B''      | 18     | 18     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A2*B''      | 18     | 18     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A2*B''      | 18     | 18     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A2*B''      | 18     | 18     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A2*B''      | 18     | 18     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A2*B''      | 18     | 18     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A2*B''      | 18     | 18     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A2*B''      | 18     | 18     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A2*B''      | 18     | 18     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A2*B''      | 18     | 18     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A2*B''      | 18     | 18     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A2*B''      | 18     | 18     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A2*B''      | 18     | 18     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A2*B''      | 18     | 18     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A2*B''      | 18     | 18     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:06 . Memory (MB): peak = 1646.910 ; gain = 718.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:19 . Memory (MB): peak = 1769.000 ; gain = 841.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_107/invert_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:28 . Memory (MB): peak = 1801.297 ; gain = 873.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:38 . Memory (MB): peak = 1814.805 ; gain = 886.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:38 . Memory (MB): peak = 1814.805 ; gain = 886.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:40 . Memory (MB): peak = 1814.805 ; gain = 886.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:40 . Memory (MB): peak = 1814.805 ; gain = 886.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:40 . Memory (MB): peak = 1814.812 ; gain = 886.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:41 . Memory (MB): peak = 1814.812 ; gain = 886.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|decoder     | grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_107/exp_res_reg_2713_pp0_iter6_reg_reg[16]    | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|decoder     | grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_107/exp_res_1_reg_2722_pp0_iter6_reg_reg[16]  | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|decoder     | grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_107/exp_res_2_reg_2731_pp0_iter6_reg_reg[16]  | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|decoder     | grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_107/exp_res_3_reg_2740_pp0_iter6_reg_reg[16]  | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|decoder     | grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_107/exp_res_4_reg_2749_pp0_iter6_reg_reg[16]  | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|decoder     | grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_107/exp_res_5_reg_2758_pp0_iter6_reg_reg[16]  | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|decoder     | grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_107/exp_res_6_reg_2767_pp0_iter6_reg_reg[16]  | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|decoder     | grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_107/exp_res_7_reg_2776_pp0_iter6_reg_reg[16]  | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|decoder     | grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_107/exp_res_8_reg_2785_pp0_iter6_reg_reg[16]  | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|decoder     | grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_107/exp_res_9_reg_2794_pp0_iter6_reg_reg[16]  | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|decoder     | grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_107/exp_res_10_reg_2803_pp0_iter6_reg_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|decoder     | grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_107/exp_res_11_reg_2812_pp0_iter6_reg_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|decoder     | grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_107/exp_res_12_reg_2821_pp0_iter6_reg_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|decoder     | grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_107/exp_res_13_reg_2830_pp0_iter6_reg_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|decoder     | grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_107/exp_res_14_reg_2839_pp0_iter6_reg_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|decoder     | grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_107/exp_res_15_reg_2848_pp0_iter6_reg_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
+------------+--------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                           | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_13s_26_1_1                                            | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_13s_26_1_1                                            | A*B         | 30     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_13s_26_1_1                                            | A*B         | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_11s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_12s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_13s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_mul_16s_13s_26_1_1                                            | A*B         | 15     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A'*B''      | 30     | 17     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A'*B''      | 30     | 17     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A'*B''      | 30     | 17     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A'*B''      | 30     | 17     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A'*B''      | 30     | 17     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A'*B''      | 30     | 17     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A'*B''      | 30     | 17     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A'*B''      | 30     | 17     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A'*B''      | 30     | 17     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A'*B''      | 30     | 17     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A'*B''      | 30     | 17     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A'*B''      | 30     | 17     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A'*B''      | 30     | 17     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A'*B''      | 30     | 17     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A'*B''      | 30     | 17     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s | A'*B''      | 30     | 17     | -      | -      | 36     | 1    | 2    | -    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   915|
|2     |DSP48E1  |    52|
|4     |LUT1     |   168|
|5     |LUT2     |  2108|
|6     |LUT3     |  1713|
|7     |LUT4     |  1683|
|8     |LUT5     |  1393|
|9     |LUT6     |  1458|
|10    |RAMB18E1 |     9|
|12    |SRL16E   |   272|
|13    |FDRE     |  6413|
|14    |FDSE     |   149|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:41 . Memory (MB): peak = 1814.812 ; gain = 886.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:34 . Memory (MB): peak = 1814.812 ; gain = 781.613
Synthesis Optimization Complete : Time (s): cpu = 00:01:18 ; elapsed = 00:01:41 . Memory (MB): peak = 1814.812 ; gain = 886.816
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.305 . Memory (MB): peak = 1824.430 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 976 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1828.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 859ac59f
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:55 . Memory (MB): peak = 1828.137 ; gain = 1301.457
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1828.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.runs/autoencoder_decoder_0_0_synth_1/autoencoder_decoder_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP autoencoder_decoder_0_0, cache-ID = 513ee79315d9de86
INFO: [Coretcl 2-1174] Renamed 63 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1828.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.runs/autoencoder_decoder_0_0_synth_1/autoencoder_decoder_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file autoencoder_decoder_0_0_utilization_synth.rpt -pb autoencoder_decoder_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 26 19:57:09 2024...
