INFO: Analyzing Verilog file "C:/Users/skakkar1/AppData/Local/Temp/VivadoEditorAssist3332138532627376156.tmp" into library work (VERI-1482)
INFO: analyzing module testbench (VERI-9002)
INFO: Analyzing Verilog file "C:/Users/skakkar1/AppData/Local/Temp/VivadoEditorAssist7598938716448670346.tmp" into library work (VERI-1482)
INFO: analyzing module ALU (VERI-9002)
