<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4180" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4180{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4180{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4180{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4180{left:97px;bottom:1039px;}
#t5_4180{left:139px;bottom:1039px;letter-spacing:-0.16px;}
#t6_4180{left:232px;bottom:1039px;}
#t7_4180{left:300px;bottom:1039px;letter-spacing:-0.12px;}
#t8_4180{left:300px;bottom:1017px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9_4180{left:300px;bottom:996px;letter-spacing:-0.12px;}
#ta_4180{left:97px;bottom:972px;}
#tb_4180{left:139px;bottom:972px;letter-spacing:-0.13px;}
#tc_4180{left:232px;bottom:972px;}
#td_4180{left:300px;bottom:972px;letter-spacing:-0.12px;}
#te_4180{left:300px;bottom:955px;letter-spacing:-0.13px;}
#tf_4180{left:300px;bottom:933px;letter-spacing:-0.11px;word-spacing:-0.61px;}
#tg_4180{left:300px;bottom:917px;letter-spacing:-0.11px;}
#th_4180{left:97px;bottom:892px;}
#ti_4180{left:139px;bottom:892px;letter-spacing:-0.13px;}
#tj_4180{left:232px;bottom:892px;}
#tk_4180{left:300px;bottom:892px;letter-spacing:-0.1px;}
#tl_4180{left:300px;bottom:871px;letter-spacing:-0.1px;}
#tm_4180{left:300px;bottom:849px;letter-spacing:-0.11px;}
#tn_4180{left:97px;bottom:825px;}
#to_4180{left:139px;bottom:825px;letter-spacing:-0.15px;}
#tp_4180{left:232px;bottom:825px;}
#tq_4180{left:300px;bottom:825px;letter-spacing:-0.12px;}
#tr_4180{left:300px;bottom:808px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ts_4180{left:300px;bottom:787px;letter-spacing:-0.12px;}
#tt_4180{left:300px;bottom:770px;letter-spacing:-0.12px;}
#tu_4180{left:300px;bottom:749px;letter-spacing:-0.12px;}
#tv_4180{left:300px;bottom:732px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tw_4180{left:300px;bottom:710px;letter-spacing:-0.12px;}
#tx_4180{left:300px;bottom:694px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ty_4180{left:97px;bottom:669px;}
#tz_4180{left:139px;bottom:669px;letter-spacing:-0.15px;}
#t10_4180{left:232px;bottom:669px;}
#t11_4180{left:300px;bottom:669px;letter-spacing:-0.11px;}
#t12_4180{left:300px;bottom:648px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t13_4180{left:300px;bottom:626px;letter-spacing:-0.12px;}
#t14_4180{left:93px;bottom:602px;letter-spacing:-0.19px;}
#t15_4180{left:139px;bottom:602px;letter-spacing:-0.14px;}
#t16_4180{left:232px;bottom:602px;}
#t17_4180{left:300px;bottom:602px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t18_4180{left:300px;bottom:580px;letter-spacing:-0.12px;}
#t19_4180{left:93px;bottom:556px;letter-spacing:-0.21px;}
#t1a_4180{left:139px;bottom:556px;letter-spacing:-0.13px;}
#t1b_4180{left:232px;bottom:556px;}
#t1c_4180{left:300px;bottom:556px;letter-spacing:-0.12px;}
#t1d_4180{left:300px;bottom:535px;letter-spacing:-0.11px;}
#t1e_4180{left:93px;bottom:510px;letter-spacing:-0.19px;}
#t1f_4180{left:139px;bottom:510px;letter-spacing:-0.16px;}
#t1g_4180{left:232px;bottom:510px;}
#t1h_4180{left:300px;bottom:510px;letter-spacing:-0.12px;}
#t1i_4180{left:300px;bottom:489px;letter-spacing:-0.12px;}
#t1j_4180{left:300px;bottom:467px;letter-spacing:-0.12px;}
#t1k_4180{left:93px;bottom:443px;letter-spacing:-0.19px;}
#t1l_4180{left:139px;bottom:443px;letter-spacing:-0.13px;}
#t1m_4180{left:232px;bottom:443px;}
#t1n_4180{left:300px;bottom:443px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1o_4180{left:300px;bottom:422px;letter-spacing:-0.12px;}
#t1p_4180{left:300px;bottom:400px;letter-spacing:-0.11px;}
#t1q_4180{left:84px;bottom:376px;letter-spacing:-0.13px;}
#t1r_4180{left:139px;bottom:376px;letter-spacing:-0.14px;}
#t1s_4180{left:232px;bottom:376px;}
#t1t_4180{left:300px;bottom:376px;letter-spacing:-0.11px;}
#t1u_4180{left:300px;bottom:359px;letter-spacing:-0.11px;word-spacing:-0.63px;}
#t1v_4180{left:300px;bottom:342px;letter-spacing:-0.11px;}
#t1w_4180{left:300px;bottom:321px;letter-spacing:-0.11px;}
#t1x_4180{left:300px;bottom:305px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1y_4180{left:364px;bottom:305px;letter-spacing:-0.11px;}
#t1z_4180{left:316px;bottom:290px;letter-spacing:-0.14px;}
#t20_4180{left:300px;bottom:275px;letter-spacing:-0.12px;}
#t21_4180{left:300px;bottom:258px;letter-spacing:-0.11px;}
#t22_4180{left:300px;bottom:241px;letter-spacing:-0.12px;}
#t23_4180{left:93px;bottom:217px;letter-spacing:-0.2px;}
#t24_4180{left:139px;bottom:217px;letter-spacing:-0.14px;}
#t25_4180{left:232px;bottom:217px;}
#t26_4180{left:300px;bottom:217px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t27_4180{left:318px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t28_4180{left:76px;bottom:1063px;letter-spacing:-0.14px;}
#t29_4180{left:151px;bottom:1063px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t2a_4180{left:233px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2b_4180{left:524px;bottom:1063px;letter-spacing:-0.12px;word-spacing:0.06px;}

.s1_4180{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4180{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4180{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4180{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4180{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4180" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4180Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4180" style="-webkit-user-select: none;"><object width="935" height="1210" data="4180/4180.svg" type="image/svg+xml" id="pdf4180" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4180" class="t s1_4180">33-18 </span><span id="t2_4180" class="t s1_4180">Vol. 3C </span>
<span id="t3_4180" class="t s2_4180">INTEL® PROCESSOR TRACE </span>
<span id="t4_4180" class="t s3_4180">5 </span><span id="t5_4180" class="t s3_4180">FUPonPTW </span><span id="t6_4180" class="t s3_4180">0 </span><span id="t7_4180" class="t s3_4180">0: PTW packets are not followed by FUPs. </span>
<span id="t8_4180" class="t s3_4180">1: PTW packets are followed by FUPs. </span>
<span id="t9_4180" class="t s3_4180">This bit is reserved when CPUID.(EAX=14H, ECX=0):EBX[bit 4] (“PTWRITE Supported”) is 0. </span>
<span id="ta_4180" class="t s3_4180">6 </span><span id="tb_4180" class="t s3_4180">FabricEn </span><span id="tc_4180" class="t s3_4180">0 </span><span id="td_4180" class="t s3_4180">0: Trace output is directed to the memory subsystem, mechanism depends on </span>
<span id="te_4180" class="t s3_4180">IA32_RTIT_CTL.ToPA. </span>
<span id="tf_4180" class="t s3_4180">1: Trace output is directed to the trace transport subsystem, IA32_RTIT_CTL.ToPA is ignored. </span>
<span id="tg_4180" class="t s3_4180">This bit is reserved if CPUID.(EAX=14H, ECX=0):ECX[bit 3] = 0. </span>
<span id="th_4180" class="t s3_4180">7 </span><span id="ti_4180" class="t s3_4180">CR3Filter </span><span id="tj_4180" class="t s3_4180">0 </span><span id="tk_4180" class="t s3_4180">0: Disables CR3 filtering. </span>
<span id="tl_4180" class="t s3_4180">1: Enables CR3 filtering. </span>
<span id="tm_4180" class="t s3_4180">This bit is reserved if CPUID.(EAX=14H, ECX=0):EBX[bit 0] (“CR3 Filtering Support”) is 0. </span>
<span id="tn_4180" class="t s3_4180">8 </span><span id="to_4180" class="t s3_4180">ToPA </span><span id="tp_4180" class="t s3_4180">0 </span><span id="tq_4180" class="t s3_4180">0: Single-range output scheme enabled if CPUID.(EAX=14H, ECX=0):ECX.SNGLRGNOUT[bit 2] </span>
<span id="tr_4180" class="t s3_4180">= 1 and IA32_RTIT_CTL.FabricEn=0. </span>
<span id="ts_4180" class="t s3_4180">1: ToPA output scheme enabled (see Section 33.2.7.2) if CPUID.(EAX=14H, </span>
<span id="tt_4180" class="t s3_4180">ECX=0):ECX.TOPA[bit 0] = 1, and IA32_RTIT_CTL.FabricEn=0. </span>
<span id="tu_4180" class="t s3_4180">Note: WRMSR to IA32_RTIT_CTL that sets TraceEn but clears this bit and FabricEn would </span>
<span id="tv_4180" class="t s3_4180">cause #GP, if CPUID.(EAX=14H, ECX=0):ECX.SNGLRGNOUT[bit 2] = 0. </span>
<span id="tw_4180" class="t s3_4180">WRMSR to IA32_RTIT_CTL that sets this bit causes #GP, if CPUID.(EAX=14H, </span>
<span id="tx_4180" class="t s3_4180">ECX=0):ECX.TOPA[bit 0] = 0. </span>
<span id="ty_4180" class="t s3_4180">9 </span><span id="tz_4180" class="t s3_4180">MTCEn </span><span id="t10_4180" class="t s3_4180">0 </span><span id="t11_4180" class="t s3_4180">0: Disables MTC Packet (see Section 33.4.2.16). </span>
<span id="t12_4180" class="t s3_4180">1: Enables MTC Packet. </span>
<span id="t13_4180" class="t s3_4180">This bit is reserved if CPUID.(EAX=14H, ECX=0):EBX[bit 3] = 0. </span>
<span id="t14_4180" class="t s3_4180">10 </span><span id="t15_4180" class="t s3_4180">TSCEn </span><span id="t16_4180" class="t s3_4180">0 </span><span id="t17_4180" class="t s3_4180">0: Disable TSC packets. </span>
<span id="t18_4180" class="t s3_4180">1: Enable TSC packets (see Section 33.4.2.11). </span>
<span id="t19_4180" class="t s3_4180">11 </span><span id="t1a_4180" class="t s3_4180">DisRETC </span><span id="t1b_4180" class="t s3_4180">0 </span><span id="t1c_4180" class="t s3_4180">0: Enable RET compression. </span>
<span id="t1d_4180" class="t s3_4180">1: Disable RET compression (see Section 33.2.1.2). </span>
<span id="t1e_4180" class="t s3_4180">12 </span><span id="t1f_4180" class="t s3_4180">PTWEn </span><span id="t1g_4180" class="t s3_4180">0 </span><span id="t1h_4180" class="t s3_4180">0: PTWRITE packet generation disabled. </span>
<span id="t1i_4180" class="t s3_4180">1: PTWRITE packet generation enabled (see Table 33-40 “PTW Packet Definition”). </span>
<span id="t1j_4180" class="t s3_4180">This bit is reserved when CPUID.(EAX=14H, ECX=0):EBX[bit 4] (“PTWRITE Supported”) is 0. </span>
<span id="t1k_4180" class="t s3_4180">13 </span><span id="t1l_4180" class="t s3_4180">BranchEn </span><span id="t1m_4180" class="t s3_4180">0 </span><span id="t1n_4180" class="t s3_4180">0: Disable COFI-based packets. </span>
<span id="t1o_4180" class="t s3_4180">1: Enable COFI-based packets: FUP, TIP, TIP.PGE, TIP.PGD, TNT, MODE.Exec, MODE.TSX. </span>
<span id="t1p_4180" class="t s3_4180">See Section 33.2.6.4 for details on BranchEn. </span>
<span id="t1q_4180" class="t s3_4180">17:14 </span><span id="t1r_4180" class="t s3_4180">MTCFreq </span><span id="t1s_4180" class="t s3_4180">0 </span><span id="t1t_4180" class="t s3_4180">Defines MTC packet Frequency, which is based on the core crystal clock, or Always Running </span>
<span id="t1u_4180" class="t s3_4180">Timer (ART). MTC will be sent each time the selected ART bit toggles. The following Encodings </span>
<span id="t1v_4180" class="t s3_4180">are defined: </span>
<span id="t1w_4180" class="t s3_4180">0: ART(0), 1: ART(1), 2: ART(2), 3: ART(3), 4: ART(4), 5: ART(5), 6: ART(6), 7: ART(7), </span>
<span id="t1x_4180" class="t s3_4180">8: ART(8), </span><span id="t1y_4180" class="t s3_4180">9: ART(9), 10: ART(10), 11: ART(11), 12: ART(12), 13: ART(13), 14: ART(14), 15: </span>
<span id="t1z_4180" class="t s3_4180">ART(15) </span>
<span id="t20_4180" class="t s3_4180">Software must use CPUID to query the supported encodings in the processor, see Section </span>
<span id="t21_4180" class="t s3_4180">33.3.1. Use of unsupported encodings will result in a #GP fault. This field is reserved if </span>
<span id="t22_4180" class="t s3_4180">CPUID.(EAX=14H, ECX=0):EBX[bit 3] = 0. </span>
<span id="t23_4180" class="t s3_4180">18 </span><span id="t24_4180" class="t s3_4180">Reserved </span><span id="t25_4180" class="t s3_4180">0 </span><span id="t26_4180" class="t s3_4180">Must be 0. </span>
<span id="t27_4180" class="t s4_4180">Table 33-6. IA32_RTIT_CTL MSR (Contd.) </span>
<span id="t28_4180" class="t s5_4180">Position </span><span id="t29_4180" class="t s5_4180">Bit Name </span><span id="t2a_4180" class="t s5_4180">At Reset </span><span id="t2b_4180" class="t s5_4180">Bit Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
