{
  "Top": "demo",
  "RtlTop": "demo",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a200t",
    "Package": "-fbg484",
    "Speed": "-3"
  },
  "HlsSolution": {"Config": [
      "config_sdx -target=none",
      "config_export -vivado_optimization_level=2",
      "config_export -vivado_phys_opt=place",
      "config_export -vivado_report_level=0"
    ]},
  "Args": {"buf": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "RTML_buffer<int, 100>",
        "structImpl": "flat-interface",
        "fields": {
          "array": {
            "order": "0",
            "kinds": [
              "struct",
              "array"
            ],
            "dataType": "Event<int>",
            "arraySizes": ["101"],
            "structImpl": "flat-interface",
            "fields": {
              "data": {
                "order": "0",
                "dataType": "int",
                "dataWidth": "32",
                "multiInterfaceRef": [
                  "buf_array_data_address0",
                  "buf_array_data_q0"
                ],
                "structImpl": "interface"
              },
              "time": {
                "order": "1",
                "dataType": "long",
                "dataWidth": "64",
                "multiInterfaceRef": [
                  "buf_array_time_address0",
                  "buf_array_time_q0"
                ],
                "structImpl": "interface"
              }
            }
          },
          "top": {
            "order": "1",
            "dataType": "long",
            "dataWidth": "64",
            "interfaceRef": "buf_top",
            "structImpl": "field"
          },
          "bottom": {
            "order": "2",
            "dataType": "long",
            "dataWidth": "64",
            "interfaceRef": "buf_bottom",
            "structImpl": "field"
          },
          "writer": {
            "order": "3",
            "dataType": "bool",
            "dataWidth": "1",
            "interfaceRef": "buf_writer",
            "structImpl": "field"
          },
          "size": {
            "order": "4",
            "dataType": "long",
            "dataWidth": "64",
            "interfaceRef": "buf_size",
            "structImpl": "field"
          }
        }
      }
    }},
  "Return": {
    "dataType": "three_valued_type",
    "dataWidth": "2",
    "interfaceRef": "ap_return"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "0.625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "demo",
    "Version": "1.0",
    "DisplayName": "Demo",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/mon1.cpp"],
    "Vhdl": [
      "impl\/vhdl\/demo_dcmp_64ns_64cud.vhd",
      "impl\/vhdl\/demo_sitodp_64ns_dEe.vhd",
      "impl\/vhdl\/demo_urem_64ns_64bkb.vhd",
      "impl\/vhdl\/pull.vhd",
      "impl\/vhdl\/three_valued_type_un.vhd",
      "impl\/vhdl\/demo.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/demo_dcmp_64ns_64cud.v",
      "impl\/verilog\/demo_sitodp_64ns_dEe.v",
      "impl\/verilog\/demo_urem_64ns_64bkb.v",
      "impl\/verilog\/pull.v",
      "impl\/verilog\/three_valued_type_un.v",
      "impl\/verilog\/demo.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/demo_ap_dcmp_0_no_dsp_64_ip.tcl",
      "impl\/misc\/demo_ap_sitodp_6_no_dsp_64_ip.tcl"
    ],
    "DesignXml": "\/home\/dematos\/rmtld3synth\/examples\/fpga\/simple_monitor\/solution1\/.autopilot\/db\/demo.design.xml",
    "DebugDir": "\/home\/dematos\/rmtld3synth\/examples\/fpga\/simple_monitor\/solution1\/.debug",
    "ProtoInst": ["\/home\/dematos\/rmtld3synth\/examples\/fpga\/simple_monitor\/solution1\/.debug\/demo.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "demo_ap_dcmp_0_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name demo_ap_dcmp_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "demo_ap_sitodp_6_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name demo_ap_sitodp_6_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_return": {
      "type": "data",
      "dir": "out",
      "width": "2",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "2"
        }},
      "bundle_name": "ap_return",
      "bundle_role": "default"
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "buf_array_data_address0": {
      "type": "data",
      "dir": "out",
      "width": "7",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "7"
        }},
      "bundle_name": "buf_array_data",
      "bundle_role": "address0"
    },
    "buf_array_data_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "buf_array_data",
      "bundle_role": "q0"
    },
    "buf_array_time_address0": {
      "type": "data",
      "dir": "out",
      "width": "7",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "7"
        }},
      "bundle_name": "buf_array_time",
      "bundle_role": "address0"
    },
    "buf_array_time_q0": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "64"
        }},
      "bundle_name": "buf_array_time",
      "bundle_role": "q0"
    },
    "buf_bottom": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "64"
        }},
      "bundle_name": "buf_bottom",
      "bundle_role": "default"
    },
    "buf_size": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "64"
        }},
      "bundle_name": "buf_size",
      "bundle_role": "default"
    },
    "buf_top": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "64"
        }},
      "bundle_name": "buf_top",
      "bundle_role": "default"
    },
    "buf_writer": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }},
      "bundle_name": "buf_writer",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "2"
    },
    "buf_array_data_address0": {
      "dir": "out",
      "width": "7"
    },
    "buf_array_data_ce0": {
      "dir": "out",
      "width": "1"
    },
    "buf_array_data_q0": {
      "dir": "in",
      "width": "32"
    },
    "buf_array_time_address0": {
      "dir": "out",
      "width": "7"
    },
    "buf_array_time_ce0": {
      "dir": "out",
      "width": "1"
    },
    "buf_array_time_q0": {
      "dir": "in",
      "width": "64"
    },
    "buf_top": {
      "dir": "in",
      "width": "64"
    },
    "buf_bottom": {
      "dir": "in",
      "width": "64"
    },
    "buf_writer": {
      "dir": "in",
      "width": "1"
    },
    "buf_size": {
      "dir": "in",
      "width": "64"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "demo",
      "Instances": [
        {
          "ModuleName": "pull",
          "InstanceName": "grp_pull_fu_163"
        },
        {
          "ModuleName": "three_valued_type_un",
          "InstanceName": "grp_three_valued_type_un_fu_177"
        }
      ]
    },
    "Info": {
      "three_valued_type_un": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pull": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "demo": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "three_valued_type_un": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "57",
          "LatencyWorst": "74",
          "PipelineIIMin": "3",
          "PipelineIIMax": "74",
          "PipelineII": "3 ~ 74",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.188"
        },
        "Area": {
          "FF": "1157",
          "LUT": "1264",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "pull": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "23",
          "LatencyWorst": "77",
          "PipelineIIMin": "3",
          "PipelineIIMax": "77",
          "PipelineII": "3 ~ 77",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.078"
        },
        "Area": {
          "FF": "1900",
          "LUT": "2063",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "demo": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.743"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "90",
            "PipelineDepthMax": "235",
            "PipelineDepth": "90 ~ 235"
          }],
        "Area": {
          "DSP48E": "0",
          "FF": "5458",
          "LUT": "5397",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "demo",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-08-14 17:33:54 WEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
