Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jan 25 11:47:15 2022
| Host         : LAPTOP-KQA1L2VP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file led_mover_timing_summary_routed.rpt -pb led_mover_timing_summary_routed.pb -rpx led_mover_timing_summary_routed.rpx -warn_on_violation
| Design       : led_mover
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.846        0.000                      0                    9        0.231        0.000                      0                    9        3.500        0.000                       0                     7  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.846        0.000                      0                    9        0.231        0.000                      0                    9        3.500        0.000                       0                     7  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 in1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.642ns (33.944%)  route 1.249ns (66.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.866     5.940    clk_IBUF_BUFG
    SLICE_X112Y97        FDRE                                         r  in1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97        FDRE (Prop_fdre_C_Q)         0.518     6.458 f  in1_reg/Q
                         net (fo=1, routed)           0.661     7.119    p_0_in[1]
    SLICE_X112Y97        LUT2 (Prop_lut2_I1_O)        0.124     7.243 r  o_led[3]_i_1/O
                         net (fo=4, routed)           0.588     7.831    o_led[3]_i_1_n_0
    SLICE_X113Y97        FDRE                                         r  o_led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.687    13.451    clk_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  o_led_reg[0]/C
                         clock pessimism              0.466    13.918    
                         clock uncertainty           -0.035    13.882    
    SLICE_X113Y97        FDRE (Setup_fdre_C_CE)      -0.205    13.677    o_led_reg[0]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 in1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.642ns (33.944%)  route 1.249ns (66.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.866     5.940    clk_IBUF_BUFG
    SLICE_X112Y97        FDRE                                         r  in1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97        FDRE (Prop_fdre_C_Q)         0.518     6.458 f  in1_reg/Q
                         net (fo=1, routed)           0.661     7.119    p_0_in[1]
    SLICE_X112Y97        LUT2 (Prop_lut2_I1_O)        0.124     7.243 r  o_led[3]_i_1/O
                         net (fo=4, routed)           0.588     7.831    o_led[3]_i_1_n_0
    SLICE_X113Y97        FDRE                                         r  o_led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.687    13.451    clk_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  o_led_reg[1]/C
                         clock pessimism              0.466    13.918    
                         clock uncertainty           -0.035    13.882    
    SLICE_X113Y97        FDRE (Setup_fdre_C_CE)      -0.205    13.677    o_led_reg[1]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 in1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.642ns (33.944%)  route 1.249ns (66.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.866     5.940    clk_IBUF_BUFG
    SLICE_X112Y97        FDRE                                         r  in1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97        FDRE (Prop_fdre_C_Q)         0.518     6.458 f  in1_reg/Q
                         net (fo=1, routed)           0.661     7.119    p_0_in[1]
    SLICE_X112Y97        LUT2 (Prop_lut2_I1_O)        0.124     7.243 r  o_led[3]_i_1/O
                         net (fo=4, routed)           0.588     7.831    o_led[3]_i_1_n_0
    SLICE_X113Y97        FDRE                                         r  o_led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.687    13.451    clk_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  o_led_reg[2]/C
                         clock pessimism              0.466    13.918    
                         clock uncertainty           -0.035    13.882    
    SLICE_X113Y97        FDRE (Setup_fdre_C_CE)      -0.205    13.677    o_led_reg[2]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 in1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.642ns (33.944%)  route 1.249ns (66.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.866     5.940    clk_IBUF_BUFG
    SLICE_X112Y97        FDRE                                         r  in1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97        FDRE (Prop_fdre_C_Q)         0.518     6.458 f  in1_reg/Q
                         net (fo=1, routed)           0.661     7.119    p_0_in[1]
    SLICE_X112Y97        LUT2 (Prop_lut2_I1_O)        0.124     7.243 r  o_led[3]_i_1/O
                         net (fo=4, routed)           0.588     7.831    o_led[3]_i_1_n_0
    SLICE_X113Y97        FDRE                                         r  o_led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.687    13.451    clk_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  o_led_reg[3]/C
                         clock pessimism              0.466    13.918    
                         clock uncertainty           -0.035    13.882    
    SLICE_X113Y97        FDRE (Setup_fdre_C_CE)      -0.205    13.677    o_led_reg[3]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             6.778ns  (required time - arrival time)
  Source:                 in0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            in1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.518ns (45.354%)  route 0.624ns (54.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.866     5.940    clk_IBUF_BUFG
    SLICE_X112Y97        FDRE                                         r  in0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97        FDRE (Prop_fdre_C_Q)         0.518     6.458 r  in0_reg/Q
                         net (fo=2, routed)           0.624     7.082    p_0_in[0]
    SLICE_X112Y97        FDRE                                         r  in1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.687    13.451    clk_IBUF_BUFG
    SLICE_X112Y97        FDRE                                         r  in1_reg/C
                         clock pessimism              0.488    13.940    
                         clock uncertainty           -0.035    13.904    
    SLICE_X112Y97        FDRE (Setup_fdre_C_D)       -0.045    13.859    in1_reg
  -------------------------------------------------------------------
                         required time                         13.859    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                  6.778    

Slack (MET) :             6.826ns  (required time - arrival time)
  Source:                 o_led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.456ns (42.207%)  route 0.624ns (57.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.866     5.940    clk_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  o_led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.456     6.396 r  o_led_reg[2]/Q
                         net (fo=2, routed)           0.624     7.020    led_OBUF[2]
    SLICE_X113Y97        FDRE                                         r  o_led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.687    13.451    clk_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  o_led_reg[3]/C
                         clock pessimism              0.488    13.940    
                         clock uncertainty           -0.035    13.904    
    SLICE_X113Y97        FDRE (Setup_fdre_C_D)       -0.058    13.846    o_led_reg[3]
  -------------------------------------------------------------------
                         required time                         13.846    
                         arrival time                          -7.020    
  -------------------------------------------------------------------
                         slack                                  6.826    

Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 o_led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.456ns (42.404%)  route 0.619ns (57.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.866     5.940    clk_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  o_led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.456     6.396 r  o_led_reg[1]/Q
                         net (fo=2, routed)           0.619     7.015    led_OBUF[1]
    SLICE_X113Y97        FDRE                                         r  o_led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.687    13.451    clk_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  o_led_reg[2]/C
                         clock pessimism              0.488    13.940    
                         clock uncertainty           -0.035    13.904    
    SLICE_X113Y97        FDRE (Setup_fdre_C_D)       -0.061    13.843    o_led_reg[2]
  -------------------------------------------------------------------
                         required time                         13.843    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                  6.828    

Slack (MET) :             6.893ns  (required time - arrival time)
  Source:                 o_led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.456ns (46.031%)  route 0.535ns (53.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.866     5.940    clk_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  o_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.456     6.396 r  o_led_reg[0]/Q
                         net (fo=2, routed)           0.535     6.930    led_OBUF[0]
    SLICE_X113Y97        FDRE                                         r  o_led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.687    13.451    clk_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  o_led_reg[1]/C
                         clock pessimism              0.488    13.940    
                         clock uncertainty           -0.035    13.904    
    SLICE_X113Y97        FDRE (Setup_fdre_C_D)       -0.081    13.823    o_led_reg[1]
  -------------------------------------------------------------------
                         required time                         13.823    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                  6.893    

Slack (MET) :             6.956ns  (required time - arrival time)
  Source:                 o_led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.456ns (48.433%)  route 0.486ns (51.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.866     5.940    clk_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  o_led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.456     6.396 r  o_led_reg[3]/Q
                         net (fo=2, routed)           0.486     6.881    led_OBUF[3]
    SLICE_X113Y97        FDRE                                         r  o_led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.687    13.451    clk_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  o_led_reg[0]/C
                         clock pessimism              0.488    13.940    
                         clock uncertainty           -0.035    13.904    
    SLICE_X113Y97        FDRE (Setup_fdre_C_D)       -0.067    13.837    o_led_reg[0]
  -------------------------------------------------------------------
                         required time                         13.837    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                  6.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 o_led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.921%)  route 0.160ns (53.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.637     1.723    clk_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  o_led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  o_led_reg[3]/Q
                         net (fo=2, routed)           0.160     2.024    led_OBUF[3]
    SLICE_X113Y97        FDRE                                         r  o_led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.909     2.251    clk_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  o_led_reg[0]/C
                         clock pessimism             -0.528     1.723    
    SLICE_X113Y97        FDRE (Hold_fdre_C_D)         0.070     1.793    o_led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 o_led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.299%)  route 0.185ns (56.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.637     1.723    clk_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  o_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  o_led_reg[0]/Q
                         net (fo=2, routed)           0.185     2.049    led_OBUF[0]
    SLICE_X113Y97        FDRE                                         r  o_led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.909     2.251    clk_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  o_led_reg[1]/C
                         clock pessimism             -0.528     1.723    
    SLICE_X113Y97        FDRE (Hold_fdre_C_D)         0.066     1.789    o_led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 o_led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.564%)  route 0.215ns (60.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.637     1.723    clk_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  o_led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  o_led_reg[2]/Q
                         net (fo=2, routed)           0.215     2.080    led_OBUF[2]
    SLICE_X113Y97        FDRE                                         r  o_led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.909     2.251    clk_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  o_led_reg[3]/C
                         clock pessimism             -0.528     1.723    
    SLICE_X113Y97        FDRE (Hold_fdre_C_D)         0.072     1.795    o_led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 o_led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.564%)  route 0.215ns (60.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.637     1.723    clk_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  o_led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  o_led_reg[1]/Q
                         net (fo=2, routed)           0.215     2.080    led_OBUF[1]
    SLICE_X113Y97        FDRE                                         r  o_led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.909     2.251    clk_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  o_led_reg[2]/C
                         clock pessimism             -0.528     1.723    
    SLICE_X113Y97        FDRE (Hold_fdre_C_D)         0.070     1.793    o_led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 in0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            in1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.603%)  route 0.212ns (56.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.637     1.723    clk_IBUF_BUFG
    SLICE_X112Y97        FDRE                                         r  in0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  in0_reg/Q
                         net (fo=2, routed)           0.212     2.099    p_0_in[0]
    SLICE_X112Y97        FDRE                                         r  in1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.909     2.251    clk_IBUF_BUFG
    SLICE_X112Y97        FDRE                                         r  in1_reg/C
                         clock pessimism             -0.528     1.723    
    SLICE_X112Y97        FDRE (Hold_fdre_C_D)         0.052     1.775    in1_reg
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 in0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.375%)  route 0.366ns (63.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.637     1.723    clk_IBUF_BUFG
    SLICE_X112Y97        FDRE                                         r  in0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  in0_reg/Q
                         net (fo=2, routed)           0.175     2.062    p_0_in[0]
    SLICE_X112Y97        LUT2 (Prop_lut2_I0_O)        0.045     2.107 r  o_led[3]_i_1/O
                         net (fo=4, routed)           0.190     2.298    o_led[3]_i_1_n_0
    SLICE_X113Y97        FDRE                                         r  o_led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.909     2.251    clk_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  o_led_reg[0]/C
                         clock pessimism             -0.515     1.736    
    SLICE_X113Y97        FDRE (Hold_fdre_C_CE)       -0.039     1.697    o_led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 in0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.375%)  route 0.366ns (63.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.637     1.723    clk_IBUF_BUFG
    SLICE_X112Y97        FDRE                                         r  in0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  in0_reg/Q
                         net (fo=2, routed)           0.175     2.062    p_0_in[0]
    SLICE_X112Y97        LUT2 (Prop_lut2_I0_O)        0.045     2.107 r  o_led[3]_i_1/O
                         net (fo=4, routed)           0.190     2.298    o_led[3]_i_1_n_0
    SLICE_X113Y97        FDRE                                         r  o_led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.909     2.251    clk_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  o_led_reg[1]/C
                         clock pessimism             -0.515     1.736    
    SLICE_X113Y97        FDRE (Hold_fdre_C_CE)       -0.039     1.697    o_led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 in0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.375%)  route 0.366ns (63.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.637     1.723    clk_IBUF_BUFG
    SLICE_X112Y97        FDRE                                         r  in0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  in0_reg/Q
                         net (fo=2, routed)           0.175     2.062    p_0_in[0]
    SLICE_X112Y97        LUT2 (Prop_lut2_I0_O)        0.045     2.107 r  o_led[3]_i_1/O
                         net (fo=4, routed)           0.190     2.298    o_led[3]_i_1_n_0
    SLICE_X113Y97        FDRE                                         r  o_led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.909     2.251    clk_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  o_led_reg[2]/C
                         clock pessimism             -0.515     1.736    
    SLICE_X113Y97        FDRE (Hold_fdre_C_CE)       -0.039     1.697    o_led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 in0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_led_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.375%)  route 0.366ns (63.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.637     1.723    clk_IBUF_BUFG
    SLICE_X112Y97        FDRE                                         r  in0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  in0_reg/Q
                         net (fo=2, routed)           0.175     2.062    p_0_in[0]
    SLICE_X112Y97        LUT2 (Prop_lut2_I0_O)        0.045     2.107 r  o_led[3]_i_1/O
                         net (fo=4, routed)           0.190     2.298    o_led[3]_i_1_n_0
    SLICE_X113Y97        FDRE                                         r  o_led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.909     2.251    clk_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  o_led_reg[3]/C
                         clock pessimism             -0.515     1.736    
    SLICE_X113Y97        FDRE (Hold_fdre_C_CE)       -0.039     1.697    o_led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.601    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y97   in0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y97   in1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y97   o_led_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y97   o_led_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y97   o_led_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y97   o_led_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y97   in0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y97   in1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y97   o_led_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y97   o_led_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y97   o_led_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y97   o_led_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y97   in0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y97   in1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y97   o_led_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y97   o_led_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y97   in0_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y97   in1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y97   o_led_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y97   o_led_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y97   o_led_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y97   o_led_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y97   in0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y97   in1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y97   o_led_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y97   o_led_reg[1]/C



