# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../mandelbrot_pinout.srcs/sources_1/new/tb_mandelbrot.vhd" \

# Do not sort compile order
nosort
