[16:07:04.304] <TB3>     INFO: *** Welcome to pxar ***
[16:07:04.304] <TB3>     INFO: *** Today: 2016/09/08
[16:07:04.311] <TB3>     INFO: *** Version: 47bc-dirty
[16:07:04.311] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C15.dat
[16:07:04.312] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:07:04.312] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//defaultMaskFile.dat
[16:07:04.312] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters_C15.dat
[16:07:04.388] <TB3>     INFO:         clk: 4
[16:07:04.388] <TB3>     INFO:         ctr: 4
[16:07:04.388] <TB3>     INFO:         sda: 19
[16:07:04.388] <TB3>     INFO:         tin: 9
[16:07:04.388] <TB3>     INFO:         level: 15
[16:07:04.388] <TB3>     INFO:         triggerdelay: 0
[16:07:04.388] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[16:07:04.388] <TB3>     INFO: Log level: DEBUG
[16:07:04.399] <TB3>     INFO: Found DTB DTB_WRE7QJ
[16:07:04.409] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[16:07:04.412] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[16:07:04.415] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[16:07:05.970] <TB3>     INFO: DUT info: 
[16:07:05.970] <TB3>     INFO: The DUT currently contains the following objects:
[16:07:05.970] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[16:07:05.970] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[16:07:05.970] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[16:07:05.970] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[16:07:05.970] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[16:07:05.970] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[16:07:05.970] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[16:07:05.970] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[16:07:05.970] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[16:07:05.970] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[16:07:05.970] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[16:07:05.970] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[16:07:05.970] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[16:07:05.970] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[16:07:05.970] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[16:07:05.970] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[16:07:05.970] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[16:07:05.970] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[16:07:05.970] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[16:07:05.970] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[16:07:05.970] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[16:07:05.970] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:07:05.970] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:07:05.970] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:07:05.970] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[16:07:05.971] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[16:07:05.972] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[16:07:05.973] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[16:07:05.973] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[16:07:05.973] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[16:07:05.973] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:07:05.973] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:07:05.973] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:07:05.973] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[16:07:05.973] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[16:07:05.973] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[16:07:05.973] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[16:07:05.973] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[16:07:05.973] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[16:07:05.973] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[16:07:05.973] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[16:07:05.973] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:07:05.973] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:07:05.984] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31199232
[16:07:05.984] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1ee6310
[16:07:05.984] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1e58770
[16:07:05.984] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f1601d94010
[16:07:05.984] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f1607fff510
[16:07:05.984] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31264768 fPxarMemory = 0x7f1601d94010
[16:07:05.985] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 381mA
[16:07:05.987] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 458.2mA
[16:07:05.987] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.5 C
[16:07:05.987] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[16:07:06.387] <TB3>     INFO: enter 'restricted' command line mode
[16:07:06.387] <TB3>     INFO: enter test to run
[16:07:06.387] <TB3>     INFO:   test: FPIXTest no parameter change
[16:07:06.387] <TB3>     INFO:   running: fpixtest
[16:07:06.387] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[16:07:06.391] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[16:07:06.391] <TB3>     INFO: ######################################################################
[16:07:06.391] <TB3>     INFO: PixTestFPIXTest::doTest()
[16:07:06.391] <TB3>     INFO: ######################################################################
[16:07:06.394] <TB3>     INFO: ######################################################################
[16:07:06.394] <TB3>     INFO: PixTestPretest::doTest()
[16:07:06.394] <TB3>     INFO: ######################################################################
[16:07:06.397] <TB3>     INFO:    ----------------------------------------------------------------------
[16:07:06.397] <TB3>     INFO:    PixTestPretest::programROC() 
[16:07:06.397] <TB3>     INFO:    ----------------------------------------------------------------------
[16:07:24.413] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[16:07:24.414] <TB3>     INFO: IA differences per ROC:  20.1 19.3 21.7 20.1 18.5 21.7 17.7 17.7 18.5 17.7 20.1 20.1 19.3 20.1 18.5 18.5
[16:07:24.482] <TB3>     INFO:    ----------------------------------------------------------------------
[16:07:24.482] <TB3>     INFO:    PixTestPretest::checkIdig() 
[16:07:24.482] <TB3>     INFO:    ----------------------------------------------------------------------
[16:07:25.735] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[16:07:26.237] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[16:07:26.739] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[16:07:27.240] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[16:07:27.742] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[16:07:28.244] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[16:07:28.745] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[16:07:29.247] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[16:07:29.748] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[16:07:30.250] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[16:07:30.752] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[16:07:31.253] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[16:07:31.755] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[16:07:32.257] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[16:07:32.758] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[16:07:33.260] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[16:07:33.513] <TB3>     INFO: Idig [mA/ROC]: 1.6 2.4 1.6 1.6 2.4 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 
[16:07:33.513] <TB3>     INFO: Test took 9034 ms.
[16:07:33.513] <TB3>     INFO: PixTestPretest::checkIdig() done.
[16:07:33.543] <TB3>     INFO:    ----------------------------------------------------------------------
[16:07:33.543] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[16:07:33.543] <TB3>     INFO:    ----------------------------------------------------------------------
[16:07:33.645] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 70.7812 mA
[16:07:33.746] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 24.8188 mA
[16:07:33.847] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  74 Ia 24.0187 mA
[16:07:33.949] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.2188 mA
[16:07:34.050] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  83 Ia 24.8188 mA
[16:07:34.150] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  79 Ia 23.2188 mA
[16:07:34.251] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  84 Ia 25.6188 mA
[16:07:34.351] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  75 Ia 22.4188 mA
[16:07:34.452] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  85 Ia 24.8188 mA
[16:07:34.553] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  81 Ia 24.8188 mA
[16:07:34.654] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  77 Ia 23.2188 mA
[16:07:34.755] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  82 Ia 24.8188 mA
[16:07:34.855] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  78 Ia 23.2188 mA
[16:07:34.956] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  83 Ia 24.8188 mA
[16:07:35.057] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  79 Ia 23.2188 mA
[16:07:35.158] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 26.4187 mA
[16:07:35.259] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  65 Ia 23.2188 mA
[16:07:35.359] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  70 Ia 24.0187 mA
[16:07:35.460] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 24.0187 mA
[16:07:35.562] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.4188 mA
[16:07:35.663] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  88 Ia 24.8188 mA
[16:07:35.763] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  84 Ia 24.0187 mA
[16:07:35.864] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 25.6188 mA
[16:07:35.965] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  69 Ia 23.2188 mA
[16:07:36.066] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  74 Ia 24.8188 mA
[16:07:36.167] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  70 Ia 24.0187 mA
[16:07:36.269] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.4188 mA
[16:07:36.369] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  88 Ia 24.0187 mA
[16:07:36.470] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 22.4188 mA
[16:07:36.571] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  88 Ia 24.0187 mA
[16:07:36.673] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.4188 mA
[16:07:36.773] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  88 Ia 24.8188 mA
[16:07:36.873] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  84 Ia 24.8188 mA
[16:07:36.974] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  80 Ia 23.2188 mA
[16:07:37.075] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  85 Ia 24.8188 mA
[16:07:37.176] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  81 Ia 24.0187 mA
[16:07:37.277] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 21.6187 mA
[16:07:37.378] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  92 Ia 24.8188 mA
[16:07:37.478] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  88 Ia 24.0187 mA
[16:07:37.580] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 24.0187 mA
[16:07:37.681] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 24.0187 mA
[16:07:37.783] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.2188 mA
[16:07:37.883] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  83 Ia 24.8188 mA
[16:07:37.984] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  79 Ia 23.2188 mA
[16:07:38.085] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  84 Ia 24.8188 mA
[16:07:38.185] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  80 Ia 24.0187 mA
[16:07:38.287] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 24.0187 mA
[16:07:38.389] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 21.6187 mA
[16:07:38.490] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  92 Ia 25.6188 mA
[16:07:38.591] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  83 Ia 23.2188 mA
[16:07:38.693] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  88 Ia 24.0187 mA
[16:07:38.794] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.4188 mA
[16:07:38.895] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  88 Ia 24.0187 mA
[16:07:38.925] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  74
[16:07:38.925] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  79
[16:07:38.925] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  70
[16:07:38.925] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  78
[16:07:38.925] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  84
[16:07:38.925] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  70
[16:07:38.926] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  88
[16:07:38.926] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  88
[16:07:38.926] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  81
[16:07:38.926] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  88
[16:07:38.926] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  78
[16:07:38.926] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  78
[16:07:38.926] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  80
[16:07:38.927] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  78
[16:07:38.927] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  88
[16:07:38.927] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  88
[16:07:40.753] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 393.9 mA = 24.6187 mA/ROC
[16:07:40.753] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  19.3  20.1  19.3  19.3  19.3  20.1  20.1  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3
[16:07:40.786] <TB3>     INFO:    ----------------------------------------------------------------------
[16:07:40.786] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[16:07:40.786] <TB3>     INFO:    ----------------------------------------------------------------------
[16:07:40.922] <TB3>     INFO: Expecting 231680 events.
[16:07:49.144] <TB3>     INFO: 231680 events read in total (7505ms).
[16:07:49.298] <TB3>     INFO: Test took 8509ms.
[16:07:49.500] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 107 and Delta(CalDel) = 61
[16:07:49.503] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 62
[16:07:49.507] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 104 and Delta(CalDel) = 59
[16:07:49.510] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 99 and Delta(CalDel) = 59
[16:07:49.513] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 93 and Delta(CalDel) = 61
[16:07:49.517] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 74 and Delta(CalDel) = 62
[16:07:49.520] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 88 and Delta(CalDel) = 60
[16:07:49.524] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 110 and Delta(CalDel) = 64
[16:07:49.527] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 81 and Delta(CalDel) = 58
[16:07:49.531] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 84 and Delta(CalDel) = 61
[16:07:49.534] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 94 and Delta(CalDel) = 62
[16:07:49.537] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 99 and Delta(CalDel) = 60
[16:07:49.541] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 95 and Delta(CalDel) = 60
[16:07:49.545] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 96 and Delta(CalDel) = 63
[16:07:49.548] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 88 and Delta(CalDel) = 60
[16:07:49.552] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 97 and Delta(CalDel) = 60
[16:07:49.592] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[16:07:49.628] <TB3>     INFO:    ----------------------------------------------------------------------
[16:07:49.629] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[16:07:49.629] <TB3>     INFO:    ----------------------------------------------------------------------
[16:07:49.765] <TB3>     INFO: Expecting 231680 events.
[16:07:58.023] <TB3>     INFO: 231680 events read in total (7544ms).
[16:07:58.027] <TB3>     INFO: Test took 8394ms.
[16:07:58.050] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 31
[16:07:58.365] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 31
[16:07:58.368] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 29.5
[16:07:58.372] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 29.5
[16:07:58.376] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30.5
[16:07:58.380] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 31.5
[16:07:58.384] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30
[16:07:58.388] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 32.5
[16:07:58.392] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 29.5
[16:07:58.396] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[16:07:58.400] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 30.5
[16:07:58.405] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 117 +/- 29
[16:07:58.409] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 31
[16:07:58.413] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[16:07:58.417] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 29.5
[16:07:58.420] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30.5
[16:07:58.458] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[16:07:58.458] <TB3>     INFO: CalDel:      130   130   124   124   132   147   132   147   129   131   142   117   128   137   122   125
[16:07:58.458] <TB3>     INFO: VthrComp:     51    52    51    51    51    51    51    52    51    51    51    51    51    51    51    51
[16:07:58.462] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C0.dat
[16:07:58.462] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C1.dat
[16:07:58.462] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C2.dat
[16:07:58.462] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C3.dat
[16:07:58.463] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C4.dat
[16:07:58.463] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C5.dat
[16:07:58.463] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C6.dat
[16:07:58.463] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C7.dat
[16:07:58.463] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C8.dat
[16:07:58.464] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C9.dat
[16:07:58.464] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C10.dat
[16:07:58.464] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C11.dat
[16:07:58.464] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C12.dat
[16:07:58.464] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C13.dat
[16:07:58.464] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C14.dat
[16:07:58.465] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C15.dat
[16:07:58.465] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:07:58.465] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:07:58.465] <TB3>     INFO: PixTestPretest::doTest() done, duration: 52 seconds
[16:07:58.465] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[16:07:58.551] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[16:07:58.551] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[16:07:58.551] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[16:07:58.551] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[16:07:58.554] <TB3>     INFO: ######################################################################
[16:07:58.554] <TB3>     INFO: PixTestTiming::doTest()
[16:07:58.554] <TB3>     INFO: ######################################################################
[16:07:58.554] <TB3>     INFO:    ----------------------------------------------------------------------
[16:07:58.554] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[16:07:58.554] <TB3>     INFO:    ----------------------------------------------------------------------
[16:07:58.554] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:08:05.148] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:08:07.421] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:08:09.695] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:08:11.968] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:08:14.241] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:08:16.515] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:08:18.788] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:08:21.061] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:08:25.588] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:08:27.861] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:08:30.134] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:08:32.407] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:08:34.681] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:08:36.953] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:08:39.226] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:08:41.499] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:08:43.395] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:08:45.668] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:08:47.941] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:08:50.214] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:08:52.486] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:08:54.760] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:08:57.034] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:08:59.307] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:09:02.521] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:09:14.888] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:09:27.227] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:09:39.537] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:09:51.877] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:10:04.251] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:10:16.621] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:10:28.963] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:10:32.644] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:10:44.984] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:10:57.328] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:11:09.685] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:11:22.030] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:11:34.429] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:11:46.825] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:11:59.208] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:12:03.928] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:12:06.201] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:12:08.474] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:12:10.747] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:12:13.020] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:12:15.293] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:12:17.566] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:12:19.839] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:12:25.782] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:12:28.056] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:12:30.329] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:12:32.604] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:12:34.877] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:12:37.150] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:12:39.424] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:12:41.697] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:12:46.885] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:12:49.159] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:12:51.432] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:12:53.706] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:12:55.981] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:12:58.254] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:13:00.527] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:13:02.800] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:13:09.960] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:13:12.233] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:13:14.506] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:13:16.781] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:13:19.053] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:13:21.326] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:13:23.599] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:13:25.873] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:13:27.958] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:13:30.232] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:13:32.505] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:13:34.778] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:13:37.051] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:13:39.324] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:13:41.598] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:13:43.871] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:13:45.767] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:13:47.287] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:13:48.807] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:13:50.326] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:13:51.848] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:13:53.368] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:13:54.887] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:13:56.407] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:13:57.929] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:13:59.451] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:14:00.974] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:14:02.496] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:14:04.018] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:14:05.540] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:14:07.062] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:14:08.584] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:14:21.458] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:14:22.980] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:14:24.501] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:14:26.023] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:14:27.545] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:14:29.066] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:14:30.587] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:14:32.108] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:14:44.937] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:14:47.210] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:14:49.483] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:14:51.756] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:14:54.029] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:14:56.302] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:14:58.575] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:15:00.849] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:15:04.062] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:15:06.335] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:15:08.607] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:15:10.881] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:15:13.154] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:15:15.427] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:15:17.700] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:15:19.974] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:15:22.621] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:15:24.894] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:15:27.167] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:15:29.441] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:15:31.714] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:15:33.987] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:15:36.260] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:15:38.918] <TB3>     INFO: TBM Phase Settings: 240
[16:15:38.918] <TB3>     INFO: 400MHz Phase: 4
[16:15:38.918] <TB3>     INFO: 160MHz Phase: 7
[16:15:38.918] <TB3>     INFO: Functional Phase Area: 5
[16:15:38.921] <TB3>     INFO: Test took 460367 ms.
[16:15:38.921] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[16:15:38.921] <TB3>     INFO:    ----------------------------------------------------------------------
[16:15:38.921] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[16:15:38.921] <TB3>     INFO:    ----------------------------------------------------------------------
[16:15:38.921] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[16:15:40.062] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[16:15:42.333] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[16:15:44.604] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[16:15:46.876] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[16:15:49.147] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[16:15:51.418] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[16:15:53.690] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[16:15:55.961] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[16:15:57.481] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[16:15:58.000] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[16:16:00.520] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[16:16:02.040] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[16:16:03.560] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[16:16:05.079] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[16:16:06.599] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[16:16:08.118] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[16:16:09.638] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[16:16:11.910] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[16:16:14.184] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[16:16:16.457] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[16:16:18.731] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[16:16:21.004] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[16:16:23.277] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[16:16:24.797] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[16:16:26.316] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[16:16:28.589] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[16:16:30.864] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[16:16:33.136] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[16:16:35.409] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[16:16:37.682] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[16:16:39.955] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[16:16:41.474] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[16:16:42.994] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[16:16:45.267] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[16:16:47.540] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[16:16:49.813] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[16:16:52.086] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[16:16:54.359] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[16:16:56.631] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[16:16:58.905] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[16:17:00.424] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[16:17:02.697] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[16:17:04.972] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[16:17:07.247] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[16:17:09.520] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[16:17:11.793] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[16:17:14.066] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[16:17:15.586] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[16:17:17.105] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[16:17:19.378] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[16:17:21.651] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[16:17:23.924] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[16:17:26.198] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[16:17:28.474] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[16:17:30.748] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[16:17:32.267] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[16:17:33.786] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[16:17:35.305] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[16:17:36.825] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[16:17:38.344] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[16:17:39.863] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[16:17:41.382] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[16:17:42.901] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[16:17:44.803] <TB3>     INFO: ROC Delay Settings: 227
[16:17:44.803] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[16:17:44.804] <TB3>     INFO: ROC Port 0 Delay: 3
[16:17:44.804] <TB3>     INFO: ROC Port 1 Delay: 4
[16:17:44.804] <TB3>     INFO: Functional ROC Area: 5
[16:17:44.806] <TB3>     INFO: Test took 125885 ms.
[16:17:44.807] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[16:17:44.807] <TB3>     INFO:    ----------------------------------------------------------------------
[16:17:44.807] <TB3>     INFO:    PixTestTiming::TimingTest()
[16:17:44.807] <TB3>     INFO:    ----------------------------------------------------------------------
[16:17:45.946] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e062 c000 a101 8040 4c09 4c09 4c08 4c09 4c08 4c09 4c09 4c08 e062 c000 
[16:17:45.946] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4c08 4c08 4c08 4c09 4c08 4c08 4c08 4c08 e022 c000 a102 80b1 4c08 4c08 4c09 4c0b 4c08 4c08 4c0b 4c08 e022 c000 
[16:17:45.946] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4c08 4c08 4c08 4c09 4c08 4c08 4c08 4c08 e022 c000 a103 80c0 4c08 4c08 4c08 4c09 4c09 4c08 4c09 4c09 e022 c000 
[16:17:45.946] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[16:18:00.054] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:18:00.054] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[16:18:14.256] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:18:14.257] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[16:18:28.193] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:18:28.193] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[16:18:42.109] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:18:42.109] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[16:18:47.879] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (5) != Token Chain Length (8)
[16:18:47.880] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (128) !=  TBM ID (144)
[16:18:56.328] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:18:56.328] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[16:19:10.256] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:19:10.256] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[16:19:24.284] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:19:24.284] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[16:19:38.244] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:19:38.244] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[16:19:51.978] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:19:51.978] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[16:20:05.707] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:20:06.091] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:20:06.104] <TB3>     INFO: Decoding statistics:
[16:20:06.104] <TB3>     INFO:   General information:
[16:20:06.104] <TB3>     INFO: 	 16bit words read:         240000059
[16:20:06.104] <TB3>     INFO: 	 valid events total:       20000000
[16:20:06.104] <TB3>     INFO: 	 empty events:             20000000
[16:20:06.104] <TB3>     INFO: 	 valid events with pixels: 0
[16:20:06.104] <TB3>     INFO: 	 valid pixel hits:         0
[16:20:06.104] <TB3>     INFO:   Event errors: 	           2
[16:20:06.104] <TB3>     INFO: 	 start marker:             0
[16:20:06.104] <TB3>     INFO: 	 stop marker:              2
[16:20:06.104] <TB3>     INFO: 	 overflow:                 0
[16:20:06.104] <TB3>     INFO: 	 invalid 5bit words:       0
[16:20:06.104] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[16:20:06.104] <TB3>     INFO:   TBM errors: 		           3
[16:20:06.104] <TB3>     INFO: 	 flawed TBM headers:       0
[16:20:06.104] <TB3>     INFO: 	 flawed TBM trailers:      2
[16:20:06.104] <TB3>     INFO: 	 event ID mismatches:      1
[16:20:06.104] <TB3>     INFO:   ROC errors: 		           1
[16:20:06.104] <TB3>     INFO: 	 missing ROC header(s):    1
[16:20:06.104] <TB3>     INFO: 	 misplaced readback start: 0
[16:20:06.104] <TB3>     INFO:   Pixel decoding errors:	   29
[16:20:06.104] <TB3>     INFO: 	 pixel data incomplete:    0
[16:20:06.104] <TB3>     INFO: 	 pixel address:            0
[16:20:06.104] <TB3>     INFO: 	 pulse height fill bit:    29
[16:20:06.104] <TB3>     INFO: 	 buffer corruption:        0
[16:20:06.104] <TB3>     INFO:    ----------------------------------------------------------------------
[16:20:06.104] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[16:20:06.104] <TB3>     INFO:    ----------------------------------------------------------------------
[16:20:06.104] <TB3>     INFO:    ----------------------------------------------------------------------
[16:20:06.104] <TB3>     INFO:    Read back bit status: 1
[16:20:06.104] <TB3>     INFO:    ----------------------------------------------------------------------
[16:20:06.104] <TB3>    ERROR: <PixTest.cc/banner:L1418>    ----------------------------------------------------------------------
[16:20:06.104] <TB3>    ERROR: <PixTest.cc/banner:L1419>    Timings are not good :(
[16:20:06.104] <TB3>    ERROR: <PixTest.cc/banner:L1420>    ----------------------------------------------------------------------
[16:20:06.104] <TB3>     INFO: Test took 141297 ms.
[16:20:06.104] <TB3>     INFO: PixTestTiming::TimingTest() done.
[16:20:06.104] <TB3>     INFO: Problem with TimingTest! Timings not saved!
[16:20:06.104] <TB3>     INFO: PixTestTiming::doTest took 727553 ms.
[16:20:06.104] <TB3>     INFO: PixTestTiming::doTest() done
[16:20:06.105] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[16:20:06.105] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[16:20:06.105] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[16:20:06.105] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[16:20:06.105] <TB3>     INFO: Write out ROCDelayScan3_V0
[16:20:06.105] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[16:20:06.105] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[16:20:06.458] <TB3>     INFO: ######################################################################
[16:20:06.458] <TB3>     INFO: PixTestAlive::doTest()
[16:20:06.458] <TB3>     INFO: ######################################################################
[16:20:06.461] <TB3>     INFO:    ----------------------------------------------------------------------
[16:20:06.461] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:20:06.461] <TB3>     INFO:    ----------------------------------------------------------------------
[16:20:06.462] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:20:06.808] <TB3>     INFO: Expecting 41600 events.
[16:20:10.906] <TB3>     INFO: 41600 events read in total (3383ms).
[16:20:10.907] <TB3>     INFO: Test took 4445ms.
[16:20:10.915] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:20:10.915] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[16:20:10.915] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:20:11.290] <TB3>     INFO: PixTestAlive::aliveTest() done
[16:20:11.290] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    2    0    0    0    0    0    0    0
[16:20:11.290] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    2    0    0    0    0    0    0    0
[16:20:11.293] <TB3>     INFO:    ----------------------------------------------------------------------
[16:20:11.293] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:20:11.293] <TB3>     INFO:    ----------------------------------------------------------------------
[16:20:11.294] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:20:11.637] <TB3>     INFO: Expecting 41600 events.
[16:20:14.594] <TB3>     INFO: 41600 events read in total (2243ms).
[16:20:14.594] <TB3>     INFO: Test took 3300ms.
[16:20:14.594] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:20:14.594] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[16:20:14.594] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[16:20:14.595] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[16:20:14.999] <TB3>     INFO: PixTestAlive::maskTest() done
[16:20:14.999] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:20:15.002] <TB3>     INFO:    ----------------------------------------------------------------------
[16:20:15.002] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:20:15.002] <TB3>     INFO:    ----------------------------------------------------------------------
[16:20:15.003] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:20:15.348] <TB3>     INFO: Expecting 41600 events.
[16:20:19.417] <TB3>     INFO: 41600 events read in total (3353ms).
[16:20:19.418] <TB3>     INFO: Test took 4415ms.
[16:20:19.425] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:20:19.426] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[16:20:19.426] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[16:20:19.797] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[16:20:19.797] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:20:19.797] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[16:20:19.798] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[16:20:19.805] <TB3>     INFO: ######################################################################
[16:20:19.805] <TB3>     INFO: PixTestTrim::doTest()
[16:20:19.805] <TB3>     INFO: ######################################################################
[16:20:19.808] <TB3>     INFO:    ----------------------------------------------------------------------
[16:20:19.808] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[16:20:19.808] <TB3>     INFO:    ----------------------------------------------------------------------
[16:20:19.885] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[16:20:19.885] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:20:19.899] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:20:19.899] <TB3>     INFO:     run 1 of 1
[16:20:19.899] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:20:20.242] <TB3>     INFO: Expecting 5025280 events.
[16:21:03.416] <TB3>     INFO: 1418280 events read in total (42459ms).
[16:21:47.414] <TB3>     INFO: 2823440 events read in total (86457ms).
[16:22:31.775] <TB3>     INFO: 4239112 events read in total (130819ms).
[16:22:56.691] <TB3>     INFO: 5025280 events read in total (155734ms).
[16:22:56.731] <TB3>     INFO: Test took 156832ms.
[16:22:56.788] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:22:56.893] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:22:58.390] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:22:59.823] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:23:01.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:23:02.737] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:23:04.169] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:23:05.516] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:23:06.903] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:23:08.319] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:23:09.687] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:23:11.019] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:23:12.400] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:23:13.795] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:23:15.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:23:16.654] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:23:18.097] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:23:19.511] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 170242048
[16:23:19.514] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.348 minThrLimit = 103.308 minThrNLimit = 129.128 -> result = 103.348 -> 103
[16:23:19.515] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.796 minThrLimit = 102.796 minThrNLimit = 124.035 -> result = 102.796 -> 102
[16:23:19.515] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.465 minThrLimit = 105.412 minThrNLimit = 131.19 -> result = 105.465 -> 105
[16:23:19.516] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.037 minThrLimit = 103.869 minThrNLimit = 127.343 -> result = 104.037 -> 104
[16:23:19.516] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.894 minThrLimit = 101.886 minThrNLimit = 124.219 -> result = 101.894 -> 101
[16:23:19.516] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.0792 minThrLimit = 87.054 minThrNLimit = 109.302 -> result = 87.0792 -> 87
[16:23:19.517] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.2388 minThrLimit = 99.2194 minThrNLimit = 119.246 -> result = 99.2388 -> 99
[16:23:19.517] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.0484 minThrLimit = 99.0465 minThrNLimit = 120.215 -> result = 99.0484 -> 99
[16:23:19.518] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.5855 minThrLimit = 87.5833 minThrNLimit = 110.019 -> result = 87.5855 -> 87
[16:23:19.518] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.1213 minThrLimit = 90.1069 minThrNLimit = 109.329 -> result = 90.1213 -> 90
[16:23:19.518] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.7087 minThrLimit = 92.6942 minThrNLimit = 114.008 -> result = 92.7087 -> 92
[16:23:19.519] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.107 minThrLimit = 100.078 minThrNLimit = 119.523 -> result = 100.107 -> 100
[16:23:19.519] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.1192 minThrLimit = 95.1097 minThrNLimit = 116.235 -> result = 95.1192 -> 95
[16:23:19.520] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.881 minThrLimit = 103.849 minThrNLimit = 126.215 -> result = 103.881 -> 103
[16:23:19.520] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.9443 minThrLimit = 96.943 minThrNLimit = 119.827 -> result = 96.9443 -> 96
[16:23:19.520] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.0431 minThrLimit = 98.0371 minThrNLimit = 117.824 -> result = 98.0431 -> 98
[16:23:19.520] <TB3>     INFO: ROC 0 VthrComp = 103
[16:23:19.521] <TB3>     INFO: ROC 1 VthrComp = 102
[16:23:19.521] <TB3>     INFO: ROC 2 VthrComp = 105
[16:23:19.521] <TB3>     INFO: ROC 3 VthrComp = 104
[16:23:19.521] <TB3>     INFO: ROC 4 VthrComp = 101
[16:23:19.521] <TB3>     INFO: ROC 5 VthrComp = 87
[16:23:19.521] <TB3>     INFO: ROC 6 VthrComp = 99
[16:23:19.521] <TB3>     INFO: ROC 7 VthrComp = 99
[16:23:19.521] <TB3>     INFO: ROC 8 VthrComp = 87
[16:23:19.521] <TB3>     INFO: ROC 9 VthrComp = 90
[16:23:19.521] <TB3>     INFO: ROC 10 VthrComp = 92
[16:23:19.522] <TB3>     INFO: ROC 11 VthrComp = 100
[16:23:19.522] <TB3>     INFO: ROC 12 VthrComp = 95
[16:23:19.522] <TB3>     INFO: ROC 13 VthrComp = 103
[16:23:19.522] <TB3>     INFO: ROC 14 VthrComp = 96
[16:23:19.522] <TB3>     INFO: ROC 15 VthrComp = 98
[16:23:19.522] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[16:23:19.522] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:23:19.534] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:23:19.534] <TB3>     INFO:     run 1 of 1
[16:23:19.534] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:23:19.883] <TB3>     INFO: Expecting 5025280 events.
[16:23:55.715] <TB3>     INFO: 888960 events read in total (35117ms).
[16:24:30.405] <TB3>     INFO: 1776216 events read in total (69807ms).
[16:25:05.332] <TB3>     INFO: 2661920 events read in total (104734ms).
[16:25:40.315] <TB3>     INFO: 3537352 events read in total (139717ms).
[16:26:15.346] <TB3>     INFO: 4407872 events read in total (174748ms).
[16:26:40.082] <TB3>     INFO: 5025280 events read in total (199484ms).
[16:26:40.155] <TB3>     INFO: Test took 200622ms.
[16:26:40.333] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:26:40.670] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:26:42.260] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:26:43.854] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:26:45.410] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:26:46.997] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:26:48.572] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:26:50.130] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:26:51.713] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:26:53.320] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:26:54.891] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:26:56.478] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:26:58.038] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:26:59.631] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:27:01.205] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:27:02.778] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:27:04.350] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:27:05.960] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311316480
[16:27:05.963] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 63.6552 for pixel 12/2 mean/min/max = 47.7322/31.7144/63.7499
[16:27:05.963] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 62.0596 for pixel 8/14 mean/min/max = 47.4402/32.7158/62.1646
[16:27:05.963] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.2906 for pixel 46/66 mean/min/max = 46.0286/34.555/57.5021
[16:27:05.964] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.6055 for pixel 0/75 mean/min/max = 46.5057/34.3804/58.631
[16:27:05.964] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.3378 for pixel 45/6 mean/min/max = 44.3938/32.3313/56.4563
[16:27:05.965] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.2127 for pixel 19/10 mean/min/max = 44.4451/31.6574/57.2328
[16:27:05.965] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.0663 for pixel 33/79 mean/min/max = 44.3419/31.4097/57.274
[16:27:05.965] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 62.5321 for pixel 0/29 mean/min/max = 46.6743/30.7046/62.6439
[16:27:05.966] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.3656 for pixel 3/79 mean/min/max = 44.5528/32.6913/56.4144
[16:27:05.966] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 59.0974 for pixel 13/27 mean/min/max = 46.2392/33.3255/59.1529
[16:27:05.966] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.7643 for pixel 3/44 mean/min/max = 46.3308/33.8104/58.8512
[16:27:05.967] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.6822 for pixel 17/12 mean/min/max = 45.1228/31.4498/58.7958
[16:27:05.967] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 58.4478 for pixel 24/0 mean/min/max = 45.2794/32.1011/58.4578
[16:27:05.967] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.9369 for pixel 19/50 mean/min/max = 44.7102/32.4776/56.9427
[16:27:05.968] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.2758 for pixel 12/48 mean/min/max = 45.1579/33.0313/57.2846
[16:27:05.968] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 60.8087 for pixel 9/79 mean/min/max = 45.8869/30.6021/61.1716
[16:27:05.969] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:27:06.100] <TB3>     INFO: Expecting 411648 events.
[16:27:13.547] <TB3>     INFO: 411648 events read in total (6728ms).
[16:27:13.554] <TB3>     INFO: Expecting 411648 events.
[16:27:19.048] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[16:27:20.886] <TB3>     INFO: 411648 events read in total (6669ms).
[16:27:20.895] <TB3>     INFO: Expecting 411648 events.
[16:27:28.481] <TB3>     INFO: 411648 events read in total (6918ms).
[16:27:28.499] <TB3>     INFO: Expecting 411648 events.
[16:27:36.026] <TB3>     INFO: 411648 events read in total (6870ms).
[16:27:36.039] <TB3>     INFO: Expecting 411648 events.
[16:27:43.590] <TB3>     INFO: 411648 events read in total (6892ms).
[16:27:43.606] <TB3>     INFO: Expecting 411648 events.
[16:27:51.164] <TB3>     INFO: 411648 events read in total (6908ms).
[16:27:51.184] <TB3>     INFO: Expecting 411648 events.
[16:27:58.673] <TB3>     INFO: 411648 events read in total (6841ms).
[16:27:58.693] <TB3>     INFO: Expecting 411648 events.
[16:28:06.188] <TB3>     INFO: 411648 events read in total (6835ms).
[16:28:06.211] <TB3>     INFO: Expecting 411648 events.
[16:28:13.758] <TB3>     INFO: 411648 events read in total (6892ms).
[16:28:13.783] <TB3>     INFO: Expecting 411648 events.
[16:28:21.327] <TB3>     INFO: 411648 events read in total (6896ms).
[16:28:21.354] <TB3>     INFO: Expecting 411648 events.
[16:28:28.947] <TB3>     INFO: 411648 events read in total (6944ms).
[16:28:28.977] <TB3>     INFO: Expecting 411648 events.
[16:28:36.499] <TB3>     INFO: 411648 events read in total (6885ms).
[16:28:36.530] <TB3>     INFO: Expecting 411648 events.
[16:28:44.067] <TB3>     INFO: 411648 events read in total (6891ms).
[16:28:44.103] <TB3>     INFO: Expecting 411648 events.
[16:28:51.649] <TB3>     INFO: 411648 events read in total (6908ms).
[16:28:51.686] <TB3>     INFO: Expecting 411648 events.
[16:28:59.272] <TB3>     INFO: 411648 events read in total (6949ms).
[16:28:59.313] <TB3>     INFO: Expecting 411648 events.
[16:29:06.820] <TB3>     INFO: 411648 events read in total (6881ms).
[16:29:06.862] <TB3>     INFO: Test took 120893ms.
[16:29:07.362] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2732 < 35 for itrim = 134; old thr = 33.6666 ... break
[16:29:07.392] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2563 < 35 for itrim = 104; old thr = 34.6701 ... break
[16:29:07.428] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1542 < 35 for itrim = 96; old thr = 33.9639 ... break
[16:29:07.457] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1401 < 35 for itrim = 114; old thr = 33.5976 ... break
[16:29:07.497] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 36.1388 < 35 for itrim = 99; old thr = 33.3647 ... break
[16:29:07.540] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0187 < 35 for itrim = 110; old thr = 34.4869 ... break
[16:29:07.566] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.133 < 35 for itrim+1 = 82; old thr = 34.8822 ... break
[16:29:07.594] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2615 < 35 for itrim+1 = 107; old thr = 34.7388 ... break
[16:29:07.625] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0601 < 35 for itrim = 95; old thr = 34.238 ... break
[16:29:07.653] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9913 < 35 for itrim+1 = 92; old thr = 34.6666 ... break
[16:29:07.695] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0177 < 35 for itrim = 115; old thr = 34.2949 ... break
[16:29:07.722] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5095 < 35 for itrim = 93; old thr = 34.3682 ... break
[16:29:07.755] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6012 < 35 for itrim = 104; old thr = 34.1766 ... break
[16:29:07.790] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1066 < 35 for itrim = 100; old thr = 34.676 ... break
[16:29:07.834] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0354 < 35 for itrim = 108; old thr = 34.2938 ... break
[16:29:07.859] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2752 < 35 for itrim = 101; old thr = 34.7155 ... break
[16:29:07.938] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[16:29:07.948] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:29:07.948] <TB3>     INFO:     run 1 of 1
[16:29:07.948] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:29:08.297] <TB3>     INFO: Expecting 5025280 events.
[16:29:42.964] <TB3>     INFO: 870816 events read in total (33952ms).
[16:30:17.781] <TB3>     INFO: 1740440 events read in total (68769ms).
[16:30:52.047] <TB3>     INFO: 2609528 events read in total (103035ms).
[16:31:26.408] <TB3>     INFO: 3467576 events read in total (137396ms).
[16:32:00.760] <TB3>     INFO: 4321632 events read in total (171748ms).
[16:32:29.455] <TB3>     INFO: 5025280 events read in total (200443ms).
[16:32:29.535] <TB3>     INFO: Test took 201587ms.
[16:32:29.720] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:32:30.080] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:32:31.634] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:32:33.199] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:32:34.724] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:32:36.270] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:32:37.806] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:32:39.323] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:32:40.976] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:32:42.636] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:32:44.258] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:32:45.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:32:47.504] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:32:49.121] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:32:50.704] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:32:52.299] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:32:53.869] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:32:55.493] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 277700608
[16:32:55.495] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 6.313641 .. 52.500007
[16:32:55.571] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 6 .. 62 (-1/-1) hits flags = 528 (plus default)
[16:32:55.582] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:32:55.582] <TB3>     INFO:     run 1 of 1
[16:32:55.582] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:32:55.929] <TB3>     INFO: Expecting 1896960 events.
[16:33:36.799] <TB3>     INFO: 1103840 events read in total (40155ms).
[16:34:05.807] <TB3>     INFO: 1896960 events read in total (69163ms).
[16:34:05.825] <TB3>     INFO: Test took 70242ms.
[16:34:05.869] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:34:05.958] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:34:07.006] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:34:08.050] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:34:09.087] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:34:10.098] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:34:11.112] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:34:12.133] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:34:13.150] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:34:14.169] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:34:15.187] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:34:16.206] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:34:17.225] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:34:18.241] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:34:19.262] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:34:20.287] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:34:21.311] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:34:22.337] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 235286528
[16:34:22.420] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.121321 .. 45.894191
[16:34:22.496] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:34:22.506] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:34:22.506] <TB3>     INFO:     run 1 of 1
[16:34:22.506] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:34:22.849] <TB3>     INFO: Expecting 1664000 events.
[16:35:02.602] <TB3>     INFO: 1159720 events read in total (39038ms).
[16:35:20.386] <TB3>     INFO: 1664000 events read in total (56822ms).
[16:35:20.401] <TB3>     INFO: Test took 57895ms.
[16:35:20.439] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:35:20.534] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:35:21.529] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:35:22.523] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:35:23.521] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:35:24.517] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:35:25.510] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:35:26.494] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:35:27.459] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:35:28.417] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:35:29.378] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:35:30.341] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:35:31.302] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:35:32.260] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:35:33.221] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:35:34.179] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:35:35.139] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:35:36.098] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 191389696
[16:35:36.179] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.427474 .. 41.709342
[16:35:36.254] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 51 (-1/-1) hits flags = 528 (plus default)
[16:35:36.264] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:35:36.264] <TB3>     INFO:     run 1 of 1
[16:35:36.264] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:35:36.608] <TB3>     INFO: Expecting 1364480 events.
[16:36:16.830] <TB3>     INFO: 1168736 events read in total (39507ms).
[16:36:23.975] <TB3>     INFO: 1364480 events read in total (46652ms).
[16:36:23.987] <TB3>     INFO: Test took 47723ms.
[16:36:24.016] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:36:24.081] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:36:25.008] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:36:25.933] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:36:26.863] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:36:27.789] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:36:28.718] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:36:29.647] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:36:30.570] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:36:31.497] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:36:32.423] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:36:33.344] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:36:34.270] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:36:35.190] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:36:36.114] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:36:37.035] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:36:37.964] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:36:38.890] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 191389696
[16:36:38.972] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.459125 .. 41.709342
[16:36:39.047] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 51 (-1/-1) hits flags = 528 (plus default)
[16:36:39.057] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:36:39.057] <TB3>     INFO:     run 1 of 1
[16:36:39.057] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:36:39.400] <TB3>     INFO: Expecting 1264640 events.
[16:37:20.524] <TB3>     INFO: 1141704 events read in total (40409ms).
[16:37:25.327] <TB3>     INFO: 1264640 events read in total (45212ms).
[16:37:25.339] <TB3>     INFO: Test took 46282ms.
[16:37:25.367] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:37:25.433] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:37:26.357] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:37:27.281] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:37:28.212] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:37:29.143] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:37:30.078] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:37:31.006] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:37:31.946] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:37:32.878] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:37:33.809] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:37:34.736] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:37:35.668] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:37:36.593] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:37:37.520] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:37:38.448] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:37:39.375] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:37:40.305] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 191389696
[16:37:40.387] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[16:37:40.387] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:37:40.398] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:37:40.398] <TB3>     INFO:     run 1 of 1
[16:37:40.398] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:37:40.742] <TB3>     INFO: Expecting 1364480 events.
[16:38:19.515] <TB3>     INFO: 1075120 events read in total (38058ms).
[16:38:30.395] <TB3>     INFO: 1364480 events read in total (48939ms).
[16:38:30.409] <TB3>     INFO: Test took 50011ms.
[16:38:30.441] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:38:30.577] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:38:31.593] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:38:32.600] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:38:33.612] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:38:34.607] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:38:35.607] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:38:36.606] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:38:37.603] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:38:38.601] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:38:39.602] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:38:40.603] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:38:41.600] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:38:42.594] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:38:43.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:38:44.588] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:38:45.589] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:38:46.588] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 217468928
[16:38:46.624] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C0.dat
[16:38:46.624] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C1.dat
[16:38:46.624] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C2.dat
[16:38:46.625] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C3.dat
[16:38:46.625] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C4.dat
[16:38:46.625] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C5.dat
[16:38:46.625] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C6.dat
[16:38:46.625] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C7.dat
[16:38:46.625] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C8.dat
[16:38:46.625] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C9.dat
[16:38:46.625] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C10.dat
[16:38:46.626] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C11.dat
[16:38:46.626] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C12.dat
[16:38:46.626] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C13.dat
[16:38:46.626] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C14.dat
[16:38:46.626] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C15.dat
[16:38:46.626] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C0.dat
[16:38:46.633] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C1.dat
[16:38:46.640] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C2.dat
[16:38:46.647] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C3.dat
[16:38:46.654] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C4.dat
[16:38:46.661] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C5.dat
[16:38:46.667] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C6.dat
[16:38:46.674] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C7.dat
[16:38:46.681] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C8.dat
[16:38:46.688] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C9.dat
[16:38:46.695] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C10.dat
[16:38:46.702] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C11.dat
[16:38:46.708] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C12.dat
[16:38:46.715] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C13.dat
[16:38:46.722] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C14.dat
[16:38:46.729] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C15.dat
[16:38:46.735] <TB3>     INFO: PixTestTrim::trimTest() done
[16:38:46.736] <TB3>     INFO: vtrim:     134 104  96 114  99 110  82 107  95  92 115  93 104 100 108 101 
[16:38:46.736] <TB3>     INFO: vthrcomp:  103 102 105 104 101  87  99  99  87  90  92 100  95 103  96  98 
[16:38:46.736] <TB3>     INFO: vcal mean:  34.97  34.92  34.97  34.98  34.92  34.93  34.90  34.94  34.96  34.93  34.93  34.91  34.93  34.95  34.95  34.90 
[16:38:46.736] <TB3>     INFO: vcal RMS:    0.90   0.92   0.95   0.85   0.83   0.78   0.87   0.93   1.11   0.85   0.82   0.90   0.86   0.86   0.82   0.95 
[16:38:46.736] <TB3>     INFO: bits mean:   9.56   9.17   9.04   9.09  10.04   9.90   9.67   9.43   9.55   9.22   9.10   9.72   9.68   9.91   9.64   9.86 
[16:38:46.736] <TB3>     INFO: bits RMS:    2.54   2.67   2.52   2.51   2.48   2.67   2.85   2.83   2.70   2.65   2.59   2.73   2.63   2.52   2.60   2.71 
[16:38:46.745] <TB3>     INFO:    ----------------------------------------------------------------------
[16:38:46.745] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[16:38:46.745] <TB3>     INFO:    ----------------------------------------------------------------------
[16:38:46.749] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[16:38:46.749] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[16:38:46.760] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:38:46.760] <TB3>     INFO:     run 1 of 1
[16:38:46.760] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:38:47.104] <TB3>     INFO: Expecting 4160000 events.
[16:39:32.840] <TB3>     INFO: 1181440 events read in total (45021ms).
[16:40:18.288] <TB3>     INFO: 2347795 events read in total (90469ms).
[16:41:04.200] <TB3>     INFO: 3497715 events read in total (136381ms).
[16:41:30.711] <TB3>     INFO: 4160000 events read in total (162892ms).
[16:41:30.772] <TB3>     INFO: Test took 164011ms.
[16:41:30.887] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:31.115] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:41:32.961] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:41:34.781] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:41:36.653] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:41:38.508] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:41:40.382] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:41:42.233] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:41:44.108] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:41:45.968] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:41:47.820] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:41:49.721] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:41:51.605] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:41:53.476] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:41:55.359] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:41:57.251] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:41:59.140] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:42:01.002] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 229076992
[16:42:01.003] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[16:42:01.076] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[16:42:01.076] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 178 (-1/-1) hits flags = 528 (plus default)
[16:42:01.086] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:42:01.086] <TB3>     INFO:     run 1 of 1
[16:42:01.086] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:42:01.428] <TB3>     INFO: Expecting 3723200 events.
[16:42:49.318] <TB3>     INFO: 1199765 events read in total (47176ms).
[16:43:35.896] <TB3>     INFO: 2380680 events read in total (93754ms).
[16:44:22.389] <TB3>     INFO: 3549445 events read in total (140247ms).
[16:44:29.583] <TB3>     INFO: 3723200 events read in total (147441ms).
[16:44:29.635] <TB3>     INFO: Test took 148550ms.
[16:44:29.739] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:44:29.933] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:44:31.747] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:44:33.583] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:44:35.418] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:44:37.254] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:44:39.074] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:44:40.939] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:44:42.766] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:44:44.587] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:44:46.457] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:44:48.292] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:44:50.104] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:44:51.942] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:44:53.781] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:44:55.626] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:44:57.441] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:44:59.343] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 273833984
[16:44:59.344] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[16:44:59.426] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[16:44:59.426] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[16:44:59.437] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:44:59.437] <TB3>     INFO:     run 1 of 1
[16:44:59.437] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:44:59.785] <TB3>     INFO: Expecting 3473600 events.
[16:45:47.720] <TB3>     INFO: 1250540 events read in total (47221ms).
[16:46:35.346] <TB3>     INFO: 2476655 events read in total (94847ms).
[16:47:14.309] <TB3>     INFO: 3473600 events read in total (133810ms).
[16:47:14.348] <TB3>     INFO: Test took 134911ms.
[16:47:14.431] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:47:14.593] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:47:16.232] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:47:17.872] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:47:19.521] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:47:21.174] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:47:22.832] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:47:24.536] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:47:26.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:47:27.849] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:47:29.560] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:47:31.245] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:47:32.909] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:47:34.569] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:47:36.246] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:47:37.921] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:47:39.580] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:47:41.332] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 210665472
[16:47:41.333] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[16:47:41.415] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[16:47:41.415] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[16:47:41.426] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:47:41.426] <TB3>     INFO:     run 1 of 1
[16:47:41.426] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:47:41.784] <TB3>     INFO: Expecting 3432000 events.
[16:48:30.118] <TB3>     INFO: 1259670 events read in total (47619ms).
[16:49:18.870] <TB3>     INFO: 2493675 events read in total (96371ms).
[16:49:55.826] <TB3>     INFO: 3432000 events read in total (133328ms).
[16:49:55.864] <TB3>     INFO: Test took 134439ms.
[16:49:55.942] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:49:56.097] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:49:57.718] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:49:59.339] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:50:00.991] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:50:02.630] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:50:04.270] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:50:05.962] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:50:07.609] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:50:09.264] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:50:10.974] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:50:12.665] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:50:14.713] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:50:16.953] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:50:19.002] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:50:21.073] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:50:23.010] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:50:24.740] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 224358400
[16:50:24.741] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[16:50:24.839] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[16:50:24.839] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[16:50:24.851] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:50:24.852] <TB3>     INFO:     run 1 of 1
[16:50:24.852] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:50:25.211] <TB3>     INFO: Expecting 3432000 events.
[16:51:14.234] <TB3>     INFO: 1259315 events read in total (48308ms).
[16:52:01.302] <TB3>     INFO: 2492695 events read in total (95376ms).
[16:52:37.800] <TB3>     INFO: 3432000 events read in total (131874ms).
[16:52:37.840] <TB3>     INFO: Test took 132988ms.
[16:52:37.918] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:52:38.076] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:52:39.700] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:52:41.328] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:52:42.972] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:52:44.624] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:52:46.266] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:52:47.980] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:52:49.627] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:52:51.266] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:52:52.972] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:52:54.648] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:52:56.290] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:52:57.939] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:52:59.604] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:53:01.277] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:53:02.936] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:53:04.586] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 226779136
[16:53:04.587] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.2825, thr difference RMS: 1.24357
[16:53:04.588] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 12.3905, thr difference RMS: 1.52829
[16:53:04.588] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 11.1731, thr difference RMS: 1.19278
[16:53:04.588] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.2711, thr difference RMS: 1.1743
[16:53:04.588] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.5492, thr difference RMS: 1.37852
[16:53:04.588] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.12514, thr difference RMS: 1.49467
[16:53:04.589] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.7568, thr difference RMS: 1.68284
[16:53:04.589] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.7027, thr difference RMS: 1.28746
[16:53:04.589] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.86823, thr difference RMS: 1.50805
[16:53:04.589] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.41752, thr difference RMS: 1.82082
[16:53:04.589] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.14067, thr difference RMS: 1.64777
[16:53:04.590] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.7848, thr difference RMS: 1.35006
[16:53:04.590] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.82335, thr difference RMS: 1.73198
[16:53:04.590] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 11.0663, thr difference RMS: 1.53024
[16:53:04.590] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.66829, thr difference RMS: 1.70867
[16:53:04.590] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.3709, thr difference RMS: 1.41202
[16:53:04.591] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.303, thr difference RMS: 1.22059
[16:53:04.591] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 12.7514, thr difference RMS: 1.49018
[16:53:04.591] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 11.412, thr difference RMS: 1.18727
[16:53:04.591] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 10.2066, thr difference RMS: 1.17131
[16:53:04.591] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.6954, thr difference RMS: 1.36316
[16:53:04.591] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.01224, thr difference RMS: 1.48936
[16:53:04.592] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.9731, thr difference RMS: 1.70188
[16:53:04.592] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.7447, thr difference RMS: 1.28303
[16:53:04.592] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.87269, thr difference RMS: 1.50423
[16:53:04.592] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.48803, thr difference RMS: 1.83943
[16:53:04.592] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.11161, thr difference RMS: 1.67461
[16:53:04.593] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.8488, thr difference RMS: 1.34628
[16:53:04.593] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.83332, thr difference RMS: 1.71702
[16:53:04.593] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 11.0621, thr difference RMS: 1.55283
[16:53:04.593] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.67993, thr difference RMS: 1.7211
[16:53:04.593] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.5025, thr difference RMS: 1.37809
[16:53:04.594] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.2941, thr difference RMS: 1.23083
[16:53:04.594] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 12.7961, thr difference RMS: 1.48081
[16:53:04.594] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 11.6549, thr difference RMS: 1.2173
[16:53:04.594] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.3015, thr difference RMS: 1.16098
[16:53:04.594] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.883, thr difference RMS: 1.38713
[16:53:04.595] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.01195, thr difference RMS: 1.49677
[16:53:04.595] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 11.211, thr difference RMS: 1.72422
[16:53:04.595] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.8112, thr difference RMS: 1.29294
[16:53:04.595] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.88396, thr difference RMS: 1.48564
[16:53:04.595] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.67161, thr difference RMS: 1.80081
[16:53:04.595] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.06743, thr difference RMS: 1.66636
[16:53:04.596] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.9475, thr difference RMS: 1.34482
[16:53:04.596] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.96127, thr difference RMS: 1.73423
[16:53:04.596] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 11.1638, thr difference RMS: 1.55934
[16:53:04.596] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.75035, thr difference RMS: 1.71234
[16:53:04.596] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.6537, thr difference RMS: 1.35847
[16:53:04.597] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.3946, thr difference RMS: 1.20656
[16:53:04.597] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 12.9593, thr difference RMS: 1.4704
[16:53:04.597] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 11.9304, thr difference RMS: 1.19334
[16:53:04.597] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.2187, thr difference RMS: 1.19207
[16:53:04.597] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 11.0572, thr difference RMS: 1.38686
[16:53:04.598] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 7.94122, thr difference RMS: 1.49514
[16:53:04.598] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 11.3332, thr difference RMS: 1.69456
[16:53:04.598] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.782, thr difference RMS: 1.27334
[16:53:04.598] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.90271, thr difference RMS: 1.47962
[16:53:04.598] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.76121, thr difference RMS: 1.81174
[16:53:04.599] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.14804, thr difference RMS: 1.67499
[16:53:04.599] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 11.0336, thr difference RMS: 1.34164
[16:53:04.599] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.98742, thr difference RMS: 1.6993
[16:53:04.599] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 11.306, thr difference RMS: 1.53295
[16:53:04.599] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.80327, thr difference RMS: 1.70849
[16:53:04.600] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.8295, thr difference RMS: 1.35984
[16:53:04.707] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[16:53:04.710] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1964 seconds
[16:53:04.710] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[16:53:05.436] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[16:53:05.436] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[16:53:05.438] <TB3>     INFO: ######################################################################
[16:53:05.438] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[16:53:05.438] <TB3>     INFO: ######################################################################
[16:53:05.438] <TB3>     INFO:    ----------------------------------------------------------------------
[16:53:05.439] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[16:53:05.439] <TB3>     INFO:    ----------------------------------------------------------------------
[16:53:05.439] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[16:53:05.449] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[16:53:05.449] <TB3>     INFO:     run 1 of 1
[16:53:05.449] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:53:05.791] <TB3>     INFO: Expecting 59072000 events.
[16:53:34.678] <TB3>     INFO: 1072800 events read in total (28172ms).
[16:54:02.885] <TB3>     INFO: 2141600 events read in total (56379ms).
[16:54:31.156] <TB3>     INFO: 3210800 events read in total (84650ms).
[16:54:41.604] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[16:54:41.604] <TB3>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[16:54:41.604] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a059 80c0 4c08 4c08 4c08 4c08 4c09 4c09 4c09 4c09 e022 c000 
[16:54:41.604] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a053 8040 4c09 4c09 4c09 4c08 4c09 4c09 4c09 4c09 e022 c000 
[16:54:41.604] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a054 80b1 4c09 4c09 4c09 4c0a 4c09 4c09 4c09 4c09 e022 c000 
[16:54:41.604] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a055 80c0 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e022 c000 
[16:54:41.604] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a056 8000 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 7ff 2220 ff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[16:54:41.604] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a057 8040 4c0a 4c0a 4c0a 4c09 4c0a 4c0a 4c0a 4c0a e022 c000 
[16:54:41.604] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a058 80b1 4c08 4c08 4c08 4c09 4c08 4c08 4c08 4c08 e022 c000 
[16:54:59.349] <TB3>     INFO: 4282400 events read in total (112843ms).
[16:55:27.711] <TB3>     INFO: 5350400 events read in total (141205ms).
[16:55:55.924] <TB3>     INFO: 6419400 events read in total (169418ms).
[16:56:24.192] <TB3>     INFO: 7491800 events read in total (197686ms).
[16:56:52.346] <TB3>     INFO: 8560600 events read in total (225840ms).
[16:57:20.637] <TB3>     INFO: 9630600 events read in total (254131ms).
[16:57:48.886] <TB3>     INFO: 10701400 events read in total (282380ms).
[16:58:17.234] <TB3>     INFO: 11770200 events read in total (310728ms).
[16:58:45.621] <TB3>     INFO: 12841600 events read in total (339115ms).
[16:59:13.831] <TB3>     INFO: 13911800 events read in total (367325ms).
[16:59:42.135] <TB3>     INFO: 14979800 events read in total (395629ms).
[17:00:10.406] <TB3>     INFO: 16051800 events read in total (423900ms).
[17:00:38.633] <TB3>     INFO: 17121000 events read in total (452127ms).
[17:00:50.375] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[17:00:50.375] <TB3>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[17:00:50.375] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a03b 8040 4c08 4c09 4c08 4c08 4c08 4c09 4c08 4c09 e022 c000 
[17:00:50.375] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a035 80c0 4c09 4c09 4c09 4c08 4c09 4c09 4c09 4c09 e022 c000 
[17:00:50.375] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a036 8000 4c09 4c09 4c09 4c08 4c09 4c09 4c09 4c09 e022 c000 
[17:00:50.375] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a037 8040 4c0b 4c0b 4c0b 4c09 4c0b 4c0b 4c0b 4c0b e022 c000 
[17:00:50.375] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a038 80b1 4c08 4c08 4c08 4c09 4c08 4c08 4c08 4c08 7ff 2220 ff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[17:00:50.375] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a039 80c0 4c08 4c08 4c08 4c08 4c09 4c09 4c09 4c09 e022 c000 
[17:00:50.375] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a03a 8000 4c08 4c08 4c09 4c08 4c08 4c08 4c09 4c09 e022 c000 
[17:01:06.858] <TB3>     INFO: 18189400 events read in total (480352ms).
[17:01:35.186] <TB3>     INFO: 19261400 events read in total (508680ms).
[17:02:03.360] <TB3>     INFO: 20330800 events read in total (536854ms).
[17:02:31.483] <TB3>     INFO: 21399000 events read in total (564977ms).
[17:02:59.804] <TB3>     INFO: 22471400 events read in total (593298ms).
[17:03:28.042] <TB3>     INFO: 23540000 events read in total (621536ms).
[17:03:56.304] <TB3>     INFO: 24608800 events read in total (649798ms).
[17:04:17.263] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[17:04:17.263] <TB3>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[17:04:17.263] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a06e 8000 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e022 c000 
[17:04:17.263] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a068 80b1 4c08 4c08 4c08 4c09 4c08 4c08 4c08 4c08 e022 c000 
[17:04:17.263] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a069 80c0 4c08 4c08 4c08 4c08 4c09 4c09 4c09 4c09 e022 c000 
[17:04:17.263] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a06a 8000 4c08 4c08 4c09 4c08 4c08 4c08 4c09 4c09 e022 c000 
[17:04:17.263] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a06b 8040 4c08 4c09 4c08 4c08 4c08 4c09 4c08 4c09 7ff 2220 ff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[17:04:17.263] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a06c 80b1 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e022 c000 
[17:04:17.263] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a06d 80c0 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e022 c000 
[17:04:24.650] <TB3>     INFO: 25681400 events read in total (678144ms).
[17:04:52.701] <TB3>     INFO: 26750000 events read in total (706195ms).
[17:05:20.984] <TB3>     INFO: 27820400 events read in total (734478ms).
[17:05:49.168] <TB3>     INFO: 28891800 events read in total (762662ms).
[17:06:17.441] <TB3>     INFO: 29960400 events read in total (790935ms).
[17:06:45.748] <TB3>     INFO: 31031600 events read in total (819242ms).
[17:07:14.037] <TB3>     INFO: 32101600 events read in total (847531ms).
[17:07:42.259] <TB3>     INFO: 33169800 events read in total (875753ms).
[17:08:10.805] <TB3>     INFO: 34240600 events read in total (904299ms).
[17:08:39.235] <TB3>     INFO: 35310400 events read in total (932729ms).
[17:09:07.536] <TB3>     INFO: 36378600 events read in total (961030ms).
[17:09:35.837] <TB3>     INFO: 37446400 events read in total (989332ms).
[17:10:04.303] <TB3>     INFO: 38518000 events read in total (1017797ms).
[17:10:32.591] <TB3>     INFO: 39586600 events read in total (1046085ms).
[17:11:00.936] <TB3>     INFO: 40655400 events read in total (1074430ms).
[17:11:29.228] <TB3>     INFO: 41728000 events read in total (1102722ms).
[17:11:57.429] <TB3>     INFO: 42796000 events read in total (1130923ms).
[17:12:25.732] <TB3>     INFO: 43863400 events read in total (1159226ms).
[17:12:53.929] <TB3>     INFO: 44933800 events read in total (1187423ms).
[17:13:22.268] <TB3>     INFO: 46003200 events read in total (1215762ms).
[17:13:50.417] <TB3>     INFO: 47071000 events read in total (1243911ms).
[17:14:18.739] <TB3>     INFO: 48139200 events read in total (1272233ms).
[17:14:46.911] <TB3>     INFO: 49208600 events read in total (1300405ms).
[17:15:15.210] <TB3>     INFO: 50276400 events read in total (1328704ms).
[17:15:43.433] <TB3>     INFO: 51344600 events read in total (1356927ms).
[17:16:11.735] <TB3>     INFO: 52413400 events read in total (1385229ms).
[17:16:40.098] <TB3>     INFO: 53484600 events read in total (1413592ms).
[17:17:07.734] <TB3>     INFO: 54552200 events read in total (1441228ms).
[17:17:35.847] <TB3>     INFO: 55620400 events read in total (1469341ms).
[17:18:03.488] <TB3>     INFO: 56689200 events read in total (1496982ms).
[17:18:31.544] <TB3>     INFO: 57759200 events read in total (1525038ms).
[17:18:44.200] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[17:18:44.200] <TB3>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[17:18:44.200] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a064 80b1 4c08 860 2666 4c08 860 268c 4c08 860 26a8 4c0b 860 268c 4c08 860 268a 4c08 860 26a3 4c08 860 26aa 4c08 860 2665 e022 c000 
[17:18:44.200] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05e 8000 4c08 860 2668 4c08 860 268c 4c08 860 26a8 4c09 860 268d 4c08 860 268b 4c08 860 26a3 4c08 860 26a9 4c08 860 2665 e022 c000 
[17:18:44.200] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05f 8040 4c08 860 2667 4c08 860 268c 4c08 860 26a8 4c08 860 268d 4c08 860 268b 4c08 860 26a2 4c08 860 26a9 4c08 860 2665 e022 c000 
[17:18:44.200] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a060 80b1 4c08 860 2666 4c08 860 268c 4c08 860 26a7 4c08 860 268c 4c08 860 268c 4c08 860 26a3 4c08 860 26a9 4c08 860 2666 e022 c000 
[17:18:44.200] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a061 80c0 4c09 860 2668 4c09 860 268c 4c09 860 26a8 4c08 860 268d 4c09 860 268b 4c09 860 26a2 4c09 860 26aa 4c09 860 2665 7ff 2220 ff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[17:18:44.200] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a062 8000 4c08 860 2668 4c08 860 268c 4c08 860 26a9 4c09 860 268c 4c08 860 268c 4c08 860 26a3 4c08 860 26aa 4c08 860 2666 e022 c000 
[17:18:44.200] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a063 8040 4c08 860 2667 4c08 860 268c 4c08 860 26a8 4c08 860 268c 4c08 860 268b 4c08 860 26a2 4c08 860 26a9 4c08 860 2666 e022 c000 
[17:18:59.740] <TB3>     INFO: 58827800 events read in total (1553234ms).
[17:19:06.448] <TB3>     INFO: 59072000 events read in total (1559942ms).
[17:19:06.469] <TB3>     INFO: Test took 1561021ms.
[17:19:06.526] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:19:06.653] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:19:06.653] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:07.818] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:19:07.818] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:08.983] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:19:08.983] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:10.131] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:19:10.131] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:11.302] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:19:11.302] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:12.465] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:19:12.465] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:13.603] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:19:13.603] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:14.749] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:19:14.749] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:15.904] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:19:15.904] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:17.067] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:19:17.067] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:18.208] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:19:18.208] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:19.362] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:19:19.362] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:20.513] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:19:20.513] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:21.664] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:19:21.664] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:22.835] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:19:22.835] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:23.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:19:23.965] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:25.137] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 499757056
[17:19:25.165] <TB3>     INFO: PixTestScurves::scurves() done 
[17:19:25.165] <TB3>     INFO: Vcal mean:  35.10  35.13  35.09  35.07  35.18  35.04  34.97  35.05  35.04  35.10  34.99  35.07  35.11  35.07  35.12  35.08 
[17:19:25.165] <TB3>     INFO: Vcal RMS:    0.81   0.81   0.85   0.72   0.73   0.67   0.73   0.80   1.03   0.71   0.68   0.77   0.73   0.73   0.68   0.82 
[17:19:25.165] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[17:19:25.238] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[17:19:25.238] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[17:19:25.238] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[17:19:25.238] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[17:19:25.238] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[17:19:25.238] <TB3>     INFO: ######################################################################
[17:19:25.238] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[17:19:25.238] <TB3>     INFO: ######################################################################
[17:19:25.241] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:19:25.587] <TB3>     INFO: Expecting 41600 events.
[17:19:29.566] <TB3>     INFO: 41600 events read in total (3247ms).
[17:19:29.567] <TB3>     INFO: Test took 4325ms.
[17:19:29.575] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:19:29.575] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[17:19:29.575] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[17:19:29.579] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 10, 71] has eff 0/10
[17:19:29.579] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 10, 71]
[17:19:29.580] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 12, 7] has eff 0/10
[17:19:29.580] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 12, 7]
[17:19:29.580] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 10, 8] has eff 0/10
[17:19:29.580] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 10, 8]
[17:19:29.584] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[17:19:29.584] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[17:19:29.584] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[17:19:29.584] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[17:19:29.924] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:19:30.266] <TB3>     INFO: Expecting 41600 events.
[17:19:34.334] <TB3>     INFO: 41600 events read in total (3353ms).
[17:19:34.334] <TB3>     INFO: Test took 4411ms.
[17:19:34.343] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:19:34.343] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[17:19:34.343] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[17:19:34.348] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.202
[17:19:34.349] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 166
[17:19:34.349] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.796
[17:19:34.349] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,17] phvalue 182
[17:19:34.349] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.338
[17:19:34.349] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 186
[17:19:34.349] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.306
[17:19:34.349] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[17:19:34.349] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.01
[17:19:34.349] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[17:19:34.349] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.33
[17:19:34.349] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[17:19:34.349] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.222
[17:19:34.349] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 190
[17:19:34.350] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.968
[17:19:34.350] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 170
[17:19:34.350] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.876
[17:19:34.350] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 171
[17:19:34.350] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.863
[17:19:34.350] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 186
[17:19:34.350] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.534
[17:19:34.350] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,7] phvalue 192
[17:19:34.350] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.772
[17:19:34.350] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,6] phvalue 175
[17:19:34.350] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.47
[17:19:34.350] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 189
[17:19:34.351] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.175
[17:19:34.351] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[17:19:34.351] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.289
[17:19:34.351] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 177
[17:19:34.351] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.617
[17:19:34.351] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 165
[17:19:34.351] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[17:19:34.351] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[17:19:34.351] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[17:19:34.432] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:19:34.774] <TB3>     INFO: Expecting 41600 events.
[17:19:38.830] <TB3>     INFO: 41600 events read in total (3341ms).
[17:19:38.830] <TB3>     INFO: Test took 4398ms.
[17:19:38.838] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:19:38.838] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[17:19:38.838] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[17:19:38.842] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[17:19:38.843] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 55minph_roc = 15
[17:19:38.843] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.187
[17:19:38.843] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 63
[17:19:38.843] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.7686
[17:19:38.843] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 83
[17:19:38.843] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.09
[17:19:38.843] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 90
[17:19:38.844] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.2149
[17:19:38.844] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 84
[17:19:38.844] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.9885
[17:19:38.844] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 76
[17:19:38.844] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.5228
[17:19:38.844] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 86
[17:19:38.844] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.0243
[17:19:38.844] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 92
[17:19:38.844] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.511
[17:19:38.844] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 60
[17:19:38.844] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.2723
[17:19:38.844] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 64
[17:19:38.844] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.572
[17:19:38.844] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,8] phvalue 85
[17:19:38.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.9544
[17:19:38.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 85
[17:19:38.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.9675
[17:19:38.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 71
[17:19:38.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.7363
[17:19:38.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 80
[17:19:38.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.3496
[17:19:38.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 72
[17:19:38.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.0875
[17:19:38.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 74
[17:19:38.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.8749
[17:19:38.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,8] phvalue 58
[17:19:38.848] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 0 0
[17:19:39.253] <TB3>     INFO: Expecting 2560 events.
[17:19:40.210] <TB3>     INFO: 2560 events read in total (242ms).
[17:19:40.211] <TB3>     INFO: Test took 1363ms.
[17:19:40.211] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:19:40.211] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 1 1
[17:19:40.718] <TB3>     INFO: Expecting 2560 events.
[17:19:41.677] <TB3>     INFO: 2560 events read in total (244ms).
[17:19:41.677] <TB3>     INFO: Test took 1466ms.
[17:19:41.678] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:19:41.678] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 2 2
[17:19:42.185] <TB3>     INFO: Expecting 2560 events.
[17:19:43.143] <TB3>     INFO: 2560 events read in total (243ms).
[17:19:43.144] <TB3>     INFO: Test took 1466ms.
[17:19:43.144] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:19:43.144] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 3 3
[17:19:43.651] <TB3>     INFO: Expecting 2560 events.
[17:19:44.609] <TB3>     INFO: 2560 events read in total (243ms).
[17:19:44.610] <TB3>     INFO: Test took 1466ms.
[17:19:44.610] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:19:44.610] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 4 4
[17:19:45.117] <TB3>     INFO: Expecting 2560 events.
[17:19:46.075] <TB3>     INFO: 2560 events read in total (243ms).
[17:19:46.076] <TB3>     INFO: Test took 1466ms.
[17:19:46.076] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:19:46.076] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 5 5
[17:19:46.583] <TB3>     INFO: Expecting 2560 events.
[17:19:47.541] <TB3>     INFO: 2560 events read in total (243ms).
[17:19:47.542] <TB3>     INFO: Test took 1465ms.
[17:19:47.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:19:47.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 6 6
[17:19:48.049] <TB3>     INFO: Expecting 2560 events.
[17:19:49.006] <TB3>     INFO: 2560 events read in total (242ms).
[17:19:49.007] <TB3>     INFO: Test took 1465ms.
[17:19:49.007] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:19:49.007] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 7 7
[17:19:49.514] <TB3>     INFO: Expecting 2560 events.
[17:19:50.472] <TB3>     INFO: 2560 events read in total (243ms).
[17:19:50.472] <TB3>     INFO: Test took 1465ms.
[17:19:50.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:19:50.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 8 8
[17:19:50.981] <TB3>     INFO: Expecting 2560 events.
[17:19:51.940] <TB3>     INFO: 2560 events read in total (245ms).
[17:19:51.940] <TB3>     INFO: Test took 1467ms.
[17:19:51.940] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:19:51.940] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 8, 9 9
[17:19:52.448] <TB3>     INFO: Expecting 2560 events.
[17:19:53.407] <TB3>     INFO: 2560 events read in total (244ms).
[17:19:53.407] <TB3>     INFO: Test took 1467ms.
[17:19:53.407] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:19:53.407] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 10 10
[17:19:53.915] <TB3>     INFO: Expecting 2560 events.
[17:19:54.873] <TB3>     INFO: 2560 events read in total (243ms).
[17:19:54.873] <TB3>     INFO: Test took 1466ms.
[17:19:54.874] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:19:54.875] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 11 11
[17:19:55.381] <TB3>     INFO: Expecting 2560 events.
[17:19:56.337] <TB3>     INFO: 2560 events read in total (241ms).
[17:19:56.338] <TB3>     INFO: Test took 1463ms.
[17:19:56.339] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:19:56.339] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 12 12
[17:19:56.845] <TB3>     INFO: Expecting 2560 events.
[17:19:57.803] <TB3>     INFO: 2560 events read in total (243ms).
[17:19:57.803] <TB3>     INFO: Test took 1464ms.
[17:19:57.803] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:19:57.804] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 13 13
[17:19:58.311] <TB3>     INFO: Expecting 2560 events.
[17:19:59.269] <TB3>     INFO: 2560 events read in total (243ms).
[17:19:59.270] <TB3>     INFO: Test took 1466ms.
[17:19:59.270] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:19:59.270] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 14 14
[17:19:59.777] <TB3>     INFO: Expecting 2560 events.
[17:20:00.735] <TB3>     INFO: 2560 events read in total (243ms).
[17:20:00.735] <TB3>     INFO: Test took 1465ms.
[17:20:00.735] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:20:00.736] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 8, 15 15
[17:20:01.250] <TB3>     INFO: Expecting 2560 events.
[17:20:02.209] <TB3>     INFO: 2560 events read in total (244ms).
[17:20:02.210] <TB3>     INFO: Test took 1474ms.
[17:20:02.210] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:20:02.210] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[17:20:02.210] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[17:20:02.210] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[17:20:02.210] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[17:20:02.210] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[17:20:02.210] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[17:20:02.210] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[17:20:02.210] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[17:20:02.210] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[17:20:02.211] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[17:20:02.211] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[17:20:02.211] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[17:20:02.211] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[17:20:02.211] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[17:20:02.211] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[17:20:02.211] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[17:20:02.213] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:20:02.718] <TB3>     INFO: Expecting 655360 events.
[17:20:14.450] <TB3>     INFO: 655360 events read in total (11017ms).
[17:20:14.460] <TB3>     INFO: Expecting 655360 events.
[17:20:26.019] <TB3>     INFO: 655360 events read in total (10996ms).
[17:20:26.034] <TB3>     INFO: Expecting 655360 events.
[17:20:37.575] <TB3>     INFO: 655360 events read in total (10982ms).
[17:20:37.594] <TB3>     INFO: Expecting 655360 events.
[17:20:49.119] <TB3>     INFO: 655360 events read in total (10970ms).
[17:20:49.143] <TB3>     INFO: Expecting 655360 events.
[17:21:00.669] <TB3>     INFO: 655360 events read in total (10976ms).
[17:21:00.697] <TB3>     INFO: Expecting 655360 events.
[17:21:12.218] <TB3>     INFO: 655360 events read in total (10977ms).
[17:21:12.252] <TB3>     INFO: Expecting 655360 events.
[17:21:23.797] <TB3>     INFO: 655360 events read in total (11012ms).
[17:21:23.833] <TB3>     INFO: Expecting 655360 events.
[17:21:35.329] <TB3>     INFO: 655360 events read in total (10961ms).
[17:21:35.368] <TB3>     INFO: Expecting 655360 events.
[17:21:46.913] <TB3>     INFO: 655360 events read in total (11012ms).
[17:21:46.958] <TB3>     INFO: Expecting 655360 events.
[17:21:58.478] <TB3>     INFO: 655360 events read in total (10994ms).
[17:21:58.527] <TB3>     INFO: Expecting 655360 events.
[17:22:10.091] <TB3>     INFO: 655360 events read in total (11037ms).
[17:22:10.144] <TB3>     INFO: Expecting 655360 events.
[17:22:21.698] <TB3>     INFO: 655360 events read in total (11027ms).
[17:22:21.759] <TB3>     INFO: Expecting 655360 events.
[17:22:33.314] <TB3>     INFO: 655360 events read in total (11029ms).
[17:22:33.375] <TB3>     INFO: Expecting 655360 events.
[17:22:44.895] <TB3>     INFO: 655360 events read in total (10994ms).
[17:22:44.966] <TB3>     INFO: Expecting 655360 events.
[17:22:56.554] <TB3>     INFO: 655360 events read in total (11061ms).
[17:22:56.624] <TB3>     INFO: Expecting 655360 events.
[17:23:08.215] <TB3>     INFO: 655360 events read in total (11065ms).
[17:23:08.294] <TB3>     INFO: Test took 186081ms.
[17:23:08.394] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:23:08.697] <TB3>     INFO: Expecting 655360 events.
[17:23:20.450] <TB3>     INFO: 655360 events read in total (11039ms).
[17:23:20.461] <TB3>     INFO: Expecting 655360 events.
[17:23:32.023] <TB3>     INFO: 655360 events read in total (11002ms).
[17:23:32.038] <TB3>     INFO: Expecting 655360 events.
[17:23:43.572] <TB3>     INFO: 655360 events read in total (10978ms).
[17:23:43.591] <TB3>     INFO: Expecting 655360 events.
[17:23:55.147] <TB3>     INFO: 655360 events read in total (11002ms).
[17:23:55.170] <TB3>     INFO: Expecting 655360 events.
[17:24:06.760] <TB3>     INFO: 655360 events read in total (11038ms).
[17:24:06.790] <TB3>     INFO: Expecting 655360 events.
[17:24:18.387] <TB3>     INFO: 655360 events read in total (11058ms).
[17:24:18.421] <TB3>     INFO: Expecting 655360 events.
[17:24:30.007] <TB3>     INFO: 655360 events read in total (11049ms).
[17:24:30.042] <TB3>     INFO: Expecting 655360 events.
[17:24:41.656] <TB3>     INFO: 655360 events read in total (11073ms).
[17:24:41.697] <TB3>     INFO: Expecting 655360 events.
[17:24:53.287] <TB3>     INFO: 655360 events read in total (11063ms).
[17:24:53.338] <TB3>     INFO: Expecting 655360 events.
[17:25:04.922] <TB3>     INFO: 655360 events read in total (11057ms).
[17:25:04.974] <TB3>     INFO: Expecting 655360 events.
[17:25:16.604] <TB3>     INFO: 655360 events read in total (11103ms).
[17:25:16.657] <TB3>     INFO: Expecting 655360 events.
[17:25:28.282] <TB3>     INFO: 655360 events read in total (11099ms).
[17:25:28.339] <TB3>     INFO: Expecting 655360 events.
[17:25:39.958] <TB3>     INFO: 655360 events read in total (11092ms).
[17:25:40.019] <TB3>     INFO: Expecting 655360 events.
[17:25:51.673] <TB3>     INFO: 655360 events read in total (11127ms).
[17:25:51.740] <TB3>     INFO: Expecting 655360 events.
[17:26:03.426] <TB3>     INFO: 655360 events read in total (11160ms).
[17:26:03.497] <TB3>     INFO: Expecting 655360 events.
[17:26:15.166] <TB3>     INFO: 655360 events read in total (11142ms).
[17:26:15.240] <TB3>     INFO: Test took 186846ms.
[17:26:15.415] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:15.415] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[17:26:15.415] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:15.416] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[17:26:15.416] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:15.416] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[17:26:15.416] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:15.416] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[17:26:15.416] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:15.417] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[17:26:15.417] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:15.417] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[17:26:15.417] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:15.418] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[17:26:15.418] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:15.418] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[17:26:15.418] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:15.418] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[17:26:15.418] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:15.419] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[17:26:15.419] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:15.419] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[17:26:15.419] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:15.420] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[17:26:15.420] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:15.420] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[17:26:15.420] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:15.420] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[17:26:15.420] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:15.421] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[17:26:15.421] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:15.421] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[17:26:15.421] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:15.428] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:15.435] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:15.442] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:15.448] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:15.455] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:26:15.461] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:26:15.468] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:26:15.475] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[17:26:15.482] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[17:26:15.488] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[17:26:15.495] <TB3>     INFO: safety margin for low PH: adding 7, margin is now 27
[17:26:15.502] <TB3>     INFO: safety margin for low PH: adding 8, margin is now 28
[17:26:15.508] <TB3>     INFO: safety margin for low PH: adding 9, margin is now 29
[17:26:15.515] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:15.522] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:15.528] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:15.535] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:26:15.542] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:26:15.548] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:15.555] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:15.562] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:26:15.568] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:26:15.575] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:15.582] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:15.588] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:15.595] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:15.602] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:26:15.609] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:26:15.615] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:26:15.622] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[17:26:15.629] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[17:26:15.635] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[17:26:15.642] <TB3>     INFO: safety margin for low PH: adding 7, margin is now 27
[17:26:15.649] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:15.655] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:15.663] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[17:26:15.693] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C0.dat
[17:26:15.694] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C1.dat
[17:26:15.694] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C2.dat
[17:26:15.694] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C3.dat
[17:26:15.694] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C4.dat
[17:26:15.694] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C5.dat
[17:26:15.694] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C6.dat
[17:26:15.695] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C7.dat
[17:26:15.695] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C8.dat
[17:26:15.695] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C9.dat
[17:26:15.695] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C10.dat
[17:26:15.695] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C11.dat
[17:26:15.695] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C12.dat
[17:26:15.695] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C13.dat
[17:26:15.695] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C14.dat
[17:26:15.696] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C15.dat
[17:26:16.041] <TB3>     INFO: Expecting 41600 events.
[17:26:19.889] <TB3>     INFO: 41600 events read in total (3133ms).
[17:26:19.890] <TB3>     INFO: Test took 4192ms.
[17:26:20.542] <TB3>     INFO: Expecting 41600 events.
[17:26:24.400] <TB3>     INFO: 41600 events read in total (3143ms).
[17:26:24.400] <TB3>     INFO: Test took 4211ms.
[17:26:25.048] <TB3>     INFO: Expecting 41600 events.
[17:26:28.885] <TB3>     INFO: 41600 events read in total (3122ms).
[17:26:28.886] <TB3>     INFO: Test took 4184ms.
[17:26:29.184] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:29.315] <TB3>     INFO: Expecting 2560 events.
[17:26:30.274] <TB3>     INFO: 2560 events read in total (244ms).
[17:26:30.274] <TB3>     INFO: Test took 1090ms.
[17:26:30.276] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:30.782] <TB3>     INFO: Expecting 2560 events.
[17:26:31.741] <TB3>     INFO: 2560 events read in total (244ms).
[17:26:31.741] <TB3>     INFO: Test took 1465ms.
[17:26:31.743] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:32.250] <TB3>     INFO: Expecting 2560 events.
[17:26:33.209] <TB3>     INFO: 2560 events read in total (244ms).
[17:26:33.210] <TB3>     INFO: Test took 1468ms.
[17:26:33.212] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:33.718] <TB3>     INFO: Expecting 2560 events.
[17:26:34.674] <TB3>     INFO: 2560 events read in total (241ms).
[17:26:34.675] <TB3>     INFO: Test took 1463ms.
[17:26:34.677] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:35.184] <TB3>     INFO: Expecting 2560 events.
[17:26:36.142] <TB3>     INFO: 2560 events read in total (243ms).
[17:26:36.143] <TB3>     INFO: Test took 1466ms.
[17:26:36.145] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:36.651] <TB3>     INFO: Expecting 2560 events.
[17:26:37.610] <TB3>     INFO: 2560 events read in total (245ms).
[17:26:37.611] <TB3>     INFO: Test took 1466ms.
[17:26:37.613] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:38.119] <TB3>     INFO: Expecting 2560 events.
[17:26:39.079] <TB3>     INFO: 2560 events read in total (245ms).
[17:26:39.080] <TB3>     INFO: Test took 1467ms.
[17:26:39.082] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:39.588] <TB3>     INFO: Expecting 2560 events.
[17:26:40.547] <TB3>     INFO: 2560 events read in total (244ms).
[17:26:40.548] <TB3>     INFO: Test took 1466ms.
[17:26:40.550] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:41.056] <TB3>     INFO: Expecting 2560 events.
[17:26:42.014] <TB3>     INFO: 2560 events read in total (243ms).
[17:26:42.015] <TB3>     INFO: Test took 1465ms.
[17:26:42.016] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:42.523] <TB3>     INFO: Expecting 2560 events.
[17:26:43.483] <TB3>     INFO: 2560 events read in total (245ms).
[17:26:43.484] <TB3>     INFO: Test took 1468ms.
[17:26:43.487] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:43.992] <TB3>     INFO: Expecting 2560 events.
[17:26:44.949] <TB3>     INFO: 2560 events read in total (242ms).
[17:26:44.949] <TB3>     INFO: Test took 1463ms.
[17:26:44.951] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:45.458] <TB3>     INFO: Expecting 2560 events.
[17:26:46.416] <TB3>     INFO: 2560 events read in total (243ms).
[17:26:46.416] <TB3>     INFO: Test took 1465ms.
[17:26:46.417] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:46.925] <TB3>     INFO: Expecting 2560 events.
[17:26:47.884] <TB3>     INFO: 2560 events read in total (244ms).
[17:26:47.885] <TB3>     INFO: Test took 1468ms.
[17:26:47.887] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:48.393] <TB3>     INFO: Expecting 2560 events.
[17:26:49.349] <TB3>     INFO: 2560 events read in total (241ms).
[17:26:49.350] <TB3>     INFO: Test took 1463ms.
[17:26:49.351] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:49.858] <TB3>     INFO: Expecting 2560 events.
[17:26:50.818] <TB3>     INFO: 2560 events read in total (245ms).
[17:26:50.818] <TB3>     INFO: Test took 1467ms.
[17:26:50.819] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:51.326] <TB3>     INFO: Expecting 2560 events.
[17:26:52.286] <TB3>     INFO: 2560 events read in total (245ms).
[17:26:52.286] <TB3>     INFO: Test took 1467ms.
[17:26:52.288] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:52.795] <TB3>     INFO: Expecting 2560 events.
[17:26:53.754] <TB3>     INFO: 2560 events read in total (244ms).
[17:26:53.754] <TB3>     INFO: Test took 1466ms.
[17:26:53.756] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:54.262] <TB3>     INFO: Expecting 2560 events.
[17:26:55.221] <TB3>     INFO: 2560 events read in total (244ms).
[17:26:55.221] <TB3>     INFO: Test took 1465ms.
[17:26:55.224] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:55.730] <TB3>     INFO: Expecting 2560 events.
[17:26:56.690] <TB3>     INFO: 2560 events read in total (246ms).
[17:26:56.690] <TB3>     INFO: Test took 1467ms.
[17:26:56.692] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:57.199] <TB3>     INFO: Expecting 2560 events.
[17:26:58.158] <TB3>     INFO: 2560 events read in total (244ms).
[17:26:58.159] <TB3>     INFO: Test took 1467ms.
[17:26:58.161] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:58.667] <TB3>     INFO: Expecting 2560 events.
[17:26:59.627] <TB3>     INFO: 2560 events read in total (245ms).
[17:26:59.628] <TB3>     INFO: Test took 1467ms.
[17:26:59.630] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:00.135] <TB3>     INFO: Expecting 2560 events.
[17:27:01.095] <TB3>     INFO: 2560 events read in total (245ms).
[17:27:01.096] <TB3>     INFO: Test took 1466ms.
[17:27:01.098] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:01.604] <TB3>     INFO: Expecting 2560 events.
[17:27:02.565] <TB3>     INFO: 2560 events read in total (246ms).
[17:27:02.565] <TB3>     INFO: Test took 1467ms.
[17:27:02.568] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:03.074] <TB3>     INFO: Expecting 2560 events.
[17:27:04.031] <TB3>     INFO: 2560 events read in total (243ms).
[17:27:04.031] <TB3>     INFO: Test took 1463ms.
[17:27:04.034] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:04.539] <TB3>     INFO: Expecting 2560 events.
[17:27:05.498] <TB3>     INFO: 2560 events read in total (244ms).
[17:27:05.499] <TB3>     INFO: Test took 1466ms.
[17:27:05.501] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:06.008] <TB3>     INFO: Expecting 2560 events.
[17:27:06.967] <TB3>     INFO: 2560 events read in total (245ms).
[17:27:06.968] <TB3>     INFO: Test took 1467ms.
[17:27:06.970] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:07.476] <TB3>     INFO: Expecting 2560 events.
[17:27:08.434] <TB3>     INFO: 2560 events read in total (243ms).
[17:27:08.434] <TB3>     INFO: Test took 1464ms.
[17:27:08.437] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:08.943] <TB3>     INFO: Expecting 2560 events.
[17:27:09.900] <TB3>     INFO: 2560 events read in total (242ms).
[17:27:09.901] <TB3>     INFO: Test took 1464ms.
[17:27:09.903] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:10.409] <TB3>     INFO: Expecting 2560 events.
[17:27:11.368] <TB3>     INFO: 2560 events read in total (244ms).
[17:27:11.369] <TB3>     INFO: Test took 1466ms.
[17:27:11.371] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:11.877] <TB3>     INFO: Expecting 2560 events.
[17:27:12.836] <TB3>     INFO: 2560 events read in total (244ms).
[17:27:12.837] <TB3>     INFO: Test took 1466ms.
[17:27:12.839] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:13.345] <TB3>     INFO: Expecting 2560 events.
[17:27:14.302] <TB3>     INFO: 2560 events read in total (242ms).
[17:27:14.303] <TB3>     INFO: Test took 1465ms.
[17:27:14.306] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:14.811] <TB3>     INFO: Expecting 2560 events.
[17:27:15.768] <TB3>     INFO: 2560 events read in total (242ms).
[17:27:15.768] <TB3>     INFO: Test took 1463ms.
[17:27:16.770] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[17:27:16.770] <TB3>     INFO: PH scale (per ROC):    65  63  68  76  74  77  72  75  77  68  80  64  75  80  77  66
[17:27:16.770] <TB3>     INFO: PH offset (per ROC):  190 174 167 170 176 165 163 191 181 173 166 184 172 176 175 195
[17:27:16.942] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[17:27:16.944] <TB3>     INFO: ######################################################################
[17:27:16.944] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[17:27:16.944] <TB3>     INFO: ######################################################################
[17:27:16.944] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[17:27:16.956] <TB3>     INFO: scanning low vcal = 10
[17:27:17.298] <TB3>     INFO: Expecting 41600 events.
[17:27:20.996] <TB3>     INFO: 41600 events read in total (2982ms).
[17:27:20.996] <TB3>     INFO: Test took 4040ms.
[17:27:20.998] <TB3>     INFO: scanning low vcal = 20
[17:27:21.504] <TB3>     INFO: Expecting 41600 events.
[17:27:25.205] <TB3>     INFO: 41600 events read in total (2986ms).
[17:27:25.205] <TB3>     INFO: Test took 4207ms.
[17:27:25.207] <TB3>     INFO: scanning low vcal = 30
[17:27:25.713] <TB3>     INFO: Expecting 41600 events.
[17:27:29.421] <TB3>     INFO: 41600 events read in total (2993ms).
[17:27:29.421] <TB3>     INFO: Test took 4214ms.
[17:27:29.423] <TB3>     INFO: scanning low vcal = 40
[17:27:29.926] <TB3>     INFO: Expecting 41600 events.
[17:27:34.125] <TB3>     INFO: 41600 events read in total (3484ms).
[17:27:34.126] <TB3>     INFO: Test took 4703ms.
[17:27:34.129] <TB3>     INFO: scanning low vcal = 50
[17:27:34.549] <TB3>     INFO: Expecting 41600 events.
[17:27:38.771] <TB3>     INFO: 41600 events read in total (3508ms).
[17:27:38.772] <TB3>     INFO: Test took 4643ms.
[17:27:38.775] <TB3>     INFO: scanning low vcal = 60
[17:27:39.193] <TB3>     INFO: Expecting 41600 events.
[17:27:43.420] <TB3>     INFO: 41600 events read in total (3512ms).
[17:27:43.421] <TB3>     INFO: Test took 4646ms.
[17:27:43.424] <TB3>     INFO: scanning low vcal = 70
[17:27:43.844] <TB3>     INFO: Expecting 41600 events.
[17:27:48.063] <TB3>     INFO: 41600 events read in total (3504ms).
[17:27:48.064] <TB3>     INFO: Test took 4640ms.
[17:27:48.067] <TB3>     INFO: scanning low vcal = 80
[17:27:48.485] <TB3>     INFO: Expecting 41600 events.
[17:27:52.743] <TB3>     INFO: 41600 events read in total (3543ms).
[17:27:52.744] <TB3>     INFO: Test took 4677ms.
[17:27:52.747] <TB3>     INFO: scanning low vcal = 90
[17:27:53.164] <TB3>     INFO: Expecting 41600 events.
[17:27:57.415] <TB3>     INFO: 41600 events read in total (3536ms).
[17:27:57.416] <TB3>     INFO: Test took 4669ms.
[17:27:57.419] <TB3>     INFO: scanning low vcal = 100
[17:27:57.835] <TB3>     INFO: Expecting 41600 events.
[17:28:02.223] <TB3>     INFO: 41600 events read in total (3673ms).
[17:28:02.224] <TB3>     INFO: Test took 4805ms.
[17:28:02.226] <TB3>     INFO: scanning low vcal = 110
[17:28:02.643] <TB3>     INFO: Expecting 41600 events.
[17:28:06.904] <TB3>     INFO: 41600 events read in total (3546ms).
[17:28:06.905] <TB3>     INFO: Test took 4679ms.
[17:28:06.907] <TB3>     INFO: scanning low vcal = 120
[17:28:07.323] <TB3>     INFO: Expecting 41600 events.
[17:28:11.592] <TB3>     INFO: 41600 events read in total (3554ms).
[17:28:11.592] <TB3>     INFO: Test took 4685ms.
[17:28:11.595] <TB3>     INFO: scanning low vcal = 130
[17:28:12.009] <TB3>     INFO: Expecting 41600 events.
[17:28:16.260] <TB3>     INFO: 41600 events read in total (3536ms).
[17:28:16.261] <TB3>     INFO: Test took 4666ms.
[17:28:16.264] <TB3>     INFO: scanning low vcal = 140
[17:28:16.681] <TB3>     INFO: Expecting 41600 events.
[17:28:20.933] <TB3>     INFO: 41600 events read in total (3537ms).
[17:28:20.934] <TB3>     INFO: Test took 4670ms.
[17:28:20.937] <TB3>     INFO: scanning low vcal = 150
[17:28:21.351] <TB3>     INFO: Expecting 41600 events.
[17:28:25.598] <TB3>     INFO: 41600 events read in total (3532ms).
[17:28:25.599] <TB3>     INFO: Test took 4662ms.
[17:28:25.604] <TB3>     INFO: scanning low vcal = 160
[17:28:26.015] <TB3>     INFO: Expecting 41600 events.
[17:28:30.251] <TB3>     INFO: 41600 events read in total (3521ms).
[17:28:30.251] <TB3>     INFO: Test took 4647ms.
[17:28:30.255] <TB3>     INFO: scanning low vcal = 170
[17:28:30.673] <TB3>     INFO: Expecting 41600 events.
[17:28:34.901] <TB3>     INFO: 41600 events read in total (3514ms).
[17:28:34.902] <TB3>     INFO: Test took 4647ms.
[17:28:34.906] <TB3>     INFO: scanning low vcal = 180
[17:28:35.320] <TB3>     INFO: Expecting 41600 events.
[17:28:39.547] <TB3>     INFO: 41600 events read in total (3512ms).
[17:28:39.548] <TB3>     INFO: Test took 4642ms.
[17:28:39.550] <TB3>     INFO: scanning low vcal = 190
[17:28:39.965] <TB3>     INFO: Expecting 41600 events.
[17:28:44.196] <TB3>     INFO: 41600 events read in total (3516ms).
[17:28:44.197] <TB3>     INFO: Test took 4647ms.
[17:28:44.206] <TB3>     INFO: scanning low vcal = 200
[17:28:44.616] <TB3>     INFO: Expecting 41600 events.
[17:28:48.842] <TB3>     INFO: 41600 events read in total (3511ms).
[17:28:48.842] <TB3>     INFO: Test took 4636ms.
[17:28:48.845] <TB3>     INFO: scanning low vcal = 210
[17:28:49.266] <TB3>     INFO: Expecting 41600 events.
[17:28:53.488] <TB3>     INFO: 41600 events read in total (3508ms).
[17:28:53.489] <TB3>     INFO: Test took 4644ms.
[17:28:53.492] <TB3>     INFO: scanning low vcal = 220
[17:28:53.909] <TB3>     INFO: Expecting 41600 events.
[17:28:58.133] <TB3>     INFO: 41600 events read in total (3509ms).
[17:28:58.133] <TB3>     INFO: Test took 4641ms.
[17:28:58.136] <TB3>     INFO: scanning low vcal = 230
[17:28:58.557] <TB3>     INFO: Expecting 41600 events.
[17:29:02.789] <TB3>     INFO: 41600 events read in total (3517ms).
[17:29:02.790] <TB3>     INFO: Test took 4654ms.
[17:29:02.792] <TB3>     INFO: scanning low vcal = 240
[17:29:03.210] <TB3>     INFO: Expecting 41600 events.
[17:29:07.458] <TB3>     INFO: 41600 events read in total (3533ms).
[17:29:07.458] <TB3>     INFO: Test took 4666ms.
[17:29:07.461] <TB3>     INFO: scanning low vcal = 250
[17:29:07.880] <TB3>     INFO: Expecting 41600 events.
[17:29:12.127] <TB3>     INFO: 41600 events read in total (3532ms).
[17:29:12.127] <TB3>     INFO: Test took 4666ms.
[17:29:12.131] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[17:29:12.548] <TB3>     INFO: Expecting 41600 events.
[17:29:16.791] <TB3>     INFO: 41600 events read in total (3528ms).
[17:29:16.792] <TB3>     INFO: Test took 4661ms.
[17:29:16.795] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[17:29:17.212] <TB3>     INFO: Expecting 41600 events.
[17:29:21.442] <TB3>     INFO: 41600 events read in total (3515ms).
[17:29:21.442] <TB3>     INFO: Test took 4647ms.
[17:29:21.445] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[17:29:21.863] <TB3>     INFO: Expecting 41600 events.
[17:29:26.100] <TB3>     INFO: 41600 events read in total (3523ms).
[17:29:26.100] <TB3>     INFO: Test took 4655ms.
[17:29:26.103] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[17:29:26.518] <TB3>     INFO: Expecting 41600 events.
[17:29:30.754] <TB3>     INFO: 41600 events read in total (3521ms).
[17:29:30.755] <TB3>     INFO: Test took 4651ms.
[17:29:30.758] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[17:29:31.176] <TB3>     INFO: Expecting 41600 events.
[17:29:35.415] <TB3>     INFO: 41600 events read in total (3524ms).
[17:29:35.416] <TB3>     INFO: Test took 4658ms.
[17:29:35.956] <TB3>     INFO: PixTestGainPedestal::measure() done 
[17:29:35.959] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[17:29:35.959] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[17:29:35.959] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[17:29:35.959] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[17:29:35.959] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[17:29:35.960] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[17:29:35.960] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[17:29:35.960] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[17:29:35.960] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[17:29:35.960] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[17:29:35.960] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[17:29:35.961] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[17:29:35.961] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[17:29:35.961] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[17:29:35.961] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[17:29:35.961] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[17:30:14.676] <TB3>     INFO: PixTestGainPedestal::fit() done
[17:30:14.676] <TB3>     INFO: non-linearity mean:  0.954 0.955 0.959 0.959 0.963 0.953 0.961 0.964 0.952 0.956 0.962 0.955 0.956 0.958 0.958 0.954
[17:30:14.676] <TB3>     INFO: non-linearity RMS:   0.008 0.005 0.006 0.006 0.004 0.006 0.006 0.005 0.007 0.005 0.005 0.007 0.006 0.005 0.006 0.007
[17:30:14.676] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[17:30:14.700] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[17:30:14.723] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[17:30:14.745] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[17:30:14.767] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[17:30:14.789] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[17:30:14.812] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[17:30:14.834] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[17:30:14.856] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[17:30:14.878] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[17:30:14.900] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[17:30:14.922] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[17:30:14.945] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[17:30:14.967] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[17:30:14.989] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[17:30:15.011] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-24_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[17:30:15.033] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[17:30:15.033] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[17:30:15.040] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[17:30:15.041] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[17:30:15.043] <TB3>     INFO: ######################################################################
[17:30:15.043] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[17:30:15.043] <TB3>     INFO: ######################################################################
[17:30:15.046] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[17:30:15.056] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:30:15.056] <TB3>     INFO:     run 1 of 1
[17:30:15.056] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:30:15.398] <TB3>     INFO: Expecting 3120000 events.
[17:31:05.521] <TB3>     INFO: 1298600 events read in total (49408ms).
[17:31:56.078] <TB3>     INFO: 2596245 events read in total (99965ms).
[17:32:16.430] <TB3>     INFO: 3120000 events read in total (120318ms).
[17:32:16.472] <TB3>     INFO: Test took 121417ms.
[17:32:16.548] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:32:16.680] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:32:18.160] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:32:19.606] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:32:21.076] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:32:22.547] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:32:24.017] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:32:25.383] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:32:26.833] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:32:28.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:32:29.656] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:32:31.003] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:32:32.390] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:32:33.831] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:32:35.234] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:32:36.681] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:32:38.132] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:32:39.584] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 341151744
[17:32:39.614] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[17:32:39.615] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.2516, RMS = 1.9251
[17:32:39.615] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[17:32:39.615] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[17:32:39.615] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.9056, RMS = 2.22662
[17:32:39.615] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[17:32:39.616] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[17:32:39.616] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.5762, RMS = 1.81435
[17:32:39.616] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[17:32:39.616] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[17:32:39.616] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.3678, RMS = 1.89029
[17:32:39.616] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[17:32:39.617] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[17:32:39.617] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.69, RMS = 1.44428
[17:32:39.617] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[17:32:39.617] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[17:32:39.617] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 91.6739, RMS = 1.40505
[17:32:39.617] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[17:32:39.618] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[17:32:39.618] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.5563, RMS = 1.8957
[17:32:39.618] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[17:32:39.618] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[17:32:39.618] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.1872, RMS = 2.17027
[17:32:39.618] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[17:32:39.619] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[17:32:39.619] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.4646, RMS = 1.86976
[17:32:39.619] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[17:32:39.619] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[17:32:39.619] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.3478, RMS = 2.06333
[17:32:39.619] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[17:32:39.620] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[17:32:39.620] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.487, RMS = 0.994061
[17:32:39.620] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:32:39.620] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[17:32:39.620] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3357, RMS = 1.24261
[17:32:39.620] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:32:39.621] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[17:32:39.621] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.7264, RMS = 1.40942
[17:32:39.621] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[17:32:39.621] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[17:32:39.621] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.0436, RMS = 1.27497
[17:32:39.621] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[17:32:39.622] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[17:32:39.622] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.8859, RMS = 1.61157
[17:32:39.622] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[17:32:39.622] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[17:32:39.622] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.5403, RMS = 1.58887
[17:32:39.622] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[17:32:39.623] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[17:32:39.623] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.42, RMS = 1.62774
[17:32:39.624] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[17:32:39.624] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[17:32:39.624] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9413, RMS = 1.80512
[17:32:39.624] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:32:39.625] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[17:32:39.625] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.6947, RMS = 1.01768
[17:32:39.625] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:32:39.625] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[17:32:39.625] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4241, RMS = 1.41995
[17:32:39.625] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:32:39.626] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[17:32:39.626] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.0868, RMS = 1.23757
[17:32:39.626] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[17:32:39.626] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[17:32:39.626] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4066, RMS = 1.25379
[17:32:39.626] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[17:32:39.627] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[17:32:39.627] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.6324, RMS = 1.76298
[17:32:39.627] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[17:32:39.627] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[17:32:39.627] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.4204, RMS = 1.2999
[17:32:39.627] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[17:32:39.628] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[17:32:39.628] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.0009, RMS = 1.17142
[17:32:39.628] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[17:32:39.628] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[17:32:39.628] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.661, RMS = 0.902723
[17:32:39.628] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:32:39.629] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[17:32:39.629] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.319, RMS = 1.34086
[17:32:39.629] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[17:32:39.629] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[17:32:39.629] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 90.1874, RMS = 1.67332
[17:32:39.629] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[17:32:39.631] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[17:32:39.631] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.2102, RMS = 1.7791
[17:32:39.631] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[17:32:39.631] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[17:32:39.631] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.3737, RMS = 1.82849
[17:32:39.631] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[17:32:39.632] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[17:32:39.632] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.3014, RMS = 1.69765
[17:32:39.632] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[17:32:39.632] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[17:32:39.632] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9226, RMS = 1.19963
[17:32:39.632] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[17:32:39.635] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[17:32:39.635] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    2    0    0    0   40    0    1    0    0    0    0    8
[17:32:39.635] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[17:32:39.731] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[17:32:39.731] <TB3>     INFO: enter test to run
[17:32:39.731] <TB3>     INFO:   test:  no parameter change
[17:32:39.732] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 395.5mA
[17:32:39.733] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.9mA
[17:32:39.733] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.8 C
[17:32:39.733] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[17:32:40.258] <TB3>    QUIET: Connection to board 24 closed.
[17:32:40.259] <TB3>     INFO: pXar: this is the end, my friend
[17:32:40.259] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
