#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Feb 19 15:44:37 2022
# Process ID: 2988
# Current directory: E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/mips_CF_Byte_addressable/mips_CF_Byte_addressable/mips_CF_Byte_addressable.runs/synth_1
# Command line: vivado.exe -log alu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu.tcl
# Log file: E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/mips_CF_Byte_addressable/mips_CF_Byte_addressable/mips_CF_Byte_addressable.runs/synth_1/alu.vds
# Journal file: E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/mips_CF_Byte_addressable/mips_CF_Byte_addressable/mips_CF_Byte_addressable.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source alu.tcl -notrace
Command: synth_design -top alu -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11696 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 470.406 ; gain = 175.590
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/mips_CF_Byte_addressable/mips_CF_Byte_addressable/mips_CF_Byte_addressable.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-226] default block is never used [E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/mips_CF_Byte_addressable/mips_CF_Byte_addressable/mips_CF_Byte_addressable.srcs/sources_1/new/alu.v:33]
INFO: [Synth 8-6155] done synthesizing module 'alu' (1#1) [E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/mips_CF_Byte_addressable/mips_CF_Byte_addressable/mips_CF_Byte_addressable.srcs/sources_1/new/alu.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 533.918 ; gain = 239.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 533.918 ; gain = 239.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 533.918 ; gain = 239.102
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 533.918 ; gain = 239.102
---------------------------------------------------------------------------------
ERROR: [Synth 8-729] Failed to open 'E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/mips_CF_Byte_addressable/mips_CF_Byte_addressable/mips_CF_Byte_addressable.runs/synth_1/.Xil/Vivado-2988-DESKTOP-D7IMLLS//incrSyn/1601427741/u/g//global_name.straps.rtd': No such file or directory
ERROR: [Synth 8-787] cannot access rtd files in 'E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/mips_CF_Byte_addressable/mips_CF_Byte_addressable/mips_CF_Byte_addressable.runs/synth_1/.Xil/Vivado-2988-DESKTOP-D7IMLLS/realtime/tmp//', this is a FATAL ERROR! Please make sure the directory is readable and writable by the program and do not delete files from this directory while the program is running.
ERROR: [Synth 8-787] cannot access rtd files in 'E:/STUDY/Books/Electronica/microcontrollers/BITS/Onukr Mutulu Computer Architecture/MIPS_local/MIPS/mips_CF_Byte_addressable/mips_CF_Byte_addressable/mips_CF_Byte_addressable.runs/synth_1/.Xil/Vivado-2988-DESKTOP-D7IMLLS/realtime/tmp//', this is a FATAL ERROR! Please make sure the directory is readable and writable by the program and do not delete files from this directory while the program is running.
