Warning (10268): Verilog HDL information at synk.v(17): always construct contains both blocking and non-blocking assignments File: D:/FPGA/vga/synk.v Line: 17
