<stg><name>max_pool</name>


<trans_list>

<trans id="287" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="8" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="9" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([4056 x float]* %conv_out) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %max_pool_out) nounwind, !map !14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @max_pool_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln10, %Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %f_0 = phi i3 [ 0, %0 ], [ %select_ln29_9, %Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="f_0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:2  %r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %icmp_ln10 = icmp eq i7 %indvar_flatten, -50

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %add_ln10 = add i7 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln10, label %2, label %Row_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Row_Loop_begin:0  %f = add i3 %f_0, 1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Row_Loop_begin:1  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @Filter_Loop_Row_Loop)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Row_Loop_begin:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 78, i64 78, i64 78) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
Row_Loop_begin:3  %icmp_ln13 = icmp eq i4 %r_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
Row_Loop_begin:4  %select_ln29_8 = select i1 %icmp_ln13, i4 0, i4 %r_0

]]></Node>
<StgValue><ssdm name="select_ln29_8"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
Row_Loop_begin:5  %select_ln29_9 = select i1 %icmp_ln13, i3 %f, i3 %f_0

]]></Node>
<StgValue><ssdm name="select_ln29_9"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="3">
<![CDATA[
Row_Loop_begin:6  %zext_ln14 = zext i3 %select_ln29_9 to i11

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="3">
<![CDATA[
Row_Loop_begin:7  %zext_ln14_1 = zext i3 %select_ln29_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln14_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Row_Loop_begin:8  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Row_Loop_begin:9  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
Row_Loop_begin:10  %shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln29_8, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="4">
<![CDATA[
Row_Loop_begin:11  %zext_ln36 = zext i4 %select_ln29_8 to i8

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Row_Loop_begin:12  %mul_ln36 = mul i8 %zext_ln36, 13

]]></Node>
<StgValue><ssdm name="mul_ln36"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="5">
<![CDATA[
Row_Loop_begin:13  %zext_ln29 = zext i5 %shl_ln to i10

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Row_Loop_begin:14  %mul_ln29 = mul i10 %zext_ln29, 26

]]></Node>
<StgValue><ssdm name="mul_ln29"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Row_Loop_begin:15  %or_ln26 = or i5 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln26"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="5">
<![CDATA[
Row_Loop_begin:16  %zext_ln29_1 = zext i5 %or_ln26 to i10

]]></Node>
<StgValue><ssdm name="zext_ln29_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Row_Loop_begin:17  %mul_ln29_1 = mul i10 %zext_ln29_1, 26

]]></Node>
<StgValue><ssdm name="mul_ln29_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
Row_Loop_begin:18  br label %Col_Loop

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln40"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
Col_Loop:0  %c_0_0 = phi i4 [ 0, %Row_Loop_begin ], [ %add_ln16, %._crit_edge.1.0.0 ]

]]></Node>
<StgValue><ssdm name="c_0_0"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
Col_Loop:4  %shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="5">
<![CDATA[
Col_Loop:5  %zext_ln29_2 = zext i5 %shl_ln1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln29_2"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Col_Loop:6  %add_ln29 = add i10 %zext_ln29_2, %mul_ln29

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
Col_Loop:7  %tmp = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29, i3 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="13">
<![CDATA[
Col_Loop:8  %zext_ln29_3 = zext i13 %tmp to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_3"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
Col_Loop:9  %tmp_24 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="11">
<![CDATA[
Col_Loop:10  %zext_ln29_4 = zext i11 %tmp_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_4"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
Col_Loop:11  %sub_ln29 = sub i64 %zext_ln29_3, %zext_ln29_4

]]></Node>
<StgValue><ssdm name="sub_ln29"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="64">
<![CDATA[
Col_Loop:12  %trunc_ln29 = trunc i64 %sub_ln29 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Col_Loop:13  %or_ln29_14 = or i3 %trunc_ln29, %select_ln29_9

]]></Node>
<StgValue><ssdm name="or_ln29_14"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Loop:14  %tmp_25 = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %sub_ln29, i32 3, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Col_Loop:15  %tmp_26 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 %tmp_25, i3 %or_ln29_14)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop:16  %conv_out_addr = getelementptr [4056 x float]* %conv_out, i64 0, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="conv_out_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="12">
<![CDATA[
Col_Loop:25  %conv_out_load = load float* %conv_out_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_out_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop:115  %or_ln16 = or i4 %c_0_0, 1

]]></Node>
<StgValue><ssdm name="or_ln16"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop:116  %icmp_ln16 = icmp eq i4 %or_ln16, -3

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
._crit_edge.1.0.0:0  %shl_ln27_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %or_ln16, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln27_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="5">
<![CDATA[
._crit_edge.1.0.0:1  %zext_ln29_12 = zext i5 %shl_ln27_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln29_12"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.1.0.0:2  %add_ln29_7 = add i10 %zext_ln29_12, %mul_ln29

]]></Node>
<StgValue><ssdm name="add_ln29_7"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
._crit_edge.1.0.0:3  %p_shl18_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_7, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl18_cast"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
._crit_edge.1.0.0:4  %tmp_31 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_7, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="13" op_0_bw="11">
<![CDATA[
._crit_edge.1.0.0:5  %zext_ln29_13 = zext i11 %tmp_31 to i13

]]></Node>
<StgValue><ssdm name="zext_ln29_13"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.1.0.0:6  %sub_ln29_4 = sub i13 %p_shl18_cast, %zext_ln29_13

]]></Node>
<StgValue><ssdm name="sub_ln29_4"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.1.0.0:7  %add_ln29_8 = add i13 %zext_ln14_1, %sub_ln29_4

]]></Node>
<StgValue><ssdm name="add_ln29_8"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.1.0.0:8  %zext_ln29_14 = zext i13 %add_ln29_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_14"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.1.0.0:9  %conv_out_addr_4 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_14

]]></Node>
<StgValue><ssdm name="conv_out_addr_4"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.0.0:18  %conv_out_load_4 = load float* %conv_out_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv_out_load_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="68" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Col_Loop:17  %add_ln29_1 = add i10 %zext_ln29_2, %mul_ln29_1

]]></Node>
<StgValue><ssdm name="add_ln29_1"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="12">
<![CDATA[
Col_Loop:25  %conv_out_load = load float* %conv_out_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_out_load"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop:32  %tmp_4 = fcmp ogt float %conv_out_load, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Col_Loop:35  %or_ln27 = or i5 %shl_ln1, 1

]]></Node>
<StgValue><ssdm name="or_ln27"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="5">
<![CDATA[
Col_Loop:36  %zext_ln29_7 = zext i5 %or_ln27 to i10

]]></Node>
<StgValue><ssdm name="zext_ln29_7"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Col_Loop:37  %add_ln29_3 = add i10 %zext_ln29_7, %mul_ln29

]]></Node>
<StgValue><ssdm name="add_ln29_3"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
Col_Loop:38  %p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_3, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
Col_Loop:39  %tmp_28 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="11">
<![CDATA[
Col_Loop:40  %zext_ln29_8 = zext i11 %tmp_28 to i13

]]></Node>
<StgValue><ssdm name="zext_ln29_8"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop:41  %sub_ln29_2 = sub i13 %p_shl4_cast, %zext_ln29_8

]]></Node>
<StgValue><ssdm name="sub_ln29_2"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop:42  %add_ln29_4 = add i13 %zext_ln14_1, %sub_ln29_2

]]></Node>
<StgValue><ssdm name="add_ln29_4"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="13">
<![CDATA[
Col_Loop:43  %zext_ln29_9 = zext i13 %add_ln29_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_9"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop:44  %conv_out_addr_1 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_9

]]></Node>
<StgValue><ssdm name="conv_out_addr_1"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Col_Loop:45  %add_ln29_5 = add i10 %zext_ln29_7, %mul_ln29_1

]]></Node>
<StgValue><ssdm name="add_ln29_5"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="12">
<![CDATA[
Col_Loop:53  %conv_out_load_1 = load float* %conv_out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out_load_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.1.0.0:10  %add_ln29_9 = add i10 %zext_ln29_12, %mul_ln29_1

]]></Node>
<StgValue><ssdm name="add_ln29_9"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.0.0:18  %conv_out_load_4 = load float* %conv_out_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv_out_load_4"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.1.0.0:25  %tmp_14 = fcmp ogt float %conv_out_load_4, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.1.0.0:28  %or_ln27_1 = or i5 %shl_ln27_1, 1

]]></Node>
<StgValue><ssdm name="or_ln27_1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="5">
<![CDATA[
._crit_edge.1.0.0:29  %zext_ln29_17 = zext i5 %or_ln27_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln29_17"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.1.0.0:30  %add_ln29_11 = add i10 %zext_ln29_17, %mul_ln29

]]></Node>
<StgValue><ssdm name="add_ln29_11"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
._crit_edge.1.0.0:31  %p_shl14_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_11, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
._crit_edge.1.0.0:32  %tmp_33 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_11, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="13" op_0_bw="11">
<![CDATA[
._crit_edge.1.0.0:33  %zext_ln29_18 = zext i11 %tmp_33 to i13

]]></Node>
<StgValue><ssdm name="zext_ln29_18"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.1.0.0:34  %sub_ln29_6 = sub i13 %p_shl14_cast, %zext_ln29_18

]]></Node>
<StgValue><ssdm name="sub_ln29_6"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.1.0.0:35  %add_ln29_12 = add i13 %zext_ln14_1, %sub_ln29_6

]]></Node>
<StgValue><ssdm name="add_ln29_12"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.1.0.0:36  %zext_ln29_19 = zext i13 %add_ln29_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_19"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.1.0.0:37  %conv_out_addr_5 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_19

]]></Node>
<StgValue><ssdm name="conv_out_addr_5"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.1.0.0:38  %add_ln29_13 = add i10 %zext_ln29_17, %mul_ln29_1

]]></Node>
<StgValue><ssdm name="add_ln29_13"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.0.0:46  %conv_out_load_5 = load float* %conv_out_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv_out_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
Col_Loop:18  %p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_1, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
Col_Loop:19  %tmp_27 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="11">
<![CDATA[
Col_Loop:20  %zext_ln29_5 = zext i11 %tmp_27 to i13

]]></Node>
<StgValue><ssdm name="zext_ln29_5"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop:21  %sub_ln29_1 = sub i13 %p_shl6_cast, %zext_ln29_5

]]></Node>
<StgValue><ssdm name="sub_ln29_1"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop:22  %add_ln29_2 = add i13 %zext_ln14_1, %sub_ln29_1

]]></Node>
<StgValue><ssdm name="add_ln29_2"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="13">
<![CDATA[
Col_Loop:23  %zext_ln29_6 = zext i13 %add_ln29_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_6"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop:24  %conv_out_addr_2 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_6

]]></Node>
<StgValue><ssdm name="conv_out_addr_2"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
Col_Loop:26  %bitcast_ln29 = bitcast float %conv_out_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln29"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Loop:27  %tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="23" op_0_bw="32">
<![CDATA[
Col_Loop:28  %trunc_ln29_1 = trunc i32 %bitcast_ln29 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln29_1"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Loop:29  %icmp_ln29 = icmp ne i8 %tmp_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Col_Loop:30  %icmp_ln29_1 = icmp eq i23 %trunc_ln29_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_1"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Loop:31  %or_ln29 = or i1 %icmp_ln29_1, %icmp_ln29

]]></Node>
<StgValue><ssdm name="or_ln29"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop:32  %tmp_4 = fcmp ogt float %conv_out_load, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Loop:33  %and_ln29 = and i1 %or_ln29, %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln29"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Col_Loop:34  %select_ln29 = select i1 %and_ln29, float %conv_out_load, float 0x3810000000000000

]]></Node>
<StgValue><ssdm name="select_ln29"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="12">
<![CDATA[
Col_Loop:53  %conv_out_load_1 = load float* %conv_out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out_load_1"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop:67  %tmp_7 = fcmp ogt float %conv_out_load_1, %select_ln29

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="12">
<![CDATA[
Col_Loop:70  %conv_out_load_2 = load float* %conv_out_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_out_load_2"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
._crit_edge.1.0.0:11  %p_shl16_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_9, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
._crit_edge.1.0.0:12  %tmp_32 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_9, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="13" op_0_bw="11">
<![CDATA[
._crit_edge.1.0.0:13  %zext_ln29_15 = zext i11 %tmp_32 to i13

]]></Node>
<StgValue><ssdm name="zext_ln29_15"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.1.0.0:14  %sub_ln29_5 = sub i13 %p_shl16_cast, %zext_ln29_15

]]></Node>
<StgValue><ssdm name="sub_ln29_5"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.1.0.0:15  %add_ln29_10 = add i13 %zext_ln14_1, %sub_ln29_5

]]></Node>
<StgValue><ssdm name="add_ln29_10"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.1.0.0:16  %zext_ln29_16 = zext i13 %add_ln29_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_16"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.1.0.0:17  %conv_out_addr_6 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_16

]]></Node>
<StgValue><ssdm name="conv_out_addr_6"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.0:19  %bitcast_ln29_7 = bitcast float %conv_out_load_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln29_7"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.0.0:20  %tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_7, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.0:21  %trunc_ln29_8 = trunc i32 %bitcast_ln29_7 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln29_8"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.0.0:22  %icmp_ln29_14 = icmp ne i8 %tmp_13, -1

]]></Node>
<StgValue><ssdm name="icmp_ln29_14"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.1.0.0:23  %icmp_ln29_15 = icmp eq i23 %trunc_ln29_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_15"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.0:24  %or_ln29_7 = or i1 %icmp_ln29_15, %icmp_ln29_14

]]></Node>
<StgValue><ssdm name="or_ln29_7"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.1.0.0:25  %tmp_14 = fcmp ogt float %conv_out_load_4, 0x3810000000000000

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.0:26  %and_ln29_7 = and i1 %or_ln29_7, %tmp_14

]]></Node>
<StgValue><ssdm name="and_ln29_7"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.0.0:27  %select_ln29_4 = select i1 %and_ln29_7, float %conv_out_load_4, float 0x3810000000000000

]]></Node>
<StgValue><ssdm name="select_ln29_4"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.0.0:46  %conv_out_load_5 = load float* %conv_out_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv_out_load_5"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.1.0.0:60  %tmp_17 = fcmp ogt float %conv_out_load_5, %select_ln29_4

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.0.0:63  %conv_out_load_6 = load float* %conv_out_addr_6, align 4

]]></Node>
<StgValue><ssdm name="conv_out_load_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
Col_Loop:46  %p_shl2_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_5, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
Col_Loop:47  %tmp_29 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_5, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="13" op_0_bw="11">
<![CDATA[
Col_Loop:48  %zext_ln29_10 = zext i11 %tmp_29 to i13

]]></Node>
<StgValue><ssdm name="zext_ln29_10"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop:49  %sub_ln29_3 = sub i13 %p_shl2_cast, %zext_ln29_10

]]></Node>
<StgValue><ssdm name="sub_ln29_3"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop:50  %add_ln29_6 = add i13 %zext_ln14_1, %sub_ln29_3

]]></Node>
<StgValue><ssdm name="add_ln29_6"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="13">
<![CDATA[
Col_Loop:51  %zext_ln29_11 = zext i13 %add_ln29_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_11"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop:52  %conv_out_addr_3 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_11

]]></Node>
<StgValue><ssdm name="conv_out_addr_3"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
Col_Loop:54  %bitcast_ln29_1 = bitcast float %conv_out_load_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln29_1"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Loop:55  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="23" op_0_bw="32">
<![CDATA[
Col_Loop:56  %trunc_ln29_2 = trunc i32 %bitcast_ln29_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln29_2"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
Col_Loop:57  %bitcast_ln29_2 = bitcast float %select_ln29 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln29_2"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Loop:58  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_2, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="23" op_0_bw="32">
<![CDATA[
Col_Loop:59  %trunc_ln29_3 = trunc i32 %bitcast_ln29_2 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln29_3"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Loop:60  %icmp_ln29_2 = icmp ne i8 %tmp_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln29_2"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Col_Loop:61  %icmp_ln29_3 = icmp eq i23 %trunc_ln29_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_3"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Loop:62  %or_ln29_1 = or i1 %icmp_ln29_3, %icmp_ln29_2

]]></Node>
<StgValue><ssdm name="or_ln29_1"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Loop:63  %icmp_ln29_4 = icmp ne i8 %tmp_6, -1

]]></Node>
<StgValue><ssdm name="icmp_ln29_4"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Col_Loop:64  %icmp_ln29_5 = icmp eq i23 %trunc_ln29_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_5"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Loop:65  %or_ln29_2 = or i1 %icmp_ln29_5, %icmp_ln29_4

]]></Node>
<StgValue><ssdm name="or_ln29_2"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Loop:66  %and_ln29_1 = and i1 %or_ln29_1, %or_ln29_2

]]></Node>
<StgValue><ssdm name="and_ln29_1"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop:67  %tmp_7 = fcmp ogt float %conv_out_load_1, %select_ln29

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Loop:68  %and_ln29_2 = and i1 %and_ln29_1, %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln29_2"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Col_Loop:69  %select_ln29_1 = select i1 %and_ln29_2, float %conv_out_load_1, float %select_ln29

]]></Node>
<StgValue><ssdm name="select_ln29_1"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="12">
<![CDATA[
Col_Loop:70  %conv_out_load_2 = load float* %conv_out_addr_2, align 4

]]></Node>
<StgValue><ssdm name="conv_out_load_2"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop:84  %tmp_s = fcmp ogt float %conv_out_load_2, %select_ln29_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="12">
<![CDATA[
Col_Loop:87  %conv_out_load_3 = load float* %conv_out_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv_out_load_3"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="4">
<![CDATA[
Col_Loop:104  %zext_ln36_1 = zext i4 %c_0_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln36_1"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Loop:105  %add_ln36 = add i8 %zext_ln36_1, %mul_ln36

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
._crit_edge.1.0.0:39  %p_shl12_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_13, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
._crit_edge.1.0.0:40  %tmp_34 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_13, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="13" op_0_bw="11">
<![CDATA[
._crit_edge.1.0.0:41  %zext_ln29_20 = zext i11 %tmp_34 to i13

]]></Node>
<StgValue><ssdm name="zext_ln29_20"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.1.0.0:42  %sub_ln29_7 = sub i13 %p_shl12_cast, %zext_ln29_20

]]></Node>
<StgValue><ssdm name="sub_ln29_7"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.1.0.0:43  %add_ln29_14 = add i13 %zext_ln14_1, %sub_ln29_7

]]></Node>
<StgValue><ssdm name="add_ln29_14"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.1.0.0:44  %zext_ln29_21 = zext i13 %add_ln29_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_21"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.1.0.0:45  %conv_out_addr_7 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_21

]]></Node>
<StgValue><ssdm name="conv_out_addr_7"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.0:47  %bitcast_ln29_8 = bitcast float %conv_out_load_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln29_8"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.0.0:48  %tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_8, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.0:49  %trunc_ln29_9 = trunc i32 %bitcast_ln29_8 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln29_9"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.0:50  %bitcast_ln29_9 = bitcast float %select_ln29_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln29_9"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.0.0:51  %tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_9, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.0:52  %trunc_ln29_10 = trunc i32 %bitcast_ln29_9 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln29_10"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.0.0:53  %icmp_ln29_16 = icmp ne i8 %tmp_15, -1

]]></Node>
<StgValue><ssdm name="icmp_ln29_16"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.1.0.0:54  %icmp_ln29_17 = icmp eq i23 %trunc_ln29_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_17"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.0:55  %or_ln29_8 = or i1 %icmp_ln29_17, %icmp_ln29_16

]]></Node>
<StgValue><ssdm name="or_ln29_8"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.0.0:56  %icmp_ln29_18 = icmp ne i8 %tmp_16, -1

]]></Node>
<StgValue><ssdm name="icmp_ln29_18"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.1.0.0:57  %icmp_ln29_19 = icmp eq i23 %trunc_ln29_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_19"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.0:58  %or_ln29_9 = or i1 %icmp_ln29_19, %icmp_ln29_18

]]></Node>
<StgValue><ssdm name="or_ln29_9"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.0:59  %and_ln29_8 = and i1 %or_ln29_8, %or_ln29_9

]]></Node>
<StgValue><ssdm name="and_ln29_8"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.1.0.0:60  %tmp_17 = fcmp ogt float %conv_out_load_5, %select_ln29_4

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.0:61  %and_ln29_9 = and i1 %and_ln29_8, %tmp_17

]]></Node>
<StgValue><ssdm name="and_ln29_9"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.0.0:62  %select_ln29_5 = select i1 %and_ln29_9, float %conv_out_load_5, float %select_ln29_4

]]></Node>
<StgValue><ssdm name="select_ln29_5"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.0.0:63  %conv_out_load_6 = load float* %conv_out_addr_6, align 4

]]></Node>
<StgValue><ssdm name="conv_out_load_6"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.1.0.0:77  %tmp_20 = fcmp ogt float %conv_out_load_6, %select_ln29_5

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.0.0:80  %conv_out_load_7 = load float* %conv_out_addr_7, align 4

]]></Node>
<StgValue><ssdm name="conv_out_load_7"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge.1.0.0:107  %add_ln16 = add i4 2, %c_0_0

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
Col_Loop:71  %bitcast_ln29_3 = bitcast float %conv_out_load_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln29_3"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Loop:72  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_3, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="23" op_0_bw="32">
<![CDATA[
Col_Loop:73  %trunc_ln29_4 = trunc i32 %bitcast_ln29_3 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln29_4"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
Col_Loop:74  %bitcast_ln29_4 = bitcast float %select_ln29_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln29_4"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Loop:75  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_4, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="23" op_0_bw="32">
<![CDATA[
Col_Loop:76  %trunc_ln29_5 = trunc i32 %bitcast_ln29_4 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln29_5"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Loop:77  %icmp_ln29_6 = icmp ne i8 %tmp_8, -1

]]></Node>
<StgValue><ssdm name="icmp_ln29_6"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Col_Loop:78  %icmp_ln29_7 = icmp eq i23 %trunc_ln29_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_7"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Loop:79  %or_ln29_3 = or i1 %icmp_ln29_7, %icmp_ln29_6

]]></Node>
<StgValue><ssdm name="or_ln29_3"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Loop:80  %icmp_ln29_8 = icmp ne i8 %tmp_9, -1

]]></Node>
<StgValue><ssdm name="icmp_ln29_8"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Col_Loop:81  %icmp_ln29_9 = icmp eq i23 %trunc_ln29_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_9"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Loop:82  %or_ln29_4 = or i1 %icmp_ln29_9, %icmp_ln29_8

]]></Node>
<StgValue><ssdm name="or_ln29_4"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Loop:83  %and_ln29_3 = and i1 %or_ln29_3, %or_ln29_4

]]></Node>
<StgValue><ssdm name="and_ln29_3"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop:84  %tmp_s = fcmp ogt float %conv_out_load_2, %select_ln29_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Loop:85  %and_ln29_4 = and i1 %and_ln29_3, %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln29_4"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Col_Loop:86  %select_ln29_2 = select i1 %and_ln29_4, float %conv_out_load_2, float %select_ln29_1

]]></Node>
<StgValue><ssdm name="select_ln29_2"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="12">
<![CDATA[
Col_Loop:87  %conv_out_load_3 = load float* %conv_out_addr_3, align 4

]]></Node>
<StgValue><ssdm name="conv_out_load_3"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop:101  %tmp_12 = fcmp ogt float %conv_out_load_3, %select_ln29_2

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.0:64  %bitcast_ln29_10 = bitcast float %conv_out_load_6 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln29_10"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.0.0:65  %tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_10, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.0:66  %trunc_ln29_11 = trunc i32 %bitcast_ln29_10 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln29_11"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.0:67  %bitcast_ln29_11 = bitcast float %select_ln29_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln29_11"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.0.0:68  %tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_11, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.0:69  %trunc_ln29_12 = trunc i32 %bitcast_ln29_11 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln29_12"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.0.0:70  %icmp_ln29_20 = icmp ne i8 %tmp_18, -1

]]></Node>
<StgValue><ssdm name="icmp_ln29_20"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.1.0.0:71  %icmp_ln29_21 = icmp eq i23 %trunc_ln29_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_21"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.0:72  %or_ln29_10 = or i1 %icmp_ln29_21, %icmp_ln29_20

]]></Node>
<StgValue><ssdm name="or_ln29_10"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.0.0:73  %icmp_ln29_22 = icmp ne i8 %tmp_19, -1

]]></Node>
<StgValue><ssdm name="icmp_ln29_22"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.1.0.0:74  %icmp_ln29_23 = icmp eq i23 %trunc_ln29_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_23"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.0:75  %or_ln29_11 = or i1 %icmp_ln29_23, %icmp_ln29_22

]]></Node>
<StgValue><ssdm name="or_ln29_11"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.0:76  %and_ln29_10 = and i1 %or_ln29_10, %or_ln29_11

]]></Node>
<StgValue><ssdm name="and_ln29_10"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.1.0.0:77  %tmp_20 = fcmp ogt float %conv_out_load_6, %select_ln29_5

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.0:78  %and_ln29_11 = and i1 %and_ln29_10, %tmp_20

]]></Node>
<StgValue><ssdm name="and_ln29_11"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.0.0:79  %select_ln29_6 = select i1 %and_ln29_11, float %conv_out_load_6, float %select_ln29_5

]]></Node>
<StgValue><ssdm name="select_ln29_6"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.1.0.0:80  %conv_out_load_7 = load float* %conv_out_addr_7, align 4

]]></Node>
<StgValue><ssdm name="conv_out_load_7"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.1.0.0:94  %tmp_23 = fcmp ogt float %conv_out_load_7, %select_ln29_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Col_Loop:1  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Col_Loop:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln18"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
Col_Loop:88  %bitcast_ln29_5 = bitcast float %conv_out_load_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln29_5"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Loop:89  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_5, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="23" op_0_bw="32">
<![CDATA[
Col_Loop:90  %trunc_ln29_6 = trunc i32 %bitcast_ln29_5 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln29_6"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
Col_Loop:91  %bitcast_ln29_6 = bitcast float %select_ln29_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln29_6"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Loop:92  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_6, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="23" op_0_bw="32">
<![CDATA[
Col_Loop:93  %trunc_ln29_7 = trunc i32 %bitcast_ln29_6 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln29_7"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Loop:94  %icmp_ln29_10 = icmp ne i8 %tmp_10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln29_10"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Col_Loop:95  %icmp_ln29_11 = icmp eq i23 %trunc_ln29_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_11"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Loop:96  %or_ln29_5 = or i1 %icmp_ln29_11, %icmp_ln29_10

]]></Node>
<StgValue><ssdm name="or_ln29_5"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Loop:97  %icmp_ln29_12 = icmp ne i8 %tmp_11, -1

]]></Node>
<StgValue><ssdm name="icmp_ln29_12"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Col_Loop:98  %icmp_ln29_13 = icmp eq i23 %trunc_ln29_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_13"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Loop:99  %or_ln29_6 = or i1 %icmp_ln29_13, %icmp_ln29_12

]]></Node>
<StgValue><ssdm name="or_ln29_6"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Loop:100  %and_ln29_5 = and i1 %or_ln29_5, %or_ln29_6

]]></Node>
<StgValue><ssdm name="and_ln29_5"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop:101  %tmp_12 = fcmp ogt float %conv_out_load_3, %select_ln29_2

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Loop:102  %and_ln29_6 = and i1 %and_ln29_5, %tmp_12

]]></Node>
<StgValue><ssdm name="and_ln29_6"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Col_Loop:103  %select_ln29_3 = select i1 %and_ln29_6, float %conv_out_load_3, float %select_ln29_2

]]></Node>
<StgValue><ssdm name="select_ln29_3"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
Col_Loop:106  %p_shl_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln36, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
Col_Loop:107  %tmp_30 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln36, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="9">
<![CDATA[
Col_Loop:108  %zext_ln36_2 = zext i9 %tmp_30 to i11

]]></Node>
<StgValue><ssdm name="zext_ln36_2"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Col_Loop:109  %sub_ln36 = sub i11 %p_shl_cast, %zext_ln36_2

]]></Node>
<StgValue><ssdm name="sub_ln36"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Col_Loop:110  %add_ln36_1 = add i11 %zext_ln14, %sub_ln36

]]></Node>
<StgValue><ssdm name="add_ln36_1"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="11">
<![CDATA[
Col_Loop:111  %zext_ln36_3 = zext i11 %add_ln36_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_3"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop:112  %max_pool_out_addr = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="max_pool_out_addr"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
Col_Loop:113  store float %select_ln29_3, float* %max_pool_out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop:114  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Col_Loop:117  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Col_Loop:118  br i1 %icmp_ln16, label %Row_Loop_end, label %._crit_edge.1.0.0

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.0:81  %bitcast_ln29_12 = bitcast float %conv_out_load_7 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln29_12"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.0.0:82  %tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_12, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.0:83  %trunc_ln29_13 = trunc i32 %bitcast_ln29_12 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln29_13"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.0:84  %bitcast_ln29_13 = bitcast float %select_ln29_6 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln29_13"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.1.0.0:85  %tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_13, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge.1.0.0:86  %trunc_ln29_14 = trunc i32 %bitcast_ln29_13 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln29_14"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.0.0:87  %icmp_ln29_24 = icmp ne i8 %tmp_21, -1

]]></Node>
<StgValue><ssdm name="icmp_ln29_24"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.1.0.0:88  %icmp_ln29_25 = icmp eq i23 %trunc_ln29_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_25"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.0:89  %or_ln29_12 = or i1 %icmp_ln29_25, %icmp_ln29_24

]]></Node>
<StgValue><ssdm name="or_ln29_12"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.0.0:90  %icmp_ln29_26 = icmp ne i8 %tmp_22, -1

]]></Node>
<StgValue><ssdm name="icmp_ln29_26"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge.1.0.0:91  %icmp_ln29_27 = icmp eq i23 %trunc_ln29_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_27"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.0:92  %or_ln29_13 = or i1 %icmp_ln29_27, %icmp_ln29_26

]]></Node>
<StgValue><ssdm name="or_ln29_13"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.0:93  %and_ln29_12 = and i1 %or_ln29_12, %or_ln29_13

]]></Node>
<StgValue><ssdm name="and_ln29_12"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.1.0.0:94  %tmp_23 = fcmp ogt float %conv_out_load_7, %select_ln29_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1.0.0:95  %and_ln29_13 = and i1 %and_ln29_12, %tmp_23

]]></Node>
<StgValue><ssdm name="and_ln29_13"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1.0.0:96  %select_ln29_7 = select i1 %and_ln29_13, float %conv_out_load_7, float %select_ln29_6

]]></Node>
<StgValue><ssdm name="select_ln29_7"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge.1.0.0:97  %zext_ln36_4 = zext i4 %or_ln16 to i8

]]></Node>
<StgValue><ssdm name="zext_ln36_4"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.1.0.0:98  %add_ln36_2 = add i8 %zext_ln36_4, %mul_ln36

]]></Node>
<StgValue><ssdm name="add_ln36_2"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
._crit_edge.1.0.0:99  %p_shl10_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln36_2, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
._crit_edge.1.0.0:100  %tmp_35 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln36_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="11" op_0_bw="9">
<![CDATA[
._crit_edge.1.0.0:101  %zext_ln36_5 = zext i9 %tmp_35 to i11

]]></Node>
<StgValue><ssdm name="zext_ln36_5"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.1.0.0:102  %sub_ln36_1 = sub i11 %p_shl10_cast, %zext_ln36_5

]]></Node>
<StgValue><ssdm name="sub_ln36_1"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.1.0.0:103  %add_ln36_3 = add i11 %zext_ln14, %sub_ln36_1

]]></Node>
<StgValue><ssdm name="add_ln36_3"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.1.0.0:104  %zext_ln36_6 = zext i11 %add_ln36_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_6"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.1.0.0:105  %max_pool_out_addr_1 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="max_pool_out_addr_1"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
._crit_edge.1.0.0:106  store float %select_ln29_7, float* %max_pool_out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.1.0.0:108  br label %Col_Loop

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="284" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Row_Loop_end:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Row_Loop_end:1  %r = add i4 %select_ln29_8, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
Row_Loop_end:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
