library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity Counter is
	generic(width : integer := 4);
	
port (rst : in std_logic;
		clk : in std_logic;
		en : in std_logic;
		q : out std_logic_vector (width-1 downto 0)
		);
end Counter;

architecture beh of Counter is
	signal temp : std_logic_vector (width-1 downto 0);
	
begin
q <= temp;
cnt: process(clk, rst) -- counter process
	begin
		if (clk'event and clk = '1') then
			if (rst='1') then
				temp <= (others => '0');
			elsif (en ='1') then
				temp <= temp + 1;
			end if;
		end if;
end process;
end beh;