

================================================================
== Vitis HLS Report for 'interleave_manual_rnd_Pipeline_LOAD'
================================================================
* Date:           Wed Jun  5 00:15:30 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m2
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1228803|  1228803|  12.288 ms|  12.288 ms|  1228803|  1228803|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- LOAD    |  1228801|  1228801|         3|          1|          1|  1228800|       yes|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ret = alloca i32 1"   --->   Operation 6 'alloca' 'ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul7 = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%phi_mul5 = alloca i32 1"   --->   Operation 8 'alloca' 'phi_mul5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 9 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%shiftreg = alloca i32 1"   --->   Operation 10 'alloca' 'shiftreg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 11 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln16_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln16"   --->   Operation 12 'read' 'sext_ln16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln16_cast = sext i58 %sext_ln16_read"   --->   Operation 13 'sext' 'sext_ln16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln0 = store i21 0, i21 %i_V"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln0 = store i504 0, i504 %shiftreg"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln0 = store i42 0, i42 %phi_mul"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln0 = store i42 0, i42 %phi_mul5"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln0 = store i42 0, i42 %phi_mul7"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln0 = store i21 0, i21 %ret"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_V_1 = load i21 %i_V" [../src/interleave_manual_rnd.cpp:16]   --->   Operation 25 'load' 'i_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.90ns)   --->   "%icmp_ln16 = icmp_eq  i21 %i_V_1, i21 1228800" [../src/interleave_manual_rnd.cpp:16]   --->   Operation 26 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.12ns)   --->   "%i = add i21 %i_V_1, i21 1" [../src/interleave_manual_rnd.cpp:16]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %.split, void %.loopexit.loopexit.exitStub" [../src/interleave_manual_rnd.cpp:16]   --->   Operation 28 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i21 %i_V_1" [../src/interleave_manual_rnd.cpp:16]   --->   Operation 29 'trunc' 'trunc_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.71ns)   --->   "%icmp_ln9 = icmp_eq  i6 %trunc_ln16, i6 0" [../src/./write_mem_rnd.hpp:9]   --->   Operation 30 'icmp' 'icmp_ln9' <Predicate = (!icmp_ln16)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln16 = store i21 %i, i21 %i_V" [../src/interleave_manual_rnd.cpp:16]   --->   Operation 31 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln16_cast" [../src/interleave_manual_rnd.cpp:16]   --->   Operation 33 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1228800, i64 1228800, i64 1228800"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem_addr" [../src/./write_mem_rnd.hpp:9]   --->   Operation 35 'read' 'gmem_addr_read' <Predicate = (!icmp_ln16 & icmp_ln9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.88>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%shiftreg_load = load i504 %shiftreg" [../src/interleave_manual_rnd.cpp:16]   --->   Operation 36 'load' 'shiftreg_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i504 %shiftreg_load" [../src/interleave_manual_rnd.cpp:16]   --->   Operation 37 'zext' 'zext_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 38 'specpipeline' 'specpipeline_ln321' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12"   --->   Operation 39 'specloopname' 'specloopname_ln321' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.46ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %.split._crit_edge, void" [../src/./write_mem_rnd.hpp:9]   --->   Operation 40 'br' 'br_ln9' <Predicate = (!icmp_ln16)> <Delay = 0.46>
ST_3 : Operation 41 [1/1] (0.46ns)   --->   "%br_ln9 = br void %.split._crit_edge" [../src/./write_mem_rnd.hpp:9]   --->   Operation 41 'br' 'br_ln9' <Predicate = (!icmp_ln16 & icmp_ln9)> <Delay = 0.46>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_25 = phi i512 %gmem_addr_read, void, i512 %zext_ln16, void %.split" [../src/./write_mem_rnd.hpp:9]   --->   Operation 42 'phi' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%ret_load = load i21 %ret"   --->   Operation 43 'load' 'ret_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%phi_mul7_load = load i42 %phi_mul7" [../src/./write_mem_rnd.hpp:10]   --->   Operation 44 'load' 'phi_mul7_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%phi_mul5_load = load i42 %phi_mul5" [../src/./write_mem_rnd.hpp:10]   --->   Operation 45 'load' 'phi_mul5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%phi_mul_load = load i42 %phi_mul" [../src/./write_mem_rnd.hpp:10]   --->   Operation 46 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i512 %empty_25" [../src/./write_mem_rnd.hpp:9]   --->   Operation 47 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i504 @_ssdm_op_PartSelect.i504.i512.i32.i32, i512 %empty_25, i32 8, i32 511"   --->   Operation 48 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln1559 = trunc i21 %ret_load"   --->   Operation 49 'trunc' 'trunc_ln1559' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.20ns)   --->   "%add_ln10 = add i42 %phi_mul_load, i42 2796203" [../src/./write_mem_rnd.hpp:10]   --->   Operation 50 'add' 'add_ln10' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.20ns)   --->   "%add_ln10_1 = add i42 %phi_mul5_load, i42 2796203" [../src/./write_mem_rnd.hpp:10]   --->   Operation 51 'add' 'add_ln10_1' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.20ns)   --->   "%add_ln10_2 = add i42 %phi_mul7_load, i42 2796203" [../src/./write_mem_rnd.hpp:10]   --->   Operation 52 'add' 'add_ln10_2' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.56ns)   --->   "%switch_ln10 = switch i2 %trunc_ln1559, void, i2 2, void, i2 1, void" [../src/./write_mem_rnd.hpp:10]   --->   Operation 53 'switch' 'switch_ln10' <Predicate = true> <Delay = 0.56>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i19 @_ssdm_op_PartSelect.i19.i42.i32.i32, i42 %phi_mul5_load, i32 23, i32 41" [../src/./write_mem_rnd.hpp:10]   --->   Operation 54 'partselect' 'tmp_2' <Predicate = (trunc_ln1559 == 1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln587_2 = zext i19 %tmp_2"   --->   Operation 55 'zext' 'zext_ln587_2' <Predicate = (trunc_ln1559 == 1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%x_x1_V_addr = getelementptr i8 %x_x1_V, i64 0, i64 %zext_ln587_2" [../src/./write_mem_rnd.hpp:15]   --->   Operation 56 'getelementptr' 'x_x1_V_addr' <Predicate = (trunc_ln1559 == 1)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.29ns)   --->   "%store_ln15 = store i8 %trunc_ln9, i19 %x_x1_V_addr" [../src/./write_mem_rnd.hpp:15]   --->   Operation 57 'store' 'store_ln15' <Predicate = (trunc_ln1559 == 1)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln16 = br void %_ZN18interleave_mem_rndI6ap_intILi8EELi1228800EE9write_rndE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_rnd.hpp:16]   --->   Operation 58 'br' 'br_ln16' <Predicate = (trunc_ln1559 == 1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i19 @_ssdm_op_PartSelect.i19.i42.i32.i32, i42 %phi_mul7_load, i32 23, i32 41" [../src/./write_mem_rnd.hpp:10]   --->   Operation 59 'partselect' 'tmp_1' <Predicate = (trunc_ln1559 == 2)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i19 %tmp_1"   --->   Operation 60 'zext' 'zext_ln587_1' <Predicate = (trunc_ln1559 == 2)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%x_x2_V_addr = getelementptr i8 %x_x2_V, i64 0, i64 %zext_ln587_1" [../src/./write_mem_rnd.hpp:18]   --->   Operation 61 'getelementptr' 'x_x2_V_addr' <Predicate = (trunc_ln1559 == 2)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.29ns)   --->   "%store_ln18 = store i8 %trunc_ln9, i19 %x_x2_V_addr" [../src/./write_mem_rnd.hpp:18]   --->   Operation 62 'store' 'store_ln18' <Predicate = (trunc_ln1559 == 2)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_ZN18interleave_mem_rndI6ap_intILi8EELi1228800EE9write_rndE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_rnd.hpp:19]   --->   Operation 63 'br' 'br_ln19' <Predicate = (trunc_ln1559 == 2)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp = partselect i19 @_ssdm_op_PartSelect.i19.i42.i32.i32, i42 %phi_mul_load, i32 23, i32 41" [../src/./write_mem_rnd.hpp:10]   --->   Operation 64 'partselect' 'tmp' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i19 %tmp"   --->   Operation 65 'zext' 'zext_ln587' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%x_x0_V_addr = getelementptr i8 %x_x0_V, i64 0, i64 %zext_ln587" [../src/./write_mem_rnd.hpp:12]   --->   Operation 66 'getelementptr' 'x_x0_V_addr' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.29ns)   --->   "%store_ln12 = store i8 %trunc_ln9, i19 %x_x0_V_addr" [../src/./write_mem_rnd.hpp:12]   --->   Operation 67 'store' 'store_ln12' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln13 = br void %_ZN18interleave_mem_rndI6ap_intILi8EELi1228800EE9write_rndE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_rnd.hpp:13]   --->   Operation 68 'br' 'br_ln13' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%ret_load_1 = load i21 %ret" [../src/interleave_manual_rnd.cpp:16]   --->   Operation 69 'load' 'ret_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.12ns)   --->   "%add_ln16_1 = add i21 %ret_load_1, i21 1" [../src/interleave_manual_rnd.cpp:16]   --->   Operation 70 'add' 'add_ln16_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.90ns)   --->   "%icmp_ln16_1 = icmp_ult  i21 %add_ln16_1, i21 3" [../src/interleave_manual_rnd.cpp:16]   --->   Operation 71 'icmp' 'icmp_ln16_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.39ns)   --->   "%select_ln16 = select i1 %icmp_ln16_1, i21 %add_ln16_1, i21 0" [../src/interleave_manual_rnd.cpp:16]   --->   Operation 72 'select' 'select_ln16' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.46ns)   --->   "%store_ln1559 = store i504 %trunc_ln2, i504 %shiftreg"   --->   Operation 73 'store' 'store_ln1559' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 74 [1/1] (0.46ns)   --->   "%store_ln10 = store i42 %add_ln10, i42 %phi_mul" [../src/./write_mem_rnd.hpp:10]   --->   Operation 74 'store' 'store_ln10' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 75 [1/1] (0.46ns)   --->   "%store_ln10 = store i42 %add_ln10_1, i42 %phi_mul5" [../src/./write_mem_rnd.hpp:10]   --->   Operation 75 'store' 'store_ln10' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 76 [1/1] (0.46ns)   --->   "%store_ln10 = store i42 %add_ln10_2, i42 %phi_mul7" [../src/./write_mem_rnd.hpp:10]   --->   Operation 76 'store' 'store_ln10' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 77 [1/1] (0.46ns)   --->   "%store_ln16 = store i21 %select_ln16, i21 %ret" [../src/interleave_manual_rnd.cpp:16]   --->   Operation 77 'store' 'store_ln16' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 78 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i.V') [11]  (0 ns)
	'load' operation ('val', ../src/interleave_manual_rnd.cpp:16) on local variable 'i.V' [26]  (0 ns)
	'add' operation ('i', ../src/interleave_manual_rnd.cpp:16) [31]  (1.13 ns)
	'store' operation ('store_ln16', ../src/interleave_manual_rnd.cpp:16) of variable 'i', ../src/interleave_manual_rnd.cpp:16 on local variable 'i.V' [80]  (0.46 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', ../src/interleave_manual_rnd.cpp:16) [28]  (0 ns)
	bus read operation ('gmem_addr_read', ../src/./write_mem_rnd.hpp:9) on port 'gmem' (../src/./write_mem_rnd.hpp:9) [42]  (7.3 ns)

 <State 3>: 2.89ns
The critical path consists of the following:
	'load' operation ('ret_load_1', ../src/interleave_manual_rnd.cpp:16) on local variable 'ret' [76]  (0 ns)
	'add' operation ('add_ln16_1', ../src/interleave_manual_rnd.cpp:16) [77]  (1.13 ns)
	'icmp' operation ('icmp_ln16_1', ../src/interleave_manual_rnd.cpp:16) [78]  (0.904 ns)
	'select' operation ('select_ln16', ../src/interleave_manual_rnd.cpp:16) [79]  (0.398 ns)
	'store' operation ('store_ln16', ../src/interleave_manual_rnd.cpp:16) of variable 'select_ln16', ../src/interleave_manual_rnd.cpp:16 on local variable 'ret' [85]  (0.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
