Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L fifo_generator_v13_2_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_Roundbuffer_behav xil_defaultlib.TB_Roundbuffer xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.env
Compiling package xil_defaultlib.simulation_pkg
Compiling package xil_defaultlib.targetc_pkg
Compiling package xil_defaultlib.windowcpu_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture archi of entity xil_defaultlib.counter [\counter(nbits=64)\]
Compiling architecture behavioral of entity xil_defaultlib.GRAY_ENCODER [\GRAY_ENCODER(nbits=60)\]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="LVDS_25")(1,...]
Compiling architecture rtl of entity xil_defaultlib.TC_ClockManagement [tc_clockmanagement_default]
Compiling architecture structure of entity xil_defaultlib.HMB_roundBuffer [hmb_roundbuffer_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structural of entity xil_defaultlib.SyncBit [syncbit_default]
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.dig_sto_fifo_9W_16D
Compiling architecture behavioral of entity xil_defaultlib.CPU_CONTROLLER [cpu_controller_default]
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.axi_wdo_addr_fifo
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.axi_cmd_fifo_11W_5D
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.axi_time_fifo_64W_32D
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_sync_stag...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_a...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.AXI_TRIG_AFIFO
Compiling architecture behavioral of entity xil_defaultlib.WindowStore [windowstore_default]
Compiling architecture rtl of entity xil_defaultlib.nextAddressCnt [nextaddresscnt_default]
Compiling architecture behavioral of entity xil_defaultlib.pedestalTrigger [pedestaltrigger_default]
Compiling architecture rtl of entity xil_defaultlib.RoundBuffer [roundbuffer_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_roundbuffer
Built simulation snapshot TB_Roundbuffer_behav
