{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1722789057475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1722789057475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 04 13:30:57 2024 " "Processing started: Sun Aug 04 13:30:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1722789057475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1722789057475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIC1 -c MIC1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIC1 -c MIC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1722789057475 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1722789057904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula_1bit " "Found entity 1: ula_1bit" {  } { { "ula_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722789057955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722789057955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Found entity 1: decoder2_4" {  } { { "decoder2_4.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/decoder2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722789057962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722789057962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder3_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3_8 " "Found entity 1: decoder3_8" {  } { { "decoder3_8.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/decoder3_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722789057969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722789057969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit " "Found entity 1: full_adder_1bit" {  } { { "full_adder_1bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/full_adder_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722789057975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722789057975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_8bit " "Found entity 1: full_adder_8bit" {  } { { "full_adder_8bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/full_adder_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722789057983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722789057983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "logic_unit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/logic_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722789057989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722789057989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit_ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1bit_ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit_ula " "Found entity 1: full_adder_1bit_ula" {  } { { "full_adder_1bit_ula.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/full_adder_1bit_ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722789057995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722789057995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula_8bit " "Found entity 1: ula_8bit" {  } { { "ula_8bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722789058002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722789058002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula_32bit " "Found entity 1: ula_32bit" {  } { { "ula_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/ula_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722789058010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722789058010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_4bit " "Found entity 1: register_4bit" {  } { { "register_4bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722789058018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722789058018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_32bit " "Found entity 1: register_32bit" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722789058025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722789058025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722789058032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722789058032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MAR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722789058038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722789058038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mdr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MDR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722789058045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722789058045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722789058052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722789058052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr_extensor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr_extensor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR_EXTENSOR " "Found entity 1: MBR_EXTENSOR" {  } { { "MBR_EXTENSOR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MBR_EXTENSOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722789058059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722789058059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Found entity 1: MBR" {  } { { "MBR.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/MBR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722789058065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722789058065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "SP.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/SP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722789058072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722789058072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv_initial_address.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv_initial_address.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV_initial_address " "Found entity 1: LV_initial_address" {  } { { "LV_initial_address.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/LV_initial_address.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722789058079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722789058079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV " "Found entity 1: LV" {  } { { "LV.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/LV.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722789058086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722789058086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp_initial_address.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp_initial_address.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP_initial_address " "Found entity 1: CPP_initial_address" {  } { { "CPP_initial_address.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/CPP_initial_address.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722789058092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722789058092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP " "Found entity 1: CPP" {  } { { "CPP.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/CPP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722789058099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722789058099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOS " "Found entity 1: TOS" {  } { { "TOS.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/TOS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722789058106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722789058106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file opc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OPC " "Found entity 1: OPC" {  } { { "OPC.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/OPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722789058108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722789058108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h.bdf 1 1 " "Found 1 design units, including 1 entities, in source file h.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 H " "Found entity 1: H" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722789058109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722789058109 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "H " "Elaborating entity \"H\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1722789058148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32bit register_32bit:inst " "Elaborating entity \"register_32bit\" for hierarchy \"register_32bit:inst\"" {  } { { "H.bdf" "inst" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 176 624 888 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722789058154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_4bit register_32bit:inst\|register_4bit:inst4 " "Elaborating entity \"register_4bit\" for hierarchy \"register_32bit:inst\|register_4bit:inst4\"" {  } { { "register_32bit.bdf" "inst4" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 296 736 920 424 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722789058161 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[31\] OUT_A\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[31\]\" to the node \"OUT_A\[31\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[30\] OUT_A\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[30\]\" to the node \"OUT_A\[30\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[29\] OUT_A\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[29\]\" to the node \"OUT_A\[29\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[28\] OUT_A\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[28\]\" to the node \"OUT_A\[28\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[27\] OUT_A\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[27\]\" to the node \"OUT_A\[27\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[26\] OUT_A\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[26\]\" to the node \"OUT_A\[26\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[25\] OUT_A\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[25\]\" to the node \"OUT_A\[25\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[24\] OUT_A\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[24\]\" to the node \"OUT_A\[24\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[23\] OUT_A\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[23\]\" to the node \"OUT_A\[23\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[22\] OUT_A\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[22\]\" to the node \"OUT_A\[22\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[21\] OUT_A\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[21\]\" to the node \"OUT_A\[21\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[20\] OUT_A\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[20\]\" to the node \"OUT_A\[20\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[19\] OUT_A\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[19\]\" to the node \"OUT_A\[19\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[18\] OUT_A\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[18\]\" to the node \"OUT_A\[18\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[17\] OUT_A\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[17\]\" to the node \"OUT_A\[17\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[16\] OUT_A\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[16\]\" to the node \"OUT_A\[16\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[15\] OUT_A\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[15\]\" to the node \"OUT_A\[15\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[14\] OUT_A\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[14\]\" to the node \"OUT_A\[14\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[13\] OUT_A\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[13\]\" to the node \"OUT_A\[13\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[12\] OUT_A\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[12\]\" to the node \"OUT_A\[12\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[11\] OUT_A\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[11\]\" to the node \"OUT_A\[11\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[10\] OUT_A\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[10\]\" to the node \"OUT_A\[10\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[9\] OUT_A\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[9\]\" to the node \"OUT_A\[9\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[8\] OUT_A\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[8\]\" to the node \"OUT_A\[8\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[7\] OUT_A\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[7\]\" to the node \"OUT_A\[7\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[6\] OUT_A\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[6\]\" to the node \"OUT_A\[6\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[5\] OUT_A\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[5\]\" to the node \"OUT_A\[5\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[4\] OUT_A\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[4\]\" to the node \"OUT_A\[4\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[3\] OUT_A\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[3\]\" to the node \"OUT_A\[3\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[2\] OUT_A\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[2\]\" to the node \"OUT_A\[2\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[1\] OUT_A\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[1\]\" to the node \"OUT_A\[1\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "register_32bit:inst\|inst14\[0\] OUT_A\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"register_32bit:inst\|inst14\[0\]\" to the node \"OUT_A\[0\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1722789058421 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1722789058421 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1722789058824 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058824 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "35 " "Design contains 35 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[35\] " "No output dependent on input pin \"MIR\[35\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[34\] " "No output dependent on input pin \"MIR\[34\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[33\] " "No output dependent on input pin \"MIR\[33\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[32\] " "No output dependent on input pin \"MIR\[32\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[31\] " "No output dependent on input pin \"MIR\[31\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[30\] " "No output dependent on input pin \"MIR\[30\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[29\] " "No output dependent on input pin \"MIR\[29\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[28\] " "No output dependent on input pin \"MIR\[28\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[27\] " "No output dependent on input pin \"MIR\[27\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[26\] " "No output dependent on input pin \"MIR\[26\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[25\] " "No output dependent on input pin \"MIR\[25\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[24\] " "No output dependent on input pin \"MIR\[24\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[23\] " "No output dependent on input pin \"MIR\[23\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[22\] " "No output dependent on input pin \"MIR\[22\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[21\] " "No output dependent on input pin \"MIR\[21\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[20\] " "No output dependent on input pin \"MIR\[20\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[19\] " "No output dependent on input pin \"MIR\[19\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[18\] " "No output dependent on input pin \"MIR\[18\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[17\] " "No output dependent on input pin \"MIR\[17\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[16\] " "No output dependent on input pin \"MIR\[16\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[14\] " "No output dependent on input pin \"MIR\[14\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[13\] " "No output dependent on input pin \"MIR\[13\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[12\] " "No output dependent on input pin \"MIR\[12\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[11\] " "No output dependent on input pin \"MIR\[11\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[10\] " "No output dependent on input pin \"MIR\[10\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[9\] " "No output dependent on input pin \"MIR\[9\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[8\] " "No output dependent on input pin \"MIR\[8\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[7\] " "No output dependent on input pin \"MIR\[7\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[6\] " "No output dependent on input pin \"MIR\[6\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[5\] " "No output dependent on input pin \"MIR\[5\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[4\] " "No output dependent on input pin \"MIR\[4\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[3\] " "No output dependent on input pin \"MIR\[3\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[2\] " "No output dependent on input pin \"MIR\[2\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[1\] " "No output dependent on input pin \"MIR\[1\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[0\] " "No output dependent on input pin \"MIR\[0\]\"" {  } { { "H.bdf" "" { Schematic "D:/Backup/AULAS/AOC/TRABAI-COM-REGISTERS/MIC1-GUILHERME-MATHEUS/H.bdf" { { 280 272 440 296 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722789058944 "|H|MIR[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1722789058944 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "70 " "Implemented 70 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1722789058946 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1722789058946 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1722789058946 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1722789058946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1722789058966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 04 13:30:58 2024 " "Processing ended: Sun Aug 04 13:30:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1722789058966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1722789058966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1722789058966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1722789058966 ""}
