# Generated by vmake version 2.2

# Define path to each library
LIB_WORK = work

# Define path to each design unit
WORK__WaveGen = $(LIB_WORK)/@wave@gen/_primary.dat
WORK__v_rams_11_1024 = $(LIB_WORK)/v_rams_11_1024/_primary.dat
WORK__v_rams_11 = $(LIB_WORK)/v_rams_11/_primary.dat
WORK__testbench = $(LIB_WORK)/testbench/_primary.dat
WORK__Register = $(LIB_WORK)/@register/_primary.dat
WORK__RAMB16_S18_S18 = $(LIB_WORK)/@r@a@m@b16_@s18_@s18/_primary.dat
WORK__noise_gen = $(LIB_WORK)/noise_gen/_primary.dat
WORK__ml505top = $(LIB_WORK)/ml505top/_primary.dat
WORK__glbl = $(LIB_WORK)/glbl/_primary.dat
WORK__Example = $(LIB_WORK)/@example/_primary.dat
WORK__Debouncer = $(LIB_WORK)/@debouncer/_primary.dat
WORK__chipscope_ila = $(LIB_WORK)/chipscope_ila/_primary.dat
WORK__chipscope_icon = $(LIB_WORK)/chipscope_icon/_primary.dat
WORK__AudioBuffer = $(LIB_WORK)/@audio@buffer/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(WORK__WaveGen) \
    $(WORK__v_rams_11_1024) \
    $(WORK__v_rams_11) \
    $(WORK__testbench) \
    $(WORK__Register) \
    $(WORK__RAMB16_S18_S18) \
    $(WORK__noise_gen) \
    $(WORK__ml505top) \
    $(WORK__glbl) \
    $(WORK__Example) \
    $(WORK__Debouncer) \
    $(WORK__chipscope_ila) \
    $(WORK__chipscope_icon) \
    $(WORK__AudioBuffer)

$(WORK__glbl) : /opt/Xilinx/14.1/ISE_DS/ISE/verilog/src/glbl.v
	$(VLOG) +acc -source -nocovercells -L \
		 mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /opt/Xilinx/14.1/ISE_DS/ISE/verilog/src/glbl.v

$(WORK__AudioBuffer) \
$(WORK__chipscope_icon) \
$(WORK__chipscope_ila) \
$(WORK__Debouncer) \
$(WORK__Example) \
$(WORK__ml505top) \
$(WORK__noise_gen) \
$(WORK__RAMB16_S18_S18) \
$(WORK__Register) \
$(WORK__testbench) \
$(WORK__v_rams_11) \
$(WORK__v_rams_11_1024) \
$(WORK__WaveGen) : ../../src/WaveGen.v ../../src/DPRAM1024.v ../../src/DPRAM.v \
		 ../../src/testbench.v ../../src/Register.v \
		 ../../src/RAMB16_S18_S18.v ../../src/noise_gen.v \
		 ../../src/FPGA_TOP_ML505.v ../../src/Example.v \
		 ../../src/Debouncer.v ../../src/chipscope_ila.v \
		 ../../src/chipscope_icon.v ../../src/AudioBuffer.v
	$(VLOG) +acc -source -nocovercells +incdir+../../src+incdir+../../src/chipscope_icon.constraints+incdir+../../src/chipscope_ila.constraints+incdir+../../src/tmp+incdir+../../src/tmp/_cg+incdir+../../src/tmp/_xmsgs+incdir+../../src/_xmsgs \
		 -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF ../../src/WaveGen.v \
		 ../../src/DPRAM1024.v ../../src/DPRAM.v ../../src/testbench.v \
		 ../../src/Register.v ../../src/RAMB16_S18_S18.v \
		 ../../src/noise_gen.v ../../src/FPGA_TOP_ML505.v \
		 ../../src/Example.v ../../src/Debouncer.v ../../src/chipscope_ila.v \
		 ../../src/chipscope_icon.v ../../src/AudioBuffer.v

