/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Clock IDs for Hi6250
 * 
 * Copyright (C) 2025, Tildeguy (tildeguy@mainlining.org)
 */

#ifndef __DT_BINDINGS_CLOCK_HI6250_H
#define __DT_BINDINGS_CLOCK_HI6250_H


// TODO: remove unused clocks

// clk in ao
#define HI6250_CLKIN_SYS 0
#define HI6250_CLKIN_REF 1
#define HI6250_CLK_FLL_SRC 2
#define HI6250_CLK_PPLL0 3
#define HI6250_CLK_PPLL1 4
#define HI6250_CLK_PPLL2 5
#define HI6250_CLK_PPLL3 6
#define HI6250_CLK_MODEM_BASE 7
#define HI6250_CLK_FAKE_DISPLAY 8
#define HI6250_APB_PCLK 9
#define HI6250_UART0CLK_DBG 10
#define HI6250_OSC32KHZ 11
#define HI6250_OSC19MHZ 12
#define HI6250_AUTODIV_SOURCEBUS 13
#define HI6250_CLK_FPGA_2M 14
#define HI6250_CLK_FPGA_10M 15
#define HI6250_CLK_FPGA_20M 16
#define HI6250_CLK_FPGA_24M 17
#define HI6250_CLK_FPGA_26M 18
#define HI6250_CLK_FPGA_27M 19
#define HI6250_CLK_FPGA_32M 20
#define HI6250_CLK_FPGA_40M 21
#define HI6250_CLK_FPGA_50M 22
#define HI6250_CLK_FPGA_57M 23
#define HI6250_CLK_FPGA_60M 24
#define HI6250_CLK_FPGA_64M 25
#define HI6250_CLK_FPGA_80M 26
#define HI6250_CLK_FPGA_100M 27
#define HI6250_CLK_FPGA_160M 28
#define HI6250_CLK_FPGA_150M 29
#define HI6250_AO_NR_CLKS 30


// clk in pmuctrl
#define HI6250_CLK_GATE_ABB_192 0
#define HI6250_CLK_PMU32KA 1
#define HI6250_CLK_PMU32KB 2
#define HI6250_CLK_PMU32KC 3
#define HI6250_CLK_PMUAUDIOCLK 4
#define HI6250_PMUCTRL_NR_CLKS 5


// clk in pctrl
#define HI6250_CLK_STUB_CLUSTER0	0
#define HI6250_CLK_STUB_CLUSTER1	1
#define HI6250_CLK_STUB_DDR		2
#define HI6250_CLK_STUB_GPU		3
#define HI6250_CLK_STUB_NUM		4

// clk in sctrl
#define HI6250_CLK_FACTOR_TCXO 0
#define HI6250_CLK_180M 1
#define HI6250_AUTODIV_SOCP 2
#define HI6250_CLK_ANGT_ASP_SUBSYS 3
#define HI6250_CLK_MMBUF_PLL_ANDGT 4
#define HI6250_PCLK_MMBUF_ANDGT 5
#define HI6250_CLK_SYS_MMBUF_ANDGT 6
#define HI6250_CLK_FLL_MMBUF_ANDGT 7
#define HI6250_CLK_GATE_UART3 8
#define HI6250_CLK_TIMER0_A 9
#define HI6250_CLK_TIMER0_B 10
#define HI6250_CLK_TIMER2_A 11
#define HI6250_CLK_TIMER2_B 12
#define HI6250_CLK_TIMER3_A 13
#define HI6250_CLK_TIMER3_B 14
#define HI6250_CLK_TIMER0 15
#define HI6250_CLK_TIMER2 16
#define HI6250_CLK_TIMER3 17
#define HI6250_CLK_TIMER4_A 18
#define HI6250_CLK_TIMER4_B 19
#define HI6250_CLK_TIMER5_A 20
#define HI6250_CLK_TIMER5_B 21
#define HI6250_CLK_TIMER6_A 22
#define HI6250_CLK_TIMER6_B 23
#define HI6250_CLK_TIMER7_A 24
#define HI6250_CLK_TIMER7_B 25
#define HI6250_CLK_TIMER8_A 26
#define HI6250_CLK_TIMER8_B 27
#define HI6250_CLK_TIMER4 28
#define HI6250_CLK_TIMER5 29
#define HI6250_CLK_TIMER6 30
#define HI6250_CLK_TIMER7 31
#define HI6250_CLK_TIMER8 32
#define HI6250_PCLK_RTC 33
#define HI6250_PCLK_RTC1 34
#define HI6250_PCLK_AO_GPIO0 35
#define HI6250_PCLK_AO_GPIO1 36
#define HI6250_PCLK_AO_GPIO2 37
#define HI6250_PCLK_AO_GPIO3 38
#define HI6250_PCLK_AO_GPIO4 39
#define HI6250_PCLK_AO_GPIO5 40
#define HI6250_PCLK_AO_GPIO6 41
#define HI6250_PCLK_AO_GPIO7 42
#define HI6250_PCLK_AO_GPIO8 43
#define HI6250_CLK_OUT0 44
#define HI6250_CLK_OUT1 45
#define HI6250_PCLK_SYSCNT 46
#define HI6250_CLK_SYSCNT 47
#define HI6250_CLK_ASP_TCXO 48
#define HI6250_ACLK_ASC 49
#define HI6250_CLK_AOBUS2MMBUF 50
#define HI6250_CLK_DSS_AXI_MM 51
#define HI6250_ACLK_MMBUF 52
#define HI6250_PCLK_MMBUF 53
#define HI6250_CLK_ASPCODEC 54
#define HI6250_CLK_AOBUS_DIV 55
#define HI6250_CLKDIV_OUT0TCXO 56
#define HI6250_CLKDIV_OUT1TCXO 57
#define HI6250_CLKDIV_ASPSYS 58
#define HI6250_ACLK_MMBUF_DIV 59
#define HI6250_PCLK_MMBUF_DIV 60
#define HI6250_CLKMUX_TIMER0_A 61
#define HI6250_CLKMUX_TIMER0_B 62
#define HI6250_CLKMUX_TIMER2_A 63
#define HI6250_CLKMUX_TIMER2_B 64
#define HI6250_CLKMUX_TIMER3_A 65
#define HI6250_CLKMUX_TIMER3_B 66
#define HI6250_CLKMUX_TIMER4_A 67
#define HI6250_CLKMUX_TIMER4_B 68
#define HI6250_CLKMUX_TIMER5_A 69
#define HI6250_CLKMUX_TIMER5_B 70
#define HI6250_CLKMUX_TIMER6_A 71
#define HI6250_CLKMUX_TIMER6_B 72
#define HI6250_CLKMUX_TIMER7_A 73
#define HI6250_CLKMUX_TIMER7_B 74
#define HI6250_CLKMUX_TIMER8_A 75
#define HI6250_CLKMUX_TIMER8_B 76
#define HI6250_CLKMUX_CLKOUT0 77
#define HI6250_CLKMUX_CLKOUT1 78
#define HI6250_CLK_ASP_PLL_SEL 79
#define HI6250_CLK_MMBUF_SW 80
#define HI6250_SCTRL_NR_CLKS 81


// clk in crgctrl
#define HI6250_CLK_SYSBUS_DIV 0
#define HI6250_CLK_WD0_HIGH 1
#define HI6250_CLK_AT 2
#define HI6250_CLK_TRACK 3
#define HI6250_PCLK_DBG 4
#define HI6250_CLK_DMA_IOMCU 5
#define HI6250_CLK_FACTOR_MMC0 6
#define HI6250_CLK_A53HPM_DIV 7
#define HI6250_CLK_UART0_FAC 8
#define HI6250_CLKFAC_USB2PHY 9
#define HI6250_CLK_ABB_USB 10
#define HI6250_CLK_BLPWM 11
#define HI6250_CLK_GPS_REF 12
#define HI6250_CLK_FAC_ISPSN 13
#define HI6250_CLK_RXDCFG_FAC 14
#define HI6250_CLK_LOADMONITOR0_DIV 15
#define HI6250_CLK_60M_DIV 16
#define HI6250_UART6CLK 17
#define HI6250_CLK_I2C0 18
#define HI6250_CLK_I2C1 19
#define HI6250_CLK_I2C2 20
#define HI6250_CLK_SPI0 21
#define HI6250_CLK_SPI2 22
#define HI6250_CLK_UART7 23
#define HI6250_CLK_GATE_VIVOBUS_ANDGT 24
#define HI6250_CLK_GATE_VCODECBUS_ANDGT 25
#define HI6250_CLK_ANDGT_MMC0 26
#define HI6250_CLK_ANDGT_MMC1 27
#define HI6250_CLK_ANDGT_SDIO0 28
#define HI6250_CLK_A53HPM_ANDGT 29
#define HI6250_CLK_ANDGT_UARTH 30
#define HI6250_CLK_ANDGT_UARTL 31
#define HI6250_CLK_ANDGT_SPI 32
#define HI6250_CLK_ANDGT_OUT0 33
#define HI6250_CLK_ANDGT_OUT1 34
#define HI6250_CLK_ANDGT_EDC0 35
#define HI6250_CLK_ANDGT_LDI0 36
#define HI6250_CLK_ANDGT_VENC 37
#define HI6250_CLK_ANDGT_VDEC 38
#define HI6250_CLK_ANDGT_ISPA7 39
#define HI6250_CLK_ANDGT_ISPFUNC 40
#define HI6250_CLK_ISP_SNCLK_ANGT 41
#define HI6250_CLK_ANDGT_RXDPHY 42
#define HI6250_CLK_ANDGT_LOADMONITOR0 43
#define HI6250_AUTODIV_SYSBUS 44
#define HI6250_AUTODIV_CFGBUS 45
#define HI6250_AUTODIV_DMABUS 46
#define HI6250_AUTODIV_DBGBUS 47
#define HI6250_AUTODIV_EMMC0BUS 48
#define HI6250_AUTODIV_EMMC1BUS 49
#define HI6250_PCLK_GPIO0 50
#define HI6250_PCLK_GPIO1 51
#define HI6250_PCLK_GPIO2 52
#define HI6250_PCLK_GPIO3 53
#define HI6250_PCLK_GPIO4 54
#define HI6250_PCLK_GPIO5 55
#define HI6250_PCLK_GPIO6 56
#define HI6250_PCLK_GPIO7 57
#define HI6250_PCLK_GPIO8 58
#define HI6250_PCLK_GPIO9 59
#define HI6250_PCLK_GPIO10 60
#define HI6250_PCLK_GPIO11 61
#define HI6250_PCLK_GPIO12 62
#define HI6250_PCLK_GPIO13 63
#define HI6250_PCLK_GPIO14 64
#define HI6250_PCLK_GPIO15 65
#define HI6250_PCLK_GPIO16 66
#define HI6250_PCLK_GPIO17 67
#define HI6250_PCLK_GPIO18 68
#define HI6250_PCLK_GPIO19 69
#define HI6250_PCLK_GPIO20 70
#define HI6250_PCLK_GPIO21 71
#define HI6250_PCLK_WD0_HIGH 72
#define HI6250_PCLK_WD0 73
#define HI6250_PCLK_WD1 74
#define HI6250_HCLK_ISP 75
#define HI6250_PCLK_DSS 76
#define HI6250_PCLK_DSI0 77
#define HI6250_PCLK_DSI1 78
#define HI6250_PCLK_PCTRL 79
#define HI6250_CLK_VCODECCFG 80
#define HI6250_CLK_CODECSSI 81
#define HI6250_PCLK_CODECSSI 82
#define HI6250_CLK_HKADCSSI 83
#define HI6250_PCLK_HKADCSSI 84
#define HI6250_HCLK_EMMC0 85
#define HI6250_HCLK_SDIO0 86
#define HI6250_HCLK_SD 87
#define HI6250_CLK_DBGBUS 88
#define HI6250_CLK_CSSYS_ATCLK 89
#define HI6250_CLK_SECP 90
#define HI6250_CLK_SOCP 91
#define HI6250_ACLK_PERF_STAT 92
#define HI6250_PCLK_PERF_STAT 93
#define HI6250_CLK_PERF_STAT 94
#define HI6250_CLK_DMAC 95
#define HI6250_ACLK_DSS 96
#define HI6250_ACLK_ISP 97
#define HI6250_CLK_VIVOBUS2DDR 98
#define HI6250_CLK_VIVOBUS 99
#define HI6250_CLK_VCODECBUS 100
#define HI6250_CLK_CCI400_BP 101
#define HI6250_CLK_CCI400 102
#define HI6250_CLK_EMMC0 103
#define HI6250_CLK_SD 104
#define HI6250_CLK_SDIO0 105
#define HI6250_CLK_GPUHPM 106
#define HI6250_CLK_UART1 107
#define HI6250_PCLK_UART4 108
#define HI6250_CLK_UART4 109
#define HI6250_CLK_UART0 110
#define HI6250_CLK_UART2 111
#define HI6250_CLK_UART5 112
#define HI6250_CLK_I2C3 113
#define HI6250_CLK_I2C4 114
#define HI6250_CLK_SPI1 115
#define HI6250_CLK_TIMER9_A 116
#define HI6250_CLK_TIMER9_B 117
#define HI6250_CLK_TIMER10_A 118
#define HI6250_CLK_TIMER10_B 119
#define HI6250_CLK_TIMER11_A 120
#define HI6250_CLK_TIMER11_B 121
#define HI6250_CLK_TIMER12_A 122
#define HI6250_CLK_TIMER12_B 123
#define HI6250_CLK_TIMER9 124
#define HI6250_CLK_TIMER10 125
#define HI6250_CLK_TIMER11 126
#define HI6250_CLK_TIMER12 127
#define HI6250_CLK_USB2PHY_PLL 128
#define HI6250_CLK_USB2PHY_REF 129
#define HI6250_HCLK_USB2OTG 130
#define HI6250_CLK_PWM 131
#define HI6250_CLK_MDM2GPS0 132
#define HI6250_CLK_MDM2GPS1 133
#define HI6250_CLK_MDM2GPS0_EN 134
#define HI6250_CLK_MDM2GPS1_EN 135
#define HI6250_CLK_EDC0 136
#define HI6250_CLK_LDI0 137
#define HI6250_CLK_VENC 138
#define HI6250_CLK_VDEC 139
#define HI6250_CLK_ISP_TIMER 140
#define HI6250_CLK_ISPA7 141
#define HI6250_CLK_ISPA7CFG 142
#define HI6250_CLK_ISPFUNC 143
#define HI6250_CLK_ISP_SNCLK0 144
#define HI6250_CLK_ISP_SNCLK1 145
#define HI6250_CLK_ISP_SNCLK2 146
#define HI6250_CLK_ISP_SNCLK 147
#define HI6250_CLK_RXDPHY0_CFG 148
#define HI6250_CLK_RXDPHY1_CFG 149
#define HI6250_CLK_TXDPHY0_CFG 150
#define HI6250_CLK_TXDPHY0_REF 151
#define HI6250_CLK_LOADMONITOR0 152
#define HI6250_CLK_LOADMONITOR1 153
#define HI6250_PCLK_LOADMONITOR 154
#define HI6250_CLK_60M 155
#define HI6250_CLK_IPF0 156
#define HI6250_PSAM_ACLK 157
#define HI6250_CLK_MODEM2CODEC0 158
#define HI6250_CLK_MODEM2CODEC1 159
#define HI6250_CLK_MODEM2CODEC0_EN 160
#define HI6250_CLK_MODEM2CODEC1_EN 161
#define HI6250_CLK_ATDIV_VCBUS 162
#define HI6250_CLK_CFGBUS_DIV 163
#define HI6250_CLK_MMC0BUS_DIV 164
#define HI6250_CLK_MMC1BUS_DIV 165
#define HI6250_CLK_DBGBUS_DIV 166
#define HI6250_CLK_TIMESTP_DIV 167
#define HI6250_CLK_PERF_DIV 168
#define HI6250_PCLKDIV_DBG 169
#define HI6250_CLKDIV_TRACK 170
#define HI6250_CLK_CSSYS_DIV 171
#define HI6250_CLK_DMABUS_DIV 172
#define HI6250_CLK_VIVOBUS_DIV 173
#define HI6250_CLK_VCODECBUS_DIV 174
#define HI6250_CLK_MMC0_DIV 175
#define HI6250_CLK_MMC1_DIV 176
#define HI6250_CLKDIV_SDIO0 177
#define HI6250_CLKDIV_UARTH 178
#define HI6250_CLKDIV_UARTL 179
#define HI6250_CLKDIV_I2C 180
#define HI6250_CLKDIV_SPI 181
#define HI6250_CLK_PTP_DIV 182
#define HI6250_CLKDIV_OUT0_PLL 183
#define HI6250_CLKDIV_OUT1_PLL 184
#define HI6250_CLKDIV_EDC0 185
#define HI6250_CLKDIV_LDI0 186
#define HI6250_CLKDIV_VENC 187
#define HI6250_CLKDIV_VDEC 188
#define HI6250_CLKDIV_ISPA7 189
#define HI6250_CLKDIV_ISPFUNC 190
#define HI6250_CLK_DIV_ISPSN 191
#define HI6250_CLK_SYSBUS_MUX 192
#define HI6250_CLK_WD0_MUX 193
#define HI6250_CLK_VIVOBUS_MUX 194
#define HI6250_CLK_VCODECBUS_MUX 195
#define HI6250_CLK_MMC0_MUXSYS 196
#define HI6250_CLK_MMC0_MUXPLL 197
#define HI6250_CLK_SD_MUXSYS 198
#define HI6250_CLK_SD_MUXPLL 199
#define HI6250_CLK_SDIO0_MUXSY 200
#define HI6250_CLK_SDIO0_MUXPL 201
#define HI6250_CLK_A53HPM_MUX 202
#define HI6250_CLKMUX_UARTH 203
#define HI6250_CLKMUX_UARTL 204
#define HI6250_CLKMUX_I2C 205
#define HI6250_CLKMUX_SPI 206
#define HI6250_CLKMUX_TIMER9_A 207
#define HI6250_CLKMUX_TIMER9_B 208
#define HI6250_CLKMUX_TIMER10_A 209
#define HI6250_CLKMUX_TIMER10_B 210
#define HI6250_CLKMUX_TIMER11_A 211
#define HI6250_CLKMUX_TIMER11_B 212
#define HI6250_CLKMUX_TIMER12_A 213
#define HI6250_CLKMUX_TIMER12_B 214
#define HI6250_CLKMUX_GPS_REF 215
#define HI6250_CLKMUX_EDC0 216
#define HI6250_CLKMUX_LDI0 217
#define HI6250_CLKMUX_VENC 218
#define HI6250_CLKMUX_VDEC 219
#define HI6250_CLKMUX_ISPA7 220
#define HI6250_CLKMUX_ISPFUNC 221
#define HI6250_CLK_MUX_ISPSN 222
#define HI6250_CLK_RXDCFG_MUX 223
#define HI6250_CRGCTRL_NR_CLKS 224

#endif
