#-----------------------------------------------------------
# Vivado v2024.2.1 (64-bit)
# SW Build 5266912 on Sun Dec 15 09:03:24 MST 2024
# IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
# SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
# Start of session at: Mon Mar 17 14:58:00 2025
# Process ID         : 6008
# Current directory  : C:/FPGA/logtel/lab20/blk_mem_gen_0_ex
# Command line       : vivado.exe -notrace -source c:/FPGA/logtel/lab20/lab20.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ex.tcl
# Log file           : C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/vivado.log
# Journal file       : C:/FPGA/logtel/lab20/blk_mem_gen_0_ex\vivado.jou
# Running On         : dvirhersh_comp
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12450H
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 16857 MB
# Swap memory        : 11811 MB
# Total Virtual      : 28668 MB
# Available Virtual  : 12994 MB
#-----------------------------------------------------------
start_gui
source c:/FPGA/logtel/lab20/lab20.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2024.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
create_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1280.191 ; gain = 224.312
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'blk_mem_gen_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'blk_mem_gen_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'blk_mem_gen_0'. Target already exists and is up to date.
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Rebuilding top IP...
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (AMD Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Xilinx/Vivado/2024.2/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: 'C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xsim/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xsim/blk_mem_gen_0.bmj'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xsim/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Siemens ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: 'C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/modelsim/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/modelsim/blk_mem_gen_0.bmj'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/modelsim/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Siemens Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: 'C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/questa/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/questa/blk_mem_gen_0.bmj'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/questa/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: 'C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/riviera/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/riviera/blk_mem_gen_0.bmj'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/riviera/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_ex.cache/compile_simlib/activehdl'
INFO: [exportsim-Tcl-29] Script generated: 'C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/activehdl/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/activehdl/blk_mem_gen_0.bmj'
INFO: [SIM-utils-43] Exported 'C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/activehdl/summary.log'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'blk_mem_gen_0_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'blk_mem_gen_0_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj blk_mem_gen_0_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_ex.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj blk_mem_gen_0_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/imports/bmg_tb_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/imports/axi_checker.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_CHECKER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/imports/blk_mem_gen_0_exdes.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_exdes'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/imports/blk_mem_gen_0_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/imports/bmg_axi_protocol_chkr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BMG_AXI_FULL_PROTOCOL_CHKR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/imports/bmg_stim_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BMG_STIM_GEN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/imports/data_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DATA_GEN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/imports/random.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RANDOM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/imports/blk_mem_gen_0_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_tb'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1303.887 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_ex.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_10 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot blk_mem_gen_0_tb_behav xil_defaultlib.blk_mem_gen_0_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_10 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot blk_mem_gen_0_tb_behav xil_defaultlib.blk_mem_gen_0_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.bmg_tb_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral of entity xil_defaultlib.RANDOM [\RANDOM(width=8,seed=5)\]
Compiling architecture behavioral of entity xil_defaultlib.RANDOM [\RANDOM(width=8,seed=4)\]
Compiling architecture behavioral of entity xil_defaultlib.RANDOM [\RANDOM(width=8,seed=3)\]
Compiling architecture behavioral of entity xil_defaultlib.RANDOM [\RANDOM(width=8)\]
Compiling architecture data_gen_arch of entity xil_defaultlib.DATA_GEN [data_gen_default]
Compiling architecture checker_arch of entity xil_defaultlib.AXI_CHECKER [axi_checker_default]
Compiling architecture behavioral of entity xil_defaultlib.BMG_AXI_FULL_PROTOCOL_CHKR [bmg_axi_full_protocol_chkr_defau...]
Compiling architecture behavioral of entity xil_defaultlib.BMG_STIM_GEN [bmg_stim_gen_default]
Compiling module blk_mem_gen_v8_4_10.beh_vlog_ff_clr_v8_4(INIT=1'b0)
Compiling module blk_mem_gen_v8_4_10.beh_vlog_ff_pre_v8_4(INIT=1'b1)
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_10.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_10.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_10.beh_vlog_ff_ce_clr_v8_4(INIT=1'b...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_10.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_10.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_10.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_10.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_10.blk_mem_gen_v8_4_10_output_stage...
Compiling module blk_mem_gen_v8_4_10.blk_mem_gen_v8_4_10_output_stage...
Compiling module blk_mem_gen_v8_4_10.blk_mem_gen_v8_4_10_softecc_outp...
Compiling module blk_mem_gen_v8_4_10.blk_mem_gen_v8_4_10_mem_module(C...
Compiling module blk_mem_gen_v8_4_10.blk_mem_gen_v8_4_10(C_FAMILY="ar...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture amd of entity xil_defaultlib.blk_mem_gen_0_wrapper [blk_mem_gen_0_wrapper_default]
Compiling architecture blk_mem_gen_0_exdes_arch of entity xil_defaultlib.blk_mem_gen_0_exdes [blk_mem_gen_0_exdes_default]
Compiling architecture blk_mem_gen_0_tb_arch of entity xil_defaultlib.blk_mem_gen_0_tb
Built simulation snapshot blk_mem_gen_0_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1303.887 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "blk_mem_gen_0_tb_behav -key {Behavioral:sim_1:Functional:blk_mem_gen_0_tb} -tclbatch {blk_mem_gen_0_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source blk_mem_gen_0_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module blk_mem_gen_0_tb.blk_mem_gen_0_exdes_inst.BMG_PORT.bmg0.inst.axi_mem_module.blk_mem_gen_v8_4_10_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'blk_mem_gen_0_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 1327.000 ; gain = 23.113
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/CLK_IN}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/RESET_IN}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/STATUS}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/CLKA}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/RSTA}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_ACLK}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_ARESETN}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_AWID}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_AWADDR}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_AWLEN}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_AWSIZE}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_AWBURST}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_AWVALID}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_AWREADY}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_WDATA}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_WSTRB}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_WLAST}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_WVALID}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_WREADY}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_BID}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_ARID}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_RID}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_BRESP}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_BVALID}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_BREADY}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_ARLEN}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_ARSIZE}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_ARBURST}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_RLAST}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_ARADDR}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_ARVALID}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_ARREADY}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_RDATA}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_RRESP}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_RVALID}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/S_AXI_RREADY}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/CHECKER_EN}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/CHECKER_EN_R}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/STIMULUS_FLOW}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/clk_in_i}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/RESET_SYNC_R1}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/RESET_SYNC_R2}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/RESET_SYNC_R3}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/ITER_R0}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/ITER_R1}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/ITER_R2}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/ISSUE_FLAG}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/ISSUE_FLAG_STATUS}} {{/blk_mem_gen_0_tb/blk_mem_gen_0_exdes_inst/STIM_CNT}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1 ms
Block Memory Generator module blk_mem_gen_0_tb.blk_mem_gen_0_exdes_inst.BMG_PORT.bmg0.inst.axi_mem_module.blk_mem_gen_v8_4_10_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
save_wave_config {C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg
set_property xsim.view C:/FPGA/logtel/lab20/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 17 15:06:50 2025...
