Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr 30 17:50:27 2020
| Host         : DESKTOP-TM8D8VH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|    16+ |           15 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              56 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             582 |           99 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-----------------------------------------------------+--------------------------------------------+------------------+----------------+
|             Clock Signal            |                    Enable Signal                    |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+-------------------------------------+-----------------------------------------------------+--------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/sost_0/inst/sost[3]_i_1_n_0              | reset_IBUF                                 |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/BTNs_test_0/inst/Saturation[8]_i_1_n_0   | reset_IBUF                                 |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/BTNs_test_0/inst/Hue[8]_i_1_n_0          | reset_IBUF                                 |                6 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                     |                                            |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/BTNs_test_0/inst/counterSost2[0]_i_1_n_0 | reset_IBUF                                 |                5 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/BTNs_test_0/inst/counterSost3[0]_i_1_n_0 | reset_IBUF                                 |                5 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/BTNs_test_0/inst/counterSost4[0]_i_1_n_0 | reset_IBUF                                 |                6 |             42 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/BTNs_test_0/inst/counterSost5[0]_i_1_n_0 | reset_IBUF                                 |                6 |             42 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/BTNs_test_0/inst/counterSost1[0]_i_1_n_0 | reset_IBUF                                 |                6 |             44 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | btn1_IBUF                                           | design_1_i/sost_0/inst/counter1[0]_i_1_n_0 |                6 |             46 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/sost_0/inst/p_1_in                       | design_1_i/sost_0/inst/counter2[0]_i_1_n_0 |                6 |             46 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/PWM_0/inst/temp2[7]_i_1_n_0              | reset_IBUF                                 |                8 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                     | reset_IBUF                                 |               10 |             56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/BTNs_test_0/inst/Value[8]_i_1_n_0        | reset_IBUF                                 |                9 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/BTNs_test_0/inst/h[31]_i_1_n_0           | reset_IBUF                                 |               19 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/BTNs_test_0/inst/s[31]_i_1_n_0           | reset_IBUF                                 |               13 |             64 |
+-------------------------------------+-----------------------------------------------------+--------------------------------------------+------------------+----------------+


