{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 14 20:30:36 2015 " "Info: Processing started: Thu May 14 20:30:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Move " "Info: Assuming node \"Move\" is an undefined clock" {  } { { "vga.bdf" "" { Schematic "C:/Users/brandon/Desktop/VGA/vga.bdf" { { 384 288 456 400 "Move" "" } } } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Move" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pll:inst1\|altpll:altpll_component\|_clk0 " "Info: No valid register-to-register data paths exist for clock \"pll:inst1\|altpll:altpll_component\|_clk0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "Clock register vga_sync:inst3\|current_h_count\[9\] register vga_sync:inst3\|current_v_count\[6\] 16.16 ns " "Info: Slack time is 16.16 ns for clock \"Clock\" between source register \"vga_sync:inst3\|current_h_count\[9\]\" and destination register \"vga_sync:inst3\|current_v_count\[6\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "260.42 MHz 3.84 ns " "Info: Fmax is 260.42 MHz (period= 3.84 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.756 ns + Largest register register " "Info: + Largest register to register requirement is 19.756 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination Clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"Clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source Clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"Clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns + Largest " "Info: + Largest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.920 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns Clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "vga.bdf" "" { Schematic "C:/Users/brandon/Desktop/VGA/vga.bdf" { { 496 56 224 512 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns Clock~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "vga.bdf" "" { Schematic "C:/Users/brandon/Desktop/VGA/vga.bdf" { { 496 56 224 512 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.602 ns) 2.920 ns vga_sync:inst3\|current_v_count\[6\] 3 REG LCFF_X21_Y31_N23 6 " "Info: 3: + IC(1.103 ns) + CELL(0.602 ns) = 2.920 ns; Loc. = LCFF_X21_Y31_N23; Fanout = 6; REG Node = 'vga_sync:inst3\|current_v_count\[6\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { Clock~clkctrl vga_sync:inst3|current_v_count[6] } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/vga_sync.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.638 ns ( 56.10 % ) " "Info: Total cell delay = 1.638 ns ( 56.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.282 ns ( 43.90 % ) " "Info: Total interconnect delay = 1.282 ns ( 43.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { Clock Clock~clkctrl vga_sync:inst3|current_v_count[6] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { Clock {} Clock~combout {} Clock~clkctrl {} vga_sync:inst3|current_v_count[6] {} } { 0.000ns 0.000ns 0.179ns 1.103ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.925 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns Clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "vga.bdf" "" { Schematic "C:/Users/brandon/Desktop/VGA/vga.bdf" { { 496 56 224 512 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns Clock~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "vga.bdf" "" { Schematic "C:/Users/brandon/Desktop/VGA/vga.bdf" { { 496 56 224 512 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.602 ns) 2.925 ns vga_sync:inst3\|current_h_count\[9\] 3 REG LCFF_X21_Y32_N27 6 " "Info: 3: + IC(1.108 ns) + CELL(0.602 ns) = 2.925 ns; Loc. = LCFF_X21_Y32_N27; Fanout = 6; REG Node = 'vga_sync:inst3\|current_h_count\[9\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { Clock~clkctrl vga_sync:inst3|current_h_count[9] } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/vga_sync.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.638 ns ( 56.00 % ) " "Info: Total cell delay = 1.638 ns ( 56.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.287 ns ( 44.00 % ) " "Info: Total interconnect delay = 1.287 ns ( 44.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { Clock Clock~clkctrl vga_sync:inst3|current_h_count[9] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { Clock {} Clock~combout {} Clock~clkctrl {} vga_sync:inst3|current_h_count[9] {} } { 0.000ns 0.000ns 0.179ns 1.108ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { Clock Clock~clkctrl vga_sync:inst3|current_v_count[6] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { Clock {} Clock~combout {} Clock~clkctrl {} vga_sync:inst3|current_v_count[6] {} } { 0.000ns 0.000ns 0.179ns 1.103ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { Clock Clock~clkctrl vga_sync:inst3|current_h_count[9] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { Clock {} Clock~combout {} Clock~clkctrl {} vga_sync:inst3|current_h_count[9] {} } { 0.000ns 0.000ns 0.179ns 1.108ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "vga_sync.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/vga_sync.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "vga_sync.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/vga_sync.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { Clock Clock~clkctrl vga_sync:inst3|current_v_count[6] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { Clock {} Clock~combout {} Clock~clkctrl {} vga_sync:inst3|current_v_count[6] {} } { 0.000ns 0.000ns 0.179ns 1.103ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { Clock Clock~clkctrl vga_sync:inst3|current_h_count[9] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { Clock {} Clock~combout {} Clock~clkctrl {} vga_sync:inst3|current_h_count[9] {} } { 0.000ns 0.000ns 0.179ns 1.108ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.596 ns - Longest register register " "Info: - Longest register to register delay is 3.596 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_sync:inst3\|current_h_count\[9\] 1 REG LCFF_X21_Y32_N27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y32_N27; Fanout = 6; REG Node = 'vga_sync:inst3\|current_h_count\[9\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_sync:inst3|current_h_count[9] } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/vga_sync.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.507 ns) 1.142 ns vga_sync:inst3\|Equal0~0 2 COMB LCCOMB_X21_Y32_N24 4 " "Info: 2: + IC(0.635 ns) + CELL(0.507 ns) = 1.142 ns; Loc. = LCCOMB_X21_Y32_N24; Fanout = 4; COMB Node = 'vga_sync:inst3\|Equal0~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { vga_sync:inst3|current_h_count[9] vga_sync:inst3|Equal0~0 } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/vga_sync.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.512 ns) 1.998 ns vga_sync:inst3\|process_2~0 3 COMB LCCOMB_X21_Y32_N30 10 " "Info: 3: + IC(0.344 ns) + CELL(0.512 ns) = 1.998 ns; Loc. = LCCOMB_X21_Y32_N30; Fanout = 10; COMB Node = 'vga_sync:inst3\|process_2~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { vga_sync:inst3|Equal0~0 vga_sync:inst3|process_2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.758 ns) 3.596 ns vga_sync:inst3\|current_v_count\[6\] 4 REG LCFF_X21_Y31_N23 6 " "Info: 4: + IC(0.840 ns) + CELL(0.758 ns) = 3.596 ns; Loc. = LCFF_X21_Y31_N23; Fanout = 6; REG Node = 'vga_sync:inst3\|current_v_count\[6\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { vga_sync:inst3|process_2~0 vga_sync:inst3|current_v_count[6] } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/vga_sync.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.777 ns ( 49.42 % ) " "Info: Total cell delay = 1.777 ns ( 49.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.819 ns ( 50.58 % ) " "Info: Total interconnect delay = 1.819 ns ( 50.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.596 ns" { vga_sync:inst3|current_h_count[9] vga_sync:inst3|Equal0~0 vga_sync:inst3|process_2~0 vga_sync:inst3|current_v_count[6] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.596 ns" { vga_sync:inst3|current_h_count[9] {} vga_sync:inst3|Equal0~0 {} vga_sync:inst3|process_2~0 {} vga_sync:inst3|current_v_count[6] {} } { 0.000ns 0.635ns 0.344ns 0.840ns } { 0.000ns 0.507ns 0.512ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { Clock Clock~clkctrl vga_sync:inst3|current_v_count[6] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { Clock {} Clock~combout {} Clock~clkctrl {} vga_sync:inst3|current_v_count[6] {} } { 0.000ns 0.000ns 0.179ns 1.103ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { Clock Clock~clkctrl vga_sync:inst3|current_h_count[9] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { Clock {} Clock~combout {} Clock~clkctrl {} vga_sync:inst3|current_h_count[9] {} } { 0.000ns 0.000ns 0.179ns 1.108ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.596 ns" { vga_sync:inst3|current_h_count[9] vga_sync:inst3|Equal0~0 vga_sync:inst3|process_2~0 vga_sync:inst3|current_v_count[6] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.596 ns" { vga_sync:inst3|current_h_count[9] {} vga_sync:inst3|Equal0~0 {} vga_sync:inst3|process_2~0 {} vga_sync:inst3|current_v_count[6] {} } { 0.000ns 0.635ns 0.344ns 0.840ns } { 0.000ns 0.507ns 0.512ns 0.758ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Move register Pos_Controler:inst\|y\[6\] register Pos_Controler:inst\|y\[9\] 207.43 MHz 4.821 ns Internal " "Info: Clock \"Move\" has Internal fmax of 207.43 MHz between source register \"Pos_Controler:inst\|y\[6\]\" and destination register \"Pos_Controler:inst\|y\[9\]\" (period= 4.821 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.582 ns + Longest register register " "Info: + Longest register to register delay is 4.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Pos_Controler:inst\|y\[6\] 1 REG LCFF_X24_Y31_N15 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y31_N15; Fanout = 9; REG Node = 'Pos_Controler:inst\|y\[6\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pos_Controler:inst|y[6] } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Pos_Controler.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.941 ns) + CELL(0.516 ns) 1.457 ns Pos_Controler:inst\|process_0~3 2 COMB LCCOMB_X22_Y31_N28 1 " "Info: 2: + IC(0.941 ns) + CELL(0.516 ns) = 1.457 ns; Loc. = LCCOMB_X22_Y31_N28; Fanout = 1; COMB Node = 'Pos_Controler:inst\|process_0~3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { Pos_Controler:inst|y[6] Pos_Controler:inst|process_0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.521 ns) 2.497 ns Pos_Controler:inst\|process_0~5 3 COMB LCCOMB_X23_Y31_N12 12 " "Info: 3: + IC(0.519 ns) + CELL(0.521 ns) = 2.497 ns; Loc. = LCCOMB_X23_Y31_N12; Fanout = 12; COMB Node = 'Pos_Controler:inst\|process_0~5'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { Pos_Controler:inst|process_0~3 Pos_Controler:inst|process_0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.517 ns) 3.614 ns Pos_Controler:inst\|y\[4\]~10 4 COMB LCCOMB_X24_Y31_N10 2 " "Info: 4: + IC(0.600 ns) + CELL(0.517 ns) = 3.614 ns; Loc. = LCCOMB_X24_Y31_N10; Fanout = 2; COMB Node = 'Pos_Controler:inst\|y\[4\]~10'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { Pos_Controler:inst|process_0~5 Pos_Controler:inst|y[4]~10 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Pos_Controler.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.694 ns Pos_Controler:inst\|y\[5\]~12 5 COMB LCCOMB_X24_Y31_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 3.694 ns; Loc. = LCCOMB_X24_Y31_N12; Fanout = 2; COMB Node = 'Pos_Controler:inst\|y\[5\]~12'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pos_Controler:inst|y[4]~10 Pos_Controler:inst|y[5]~12 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Pos_Controler.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.868 ns Pos_Controler:inst\|y\[6\]~14 6 COMB LCCOMB_X24_Y31_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.174 ns) = 3.868 ns; Loc. = LCCOMB_X24_Y31_N14; Fanout = 2; COMB Node = 'Pos_Controler:inst\|y\[6\]~14'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Pos_Controler:inst|y[5]~12 Pos_Controler:inst|y[6]~14 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Pos_Controler.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.948 ns Pos_Controler:inst\|y\[7\]~16 7 COMB LCCOMB_X24_Y31_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 3.948 ns; Loc. = LCCOMB_X24_Y31_N16; Fanout = 2; COMB Node = 'Pos_Controler:inst\|y\[7\]~16'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pos_Controler:inst|y[6]~14 Pos_Controler:inst|y[7]~16 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Pos_Controler.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.028 ns Pos_Controler:inst\|y\[8\]~18 8 COMB LCCOMB_X24_Y31_N18 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 4.028 ns; Loc. = LCCOMB_X24_Y31_N18; Fanout = 1; COMB Node = 'Pos_Controler:inst\|y\[8\]~18'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pos_Controler:inst|y[7]~16 Pos_Controler:inst|y[8]~18 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Pos_Controler.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.486 ns Pos_Controler:inst\|y\[9\]~19 9 COMB LCCOMB_X24_Y31_N20 1 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 4.486 ns; Loc. = LCCOMB_X24_Y31_N20; Fanout = 1; COMB Node = 'Pos_Controler:inst\|y\[9\]~19'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Pos_Controler:inst|y[8]~18 Pos_Controler:inst|y[9]~19 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Pos_Controler.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.582 ns Pos_Controler:inst\|y\[9\] 10 REG LCFF_X24_Y31_N21 5 " "Info: 10: + IC(0.000 ns) + CELL(0.096 ns) = 4.582 ns; Loc. = LCFF_X24_Y31_N21; Fanout = 5; REG Node = 'Pos_Controler:inst\|y\[9\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Pos_Controler:inst|y[9]~19 Pos_Controler:inst|y[9] } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Pos_Controler.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.522 ns ( 55.04 % ) " "Info: Total cell delay = 2.522 ns ( 55.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.060 ns ( 44.96 % ) " "Info: Total interconnect delay = 2.060 ns ( 44.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.582 ns" { Pos_Controler:inst|y[6] Pos_Controler:inst|process_0~3 Pos_Controler:inst|process_0~5 Pos_Controler:inst|y[4]~10 Pos_Controler:inst|y[5]~12 Pos_Controler:inst|y[6]~14 Pos_Controler:inst|y[7]~16 Pos_Controler:inst|y[8]~18 Pos_Controler:inst|y[9]~19 Pos_Controler:inst|y[9] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.582 ns" { Pos_Controler:inst|y[6] {} Pos_Controler:inst|process_0~3 {} Pos_Controler:inst|process_0~5 {} Pos_Controler:inst|y[4]~10 {} Pos_Controler:inst|y[5]~12 {} Pos_Controler:inst|y[6]~14 {} Pos_Controler:inst|y[7]~16 {} Pos_Controler:inst|y[8]~18 {} Pos_Controler:inst|y[9]~19 {} Pos_Controler:inst|y[9] {} } { 0.000ns 0.941ns 0.519ns 0.600ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.516ns 0.521ns 0.517ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Move destination 2.865 ns + Shortest register " "Info: + Shortest clock path from clock \"Move\" to destination register is 2.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns Move 1 CLK PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'Move'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Move } "NODE_NAME" } } { "vga.bdf" "" { Schematic "C:/Users/brandon/Desktop/VGA/vga.bdf" { { 384 288 456 400 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.099 ns) + CELL(0.169 ns) 1.152 ns Move~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G7 1 " "Info: 2: + IC(0.099 ns) + CELL(0.169 ns) = 1.152 ns; Loc. = CLKDELAYCTRL_G7; Fanout = 1; COMB Node = 'Move~clk_delay_ctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Move Move~clk_delay_ctrl } "NODE_NAME" } } { "vga.bdf" "" { Schematic "C:/Users/brandon/Desktop/VGA/vga.bdf" { { 384 288 456 400 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.152 ns Move~clkctrl 3 COMB CLKCTRL_G7 14 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.152 ns; Loc. = CLKCTRL_G7; Fanout = 14; COMB Node = 'Move~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { Move~clk_delay_ctrl Move~clkctrl } "NODE_NAME" } } { "vga.bdf" "" { Schematic "C:/Users/brandon/Desktop/VGA/vga.bdf" { { 384 288 456 400 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.602 ns) 2.865 ns Pos_Controler:inst\|y\[9\] 4 REG LCFF_X24_Y31_N21 5 " "Info: 4: + IC(1.111 ns) + CELL(0.602 ns) = 2.865 ns; Loc. = LCFF_X24_Y31_N21; Fanout = 5; REG Node = 'Pos_Controler:inst\|y\[9\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { Move~clkctrl Pos_Controler:inst|y[9] } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Pos_Controler.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.655 ns ( 57.77 % ) " "Info: Total cell delay = 1.655 ns ( 57.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.210 ns ( 42.23 % ) " "Info: Total interconnect delay = 1.210 ns ( 42.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { Move Move~clk_delay_ctrl Move~clkctrl Pos_Controler:inst|y[9] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { Move {} Move~combout {} Move~clk_delay_ctrl {} Move~clkctrl {} Pos_Controler:inst|y[9] {} } { 0.000ns 0.000ns 0.099ns 0.000ns 1.111ns } { 0.000ns 0.884ns 0.169ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Move source 2.865 ns - Longest register " "Info: - Longest clock path from clock \"Move\" to source register is 2.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns Move 1 CLK PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'Move'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Move } "NODE_NAME" } } { "vga.bdf" "" { Schematic "C:/Users/brandon/Desktop/VGA/vga.bdf" { { 384 288 456 400 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.099 ns) + CELL(0.169 ns) 1.152 ns Move~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G7 1 " "Info: 2: + IC(0.099 ns) + CELL(0.169 ns) = 1.152 ns; Loc. = CLKDELAYCTRL_G7; Fanout = 1; COMB Node = 'Move~clk_delay_ctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Move Move~clk_delay_ctrl } "NODE_NAME" } } { "vga.bdf" "" { Schematic "C:/Users/brandon/Desktop/VGA/vga.bdf" { { 384 288 456 400 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.152 ns Move~clkctrl 3 COMB CLKCTRL_G7 14 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.152 ns; Loc. = CLKCTRL_G7; Fanout = 14; COMB Node = 'Move~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { Move~clk_delay_ctrl Move~clkctrl } "NODE_NAME" } } { "vga.bdf" "" { Schematic "C:/Users/brandon/Desktop/VGA/vga.bdf" { { 384 288 456 400 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.602 ns) 2.865 ns Pos_Controler:inst\|y\[6\] 4 REG LCFF_X24_Y31_N15 9 " "Info: 4: + IC(1.111 ns) + CELL(0.602 ns) = 2.865 ns; Loc. = LCFF_X24_Y31_N15; Fanout = 9; REG Node = 'Pos_Controler:inst\|y\[6\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { Move~clkctrl Pos_Controler:inst|y[6] } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Pos_Controler.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.655 ns ( 57.77 % ) " "Info: Total cell delay = 1.655 ns ( 57.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.210 ns ( 42.23 % ) " "Info: Total interconnect delay = 1.210 ns ( 42.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { Move Move~clk_delay_ctrl Move~clkctrl Pos_Controler:inst|y[6] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { Move {} Move~combout {} Move~clk_delay_ctrl {} Move~clkctrl {} Pos_Controler:inst|y[6] {} } { 0.000ns 0.000ns 0.099ns 0.000ns 1.111ns } { 0.000ns 0.884ns 0.169ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { Move Move~clk_delay_ctrl Move~clkctrl Pos_Controler:inst|y[9] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { Move {} Move~combout {} Move~clk_delay_ctrl {} Move~clkctrl {} Pos_Controler:inst|y[9] {} } { 0.000ns 0.000ns 0.099ns 0.000ns 1.111ns } { 0.000ns 0.884ns 0.169ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { Move Move~clk_delay_ctrl Move~clkctrl Pos_Controler:inst|y[6] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { Move {} Move~combout {} Move~clk_delay_ctrl {} Move~clkctrl {} Pos_Controler:inst|y[6] {} } { 0.000ns 0.000ns 0.099ns 0.000ns 1.111ns } { 0.000ns 0.884ns 0.169ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Pos_Controler.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Pos_Controler.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Pos_Controler.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Pos_Controler.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.582 ns" { Pos_Controler:inst|y[6] Pos_Controler:inst|process_0~3 Pos_Controler:inst|process_0~5 Pos_Controler:inst|y[4]~10 Pos_Controler:inst|y[5]~12 Pos_Controler:inst|y[6]~14 Pos_Controler:inst|y[7]~16 Pos_Controler:inst|y[8]~18 Pos_Controler:inst|y[9]~19 Pos_Controler:inst|y[9] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.582 ns" { Pos_Controler:inst|y[6] {} Pos_Controler:inst|process_0~3 {} Pos_Controler:inst|process_0~5 {} Pos_Controler:inst|y[4]~10 {} Pos_Controler:inst|y[5]~12 {} Pos_Controler:inst|y[6]~14 {} Pos_Controler:inst|y[7]~16 {} Pos_Controler:inst|y[8]~18 {} Pos_Controler:inst|y[9]~19 {} Pos_Controler:inst|y[9] {} } { 0.000ns 0.941ns 0.519ns 0.600ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.516ns 0.521ns 0.517ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { Move Move~clk_delay_ctrl Move~clkctrl Pos_Controler:inst|y[9] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { Move {} Move~combout {} Move~clk_delay_ctrl {} Move~clkctrl {} Pos_Controler:inst|y[9] {} } { 0.000ns 0.000ns 0.099ns 0.000ns 1.111ns } { 0.000ns 0.884ns 0.169ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { Move Move~clk_delay_ctrl Move~clkctrl Pos_Controler:inst|y[6] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { Move {} Move~combout {} Move~clk_delay_ctrl {} Move~clkctrl {} Pos_Controler:inst|y[6] {} } { 0.000ns 0.000ns 0.099ns 0.000ns 1.111ns } { 0.000ns 0.884ns 0.169ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "Clock register vga_sync:inst3\|current_mod2 register vga_sync:inst3\|current_mod2 445 ps " "Info: Minimum slack time is 445 ps for clock \"Clock\" between source register \"vga_sync:inst3\|current_mod2\" and destination register \"vga_sync:inst3\|current_mod2\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_sync:inst3\|current_mod2 1 REG LCFF_X20_Y32_N31 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y32_N31; Fanout = 12; REG Node = 'vga_sync:inst3\|current_mod2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_sync:inst3|current_mod2 } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/vga_sync.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns vga_sync:inst3\|current_mod2~0 2 COMB LCCOMB_X20_Y32_N30 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X20_Y32_N30; Fanout = 1; COMB Node = 'vga_sync:inst3\|current_mod2~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { vga_sync:inst3|current_mod2 vga_sync:inst3|current_mod2~0 } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/vga_sync.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns vga_sync:inst3\|current_mod2 3 REG LCFF_X20_Y32_N31 12 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X20_Y32_N31; Fanout = 12; REG Node = 'vga_sync:inst3\|current_mod2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { vga_sync:inst3|current_mod2~0 vga_sync:inst3|current_mod2 } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/vga_sync.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { vga_sync:inst3|current_mod2 vga_sync:inst3|current_mod2~0 vga_sync:inst3|current_mod2 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { vga_sync:inst3|current_mod2 {} vga_sync:inst3|current_mod2~0 {} vga_sync:inst3|current_mod2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination Clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"Clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source Clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"Clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.924 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns Clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "vga.bdf" "" { Schematic "C:/Users/brandon/Desktop/VGA/vga.bdf" { { 496 56 224 512 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns Clock~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "vga.bdf" "" { Schematic "C:/Users/brandon/Desktop/VGA/vga.bdf" { { 496 56 224 512 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.602 ns) 2.924 ns vga_sync:inst3\|current_mod2 3 REG LCFF_X20_Y32_N31 12 " "Info: 3: + IC(1.107 ns) + CELL(0.602 ns) = 2.924 ns; Loc. = LCFF_X20_Y32_N31; Fanout = 12; REG Node = 'vga_sync:inst3\|current_mod2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { Clock~clkctrl vga_sync:inst3|current_mod2 } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/vga_sync.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.638 ns ( 56.02 % ) " "Info: Total cell delay = 1.638 ns ( 56.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.286 ns ( 43.98 % ) " "Info: Total interconnect delay = 1.286 ns ( 43.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.924 ns" { Clock Clock~clkctrl vga_sync:inst3|current_mod2 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.924 ns" { Clock {} Clock~combout {} Clock~clkctrl {} vga_sync:inst3|current_mod2 {} } { 0.000ns 0.000ns 0.179ns 1.107ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.924 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to source register is 2.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns Clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "vga.bdf" "" { Schematic "C:/Users/brandon/Desktop/VGA/vga.bdf" { { 496 56 224 512 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns Clock~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "vga.bdf" "" { Schematic "C:/Users/brandon/Desktop/VGA/vga.bdf" { { 496 56 224 512 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.602 ns) 2.924 ns vga_sync:inst3\|current_mod2 3 REG LCFF_X20_Y32_N31 12 " "Info: 3: + IC(1.107 ns) + CELL(0.602 ns) = 2.924 ns; Loc. = LCFF_X20_Y32_N31; Fanout = 12; REG Node = 'vga_sync:inst3\|current_mod2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { Clock~clkctrl vga_sync:inst3|current_mod2 } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/vga_sync.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.638 ns ( 56.02 % ) " "Info: Total cell delay = 1.638 ns ( 56.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.286 ns ( 43.98 % ) " "Info: Total interconnect delay = 1.286 ns ( 43.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.924 ns" { Clock Clock~clkctrl vga_sync:inst3|current_mod2 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.924 ns" { Clock {} Clock~combout {} Clock~clkctrl {} vga_sync:inst3|current_mod2 {} } { 0.000ns 0.000ns 0.179ns 1.107ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.924 ns" { Clock Clock~clkctrl vga_sync:inst3|current_mod2 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.924 ns" { Clock {} Clock~combout {} Clock~clkctrl {} vga_sync:inst3|current_mod2 {} } { 0.000ns 0.000ns 0.179ns 1.107ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "vga_sync.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/vga_sync.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "vga_sync.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/vga_sync.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.924 ns" { Clock Clock~clkctrl vga_sync:inst3|current_mod2 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.924 ns" { Clock {} Clock~combout {} Clock~clkctrl {} vga_sync:inst3|current_mod2 {} } { 0.000ns 0.000ns 0.179ns 1.107ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { vga_sync:inst3|current_mod2 vga_sync:inst3|current_mod2~0 vga_sync:inst3|current_mod2 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { vga_sync:inst3|current_mod2 {} vga_sync:inst3|current_mod2~0 {} vga_sync:inst3|current_mod2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.924 ns" { Clock Clock~clkctrl vga_sync:inst3|current_mod2 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.924 ns" { Clock {} Clock~combout {} Clock~clkctrl {} vga_sync:inst3|current_mod2 {} } { 0.000ns 0.000ns 0.179ns 1.107ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Pos_Controler:inst\|y\[9\] D Move 7.356 ns register " "Info: tsu for register \"Pos_Controler:inst\|y\[9\]\" (data pin = \"D\", clock pin = \"Move\") is 7.356 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.259 ns + Longest pin register " "Info: + Longest pin to register delay is 10.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns D 1 PIN PIN_U3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U3; Fanout = 1; PIN Node = 'D'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "vga.bdf" "" { Schematic "C:/Users/brandon/Desktop/VGA/vga.bdf" { { 368 288 456 384 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.988 ns) + CELL(0.322 ns) 8.174 ns Pos_Controler:inst\|process_0~5 2 COMB LCCOMB_X23_Y31_N12 12 " "Info: 2: + IC(6.988 ns) + CELL(0.322 ns) = 8.174 ns; Loc. = LCCOMB_X23_Y31_N12; Fanout = 12; COMB Node = 'Pos_Controler:inst\|process_0~5'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.310 ns" { D Pos_Controler:inst|process_0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.517 ns) 9.291 ns Pos_Controler:inst\|y\[4\]~10 3 COMB LCCOMB_X24_Y31_N10 2 " "Info: 3: + IC(0.600 ns) + CELL(0.517 ns) = 9.291 ns; Loc. = LCCOMB_X24_Y31_N10; Fanout = 2; COMB Node = 'Pos_Controler:inst\|y\[4\]~10'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { Pos_Controler:inst|process_0~5 Pos_Controler:inst|y[4]~10 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Pos_Controler.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.371 ns Pos_Controler:inst\|y\[5\]~12 4 COMB LCCOMB_X24_Y31_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 9.371 ns; Loc. = LCCOMB_X24_Y31_N12; Fanout = 2; COMB Node = 'Pos_Controler:inst\|y\[5\]~12'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pos_Controler:inst|y[4]~10 Pos_Controler:inst|y[5]~12 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Pos_Controler.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 9.545 ns Pos_Controler:inst\|y\[6\]~14 5 COMB LCCOMB_X24_Y31_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 9.545 ns; Loc. = LCCOMB_X24_Y31_N14; Fanout = 2; COMB Node = 'Pos_Controler:inst\|y\[6\]~14'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Pos_Controler:inst|y[5]~12 Pos_Controler:inst|y[6]~14 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Pos_Controler.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.625 ns Pos_Controler:inst\|y\[7\]~16 6 COMB LCCOMB_X24_Y31_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 9.625 ns; Loc. = LCCOMB_X24_Y31_N16; Fanout = 2; COMB Node = 'Pos_Controler:inst\|y\[7\]~16'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pos_Controler:inst|y[6]~14 Pos_Controler:inst|y[7]~16 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Pos_Controler.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.705 ns Pos_Controler:inst\|y\[8\]~18 7 COMB LCCOMB_X24_Y31_N18 1 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 9.705 ns; Loc. = LCCOMB_X24_Y31_N18; Fanout = 1; COMB Node = 'Pos_Controler:inst\|y\[8\]~18'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Pos_Controler:inst|y[7]~16 Pos_Controler:inst|y[8]~18 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Pos_Controler.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.163 ns Pos_Controler:inst\|y\[9\]~19 8 COMB LCCOMB_X24_Y31_N20 1 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 10.163 ns; Loc. = LCCOMB_X24_Y31_N20; Fanout = 1; COMB Node = 'Pos_Controler:inst\|y\[9\]~19'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Pos_Controler:inst|y[8]~18 Pos_Controler:inst|y[9]~19 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Pos_Controler.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 10.259 ns Pos_Controler:inst\|y\[9\] 9 REG LCFF_X24_Y31_N21 5 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 10.259 ns; Loc. = LCFF_X24_Y31_N21; Fanout = 5; REG Node = 'Pos_Controler:inst\|y\[9\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Pos_Controler:inst|y[9]~19 Pos_Controler:inst|y[9] } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Pos_Controler.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.671 ns ( 26.04 % ) " "Info: Total cell delay = 2.671 ns ( 26.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.588 ns ( 73.96 % ) " "Info: Total interconnect delay = 7.588 ns ( 73.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.259 ns" { D Pos_Controler:inst|process_0~5 Pos_Controler:inst|y[4]~10 Pos_Controler:inst|y[5]~12 Pos_Controler:inst|y[6]~14 Pos_Controler:inst|y[7]~16 Pos_Controler:inst|y[8]~18 Pos_Controler:inst|y[9]~19 Pos_Controler:inst|y[9] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.259 ns" { D {} D~combout {} Pos_Controler:inst|process_0~5 {} Pos_Controler:inst|y[4]~10 {} Pos_Controler:inst|y[5]~12 {} Pos_Controler:inst|y[6]~14 {} Pos_Controler:inst|y[7]~16 {} Pos_Controler:inst|y[8]~18 {} Pos_Controler:inst|y[9]~19 {} Pos_Controler:inst|y[9] {} } { 0.000ns 0.000ns 6.988ns 0.600ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.864ns 0.322ns 0.517ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Pos_Controler.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Pos_Controler.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Move destination 2.865 ns - Shortest register " "Info: - Shortest clock path from clock \"Move\" to destination register is 2.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns Move 1 CLK PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'Move'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Move } "NODE_NAME" } } { "vga.bdf" "" { Schematic "C:/Users/brandon/Desktop/VGA/vga.bdf" { { 384 288 456 400 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.099 ns) + CELL(0.169 ns) 1.152 ns Move~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G7 1 " "Info: 2: + IC(0.099 ns) + CELL(0.169 ns) = 1.152 ns; Loc. = CLKDELAYCTRL_G7; Fanout = 1; COMB Node = 'Move~clk_delay_ctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Move Move~clk_delay_ctrl } "NODE_NAME" } } { "vga.bdf" "" { Schematic "C:/Users/brandon/Desktop/VGA/vga.bdf" { { 384 288 456 400 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.152 ns Move~clkctrl 3 COMB CLKCTRL_G7 14 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.152 ns; Loc. = CLKCTRL_G7; Fanout = 14; COMB Node = 'Move~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { Move~clk_delay_ctrl Move~clkctrl } "NODE_NAME" } } { "vga.bdf" "" { Schematic "C:/Users/brandon/Desktop/VGA/vga.bdf" { { 384 288 456 400 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.602 ns) 2.865 ns Pos_Controler:inst\|y\[9\] 4 REG LCFF_X24_Y31_N21 5 " "Info: 4: + IC(1.111 ns) + CELL(0.602 ns) = 2.865 ns; Loc. = LCFF_X24_Y31_N21; Fanout = 5; REG Node = 'Pos_Controler:inst\|y\[9\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { Move~clkctrl Pos_Controler:inst|y[9] } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Pos_Controler.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.655 ns ( 57.77 % ) " "Info: Total cell delay = 1.655 ns ( 57.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.210 ns ( 42.23 % ) " "Info: Total interconnect delay = 1.210 ns ( 42.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { Move Move~clk_delay_ctrl Move~clkctrl Pos_Controler:inst|y[9] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { Move {} Move~combout {} Move~clk_delay_ctrl {} Move~clkctrl {} Pos_Controler:inst|y[9] {} } { 0.000ns 0.000ns 0.099ns 0.000ns 1.111ns } { 0.000ns 0.884ns 0.169ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.259 ns" { D Pos_Controler:inst|process_0~5 Pos_Controler:inst|y[4]~10 Pos_Controler:inst|y[5]~12 Pos_Controler:inst|y[6]~14 Pos_Controler:inst|y[7]~16 Pos_Controler:inst|y[8]~18 Pos_Controler:inst|y[9]~19 Pos_Controler:inst|y[9] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.259 ns" { D {} D~combout {} Pos_Controler:inst|process_0~5 {} Pos_Controler:inst|y[4]~10 {} Pos_Controler:inst|y[5]~12 {} Pos_Controler:inst|y[6]~14 {} Pos_Controler:inst|y[7]~16 {} Pos_Controler:inst|y[8]~18 {} Pos_Controler:inst|y[9]~19 {} Pos_Controler:inst|y[9] {} } { 0.000ns 0.000ns 6.988ns 0.600ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.864ns 0.322ns 0.517ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { Move Move~clk_delay_ctrl Move~clkctrl Pos_Controler:inst|y[9] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { Move {} Move~combout {} Move~clk_delay_ctrl {} Move~clkctrl {} Pos_Controler:inst|y[9] {} } { 0.000ns 0.000ns 0.099ns 0.000ns 1.111ns } { 0.000ns 0.884ns 0.169ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Move VGA_RGB\[0\] Pos_Controler:inst\|x\[4\] 17.543 ns register " "Info: tco from clock \"Move\" to destination pin \"VGA_RGB\[0\]\" through register \"Pos_Controler:inst\|x\[4\]\" is 17.543 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Move source 2.863 ns + Longest register " "Info: + Longest clock path from clock \"Move\" to source register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns Move 1 CLK PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'Move'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Move } "NODE_NAME" } } { "vga.bdf" "" { Schematic "C:/Users/brandon/Desktop/VGA/vga.bdf" { { 384 288 456 400 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.099 ns) + CELL(0.169 ns) 1.152 ns Move~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G7 1 " "Info: 2: + IC(0.099 ns) + CELL(0.169 ns) = 1.152 ns; Loc. = CLKDELAYCTRL_G7; Fanout = 1; COMB Node = 'Move~clk_delay_ctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Move Move~clk_delay_ctrl } "NODE_NAME" } } { "vga.bdf" "" { Schematic "C:/Users/brandon/Desktop/VGA/vga.bdf" { { 384 288 456 400 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.152 ns Move~clkctrl 3 COMB CLKCTRL_G7 14 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.152 ns; Loc. = CLKCTRL_G7; Fanout = 14; COMB Node = 'Move~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { Move~clk_delay_ctrl Move~clkctrl } "NODE_NAME" } } { "vga.bdf" "" { Schematic "C:/Users/brandon/Desktop/VGA/vga.bdf" { { 384 288 456 400 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.602 ns) 2.863 ns Pos_Controler:inst\|x\[4\] 4 REG LCFF_X19_Y32_N19 8 " "Info: 4: + IC(1.109 ns) + CELL(0.602 ns) = 2.863 ns; Loc. = LCFF_X19_Y32_N19; Fanout = 8; REG Node = 'Pos_Controler:inst\|x\[4\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { Move~clkctrl Pos_Controler:inst|x[4] } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Pos_Controler.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.655 ns ( 57.81 % ) " "Info: Total cell delay = 1.655 ns ( 57.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 42.19 % ) " "Info: Total interconnect delay = 1.208 ns ( 42.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { Move Move~clk_delay_ctrl Move~clkctrl Pos_Controler:inst|x[4] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { Move {} Move~combout {} Move~clk_delay_ctrl {} Move~clkctrl {} Pos_Controler:inst|x[4] {} } { 0.000ns 0.000ns 0.099ns 0.000ns 1.109ns } { 0.000ns 0.884ns 0.169ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Pos_Controler.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Pos_Controler.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.403 ns + Longest register pin " "Info: + Longest register to pin delay is 14.403 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Pos_Controler:inst\|x\[4\] 1 REG LCFF_X19_Y32_N19 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y32_N19; Fanout = 8; REG Node = 'Pos_Controler:inst\|x\[4\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pos_Controler:inst|x[4] } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Pos_Controler.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.495 ns) 1.106 ns Object:inst7\|Add0~1 2 COMB LCCOMB_X19_Y32_N0 2 " "Info: 2: + IC(0.611 ns) + CELL(0.495 ns) = 1.106 ns; Loc. = LCCOMB_X19_Y32_N0; Fanout = 2; COMB Node = 'Object:inst7\|Add0~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { Pos_Controler:inst|x[4] Object:inst7|Add0~1 } "NODE_NAME" } } { "Object.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Object.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.186 ns Object:inst7\|Add0~3 3 COMB LCCOMB_X19_Y32_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.186 ns; Loc. = LCCOMB_X19_Y32_N2; Fanout = 2; COMB Node = 'Object:inst7\|Add0~3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Object:inst7|Add0~1 Object:inst7|Add0~3 } "NODE_NAME" } } { "Object.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Object.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.644 ns Object:inst7\|Add0~4 4 COMB LCCOMB_X19_Y32_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.458 ns) = 1.644 ns; Loc. = LCCOMB_X19_Y32_N4; Fanout = 1; COMB Node = 'Object:inst7\|Add0~4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Object:inst7|Add0~3 Object:inst7|Add0~4 } "NODE_NAME" } } { "Object.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Object.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.517 ns) 2.982 ns Object:inst7\|LessThan2~9 5 COMB LCCOMB_X20_Y32_N20 1 " "Info: 5: + IC(0.821 ns) + CELL(0.517 ns) = 2.982 ns; Loc. = LCCOMB_X20_Y32_N20; Fanout = 1; COMB Node = 'Object:inst7\|LessThan2~9'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { Object:inst7|Add0~4 Object:inst7|LessThan2~9 } "NODE_NAME" } } { "Object.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Object.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.062 ns Object:inst7\|LessThan2~11 6 COMB LCCOMB_X20_Y32_N22 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 3.062 ns; Loc. = LCCOMB_X20_Y32_N22; Fanout = 1; COMB Node = 'Object:inst7\|LessThan2~11'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Object:inst7|LessThan2~9 Object:inst7|LessThan2~11 } "NODE_NAME" } } { "Object.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Object.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.520 ns Object:inst7\|LessThan2~12 7 COMB LCCOMB_X20_Y32_N24 1 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 3.520 ns; Loc. = LCCOMB_X20_Y32_N24; Fanout = 1; COMB Node = 'Object:inst7\|LessThan2~12'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Object:inst7|LessThan2~11 Object:inst7|LessThan2~12 } "NODE_NAME" } } { "Object.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Object.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.140 ns) + CELL(0.322 ns) 4.982 ns Object:inst7\|Object_On~0 8 COMB LCCOMB_X22_Y31_N2 3 " "Info: 8: + IC(1.140 ns) + CELL(0.322 ns) = 4.982 ns; Loc. = LCCOMB_X22_Y31_N2; Fanout = 3; COMB Node = 'Object:inst7\|Object_On~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { Object:inst7|LessThan2~12 Object:inst7|Object_On~0 } "NODE_NAME" } } { "Object.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Object.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.705 ns) + CELL(0.521 ns) 8.208 ns Mux_RGB:inst4\|RGB\[0\]~2 9 COMB LCCOMB_X34_Y19_N4 1 " "Info: 9: + IC(2.705 ns) + CELL(0.521 ns) = 8.208 ns; Loc. = LCCOMB_X34_Y19_N4; Fanout = 1; COMB Node = 'Mux_RGB:inst4\|RGB\[0\]~2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.226 ns" { Object:inst7|Object_On~0 Mux_RGB:inst4|RGB[0]~2 } "NODE_NAME" } } { "Mux_RGB.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Mux_RGB.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.209 ns) + CELL(2.986 ns) 14.403 ns VGA_RGB\[0\] 10 PIN PIN_E10 0 " "Info: 10: + IC(3.209 ns) + CELL(2.986 ns) = 14.403 ns; Loc. = PIN_E10; Fanout = 0; PIN Node = 'VGA_RGB\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.195 ns" { Mux_RGB:inst4|RGB[0]~2 VGA_RGB[0] } "NODE_NAME" } } { "vga.bdf" "" { Schematic "C:/Users/brandon/Desktop/VGA/vga.bdf" { { 544 888 1064 560 "VGA_RGB\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.917 ns ( 41.08 % ) " "Info: Total cell delay = 5.917 ns ( 41.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.486 ns ( 58.92 % ) " "Info: Total interconnect delay = 8.486 ns ( 58.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.403 ns" { Pos_Controler:inst|x[4] Object:inst7|Add0~1 Object:inst7|Add0~3 Object:inst7|Add0~4 Object:inst7|LessThan2~9 Object:inst7|LessThan2~11 Object:inst7|LessThan2~12 Object:inst7|Object_On~0 Mux_RGB:inst4|RGB[0]~2 VGA_RGB[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "14.403 ns" { Pos_Controler:inst|x[4] {} Object:inst7|Add0~1 {} Object:inst7|Add0~3 {} Object:inst7|Add0~4 {} Object:inst7|LessThan2~9 {} Object:inst7|LessThan2~11 {} Object:inst7|LessThan2~12 {} Object:inst7|Object_On~0 {} Mux_RGB:inst4|RGB[0]~2 {} VGA_RGB[0] {} } { 0.000ns 0.611ns 0.000ns 0.000ns 0.821ns 0.000ns 0.000ns 1.140ns 2.705ns 3.209ns } { 0.000ns 0.495ns 0.080ns 0.458ns 0.517ns 0.080ns 0.458ns 0.322ns 0.521ns 2.986ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { Move Move~clk_delay_ctrl Move~clkctrl Pos_Controler:inst|x[4] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { Move {} Move~combout {} Move~clk_delay_ctrl {} Move~clkctrl {} Pos_Controler:inst|x[4] {} } { 0.000ns 0.000ns 0.099ns 0.000ns 1.109ns } { 0.000ns 0.884ns 0.169ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.403 ns" { Pos_Controler:inst|x[4] Object:inst7|Add0~1 Object:inst7|Add0~3 Object:inst7|Add0~4 Object:inst7|LessThan2~9 Object:inst7|LessThan2~11 Object:inst7|LessThan2~12 Object:inst7|Object_On~0 Mux_RGB:inst4|RGB[0]~2 VGA_RGB[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "14.403 ns" { Pos_Controler:inst|x[4] {} Object:inst7|Add0~1 {} Object:inst7|Add0~3 {} Object:inst7|Add0~4 {} Object:inst7|LessThan2~9 {} Object:inst7|LessThan2~11 {} Object:inst7|LessThan2~12 {} Object:inst7|Object_On~0 {} Mux_RGB:inst4|RGB[0]~2 {} VGA_RGB[0] {} } { 0.000ns 0.611ns 0.000ns 0.000ns 0.821ns 0.000ns 0.000ns 1.140ns 2.705ns 3.209ns } { 0.000ns 0.495ns 0.080ns 0.458ns 0.517ns 0.080ns 0.458ns 0.322ns 0.521ns 2.986ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Background\[0\] VGA_RGB\[0\] 9.022 ns Longest " "Info: Longest tpd from source pin \"Background\[0\]\" to destination pin \"VGA_RGB\[0\]\" is 9.022 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns Background\[0\] 1 PIN PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'Background\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Background[0] } "NODE_NAME" } } { "vga.bdf" "" { Schematic "C:/Users/brandon/Desktop/VGA/vga.bdf" { { 456 56 224 472 "Background\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.178 ns) 2.827 ns Mux_RGB:inst4\|RGB\[0\]~2 2 COMB LCCOMB_X34_Y19_N4 1 " "Info: 2: + IC(1.613 ns) + CELL(0.178 ns) = 2.827 ns; Loc. = LCCOMB_X34_Y19_N4; Fanout = 1; COMB Node = 'Mux_RGB:inst4\|RGB\[0\]~2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { Background[0] Mux_RGB:inst4|RGB[0]~2 } "NODE_NAME" } } { "Mux_RGB.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Mux_RGB.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.209 ns) + CELL(2.986 ns) 9.022 ns VGA_RGB\[0\] 3 PIN PIN_E10 0 " "Info: 3: + IC(3.209 ns) + CELL(2.986 ns) = 9.022 ns; Loc. = PIN_E10; Fanout = 0; PIN Node = 'VGA_RGB\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.195 ns" { Mux_RGB:inst4|RGB[0]~2 VGA_RGB[0] } "NODE_NAME" } } { "vga.bdf" "" { Schematic "C:/Users/brandon/Desktop/VGA/vga.bdf" { { 544 888 1064 560 "VGA_RGB\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.200 ns ( 46.55 % ) " "Info: Total cell delay = 4.200 ns ( 46.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.822 ns ( 53.45 % ) " "Info: Total interconnect delay = 4.822 ns ( 53.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.022 ns" { Background[0] Mux_RGB:inst4|RGB[0]~2 VGA_RGB[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.022 ns" { Background[0] {} Background[0]~combout {} Mux_RGB:inst4|RGB[0]~2 {} VGA_RGB[0] {} } { 0.000ns 0.000ns 1.613ns 3.209ns } { 0.000ns 1.036ns 0.178ns 2.986ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Pos_Controler:inst\|x\[9\] R Move -1.632 ns register " "Info: th for register \"Pos_Controler:inst\|x\[9\]\" (data pin = \"R\", clock pin = \"Move\") is -1.632 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Move destination 2.863 ns + Longest register " "Info: + Longest clock path from clock \"Move\" to destination register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns Move 1 CLK PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'Move'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Move } "NODE_NAME" } } { "vga.bdf" "" { Schematic "C:/Users/brandon/Desktop/VGA/vga.bdf" { { 384 288 456 400 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.099 ns) + CELL(0.169 ns) 1.152 ns Move~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G7 1 " "Info: 2: + IC(0.099 ns) + CELL(0.169 ns) = 1.152 ns; Loc. = CLKDELAYCTRL_G7; Fanout = 1; COMB Node = 'Move~clk_delay_ctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Move Move~clk_delay_ctrl } "NODE_NAME" } } { "vga.bdf" "" { Schematic "C:/Users/brandon/Desktop/VGA/vga.bdf" { { 384 288 456 400 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.152 ns Move~clkctrl 3 COMB CLKCTRL_G7 14 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.152 ns; Loc. = CLKCTRL_G7; Fanout = 14; COMB Node = 'Move~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { Move~clk_delay_ctrl Move~clkctrl } "NODE_NAME" } } { "vga.bdf" "" { Schematic "C:/Users/brandon/Desktop/VGA/vga.bdf" { { 384 288 456 400 "Move" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.602 ns) 2.863 ns Pos_Controler:inst\|x\[9\] 4 REG LCFF_X19_Y32_N29 5 " "Info: 4: + IC(1.109 ns) + CELL(0.602 ns) = 2.863 ns; Loc. = LCFF_X19_Y32_N29; Fanout = 5; REG Node = 'Pos_Controler:inst\|x\[9\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { Move~clkctrl Pos_Controler:inst|x[9] } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Pos_Controler.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.655 ns ( 57.81 % ) " "Info: Total cell delay = 1.655 ns ( 57.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 42.19 % ) " "Info: Total interconnect delay = 1.208 ns ( 42.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { Move Move~clk_delay_ctrl Move~clkctrl Pos_Controler:inst|x[9] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { Move {} Move~combout {} Move~clk_delay_ctrl {} Move~clkctrl {} Pos_Controler:inst|x[9] {} } { 0.000ns 0.000ns 0.099ns 0.000ns 1.109ns } { 0.000ns 0.884ns 0.169ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "Pos_Controler.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Pos_Controler.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.781 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns R 1 PIN PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_P2; Fanout = 1; PIN Node = 'R'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { R } "NODE_NAME" } } { "vga.bdf" "" { Schematic "C:/Users/brandon/Desktop/VGA/vga.bdf" { { 336 288 456 352 "R" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.559 ns) + CELL(0.322 ns) 3.917 ns Pos_Controler:inst\|process_0~2 2 COMB LCCOMB_X20_Y32_N4 12 " "Info: 2: + IC(2.559 ns) + CELL(0.322 ns) = 3.917 ns; Loc. = LCCOMB_X20_Y32_N4; Fanout = 12; COMB Node = 'Pos_Controler:inst\|process_0~2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.881 ns" { R Pos_Controler:inst|process_0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.178 ns) 4.685 ns Pos_Controler:inst\|x\[9\]~19 3 COMB LCCOMB_X19_Y32_N28 1 " "Info: 3: + IC(0.590 ns) + CELL(0.178 ns) = 4.685 ns; Loc. = LCCOMB_X19_Y32_N28; Fanout = 1; COMB Node = 'Pos_Controler:inst\|x\[9\]~19'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.768 ns" { Pos_Controler:inst|process_0~2 Pos_Controler:inst|x[9]~19 } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Pos_Controler.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.781 ns Pos_Controler:inst\|x\[9\] 4 REG LCFF_X19_Y32_N29 5 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 4.781 ns; Loc. = LCFF_X19_Y32_N29; Fanout = 5; REG Node = 'Pos_Controler:inst\|x\[9\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Pos_Controler:inst|x[9]~19 Pos_Controler:inst|x[9] } "NODE_NAME" } } { "Pos_Controler.vhd" "" { Text "C:/Users/brandon/Desktop/VGA/Pos_Controler.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.632 ns ( 34.14 % ) " "Info: Total cell delay = 1.632 ns ( 34.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.149 ns ( 65.86 % ) " "Info: Total interconnect delay = 3.149 ns ( 65.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.781 ns" { R Pos_Controler:inst|process_0~2 Pos_Controler:inst|x[9]~19 Pos_Controler:inst|x[9] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.781 ns" { R {} R~combout {} Pos_Controler:inst|process_0~2 {} Pos_Controler:inst|x[9]~19 {} Pos_Controler:inst|x[9] {} } { 0.000ns 0.000ns 2.559ns 0.590ns 0.000ns } { 0.000ns 1.036ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { Move Move~clk_delay_ctrl Move~clkctrl Pos_Controler:inst|x[9] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { Move {} Move~combout {} Move~clk_delay_ctrl {} Move~clkctrl {} Pos_Controler:inst|x[9] {} } { 0.000ns 0.000ns 0.099ns 0.000ns 1.109ns } { 0.000ns 0.884ns 0.169ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.781 ns" { R Pos_Controler:inst|process_0~2 Pos_Controler:inst|x[9]~19 Pos_Controler:inst|x[9] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.781 ns" { R {} R~combout {} Pos_Controler:inst|process_0~2 {} Pos_Controler:inst|x[9]~19 {} Pos_Controler:inst|x[9] {} } { 0.000ns 0.000ns 2.559ns 0.590ns 0.000ns } { 0.000ns 1.036ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 14 20:30:38 2015 " "Info: Processing ended: Thu May 14 20:30:38 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
