Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto e001659db4714a5d8d584e638b1d6c2f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_23 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_24 -L axi_protocol_converter_v2_1_24 -L axi_clock_converter_v2_1_23 -L blk_mem_gen_v8_4_4 -L axi_dwidth_converter_v2_1_24 -L axi_crossbar_v2_1_25 -L axi_bram_ctrl_v4_1_5 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_28 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot xlx_subsystem_behav xil_defaultlib.xlx_subsystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <apb_uart_sv> not found while processing module instance <pulp_uart> [/home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/new/xlx_subsystem.sv:279]
ERROR: [VRFC 10-3180] cannot find port 'XBAR2Addr_s_wvalid' on this module [/home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/new/xlx_subsystem.sv:650]
ERROR: [VRFC 10-3180] cannot find port 'XBAR2Addr_s_wstrb' on this module [/home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/new/xlx_subsystem.sv:649]
ERROR: [VRFC 10-3180] cannot find port 'XBAR2Addr_s_wready' on this module [/home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/new/xlx_subsystem.sv:648]
ERROR: [VRFC 10-3180] cannot find port 'XBAR2Addr_s_wlast' on this module [/home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/new/xlx_subsystem.sv:647]
ERROR: [VRFC 10-3180] cannot find port 'XBAR2Addr_s_wdata' on this module [/home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/new/xlx_subsystem.sv:646]
ERROR: [VRFC 10-3180] cannot find port 'XBAR2Addr_s_rvalid' on this module [/home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/new/xlx_subsystem.sv:645]
ERROR: [VRFC 10-3180] cannot find port 'XBAR2Addr_s_rresp' on this module [/home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/new/xlx_subsystem.sv:644]
ERROR: [VRFC 10-3180] cannot find port 'XBAR2Addr_s_rready' on this module [/home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/new/xlx_subsystem.sv:643]
ERROR: [VRFC 10-3180] cannot find port 'XBAR2Addr_s_rlast' on this module [/home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/new/xlx_subsystem.sv:642]
ERROR: [VRFC 10-3180] cannot find port 'XBAR2Addr_s_rid' on this module [/home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/new/xlx_subsystem.sv:641]
ERROR: [VRFC 10-3180] cannot find port 'XBAR2Addr_s_rdata' on this module [/home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/new/xlx_subsystem.sv:640]
ERROR: [VRFC 10-3180] cannot find port 'XBAR2Addr_s_bvalid' on this module [/home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/new/xlx_subsystem.sv:639]
ERROR: [VRFC 10-3180] cannot find port 'XBAR2Addr_s_bresp' on this module [/home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/new/xlx_subsystem.sv:638]
ERROR: [VRFC 10-3180] cannot find port 'XBAR2Addr_s_bready' on this module [/home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/new/xlx_subsystem.sv:637]
ERROR: [VRFC 10-3180] cannot find port 'XBAR2Addr_s_bid' on this module [/home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/new/xlx_subsystem.sv:636]
ERROR: [VRFC 10-3180] cannot find port 'XBAR2Addr_s_awvalid' on this module [/home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/new/xlx_subsystem.sv:635]
ERROR: [VRFC 10-3180] cannot find port 'XBAR2Addr_s_awsize' on this module [/home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/new/xlx_subsystem.sv:634]
ERROR: [VRFC 10-3180] cannot find port 'XBAR2Addr_s_awregion' on this module [/home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/new/xlx_subsystem.sv:633]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
