$date
  Sun Mar 26 14:45:27 2017
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 1 ! sset $end
$var reg 1 " updown $end
$var reg 1 # cnt_en $end
$var reg 1 $ aclr $end
$var reg 1 % clock $end
$var reg 3 & count[2:0] $end
$var reg 1 ' finished $end
$scope module counter $end
$var reg 1 ( sset $end
$var reg 1 ) updown $end
$var reg 1 * clock $end
$var reg 1 + cnt_en $end
$var reg 1 , aclr $end
$var reg 3 - count[2:0] $end
$var reg 3 . q[2:0] $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
0$
0%
b000 &
0'
0(
1)
0*
0+
0,
b000 -
b000 .
#10000000
1%
1*
#20000000
0%
0*
#30000000
1%
1*
#40000000
1#
0%
0*
1+
#50000000
1%
b001 &
1*
b001 -
b001 .
#60000000
0%
0*
#70000000
1%
b010 &
1*
b010 -
b010 .
#80000000
0%
0*
#90000000
1%
b011 &
1*
b011 -
b011 .
#100000000
0%
0*
#110000000
1%
b100 &
1*
b100 -
b100 .
#120000000
0%
0*
#130000000
1%
b000 &
1*
b000 -
b000 .
#140000000
0%
0*
#145000000
1$
1,
#147000000
0"
0$
0)
0,
#150000000
1%
b100 &
1*
b100 -
b100 .
#160000000
0%
0*
#170000000
1%
b011 &
1*
b011 -
b011 .
#180000000
0%
0*
#190000000
1%
b010 &
1*
b010 -
b010 .
#200000000
0%
0*
#210000000
1%
b001 &
1*
b001 -
b001 .
#220000000
0%
0*
#230000000
1%
b000 &
1*
b000 -
b000 .
#240000000
0%
0*
#250000000
1%
b100 &
1*
b100 -
b100 .
#260000000
1!
0%
1(
0*
#270000000
1%
1*
#280000000
0!
0%
0(
0*
#290000000
1%
b011 &
1*
b011 -
b011 .
#300000000
0%
0*
#310000000
1%
b010 &
1*
b010 -
b010 .
#320000000
0%
0*
#330000000
1%
b001 &
1*
b001 -
b001 .
#340000000
0%
0*
#350000000
1%
b000 &
1*
b000 -
b000 .
#360000000
0%
0*
#370000000
1%
b100 &
1*
b100 -
b100 .
#380000000
0%
1'
0*
