
HumidSensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039f4  08000140  08000140  00010140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000250  08003b38  08003b38  00013b38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003d88  08003d88  00013d88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003d8c  08003d8c  00013d8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001d4  20000000  08003d90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000b4  200001d4  08003f64  000201d4  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000288  08003f64  00020288  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000b0b8  00000000  00000000  000201fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001867  00000000  00000000  0002b2b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000022ae  00000000  00000000  0002cb1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000440  00000000  00000000  0002edd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000758  00000000  00000000  0002f210  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00002fa5  00000000  00000000  0002f968  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00001ea5  00000000  00000000  0003290d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000347b2  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001254  00000000  00000000  00034830  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001d4 	.word	0x200001d4
 800015c:	00000000 	.word	0x00000000
 8000160:	08003b1c 	.word	0x08003b1c

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001d8 	.word	0x200001d8
 800017c:	08003b1c 	.word	0x08003b1c

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_drsub>:
 8000190:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000194:	e002      	b.n	800019c <__adddf3>
 8000196:	bf00      	nop

08000198 <__aeabi_dsub>:
 8000198:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800019c <__adddf3>:
 800019c:	b530      	push	{r4, r5, lr}
 800019e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001a6:	ea94 0f05 	teq	r4, r5
 80001aa:	bf08      	it	eq
 80001ac:	ea90 0f02 	teqeq	r0, r2
 80001b0:	bf1f      	itttt	ne
 80001b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c2:	f000 80e2 	beq.w	800038a <__adddf3+0x1ee>
 80001c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ce:	bfb8      	it	lt
 80001d0:	426d      	neglt	r5, r5
 80001d2:	dd0c      	ble.n	80001ee <__adddf3+0x52>
 80001d4:	442c      	add	r4, r5
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	ea82 0000 	eor.w	r0, r2, r0
 80001e2:	ea83 0101 	eor.w	r1, r3, r1
 80001e6:	ea80 0202 	eor.w	r2, r0, r2
 80001ea:	ea81 0303 	eor.w	r3, r1, r3
 80001ee:	2d36      	cmp	r5, #54	; 0x36
 80001f0:	bf88      	it	hi
 80001f2:	bd30      	pophi	{r4, r5, pc}
 80001f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000200:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x70>
 8000206:	4240      	negs	r0, r0
 8000208:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800020c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000210:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000214:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x84>
 800021a:	4252      	negs	r2, r2
 800021c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000220:	ea94 0f05 	teq	r4, r5
 8000224:	f000 80a7 	beq.w	8000376 <__adddf3+0x1da>
 8000228:	f1a4 0401 	sub.w	r4, r4, #1
 800022c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000230:	db0d      	blt.n	800024e <__adddf3+0xb2>
 8000232:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000236:	fa22 f205 	lsr.w	r2, r2, r5
 800023a:	1880      	adds	r0, r0, r2
 800023c:	f141 0100 	adc.w	r1, r1, #0
 8000240:	fa03 f20e 	lsl.w	r2, r3, lr
 8000244:	1880      	adds	r0, r0, r2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	4159      	adcs	r1, r3
 800024c:	e00e      	b.n	800026c <__adddf3+0xd0>
 800024e:	f1a5 0520 	sub.w	r5, r5, #32
 8000252:	f10e 0e20 	add.w	lr, lr, #32
 8000256:	2a01      	cmp	r2, #1
 8000258:	fa03 fc0e 	lsl.w	ip, r3, lr
 800025c:	bf28      	it	cs
 800025e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000262:	fa43 f305 	asr.w	r3, r3, r5
 8000266:	18c0      	adds	r0, r0, r3
 8000268:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800026c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000270:	d507      	bpl.n	8000282 <__adddf3+0xe6>
 8000272:	f04f 0e00 	mov.w	lr, #0
 8000276:	f1dc 0c00 	rsbs	ip, ip, #0
 800027a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800027e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000282:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000286:	d31b      	bcc.n	80002c0 <__adddf3+0x124>
 8000288:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800028c:	d30c      	bcc.n	80002a8 <__adddf3+0x10c>
 800028e:	0849      	lsrs	r1, r1, #1
 8000290:	ea5f 0030 	movs.w	r0, r0, rrx
 8000294:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000298:	f104 0401 	add.w	r4, r4, #1
 800029c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002a4:	f080 809a 	bcs.w	80003dc <__adddf3+0x240>
 80002a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	ea41 0105 	orr.w	r1, r1, r5
 80002be:	bd30      	pop	{r4, r5, pc}
 80002c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c4:	4140      	adcs	r0, r0
 80002c6:	eb41 0101 	adc.w	r1, r1, r1
 80002ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002ce:	f1a4 0401 	sub.w	r4, r4, #1
 80002d2:	d1e9      	bne.n	80002a8 <__adddf3+0x10c>
 80002d4:	f091 0f00 	teq	r1, #0
 80002d8:	bf04      	itt	eq
 80002da:	4601      	moveq	r1, r0
 80002dc:	2000      	moveq	r0, #0
 80002de:	fab1 f381 	clz	r3, r1
 80002e2:	bf08      	it	eq
 80002e4:	3320      	addeq	r3, #32
 80002e6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ea:	f1b3 0220 	subs.w	r2, r3, #32
 80002ee:	da0c      	bge.n	800030a <__adddf3+0x16e>
 80002f0:	320c      	adds	r2, #12
 80002f2:	dd08      	ble.n	8000306 <__adddf3+0x16a>
 80002f4:	f102 0c14 	add.w	ip, r2, #20
 80002f8:	f1c2 020c 	rsb	r2, r2, #12
 80002fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000300:	fa21 f102 	lsr.w	r1, r1, r2
 8000304:	e00c      	b.n	8000320 <__adddf3+0x184>
 8000306:	f102 0214 	add.w	r2, r2, #20
 800030a:	bfd8      	it	le
 800030c:	f1c2 0c20 	rsble	ip, r2, #32
 8000310:	fa01 f102 	lsl.w	r1, r1, r2
 8000314:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000318:	bfdc      	itt	le
 800031a:	ea41 010c 	orrle.w	r1, r1, ip
 800031e:	4090      	lslle	r0, r2
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	bfa2      	ittt	ge
 8000324:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000328:	4329      	orrge	r1, r5
 800032a:	bd30      	popge	{r4, r5, pc}
 800032c:	ea6f 0404 	mvn.w	r4, r4
 8000330:	3c1f      	subs	r4, #31
 8000332:	da1c      	bge.n	800036e <__adddf3+0x1d2>
 8000334:	340c      	adds	r4, #12
 8000336:	dc0e      	bgt.n	8000356 <__adddf3+0x1ba>
 8000338:	f104 0414 	add.w	r4, r4, #20
 800033c:	f1c4 0220 	rsb	r2, r4, #32
 8000340:	fa20 f004 	lsr.w	r0, r0, r4
 8000344:	fa01 f302 	lsl.w	r3, r1, r2
 8000348:	ea40 0003 	orr.w	r0, r0, r3
 800034c:	fa21 f304 	lsr.w	r3, r1, r4
 8000350:	ea45 0103 	orr.w	r1, r5, r3
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f1c4 040c 	rsb	r4, r4, #12
 800035a:	f1c4 0220 	rsb	r2, r4, #32
 800035e:	fa20 f002 	lsr.w	r0, r0, r2
 8000362:	fa01 f304 	lsl.w	r3, r1, r4
 8000366:	ea40 0003 	orr.w	r0, r0, r3
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	fa21 f004 	lsr.w	r0, r1, r4
 8000372:	4629      	mov	r1, r5
 8000374:	bd30      	pop	{r4, r5, pc}
 8000376:	f094 0f00 	teq	r4, #0
 800037a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800037e:	bf06      	itte	eq
 8000380:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000384:	3401      	addeq	r4, #1
 8000386:	3d01      	subne	r5, #1
 8000388:	e74e      	b.n	8000228 <__adddf3+0x8c>
 800038a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800038e:	bf18      	it	ne
 8000390:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000394:	d029      	beq.n	80003ea <__adddf3+0x24e>
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	d005      	beq.n	80003ae <__adddf3+0x212>
 80003a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003a6:	bf04      	itt	eq
 80003a8:	4619      	moveq	r1, r3
 80003aa:	4610      	moveq	r0, r2
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	ea91 0f03 	teq	r1, r3
 80003b2:	bf1e      	ittt	ne
 80003b4:	2100      	movne	r1, #0
 80003b6:	2000      	movne	r0, #0
 80003b8:	bd30      	popne	{r4, r5, pc}
 80003ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003be:	d105      	bne.n	80003cc <__adddf3+0x230>
 80003c0:	0040      	lsls	r0, r0, #1
 80003c2:	4149      	adcs	r1, r1
 80003c4:	bf28      	it	cs
 80003c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ca:	bd30      	pop	{r4, r5, pc}
 80003cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003d0:	bf3c      	itt	cc
 80003d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003d6:	bd30      	popcc	{r4, r5, pc}
 80003d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003e4:	f04f 0000 	mov.w	r0, #0
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf1a      	itte	ne
 80003f0:	4619      	movne	r1, r3
 80003f2:	4610      	movne	r0, r2
 80003f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f8:	bf1c      	itt	ne
 80003fa:	460b      	movne	r3, r1
 80003fc:	4602      	movne	r2, r0
 80003fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000402:	bf06      	itte	eq
 8000404:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000408:	ea91 0f03 	teqeq	r1, r3
 800040c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	bf00      	nop

08000414 <__aeabi_ui2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000428:	f04f 0500 	mov.w	r5, #0
 800042c:	f04f 0100 	mov.w	r1, #0
 8000430:	e750      	b.n	80002d4 <__adddf3+0x138>
 8000432:	bf00      	nop

08000434 <__aeabi_i2d>:
 8000434:	f090 0f00 	teq	r0, #0
 8000438:	bf04      	itt	eq
 800043a:	2100      	moveq	r1, #0
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000444:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000448:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800044c:	bf48      	it	mi
 800044e:	4240      	negmi	r0, r0
 8000450:	f04f 0100 	mov.w	r1, #0
 8000454:	e73e      	b.n	80002d4 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_f2d>:
 8000458:	0042      	lsls	r2, r0, #1
 800045a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800045e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000462:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000466:	bf1f      	itttt	ne
 8000468:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800046c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000470:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000474:	4770      	bxne	lr
 8000476:	f092 0f00 	teq	r2, #0
 800047a:	bf14      	ite	ne
 800047c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000480:	4770      	bxeq	lr
 8000482:	b530      	push	{r4, r5, lr}
 8000484:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000490:	e720      	b.n	80002d4 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_ul2d>:
 8000494:	ea50 0201 	orrs.w	r2, r0, r1
 8000498:	bf08      	it	eq
 800049a:	4770      	bxeq	lr
 800049c:	b530      	push	{r4, r5, lr}
 800049e:	f04f 0500 	mov.w	r5, #0
 80004a2:	e00a      	b.n	80004ba <__aeabi_l2d+0x16>

080004a4 <__aeabi_l2d>:
 80004a4:	ea50 0201 	orrs.w	r2, r0, r1
 80004a8:	bf08      	it	eq
 80004aa:	4770      	bxeq	lr
 80004ac:	b530      	push	{r4, r5, lr}
 80004ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004b2:	d502      	bpl.n	80004ba <__aeabi_l2d+0x16>
 80004b4:	4240      	negs	r0, r0
 80004b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004c6:	f43f aedc 	beq.w	8000282 <__adddf3+0xe6>
 80004ca:	f04f 0203 	mov.w	r2, #3
 80004ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d2:	bf18      	it	ne
 80004d4:	3203      	addne	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004e2:	f1c2 0320 	rsb	r3, r2, #32
 80004e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ea:	fa20 f002 	lsr.w	r0, r0, r2
 80004ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80004f2:	ea40 000e 	orr.w	r0, r0, lr
 80004f6:	fa21 f102 	lsr.w	r1, r1, r2
 80004fa:	4414      	add	r4, r2
 80004fc:	e6c1      	b.n	8000282 <__adddf3+0xe6>
 80004fe:	bf00      	nop

08000500 <__aeabi_dmul>:
 8000500:	b570      	push	{r4, r5, r6, lr}
 8000502:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000506:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800050a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800050e:	bf1d      	ittte	ne
 8000510:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000514:	ea94 0f0c 	teqne	r4, ip
 8000518:	ea95 0f0c 	teqne	r5, ip
 800051c:	f000 f8de 	bleq	80006dc <__aeabi_dmul+0x1dc>
 8000520:	442c      	add	r4, r5
 8000522:	ea81 0603 	eor.w	r6, r1, r3
 8000526:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800052a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800052e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000532:	bf18      	it	ne
 8000534:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000538:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800053c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000540:	d038      	beq.n	80005b4 <__aeabi_dmul+0xb4>
 8000542:	fba0 ce02 	umull	ip, lr, r0, r2
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800054e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000552:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000556:	f04f 0600 	mov.w	r6, #0
 800055a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800055e:	f09c 0f00 	teq	ip, #0
 8000562:	bf18      	it	ne
 8000564:	f04e 0e01 	orrne.w	lr, lr, #1
 8000568:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800056c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000570:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000574:	d204      	bcs.n	8000580 <__aeabi_dmul+0x80>
 8000576:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800057a:	416d      	adcs	r5, r5
 800057c:	eb46 0606 	adc.w	r6, r6, r6
 8000580:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000584:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000588:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800058c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000590:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000594:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000598:	bf88      	it	hi
 800059a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800059e:	d81e      	bhi.n	80005de <__aeabi_dmul+0xde>
 80005a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005a4:	bf08      	it	eq
 80005a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005aa:	f150 0000 	adcs.w	r0, r0, #0
 80005ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005b2:	bd70      	pop	{r4, r5, r6, pc}
 80005b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005b8:	ea46 0101 	orr.w	r1, r6, r1
 80005bc:	ea40 0002 	orr.w	r0, r0, r2
 80005c0:	ea81 0103 	eor.w	r1, r1, r3
 80005c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005c8:	bfc2      	ittt	gt
 80005ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005d2:	bd70      	popgt	{r4, r5, r6, pc}
 80005d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d8:	f04f 0e00 	mov.w	lr, #0
 80005dc:	3c01      	subs	r4, #1
 80005de:	f300 80ab 	bgt.w	8000738 <__aeabi_dmul+0x238>
 80005e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005e6:	bfde      	ittt	le
 80005e8:	2000      	movle	r0, #0
 80005ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005ee:	bd70      	pople	{r4, r5, r6, pc}
 80005f0:	f1c4 0400 	rsb	r4, r4, #0
 80005f4:	3c20      	subs	r4, #32
 80005f6:	da35      	bge.n	8000664 <__aeabi_dmul+0x164>
 80005f8:	340c      	adds	r4, #12
 80005fa:	dc1b      	bgt.n	8000634 <__aeabi_dmul+0x134>
 80005fc:	f104 0414 	add.w	r4, r4, #20
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f305 	lsl.w	r3, r0, r5
 8000608:	fa20 f004 	lsr.w	r0, r0, r4
 800060c:	fa01 f205 	lsl.w	r2, r1, r5
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000618:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800061c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000620:	fa21 f604 	lsr.w	r6, r1, r4
 8000624:	eb42 0106 	adc.w	r1, r2, r6
 8000628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800062c:	bf08      	it	eq
 800062e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f1c4 040c 	rsb	r4, r4, #12
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f304 	lsl.w	r3, r0, r4
 8000640:	fa20 f005 	lsr.w	r0, r0, r5
 8000644:	fa01 f204 	lsl.w	r2, r1, r4
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000650:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000654:	f141 0100 	adc.w	r1, r1, #0
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f1c4 0520 	rsb	r5, r4, #32
 8000668:	fa00 f205 	lsl.w	r2, r0, r5
 800066c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000670:	fa20 f304 	lsr.w	r3, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea43 0302 	orr.w	r3, r3, r2
 800067c:	fa21 f004 	lsr.w	r0, r1, r4
 8000680:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000684:	fa21 f204 	lsr.w	r2, r1, r4
 8000688:	ea20 0002 	bic.w	r0, r0, r2
 800068c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f094 0f00 	teq	r4, #0
 80006a0:	d10f      	bne.n	80006c2 <__aeabi_dmul+0x1c2>
 80006a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006a6:	0040      	lsls	r0, r0, #1
 80006a8:	eb41 0101 	adc.w	r1, r1, r1
 80006ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006b0:	bf08      	it	eq
 80006b2:	3c01      	subeq	r4, #1
 80006b4:	d0f7      	beq.n	80006a6 <__aeabi_dmul+0x1a6>
 80006b6:	ea41 0106 	orr.w	r1, r1, r6
 80006ba:	f095 0f00 	teq	r5, #0
 80006be:	bf18      	it	ne
 80006c0:	4770      	bxne	lr
 80006c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006c6:	0052      	lsls	r2, r2, #1
 80006c8:	eb43 0303 	adc.w	r3, r3, r3
 80006cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006d0:	bf08      	it	eq
 80006d2:	3d01      	subeq	r5, #1
 80006d4:	d0f7      	beq.n	80006c6 <__aeabi_dmul+0x1c6>
 80006d6:	ea43 0306 	orr.w	r3, r3, r6
 80006da:	4770      	bx	lr
 80006dc:	ea94 0f0c 	teq	r4, ip
 80006e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006e4:	bf18      	it	ne
 80006e6:	ea95 0f0c 	teqne	r5, ip
 80006ea:	d00c      	beq.n	8000706 <__aeabi_dmul+0x206>
 80006ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f0:	bf18      	it	ne
 80006f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006f6:	d1d1      	bne.n	800069c <__aeabi_dmul+0x19c>
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	f04f 0000 	mov.w	r0, #0
 8000704:	bd70      	pop	{r4, r5, r6, pc}
 8000706:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800070a:	bf06      	itte	eq
 800070c:	4610      	moveq	r0, r2
 800070e:	4619      	moveq	r1, r3
 8000710:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000714:	d019      	beq.n	800074a <__aeabi_dmul+0x24a>
 8000716:	ea94 0f0c 	teq	r4, ip
 800071a:	d102      	bne.n	8000722 <__aeabi_dmul+0x222>
 800071c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000720:	d113      	bne.n	800074a <__aeabi_dmul+0x24a>
 8000722:	ea95 0f0c 	teq	r5, ip
 8000726:	d105      	bne.n	8000734 <__aeabi_dmul+0x234>
 8000728:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800072c:	bf1c      	itt	ne
 800072e:	4610      	movne	r0, r2
 8000730:	4619      	movne	r1, r3
 8000732:	d10a      	bne.n	800074a <__aeabi_dmul+0x24a>
 8000734:	ea81 0103 	eor.w	r1, r1, r3
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000740:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000744:	f04f 0000 	mov.w	r0, #0
 8000748:	bd70      	pop	{r4, r5, r6, pc}
 800074a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800074e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000752:	bd70      	pop	{r4, r5, r6, pc}

08000754 <__aeabi_ddiv>:
 8000754:	b570      	push	{r4, r5, r6, lr}
 8000756:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800075a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800075e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000762:	bf1d      	ittte	ne
 8000764:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000768:	ea94 0f0c 	teqne	r4, ip
 800076c:	ea95 0f0c 	teqne	r5, ip
 8000770:	f000 f8a7 	bleq	80008c2 <__aeabi_ddiv+0x16e>
 8000774:	eba4 0405 	sub.w	r4, r4, r5
 8000778:	ea81 0e03 	eor.w	lr, r1, r3
 800077c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000780:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000784:	f000 8088 	beq.w	8000898 <__aeabi_ddiv+0x144>
 8000788:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800078c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000790:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000794:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000798:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800079c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ac:	429d      	cmp	r5, r3
 80007ae:	bf08      	it	eq
 80007b0:	4296      	cmpeq	r6, r2
 80007b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007ba:	d202      	bcs.n	80007c2 <__aeabi_ddiv+0x6e>
 80007bc:	085b      	lsrs	r3, r3, #1
 80007be:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c2:	1ab6      	subs	r6, r6, r2
 80007c4:	eb65 0503 	sbc.w	r5, r5, r3
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	ebb6 0e02 	subs.w	lr, r6, r2
 800080a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800080e:	bf22      	ittt	cs
 8000810:	1ab6      	subcs	r6, r6, r2
 8000812:	4675      	movcs	r5, lr
 8000814:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000830:	ea55 0e06 	orrs.w	lr, r5, r6
 8000834:	d018      	beq.n	8000868 <__aeabi_ddiv+0x114>
 8000836:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800083a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800083e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000842:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000846:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800084a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800084e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000852:	d1c0      	bne.n	80007d6 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	d10b      	bne.n	8000872 <__aeabi_ddiv+0x11e>
 800085a:	ea41 0100 	orr.w	r1, r1, r0
 800085e:	f04f 0000 	mov.w	r0, #0
 8000862:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000866:	e7b6      	b.n	80007d6 <__aeabi_ddiv+0x82>
 8000868:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800086c:	bf04      	itt	eq
 800086e:	4301      	orreq	r1, r0
 8000870:	2000      	moveq	r0, #0
 8000872:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000876:	bf88      	it	hi
 8000878:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800087c:	f63f aeaf 	bhi.w	80005de <__aeabi_dmul+0xde>
 8000880:	ebb5 0c03 	subs.w	ip, r5, r3
 8000884:	bf04      	itt	eq
 8000886:	ebb6 0c02 	subseq.w	ip, r6, r2
 800088a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800088e:	f150 0000 	adcs.w	r0, r0, #0
 8000892:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000896:	bd70      	pop	{r4, r5, r6, pc}
 8000898:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800089c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008a4:	bfc2      	ittt	gt
 80008a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ae:	bd70      	popgt	{r4, r5, r6, pc}
 80008b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008b4:	f04f 0e00 	mov.w	lr, #0
 80008b8:	3c01      	subs	r4, #1
 80008ba:	e690      	b.n	80005de <__aeabi_dmul+0xde>
 80008bc:	ea45 0e06 	orr.w	lr, r5, r6
 80008c0:	e68d      	b.n	80005de <__aeabi_dmul+0xde>
 80008c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008c6:	ea94 0f0c 	teq	r4, ip
 80008ca:	bf08      	it	eq
 80008cc:	ea95 0f0c 	teqeq	r5, ip
 80008d0:	f43f af3b 	beq.w	800074a <__aeabi_dmul+0x24a>
 80008d4:	ea94 0f0c 	teq	r4, ip
 80008d8:	d10a      	bne.n	80008f0 <__aeabi_ddiv+0x19c>
 80008da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008de:	f47f af34 	bne.w	800074a <__aeabi_dmul+0x24a>
 80008e2:	ea95 0f0c 	teq	r5, ip
 80008e6:	f47f af25 	bne.w	8000734 <__aeabi_dmul+0x234>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e72c      	b.n	800074a <__aeabi_dmul+0x24a>
 80008f0:	ea95 0f0c 	teq	r5, ip
 80008f4:	d106      	bne.n	8000904 <__aeabi_ddiv+0x1b0>
 80008f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008fa:	f43f aefd 	beq.w	80006f8 <__aeabi_dmul+0x1f8>
 80008fe:	4610      	mov	r0, r2
 8000900:	4619      	mov	r1, r3
 8000902:	e722      	b.n	800074a <__aeabi_dmul+0x24a>
 8000904:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000908:	bf18      	it	ne
 800090a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800090e:	f47f aec5 	bne.w	800069c <__aeabi_dmul+0x19c>
 8000912:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000916:	f47f af0d 	bne.w	8000734 <__aeabi_dmul+0x234>
 800091a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800091e:	f47f aeeb 	bne.w	80006f8 <__aeabi_dmul+0x1f8>
 8000922:	e712      	b.n	800074a <__aeabi_dmul+0x24a>

08000924 <__gedf2>:
 8000924:	f04f 3cff 	mov.w	ip, #4294967295
 8000928:	e006      	b.n	8000938 <__cmpdf2+0x4>
 800092a:	bf00      	nop

0800092c <__ledf2>:
 800092c:	f04f 0c01 	mov.w	ip, #1
 8000930:	e002      	b.n	8000938 <__cmpdf2+0x4>
 8000932:	bf00      	nop

08000934 <__cmpdf2>:
 8000934:	f04f 0c01 	mov.w	ip, #1
 8000938:	f84d cd04 	str.w	ip, [sp, #-4]!
 800093c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000940:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000944:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800094e:	d01b      	beq.n	8000988 <__cmpdf2+0x54>
 8000950:	b001      	add	sp, #4
 8000952:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000956:	bf0c      	ite	eq
 8000958:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800095c:	ea91 0f03 	teqne	r1, r3
 8000960:	bf02      	ittt	eq
 8000962:	ea90 0f02 	teqeq	r0, r2
 8000966:	2000      	moveq	r0, #0
 8000968:	4770      	bxeq	lr
 800096a:	f110 0f00 	cmn.w	r0, #0
 800096e:	ea91 0f03 	teq	r1, r3
 8000972:	bf58      	it	pl
 8000974:	4299      	cmppl	r1, r3
 8000976:	bf08      	it	eq
 8000978:	4290      	cmpeq	r0, r2
 800097a:	bf2c      	ite	cs
 800097c:	17d8      	asrcs	r0, r3, #31
 800097e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000982:	f040 0001 	orr.w	r0, r0, #1
 8000986:	4770      	bx	lr
 8000988:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800098c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000990:	d102      	bne.n	8000998 <__cmpdf2+0x64>
 8000992:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000996:	d107      	bne.n	80009a8 <__cmpdf2+0x74>
 8000998:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800099c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a0:	d1d6      	bne.n	8000950 <__cmpdf2+0x1c>
 80009a2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009a6:	d0d3      	beq.n	8000950 <__cmpdf2+0x1c>
 80009a8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ac:	4770      	bx	lr
 80009ae:	bf00      	nop

080009b0 <__aeabi_cdrcmple>:
 80009b0:	4684      	mov	ip, r0
 80009b2:	4610      	mov	r0, r2
 80009b4:	4662      	mov	r2, ip
 80009b6:	468c      	mov	ip, r1
 80009b8:	4619      	mov	r1, r3
 80009ba:	4663      	mov	r3, ip
 80009bc:	e000      	b.n	80009c0 <__aeabi_cdcmpeq>
 80009be:	bf00      	nop

080009c0 <__aeabi_cdcmpeq>:
 80009c0:	b501      	push	{r0, lr}
 80009c2:	f7ff ffb7 	bl	8000934 <__cmpdf2>
 80009c6:	2800      	cmp	r0, #0
 80009c8:	bf48      	it	mi
 80009ca:	f110 0f00 	cmnmi.w	r0, #0
 80009ce:	bd01      	pop	{r0, pc}

080009d0 <__aeabi_dcmpeq>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff fff4 	bl	80009c0 <__aeabi_cdcmpeq>
 80009d8:	bf0c      	ite	eq
 80009da:	2001      	moveq	r0, #1
 80009dc:	2000      	movne	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmplt>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffea 	bl	80009c0 <__aeabi_cdcmpeq>
 80009ec:	bf34      	ite	cc
 80009ee:	2001      	movcc	r0, #1
 80009f0:	2000      	movcs	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmple>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffe0 	bl	80009c0 <__aeabi_cdcmpeq>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpge>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffce 	bl	80009b0 <__aeabi_cdrcmple>
 8000a14:	bf94      	ite	ls
 8000a16:	2001      	movls	r0, #1
 8000a18:	2000      	movhi	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpgt>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff ffc4 	bl	80009b0 <__aeabi_cdrcmple>
 8000a28:	bf34      	ite	cc
 8000a2a:	2001      	movcc	r0, #1
 8000a2c:	2000      	movcs	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmpun>:
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	d102      	bne.n	8000a44 <__aeabi_dcmpun+0x10>
 8000a3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a42:	d10a      	bne.n	8000a5a <__aeabi_dcmpun+0x26>
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	d102      	bne.n	8000a54 <__aeabi_dcmpun+0x20>
 8000a4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a52:	d102      	bne.n	8000a5a <__aeabi_dcmpun+0x26>
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	f04f 0001 	mov.w	r0, #1
 8000a5e:	4770      	bx	lr

08000a60 <__aeabi_d2iz>:
 8000a60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a68:	d215      	bcs.n	8000a96 <__aeabi_d2iz+0x36>
 8000a6a:	d511      	bpl.n	8000a90 <__aeabi_d2iz+0x30>
 8000a6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a74:	d912      	bls.n	8000a9c <__aeabi_d2iz+0x3c>
 8000a76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a82:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a86:	fa23 f002 	lsr.w	r0, r3, r2
 8000a8a:	bf18      	it	ne
 8000a8c:	4240      	negne	r0, r0
 8000a8e:	4770      	bx	lr
 8000a90:	f04f 0000 	mov.w	r0, #0
 8000a94:	4770      	bx	lr
 8000a96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a9a:	d105      	bne.n	8000aa8 <__aeabi_d2iz+0x48>
 8000a9c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000aa0:	bf08      	it	eq
 8000aa2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aa6:	4770      	bx	lr
 8000aa8:	f04f 0000 	mov.w	r0, #0
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock /1000);
 8000ab0:	4b08      	ldr	r3, [pc, #32]	; (8000ad4 <HAL_InitTick+0x24>)
{
 8000ab2:	b510      	push	{r4, lr}
 8000ab4:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock /1000);
 8000ab6:	6818      	ldr	r0, [r3, #0]
 8000ab8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000abc:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ac0:	f000 f878 	bl	8000bb4 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	4621      	mov	r1, r4
 8000ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8000acc:	f000 f83e 	bl	8000b4c <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000ad0:	2000      	movs	r0, #0
 8000ad2:	bd10      	pop	{r4, pc}
 8000ad4:	20000000 	.word	0x20000000

08000ad8 <HAL_Init>:
{
 8000ad8:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ada:	2003      	movs	r0, #3
 8000adc:	f000 f824 	bl	8000b28 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ae0:	2000      	movs	r0, #0
 8000ae2:	f7ff ffe5 	bl	8000ab0 <HAL_InitTick>
  HAL_MspInit();
 8000ae6:	f001 f9e3 	bl	8001eb0 <HAL_MspInit>
}
 8000aea:	2000      	movs	r0, #0
 8000aec:	bd08      	pop	{r3, pc}
	...

08000af0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000af0:	4a02      	ldr	r2, [pc, #8]	; (8000afc <HAL_IncTick+0xc>)
 8000af2:	6813      	ldr	r3, [r2, #0]
 8000af4:	3301      	adds	r3, #1
 8000af6:	6013      	str	r3, [r2, #0]
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop
 8000afc:	20000200 	.word	0x20000200

08000b00 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000b00:	4b01      	ldr	r3, [pc, #4]	; (8000b08 <HAL_GetTick+0x8>)
 8000b02:	6818      	ldr	r0, [r3, #0]
}
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop
 8000b08:	20000200 	.word	0x20000200

08000b0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000b0c:	b513      	push	{r0, r1, r4, lr}
 8000b0e:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0;
  tickstart = HAL_GetTick();
 8000b10:	f7ff fff6 	bl	8000b00 <HAL_GetTick>
 8000b14:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 8000b16:	f7ff fff3 	bl	8000b00 <HAL_GetTick>
 8000b1a:	9b01      	ldr	r3, [sp, #4]
 8000b1c:	1b00      	subs	r0, r0, r4
 8000b1e:	4298      	cmp	r0, r3
 8000b20:	d3f9      	bcc.n	8000b16 <HAL_Delay+0xa>
  {
  }
}
 8000b22:	b002      	add	sp, #8
 8000b24:	bd10      	pop	{r4, pc}
	...

08000b28 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b28:	4a07      	ldr	r2, [pc, #28]	; (8000b48 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000b2a:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b2c:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000b2e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b32:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000b36:	041b      	lsls	r3, r3, #16
 8000b38:	0c1b      	lsrs	r3, r3, #16
 8000b3a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b3e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000b42:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000b44:	60d3      	str	r3, [r2, #12]
 8000b46:	4770      	bx	lr
 8000b48:	e000ed00 	.word	0xe000ed00

08000b4c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b4c:	4b17      	ldr	r3, [pc, #92]	; (8000bac <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b4e:	b530      	push	{r4, r5, lr}
 8000b50:	68dc      	ldr	r4, [r3, #12]
 8000b52:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b56:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b5a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b5c:	2b04      	cmp	r3, #4
 8000b5e:	bf28      	it	cs
 8000b60:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b62:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b64:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b68:	bf98      	it	ls
 8000b6a:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b6c:	fa05 f303 	lsl.w	r3, r5, r3
 8000b70:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b74:	bf88      	it	hi
 8000b76:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b78:	4019      	ands	r1, r3
 8000b7a:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b7c:	fa05 f404 	lsl.w	r4, r5, r4
 8000b80:	3c01      	subs	r4, #1
 8000b82:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000b84:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b86:	ea42 0201 	orr.w	r2, r2, r1
 8000b8a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b8e:	bfaf      	iteee	ge
 8000b90:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b94:	4b06      	ldrlt	r3, [pc, #24]	; (8000bb0 <HAL_NVIC_SetPriority+0x64>)
 8000b96:	f000 000f 	andlt.w	r0, r0, #15
 8000b9a:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b9c:	bfa5      	ittet	ge
 8000b9e:	b2d2      	uxtbge	r2, r2
 8000ba0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ba4:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ba6:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000baa:	bd30      	pop	{r4, r5, pc}
 8000bac:	e000ed00 	.word	0xe000ed00
 8000bb0:	e000ed14 	.word	0xe000ed14

08000bb4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bb4:	3801      	subs	r0, #1
 8000bb6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bba:	d20a      	bcs.n	8000bd2 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bbc:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bbe:	4b06      	ldr	r3, [pc, #24]	; (8000bd8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bc0:	4a06      	ldr	r2, [pc, #24]	; (8000bdc <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bc2:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bc4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bc8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bca:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bcc:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bce:	601a      	str	r2, [r3, #0]
 8000bd0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000bd2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop
 8000bd8:	e000e010 	.word	0xe000e010
 8000bdc:	e000ed00 	.word	0xe000ed00

08000be0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000be0:	4b04      	ldr	r3, [pc, #16]	; (8000bf4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000be2:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000be4:	681a      	ldr	r2, [r3, #0]
 8000be6:	bf0c      	ite	eq
 8000be8:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000bec:	f022 0204 	bicne.w	r2, r2, #4
 8000bf0:	601a      	str	r2, [r3, #0]
 8000bf2:	4770      	bx	lr
 8000bf4:	e000e010 	.word	0xe000e010

08000bf8 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000bf8:	4770      	bx	lr

08000bfa <HAL_SYSTICK_IRQHandler>:
{
 8000bfa:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000bfc:	f7ff fffc 	bl	8000bf8 <HAL_SYSTICK_Callback>
 8000c00:	bd08      	pop	{r3, pc}
	...

08000c04 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
  uint32_t position = 0x00;
 8000c04:	2300      	movs	r3, #0
{ 
 8000c06:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000c0a:	f8d1 8000 	ldr.w	r8, [r1]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c0e:	f8df 9194 	ldr.w	r9, [pc, #404]	; 8000da4 <HAL_GPIO_Init+0x1a0>
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c12:	4a62      	ldr	r2, [pc, #392]	; (8000d9c <HAL_GPIO_Init+0x198>)
  while (((GPIO_Init->Pin) >> position) != 0)
 8000c14:	fa38 f403 	lsrs.w	r4, r8, r3
 8000c18:	d102      	bne.n	8000c20 <HAL_GPIO_Init+0x1c>
      }
    }
    
    position++;
  } 
}
 8000c1a:	b003      	add	sp, #12
 8000c1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000c20:	f04f 0e01 	mov.w	lr, #1
 8000c24:	fa0e fe03 	lsl.w	lr, lr, r3
    if(iocurrent)
 8000c28:	ea18 060e 	ands.w	r6, r8, lr
 8000c2c:	f000 80a8 	beq.w	8000d80 <HAL_GPIO_Init+0x17c>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000c30:	684c      	ldr	r4, [r1, #4]
 8000c32:	f024 0710 	bic.w	r7, r4, #16
 8000c36:	2f02      	cmp	r7, #2
 8000c38:	d116      	bne.n	8000c68 <HAL_GPIO_Init+0x64>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;      
 8000c3a:	f04f 0c0f 	mov.w	ip, #15
        temp = GPIOx->AFR[position >> 3];
 8000c3e:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000c42:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;      
 8000c46:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3];
 8000c4a:	f8da 5020 	ldr.w	r5, [sl, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;      
 8000c4e:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000c52:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000c56:	ea25 0c0c 	bic.w	ip, r5, ip
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));       
 8000c5a:	690d      	ldr	r5, [r1, #16]
 8000c5c:	fa05 f50b 	lsl.w	r5, r5, fp
 8000c60:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3] = temp;
 8000c64:	f8ca 5020 	str.w	r5, [sl, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));   
 8000c68:	2503      	movs	r5, #3
 8000c6a:	ea4f 0a43 	mov.w	sl, r3, lsl #1
 8000c6e:	fa05 f50a 	lsl.w	r5, r5, sl
 8000c72:	43ed      	mvns	r5, r5
      temp = GPIOx->MODER;
 8000c74:	f8d0 b000 	ldr.w	fp, [r0]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000c78:	f004 0c03 	and.w	ip, r4, #3
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));   
 8000c7c:	ea0b 0b05 	and.w	fp, fp, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000c80:	fa0c fc0a 	lsl.w	ip, ip, sl
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c84:	3f01      	subs	r7, #1
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000c86:	ea4c 0c0b 	orr.w	ip, ip, fp
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c8a:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8000c8c:	f8c0 c000 	str.w	ip, [r0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c90:	d811      	bhi.n	8000cb6 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR; 
 8000c92:	6887      	ldr	r7, [r0, #8]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000c94:	ea07 0b05 	and.w	fp, r7, r5
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8000c98:	68cf      	ldr	r7, [r1, #12]
 8000c9a:	fa07 fc0a 	lsl.w	ip, r7, sl
 8000c9e:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8000ca2:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000ca4:	6847      	ldr	r7, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000ca6:	ea27 0e0e 	bic.w	lr, r7, lr
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000caa:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000cae:	409f      	lsls	r7, r3
 8000cb0:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8000cb4:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000cb6:	68c7      	ldr	r7, [r0, #12]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8000cb8:	403d      	ands	r5, r7
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8000cba:	688f      	ldr	r7, [r1, #8]
 8000cbc:	fa07 f70a 	lsl.w	r7, r7, sl
 8000cc0:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000cc2:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000cc4:	00e5      	lsls	r5, r4, #3
 8000cc6:	d55b      	bpl.n	8000d80 <HAL_GPIO_Init+0x17c>
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8000cc8:	f04f 0c0f 	mov.w	ip, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ccc:	f8d9 5020 	ldr.w	r5, [r9, #32]
 8000cd0:	f023 0703 	bic.w	r7, r3, #3
 8000cd4:	f045 0501 	orr.w	r5, r5, #1
 8000cd8:	f8c9 5020 	str.w	r5, [r9, #32]
 8000cdc:	f8d9 5020 	ldr.w	r5, [r9, #32]
 8000ce0:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000ce4:	f005 0501 	and.w	r5, r5, #1
 8000ce8:	9501      	str	r5, [sp, #4]
 8000cea:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8000cee:	f003 0e03 	and.w	lr, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cf2:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8000cf4:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp = SYSCFG->EXTICR[position >> 2];
 8000cf8:	f8d7 a008 	ldr.w	sl, [r7, #8]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8000cfc:	fa0c f50e 	lsl.w	r5, ip, lr
 8000d00:	ea2a 0c05 	bic.w	ip, sl, r5
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000d04:	4d26      	ldr	r5, [pc, #152]	; (8000da0 <HAL_GPIO_Init+0x19c>)
 8000d06:	42a8      	cmp	r0, r5
 8000d08:	d03c      	beq.n	8000d84 <HAL_GPIO_Init+0x180>
 8000d0a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000d0e:	42a8      	cmp	r0, r5
 8000d10:	d03a      	beq.n	8000d88 <HAL_GPIO_Init+0x184>
 8000d12:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000d16:	42a8      	cmp	r0, r5
 8000d18:	d038      	beq.n	8000d8c <HAL_GPIO_Init+0x188>
 8000d1a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000d1e:	42a8      	cmp	r0, r5
 8000d20:	d036      	beq.n	8000d90 <HAL_GPIO_Init+0x18c>
 8000d22:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000d26:	42a8      	cmp	r0, r5
 8000d28:	d034      	beq.n	8000d94 <HAL_GPIO_Init+0x190>
 8000d2a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000d2e:	42a8      	cmp	r0, r5
 8000d30:	d032      	beq.n	8000d98 <HAL_GPIO_Init+0x194>
 8000d32:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000d36:	42a8      	cmp	r0, r5
 8000d38:	bf14      	ite	ne
 8000d3a:	2507      	movne	r5, #7
 8000d3c:	2506      	moveq	r5, #6
 8000d3e:	fa05 f50e 	lsl.w	r5, r5, lr
 8000d42:	ea45 050c 	orr.w	r5, r5, ip
        SYSCFG->EXTICR[position >> 2] = temp;
 8000d46:	60bd      	str	r5, [r7, #8]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000d48:	43f7      	mvns	r7, r6
        temp = EXTI->IMR;
 8000d4a:	6815      	ldr	r5, [r2, #0]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d4c:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000d50:	bf0c      	ite	eq
 8000d52:	403d      	andeq	r5, r7
          SET_BIT(temp, iocurrent); 
 8000d54:	4335      	orrne	r5, r6
        EXTI->IMR = temp;
 8000d56:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8000d58:	6855      	ldr	r5, [r2, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d5a:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8000d5e:	bf0c      	ite	eq
 8000d60:	403d      	andeq	r5, r7
          SET_BIT(temp, iocurrent); 
 8000d62:	4335      	orrne	r5, r6
        EXTI->EMR = temp;
 8000d64:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8000d66:	6895      	ldr	r5, [r2, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d68:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000d6c:	bf0c      	ite	eq
 8000d6e:	403d      	andeq	r5, r7
          SET_BIT(temp, iocurrent); 
 8000d70:	4335      	orrne	r5, r6
        EXTI->RTSR = temp;
 8000d72:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8000d74:	68d5      	ldr	r5, [r2, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d76:	02a4      	lsls	r4, r4, #10
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000d78:	bf54      	ite	pl
 8000d7a:	403d      	andpl	r5, r7
          SET_BIT(temp, iocurrent); 
 8000d7c:	4335      	orrmi	r5, r6
        EXTI->FTSR = temp;
 8000d7e:	60d5      	str	r5, [r2, #12]
    position++;
 8000d80:	3301      	adds	r3, #1
 8000d82:	e747      	b.n	8000c14 <HAL_GPIO_Init+0x10>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000d84:	2500      	movs	r5, #0
 8000d86:	e7da      	b.n	8000d3e <HAL_GPIO_Init+0x13a>
 8000d88:	2501      	movs	r5, #1
 8000d8a:	e7d8      	b.n	8000d3e <HAL_GPIO_Init+0x13a>
 8000d8c:	2502      	movs	r5, #2
 8000d8e:	e7d6      	b.n	8000d3e <HAL_GPIO_Init+0x13a>
 8000d90:	2503      	movs	r5, #3
 8000d92:	e7d4      	b.n	8000d3e <HAL_GPIO_Init+0x13a>
 8000d94:	2504      	movs	r5, #4
 8000d96:	e7d2      	b.n	8000d3e <HAL_GPIO_Init+0x13a>
 8000d98:	2505      	movs	r5, #5
 8000d9a:	e7d0      	b.n	8000d3e <HAL_GPIO_Init+0x13a>
 8000d9c:	40010400 	.word	0x40010400
 8000da0:	40020000 	.word	0x40020000
 8000da4:	40023800 	.word	0x40023800

08000da8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000da8:	6903      	ldr	r3, [r0, #16]
 8000daa:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000dac:	bf14      	ite	ne
 8000dae:	2001      	movne	r0, #1
 8000db0:	2000      	moveq	r0, #0
 8000db2:	4770      	bx	lr

08000db4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000db4:	b10a      	cbz	r2, 8000dba <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8000db6:	6181      	str	r1, [r0, #24]
 8000db8:	4770      	bx	lr
 8000dba:	0409      	lsls	r1, r1, #16
 8000dbc:	e7fb      	b.n	8000db6 <HAL_GPIO_WritePin+0x2>
	...

08000dc0 <RCC_SetFlashLatencyFromMSIRange>:
{
  uint32_t vos = 0U;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8000dc0:	4b1c      	ldr	r3, [pc, #112]	; (8000e34 <RCC_SetFlashLatencyFromMSIRange+0x74>)
{
 8000dc2:	b082      	sub	sp, #8
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8000dc4:	689a      	ldr	r2, [r3, #8]
 8000dc6:	f012 0ff0 	tst.w	r2, #240	; 0xf0
 8000dca:	d00c      	beq.n	8000de6 <RCC_SetFlashLatencyFromMSIRange+0x26>
{
 8000dcc:	2200      	movs	r2, #0
    {
      latency = FLASH_LATENCY_1; /* 1WS */
    }
  }
  
  __HAL_FLASH_SET_LATENCY(latency);
 8000dce:	491a      	ldr	r1, [pc, #104]	; (8000e38 <RCC_SetFlashLatencyFromMSIRange+0x78>)
 8000dd0:	680b      	ldr	r3, [r1, #0]
 8000dd2:	f023 0301 	bic.w	r3, r3, #1
 8000dd6:	4313      	orrs	r3, r2
 8000dd8:	600b      	str	r3, [r1, #0]
  
  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8000dda:	6808      	ldr	r0, [r1, #0]
 8000ddc:	f000 0001 	and.w	r0, r0, #1
 8000de0:	4050      	eors	r0, r2
  {
    return HAL_ERROR;
  }
  
  return HAL_OK;
}
 8000de2:	b002      	add	sp, #8
 8000de4:	4770      	bx	lr
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8000de6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000de8:	4914      	ldr	r1, [pc, #80]	; (8000e3c <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8000dea:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 8000dee:	d00f      	beq.n	8000e10 <RCC_SetFlashLatencyFromMSIRange+0x50>
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8000df0:	680a      	ldr	r2, [r1, #0]
 8000df2:	f402 52c0 	and.w	r2, r2, #6144	; 0x1800
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8000df6:	f5b2 5fc0 	cmp.w	r2, #6144	; 0x1800
 8000dfa:	d1e7      	bne.n	8000dcc <RCC_SetFlashLatencyFromMSIRange+0xc>
 8000dfc:	f5b0 4f40 	cmp.w	r0, #49152	; 0xc000
 8000e00:	d1e4      	bne.n	8000dcc <RCC_SetFlashLatencyFromMSIRange+0xc>
  __HAL_FLASH_SET_LATENCY(latency);
 8000e02:	4a0d      	ldr	r2, [pc, #52]	; (8000e38 <RCC_SetFlashLatencyFromMSIRange+0x78>)
 8000e04:	6813      	ldr	r3, [r2, #0]
 8000e06:	f043 0304 	orr.w	r3, r3, #4
 8000e0a:	6013      	str	r3, [r2, #0]
      latency = FLASH_LATENCY_1; /* 1WS */
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	e7de      	b.n	8000dce <RCC_SetFlashLatencyFromMSIRange+0xe>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e10:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e12:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000e16:	625a      	str	r2, [r3, #36]	; 0x24
 8000e18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e1a:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8000e1e:	9201      	str	r2, [sp, #4]
 8000e20:	9a01      	ldr	r2, [sp, #4]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8000e22:	680a      	ldr	r2, [r1, #0]
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e24:	6a59      	ldr	r1, [r3, #36]	; 0x24
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8000e26:	f402 52c0 	and.w	r2, r2, #6144	; 0x1800
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e2a:	f021 5180 	bic.w	r1, r1, #268435456	; 0x10000000
 8000e2e:	6259      	str	r1, [r3, #36]	; 0x24
 8000e30:	e7e1      	b.n	8000df6 <RCC_SetFlashLatencyFromMSIRange+0x36>
 8000e32:	bf00      	nop
 8000e34:	40023800 	.word	0x40023800
 8000e38:	40023c00 	.word	0x40023c00
 8000e3c:	40007000 	.word	0x40007000

08000e40 <HAL_RCC_OscConfig>:
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e40:	6803      	ldr	r3, [r0, #0]
{
 8000e42:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e46:	07d9      	lsls	r1, r3, #31
{
 8000e48:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e4a:	d46a      	bmi.n	8000f22 <HAL_RCC_OscConfig+0xe2>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e4c:	6823      	ldr	r3, [r4, #0]
 8000e4e:	079a      	lsls	r2, r3, #30
 8000e50:	f100 80e6 	bmi.w	8001020 <HAL_RCC_OscConfig+0x1e0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000e54:	6823      	ldr	r3, [r4, #0]
 8000e56:	06de      	lsls	r6, r3, #27
 8000e58:	d555      	bpl.n	8000f06 <HAL_RCC_OscConfig+0xc6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 8000e5a:	4dc1      	ldr	r5, [pc, #772]	; (8001160 <HAL_RCC_OscConfig+0x320>)
 8000e5c:	68ab      	ldr	r3, [r5, #8]
 8000e5e:	f013 0f0c 	tst.w	r3, #12
 8000e62:	f040 8183 	bne.w	800116c <HAL_RCC_OscConfig+0x32c>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e66:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e6a:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000e6e:	6829      	ldr	r1, [r5, #0]
 8000e70:	fa93 f3a3 	rbit	r3, r3
 8000e74:	fab3 f383 	clz	r3, r3
 8000e78:	2201      	movs	r2, #1
 8000e7a:	f003 031f 	and.w	r3, r3, #31
 8000e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e82:	420b      	tst	r3, r1
 8000e84:	d002      	beq.n	8000e8c <HAL_RCC_OscConfig+0x4c>
 8000e86:	69a3      	ldr	r3, [r4, #24]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d06e      	beq.n	8000f6a <HAL_RCC_OscConfig+0x12a>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000e8c:	4db4      	ldr	r5, [pc, #720]	; (8001160 <HAL_RCC_OscConfig+0x320>)
 8000e8e:	6a20      	ldr	r0, [r4, #32]
 8000e90:	686b      	ldr	r3, [r5, #4]
 8000e92:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000e96:	4298      	cmp	r0, r3
 8000e98:	f240 814a 	bls.w	8001130 <HAL_RCC_OscConfig+0x2f0>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000e9c:	f7ff ff90 	bl	8000dc0 <RCC_SetFlashLatencyFromMSIRange>
 8000ea0:	2800      	cmp	r0, #0
 8000ea2:	d162      	bne.n	8000f6a <HAL_RCC_OscConfig+0x12a>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000ea4:	686b      	ldr	r3, [r5, #4]
 8000ea6:	6a22      	ldr	r2, [r4, #32]
 8000ea8:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000eac:	4313      	orrs	r3, r2
 8000eae:	606b      	str	r3, [r5, #4]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000eb0:	6869      	ldr	r1, [r5, #4]
 8000eb2:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8000eb6:	fa93 f3a3 	rbit	r3, r3
 8000eba:	fab3 f283 	clz	r2, r3
 8000ebe:	69e3      	ldr	r3, [r4, #28]
 8000ec0:	4093      	lsls	r3, r2
 8000ec2:	f021 427f 	bic.w	r2, r1, #4278190080	; 0xff000000
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	606b      	str	r3, [r5, #4]
 8000eca:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000ece:	fa93 f3a3 	rbit	r3, r3
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8000ed2:	fab3 f083 	clz	r0, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8000ed6:	4ba2      	ldr	r3, [pc, #648]	; (8001160 <HAL_RCC_OscConfig+0x320>)
 8000ed8:	21f0      	movs	r1, #240	; 0xf0
 8000eda:	689a      	ldr	r2, [r3, #8]
 8000edc:	fa91 f1a1 	rbit	r1, r1
 8000ee0:	fab1 f181 	clz	r1, r1
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8000ee4:	6a23      	ldr	r3, [r4, #32]
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8000ee6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8000eea:	40c3      	lsrs	r3, r0
 8000eec:	1c58      	adds	r0, r3, #1
 8000eee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8000ef2:	40ca      	lsrs	r2, r1
 8000ef4:	499b      	ldr	r1, [pc, #620]	; (8001164 <HAL_RCC_OscConfig+0x324>)
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8000ef6:	4083      	lsls	r3, r0
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8000ef8:	5c8a      	ldrb	r2, [r1, r2]
        HAL_InitTick (TICK_INT_PRIORITY);
 8000efa:	2000      	movs	r0, #0
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8000efc:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8000efe:	4a9a      	ldr	r2, [pc, #616]	; (8001168 <HAL_RCC_OscConfig+0x328>)
 8000f00:	6013      	str	r3, [r2, #0]
        HAL_InitTick (TICK_INT_PRIORITY);
 8000f02:	f7ff fdd5 	bl	8000ab0 <HAL_InitTick>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f06:	6823      	ldr	r3, [r4, #0]
 8000f08:	071d      	lsls	r5, r3, #28
 8000f0a:	f100 8191 	bmi.w	8001230 <HAL_RCC_OscConfig+0x3f0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f0e:	6823      	ldr	r3, [r4, #0]
 8000f10:	0758      	lsls	r0, r3, #29
 8000f12:	f100 81d3 	bmi.w	80012bc <HAL_RCC_OscConfig+0x47c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f16:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000f18:	2a00      	cmp	r2, #0
 8000f1a:	f040 8257 	bne.w	80013cc <HAL_RCC_OscConfig+0x58c>
  return HAL_OK;
 8000f1e:	2000      	movs	r0, #0
 8000f20:	e024      	b.n	8000f6c <HAL_RCC_OscConfig+0x12c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000f22:	4b8f      	ldr	r3, [pc, #572]	; (8001160 <HAL_RCC_OscConfig+0x320>)
 8000f24:	689a      	ldr	r2, [r3, #8]
 8000f26:	f002 020c 	and.w	r2, r2, #12
 8000f2a:	2a08      	cmp	r2, #8
 8000f2c:	d007      	beq.n	8000f3e <HAL_RCC_OscConfig+0xfe>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f2e:	689a      	ldr	r2, [r3, #8]
 8000f30:	f002 020c 	and.w	r2, r2, #12
 8000f34:	2a0c      	cmp	r2, #12
 8000f36:	d11c      	bne.n	8000f72 <HAL_RCC_OscConfig+0x132>
 8000f38:	689b      	ldr	r3, [r3, #8]
 8000f3a:	03db      	lsls	r3, r3, #15
 8000f3c:	d519      	bpl.n	8000f72 <HAL_RCC_OscConfig+0x132>
 8000f3e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f42:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f46:	4a86      	ldr	r2, [pc, #536]	; (8001160 <HAL_RCC_OscConfig+0x320>)
 8000f48:	6811      	ldr	r1, [r2, #0]
 8000f4a:	fa93 f3a3 	rbit	r3, r3
 8000f4e:	fab3 f383 	clz	r3, r3
 8000f52:	2201      	movs	r2, #1
 8000f54:	f003 031f 	and.w	r3, r3, #31
 8000f58:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5c:	420b      	tst	r3, r1
 8000f5e:	f43f af75 	beq.w	8000e4c <HAL_RCC_OscConfig+0xc>
 8000f62:	6863      	ldr	r3, [r4, #4]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	f47f af71 	bne.w	8000e4c <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000f6a:	2001      	movs	r0, #1
}
 8000f6c:	b003      	add	sp, #12
 8000f6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f72:	6863      	ldr	r3, [r4, #4]
 8000f74:	4d7a      	ldr	r5, [pc, #488]	; (8001160 <HAL_RCC_OscConfig+0x320>)
 8000f76:	2b01      	cmp	r3, #1
 8000f78:	d120      	bne.n	8000fbc <HAL_RCC_OscConfig+0x17c>
 8000f7a:	682b      	ldr	r3, [r5, #0]
 8000f7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f80:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000f82:	f7ff fdbd 	bl	8000b00 <HAL_GetTick>
 8000f86:	f44f 3500 	mov.w	r5, #131072	; 0x20000
 8000f8a:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f8c:	2601      	movs	r6, #1
 8000f8e:	4f74      	ldr	r7, [pc, #464]	; (8001160 <HAL_RCC_OscConfig+0x320>)
 8000f90:	fa95 f3a5 	rbit	r3, r5
 8000f94:	683a      	ldr	r2, [r7, #0]
 8000f96:	fa95 f3a5 	rbit	r3, r5
 8000f9a:	fab3 f383 	clz	r3, r3
 8000f9e:	f003 031f 	and.w	r3, r3, #31
 8000fa2:	fa06 f303 	lsl.w	r3, r6, r3
 8000fa6:	4213      	tst	r3, r2
 8000fa8:	f47f af50 	bne.w	8000e4c <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fac:	f7ff fda8 	bl	8000b00 <HAL_GetTick>
 8000fb0:	eba0 0008 	sub.w	r0, r0, r8
 8000fb4:	2864      	cmp	r0, #100	; 0x64
 8000fb6:	d9eb      	bls.n	8000f90 <HAL_RCC_OscConfig+0x150>
            return HAL_TIMEOUT;
 8000fb8:	2003      	movs	r0, #3
 8000fba:	e7d7      	b.n	8000f6c <HAL_RCC_OscConfig+0x12c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fbc:	bb13      	cbnz	r3, 8001004 <HAL_RCC_OscConfig+0x1c4>
 8000fbe:	682b      	ldr	r3, [r5, #0]
 8000fc0:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8000fc4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000fc8:	602b      	str	r3, [r5, #0]
 8000fca:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fcc:	2701      	movs	r7, #1
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000fd2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000fd4:	f7ff fd94 	bl	8000b00 <HAL_GetTick>
 8000fd8:	4680      	mov	r8, r0
 8000fda:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fde:	682a      	ldr	r2, [r5, #0]
 8000fe0:	fa96 f3a6 	rbit	r3, r6
 8000fe4:	fab3 f383 	clz	r3, r3
 8000fe8:	f003 031f 	and.w	r3, r3, #31
 8000fec:	fa07 f303 	lsl.w	r3, r7, r3
 8000ff0:	4213      	tst	r3, r2
 8000ff2:	f43f af2b 	beq.w	8000e4c <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ff6:	f7ff fd83 	bl	8000b00 <HAL_GetTick>
 8000ffa:	eba0 0008 	sub.w	r0, r0, r8
 8000ffe:	2864      	cmp	r0, #100	; 0x64
 8001000:	d9eb      	bls.n	8000fda <HAL_RCC_OscConfig+0x19a>
 8001002:	e7d9      	b.n	8000fb8 <HAL_RCC_OscConfig+0x178>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001004:	2b05      	cmp	r3, #5
 8001006:	682b      	ldr	r3, [r5, #0]
 8001008:	d103      	bne.n	8001012 <HAL_RCC_OscConfig+0x1d2>
 800100a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800100e:	602b      	str	r3, [r5, #0]
 8001010:	e7b3      	b.n	8000f7a <HAL_RCC_OscConfig+0x13a>
 8001012:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001016:	602b      	str	r3, [r5, #0]
 8001018:	682b      	ldr	r3, [r5, #0]
 800101a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800101e:	e7af      	b.n	8000f80 <HAL_RCC_OscConfig+0x140>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001020:	4b4f      	ldr	r3, [pc, #316]	; (8001160 <HAL_RCC_OscConfig+0x320>)
 8001022:	689a      	ldr	r2, [r3, #8]
 8001024:	f002 020c 	and.w	r2, r2, #12
 8001028:	2a04      	cmp	r2, #4
 800102a:	d007      	beq.n	800103c <HAL_RCC_OscConfig+0x1fc>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800102c:	689a      	ldr	r2, [r3, #8]
 800102e:	f002 020c 	and.w	r2, r2, #12
 8001032:	2a0c      	cmp	r2, #12
 8001034:	d124      	bne.n	8001080 <HAL_RCC_OscConfig+0x240>
 8001036:	689b      	ldr	r3, [r3, #8]
 8001038:	03df      	lsls	r7, r3, #15
 800103a:	d421      	bmi.n	8001080 <HAL_RCC_OscConfig+0x240>
 800103c:	2302      	movs	r3, #2
 800103e:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001042:	4a47      	ldr	r2, [pc, #284]	; (8001160 <HAL_RCC_OscConfig+0x320>)
 8001044:	6810      	ldr	r0, [r2, #0]
 8001046:	fa93 f3a3 	rbit	r3, r3
 800104a:	fab3 f383 	clz	r3, r3
 800104e:	2101      	movs	r1, #1
 8001050:	f003 031f 	and.w	r3, r3, #31
 8001054:	fa01 f303 	lsl.w	r3, r1, r3
 8001058:	4203      	tst	r3, r0
 800105a:	4613      	mov	r3, r2
 800105c:	d002      	beq.n	8001064 <HAL_RCC_OscConfig+0x224>
 800105e:	68e2      	ldr	r2, [r4, #12]
 8001060:	428a      	cmp	r2, r1
 8001062:	d182      	bne.n	8000f6a <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001064:	6858      	ldr	r0, [r3, #4]
 8001066:	f44f 52f8 	mov.w	r2, #7936	; 0x1f00
 800106a:	fa92 f2a2 	rbit	r2, r2
 800106e:	fab2 f182 	clz	r1, r2
 8001072:	6922      	ldr	r2, [r4, #16]
 8001074:	408a      	lsls	r2, r1
 8001076:	f420 51f8 	bic.w	r1, r0, #7936	; 0x1f00
 800107a:	430a      	orrs	r2, r1
 800107c:	605a      	str	r2, [r3, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800107e:	e6e9      	b.n	8000e54 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001080:	68e2      	ldr	r2, [r4, #12]
 8001082:	2501      	movs	r5, #1
 8001084:	b382      	cbz	r2, 80010e8 <HAL_RCC_OscConfig+0x2a8>
 8001086:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_ENABLE();
 800108a:	fab3 f383 	clz	r3, r3
 800108e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001092:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8001096:	009b      	lsls	r3, r3, #2
 8001098:	601d      	str	r5, [r3, #0]
        tickstart = HAL_GetTick();
 800109a:	f7ff fd31 	bl	8000b00 <HAL_GetTick>
 800109e:	2702      	movs	r7, #2
 80010a0:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010a2:	4e2f      	ldr	r6, [pc, #188]	; (8001160 <HAL_RCC_OscConfig+0x320>)
 80010a4:	fa97 f3a7 	rbit	r3, r7
 80010a8:	6832      	ldr	r2, [r6, #0]
 80010aa:	fa97 f3a7 	rbit	r3, r7
 80010ae:	fab3 f383 	clz	r3, r3
 80010b2:	f003 031f 	and.w	r3, r3, #31
 80010b6:	fa05 f303 	lsl.w	r3, r5, r3
 80010ba:	4213      	tst	r3, r2
 80010bc:	d00d      	beq.n	80010da <HAL_RCC_OscConfig+0x29a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010be:	6871      	ldr	r1, [r6, #4]
 80010c0:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80010c4:	fa93 f3a3 	rbit	r3, r3
 80010c8:	fab3 f283 	clz	r2, r3
 80010cc:	6923      	ldr	r3, [r4, #16]
 80010ce:	4093      	lsls	r3, r2
 80010d0:	f421 52f8 	bic.w	r2, r1, #7936	; 0x1f00
 80010d4:	4313      	orrs	r3, r2
 80010d6:	6073      	str	r3, [r6, #4]
 80010d8:	e6bc      	b.n	8000e54 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010da:	f7ff fd11 	bl	8000b00 <HAL_GetTick>
 80010de:	eba0 0008 	sub.w	r0, r0, r8
 80010e2:	2802      	cmp	r0, #2
 80010e4:	d9de      	bls.n	80010a4 <HAL_RCC_OscConfig+0x264>
 80010e6:	e767      	b.n	8000fb8 <HAL_RCC_OscConfig+0x178>
 80010e8:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_DISABLE();
 80010ec:	fab3 f383 	clz	r3, r3
 80010f0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80010f4:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 80010f8:	009b      	lsls	r3, r3, #2
 80010fa:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80010fc:	f7ff fd00 	bl	8000b00 <HAL_GetTick>
 8001100:	2602      	movs	r6, #2
 8001102:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001104:	4f16      	ldr	r7, [pc, #88]	; (8001160 <HAL_RCC_OscConfig+0x320>)
 8001106:	fa96 f3a6 	rbit	r3, r6
 800110a:	683a      	ldr	r2, [r7, #0]
 800110c:	fa96 f3a6 	rbit	r3, r6
 8001110:	fab3 f383 	clz	r3, r3
 8001114:	f003 031f 	and.w	r3, r3, #31
 8001118:	fa05 f303 	lsl.w	r3, r5, r3
 800111c:	4213      	tst	r3, r2
 800111e:	f43f ae99 	beq.w	8000e54 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001122:	f7ff fced 	bl	8000b00 <HAL_GetTick>
 8001126:	eba0 0008 	sub.w	r0, r0, r8
 800112a:	2802      	cmp	r0, #2
 800112c:	d9eb      	bls.n	8001106 <HAL_RCC_OscConfig+0x2c6>
 800112e:	e743      	b.n	8000fb8 <HAL_RCC_OscConfig+0x178>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001130:	686b      	ldr	r3, [r5, #4]
 8001132:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001136:	4303      	orrs	r3, r0
 8001138:	606b      	str	r3, [r5, #4]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800113a:	6869      	ldr	r1, [r5, #4]
 800113c:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8001140:	fa93 f3a3 	rbit	r3, r3
 8001144:	fab3 f283 	clz	r2, r3
 8001148:	69e3      	ldr	r3, [r4, #28]
 800114a:	4093      	lsls	r3, r2
 800114c:	f021 427f 	bic.w	r2, r1, #4278190080	; 0xff000000
 8001150:	4313      	orrs	r3, r2
 8001152:	606b      	str	r3, [r5, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001154:	f7ff fe34 	bl	8000dc0 <RCC_SetFlashLatencyFromMSIRange>
 8001158:	2800      	cmp	r0, #0
 800115a:	f43f aeb6 	beq.w	8000eca <HAL_RCC_OscConfig+0x8a>
 800115e:	e704      	b.n	8000f6a <HAL_RCC_OscConfig+0x12a>
 8001160:	40023800 	.word	0x40023800
 8001164:	08003b3a 	.word	0x08003b3a
 8001168:	20000000 	.word	0x20000000
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800116c:	69a2      	ldr	r2, [r4, #24]
 800116e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001172:	2a00      	cmp	r2, #0
 8001174:	d037      	beq.n	80011e6 <HAL_RCC_OscConfig+0x3a6>
 8001176:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_MSI_ENABLE();
 800117a:	fab3 f383 	clz	r3, r3
 800117e:	2601      	movs	r6, #1
 8001180:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001184:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8001188:	009b      	lsls	r3, r3, #2
 800118a:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 800118c:	f7ff fcb8 	bl	8000b00 <HAL_GetTick>
 8001190:	f44f 7700 	mov.w	r7, #512	; 0x200
 8001194:	4680      	mov	r8, r0
 8001196:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 800119a:	682a      	ldr	r2, [r5, #0]
 800119c:	fa97 f3a7 	rbit	r3, r7
 80011a0:	fab3 f383 	clz	r3, r3
 80011a4:	f003 031f 	and.w	r3, r3, #31
 80011a8:	fa06 f303 	lsl.w	r3, r6, r3
 80011ac:	4213      	tst	r3, r2
 80011ae:	d013      	beq.n	80011d8 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011b0:	686b      	ldr	r3, [r5, #4]
 80011b2:	6a22      	ldr	r2, [r4, #32]
 80011b4:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80011b8:	4313      	orrs	r3, r2
 80011ba:	606b      	str	r3, [r5, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80011bc:	6869      	ldr	r1, [r5, #4]
 80011be:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 80011c2:	fa93 f3a3 	rbit	r3, r3
 80011c6:	fab3 f283 	clz	r2, r3
 80011ca:	69e3      	ldr	r3, [r4, #28]
 80011cc:	4093      	lsls	r3, r2
 80011ce:	f021 427f 	bic.w	r2, r1, #4278190080	; 0xff000000
 80011d2:	4313      	orrs	r3, r2
 80011d4:	606b      	str	r3, [r5, #4]
 80011d6:	e696      	b.n	8000f06 <HAL_RCC_OscConfig+0xc6>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80011d8:	f7ff fc92 	bl	8000b00 <HAL_GetTick>
 80011dc:	eba0 0008 	sub.w	r0, r0, r8
 80011e0:	2802      	cmp	r0, #2
 80011e2:	d9d8      	bls.n	8001196 <HAL_RCC_OscConfig+0x356>
 80011e4:	e6e8      	b.n	8000fb8 <HAL_RCC_OscConfig+0x178>
 80011e6:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_MSI_DISABLE();
 80011ea:	fab3 f383 	clz	r3, r3
 80011ee:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80011f2:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 80011f6:	009b      	lsls	r3, r3, #2
 80011f8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80011fa:	f7ff fc81 	bl	8000b00 <HAL_GetTick>
 80011fe:	f44f 7600 	mov.w	r6, #512	; 0x200
 8001202:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET)
 8001204:	2701      	movs	r7, #1
 8001206:	fa96 f3a6 	rbit	r3, r6
 800120a:	682a      	ldr	r2, [r5, #0]
 800120c:	fa96 f3a6 	rbit	r3, r6
 8001210:	fab3 f383 	clz	r3, r3
 8001214:	f003 031f 	and.w	r3, r3, #31
 8001218:	fa07 f303 	lsl.w	r3, r7, r3
 800121c:	4213      	tst	r3, r2
 800121e:	f43f ae72 	beq.w	8000f06 <HAL_RCC_OscConfig+0xc6>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001222:	f7ff fc6d 	bl	8000b00 <HAL_GetTick>
 8001226:	eba0 0008 	sub.w	r0, r0, r8
 800122a:	2802      	cmp	r0, #2
 800122c:	d9eb      	bls.n	8001206 <HAL_RCC_OscConfig+0x3c6>
 800122e:	e6c3      	b.n	8000fb8 <HAL_RCC_OscConfig+0x178>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001230:	6962      	ldr	r2, [r4, #20]
 8001232:	2501      	movs	r5, #1
 8001234:	49a9      	ldr	r1, [pc, #676]	; (80014dc <HAL_RCC_OscConfig+0x69c>)
 8001236:	b302      	cbz	r2, 800127a <HAL_RCC_OscConfig+0x43a>
 8001238:	fa95 f3a5 	rbit	r3, r5
      __HAL_RCC_LSI_ENABLE();
 800123c:	fab3 f383 	clz	r3, r3
 8001240:	440b      	add	r3, r1
 8001242:	009b      	lsls	r3, r3, #2
 8001244:	601d      	str	r5, [r3, #0]
      tickstart = HAL_GetTick();
 8001246:	f7ff fc5b 	bl	8000b00 <HAL_GetTick>
 800124a:	2602      	movs	r6, #2
 800124c:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800124e:	4fa4      	ldr	r7, [pc, #656]	; (80014e0 <HAL_RCC_OscConfig+0x6a0>)
 8001250:	fa96 f3a6 	rbit	r3, r6
 8001254:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001256:	fa96 f3a6 	rbit	r3, r6
 800125a:	fab3 f383 	clz	r3, r3
 800125e:	f003 031f 	and.w	r3, r3, #31
 8001262:	fa05 f303 	lsl.w	r3, r5, r3
 8001266:	4213      	tst	r3, r2
 8001268:	f47f ae51 	bne.w	8000f0e <HAL_RCC_OscConfig+0xce>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800126c:	f7ff fc48 	bl	8000b00 <HAL_GetTick>
 8001270:	eba0 0008 	sub.w	r0, r0, r8
 8001274:	2802      	cmp	r0, #2
 8001276:	d9eb      	bls.n	8001250 <HAL_RCC_OscConfig+0x410>
 8001278:	e69e      	b.n	8000fb8 <HAL_RCC_OscConfig+0x178>
 800127a:	fa95 f3a5 	rbit	r3, r5
      __HAL_RCC_LSI_DISABLE();
 800127e:	fab3 f383 	clz	r3, r3
 8001282:	440b      	add	r3, r1
 8001284:	009b      	lsls	r3, r3, #2
 8001286:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001288:	f7ff fc3a 	bl	8000b00 <HAL_GetTick>
 800128c:	2602      	movs	r6, #2
 800128e:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001290:	4f93      	ldr	r7, [pc, #588]	; (80014e0 <HAL_RCC_OscConfig+0x6a0>)
 8001292:	fa96 f3a6 	rbit	r3, r6
 8001296:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001298:	fa96 f3a6 	rbit	r3, r6
 800129c:	fab3 f383 	clz	r3, r3
 80012a0:	f003 031f 	and.w	r3, r3, #31
 80012a4:	fa05 f303 	lsl.w	r3, r5, r3
 80012a8:	4213      	tst	r3, r2
 80012aa:	f43f ae30 	beq.w	8000f0e <HAL_RCC_OscConfig+0xce>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012ae:	f7ff fc27 	bl	8000b00 <HAL_GetTick>
 80012b2:	eba0 0008 	sub.w	r0, r0, r8
 80012b6:	2802      	cmp	r0, #2
 80012b8:	d9eb      	bls.n	8001292 <HAL_RCC_OscConfig+0x452>
 80012ba:	e67d      	b.n	8000fb8 <HAL_RCC_OscConfig+0x178>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012bc:	4b88      	ldr	r3, [pc, #544]	; (80014e0 <HAL_RCC_OscConfig+0x6a0>)
 80012be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012c0:	00d1      	lsls	r1, r2, #3
 80012c2:	d434      	bmi.n	800132e <HAL_RCC_OscConfig+0x4ee>
      pwrclkchanged = SET;
 80012c4:	2601      	movs	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80012c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012c8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80012cc:	625a      	str	r2, [r3, #36]	; 0x24
 80012ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012d4:	9301      	str	r3, [sp, #4]
 80012d6:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012d8:	4d82      	ldr	r5, [pc, #520]	; (80014e4 <HAL_RCC_OscConfig+0x6a4>)
 80012da:	682b      	ldr	r3, [r5, #0]
 80012dc:	05da      	lsls	r2, r3, #23
 80012de:	d528      	bpl.n	8001332 <HAL_RCC_OscConfig+0x4f2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012e0:	68a3      	ldr	r3, [r4, #8]
 80012e2:	4d7f      	ldr	r5, [pc, #508]	; (80014e0 <HAL_RCC_OscConfig+0x6a0>)
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d134      	bne.n	8001352 <HAL_RCC_OscConfig+0x512>
 80012e8:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80012ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012ee:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 80012f0:	f7ff fc06 	bl	8000b00 <HAL_GetTick>
 80012f4:	f44f 7500 	mov.w	r5, #512	; 0x200
 80012f8:	4681      	mov	r9, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012fa:	2701      	movs	r7, #1
 80012fc:	f8df 81e0 	ldr.w	r8, [pc, #480]	; 80014e0 <HAL_RCC_OscConfig+0x6a0>
 8001300:	fa95 f3a5 	rbit	r3, r5
 8001304:	f8d8 2034 	ldr.w	r2, [r8, #52]	; 0x34
 8001308:	fa95 f3a5 	rbit	r3, r5
 800130c:	fab3 f383 	clz	r3, r3
 8001310:	f003 031f 	and.w	r3, r3, #31
 8001314:	fa07 f303 	lsl.w	r3, r7, r3
 8001318:	4213      	tst	r3, r2
 800131a:	d04e      	beq.n	80013ba <HAL_RCC_OscConfig+0x57a>
    if(pwrclkchanged == SET)
 800131c:	2e00      	cmp	r6, #0
 800131e:	f43f adfa 	beq.w	8000f16 <HAL_RCC_OscConfig+0xd6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001322:	4a6f      	ldr	r2, [pc, #444]	; (80014e0 <HAL_RCC_OscConfig+0x6a0>)
 8001324:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8001326:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800132a:	6253      	str	r3, [r2, #36]	; 0x24
 800132c:	e5f3      	b.n	8000f16 <HAL_RCC_OscConfig+0xd6>
    FlagStatus       pwrclkchanged = RESET;
 800132e:	2600      	movs	r6, #0
 8001330:	e7d2      	b.n	80012d8 <HAL_RCC_OscConfig+0x498>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001332:	682b      	ldr	r3, [r5, #0]
 8001334:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001338:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800133a:	f7ff fbe1 	bl	8000b00 <HAL_GetTick>
 800133e:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001340:	682b      	ldr	r3, [r5, #0]
 8001342:	05db      	lsls	r3, r3, #23
 8001344:	d4cc      	bmi.n	80012e0 <HAL_RCC_OscConfig+0x4a0>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001346:	f7ff fbdb 	bl	8000b00 <HAL_GetTick>
 800134a:	1bc0      	subs	r0, r0, r7
 800134c:	2864      	cmp	r0, #100	; 0x64
 800134e:	d9f7      	bls.n	8001340 <HAL_RCC_OscConfig+0x500>
 8001350:	e632      	b.n	8000fb8 <HAL_RCC_OscConfig+0x178>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001352:	bb23      	cbnz	r3, 800139e <HAL_RCC_OscConfig+0x55e>
 8001354:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8001356:	f44f 7700 	mov.w	r7, #512	; 0x200
 800135a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800135e:	636b      	str	r3, [r5, #52]	; 0x34
 8001360:	6b6b      	ldr	r3, [r5, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001362:	f04f 0801 	mov.w	r8, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001366:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800136a:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 800136c:	f7ff fbc8 	bl	8000b00 <HAL_GetTick>
 8001370:	4681      	mov	r9, r0
 8001372:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001376:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8001378:	fa97 f3a7 	rbit	r3, r7
 800137c:	fab3 f383 	clz	r3, r3
 8001380:	f003 031f 	and.w	r3, r3, #31
 8001384:	fa08 f303 	lsl.w	r3, r8, r3
 8001388:	4213      	tst	r3, r2
 800138a:	d0c7      	beq.n	800131c <HAL_RCC_OscConfig+0x4dc>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800138c:	f7ff fbb8 	bl	8000b00 <HAL_GetTick>
 8001390:	f241 3388 	movw	r3, #5000	; 0x1388
 8001394:	eba0 0009 	sub.w	r0, r0, r9
 8001398:	4298      	cmp	r0, r3
 800139a:	d9ea      	bls.n	8001372 <HAL_RCC_OscConfig+0x532>
 800139c:	e60c      	b.n	8000fb8 <HAL_RCC_OscConfig+0x178>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800139e:	2b05      	cmp	r3, #5
 80013a0:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80013a2:	d103      	bne.n	80013ac <HAL_RCC_OscConfig+0x56c>
 80013a4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80013a8:	636b      	str	r3, [r5, #52]	; 0x34
 80013aa:	e79d      	b.n	80012e8 <HAL_RCC_OscConfig+0x4a8>
 80013ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80013b0:	636b      	str	r3, [r5, #52]	; 0x34
 80013b2:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80013b4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80013b8:	e799      	b.n	80012ee <HAL_RCC_OscConfig+0x4ae>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013ba:	f7ff fba1 	bl	8000b00 <HAL_GetTick>
 80013be:	f241 3388 	movw	r3, #5000	; 0x1388
 80013c2:	eba0 0009 	sub.w	r0, r0, r9
 80013c6:	4298      	cmp	r0, r3
 80013c8:	d99a      	bls.n	8001300 <HAL_RCC_OscConfig+0x4c0>
 80013ca:	e5f5      	b.n	8000fb8 <HAL_RCC_OscConfig+0x178>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013cc:	4d44      	ldr	r5, [pc, #272]	; (80014e0 <HAL_RCC_OscConfig+0x6a0>)
 80013ce:	68ab      	ldr	r3, [r5, #8]
 80013d0:	f003 030c 	and.w	r3, r3, #12
 80013d4:	2b0c      	cmp	r3, #12
 80013d6:	f43f adc8 	beq.w	8000f6a <HAL_RCC_OscConfig+0x12a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013da:	2a02      	cmp	r2, #2
 80013dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80013e0:	d156      	bne.n	8001490 <HAL_RCC_OscConfig+0x650>
 80013e2:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 80013e6:	fab3 f383 	clz	r3, r3
 80013ea:	2200      	movs	r2, #0
 80013ec:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80013f0:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80013f8:	f7ff fb82 	bl	8000b00 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013fc:	462e      	mov	r6, r5
        tickstart = HAL_GetTick();
 80013fe:	4680      	mov	r8, r0
 8001400:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001404:	2501      	movs	r5, #1
 8001406:	fa97 f3a7 	rbit	r3, r7
 800140a:	6832      	ldr	r2, [r6, #0]
 800140c:	fa97 f3a7 	rbit	r3, r7
 8001410:	fab3 f383 	clz	r3, r3
 8001414:	f003 031f 	and.w	r3, r3, #31
 8001418:	fa05 f303 	lsl.w	r3, r5, r3
 800141c:	4213      	tst	r3, r2
 800141e:	d130      	bne.n	8001482 <HAL_RCC_OscConfig+0x642>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001420:	68b2      	ldr	r2, [r6, #8]
 8001422:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001424:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001426:	f422 027d 	bic.w	r2, r2, #16580608	; 0xfd0000
 800142a:	430b      	orrs	r3, r1
 800142c:	4313      	orrs	r3, r2
 800142e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001430:	4313      	orrs	r3, r2
 8001432:	60b3      	str	r3, [r6, #8]
 8001434:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001438:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 800143c:	fab3 f383 	clz	r3, r3
 8001440:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001444:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	601d      	str	r5, [r3, #0]
        tickstart = HAL_GetTick();
 800144c:	f7ff fb58 	bl	8000b00 <HAL_GetTick>
 8001450:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 8001454:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001456:	2501      	movs	r5, #1
 8001458:	4e21      	ldr	r6, [pc, #132]	; (80014e0 <HAL_RCC_OscConfig+0x6a0>)
 800145a:	fa94 f3a4 	rbit	r3, r4
 800145e:	6832      	ldr	r2, [r6, #0]
 8001460:	fa94 f3a4 	rbit	r3, r4
 8001464:	fab3 f383 	clz	r3, r3
 8001468:	f003 031f 	and.w	r3, r3, #31
 800146c:	fa05 f303 	lsl.w	r3, r5, r3
 8001470:	4213      	tst	r3, r2
 8001472:	f47f ad54 	bne.w	8000f1e <HAL_RCC_OscConfig+0xde>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001476:	f7ff fb43 	bl	8000b00 <HAL_GetTick>
 800147a:	1bc0      	subs	r0, r0, r7
 800147c:	2802      	cmp	r0, #2
 800147e:	d9ec      	bls.n	800145a <HAL_RCC_OscConfig+0x61a>
 8001480:	e59a      	b.n	8000fb8 <HAL_RCC_OscConfig+0x178>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001482:	f7ff fb3d 	bl	8000b00 <HAL_GetTick>
 8001486:	eba0 0008 	sub.w	r0, r0, r8
 800148a:	2802      	cmp	r0, #2
 800148c:	d9bb      	bls.n	8001406 <HAL_RCC_OscConfig+0x5c6>
 800148e:	e593      	b.n	8000fb8 <HAL_RCC_OscConfig+0x178>
 8001490:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8001494:	fab3 f383 	clz	r3, r3
 8001498:	2200      	movs	r2, #0
 800149a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800149e:	f503 138e 	add.w	r3, r3, #1163264	; 0x11c000
 80014a2:	009b      	lsls	r3, r3, #2
 80014a4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80014a6:	f7ff fb2b 	bl	8000b00 <HAL_GetTick>
 80014aa:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 80014ae:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014b0:	2601      	movs	r6, #1
 80014b2:	fa94 f3a4 	rbit	r3, r4
 80014b6:	682a      	ldr	r2, [r5, #0]
 80014b8:	fa94 f3a4 	rbit	r3, r4
 80014bc:	fab3 f383 	clz	r3, r3
 80014c0:	f003 031f 	and.w	r3, r3, #31
 80014c4:	fa06 f303 	lsl.w	r3, r6, r3
 80014c8:	4213      	tst	r3, r2
 80014ca:	f43f ad28 	beq.w	8000f1e <HAL_RCC_OscConfig+0xde>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014ce:	f7ff fb17 	bl	8000b00 <HAL_GetTick>
 80014d2:	1bc0      	subs	r0, r0, r7
 80014d4:	2802      	cmp	r0, #2
 80014d6:	d9ec      	bls.n	80014b2 <HAL_RCC_OscConfig+0x672>
 80014d8:	e56e      	b.n	8000fb8 <HAL_RCC_OscConfig+0x178>
 80014da:	bf00      	nop
 80014dc:	1091c1a0 	.word	0x1091c1a0
 80014e0:	40023800 	.word	0x40023800
 80014e4:	40007000 	.word	0x40007000

080014e8 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 80014e8:	491e      	ldr	r1, [pc, #120]	; (8001564 <HAL_RCC_GetSysClockFreq+0x7c>)
{
 80014ea:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 80014ec:	688b      	ldr	r3, [r1, #8]
  switch (tmpreg & RCC_CFGR_SWS)
 80014ee:	f003 020c 	and.w	r2, r3, #12
 80014f2:	2a08      	cmp	r2, #8
 80014f4:	d005      	beq.n	8001502 <HAL_RCC_GetSysClockFreq+0x1a>
 80014f6:	2a0c      	cmp	r2, #12
 80014f8:	d005      	beq.n	8001506 <HAL_RCC_GetSysClockFreq+0x1e>
 80014fa:	2a04      	cmp	r2, #4
 80014fc:	d122      	bne.n	8001544 <HAL_RCC_GetSysClockFreq+0x5c>
      sysclockfreq = HSI_VALUE;
 80014fe:	481a      	ldr	r0, [pc, #104]	; (8001568 <HAL_RCC_GetSysClockFreq+0x80>)
}
 8001500:	bd10      	pop	{r4, pc}
      sysclockfreq = HSE_VALUE;
 8001502:	481a      	ldr	r0, [pc, #104]	; (800156c <HAL_RCC_GetSysClockFreq+0x84>)
 8001504:	bd10      	pop	{r4, pc}
 8001506:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800150a:	fa92 f2a2 	rbit	r2, r2
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800150e:	fab2 f282 	clz	r2, r2
 8001512:	f403 1070 	and.w	r0, r3, #3932160	; 0x3c0000
 8001516:	fa20 f202 	lsr.w	r2, r0, r2
 800151a:	4815      	ldr	r0, [pc, #84]	; (8001570 <HAL_RCC_GetSysClockFreq+0x88>)
 800151c:	5c84      	ldrb	r4, [r0, r2]
 800151e:	f44f 0040 	mov.w	r0, #12582912	; 0xc00000
 8001522:	fa90 f0a0 	rbit	r0, r0
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1U;
 8001526:	fab0 f280 	clz	r2, r0
 800152a:	f403 0040 	and.w	r0, r3, #12582912	; 0xc00000
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800152e:	688b      	ldr	r3, [r1, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1U;
 8001530:	40d0      	lsrs	r0, r2
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001532:	03db      	lsls	r3, r3, #15
        pllvco = (HSE_VALUE * pllm) / plld;
 8001534:	bf4c      	ite	mi
 8001536:	4b0d      	ldrmi	r3, [pc, #52]	; (800156c <HAL_RCC_GetSysClockFreq+0x84>)
        pllvco = (HSI_VALUE * pllm) / plld;
 8001538:	4b0b      	ldrpl	r3, [pc, #44]	; (8001568 <HAL_RCC_GetSysClockFreq+0x80>)
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1U;
 800153a:	3001      	adds	r0, #1
        pllvco = (HSI_VALUE * pllm) / plld;
 800153c:	4363      	muls	r3, r4
 800153e:	fbb3 f0f0 	udiv	r0, r3, r0
 8001542:	bd10      	pop	{r4, pc}
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_BITNUMBER;
 8001544:	6848      	ldr	r0, [r1, #4]
 8001546:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800154a:	fa93 f3a3 	rbit	r3, r3
 800154e:	fab3 f383 	clz	r3, r3
 8001552:	f400 4060 	and.w	r0, r0, #57344	; 0xe000
 8001556:	40d8      	lsrs	r0, r3
      sysclockfreq = (32768U * (1U << (msiclkrange + 1U)));
 8001558:	1c43      	adds	r3, r0, #1
 800155a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800155e:	4098      	lsls	r0, r3
 8001560:	bd10      	pop	{r4, pc}
 8001562:	bf00      	nop
 8001564:	40023800 	.word	0x40023800
 8001568:	00f42400 	.word	0x00f42400
 800156c:	007a1200 	.word	0x007a1200
 8001570:	08003b52 	.word	0x08003b52

08001574 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001574:	4b6a      	ldr	r3, [pc, #424]	; (8001720 <HAL_RCC_ClockConfig+0x1ac>)
{
 8001576:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800157a:	681a      	ldr	r2, [r3, #0]
{
 800157c:	4606      	mov	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800157e:	f002 0201 	and.w	r2, r2, #1
 8001582:	428a      	cmp	r2, r1
{
 8001584:	460d      	mov	r5, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001586:	d330      	bcc.n	80015ea <HAL_RCC_ClockConfig+0x76>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001588:	6832      	ldr	r2, [r6, #0]
 800158a:	0794      	lsls	r4, r2, #30
 800158c:	d440      	bmi.n	8001610 <HAL_RCC_ClockConfig+0x9c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800158e:	07d0      	lsls	r0, r2, #31
 8001590:	d446      	bmi.n	8001620 <HAL_RCC_ClockConfig+0xac>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001592:	4b63      	ldr	r3, [pc, #396]	; (8001720 <HAL_RCC_ClockConfig+0x1ac>)
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	f002 0201 	and.w	r2, r2, #1
 800159a:	4295      	cmp	r5, r2
 800159c:	f0c0 80ae 	bcc.w	80016fc <HAL_RCC_ClockConfig+0x188>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015a0:	6832      	ldr	r2, [r6, #0]
 80015a2:	0751      	lsls	r1, r2, #29
 80015a4:	f100 80b3 	bmi.w	800170e <HAL_RCC_ClockConfig+0x19a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015a8:	0713      	lsls	r3, r2, #28
 80015aa:	d507      	bpl.n	80015bc <HAL_RCC_ClockConfig+0x48>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80015ac:	4a5d      	ldr	r2, [pc, #372]	; (8001724 <HAL_RCC_ClockConfig+0x1b0>)
 80015ae:	6931      	ldr	r1, [r6, #16]
 80015b0:	6893      	ldr	r3, [r2, #8]
 80015b2:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80015b6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80015ba:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80015bc:	f7ff ff94 	bl	80014e8 <HAL_RCC_GetSysClockFreq>
 80015c0:	4b58      	ldr	r3, [pc, #352]	; (8001724 <HAL_RCC_ClockConfig+0x1b0>)
 80015c2:	22f0      	movs	r2, #240	; 0xf0
 80015c4:	689b      	ldr	r3, [r3, #8]
 80015c6:	fa92 f2a2 	rbit	r2, r2
 80015ca:	fab2 f282 	clz	r2, r2
 80015ce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80015d2:	40d3      	lsrs	r3, r2
 80015d4:	4a54      	ldr	r2, [pc, #336]	; (8001728 <HAL_RCC_ClockConfig+0x1b4>)
 80015d6:	5cd3      	ldrb	r3, [r2, r3]
 80015d8:	40d8      	lsrs	r0, r3
 80015da:	4b54      	ldr	r3, [pc, #336]	; (800172c <HAL_RCC_ClockConfig+0x1b8>)
 80015dc:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80015de:	2000      	movs	r0, #0
 80015e0:	f7ff fa66 	bl	8000ab0 <HAL_InitTick>
  return HAL_OK;
 80015e4:	2000      	movs	r0, #0
}
 80015e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015ea:	2901      	cmp	r1, #1
 80015ec:	bf02      	ittt	eq
 80015ee:	681a      	ldreq	r2, [r3, #0]
 80015f0:	f042 0204 	orreq.w	r2, r2, #4
 80015f4:	601a      	streq	r2, [r3, #0]
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	f022 0201 	bic.w	r2, r2, #1
 80015fc:	430a      	orrs	r2, r1
 80015fe:	601a      	str	r2, [r3, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f003 0301 	and.w	r3, r3, #1
 8001606:	4299      	cmp	r1, r3
 8001608:	d0be      	beq.n	8001588 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 800160a:	2001      	movs	r0, #1
 800160c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001610:	4944      	ldr	r1, [pc, #272]	; (8001724 <HAL_RCC_ClockConfig+0x1b0>)
 8001612:	68b0      	ldr	r0, [r6, #8]
 8001614:	688b      	ldr	r3, [r1, #8]
 8001616:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800161a:	4303      	orrs	r3, r0
 800161c:	608b      	str	r3, [r1, #8]
 800161e:	e7b6      	b.n	800158e <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001620:	6872      	ldr	r2, [r6, #4]
 8001622:	4940      	ldr	r1, [pc, #256]	; (8001724 <HAL_RCC_ClockConfig+0x1b0>)
 8001624:	2a02      	cmp	r2, #2
 8001626:	d10f      	bne.n	8001648 <HAL_RCC_ClockConfig+0xd4>
 8001628:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800162c:	fa93 f0a3 	rbit	r0, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8001630:	6808      	ldr	r0, [r1, #0]
 8001632:	fa93 f3a3 	rbit	r3, r3
 8001636:	fab3 f383 	clz	r3, r3
 800163a:	2101      	movs	r1, #1
 800163c:	f003 031f 	and.w	r3, r3, #31
 8001640:	fa01 f303 	lsl.w	r3, r1, r3
 8001644:	4203      	tst	r3, r0
 8001646:	e013      	b.n	8001670 <HAL_RCC_ClockConfig+0xfc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001648:	2a03      	cmp	r2, #3
 800164a:	d102      	bne.n	8001652 <HAL_RCC_ClockConfig+0xde>
 800164c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001650:	e7ec      	b.n	800162c <HAL_RCC_ClockConfig+0xb8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001652:	2a01      	cmp	r2, #1
 8001654:	d129      	bne.n	80016aa <HAL_RCC_ClockConfig+0x136>
 8001656:	2302      	movs	r3, #2
 8001658:	fa93 f0a3 	rbit	r0, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800165c:	6809      	ldr	r1, [r1, #0]
 800165e:	fa93 f3a3 	rbit	r3, r3
 8001662:	fab3 f383 	clz	r3, r3
 8001666:	f003 031f 	and.w	r3, r3, #31
 800166a:	fa02 f303 	lsl.w	r3, r2, r3
 800166e:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8001670:	d0cb      	beq.n	800160a <HAL_RCC_ClockConfig+0x96>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001672:	4c2c      	ldr	r4, [pc, #176]	; (8001724 <HAL_RCC_ClockConfig+0x1b0>)
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001674:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001678:	68a3      	ldr	r3, [r4, #8]
 800167a:	f023 0303 	bic.w	r3, r3, #3
 800167e:	431a      	orrs	r2, r3
 8001680:	60a2      	str	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8001682:	f7ff fa3d 	bl	8000b00 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001686:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8001688:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800168a:	2b02      	cmp	r3, #2
 800168c:	d110      	bne.n	80016b0 <HAL_RCC_ClockConfig+0x13c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800168e:	68a3      	ldr	r3, [r4, #8]
 8001690:	f003 030c 	and.w	r3, r3, #12
 8001694:	2b08      	cmp	r3, #8
 8001696:	f43f af7c 	beq.w	8001592 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800169a:	f7ff fa31 	bl	8000b00 <HAL_GetTick>
 800169e:	1bc0      	subs	r0, r0, r7
 80016a0:	4540      	cmp	r0, r8
 80016a2:	d9f4      	bls.n	800168e <HAL_RCC_ClockConfig+0x11a>
          return HAL_TIMEOUT;
 80016a4:	2003      	movs	r0, #3
 80016a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80016aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80016ae:	e7bd      	b.n	800162c <HAL_RCC_ClockConfig+0xb8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016b0:	2b03      	cmp	r3, #3
 80016b2:	d10b      	bne.n	80016cc <HAL_RCC_ClockConfig+0x158>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016b4:	68a3      	ldr	r3, [r4, #8]
 80016b6:	f003 030c 	and.w	r3, r3, #12
 80016ba:	2b0c      	cmp	r3, #12
 80016bc:	f43f af69 	beq.w	8001592 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016c0:	f7ff fa1e 	bl	8000b00 <HAL_GetTick>
 80016c4:	1bc0      	subs	r0, r0, r7
 80016c6:	4540      	cmp	r0, r8
 80016c8:	d9f4      	bls.n	80016b4 <HAL_RCC_ClockConfig+0x140>
 80016ca:	e7eb      	b.n	80016a4 <HAL_RCC_ClockConfig+0x130>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	d110      	bne.n	80016f2 <HAL_RCC_ClockConfig+0x17e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80016d0:	68a3      	ldr	r3, [r4, #8]
 80016d2:	f003 030c 	and.w	r3, r3, #12
 80016d6:	2b04      	cmp	r3, #4
 80016d8:	f43f af5b 	beq.w	8001592 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016dc:	f7ff fa10 	bl	8000b00 <HAL_GetTick>
 80016e0:	1bc0      	subs	r0, r0, r7
 80016e2:	4540      	cmp	r0, r8
 80016e4:	d9f4      	bls.n	80016d0 <HAL_RCC_ClockConfig+0x15c>
 80016e6:	e7dd      	b.n	80016a4 <HAL_RCC_ClockConfig+0x130>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016e8:	f7ff fa0a 	bl	8000b00 <HAL_GetTick>
 80016ec:	1bc0      	subs	r0, r0, r7
 80016ee:	4540      	cmp	r0, r8
 80016f0:	d8d8      	bhi.n	80016a4 <HAL_RCC_ClockConfig+0x130>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80016f2:	68a3      	ldr	r3, [r4, #8]
 80016f4:	f013 0f0c 	tst.w	r3, #12
 80016f8:	d1f6      	bne.n	80016e8 <HAL_RCC_ClockConfig+0x174>
 80016fa:	e74a      	b.n	8001592 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016fc:	681a      	ldr	r2, [r3, #0]
 80016fe:	f022 0201 	bic.w	r2, r2, #1
 8001702:	601a      	str	r2, [r3, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	07da      	lsls	r2, r3, #31
 8001708:	f53f af7f 	bmi.w	800160a <HAL_RCC_ClockConfig+0x96>
 800170c:	e748      	b.n	80015a0 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800170e:	4905      	ldr	r1, [pc, #20]	; (8001724 <HAL_RCC_ClockConfig+0x1b0>)
 8001710:	68f0      	ldr	r0, [r6, #12]
 8001712:	688b      	ldr	r3, [r1, #8]
 8001714:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001718:	4303      	orrs	r3, r0
 800171a:	608b      	str	r3, [r1, #8]
 800171c:	e744      	b.n	80015a8 <HAL_RCC_ClockConfig+0x34>
 800171e:	bf00      	nop
 8001720:	40023c00 	.word	0x40023c00
 8001724:	40023800 	.word	0x40023800
 8001728:	08003b3a 	.word	0x08003b3a
 800172c:	20000000 	.word	0x20000000

08001730 <HAL_RCC_GetHCLKFreq>:
}
 8001730:	4b01      	ldr	r3, [pc, #4]	; (8001738 <HAL_RCC_GetHCLKFreq+0x8>)
 8001732:	6818      	ldr	r0, [r3, #0]
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop
 8001738:	20000000 	.word	0x20000000

0800173c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800173c:	4b08      	ldr	r3, [pc, #32]	; (8001760 <HAL_RCC_GetPCLK1Freq+0x24>)
 800173e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	fa92 f2a2 	rbit	r2, r2
 8001748:	fab2 f282 	clz	r2, r2
 800174c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001750:	40d3      	lsrs	r3, r2
 8001752:	4a04      	ldr	r2, [pc, #16]	; (8001764 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001754:	5cd3      	ldrb	r3, [r2, r3]
 8001756:	4a04      	ldr	r2, [pc, #16]	; (8001768 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8001758:	6810      	ldr	r0, [r2, #0]
}    
 800175a:	40d8      	lsrs	r0, r3
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	40023800 	.word	0x40023800
 8001764:	08003b4a 	.word	0x08003b4a
 8001768:	20000000 	.word	0x20000000

0800176c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800176c:	4b08      	ldr	r3, [pc, #32]	; (8001790 <HAL_RCC_GetPCLK2Freq+0x24>)
 800176e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001772:	689b      	ldr	r3, [r3, #8]
 8001774:	fa92 f2a2 	rbit	r2, r2
 8001778:	fab2 f282 	clz	r2, r2
 800177c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001780:	40d3      	lsrs	r3, r2
 8001782:	4a04      	ldr	r2, [pc, #16]	; (8001794 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001784:	5cd3      	ldrb	r3, [r2, r3]
 8001786:	4a04      	ldr	r2, [pc, #16]	; (8001798 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8001788:	6810      	ldr	r0, [r2, #0]
} 
 800178a:	40d8      	lsrs	r0, r3
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop
 8001790:	40023800 	.word	0x40023800
 8001794:	08003b4a 	.word	0x08003b4a
 8001798:	20000000 	.word	0x20000000

0800179c <UART_SetConfig>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800179c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80017a0:	4681      	mov	r9, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80017a2:	6805      	ldr	r5, [r0, #0]
 80017a4:	68c2      	ldr	r2, [r0, #12]
 80017a6:	692b      	ldr	r3, [r5, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80017a8:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80017aa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80017ae:	4313      	orrs	r3, r2
 80017b0:	612b      	str	r3, [r5, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80017b2:	6883      	ldr	r3, [r0, #8]
 80017b4:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, 
 80017b6:	68ea      	ldr	r2, [r5, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80017b8:	4303      	orrs	r3, r0
 80017ba:	f8d9 0014 	ldr.w	r0, [r9, #20]
  MODIFY_REG(huart->Instance->CR1, 
 80017be:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80017c2:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, 
 80017c4:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80017c8:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 80017ca:	4313      	orrs	r3, r2
 80017cc:	60eb      	str	r3, [r5, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
  
  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80017ce:	696b      	ldr	r3, [r5, #20]
 80017d0:	f8d9 2018 	ldr.w	r2, [r9, #24]
 80017d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80017d8:	4313      	orrs	r3, r2
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80017da:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80017de:	616b      	str	r3, [r5, #20]
 80017e0:	4b7e      	ldr	r3, [pc, #504]	; (80019dc <UART_SetConfig+0x240>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80017e2:	d17f      	bne.n	80018e4 <UART_SetConfig+0x148>
  {
    /*------- UART-associated USART registers setting : BRR Configuration ------*/
    if((huart->Instance == USART1))
 80017e4:	429d      	cmp	r5, r3
 80017e6:	f04f 0419 	mov.w	r4, #25
 80017ea:	d147      	bne.n	800187c <UART_SetConfig+0xe0>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80017ec:	f7ff ffbe 	bl	800176c <HAL_RCC_GetPCLK2Freq>
 80017f0:	fb04 f300 	mul.w	r3, r4, r0
 80017f4:	f8d9 7004 	ldr.w	r7, [r9, #4]
 80017f8:	f04f 0864 	mov.w	r8, #100	; 0x64
 80017fc:	007f      	lsls	r7, r7, #1
 80017fe:	fbb3 f3f7 	udiv	r3, r3, r7
 8001802:	fbb3 f3f8 	udiv	r3, r3, r8
 8001806:	011f      	lsls	r7, r3, #4
 8001808:	f7ff ffb0 	bl	800176c <HAL_RCC_GetPCLK2Freq>
 800180c:	4360      	muls	r0, r4
 800180e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001812:	005b      	lsls	r3, r3, #1
 8001814:	fbb0 f6f3 	udiv	r6, r0, r3
 8001818:	f7ff ffa8 	bl	800176c <HAL_RCC_GetPCLK2Freq>
 800181c:	4360      	muls	r0, r4
 800181e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001822:	005b      	lsls	r3, r3, #1
 8001824:	fbb0 f3f3 	udiv	r3, r0, r3
 8001828:	fbb3 f3f8 	udiv	r3, r3, r8
 800182c:	fb08 6313 	mls	r3, r8, r3, r6
 8001830:	00db      	lsls	r3, r3, #3
 8001832:	3332      	adds	r3, #50	; 0x32
 8001834:	fbb3 f3f8 	udiv	r3, r3, r8
 8001838:	005b      	lsls	r3, r3, #1
 800183a:	f403 76f8 	and.w	r6, r3, #496	; 0x1f0
 800183e:	f7ff ff95 	bl	800176c <HAL_RCC_GetPCLK2Freq>
 8001842:	4360      	muls	r0, r4
 8001844:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8001848:	0052      	lsls	r2, r2, #1
 800184a:	fbb0 faf2 	udiv	sl, r0, r2
 800184e:	f7ff ff8d 	bl	800176c <HAL_RCC_GetPCLK2Freq>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001852:	4360      	muls	r0, r4
 8001854:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001858:	005b      	lsls	r3, r3, #1
 800185a:	fbb0 f3f3 	udiv	r3, r0, r3
 800185e:	fbb3 f3f8 	udiv	r3, r3, r8
 8001862:	fb08 a313 	mls	r3, r8, r3, sl
 8001866:	00db      	lsls	r3, r3, #3
 8001868:	3332      	adds	r3, #50	; 0x32
 800186a:	fbb3 f3f8 	udiv	r3, r3, r8
 800186e:	f003 0307 	and.w	r3, r3, #7
 8001872:	443b      	add	r3, r7
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001874:	4433      	add	r3, r6
 8001876:	60ab      	str	r3, [r5, #8]
 8001878:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800187c:	f7ff ff5e 	bl	800173c <HAL_RCC_GetPCLK1Freq>
 8001880:	fb04 f300 	mul.w	r3, r4, r0
 8001884:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8001888:	f04f 0864 	mov.w	r8, #100	; 0x64
 800188c:	007f      	lsls	r7, r7, #1
 800188e:	fbb3 f3f7 	udiv	r3, r3, r7
 8001892:	fbb3 f3f8 	udiv	r3, r3, r8
 8001896:	011f      	lsls	r7, r3, #4
 8001898:	f7ff ff50 	bl	800173c <HAL_RCC_GetPCLK1Freq>
 800189c:	4360      	muls	r0, r4
 800189e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80018a2:	005b      	lsls	r3, r3, #1
 80018a4:	fbb0 f6f3 	udiv	r6, r0, r3
 80018a8:	f7ff ff48 	bl	800173c <HAL_RCC_GetPCLK1Freq>
 80018ac:	4360      	muls	r0, r4
 80018ae:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80018b2:	005b      	lsls	r3, r3, #1
 80018b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80018b8:	fbb3 f3f8 	udiv	r3, r3, r8
 80018bc:	fb08 6313 	mls	r3, r8, r3, r6
 80018c0:	00db      	lsls	r3, r3, #3
 80018c2:	3332      	adds	r3, #50	; 0x32
 80018c4:	fbb3 f3f8 	udiv	r3, r3, r8
 80018c8:	005b      	lsls	r3, r3, #1
 80018ca:	f403 76f8 	and.w	r6, r3, #496	; 0x1f0
 80018ce:	f7ff ff35 	bl	800173c <HAL_RCC_GetPCLK1Freq>
 80018d2:	4360      	muls	r0, r4
 80018d4:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80018d8:	0052      	lsls	r2, r2, #1
 80018da:	fbb0 faf2 	udiv	sl, r0, r2
 80018de:	f7ff ff2d 	bl	800173c <HAL_RCC_GetPCLK1Freq>
 80018e2:	e7b6      	b.n	8001852 <UART_SetConfig+0xb6>
    if((huart->Instance == USART1))
 80018e4:	429d      	cmp	r5, r3
 80018e6:	f04f 0419 	mov.w	r4, #25
 80018ea:	d143      	bne.n	8001974 <UART_SetConfig+0x1d8>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80018ec:	f7ff ff3e 	bl	800176c <HAL_RCC_GetPCLK2Freq>
 80018f0:	fb04 f300 	mul.w	r3, r4, r0
 80018f4:	f8d9 6004 	ldr.w	r6, [r9, #4]
 80018f8:	f04f 0864 	mov.w	r8, #100	; 0x64
 80018fc:	00b6      	lsls	r6, r6, #2
 80018fe:	fbb3 f3f6 	udiv	r3, r3, r6
 8001902:	fbb3 f3f8 	udiv	r3, r3, r8
 8001906:	011e      	lsls	r6, r3, #4
 8001908:	f7ff ff30 	bl	800176c <HAL_RCC_GetPCLK2Freq>
 800190c:	4360      	muls	r0, r4
 800190e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	fbb0 f7f3 	udiv	r7, r0, r3
 8001918:	f7ff ff28 	bl	800176c <HAL_RCC_GetPCLK2Freq>
 800191c:	4360      	muls	r0, r4
 800191e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	fbb0 f3f3 	udiv	r3, r0, r3
 8001928:	fbb3 f3f8 	udiv	r3, r3, r8
 800192c:	fb08 7313 	mls	r3, r8, r3, r7
 8001930:	011b      	lsls	r3, r3, #4
 8001932:	3332      	adds	r3, #50	; 0x32
 8001934:	fbb3 f3f8 	udiv	r3, r3, r8
 8001938:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 800193c:	f7ff ff16 	bl	800176c <HAL_RCC_GetPCLK2Freq>
 8001940:	4360      	muls	r0, r4
 8001942:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8001946:	0092      	lsls	r2, r2, #2
 8001948:	fbb0 faf2 	udiv	sl, r0, r2
 800194c:	f7ff ff0e 	bl	800176c <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001950:	4360      	muls	r0, r4
 8001952:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001956:	009b      	lsls	r3, r3, #2
 8001958:	fbb0 f3f3 	udiv	r3, r0, r3
 800195c:	fbb3 f3f8 	udiv	r3, r3, r8
 8001960:	fb08 a313 	mls	r3, r8, r3, sl
 8001964:	011b      	lsls	r3, r3, #4
 8001966:	3332      	adds	r3, #50	; 0x32
 8001968:	fbb3 f3f8 	udiv	r3, r3, r8
 800196c:	f003 030f 	and.w	r3, r3, #15
 8001970:	433b      	orrs	r3, r7
 8001972:	e77f      	b.n	8001874 <UART_SetConfig+0xd8>
 8001974:	f7ff fee2 	bl	800173c <HAL_RCC_GetPCLK1Freq>
 8001978:	fb04 f300 	mul.w	r3, r4, r0
 800197c:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8001980:	f04f 0864 	mov.w	r8, #100	; 0x64
 8001984:	00b6      	lsls	r6, r6, #2
 8001986:	fbb3 f3f6 	udiv	r3, r3, r6
 800198a:	fbb3 f3f8 	udiv	r3, r3, r8
 800198e:	011e      	lsls	r6, r3, #4
 8001990:	f7ff fed4 	bl	800173c <HAL_RCC_GetPCLK1Freq>
 8001994:	4360      	muls	r0, r4
 8001996:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	fbb0 f7f3 	udiv	r7, r0, r3
 80019a0:	f7ff fecc 	bl	800173c <HAL_RCC_GetPCLK1Freq>
 80019a4:	4360      	muls	r0, r4
 80019a6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	fbb0 f3f3 	udiv	r3, r0, r3
 80019b0:	fbb3 f3f8 	udiv	r3, r3, r8
 80019b4:	fb08 7313 	mls	r3, r8, r3, r7
 80019b8:	011b      	lsls	r3, r3, #4
 80019ba:	3332      	adds	r3, #50	; 0x32
 80019bc:	fbb3 f3f8 	udiv	r3, r3, r8
 80019c0:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 80019c4:	f7ff feba 	bl	800173c <HAL_RCC_GetPCLK1Freq>
 80019c8:	4360      	muls	r0, r4
 80019ca:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80019ce:	0092      	lsls	r2, r2, #2
 80019d0:	fbb0 faf2 	udiv	sl, r0, r2
 80019d4:	f7ff feb2 	bl	800173c <HAL_RCC_GetPCLK1Freq>
 80019d8:	e7ba      	b.n	8001950 <UART_SetConfig+0x1b4>
 80019da:	bf00      	nop
 80019dc:	40013800 	.word	0x40013800

080019e0 <UART_WaitOnFlagUntilTimeout.constprop.1>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Timeout)
 80019e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019e2:	4604      	mov	r4, r0
 80019e4:	460e      	mov	r6, r1
 80019e6:	4615      	mov	r5, r2
  tickstart = HAL_GetTick();
 80019e8:	f7ff f88a 	bl	8000b00 <HAL_GetTick>
 80019ec:	4607      	mov	r7, r0
    while(__HAL_UART_GET_FLAG(huart, Flag) == RESET)
 80019ee:	6822      	ldr	r2, [r4, #0]
 80019f0:	6813      	ldr	r3, [r2, #0]
 80019f2:	ea36 0303 	bics.w	r3, r6, r3
 80019f6:	d101      	bne.n	80019fc <UART_WaitOnFlagUntilTimeout.constprop.1+0x1c>
  return HAL_OK;
 80019f8:	2000      	movs	r0, #0
}
 80019fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(Timeout != HAL_MAX_DELAY)
 80019fc:	1c6b      	adds	r3, r5, #1
 80019fe:	d0f7      	beq.n	80019f0 <UART_WaitOnFlagUntilTimeout.constprop.1+0x10>
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001a00:	b9c5      	cbnz	r5, 8001a34 <UART_WaitOnFlagUntilTimeout.constprop.1+0x54>
          __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001a02:	6823      	ldr	r3, [r4, #0]
          return HAL_TIMEOUT;
 8001a04:	2003      	movs	r0, #3
          __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001a06:	68da      	ldr	r2, [r3, #12]
 8001a08:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001a0c:	60da      	str	r2, [r3, #12]
          __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001a0e:	68da      	ldr	r2, [r3, #12]
 8001a10:	f022 0220 	bic.w	r2, r2, #32
 8001a14:	60da      	str	r2, [r3, #12]
          __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001a16:	68da      	ldr	r2, [r3, #12]
 8001a18:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001a1c:	60da      	str	r2, [r3, #12]
          __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001a1e:	695a      	ldr	r2, [r3, #20]
 8001a20:	f022 0201 	bic.w	r2, r2, #1
 8001a24:	615a      	str	r2, [r3, #20]
          huart->State= HAL_UART_STATE_READY;
 8001a26:	2301      	movs	r3, #1
 8001a28:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
          __HAL_UNLOCK(huart);
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8001a32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001a34:	f7ff f864 	bl	8000b00 <HAL_GetTick>
 8001a38:	1bc0      	subs	r0, r0, r7
 8001a3a:	4285      	cmp	r5, r0
 8001a3c:	d2d7      	bcs.n	80019ee <UART_WaitOnFlagUntilTimeout.constprop.1+0xe>
 8001a3e:	e7e0      	b.n	8001a02 <UART_WaitOnFlagUntilTimeout.constprop.1+0x22>

08001a40 <HAL_UART_Init>:
{
 8001a40:	b510      	push	{r4, lr}
  if(huart == NULL)
 8001a42:	4604      	mov	r4, r0
 8001a44:	b330      	cbz	r0, 8001a94 <HAL_UART_Init+0x54>
  if(huart->State == HAL_UART_STATE_RESET)
 8001a46:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001a4a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001a4e:	b91b      	cbnz	r3, 8001a58 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001a50:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001a54:	f000 fa7c 	bl	8001f50 <HAL_UART_MspInit>
  huart->State = HAL_UART_STATE_BUSY;
 8001a58:	2302      	movs	r3, #2
  __HAL_UART_DISABLE(huart);
 8001a5a:	6822      	ldr	r2, [r4, #0]
  huart->State = HAL_UART_STATE_BUSY;
 8001a5c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001a60:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8001a62:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8001a64:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001a68:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001a6a:	f7ff fe97 	bl	800179c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a6e:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a70:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a72:	691a      	ldr	r2, [r3, #16]
 8001a74:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001a78:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001a7a:	695a      	ldr	r2, [r3, #20]
 8001a7c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001a80:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001a82:	68da      	ldr	r2, [r3, #12]
 8001a84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001a88:	60da      	str	r2, [r3, #12]
  huart->State= HAL_UART_STATE_READY;
 8001a8a:	2301      	movs	r3, #1
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a8c:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->State= HAL_UART_STATE_READY;
 8001a8e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8001a92:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001a94:	2001      	movs	r0, #1
}
 8001a96:	bd10      	pop	{r4, pc}

08001a98 <HAL_UART_Transmit>:
{
 8001a98:	b570      	push	{r4, r5, r6, lr}
 8001a9a:	460d      	mov	r5, r1
  tmp_state = huart->State;
 8001a9c:	f890 1039 	ldrb.w	r1, [r0, #57]	; 0x39
{
 8001aa0:	4604      	mov	r4, r0
  tmp_state = huart->State;
 8001aa2:	b2c9      	uxtb	r1, r1
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_RX))
 8001aa4:	2901      	cmp	r1, #1
{
 8001aa6:	461e      	mov	r6, r3
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_RX))
 8001aa8:	d001      	beq.n	8001aae <HAL_UART_Transmit+0x16>
 8001aaa:	2922      	cmp	r1, #34	; 0x22
 8001aac:	d14d      	bne.n	8001b4a <HAL_UART_Transmit+0xb2>
    if((pData == NULL) || (Size == 0))
 8001aae:	2d00      	cmp	r5, #0
 8001ab0:	d049      	beq.n	8001b46 <HAL_UART_Transmit+0xae>
 8001ab2:	2a00      	cmp	r2, #0
 8001ab4:	d047      	beq.n	8001b46 <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 8001ab6:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d045      	beq.n	8001b4a <HAL_UART_Transmit+0xb2>
 8001abe:	2301      	movs	r3, #1
 8001ac0:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->State == HAL_UART_STATE_BUSY_RX) 
 8001ac8:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
    huart->TxXferSize = Size;
 8001acc:	84a2      	strh	r2, [r4, #36]	; 0x24
    if(huart->State == HAL_UART_STATE_BUSY_RX) 
 8001ace:	2b22      	cmp	r3, #34	; 0x22
      huart->State = HAL_UART_STATE_BUSY_TX_RX;
 8001ad0:	bf0c      	ite	eq
 8001ad2:	2332      	moveq	r3, #50	; 0x32
      huart->State = HAL_UART_STATE_BUSY_TX;
 8001ad4:	2312      	movne	r3, #18
    huart->TxXferCount = Size;
 8001ad6:	84e2      	strh	r2, [r4, #38]	; 0x26
      huart->State = HAL_UART_STATE_BUSY_TX;
 8001ad8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    while(huart->TxXferCount > 0)
 8001adc:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8001ade:	b98a      	cbnz	r2, 8001b04 <HAL_UART_Transmit+0x6c>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, Timeout) != HAL_OK)
 8001ae0:	4632      	mov	r2, r6
 8001ae2:	2140      	movs	r1, #64	; 0x40
 8001ae4:	4620      	mov	r0, r4
 8001ae6:	f7ff ff7b 	bl	80019e0 <UART_WaitOnFlagUntilTimeout.constprop.1>
 8001aea:	b9c0      	cbnz	r0, 8001b1e <HAL_UART_Transmit+0x86>
    if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
 8001aec:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 8001af0:	2b32      	cmp	r3, #50	; 0x32
      huart->State = HAL_UART_STATE_BUSY_RX;
 8001af2:	bf0c      	ite	eq
 8001af4:	2322      	moveq	r3, #34	; 0x22
      huart->State = HAL_UART_STATE_READY;
 8001af6:	2301      	movne	r3, #1
 8001af8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8001afc:	2300      	movs	r3, #0
 8001afe:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    return HAL_OK;
 8001b02:	bd70      	pop	{r4, r5, r6, pc}
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001b04:	68a3      	ldr	r3, [r4, #8]
      huart->TxXferCount--;
 8001b06:	3a01      	subs	r2, #1
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001b08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
      huart->TxXferCount--;
 8001b0c:	84e2      	strh	r2, [r4, #38]	; 0x26
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8001b0e:	f04f 0180 	mov.w	r1, #128	; 0x80
 8001b12:	4632      	mov	r2, r6
 8001b14:	4620      	mov	r0, r4
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001b16:	d10d      	bne.n	8001b34 <HAL_UART_Transmit+0x9c>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8001b18:	f7ff ff62 	bl	80019e0 <UART_WaitOnFlagUntilTimeout.constprop.1>
 8001b1c:	b108      	cbz	r0, 8001b22 <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 8001b1e:	2003      	movs	r0, #3
 8001b20:	bd70      	pop	{r4, r5, r6, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001b22:	882b      	ldrh	r3, [r5, #0]
 8001b24:	6822      	ldr	r2, [r4, #0]
 8001b26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b2a:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001b2c:	6923      	ldr	r3, [r4, #16]
 8001b2e:	b943      	cbnz	r3, 8001b42 <HAL_UART_Transmit+0xaa>
          pData +=2;
 8001b30:	3502      	adds	r5, #2
 8001b32:	e7d3      	b.n	8001adc <HAL_UART_Transmit+0x44>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8001b34:	f7ff ff54 	bl	80019e0 <UART_WaitOnFlagUntilTimeout.constprop.1>
 8001b38:	2800      	cmp	r0, #0
 8001b3a:	d1f0      	bne.n	8001b1e <HAL_UART_Transmit+0x86>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001b3c:	6823      	ldr	r3, [r4, #0]
 8001b3e:	782a      	ldrb	r2, [r5, #0]
 8001b40:	605a      	str	r2, [r3, #4]
 8001b42:	3501      	adds	r5, #1
 8001b44:	e7ca      	b.n	8001adc <HAL_UART_Transmit+0x44>
      return  HAL_ERROR;
 8001b46:	2001      	movs	r0, #1
 8001b48:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 8001b4a:	2002      	movs	r0, #2
}
 8001b4c:	bd70      	pop	{r4, r5, r6, pc}
	...

08001b50 <DWT_Delay_us>:
/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds)
{
 8001b50:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8001b52:	4c09      	ldr	r4, [pc, #36]	; (8001b78 <DWT_Delay_us+0x28>)
{
 8001b54:	9001      	str	r0, [sp, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8001b56:	6865      	ldr	r5, [r4, #4]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8001b58:	f7ff fdea 	bl	8001730 <HAL_RCC_GetHCLKFreq>
 8001b5c:	4a07      	ldr	r2, [pc, #28]	; (8001b7c <DWT_Delay_us+0x2c>)
 8001b5e:	9b01      	ldr	r3, [sp, #4]
 8001b60:	fbb0 f0f2 	udiv	r0, r0, r2
 8001b64:	4343      	muls	r3, r0
 8001b66:	9301      	str	r3, [sp, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8001b68:	6863      	ldr	r3, [r4, #4]
 8001b6a:	9a01      	ldr	r2, [sp, #4]
 8001b6c:	1b5b      	subs	r3, r3, r5
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d3fa      	bcc.n	8001b68 <DWT_Delay_us+0x18>
}
 8001b72:	b003      	add	sp, #12
 8001b74:	bd30      	pop	{r4, r5, pc}
 8001b76:	bf00      	nop
 8001b78:	e0001000 	.word	0xe0001000
 8001b7c:	000f4240 	.word	0x000f4240

08001b80 <set_gpio_output>:
GPIO_InitTypeDef GPIO_InitStruct;
void set_gpio_output (void)
{
	/*Configure GPIO pin output: PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b80:	2301      	movs	r3, #1
 8001b82:	2208      	movs	r2, #8
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001b84:	4903      	ldr	r1, [pc, #12]	; (8001b94 <set_gpio_output+0x14>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b86:	4804      	ldr	r0, [pc, #16]	; (8001b98 <set_gpio_output+0x18>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b88:	e881 000c 	stmia.w	r1, {r2, r3}
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	60cb      	str	r3, [r1, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b90:	f7ff b838 	b.w	8000c04 <HAL_GPIO_Init>
 8001b94:	20000220 	.word	0x20000220
 8001b98:	40020400 	.word	0x40020400

08001b9c <set_gpio_input>:
}

void set_gpio_input (void)
{
	/*Configure GPIO pin input: PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001b9c:	2308      	movs	r3, #8
 8001b9e:	4904      	ldr	r1, [pc, #16]	; (8001bb0 <set_gpio_input+0x14>)
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ba0:	4804      	ldr	r0, [pc, #16]	; (8001bb4 <set_gpio_input+0x18>)
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001ba2:	600b      	str	r3, [r1, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	604b      	str	r3, [r1, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba8:	608b      	str	r3, [r1, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001baa:	f7ff b82b 	b.w	8000c04 <HAL_GPIO_Init>
 8001bae:	bf00      	nop
 8001bb0:	20000220 	.word	0x20000220
 8001bb4:	40020400 	.word	0x40020400

08001bb8 <DHT22_start>:

/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
void DHT22_start (void)
{
 8001bb8:	b510      	push	{r4, lr}
	set_gpio_output ();  // set the pin as output
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_3, 0);   // pull the pin low
 8001bba:	4c0c      	ldr	r4, [pc, #48]	; (8001bec <DHT22_start+0x34>)
	set_gpio_output ();  // set the pin as output
 8001bbc:	f7ff ffe0 	bl	8001b80 <set_gpio_output>
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_3, 0);   // pull the pin low
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	2108      	movs	r1, #8
 8001bc4:	4620      	mov	r0, r4
 8001bc6:	f7ff f8f5 	bl	8000db4 <HAL_GPIO_WritePin>
	DWT_Delay_us (500);   // wait for 500us
 8001bca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001bce:	f7ff ffbf 	bl	8001b50 <DWT_Delay_us>
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_3, 1);   // pull the pin high
 8001bd2:	4620      	mov	r0, r4
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	2108      	movs	r1, #8
 8001bd8:	f7ff f8ec 	bl	8000db4 <HAL_GPIO_WritePin>
	DWT_Delay_us (30);   // wait for 30us
 8001bdc:	201e      	movs	r0, #30
 8001bde:	f7ff ffb7 	bl	8001b50 <DWT_Delay_us>
	set_gpio_input ();   // set as input
}
 8001be2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	set_gpio_input ();   // set as input
 8001be6:	f7ff bfd9 	b.w	8001b9c <set_gpio_input>
 8001bea:	bf00      	nop
 8001bec:	40020400 	.word	0x40020400

08001bf0 <check_response>:

void check_response (void)
{
 8001bf0:	b510      	push	{r4, lr}
	DWT_Delay_us (40);
 8001bf2:	2028      	movs	r0, #40	; 0x28
 8001bf4:	f7ff ffac 	bl	8001b50 <DWT_Delay_us>
	if (!(HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_3)))
 8001bf8:	2108      	movs	r1, #8
 8001bfa:	480b      	ldr	r0, [pc, #44]	; (8001c28 <check_response+0x38>)
 8001bfc:	f7ff f8d4 	bl	8000da8 <HAL_GPIO_ReadPin>
 8001c00:	b950      	cbnz	r0, 8001c18 <check_response+0x28>
	{
		DWT_Delay_us (80);
 8001c02:	2050      	movs	r0, #80	; 0x50
 8001c04:	f7ff ffa4 	bl	8001b50 <DWT_Delay_us>
		if ((HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_3))) check = 1;
 8001c08:	2108      	movs	r1, #8
 8001c0a:	4807      	ldr	r0, [pc, #28]	; (8001c28 <check_response+0x38>)
 8001c0c:	f7ff f8cc 	bl	8000da8 <HAL_GPIO_ReadPin>
 8001c10:	b110      	cbz	r0, 8001c18 <check_response+0x28>
 8001c12:	2201      	movs	r2, #1
 8001c14:	4b05      	ldr	r3, [pc, #20]	; (8001c2c <check_response+0x3c>)
 8001c16:	701a      	strb	r2, [r3, #0]
	}
	while ((HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_3)));   // wait for the pin to go low
 8001c18:	4c03      	ldr	r4, [pc, #12]	; (8001c28 <check_response+0x38>)
 8001c1a:	2108      	movs	r1, #8
 8001c1c:	4620      	mov	r0, r4
 8001c1e:	f7ff f8c3 	bl	8000da8 <HAL_GPIO_ReadPin>
 8001c22:	2800      	cmp	r0, #0
 8001c24:	d1f9      	bne.n	8001c1a <check_response+0x2a>
}
 8001c26:	bd10      	pop	{r4, pc}
 8001c28:	40020400 	.word	0x40020400
 8001c2c:	200001f0 	.word	0x200001f0

08001c30 <read_data>:

uint8_t read_data (void)
{
 8001c30:	b570      	push	{r4, r5, r6, lr}
 8001c32:	2400      	movs	r4, #0
 8001c34:	2507      	movs	r5, #7
	uint8_t i,j;
	for (j=0;j<8;j++)
	{
		while (!(HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_3)));   // wait for the pin to go high
 8001c36:	4e10      	ldr	r6, [pc, #64]	; (8001c78 <read_data+0x48>)
 8001c38:	2108      	movs	r1, #8
 8001c3a:	4630      	mov	r0, r6
 8001c3c:	f7ff f8b4 	bl	8000da8 <HAL_GPIO_ReadPin>
 8001c40:	2800      	cmp	r0, #0
 8001c42:	d0f9      	beq.n	8001c38 <read_data+0x8>
		DWT_Delay_us (40);   // wait for 40 us
 8001c44:	2028      	movs	r0, #40	; 0x28
 8001c46:	f7ff ff83 	bl	8001b50 <DWT_Delay_us>
		if ((HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_3)) == 0)   // if the pin is low
 8001c4a:	2108      	movs	r1, #8
 8001c4c:	4630      	mov	r0, r6
 8001c4e:	f7ff f8ab 	bl	8000da8 <HAL_GPIO_ReadPin>
 8001c52:	2301      	movs	r3, #1
		{
			i&= ~(1<<(7-j));   // write 0
 8001c54:	40ab      	lsls	r3, r5
		if ((HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_3)) == 0)   // if the pin is low
 8001c56:	b960      	cbnz	r0, 8001c72 <read_data+0x42>
			i&= ~(1<<(7-j));   // write 0
 8001c58:	ea24 0403 	bic.w	r4, r4, r3
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
		while ((HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_3)));  // wait for the pin to go low
 8001c5c:	2108      	movs	r1, #8
 8001c5e:	4630      	mov	r0, r6
 8001c60:	f7ff f8a2 	bl	8000da8 <HAL_GPIO_ReadPin>
 8001c64:	2800      	cmp	r0, #0
 8001c66:	d1f9      	bne.n	8001c5c <read_data+0x2c>
	for (j=0;j<8;j++)
 8001c68:	f115 35ff 	adds.w	r5, r5, #4294967295
 8001c6c:	d2e4      	bcs.n	8001c38 <read_data+0x8>
	}
	return i;
}
 8001c6e:	4620      	mov	r0, r4
 8001c70:	bd70      	pop	{r4, r5, r6, pc}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 8001c72:	431c      	orrs	r4, r3
 8001c74:	b2e4      	uxtb	r4, r4
 8001c76:	e7f1      	b.n	8001c5c <read_data+0x2c>
 8001c78:	40020400 	.word	0x40020400

08001c7c <SystemClock_Config>:
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c7c:	4a1e      	ldr	r2, [pc, #120]	; (8001cf8 <SystemClock_Config+0x7c>)
{
 8001c7e:	b510      	push	{r4, lr}
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c80:	6813      	ldr	r3, [r2, #0]
{
 8001c82:	b092      	sub	sp, #72	; 0x48
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c84:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8001c88:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001c8c:	6013      	str	r3, [r2, #0]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c8e:	2302      	movs	r3, #2
 8001c90:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c92:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c94:	2300      	movs	r3, #0
 8001c96:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001c98:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c9c:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001c9e:	2210      	movs	r2, #16
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001ca0:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8001ca2:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ca6:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ca8:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001caa:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8001cac:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cae:	f7ff f8c7 	bl	8000e40 <HAL_RCC_OscConfig>
 8001cb2:	b100      	cbz	r0, 8001cb6 <SystemClock_Config+0x3a>
 8001cb4:	e7fe      	b.n	8001cb4 <SystemClock_Config+0x38>

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cb6:	220f      	movs	r2, #15
 8001cb8:	2303      	movs	r3, #3
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cba:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001cbc:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001cbe:	9004      	str	r0, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001cc0:	4621      	mov	r1, r4
 8001cc2:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cc4:	e88d 000c 	stmia.w	sp, {r2, r3}
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001cc8:	f7ff fc54 	bl	8001574 <HAL_RCC_ClockConfig>
 8001ccc:	4604      	mov	r4, r0
 8001cce:	b100      	cbz	r0, 8001cd2 <SystemClock_Config+0x56>
 8001cd0:	e7fe      	b.n	8001cd0 <SystemClock_Config+0x54>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001cd2:	f7ff fd2d 	bl	8001730 <HAL_RCC_GetHCLKFreq>
 8001cd6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cda:	fbb0 f0f3 	udiv	r0, r0, r3
 8001cde:	f7fe ff69 	bl	8000bb4 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001ce2:	2004      	movs	r0, #4
 8001ce4:	f7fe ff7c 	bl	8000be0 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001ce8:	4622      	mov	r2, r4
 8001cea:	4621      	mov	r1, r4
 8001cec:	f04f 30ff 	mov.w	r0, #4294967295
 8001cf0:	f7fe ff2c 	bl	8000b4c <HAL_NVIC_SetPriority>
}
 8001cf4:	b012      	add	sp, #72	; 0x48
 8001cf6:	bd10      	pop	{r4, pc}
 8001cf8:	40007000 	.word	0x40007000

08001cfc <main>:
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b08a      	sub	sp, #40	; 0x28
  HAL_Init();
 8001d00:	f7fe feea 	bl	8000ad8 <HAL_Init>
  SystemClock_Config();
 8001d04:	f7ff ffba 	bl	8001c7c <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d08:	4b56      	ldr	r3, [pc, #344]	; (8001e64 <main+0x168>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001d0a:	2120      	movs	r1, #32
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d0c:	69da      	ldr	r2, [r3, #28]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001d0e:	4856      	ldr	r0, [pc, #344]	; (8001e68 <main+0x16c>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d10:	f042 0204 	orr.w	r2, r2, #4
 8001d14:	61da      	str	r2, [r3, #28]
 8001d16:	69da      	ldr	r2, [r3, #28]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d18:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d1a:	f002 0204 	and.w	r2, r2, #4
 8001d1e:	9201      	str	r2, [sp, #4]
 8001d20:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d22:	69da      	ldr	r2, [r3, #28]
 8001d24:	f042 0220 	orr.w	r2, r2, #32
 8001d28:	61da      	str	r2, [r3, #28]
 8001d2a:	69da      	ldr	r2, [r3, #28]
 8001d2c:	f002 0220 	and.w	r2, r2, #32
 8001d30:	9202      	str	r2, [sp, #8]
 8001d32:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d34:	69da      	ldr	r2, [r3, #28]
 8001d36:	f042 0201 	orr.w	r2, r2, #1
 8001d3a:	61da      	str	r2, [r3, #28]
 8001d3c:	69da      	ldr	r2, [r3, #28]
 8001d3e:	f002 0201 	and.w	r2, r2, #1
 8001d42:	9203      	str	r2, [sp, #12]
 8001d44:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d46:	69da      	ldr	r2, [r3, #28]
 8001d48:	f042 0202 	orr.w	r2, r2, #2
 8001d4c:	61da      	str	r2, [r3, #28]
 8001d4e:	69db      	ldr	r3, [r3, #28]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001d50:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d52:	f003 0302 	and.w	r3, r3, #2
 8001d56:	9304      	str	r3, [sp, #16]
 8001d58:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001d5a:	f7ff f82b 	bl	8000db4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = B1_Pin;
 8001d5e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d62:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d64:	4b41      	ldr	r3, [pc, #260]	; (8001e6c <main+0x170>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001d66:	a905      	add	r1, sp, #20
 8001d68:	4841      	ldr	r0, [pc, #260]	; (8001e70 <main+0x174>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d6a:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6c:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001d6e:	f7fe ff49 	bl	8000c04 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001d72:	2320      	movs	r3, #32
 8001d74:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d76:	2301      	movs	r3, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001d78:	a905      	add	r1, sp, #20
 8001d7a:	483b      	ldr	r0, [pc, #236]	; (8001e68 <main+0x16c>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d7c:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d7e:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d80:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001d82:	f7fe ff3f 	bl	8000c04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001d86:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001d8a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d90:	2303      	movs	r3, #3
 8001d92:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d94:	2307      	movs	r3, #7
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d96:	a905      	add	r1, sp, #20
 8001d98:	4833      	ldr	r0, [pc, #204]	; (8001e68 <main+0x16c>)
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d9a:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9c:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d9e:	f7fe ff31 	bl	8000c04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001da2:	2308      	movs	r3, #8
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001da4:	4833      	ldr	r0, [pc, #204]	; (8001e74 <main+0x178>)
 8001da6:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001da8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001daa:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dac:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dae:	f7fe ff29 	bl	8000c04 <HAL_GPIO_Init>
  huart2.Init.BaudRate = 115200;
 8001db2:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  huart2.Instance = USART2;
 8001db6:	4830      	ldr	r0, [pc, #192]	; (8001e78 <main+0x17c>)
  huart2.Init.BaudRate = 115200;
 8001db8:	4a30      	ldr	r2, [pc, #192]	; (8001e7c <main+0x180>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001dba:	6084      	str	r4, [r0, #8]
  huart2.Init.BaudRate = 115200;
 8001dbc:	e880 000c 	stmia.w	r0, {r2, r3}
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001dc0:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001dc2:	60c4      	str	r4, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001dc4:	6104      	str	r4, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001dc6:	6143      	str	r3, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dc8:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dca:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001dcc:	f7ff fe38 	bl	8001a40 <HAL_UART_Init>
 8001dd0:	2800      	cmp	r0, #0
 8001dd2:	d145      	bne.n	8001e60 <main+0x164>
	  Rh_byte1 = read_data ();
 8001dd4:	4d2a      	ldr	r5, [pc, #168]	; (8001e80 <main+0x184>)
	  Rh_byte2 = read_data ();
 8001dd6:	4c2b      	ldr	r4, [pc, #172]	; (8001e84 <main+0x188>)
	  Temp_byte1 = read_data ();
 8001dd8:	4e2b      	ldr	r6, [pc, #172]	; (8001e88 <main+0x18c>)
	  DHT22_start ();
 8001dda:	f7ff feed 	bl	8001bb8 <DHT22_start>
	  check_response ();
 8001dde:	f7ff ff07 	bl	8001bf0 <check_response>
	  Rh_byte1 = read_data ();
 8001de2:	f7ff ff25 	bl	8001c30 <read_data>
 8001de6:	7028      	strb	r0, [r5, #0]
	  Rh_byte2 = read_data ();
 8001de8:	f7ff ff22 	bl	8001c30 <read_data>
 8001dec:	7020      	strb	r0, [r4, #0]
	  Temp_byte1 = read_data ();
 8001dee:	f7ff ff1f 	bl	8001c30 <read_data>
 8001df2:	7030      	strb	r0, [r6, #0]
	  Temp_byte2 = read_data ();
 8001df4:	f7ff ff1c 	bl	8001c30 <read_data>
 8001df8:	4f24      	ldr	r7, [pc, #144]	; (8001e8c <main+0x190>)
 8001dfa:	7038      	strb	r0, [r7, #0]
	  sum = read_data();
 8001dfc:	f7ff ff18 	bl	8001c30 <read_data>
	  TEMP = ((Temp_byte1<<8)|Temp_byte2);
 8001e00:	783a      	ldrb	r2, [r7, #0]
	  temp_low = TEMP/10;
 8001e02:	270a      	movs	r7, #10
	  sum = read_data();
 8001e04:	4b22      	ldr	r3, [pc, #136]	; (8001e90 <main+0x194>)
	  RH = ((Rh_byte1<<8)|Rh_byte2);
 8001e06:	7829      	ldrb	r1, [r5, #0]
	  sum = read_data();
 8001e08:	8018      	strh	r0, [r3, #0]
	  TEMP = ((Temp_byte1<<8)|Temp_byte2);
 8001e0a:	7830      	ldrb	r0, [r6, #0]
 8001e0c:	4b21      	ldr	r3, [pc, #132]	; (8001e94 <main+0x198>)
 8001e0e:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
	  temp_low = TEMP/10;
 8001e12:	fbb0 f2f7 	udiv	r2, r0, r7
	  TEMP = ((Temp_byte1<<8)|Temp_byte2);
 8001e16:	8018      	strh	r0, [r3, #0]
	  RH = ((Rh_byte1<<8)|Rh_byte2);
 8001e18:	7823      	ldrb	r3, [r4, #0]
	  temp_low = TEMP/10;
 8001e1a:	fa1f fe82 	uxth.w	lr, r2
	  RH = ((Rh_byte1<<8)|Rh_byte2);
 8001e1e:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8001e22:	4b1d      	ldr	r3, [pc, #116]	; (8001e98 <main+0x19c>)
	  temp_high = TEMP%10;
 8001e24:	fb07 0212 	mls	r2, r7, r2, r0
	  RH = ((Rh_byte1<<8)|Rh_byte2);
 8001e28:	8019      	strh	r1, [r3, #0]
	  temp_low = TEMP/10;
 8001e2a:	4b1c      	ldr	r3, [pc, #112]	; (8001e9c <main+0x1a0>)
	  temp_high = TEMP%10;
 8001e2c:	b292      	uxth	r2, r2
	  temp_low = TEMP/10;
 8001e2e:	f8c3 e000 	str.w	lr, [r3]
	  temp_high = TEMP%10;
 8001e32:	4b1b      	ldr	r3, [pc, #108]	; (8001ea0 <main+0x1a4>)
 8001e34:	601a      	str	r2, [r3, #0]
	  rh_low = RH/10;
 8001e36:	fbb1 f3f7 	udiv	r3, r1, r7
 8001e3a:	b298      	uxth	r0, r3
	  rh_high = RH%10;
 8001e3c:	fb07 1313 	mls	r3, r7, r3, r1
	  rh_low = RH/10;
 8001e40:	4a18      	ldr	r2, [pc, #96]	; (8001ea4 <main+0x1a8>)
	  rh_high = RH%10;
 8001e42:	b29b      	uxth	r3, r3
	  rh_low = RH/10;
 8001e44:	6010      	str	r0, [r2, #0]
	  rh_high = RH%10;
 8001e46:	4a18      	ldr	r2, [pc, #96]	; (8001ea8 <main+0x1ac>)
	  HAL_Delay (1000);
 8001e48:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
	  rh_high = RH%10;
 8001e4c:	6013      	str	r3, [r2, #0]
	  HAL_Delay (1000);
 8001e4e:	f7fe fe5d 	bl	8000b0c <HAL_Delay>
	  HAL_UART_Transmit(&huart2, (uint8_t *)"a", 4, 100);
 8001e52:	2364      	movs	r3, #100	; 0x64
 8001e54:	2204      	movs	r2, #4
 8001e56:	4915      	ldr	r1, [pc, #84]	; (8001eac <main+0x1b0>)
 8001e58:	4807      	ldr	r0, [pc, #28]	; (8001e78 <main+0x17c>)
 8001e5a:	f7ff fe1d 	bl	8001a98 <HAL_UART_Transmit>
 8001e5e:	e7bc      	b.n	8001dda <main+0xde>
 8001e60:	e7fe      	b.n	8001e60 <main+0x164>
 8001e62:	bf00      	nop
 8001e64:	40023800 	.word	0x40023800
 8001e68:	40020000 	.word	0x40020000
 8001e6c:	10110000 	.word	0x10110000
 8001e70:	40020800 	.word	0x40020800
 8001e74:	40020400 	.word	0x40020400
 8001e78:	2000023c 	.word	0x2000023c
 8001e7c:	40004400 	.word	0x40004400
 8001e80:	20000208 	.word	0x20000208
 8001e84:	2000021d 	.word	0x2000021d
 8001e88:	2000021c 	.word	0x2000021c
 8001e8c:	20000282 	.word	0x20000282
 8001e90:	20000206 	.word	0x20000206
 8001e94:	20000212 	.word	0x20000212
 8001e98:	20000210 	.word	0x20000210
 8001e9c:	2000027c 	.word	0x2000027c
 8001ea0:	20000218 	.word	0x20000218
 8001ea4:	20000234 	.word	0x20000234
 8001ea8:	2000020c 	.word	0x2000020c
 8001eac:	08003b38 	.word	0x08003b38

08001eb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001eb0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8001eb2:	4b26      	ldr	r3, [pc, #152]	; (8001f4c <HAL_MspInit+0x9c>)
  __HAL_RCC_SYSCFG_CLK_ENABLE();
  __HAL_RCC_PWR_CLK_ENABLE();

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001eb4:	2007      	movs	r0, #7
  __HAL_RCC_COMP_CLK_ENABLE();
 8001eb6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001eb8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001ebc:	625a      	str	r2, [r3, #36]	; 0x24
 8001ebe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001ec0:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8001ec4:	9201      	str	r2, [sp, #4]
 8001ec6:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ec8:	6a1a      	ldr	r2, [r3, #32]
 8001eca:	f042 0201 	orr.w	r2, r2, #1
 8001ece:	621a      	str	r2, [r3, #32]
 8001ed0:	6a1a      	ldr	r2, [r3, #32]
 8001ed2:	f002 0201 	and.w	r2, r2, #1
 8001ed6:	9202      	str	r2, [sp, #8]
 8001ed8:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eda:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001edc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001ee0:	625a      	str	r2, [r3, #36]	; 0x24
 8001ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ee4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ee8:	9303      	str	r3, [sp, #12]
 8001eea:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001eec:	f7fe fe1c 	bl	8000b28 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	f06f 000b 	mvn.w	r0, #11
 8001ef6:	4611      	mov	r1, r2
 8001ef8:	f7fe fe28 	bl	8000b4c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001efc:	2200      	movs	r2, #0
 8001efe:	f06f 000a 	mvn.w	r0, #10
 8001f02:	4611      	mov	r1, r2
 8001f04:	f7fe fe22 	bl	8000b4c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001f08:	2200      	movs	r2, #0
 8001f0a:	f06f 0009 	mvn.w	r0, #9
 8001f0e:	4611      	mov	r1, r2
 8001f10:	f7fe fe1c 	bl	8000b4c <HAL_NVIC_SetPriority>
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8001f14:	2200      	movs	r2, #0
 8001f16:	f06f 0004 	mvn.w	r0, #4
 8001f1a:	4611      	mov	r1, r2
 8001f1c:	f7fe fe16 	bl	8000b4c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8001f20:	2200      	movs	r2, #0
 8001f22:	f06f 0003 	mvn.w	r0, #3
 8001f26:	4611      	mov	r1, r2
 8001f28:	f7fe fe10 	bl	8000b4c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	f06f 0001 	mvn.w	r0, #1
 8001f32:	4611      	mov	r1, r2
 8001f34:	f7fe fe0a 	bl	8000b4c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001f38:	2200      	movs	r2, #0
 8001f3a:	f04f 30ff 	mov.w	r0, #4294967295
 8001f3e:	4611      	mov	r1, r2
 8001f40:	f7fe fe04 	bl	8000b4c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f44:	b005      	add	sp, #20
 8001f46:	f85d fb04 	ldr.w	pc, [sp], #4
 8001f4a:	bf00      	nop
 8001f4c:	40023800 	.word	0x40023800

08001f50 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f50:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8001f52:	6802      	ldr	r2, [r0, #0]
 8001f54:	4b0f      	ldr	r3, [pc, #60]	; (8001f94 <HAL_UART_MspInit+0x44>)
 8001f56:	429a      	cmp	r2, r3
 8001f58:	d118      	bne.n	8001f8c <HAL_UART_MspInit+0x3c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f5a:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8001f5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f60:	a901      	add	r1, sp, #4
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f62:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001f66:	625a      	str	r2, [r3, #36]	; 0x24
 8001f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f6a:	480b      	ldr	r0, [pc, #44]	; (8001f98 <HAL_UART_MspInit+0x48>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f70:	9300      	str	r3, [sp, #0]
 8001f72:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001f74:	230c      	movs	r3, #12
 8001f76:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f78:	2302      	movs	r3, #2
 8001f7a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f80:	2303      	movs	r3, #3
 8001f82:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f84:	2307      	movs	r3, #7
 8001f86:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f88:	f7fe fe3c 	bl	8000c04 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001f8c:	b007      	add	sp, #28
 8001f8e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001f92:	bf00      	nop
 8001f94:	40004400 	.word	0x40004400
 8001f98:	40020000 	.word	0x40020000

08001f9c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001f9c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f9e:	f7fe fda7 	bl	8000af0 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fa2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8001fa6:	f7fe be28 	b.w	8000bfa <HAL_SYSTICK_IRQHandler>
	...

08001fac <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8001fac:	4b0e      	ldr	r3, [pc, #56]	; (8001fe8 <SystemInit+0x3c>)
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001fb4:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8001fb6:	6899      	ldr	r1, [r3, #8]
 8001fb8:	4a0c      	ldr	r2, [pc, #48]	; (8001fec <SystemInit+0x40>)
 8001fba:	400a      	ands	r2, r1
 8001fbc:	609a      	str	r2, [r3, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	f022 5288 	bic.w	r2, r2, #285212672	; 0x11000000
 8001fc4:	f022 1201 	bic.w	r2, r2, #65537	; 0x10001
 8001fc8:	601a      	str	r2, [r3, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001fd0:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8001fd2:	689a      	ldr	r2, [r3, #8]
 8001fd4:	f422 027d 	bic.w	r2, r2, #16580608	; 0xfd0000
 8001fd8:	609a      	str	r2, [r3, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001fda:	2200      	movs	r2, #0
 8001fdc:	60da      	str	r2, [r3, #12]
#endif /* DATA_IN_ExtSRAM */
    
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001fde:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001fe2:	4b03      	ldr	r3, [pc, #12]	; (8001ff0 <SystemInit+0x44>)
 8001fe4:	609a      	str	r2, [r3, #8]
 8001fe6:	4770      	bx	lr
 8001fe8:	40023800 	.word	0x40023800
 8001fec:	88ffc00c 	.word	0x88ffc00c
 8001ff0:	e000ed00 	.word	0xe000ed00

08001ff4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001ff4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001ff6:	e003      	b.n	8002000 <LoopCopyDataInit>

08001ff8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001ff8:	4b0b      	ldr	r3, [pc, #44]	; (8002028 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001ffa:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001ffc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001ffe:	3104      	adds	r1, #4

08002000 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002000:	480a      	ldr	r0, [pc, #40]	; (800202c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002002:	4b0b      	ldr	r3, [pc, #44]	; (8002030 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002004:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002006:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002008:	d3f6      	bcc.n	8001ff8 <CopyDataInit>
  ldr r2, =_sbss
 800200a:	4a0a      	ldr	r2, [pc, #40]	; (8002034 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800200c:	e002      	b.n	8002014 <LoopFillZerobss>

0800200e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800200e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002010:	f842 3b04 	str.w	r3, [r2], #4

08002014 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002014:	4b08      	ldr	r3, [pc, #32]	; (8002038 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002016:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002018:	d3f9      	bcc.n	800200e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800201a:	f7ff ffc7 	bl	8001fac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800201e:	f000 f80f 	bl	8002040 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002022:	f7ff fe6b 	bl	8001cfc <main>
  bx lr
 8002026:	4770      	bx	lr
  ldr r3, =_sidata
 8002028:	08003d90 	.word	0x08003d90
  ldr r0, =_sdata
 800202c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002030:	200001d4 	.word	0x200001d4
  ldr r2, =_sbss
 8002034:	200001d4 	.word	0x200001d4
  ldr r3, = _ebss
 8002038:	20000288 	.word	0x20000288

0800203c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800203c:	e7fe      	b.n	800203c <ADC1_IRQHandler>
	...

08002040 <__libc_init_array>:
 8002040:	b570      	push	{r4, r5, r6, lr}
 8002042:	2500      	movs	r5, #0
 8002044:	4e0c      	ldr	r6, [pc, #48]	; (8002078 <__libc_init_array+0x38>)
 8002046:	4c0d      	ldr	r4, [pc, #52]	; (800207c <__libc_init_array+0x3c>)
 8002048:	1ba4      	subs	r4, r4, r6
 800204a:	10a4      	asrs	r4, r4, #2
 800204c:	42a5      	cmp	r5, r4
 800204e:	d109      	bne.n	8002064 <__libc_init_array+0x24>
 8002050:	f001 fd64 	bl	8003b1c <_init>
 8002054:	2500      	movs	r5, #0
 8002056:	4e0a      	ldr	r6, [pc, #40]	; (8002080 <__libc_init_array+0x40>)
 8002058:	4c0a      	ldr	r4, [pc, #40]	; (8002084 <__libc_init_array+0x44>)
 800205a:	1ba4      	subs	r4, r4, r6
 800205c:	10a4      	asrs	r4, r4, #2
 800205e:	42a5      	cmp	r5, r4
 8002060:	d105      	bne.n	800206e <__libc_init_array+0x2e>
 8002062:	bd70      	pop	{r4, r5, r6, pc}
 8002064:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002068:	4798      	blx	r3
 800206a:	3501      	adds	r5, #1
 800206c:	e7ee      	b.n	800204c <__libc_init_array+0xc>
 800206e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002072:	4798      	blx	r3
 8002074:	3501      	adds	r5, #1
 8002076:	e7f2      	b.n	800205e <__libc_init_array+0x1e>
 8002078:	08003d88 	.word	0x08003d88
 800207c:	08003d88 	.word	0x08003d88
 8002080:	08003d88 	.word	0x08003d88
 8002084:	08003d8c 	.word	0x08003d8c

08002088 <__cvt>:
 8002088:	2b00      	cmp	r3, #0
 800208a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800208e:	461e      	mov	r6, r3
 8002090:	bfbb      	ittet	lt
 8002092:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8002096:	461e      	movlt	r6, r3
 8002098:	2300      	movge	r3, #0
 800209a:	232d      	movlt	r3, #45	; 0x2d
 800209c:	b088      	sub	sp, #32
 800209e:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80020a0:	9912      	ldr	r1, [sp, #72]	; 0x48
 80020a2:	f027 0720 	bic.w	r7, r7, #32
 80020a6:	2f46      	cmp	r7, #70	; 0x46
 80020a8:	4614      	mov	r4, r2
 80020aa:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80020ac:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80020b0:	700b      	strb	r3, [r1, #0]
 80020b2:	d004      	beq.n	80020be <__cvt+0x36>
 80020b4:	2f45      	cmp	r7, #69	; 0x45
 80020b6:	d100      	bne.n	80020ba <__cvt+0x32>
 80020b8:	3501      	adds	r5, #1
 80020ba:	2302      	movs	r3, #2
 80020bc:	e000      	b.n	80020c0 <__cvt+0x38>
 80020be:	2303      	movs	r3, #3
 80020c0:	aa07      	add	r2, sp, #28
 80020c2:	9204      	str	r2, [sp, #16]
 80020c4:	aa06      	add	r2, sp, #24
 80020c6:	9203      	str	r2, [sp, #12]
 80020c8:	e88d 0428 	stmia.w	sp, {r3, r5, sl}
 80020cc:	4622      	mov	r2, r4
 80020ce:	4633      	mov	r3, r6
 80020d0:	f000 fbaa 	bl	8002828 <_dtoa_r>
 80020d4:	2f47      	cmp	r7, #71	; 0x47
 80020d6:	4680      	mov	r8, r0
 80020d8:	d102      	bne.n	80020e0 <__cvt+0x58>
 80020da:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80020dc:	07db      	lsls	r3, r3, #31
 80020de:	d526      	bpl.n	800212e <__cvt+0xa6>
 80020e0:	2f46      	cmp	r7, #70	; 0x46
 80020e2:	eb08 0905 	add.w	r9, r8, r5
 80020e6:	d111      	bne.n	800210c <__cvt+0x84>
 80020e8:	f898 3000 	ldrb.w	r3, [r8]
 80020ec:	2b30      	cmp	r3, #48	; 0x30
 80020ee:	d10a      	bne.n	8002106 <__cvt+0x7e>
 80020f0:	2200      	movs	r2, #0
 80020f2:	2300      	movs	r3, #0
 80020f4:	4620      	mov	r0, r4
 80020f6:	4631      	mov	r1, r6
 80020f8:	f7fe fc6a 	bl	80009d0 <__aeabi_dcmpeq>
 80020fc:	b918      	cbnz	r0, 8002106 <__cvt+0x7e>
 80020fe:	f1c5 0501 	rsb	r5, r5, #1
 8002102:	f8ca 5000 	str.w	r5, [sl]
 8002106:	f8da 3000 	ldr.w	r3, [sl]
 800210a:	4499      	add	r9, r3
 800210c:	2200      	movs	r2, #0
 800210e:	2300      	movs	r3, #0
 8002110:	4620      	mov	r0, r4
 8002112:	4631      	mov	r1, r6
 8002114:	f7fe fc5c 	bl	80009d0 <__aeabi_dcmpeq>
 8002118:	b938      	cbnz	r0, 800212a <__cvt+0xa2>
 800211a:	2230      	movs	r2, #48	; 0x30
 800211c:	9b07      	ldr	r3, [sp, #28]
 800211e:	4599      	cmp	r9, r3
 8002120:	d905      	bls.n	800212e <__cvt+0xa6>
 8002122:	1c59      	adds	r1, r3, #1
 8002124:	9107      	str	r1, [sp, #28]
 8002126:	701a      	strb	r2, [r3, #0]
 8002128:	e7f8      	b.n	800211c <__cvt+0x94>
 800212a:	f8cd 901c 	str.w	r9, [sp, #28]
 800212e:	4640      	mov	r0, r8
 8002130:	9b07      	ldr	r3, [sp, #28]
 8002132:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8002134:	eba3 0308 	sub.w	r3, r3, r8
 8002138:	6013      	str	r3, [r2, #0]
 800213a:	b008      	add	sp, #32
 800213c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08002140 <__exponent>:
 8002140:	4603      	mov	r3, r0
 8002142:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002144:	2900      	cmp	r1, #0
 8002146:	f803 2b02 	strb.w	r2, [r3], #2
 800214a:	bfb6      	itet	lt
 800214c:	222d      	movlt	r2, #45	; 0x2d
 800214e:	222b      	movge	r2, #43	; 0x2b
 8002150:	4249      	neglt	r1, r1
 8002152:	2909      	cmp	r1, #9
 8002154:	7042      	strb	r2, [r0, #1]
 8002156:	dd21      	ble.n	800219c <__exponent+0x5c>
 8002158:	f10d 0207 	add.w	r2, sp, #7
 800215c:	4617      	mov	r7, r2
 800215e:	260a      	movs	r6, #10
 8002160:	fb91 f5f6 	sdiv	r5, r1, r6
 8002164:	fb06 1115 	mls	r1, r6, r5, r1
 8002168:	2d09      	cmp	r5, #9
 800216a:	f101 0130 	add.w	r1, r1, #48	; 0x30
 800216e:	f802 1c01 	strb.w	r1, [r2, #-1]
 8002172:	f102 34ff 	add.w	r4, r2, #4294967295
 8002176:	4629      	mov	r1, r5
 8002178:	dc09      	bgt.n	800218e <__exponent+0x4e>
 800217a:	3130      	adds	r1, #48	; 0x30
 800217c:	3a02      	subs	r2, #2
 800217e:	f804 1c01 	strb.w	r1, [r4, #-1]
 8002182:	42ba      	cmp	r2, r7
 8002184:	461c      	mov	r4, r3
 8002186:	d304      	bcc.n	8002192 <__exponent+0x52>
 8002188:	1a20      	subs	r0, r4, r0
 800218a:	b003      	add	sp, #12
 800218c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800218e:	4622      	mov	r2, r4
 8002190:	e7e6      	b.n	8002160 <__exponent+0x20>
 8002192:	f812 1b01 	ldrb.w	r1, [r2], #1
 8002196:	f803 1b01 	strb.w	r1, [r3], #1
 800219a:	e7f2      	b.n	8002182 <__exponent+0x42>
 800219c:	2230      	movs	r2, #48	; 0x30
 800219e:	461c      	mov	r4, r3
 80021a0:	4411      	add	r1, r2
 80021a2:	f804 2b02 	strb.w	r2, [r4], #2
 80021a6:	7059      	strb	r1, [r3, #1]
 80021a8:	e7ee      	b.n	8002188 <__exponent+0x48>
	...

080021ac <_printf_float>:
 80021ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80021b0:	b091      	sub	sp, #68	; 0x44
 80021b2:	460c      	mov	r4, r1
 80021b4:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 80021b6:	4693      	mov	fp, r2
 80021b8:	461e      	mov	r6, r3
 80021ba:	4605      	mov	r5, r0
 80021bc:	f001 f908 	bl	80033d0 <_localeconv_r>
 80021c0:	6803      	ldr	r3, [r0, #0]
 80021c2:	4618      	mov	r0, r3
 80021c4:	9309      	str	r3, [sp, #36]	; 0x24
 80021c6:	f7fd ffdb 	bl	8000180 <strlen>
 80021ca:	2300      	movs	r3, #0
 80021cc:	930e      	str	r3, [sp, #56]	; 0x38
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	900a      	str	r0, [sp, #40]	; 0x28
 80021d2:	3307      	adds	r3, #7
 80021d4:	f023 0307 	bic.w	r3, r3, #7
 80021d8:	f103 0208 	add.w	r2, r3, #8
 80021dc:	f894 8018 	ldrb.w	r8, [r4, #24]
 80021e0:	f8d4 a000 	ldr.w	sl, [r4]
 80021e4:	603a      	str	r2, [r7, #0]
 80021e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021ea:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80021ee:	f8d4 904c 	ldr.w	r9, [r4, #76]	; 0x4c
 80021f2:	6ca7      	ldr	r7, [r4, #72]	; 0x48
 80021f4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80021f8:	930b      	str	r3, [sp, #44]	; 0x2c
 80021fa:	f04f 32ff 	mov.w	r2, #4294967295
 80021fe:	4ba6      	ldr	r3, [pc, #664]	; (8002498 <_printf_float+0x2ec>)
 8002200:	4638      	mov	r0, r7
 8002202:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002204:	f7fe fc16 	bl	8000a34 <__aeabi_dcmpun>
 8002208:	2800      	cmp	r0, #0
 800220a:	f040 81f7 	bne.w	80025fc <_printf_float+0x450>
 800220e:	f04f 32ff 	mov.w	r2, #4294967295
 8002212:	4ba1      	ldr	r3, [pc, #644]	; (8002498 <_printf_float+0x2ec>)
 8002214:	4638      	mov	r0, r7
 8002216:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002218:	f7fe fbee 	bl	80009f8 <__aeabi_dcmple>
 800221c:	2800      	cmp	r0, #0
 800221e:	f040 81ed 	bne.w	80025fc <_printf_float+0x450>
 8002222:	2200      	movs	r2, #0
 8002224:	2300      	movs	r3, #0
 8002226:	4638      	mov	r0, r7
 8002228:	4649      	mov	r1, r9
 800222a:	f7fe fbdb 	bl	80009e4 <__aeabi_dcmplt>
 800222e:	b110      	cbz	r0, 8002236 <_printf_float+0x8a>
 8002230:	232d      	movs	r3, #45	; 0x2d
 8002232:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002236:	4b99      	ldr	r3, [pc, #612]	; (800249c <_printf_float+0x2f0>)
 8002238:	4f99      	ldr	r7, [pc, #612]	; (80024a0 <_printf_float+0x2f4>)
 800223a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800223e:	bf98      	it	ls
 8002240:	461f      	movls	r7, r3
 8002242:	2303      	movs	r3, #3
 8002244:	f04f 0900 	mov.w	r9, #0
 8002248:	6123      	str	r3, [r4, #16]
 800224a:	f02a 0304 	bic.w	r3, sl, #4
 800224e:	6023      	str	r3, [r4, #0]
 8002250:	9600      	str	r6, [sp, #0]
 8002252:	465b      	mov	r3, fp
 8002254:	aa0f      	add	r2, sp, #60	; 0x3c
 8002256:	4621      	mov	r1, r4
 8002258:	4628      	mov	r0, r5
 800225a:	f000 f9df 	bl	800261c <_printf_common>
 800225e:	3001      	adds	r0, #1
 8002260:	f040 809a 	bne.w	8002398 <_printf_float+0x1ec>
 8002264:	f04f 30ff 	mov.w	r0, #4294967295
 8002268:	b011      	add	sp, #68	; 0x44
 800226a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800226e:	6862      	ldr	r2, [r4, #4]
 8002270:	a80e      	add	r0, sp, #56	; 0x38
 8002272:	1c53      	adds	r3, r2, #1
 8002274:	f10d 0e34 	add.w	lr, sp, #52	; 0x34
 8002278:	f44a 6380 	orr.w	r3, sl, #1024	; 0x400
 800227c:	d141      	bne.n	8002302 <_printf_float+0x156>
 800227e:	2206      	movs	r2, #6
 8002280:	6062      	str	r2, [r4, #4]
 8002282:	2100      	movs	r1, #0
 8002284:	6023      	str	r3, [r4, #0]
 8002286:	9301      	str	r3, [sp, #4]
 8002288:	6863      	ldr	r3, [r4, #4]
 800228a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800228e:	9005      	str	r0, [sp, #20]
 8002290:	9202      	str	r2, [sp, #8]
 8002292:	9300      	str	r3, [sp, #0]
 8002294:	463a      	mov	r2, r7
 8002296:	464b      	mov	r3, r9
 8002298:	9106      	str	r1, [sp, #24]
 800229a:	f8cd 8010 	str.w	r8, [sp, #16]
 800229e:	f8cd e00c 	str.w	lr, [sp, #12]
 80022a2:	4628      	mov	r0, r5
 80022a4:	f7ff fef0 	bl	8002088 <__cvt>
 80022a8:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 80022ac:	2b47      	cmp	r3, #71	; 0x47
 80022ae:	4607      	mov	r7, r0
 80022b0:	d109      	bne.n	80022c6 <_printf_float+0x11a>
 80022b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80022b4:	1cd8      	adds	r0, r3, #3
 80022b6:	db02      	blt.n	80022be <_printf_float+0x112>
 80022b8:	6862      	ldr	r2, [r4, #4]
 80022ba:	4293      	cmp	r3, r2
 80022bc:	dd59      	ble.n	8002372 <_printf_float+0x1c6>
 80022be:	f1a8 0802 	sub.w	r8, r8, #2
 80022c2:	fa5f f888 	uxtb.w	r8, r8
 80022c6:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 80022ca:	990d      	ldr	r1, [sp, #52]	; 0x34
 80022cc:	d836      	bhi.n	800233c <_printf_float+0x190>
 80022ce:	3901      	subs	r1, #1
 80022d0:	4642      	mov	r2, r8
 80022d2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80022d6:	910d      	str	r1, [sp, #52]	; 0x34
 80022d8:	f7ff ff32 	bl	8002140 <__exponent>
 80022dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80022de:	4681      	mov	r9, r0
 80022e0:	1883      	adds	r3, r0, r2
 80022e2:	2a01      	cmp	r2, #1
 80022e4:	6123      	str	r3, [r4, #16]
 80022e6:	dc02      	bgt.n	80022ee <_printf_float+0x142>
 80022e8:	6822      	ldr	r2, [r4, #0]
 80022ea:	07d1      	lsls	r1, r2, #31
 80022ec:	d501      	bpl.n	80022f2 <_printf_float+0x146>
 80022ee:	3301      	adds	r3, #1
 80022f0:	6123      	str	r3, [r4, #16]
 80022f2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d0aa      	beq.n	8002250 <_printf_float+0xa4>
 80022fa:	232d      	movs	r3, #45	; 0x2d
 80022fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002300:	e7a6      	b.n	8002250 <_printf_float+0xa4>
 8002302:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8002306:	d002      	beq.n	800230e <_printf_float+0x162>
 8002308:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800230c:	d1b9      	bne.n	8002282 <_printf_float+0xd6>
 800230e:	b19a      	cbz	r2, 8002338 <_printf_float+0x18c>
 8002310:	2100      	movs	r1, #0
 8002312:	9106      	str	r1, [sp, #24]
 8002314:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8002318:	e88d 000c 	stmia.w	sp, {r2, r3}
 800231c:	6023      	str	r3, [r4, #0]
 800231e:	9005      	str	r0, [sp, #20]
 8002320:	463a      	mov	r2, r7
 8002322:	f8cd 8010 	str.w	r8, [sp, #16]
 8002326:	f8cd e00c 	str.w	lr, [sp, #12]
 800232a:	9102      	str	r1, [sp, #8]
 800232c:	464b      	mov	r3, r9
 800232e:	4628      	mov	r0, r5
 8002330:	f7ff feaa 	bl	8002088 <__cvt>
 8002334:	4607      	mov	r7, r0
 8002336:	e7bc      	b.n	80022b2 <_printf_float+0x106>
 8002338:	2201      	movs	r2, #1
 800233a:	e7a1      	b.n	8002280 <_printf_float+0xd4>
 800233c:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8002340:	d119      	bne.n	8002376 <_printf_float+0x1ca>
 8002342:	2900      	cmp	r1, #0
 8002344:	6863      	ldr	r3, [r4, #4]
 8002346:	dd0c      	ble.n	8002362 <_printf_float+0x1b6>
 8002348:	6121      	str	r1, [r4, #16]
 800234a:	b913      	cbnz	r3, 8002352 <_printf_float+0x1a6>
 800234c:	6822      	ldr	r2, [r4, #0]
 800234e:	07d2      	lsls	r2, r2, #31
 8002350:	d502      	bpl.n	8002358 <_printf_float+0x1ac>
 8002352:	3301      	adds	r3, #1
 8002354:	440b      	add	r3, r1
 8002356:	6123      	str	r3, [r4, #16]
 8002358:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800235a:	f04f 0900 	mov.w	r9, #0
 800235e:	65a3      	str	r3, [r4, #88]	; 0x58
 8002360:	e7c7      	b.n	80022f2 <_printf_float+0x146>
 8002362:	b913      	cbnz	r3, 800236a <_printf_float+0x1be>
 8002364:	6822      	ldr	r2, [r4, #0]
 8002366:	07d0      	lsls	r0, r2, #31
 8002368:	d501      	bpl.n	800236e <_printf_float+0x1c2>
 800236a:	3302      	adds	r3, #2
 800236c:	e7f3      	b.n	8002356 <_printf_float+0x1aa>
 800236e:	2301      	movs	r3, #1
 8002370:	e7f1      	b.n	8002356 <_printf_float+0x1aa>
 8002372:	f04f 0867 	mov.w	r8, #103	; 0x67
 8002376:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002378:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800237a:	4293      	cmp	r3, r2
 800237c:	db05      	blt.n	800238a <_printf_float+0x1de>
 800237e:	6822      	ldr	r2, [r4, #0]
 8002380:	6123      	str	r3, [r4, #16]
 8002382:	07d1      	lsls	r1, r2, #31
 8002384:	d5e8      	bpl.n	8002358 <_printf_float+0x1ac>
 8002386:	3301      	adds	r3, #1
 8002388:	e7e5      	b.n	8002356 <_printf_float+0x1aa>
 800238a:	2b00      	cmp	r3, #0
 800238c:	bfcc      	ite	gt
 800238e:	2301      	movgt	r3, #1
 8002390:	f1c3 0302 	rsble	r3, r3, #2
 8002394:	4413      	add	r3, r2
 8002396:	e7de      	b.n	8002356 <_printf_float+0x1aa>
 8002398:	6823      	ldr	r3, [r4, #0]
 800239a:	055a      	lsls	r2, r3, #21
 800239c:	d407      	bmi.n	80023ae <_printf_float+0x202>
 800239e:	6923      	ldr	r3, [r4, #16]
 80023a0:	463a      	mov	r2, r7
 80023a2:	4659      	mov	r1, fp
 80023a4:	4628      	mov	r0, r5
 80023a6:	47b0      	blx	r6
 80023a8:	3001      	adds	r0, #1
 80023aa:	d12a      	bne.n	8002402 <_printf_float+0x256>
 80023ac:	e75a      	b.n	8002264 <_printf_float+0xb8>
 80023ae:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 80023b2:	f240 80dc 	bls.w	800256e <_printf_float+0x3c2>
 80023b6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80023ba:	2200      	movs	r2, #0
 80023bc:	2300      	movs	r3, #0
 80023be:	f7fe fb07 	bl	80009d0 <__aeabi_dcmpeq>
 80023c2:	2800      	cmp	r0, #0
 80023c4:	d039      	beq.n	800243a <_printf_float+0x28e>
 80023c6:	2301      	movs	r3, #1
 80023c8:	4a36      	ldr	r2, [pc, #216]	; (80024a4 <_printf_float+0x2f8>)
 80023ca:	4659      	mov	r1, fp
 80023cc:	4628      	mov	r0, r5
 80023ce:	47b0      	blx	r6
 80023d0:	3001      	adds	r0, #1
 80023d2:	f43f af47 	beq.w	8002264 <_printf_float+0xb8>
 80023d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80023d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80023da:	429a      	cmp	r2, r3
 80023dc:	db02      	blt.n	80023e4 <_printf_float+0x238>
 80023de:	6823      	ldr	r3, [r4, #0]
 80023e0:	07d8      	lsls	r0, r3, #31
 80023e2:	d50e      	bpl.n	8002402 <_printf_float+0x256>
 80023e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80023e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80023e8:	4659      	mov	r1, fp
 80023ea:	4628      	mov	r0, r5
 80023ec:	47b0      	blx	r6
 80023ee:	3001      	adds	r0, #1
 80023f0:	f43f af38 	beq.w	8002264 <_printf_float+0xb8>
 80023f4:	2700      	movs	r7, #0
 80023f6:	f104 081a 	add.w	r8, r4, #26
 80023fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80023fc:	3b01      	subs	r3, #1
 80023fe:	429f      	cmp	r7, r3
 8002400:	db11      	blt.n	8002426 <_printf_float+0x27a>
 8002402:	6823      	ldr	r3, [r4, #0]
 8002404:	079f      	lsls	r7, r3, #30
 8002406:	d508      	bpl.n	800241a <_printf_float+0x26e>
 8002408:	2700      	movs	r7, #0
 800240a:	f104 0819 	add.w	r8, r4, #25
 800240e:	68e3      	ldr	r3, [r4, #12]
 8002410:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002412:	1a9b      	subs	r3, r3, r2
 8002414:	429f      	cmp	r7, r3
 8002416:	f2c0 80e7 	blt.w	80025e8 <_printf_float+0x43c>
 800241a:	68e0      	ldr	r0, [r4, #12]
 800241c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800241e:	4298      	cmp	r0, r3
 8002420:	bfb8      	it	lt
 8002422:	4618      	movlt	r0, r3
 8002424:	e720      	b.n	8002268 <_printf_float+0xbc>
 8002426:	2301      	movs	r3, #1
 8002428:	4642      	mov	r2, r8
 800242a:	4659      	mov	r1, fp
 800242c:	4628      	mov	r0, r5
 800242e:	47b0      	blx	r6
 8002430:	3001      	adds	r0, #1
 8002432:	f43f af17 	beq.w	8002264 <_printf_float+0xb8>
 8002436:	3701      	adds	r7, #1
 8002438:	e7df      	b.n	80023fa <_printf_float+0x24e>
 800243a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800243c:	2b00      	cmp	r3, #0
 800243e:	dc33      	bgt.n	80024a8 <_printf_float+0x2fc>
 8002440:	2301      	movs	r3, #1
 8002442:	4a18      	ldr	r2, [pc, #96]	; (80024a4 <_printf_float+0x2f8>)
 8002444:	4659      	mov	r1, fp
 8002446:	4628      	mov	r0, r5
 8002448:	47b0      	blx	r6
 800244a:	3001      	adds	r0, #1
 800244c:	f43f af0a 	beq.w	8002264 <_printf_float+0xb8>
 8002450:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002452:	b923      	cbnz	r3, 800245e <_printf_float+0x2b2>
 8002454:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002456:	b913      	cbnz	r3, 800245e <_printf_float+0x2b2>
 8002458:	6823      	ldr	r3, [r4, #0]
 800245a:	07d9      	lsls	r1, r3, #31
 800245c:	d5d1      	bpl.n	8002402 <_printf_float+0x256>
 800245e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002460:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002462:	4659      	mov	r1, fp
 8002464:	4628      	mov	r0, r5
 8002466:	47b0      	blx	r6
 8002468:	3001      	adds	r0, #1
 800246a:	f43f aefb 	beq.w	8002264 <_printf_float+0xb8>
 800246e:	f04f 0800 	mov.w	r8, #0
 8002472:	f104 091a 	add.w	r9, r4, #26
 8002476:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002478:	425b      	negs	r3, r3
 800247a:	4598      	cmp	r8, r3
 800247c:	db01      	blt.n	8002482 <_printf_float+0x2d6>
 800247e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002480:	e78e      	b.n	80023a0 <_printf_float+0x1f4>
 8002482:	2301      	movs	r3, #1
 8002484:	464a      	mov	r2, r9
 8002486:	4659      	mov	r1, fp
 8002488:	4628      	mov	r0, r5
 800248a:	47b0      	blx	r6
 800248c:	3001      	adds	r0, #1
 800248e:	f43f aee9 	beq.w	8002264 <_printf_float+0xb8>
 8002492:	f108 0801 	add.w	r8, r8, #1
 8002496:	e7ee      	b.n	8002476 <_printf_float+0x2ca>
 8002498:	7fefffff 	.word	0x7fefffff
 800249c:	08003b5b 	.word	0x08003b5b
 80024a0:	08003b5f 	.word	0x08003b5f
 80024a4:	08003b6b 	.word	0x08003b6b
 80024a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80024aa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80024ac:	429a      	cmp	r2, r3
 80024ae:	bfa8      	it	ge
 80024b0:	461a      	movge	r2, r3
 80024b2:	2a00      	cmp	r2, #0
 80024b4:	4690      	mov	r8, r2
 80024b6:	dc36      	bgt.n	8002526 <_printf_float+0x37a>
 80024b8:	f04f 0a00 	mov.w	sl, #0
 80024bc:	f104 031a 	add.w	r3, r4, #26
 80024c0:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 80024c4:	930b      	str	r3, [sp, #44]	; 0x2c
 80024c6:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 80024ca:	eba9 0308 	sub.w	r3, r9, r8
 80024ce:	459a      	cmp	sl, r3
 80024d0:	db31      	blt.n	8002536 <_printf_float+0x38a>
 80024d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80024d4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80024d6:	429a      	cmp	r2, r3
 80024d8:	db38      	blt.n	800254c <_printf_float+0x3a0>
 80024da:	6823      	ldr	r3, [r4, #0]
 80024dc:	07da      	lsls	r2, r3, #31
 80024de:	d435      	bmi.n	800254c <_printf_float+0x3a0>
 80024e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80024e2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80024e4:	eba3 0209 	sub.w	r2, r3, r9
 80024e8:	eba3 0801 	sub.w	r8, r3, r1
 80024ec:	4590      	cmp	r8, r2
 80024ee:	bfa8      	it	ge
 80024f0:	4690      	movge	r8, r2
 80024f2:	f1b8 0f00 	cmp.w	r8, #0
 80024f6:	dc31      	bgt.n	800255c <_printf_float+0x3b0>
 80024f8:	2700      	movs	r7, #0
 80024fa:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 80024fe:	f104 091a 	add.w	r9, r4, #26
 8002502:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8002504:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002506:	1a9b      	subs	r3, r3, r2
 8002508:	eba3 0308 	sub.w	r3, r3, r8
 800250c:	429f      	cmp	r7, r3
 800250e:	f6bf af78 	bge.w	8002402 <_printf_float+0x256>
 8002512:	2301      	movs	r3, #1
 8002514:	464a      	mov	r2, r9
 8002516:	4659      	mov	r1, fp
 8002518:	4628      	mov	r0, r5
 800251a:	47b0      	blx	r6
 800251c:	3001      	adds	r0, #1
 800251e:	f43f aea1 	beq.w	8002264 <_printf_float+0xb8>
 8002522:	3701      	adds	r7, #1
 8002524:	e7ed      	b.n	8002502 <_printf_float+0x356>
 8002526:	4613      	mov	r3, r2
 8002528:	4659      	mov	r1, fp
 800252a:	463a      	mov	r2, r7
 800252c:	4628      	mov	r0, r5
 800252e:	47b0      	blx	r6
 8002530:	3001      	adds	r0, #1
 8002532:	d1c1      	bne.n	80024b8 <_printf_float+0x30c>
 8002534:	e696      	b.n	8002264 <_printf_float+0xb8>
 8002536:	2301      	movs	r3, #1
 8002538:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800253a:	4659      	mov	r1, fp
 800253c:	4628      	mov	r0, r5
 800253e:	47b0      	blx	r6
 8002540:	3001      	adds	r0, #1
 8002542:	f43f ae8f 	beq.w	8002264 <_printf_float+0xb8>
 8002546:	f10a 0a01 	add.w	sl, sl, #1
 800254a:	e7bc      	b.n	80024c6 <_printf_float+0x31a>
 800254c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800254e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002550:	4659      	mov	r1, fp
 8002552:	4628      	mov	r0, r5
 8002554:	47b0      	blx	r6
 8002556:	3001      	adds	r0, #1
 8002558:	d1c2      	bne.n	80024e0 <_printf_float+0x334>
 800255a:	e683      	b.n	8002264 <_printf_float+0xb8>
 800255c:	4643      	mov	r3, r8
 800255e:	eb07 0209 	add.w	r2, r7, r9
 8002562:	4659      	mov	r1, fp
 8002564:	4628      	mov	r0, r5
 8002566:	47b0      	blx	r6
 8002568:	3001      	adds	r0, #1
 800256a:	d1c5      	bne.n	80024f8 <_printf_float+0x34c>
 800256c:	e67a      	b.n	8002264 <_printf_float+0xb8>
 800256e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002570:	2a01      	cmp	r2, #1
 8002572:	dc01      	bgt.n	8002578 <_printf_float+0x3cc>
 8002574:	07db      	lsls	r3, r3, #31
 8002576:	d534      	bpl.n	80025e2 <_printf_float+0x436>
 8002578:	2301      	movs	r3, #1
 800257a:	463a      	mov	r2, r7
 800257c:	4659      	mov	r1, fp
 800257e:	4628      	mov	r0, r5
 8002580:	47b0      	blx	r6
 8002582:	3001      	adds	r0, #1
 8002584:	f43f ae6e 	beq.w	8002264 <_printf_float+0xb8>
 8002588:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800258a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800258c:	4659      	mov	r1, fp
 800258e:	4628      	mov	r0, r5
 8002590:	47b0      	blx	r6
 8002592:	3001      	adds	r0, #1
 8002594:	f43f ae66 	beq.w	8002264 <_printf_float+0xb8>
 8002598:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800259c:	2200      	movs	r2, #0
 800259e:	2300      	movs	r3, #0
 80025a0:	f7fe fa16 	bl	80009d0 <__aeabi_dcmpeq>
 80025a4:	b150      	cbz	r0, 80025bc <_printf_float+0x410>
 80025a6:	2700      	movs	r7, #0
 80025a8:	f104 081a 	add.w	r8, r4, #26
 80025ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80025ae:	3b01      	subs	r3, #1
 80025b0:	429f      	cmp	r7, r3
 80025b2:	db0c      	blt.n	80025ce <_printf_float+0x422>
 80025b4:	464b      	mov	r3, r9
 80025b6:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80025ba:	e6f2      	b.n	80023a2 <_printf_float+0x1f6>
 80025bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80025be:	1c7a      	adds	r2, r7, #1
 80025c0:	3b01      	subs	r3, #1
 80025c2:	4659      	mov	r1, fp
 80025c4:	4628      	mov	r0, r5
 80025c6:	47b0      	blx	r6
 80025c8:	3001      	adds	r0, #1
 80025ca:	d1f3      	bne.n	80025b4 <_printf_float+0x408>
 80025cc:	e64a      	b.n	8002264 <_printf_float+0xb8>
 80025ce:	2301      	movs	r3, #1
 80025d0:	4642      	mov	r2, r8
 80025d2:	4659      	mov	r1, fp
 80025d4:	4628      	mov	r0, r5
 80025d6:	47b0      	blx	r6
 80025d8:	3001      	adds	r0, #1
 80025da:	f43f ae43 	beq.w	8002264 <_printf_float+0xb8>
 80025de:	3701      	adds	r7, #1
 80025e0:	e7e4      	b.n	80025ac <_printf_float+0x400>
 80025e2:	2301      	movs	r3, #1
 80025e4:	463a      	mov	r2, r7
 80025e6:	e7ec      	b.n	80025c2 <_printf_float+0x416>
 80025e8:	2301      	movs	r3, #1
 80025ea:	4642      	mov	r2, r8
 80025ec:	4659      	mov	r1, fp
 80025ee:	4628      	mov	r0, r5
 80025f0:	47b0      	blx	r6
 80025f2:	3001      	adds	r0, #1
 80025f4:	f43f ae36 	beq.w	8002264 <_printf_float+0xb8>
 80025f8:	3701      	adds	r7, #1
 80025fa:	e708      	b.n	800240e <_printf_float+0x262>
 80025fc:	463a      	mov	r2, r7
 80025fe:	464b      	mov	r3, r9
 8002600:	4638      	mov	r0, r7
 8002602:	4649      	mov	r1, r9
 8002604:	f7fe fa16 	bl	8000a34 <__aeabi_dcmpun>
 8002608:	2800      	cmp	r0, #0
 800260a:	f43f ae30 	beq.w	800226e <_printf_float+0xc2>
 800260e:	4b01      	ldr	r3, [pc, #4]	; (8002614 <_printf_float+0x468>)
 8002610:	4f01      	ldr	r7, [pc, #4]	; (8002618 <_printf_float+0x46c>)
 8002612:	e612      	b.n	800223a <_printf_float+0x8e>
 8002614:	08003b63 	.word	0x08003b63
 8002618:	08003b67 	.word	0x08003b67

0800261c <_printf_common>:
 800261c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002620:	4691      	mov	r9, r2
 8002622:	461f      	mov	r7, r3
 8002624:	688a      	ldr	r2, [r1, #8]
 8002626:	690b      	ldr	r3, [r1, #16]
 8002628:	4606      	mov	r6, r0
 800262a:	4293      	cmp	r3, r2
 800262c:	bfb8      	it	lt
 800262e:	4613      	movlt	r3, r2
 8002630:	f8c9 3000 	str.w	r3, [r9]
 8002634:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002638:	460c      	mov	r4, r1
 800263a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800263e:	b112      	cbz	r2, 8002646 <_printf_common+0x2a>
 8002640:	3301      	adds	r3, #1
 8002642:	f8c9 3000 	str.w	r3, [r9]
 8002646:	6823      	ldr	r3, [r4, #0]
 8002648:	0699      	lsls	r1, r3, #26
 800264a:	bf42      	ittt	mi
 800264c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002650:	3302      	addmi	r3, #2
 8002652:	f8c9 3000 	strmi.w	r3, [r9]
 8002656:	6825      	ldr	r5, [r4, #0]
 8002658:	f015 0506 	ands.w	r5, r5, #6
 800265c:	d107      	bne.n	800266e <_printf_common+0x52>
 800265e:	f104 0a19 	add.w	sl, r4, #25
 8002662:	68e3      	ldr	r3, [r4, #12]
 8002664:	f8d9 2000 	ldr.w	r2, [r9]
 8002668:	1a9b      	subs	r3, r3, r2
 800266a:	429d      	cmp	r5, r3
 800266c:	db2a      	blt.n	80026c4 <_printf_common+0xa8>
 800266e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002672:	6822      	ldr	r2, [r4, #0]
 8002674:	3300      	adds	r3, #0
 8002676:	bf18      	it	ne
 8002678:	2301      	movne	r3, #1
 800267a:	0692      	lsls	r2, r2, #26
 800267c:	d42f      	bmi.n	80026de <_printf_common+0xc2>
 800267e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002682:	4639      	mov	r1, r7
 8002684:	4630      	mov	r0, r6
 8002686:	47c0      	blx	r8
 8002688:	3001      	adds	r0, #1
 800268a:	d022      	beq.n	80026d2 <_printf_common+0xb6>
 800268c:	6823      	ldr	r3, [r4, #0]
 800268e:	68e5      	ldr	r5, [r4, #12]
 8002690:	f003 0306 	and.w	r3, r3, #6
 8002694:	2b04      	cmp	r3, #4
 8002696:	bf18      	it	ne
 8002698:	2500      	movne	r5, #0
 800269a:	f8d9 2000 	ldr.w	r2, [r9]
 800269e:	f04f 0900 	mov.w	r9, #0
 80026a2:	bf08      	it	eq
 80026a4:	1aad      	subeq	r5, r5, r2
 80026a6:	68a3      	ldr	r3, [r4, #8]
 80026a8:	6922      	ldr	r2, [r4, #16]
 80026aa:	bf08      	it	eq
 80026ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80026b0:	4293      	cmp	r3, r2
 80026b2:	bfc4      	itt	gt
 80026b4:	1a9b      	subgt	r3, r3, r2
 80026b6:	18ed      	addgt	r5, r5, r3
 80026b8:	341a      	adds	r4, #26
 80026ba:	454d      	cmp	r5, r9
 80026bc:	d11b      	bne.n	80026f6 <_printf_common+0xda>
 80026be:	2000      	movs	r0, #0
 80026c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80026c4:	2301      	movs	r3, #1
 80026c6:	4652      	mov	r2, sl
 80026c8:	4639      	mov	r1, r7
 80026ca:	4630      	mov	r0, r6
 80026cc:	47c0      	blx	r8
 80026ce:	3001      	adds	r0, #1
 80026d0:	d103      	bne.n	80026da <_printf_common+0xbe>
 80026d2:	f04f 30ff 	mov.w	r0, #4294967295
 80026d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80026da:	3501      	adds	r5, #1
 80026dc:	e7c1      	b.n	8002662 <_printf_common+0x46>
 80026de:	2030      	movs	r0, #48	; 0x30
 80026e0:	18e1      	adds	r1, r4, r3
 80026e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80026e6:	1c5a      	adds	r2, r3, #1
 80026e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80026ec:	4422      	add	r2, r4
 80026ee:	3302      	adds	r3, #2
 80026f0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80026f4:	e7c3      	b.n	800267e <_printf_common+0x62>
 80026f6:	2301      	movs	r3, #1
 80026f8:	4622      	mov	r2, r4
 80026fa:	4639      	mov	r1, r7
 80026fc:	4630      	mov	r0, r6
 80026fe:	47c0      	blx	r8
 8002700:	3001      	adds	r0, #1
 8002702:	d0e6      	beq.n	80026d2 <_printf_common+0xb6>
 8002704:	f109 0901 	add.w	r9, r9, #1
 8002708:	e7d7      	b.n	80026ba <_printf_common+0x9e>

0800270a <quorem>:
 800270a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800270e:	6903      	ldr	r3, [r0, #16]
 8002710:	690c      	ldr	r4, [r1, #16]
 8002712:	4680      	mov	r8, r0
 8002714:	429c      	cmp	r4, r3
 8002716:	f300 8082 	bgt.w	800281e <quorem+0x114>
 800271a:	3c01      	subs	r4, #1
 800271c:	f101 0714 	add.w	r7, r1, #20
 8002720:	f100 0614 	add.w	r6, r0, #20
 8002724:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8002728:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800272c:	3501      	adds	r5, #1
 800272e:	fbb0 f5f5 	udiv	r5, r0, r5
 8002732:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8002736:	eb06 030e 	add.w	r3, r6, lr
 800273a:	eb07 090e 	add.w	r9, r7, lr
 800273e:	9301      	str	r3, [sp, #4]
 8002740:	b38d      	cbz	r5, 80027a6 <quorem+0x9c>
 8002742:	f04f 0a00 	mov.w	sl, #0
 8002746:	4638      	mov	r0, r7
 8002748:	46b4      	mov	ip, r6
 800274a:	46d3      	mov	fp, sl
 800274c:	f850 2b04 	ldr.w	r2, [r0], #4
 8002750:	b293      	uxth	r3, r2
 8002752:	fb05 a303 	mla	r3, r5, r3, sl
 8002756:	0c12      	lsrs	r2, r2, #16
 8002758:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800275c:	fb05 a202 	mla	r2, r5, r2, sl
 8002760:	b29b      	uxth	r3, r3
 8002762:	ebab 0303 	sub.w	r3, fp, r3
 8002766:	f8bc b000 	ldrh.w	fp, [ip]
 800276a:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800276e:	445b      	add	r3, fp
 8002770:	fa1f fb82 	uxth.w	fp, r2
 8002774:	f8dc 2000 	ldr.w	r2, [ip]
 8002778:	4581      	cmp	r9, r0
 800277a:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800277e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8002782:	b29b      	uxth	r3, r3
 8002784:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002788:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800278c:	f84c 3b04 	str.w	r3, [ip], #4
 8002790:	d2dc      	bcs.n	800274c <quorem+0x42>
 8002792:	f856 300e 	ldr.w	r3, [r6, lr]
 8002796:	b933      	cbnz	r3, 80027a6 <quorem+0x9c>
 8002798:	9b01      	ldr	r3, [sp, #4]
 800279a:	3b04      	subs	r3, #4
 800279c:	429e      	cmp	r6, r3
 800279e:	461a      	mov	r2, r3
 80027a0:	d331      	bcc.n	8002806 <quorem+0xfc>
 80027a2:	f8c8 4010 	str.w	r4, [r8, #16]
 80027a6:	4640      	mov	r0, r8
 80027a8:	f001 f83b 	bl	8003822 <__mcmp>
 80027ac:	2800      	cmp	r0, #0
 80027ae:	db26      	blt.n	80027fe <quorem+0xf4>
 80027b0:	4630      	mov	r0, r6
 80027b2:	f04f 0e00 	mov.w	lr, #0
 80027b6:	3501      	adds	r5, #1
 80027b8:	f857 1b04 	ldr.w	r1, [r7], #4
 80027bc:	f8d0 c000 	ldr.w	ip, [r0]
 80027c0:	b28b      	uxth	r3, r1
 80027c2:	ebae 0303 	sub.w	r3, lr, r3
 80027c6:	fa1f f28c 	uxth.w	r2, ip
 80027ca:	4413      	add	r3, r2
 80027cc:	0c0a      	lsrs	r2, r1, #16
 80027ce:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80027d2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80027d6:	b29b      	uxth	r3, r3
 80027d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80027dc:	45b9      	cmp	r9, r7
 80027de:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80027e2:	f840 3b04 	str.w	r3, [r0], #4
 80027e6:	d2e7      	bcs.n	80027b8 <quorem+0xae>
 80027e8:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80027ec:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80027f0:	b92a      	cbnz	r2, 80027fe <quorem+0xf4>
 80027f2:	3b04      	subs	r3, #4
 80027f4:	429e      	cmp	r6, r3
 80027f6:	461a      	mov	r2, r3
 80027f8:	d30b      	bcc.n	8002812 <quorem+0x108>
 80027fa:	f8c8 4010 	str.w	r4, [r8, #16]
 80027fe:	4628      	mov	r0, r5
 8002800:	b003      	add	sp, #12
 8002802:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002806:	6812      	ldr	r2, [r2, #0]
 8002808:	3b04      	subs	r3, #4
 800280a:	2a00      	cmp	r2, #0
 800280c:	d1c9      	bne.n	80027a2 <quorem+0x98>
 800280e:	3c01      	subs	r4, #1
 8002810:	e7c4      	b.n	800279c <quorem+0x92>
 8002812:	6812      	ldr	r2, [r2, #0]
 8002814:	3b04      	subs	r3, #4
 8002816:	2a00      	cmp	r2, #0
 8002818:	d1ef      	bne.n	80027fa <quorem+0xf0>
 800281a:	3c01      	subs	r4, #1
 800281c:	e7ea      	b.n	80027f4 <quorem+0xea>
 800281e:	2000      	movs	r0, #0
 8002820:	e7ee      	b.n	8002800 <quorem+0xf6>
 8002822:	0000      	movs	r0, r0
 8002824:	0000      	movs	r0, r0
	...

08002828 <_dtoa_r>:
 8002828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800282c:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800282e:	b095      	sub	sp, #84	; 0x54
 8002830:	4604      	mov	r4, r0
 8002832:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8002834:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002838:	b93e      	cbnz	r6, 800284a <_dtoa_r+0x22>
 800283a:	2010      	movs	r0, #16
 800283c:	f000 fdd6 	bl	80033ec <malloc>
 8002840:	6260      	str	r0, [r4, #36]	; 0x24
 8002842:	6046      	str	r6, [r0, #4]
 8002844:	6086      	str	r6, [r0, #8]
 8002846:	6006      	str	r6, [r0, #0]
 8002848:	60c6      	str	r6, [r0, #12]
 800284a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800284c:	6819      	ldr	r1, [r3, #0]
 800284e:	b151      	cbz	r1, 8002866 <_dtoa_r+0x3e>
 8002850:	685a      	ldr	r2, [r3, #4]
 8002852:	2301      	movs	r3, #1
 8002854:	4093      	lsls	r3, r2
 8002856:	604a      	str	r2, [r1, #4]
 8002858:	608b      	str	r3, [r1, #8]
 800285a:	4620      	mov	r0, r4
 800285c:	f000 fe0d 	bl	800347a <_Bfree>
 8002860:	2200      	movs	r2, #0
 8002862:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002864:	601a      	str	r2, [r3, #0]
 8002866:	9b03      	ldr	r3, [sp, #12]
 8002868:	2b00      	cmp	r3, #0
 800286a:	bfb7      	itett	lt
 800286c:	2301      	movlt	r3, #1
 800286e:	2300      	movge	r3, #0
 8002870:	602b      	strlt	r3, [r5, #0]
 8002872:	9b03      	ldrlt	r3, [sp, #12]
 8002874:	bfae      	itee	ge
 8002876:	602b      	strge	r3, [r5, #0]
 8002878:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800287c:	9303      	strlt	r3, [sp, #12]
 800287e:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8002882:	4bab      	ldr	r3, [pc, #684]	; (8002b30 <_dtoa_r+0x308>)
 8002884:	ea33 0309 	bics.w	r3, r3, r9
 8002888:	d11b      	bne.n	80028c2 <_dtoa_r+0x9a>
 800288a:	f242 730f 	movw	r3, #9999	; 0x270f
 800288e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002890:	6013      	str	r3, [r2, #0]
 8002892:	9b02      	ldr	r3, [sp, #8]
 8002894:	b923      	cbnz	r3, 80028a0 <_dtoa_r+0x78>
 8002896:	f3c9 0013 	ubfx	r0, r9, #0, #20
 800289a:	2800      	cmp	r0, #0
 800289c:	f000 8583 	beq.w	80033a6 <_dtoa_r+0xb7e>
 80028a0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80028a2:	b953      	cbnz	r3, 80028ba <_dtoa_r+0x92>
 80028a4:	4ba3      	ldr	r3, [pc, #652]	; (8002b34 <_dtoa_r+0x30c>)
 80028a6:	e021      	b.n	80028ec <_dtoa_r+0xc4>
 80028a8:	4ba3      	ldr	r3, [pc, #652]	; (8002b38 <_dtoa_r+0x310>)
 80028aa:	9306      	str	r3, [sp, #24]
 80028ac:	3308      	adds	r3, #8
 80028ae:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80028b0:	6013      	str	r3, [r2, #0]
 80028b2:	9806      	ldr	r0, [sp, #24]
 80028b4:	b015      	add	sp, #84	; 0x54
 80028b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028ba:	4b9e      	ldr	r3, [pc, #632]	; (8002b34 <_dtoa_r+0x30c>)
 80028bc:	9306      	str	r3, [sp, #24]
 80028be:	3303      	adds	r3, #3
 80028c0:	e7f5      	b.n	80028ae <_dtoa_r+0x86>
 80028c2:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80028c6:	2200      	movs	r2, #0
 80028c8:	2300      	movs	r3, #0
 80028ca:	4630      	mov	r0, r6
 80028cc:	4639      	mov	r1, r7
 80028ce:	f7fe f87f 	bl	80009d0 <__aeabi_dcmpeq>
 80028d2:	4680      	mov	r8, r0
 80028d4:	b160      	cbz	r0, 80028f0 <_dtoa_r+0xc8>
 80028d6:	2301      	movs	r3, #1
 80028d8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80028da:	6013      	str	r3, [r2, #0]
 80028dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80028de:	2b00      	cmp	r3, #0
 80028e0:	f000 855e 	beq.w	80033a0 <_dtoa_r+0xb78>
 80028e4:	4b95      	ldr	r3, [pc, #596]	; (8002b3c <_dtoa_r+0x314>)
 80028e6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80028e8:	6013      	str	r3, [r2, #0]
 80028ea:	3b01      	subs	r3, #1
 80028ec:	9306      	str	r3, [sp, #24]
 80028ee:	e7e0      	b.n	80028b2 <_dtoa_r+0x8a>
 80028f0:	ab12      	add	r3, sp, #72	; 0x48
 80028f2:	9301      	str	r3, [sp, #4]
 80028f4:	ab13      	add	r3, sp, #76	; 0x4c
 80028f6:	9300      	str	r3, [sp, #0]
 80028f8:	4632      	mov	r2, r6
 80028fa:	463b      	mov	r3, r7
 80028fc:	4620      	mov	r0, r4
 80028fe:	f001 f809 	bl	8003914 <__d2b>
 8002902:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8002906:	4682      	mov	sl, r0
 8002908:	2d00      	cmp	r5, #0
 800290a:	d07d      	beq.n	8002a08 <_dtoa_r+0x1e0>
 800290c:	4630      	mov	r0, r6
 800290e:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8002912:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8002916:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800291a:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800291e:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8002922:	2200      	movs	r2, #0
 8002924:	4b86      	ldr	r3, [pc, #536]	; (8002b40 <_dtoa_r+0x318>)
 8002926:	f7fd fc37 	bl	8000198 <__aeabi_dsub>
 800292a:	a37b      	add	r3, pc, #492	; (adr r3, 8002b18 <_dtoa_r+0x2f0>)
 800292c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002930:	f7fd fde6 	bl	8000500 <__aeabi_dmul>
 8002934:	a37a      	add	r3, pc, #488	; (adr r3, 8002b20 <_dtoa_r+0x2f8>)
 8002936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800293a:	f7fd fc2f 	bl	800019c <__adddf3>
 800293e:	4606      	mov	r6, r0
 8002940:	4628      	mov	r0, r5
 8002942:	460f      	mov	r7, r1
 8002944:	f7fd fd76 	bl	8000434 <__aeabi_i2d>
 8002948:	a377      	add	r3, pc, #476	; (adr r3, 8002b28 <_dtoa_r+0x300>)
 800294a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800294e:	f7fd fdd7 	bl	8000500 <__aeabi_dmul>
 8002952:	4602      	mov	r2, r0
 8002954:	460b      	mov	r3, r1
 8002956:	4630      	mov	r0, r6
 8002958:	4639      	mov	r1, r7
 800295a:	f7fd fc1f 	bl	800019c <__adddf3>
 800295e:	4606      	mov	r6, r0
 8002960:	460f      	mov	r7, r1
 8002962:	f7fe f87d 	bl	8000a60 <__aeabi_d2iz>
 8002966:	2200      	movs	r2, #0
 8002968:	4683      	mov	fp, r0
 800296a:	2300      	movs	r3, #0
 800296c:	4630      	mov	r0, r6
 800296e:	4639      	mov	r1, r7
 8002970:	f7fe f838 	bl	80009e4 <__aeabi_dcmplt>
 8002974:	b158      	cbz	r0, 800298e <_dtoa_r+0x166>
 8002976:	4658      	mov	r0, fp
 8002978:	f7fd fd5c 	bl	8000434 <__aeabi_i2d>
 800297c:	4602      	mov	r2, r0
 800297e:	460b      	mov	r3, r1
 8002980:	4630      	mov	r0, r6
 8002982:	4639      	mov	r1, r7
 8002984:	f7fe f824 	bl	80009d0 <__aeabi_dcmpeq>
 8002988:	b908      	cbnz	r0, 800298e <_dtoa_r+0x166>
 800298a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800298e:	f1bb 0f16 	cmp.w	fp, #22
 8002992:	d858      	bhi.n	8002a46 <_dtoa_r+0x21e>
 8002994:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002998:	496a      	ldr	r1, [pc, #424]	; (8002b44 <_dtoa_r+0x31c>)
 800299a:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800299e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80029a2:	f7fe f83d 	bl	8000a20 <__aeabi_dcmpgt>
 80029a6:	2800      	cmp	r0, #0
 80029a8:	d04f      	beq.n	8002a4a <_dtoa_r+0x222>
 80029aa:	2300      	movs	r3, #0
 80029ac:	f10b 3bff 	add.w	fp, fp, #4294967295
 80029b0:	930d      	str	r3, [sp, #52]	; 0x34
 80029b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80029b4:	1b5d      	subs	r5, r3, r5
 80029b6:	1e6b      	subs	r3, r5, #1
 80029b8:	9307      	str	r3, [sp, #28]
 80029ba:	bf43      	ittte	mi
 80029bc:	2300      	movmi	r3, #0
 80029be:	f1c5 0801 	rsbmi	r8, r5, #1
 80029c2:	9307      	strmi	r3, [sp, #28]
 80029c4:	f04f 0800 	movpl.w	r8, #0
 80029c8:	f1bb 0f00 	cmp.w	fp, #0
 80029cc:	db3f      	blt.n	8002a4e <_dtoa_r+0x226>
 80029ce:	9b07      	ldr	r3, [sp, #28]
 80029d0:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 80029d4:	445b      	add	r3, fp
 80029d6:	9307      	str	r3, [sp, #28]
 80029d8:	2300      	movs	r3, #0
 80029da:	9308      	str	r3, [sp, #32]
 80029dc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80029de:	2b09      	cmp	r3, #9
 80029e0:	f200 80b4 	bhi.w	8002b4c <_dtoa_r+0x324>
 80029e4:	2b05      	cmp	r3, #5
 80029e6:	bfc4      	itt	gt
 80029e8:	3b04      	subgt	r3, #4
 80029ea:	931e      	strgt	r3, [sp, #120]	; 0x78
 80029ec:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80029ee:	bfc8      	it	gt
 80029f0:	2600      	movgt	r6, #0
 80029f2:	f1a3 0302 	sub.w	r3, r3, #2
 80029f6:	bfd8      	it	le
 80029f8:	2601      	movle	r6, #1
 80029fa:	2b03      	cmp	r3, #3
 80029fc:	f200 80b2 	bhi.w	8002b64 <_dtoa_r+0x33c>
 8002a00:	e8df f003 	tbb	[pc, r3]
 8002a04:	782d8684 	.word	0x782d8684
 8002a08:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8002a0a:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8002a0c:	441d      	add	r5, r3
 8002a0e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8002a12:	2b20      	cmp	r3, #32
 8002a14:	dd11      	ble.n	8002a3a <_dtoa_r+0x212>
 8002a16:	9a02      	ldr	r2, [sp, #8]
 8002a18:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8002a1c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8002a20:	fa22 f000 	lsr.w	r0, r2, r0
 8002a24:	fa09 f303 	lsl.w	r3, r9, r3
 8002a28:	4318      	orrs	r0, r3
 8002a2a:	f7fd fcf3 	bl	8000414 <__aeabi_ui2d>
 8002a2e:	2301      	movs	r3, #1
 8002a30:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8002a34:	3d01      	subs	r5, #1
 8002a36:	9310      	str	r3, [sp, #64]	; 0x40
 8002a38:	e773      	b.n	8002922 <_dtoa_r+0xfa>
 8002a3a:	f1c3 0020 	rsb	r0, r3, #32
 8002a3e:	9b02      	ldr	r3, [sp, #8]
 8002a40:	fa03 f000 	lsl.w	r0, r3, r0
 8002a44:	e7f1      	b.n	8002a2a <_dtoa_r+0x202>
 8002a46:	2301      	movs	r3, #1
 8002a48:	e7b2      	b.n	80029b0 <_dtoa_r+0x188>
 8002a4a:	900d      	str	r0, [sp, #52]	; 0x34
 8002a4c:	e7b1      	b.n	80029b2 <_dtoa_r+0x18a>
 8002a4e:	f1cb 0300 	rsb	r3, fp, #0
 8002a52:	9308      	str	r3, [sp, #32]
 8002a54:	2300      	movs	r3, #0
 8002a56:	eba8 080b 	sub.w	r8, r8, fp
 8002a5a:	930c      	str	r3, [sp, #48]	; 0x30
 8002a5c:	e7be      	b.n	80029dc <_dtoa_r+0x1b4>
 8002a5e:	2301      	movs	r3, #1
 8002a60:	9309      	str	r3, [sp, #36]	; 0x24
 8002a62:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	f340 8080 	ble.w	8002b6a <_dtoa_r+0x342>
 8002a6a:	4699      	mov	r9, r3
 8002a6c:	9304      	str	r3, [sp, #16]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	2104      	movs	r1, #4
 8002a72:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8002a74:	606a      	str	r2, [r5, #4]
 8002a76:	f101 0214 	add.w	r2, r1, #20
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	d97a      	bls.n	8002b74 <_dtoa_r+0x34c>
 8002a7e:	6869      	ldr	r1, [r5, #4]
 8002a80:	4620      	mov	r0, r4
 8002a82:	f000 fcc6 	bl	8003412 <_Balloc>
 8002a86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002a88:	6028      	str	r0, [r5, #0]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f1b9 0f0e 	cmp.w	r9, #14
 8002a90:	9306      	str	r3, [sp, #24]
 8002a92:	f200 80f0 	bhi.w	8002c76 <_dtoa_r+0x44e>
 8002a96:	2e00      	cmp	r6, #0
 8002a98:	f000 80ed 	beq.w	8002c76 <_dtoa_r+0x44e>
 8002a9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002aa0:	f1bb 0f00 	cmp.w	fp, #0
 8002aa4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8002aa8:	dd79      	ble.n	8002b9e <_dtoa_r+0x376>
 8002aaa:	4a26      	ldr	r2, [pc, #152]	; (8002b44 <_dtoa_r+0x31c>)
 8002aac:	f00b 030f 	and.w	r3, fp, #15
 8002ab0:	ea4f 162b 	mov.w	r6, fp, asr #4
 8002ab4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8002ab8:	06f0      	lsls	r0, r6, #27
 8002aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002abe:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8002ac2:	d55c      	bpl.n	8002b7e <_dtoa_r+0x356>
 8002ac4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8002ac8:	4b1f      	ldr	r3, [pc, #124]	; (8002b48 <_dtoa_r+0x320>)
 8002aca:	2503      	movs	r5, #3
 8002acc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002ad0:	f7fd fe40 	bl	8000754 <__aeabi_ddiv>
 8002ad4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002ad8:	f006 060f 	and.w	r6, r6, #15
 8002adc:	4f1a      	ldr	r7, [pc, #104]	; (8002b48 <_dtoa_r+0x320>)
 8002ade:	2e00      	cmp	r6, #0
 8002ae0:	d14f      	bne.n	8002b82 <_dtoa_r+0x35a>
 8002ae2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8002ae6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002aea:	f7fd fe33 	bl	8000754 <__aeabi_ddiv>
 8002aee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002af2:	e06e      	b.n	8002bd2 <_dtoa_r+0x3aa>
 8002af4:	2301      	movs	r3, #1
 8002af6:	9309      	str	r3, [sp, #36]	; 0x24
 8002af8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8002afa:	445b      	add	r3, fp
 8002afc:	f103 0901 	add.w	r9, r3, #1
 8002b00:	9304      	str	r3, [sp, #16]
 8002b02:	464b      	mov	r3, r9
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	bfb8      	it	lt
 8002b08:	2301      	movlt	r3, #1
 8002b0a:	e7b0      	b.n	8002a6e <_dtoa_r+0x246>
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	e7a7      	b.n	8002a60 <_dtoa_r+0x238>
 8002b10:	2300      	movs	r3, #0
 8002b12:	e7f0      	b.n	8002af6 <_dtoa_r+0x2ce>
 8002b14:	f3af 8000 	nop.w
 8002b18:	636f4361 	.word	0x636f4361
 8002b1c:	3fd287a7 	.word	0x3fd287a7
 8002b20:	8b60c8b3 	.word	0x8b60c8b3
 8002b24:	3fc68a28 	.word	0x3fc68a28
 8002b28:	509f79fb 	.word	0x509f79fb
 8002b2c:	3fd34413 	.word	0x3fd34413
 8002b30:	7ff00000 	.word	0x7ff00000
 8002b34:	08003b76 	.word	0x08003b76
 8002b38:	08003b6d 	.word	0x08003b6d
 8002b3c:	08003b6c 	.word	0x08003b6c
 8002b40:	3ff80000 	.word	0x3ff80000
 8002b44:	08003ba8 	.word	0x08003ba8
 8002b48:	08003b80 	.word	0x08003b80
 8002b4c:	2601      	movs	r6, #1
 8002b4e:	2300      	movs	r3, #0
 8002b50:	9609      	str	r6, [sp, #36]	; 0x24
 8002b52:	931e      	str	r3, [sp, #120]	; 0x78
 8002b54:	f04f 33ff 	mov.w	r3, #4294967295
 8002b58:	2200      	movs	r2, #0
 8002b5a:	9304      	str	r3, [sp, #16]
 8002b5c:	4699      	mov	r9, r3
 8002b5e:	2312      	movs	r3, #18
 8002b60:	921f      	str	r2, [sp, #124]	; 0x7c
 8002b62:	e784      	b.n	8002a6e <_dtoa_r+0x246>
 8002b64:	2301      	movs	r3, #1
 8002b66:	9309      	str	r3, [sp, #36]	; 0x24
 8002b68:	e7f4      	b.n	8002b54 <_dtoa_r+0x32c>
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	9304      	str	r3, [sp, #16]
 8002b6e:	4699      	mov	r9, r3
 8002b70:	461a      	mov	r2, r3
 8002b72:	e7f5      	b.n	8002b60 <_dtoa_r+0x338>
 8002b74:	686a      	ldr	r2, [r5, #4]
 8002b76:	0049      	lsls	r1, r1, #1
 8002b78:	3201      	adds	r2, #1
 8002b7a:	606a      	str	r2, [r5, #4]
 8002b7c:	e77b      	b.n	8002a76 <_dtoa_r+0x24e>
 8002b7e:	2502      	movs	r5, #2
 8002b80:	e7ac      	b.n	8002adc <_dtoa_r+0x2b4>
 8002b82:	07f1      	lsls	r1, r6, #31
 8002b84:	d508      	bpl.n	8002b98 <_dtoa_r+0x370>
 8002b86:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8002b8a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002b8e:	f7fd fcb7 	bl	8000500 <__aeabi_dmul>
 8002b92:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8002b96:	3501      	adds	r5, #1
 8002b98:	1076      	asrs	r6, r6, #1
 8002b9a:	3708      	adds	r7, #8
 8002b9c:	e79f      	b.n	8002ade <_dtoa_r+0x2b6>
 8002b9e:	f000 80a5 	beq.w	8002cec <_dtoa_r+0x4c4>
 8002ba2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8002ba6:	f1cb 0600 	rsb	r6, fp, #0
 8002baa:	4ba2      	ldr	r3, [pc, #648]	; (8002e34 <_dtoa_r+0x60c>)
 8002bac:	f006 020f 	and.w	r2, r6, #15
 8002bb0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bb8:	f7fd fca2 	bl	8000500 <__aeabi_dmul>
 8002bbc:	2502      	movs	r5, #2
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002bc4:	4f9c      	ldr	r7, [pc, #624]	; (8002e38 <_dtoa_r+0x610>)
 8002bc6:	1136      	asrs	r6, r6, #4
 8002bc8:	2e00      	cmp	r6, #0
 8002bca:	f040 8084 	bne.w	8002cd6 <_dtoa_r+0x4ae>
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d18d      	bne.n	8002aee <_dtoa_r+0x2c6>
 8002bd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	f000 808b 	beq.w	8002cf0 <_dtoa_r+0x4c8>
 8002bda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002bde:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8002be2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8002be6:	2200      	movs	r2, #0
 8002be8:	4b94      	ldr	r3, [pc, #592]	; (8002e3c <_dtoa_r+0x614>)
 8002bea:	f7fd fefb 	bl	80009e4 <__aeabi_dcmplt>
 8002bee:	2800      	cmp	r0, #0
 8002bf0:	d07e      	beq.n	8002cf0 <_dtoa_r+0x4c8>
 8002bf2:	f1b9 0f00 	cmp.w	r9, #0
 8002bf6:	d07b      	beq.n	8002cf0 <_dtoa_r+0x4c8>
 8002bf8:	9b04      	ldr	r3, [sp, #16]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	dd37      	ble.n	8002c6e <_dtoa_r+0x446>
 8002bfe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8002c02:	2200      	movs	r2, #0
 8002c04:	4b8e      	ldr	r3, [pc, #568]	; (8002e40 <_dtoa_r+0x618>)
 8002c06:	f7fd fc7b 	bl	8000500 <__aeabi_dmul>
 8002c0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002c0e:	9e04      	ldr	r6, [sp, #16]
 8002c10:	f10b 37ff 	add.w	r7, fp, #4294967295
 8002c14:	3501      	adds	r5, #1
 8002c16:	4628      	mov	r0, r5
 8002c18:	f7fd fc0c 	bl	8000434 <__aeabi_i2d>
 8002c1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002c20:	f7fd fc6e 	bl	8000500 <__aeabi_dmul>
 8002c24:	4b87      	ldr	r3, [pc, #540]	; (8002e44 <_dtoa_r+0x61c>)
 8002c26:	2200      	movs	r2, #0
 8002c28:	f7fd fab8 	bl	800019c <__adddf3>
 8002c2c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8002c30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002c32:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 8002c36:	950b      	str	r5, [sp, #44]	; 0x2c
 8002c38:	2e00      	cmp	r6, #0
 8002c3a:	d15c      	bne.n	8002cf6 <_dtoa_r+0x4ce>
 8002c3c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002c40:	2200      	movs	r2, #0
 8002c42:	4b81      	ldr	r3, [pc, #516]	; (8002e48 <_dtoa_r+0x620>)
 8002c44:	f7fd faa8 	bl	8000198 <__aeabi_dsub>
 8002c48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002c4a:	462b      	mov	r3, r5
 8002c4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002c50:	f7fd fee6 	bl	8000a20 <__aeabi_dcmpgt>
 8002c54:	2800      	cmp	r0, #0
 8002c56:	f040 82f7 	bne.w	8003248 <_dtoa_r+0xa20>
 8002c5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002c5e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002c60:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8002c64:	f7fd febe 	bl	80009e4 <__aeabi_dcmplt>
 8002c68:	2800      	cmp	r0, #0
 8002c6a:	f040 82eb 	bne.w	8003244 <_dtoa_r+0xa1c>
 8002c6e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8002c72:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002c76:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	f2c0 8150 	blt.w	8002f1e <_dtoa_r+0x6f6>
 8002c7e:	f1bb 0f0e 	cmp.w	fp, #14
 8002c82:	f300 814c 	bgt.w	8002f1e <_dtoa_r+0x6f6>
 8002c86:	4b6b      	ldr	r3, [pc, #428]	; (8002e34 <_dtoa_r+0x60c>)
 8002c88:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8002c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c90:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002c94:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	f280 80da 	bge.w	8002e50 <_dtoa_r+0x628>
 8002c9c:	f1b9 0f00 	cmp.w	r9, #0
 8002ca0:	f300 80d6 	bgt.w	8002e50 <_dtoa_r+0x628>
 8002ca4:	f040 82cd 	bne.w	8003242 <_dtoa_r+0xa1a>
 8002ca8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002cac:	2200      	movs	r2, #0
 8002cae:	4b66      	ldr	r3, [pc, #408]	; (8002e48 <_dtoa_r+0x620>)
 8002cb0:	f7fd fc26 	bl	8000500 <__aeabi_dmul>
 8002cb4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002cb8:	f7fd fea8 	bl	8000a0c <__aeabi_dcmpge>
 8002cbc:	464e      	mov	r6, r9
 8002cbe:	464f      	mov	r7, r9
 8002cc0:	2800      	cmp	r0, #0
 8002cc2:	f040 82a4 	bne.w	800320e <_dtoa_r+0x9e6>
 8002cc6:	9b06      	ldr	r3, [sp, #24]
 8002cc8:	9a06      	ldr	r2, [sp, #24]
 8002cca:	1c5d      	adds	r5, r3, #1
 8002ccc:	2331      	movs	r3, #49	; 0x31
 8002cce:	f10b 0b01 	add.w	fp, fp, #1
 8002cd2:	7013      	strb	r3, [r2, #0]
 8002cd4:	e29f      	b.n	8003216 <_dtoa_r+0x9ee>
 8002cd6:	07f2      	lsls	r2, r6, #31
 8002cd8:	d505      	bpl.n	8002ce6 <_dtoa_r+0x4be>
 8002cda:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002cde:	f7fd fc0f 	bl	8000500 <__aeabi_dmul>
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	3501      	adds	r5, #1
 8002ce6:	1076      	asrs	r6, r6, #1
 8002ce8:	3708      	adds	r7, #8
 8002cea:	e76d      	b.n	8002bc8 <_dtoa_r+0x3a0>
 8002cec:	2502      	movs	r5, #2
 8002cee:	e770      	b.n	8002bd2 <_dtoa_r+0x3aa>
 8002cf0:	465f      	mov	r7, fp
 8002cf2:	464e      	mov	r6, r9
 8002cf4:	e78f      	b.n	8002c16 <_dtoa_r+0x3ee>
 8002cf6:	9a06      	ldr	r2, [sp, #24]
 8002cf8:	4b4e      	ldr	r3, [pc, #312]	; (8002e34 <_dtoa_r+0x60c>)
 8002cfa:	4432      	add	r2, r6
 8002cfc:	9211      	str	r2, [sp, #68]	; 0x44
 8002cfe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002d00:	1e71      	subs	r1, r6, #1
 8002d02:	2a00      	cmp	r2, #0
 8002d04:	d048      	beq.n	8002d98 <_dtoa_r+0x570>
 8002d06:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8002d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d0e:	2000      	movs	r0, #0
 8002d10:	494e      	ldr	r1, [pc, #312]	; (8002e4c <_dtoa_r+0x624>)
 8002d12:	f7fd fd1f 	bl	8000754 <__aeabi_ddiv>
 8002d16:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8002d1a:	f7fd fa3d 	bl	8000198 <__aeabi_dsub>
 8002d1e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8002d22:	9d06      	ldr	r5, [sp, #24]
 8002d24:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002d28:	f7fd fe9a 	bl	8000a60 <__aeabi_d2iz>
 8002d2c:	4606      	mov	r6, r0
 8002d2e:	f7fd fb81 	bl	8000434 <__aeabi_i2d>
 8002d32:	4602      	mov	r2, r0
 8002d34:	460b      	mov	r3, r1
 8002d36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002d3a:	f7fd fa2d 	bl	8000198 <__aeabi_dsub>
 8002d3e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8002d42:	3630      	adds	r6, #48	; 0x30
 8002d44:	f805 6b01 	strb.w	r6, [r5], #1
 8002d48:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002d4c:	f7fd fe4a 	bl	80009e4 <__aeabi_dcmplt>
 8002d50:	2800      	cmp	r0, #0
 8002d52:	d164      	bne.n	8002e1e <_dtoa_r+0x5f6>
 8002d54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002d58:	2000      	movs	r0, #0
 8002d5a:	4938      	ldr	r1, [pc, #224]	; (8002e3c <_dtoa_r+0x614>)
 8002d5c:	f7fd fa1c 	bl	8000198 <__aeabi_dsub>
 8002d60:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8002d64:	f7fd fe3e 	bl	80009e4 <__aeabi_dcmplt>
 8002d68:	2800      	cmp	r0, #0
 8002d6a:	f040 80b9 	bne.w	8002ee0 <_dtoa_r+0x6b8>
 8002d6e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002d70:	429d      	cmp	r5, r3
 8002d72:	f43f af7c 	beq.w	8002c6e <_dtoa_r+0x446>
 8002d76:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	4b30      	ldr	r3, [pc, #192]	; (8002e40 <_dtoa_r+0x618>)
 8002d7e:	f7fd fbbf 	bl	8000500 <__aeabi_dmul>
 8002d82:	2200      	movs	r2, #0
 8002d84:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8002d88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002d8c:	4b2c      	ldr	r3, [pc, #176]	; (8002e40 <_dtoa_r+0x618>)
 8002d8e:	f7fd fbb7 	bl	8000500 <__aeabi_dmul>
 8002d92:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002d96:	e7c5      	b.n	8002d24 <_dtoa_r+0x4fc>
 8002d98:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8002d9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002da0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8002da4:	f7fd fbac 	bl	8000500 <__aeabi_dmul>
 8002da8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8002dac:	9d06      	ldr	r5, [sp, #24]
 8002dae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002db2:	f7fd fe55 	bl	8000a60 <__aeabi_d2iz>
 8002db6:	4606      	mov	r6, r0
 8002db8:	f7fd fb3c 	bl	8000434 <__aeabi_i2d>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	460b      	mov	r3, r1
 8002dc0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002dc4:	f7fd f9e8 	bl	8000198 <__aeabi_dsub>
 8002dc8:	3630      	adds	r6, #48	; 0x30
 8002dca:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002dcc:	f805 6b01 	strb.w	r6, [r5], #1
 8002dd0:	42ab      	cmp	r3, r5
 8002dd2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002dd6:	f04f 0200 	mov.w	r2, #0
 8002dda:	d124      	bne.n	8002e26 <_dtoa_r+0x5fe>
 8002ddc:	4b1b      	ldr	r3, [pc, #108]	; (8002e4c <_dtoa_r+0x624>)
 8002dde:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8002de2:	f7fd f9db 	bl	800019c <__adddf3>
 8002de6:	4602      	mov	r2, r0
 8002de8:	460b      	mov	r3, r1
 8002dea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002dee:	f7fd fe17 	bl	8000a20 <__aeabi_dcmpgt>
 8002df2:	2800      	cmp	r0, #0
 8002df4:	d174      	bne.n	8002ee0 <_dtoa_r+0x6b8>
 8002df6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8002dfa:	2000      	movs	r0, #0
 8002dfc:	4913      	ldr	r1, [pc, #76]	; (8002e4c <_dtoa_r+0x624>)
 8002dfe:	f7fd f9cb 	bl	8000198 <__aeabi_dsub>
 8002e02:	4602      	mov	r2, r0
 8002e04:	460b      	mov	r3, r1
 8002e06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002e0a:	f7fd fdeb 	bl	80009e4 <__aeabi_dcmplt>
 8002e0e:	2800      	cmp	r0, #0
 8002e10:	f43f af2d 	beq.w	8002c6e <_dtoa_r+0x446>
 8002e14:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8002e18:	1e6a      	subs	r2, r5, #1
 8002e1a:	2b30      	cmp	r3, #48	; 0x30
 8002e1c:	d001      	beq.n	8002e22 <_dtoa_r+0x5fa>
 8002e1e:	46bb      	mov	fp, r7
 8002e20:	e04d      	b.n	8002ebe <_dtoa_r+0x696>
 8002e22:	4615      	mov	r5, r2
 8002e24:	e7f6      	b.n	8002e14 <_dtoa_r+0x5ec>
 8002e26:	4b06      	ldr	r3, [pc, #24]	; (8002e40 <_dtoa_r+0x618>)
 8002e28:	f7fd fb6a 	bl	8000500 <__aeabi_dmul>
 8002e2c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002e30:	e7bd      	b.n	8002dae <_dtoa_r+0x586>
 8002e32:	bf00      	nop
 8002e34:	08003ba8 	.word	0x08003ba8
 8002e38:	08003b80 	.word	0x08003b80
 8002e3c:	3ff00000 	.word	0x3ff00000
 8002e40:	40240000 	.word	0x40240000
 8002e44:	401c0000 	.word	0x401c0000
 8002e48:	40140000 	.word	0x40140000
 8002e4c:	3fe00000 	.word	0x3fe00000
 8002e50:	9d06      	ldr	r5, [sp, #24]
 8002e52:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8002e56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002e5a:	4630      	mov	r0, r6
 8002e5c:	4639      	mov	r1, r7
 8002e5e:	f7fd fc79 	bl	8000754 <__aeabi_ddiv>
 8002e62:	f7fd fdfd 	bl	8000a60 <__aeabi_d2iz>
 8002e66:	4680      	mov	r8, r0
 8002e68:	f7fd fae4 	bl	8000434 <__aeabi_i2d>
 8002e6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002e70:	f7fd fb46 	bl	8000500 <__aeabi_dmul>
 8002e74:	4602      	mov	r2, r0
 8002e76:	460b      	mov	r3, r1
 8002e78:	4630      	mov	r0, r6
 8002e7a:	4639      	mov	r1, r7
 8002e7c:	f7fd f98c 	bl	8000198 <__aeabi_dsub>
 8002e80:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8002e84:	f805 6b01 	strb.w	r6, [r5], #1
 8002e88:	9e06      	ldr	r6, [sp, #24]
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	1bae      	subs	r6, r5, r6
 8002e8e:	45b1      	cmp	r9, r6
 8002e90:	460b      	mov	r3, r1
 8002e92:	d137      	bne.n	8002f04 <_dtoa_r+0x6dc>
 8002e94:	f7fd f982 	bl	800019c <__adddf3>
 8002e98:	4606      	mov	r6, r0
 8002e9a:	460f      	mov	r7, r1
 8002e9c:	4602      	mov	r2, r0
 8002e9e:	460b      	mov	r3, r1
 8002ea0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002ea4:	f7fd fd9e 	bl	80009e4 <__aeabi_dcmplt>
 8002ea8:	b9c8      	cbnz	r0, 8002ede <_dtoa_r+0x6b6>
 8002eaa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002eae:	4632      	mov	r2, r6
 8002eb0:	463b      	mov	r3, r7
 8002eb2:	f7fd fd8d 	bl	80009d0 <__aeabi_dcmpeq>
 8002eb6:	b110      	cbz	r0, 8002ebe <_dtoa_r+0x696>
 8002eb8:	f018 0f01 	tst.w	r8, #1
 8002ebc:	d10f      	bne.n	8002ede <_dtoa_r+0x6b6>
 8002ebe:	4651      	mov	r1, sl
 8002ec0:	4620      	mov	r0, r4
 8002ec2:	f000 fada 	bl	800347a <_Bfree>
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002eca:	702b      	strb	r3, [r5, #0]
 8002ecc:	f10b 0301 	add.w	r3, fp, #1
 8002ed0:	6013      	str	r3, [r2, #0]
 8002ed2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	f43f acec 	beq.w	80028b2 <_dtoa_r+0x8a>
 8002eda:	601d      	str	r5, [r3, #0]
 8002edc:	e4e9      	b.n	80028b2 <_dtoa_r+0x8a>
 8002ede:	465f      	mov	r7, fp
 8002ee0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8002ee4:	1e6b      	subs	r3, r5, #1
 8002ee6:	2a39      	cmp	r2, #57	; 0x39
 8002ee8:	d106      	bne.n	8002ef8 <_dtoa_r+0x6d0>
 8002eea:	9a06      	ldr	r2, [sp, #24]
 8002eec:	429a      	cmp	r2, r3
 8002eee:	d107      	bne.n	8002f00 <_dtoa_r+0x6d8>
 8002ef0:	2330      	movs	r3, #48	; 0x30
 8002ef2:	7013      	strb	r3, [r2, #0]
 8002ef4:	4613      	mov	r3, r2
 8002ef6:	3701      	adds	r7, #1
 8002ef8:	781a      	ldrb	r2, [r3, #0]
 8002efa:	3201      	adds	r2, #1
 8002efc:	701a      	strb	r2, [r3, #0]
 8002efe:	e78e      	b.n	8002e1e <_dtoa_r+0x5f6>
 8002f00:	461d      	mov	r5, r3
 8002f02:	e7ed      	b.n	8002ee0 <_dtoa_r+0x6b8>
 8002f04:	2200      	movs	r2, #0
 8002f06:	4bb5      	ldr	r3, [pc, #724]	; (80031dc <_dtoa_r+0x9b4>)
 8002f08:	f7fd fafa 	bl	8000500 <__aeabi_dmul>
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	2300      	movs	r3, #0
 8002f10:	4606      	mov	r6, r0
 8002f12:	460f      	mov	r7, r1
 8002f14:	f7fd fd5c 	bl	80009d0 <__aeabi_dcmpeq>
 8002f18:	2800      	cmp	r0, #0
 8002f1a:	d09c      	beq.n	8002e56 <_dtoa_r+0x62e>
 8002f1c:	e7cf      	b.n	8002ebe <_dtoa_r+0x696>
 8002f1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002f20:	2a00      	cmp	r2, #0
 8002f22:	f000 8129 	beq.w	8003178 <_dtoa_r+0x950>
 8002f26:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8002f28:	2a01      	cmp	r2, #1
 8002f2a:	f300 810e 	bgt.w	800314a <_dtoa_r+0x922>
 8002f2e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8002f30:	2a00      	cmp	r2, #0
 8002f32:	f000 8106 	beq.w	8003142 <_dtoa_r+0x91a>
 8002f36:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8002f3a:	4645      	mov	r5, r8
 8002f3c:	9e08      	ldr	r6, [sp, #32]
 8002f3e:	9a07      	ldr	r2, [sp, #28]
 8002f40:	2101      	movs	r1, #1
 8002f42:	441a      	add	r2, r3
 8002f44:	4620      	mov	r0, r4
 8002f46:	4498      	add	r8, r3
 8002f48:	9207      	str	r2, [sp, #28]
 8002f4a:	f000 fb36 	bl	80035ba <__i2b>
 8002f4e:	4607      	mov	r7, r0
 8002f50:	2d00      	cmp	r5, #0
 8002f52:	dd0b      	ble.n	8002f6c <_dtoa_r+0x744>
 8002f54:	9b07      	ldr	r3, [sp, #28]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	dd08      	ble.n	8002f6c <_dtoa_r+0x744>
 8002f5a:	42ab      	cmp	r3, r5
 8002f5c:	bfa8      	it	ge
 8002f5e:	462b      	movge	r3, r5
 8002f60:	9a07      	ldr	r2, [sp, #28]
 8002f62:	eba8 0803 	sub.w	r8, r8, r3
 8002f66:	1aed      	subs	r5, r5, r3
 8002f68:	1ad3      	subs	r3, r2, r3
 8002f6a:	9307      	str	r3, [sp, #28]
 8002f6c:	9b08      	ldr	r3, [sp, #32]
 8002f6e:	b1fb      	cbz	r3, 8002fb0 <_dtoa_r+0x788>
 8002f70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	f000 8104 	beq.w	8003180 <_dtoa_r+0x958>
 8002f78:	2e00      	cmp	r6, #0
 8002f7a:	dd11      	ble.n	8002fa0 <_dtoa_r+0x778>
 8002f7c:	4639      	mov	r1, r7
 8002f7e:	4632      	mov	r2, r6
 8002f80:	4620      	mov	r0, r4
 8002f82:	f000 fbaf 	bl	80036e4 <__pow5mult>
 8002f86:	4652      	mov	r2, sl
 8002f88:	4601      	mov	r1, r0
 8002f8a:	4607      	mov	r7, r0
 8002f8c:	4620      	mov	r0, r4
 8002f8e:	f000 fb1d 	bl	80035cc <__multiply>
 8002f92:	4651      	mov	r1, sl
 8002f94:	900a      	str	r0, [sp, #40]	; 0x28
 8002f96:	4620      	mov	r0, r4
 8002f98:	f000 fa6f 	bl	800347a <_Bfree>
 8002f9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002f9e:	469a      	mov	sl, r3
 8002fa0:	9b08      	ldr	r3, [sp, #32]
 8002fa2:	1b9a      	subs	r2, r3, r6
 8002fa4:	d004      	beq.n	8002fb0 <_dtoa_r+0x788>
 8002fa6:	4651      	mov	r1, sl
 8002fa8:	4620      	mov	r0, r4
 8002faa:	f000 fb9b 	bl	80036e4 <__pow5mult>
 8002fae:	4682      	mov	sl, r0
 8002fb0:	2101      	movs	r1, #1
 8002fb2:	4620      	mov	r0, r4
 8002fb4:	f000 fb01 	bl	80035ba <__i2b>
 8002fb8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002fba:	4606      	mov	r6, r0
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	f340 80e1 	ble.w	8003184 <_dtoa_r+0x95c>
 8002fc2:	461a      	mov	r2, r3
 8002fc4:	4601      	mov	r1, r0
 8002fc6:	4620      	mov	r0, r4
 8002fc8:	f000 fb8c 	bl	80036e4 <__pow5mult>
 8002fcc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8002fce:	4606      	mov	r6, r0
 8002fd0:	2b01      	cmp	r3, #1
 8002fd2:	f340 80da 	ble.w	800318a <_dtoa_r+0x962>
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	9308      	str	r3, [sp, #32]
 8002fda:	6933      	ldr	r3, [r6, #16]
 8002fdc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8002fe0:	6918      	ldr	r0, [r3, #16]
 8002fe2:	f000 fa9c 	bl	800351e <__hi0bits>
 8002fe6:	f1c0 0020 	rsb	r0, r0, #32
 8002fea:	9b07      	ldr	r3, [sp, #28]
 8002fec:	4418      	add	r0, r3
 8002fee:	f010 001f 	ands.w	r0, r0, #31
 8002ff2:	f000 80f0 	beq.w	80031d6 <_dtoa_r+0x9ae>
 8002ff6:	f1c0 0320 	rsb	r3, r0, #32
 8002ffa:	2b04      	cmp	r3, #4
 8002ffc:	f340 80e2 	ble.w	80031c4 <_dtoa_r+0x99c>
 8003000:	9b07      	ldr	r3, [sp, #28]
 8003002:	f1c0 001c 	rsb	r0, r0, #28
 8003006:	4480      	add	r8, r0
 8003008:	4405      	add	r5, r0
 800300a:	4403      	add	r3, r0
 800300c:	9307      	str	r3, [sp, #28]
 800300e:	f1b8 0f00 	cmp.w	r8, #0
 8003012:	dd05      	ble.n	8003020 <_dtoa_r+0x7f8>
 8003014:	4651      	mov	r1, sl
 8003016:	4642      	mov	r2, r8
 8003018:	4620      	mov	r0, r4
 800301a:	f000 fbb1 	bl	8003780 <__lshift>
 800301e:	4682      	mov	sl, r0
 8003020:	9b07      	ldr	r3, [sp, #28]
 8003022:	2b00      	cmp	r3, #0
 8003024:	dd05      	ble.n	8003032 <_dtoa_r+0x80a>
 8003026:	4631      	mov	r1, r6
 8003028:	461a      	mov	r2, r3
 800302a:	4620      	mov	r0, r4
 800302c:	f000 fba8 	bl	8003780 <__lshift>
 8003030:	4606      	mov	r6, r0
 8003032:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003034:	2b00      	cmp	r3, #0
 8003036:	f000 80d3 	beq.w	80031e0 <_dtoa_r+0x9b8>
 800303a:	4631      	mov	r1, r6
 800303c:	4650      	mov	r0, sl
 800303e:	f000 fbf0 	bl	8003822 <__mcmp>
 8003042:	2800      	cmp	r0, #0
 8003044:	f280 80cc 	bge.w	80031e0 <_dtoa_r+0x9b8>
 8003048:	2300      	movs	r3, #0
 800304a:	4651      	mov	r1, sl
 800304c:	220a      	movs	r2, #10
 800304e:	4620      	mov	r0, r4
 8003050:	f000 fa2a 	bl	80034a8 <__multadd>
 8003054:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003056:	f10b 3bff 	add.w	fp, fp, #4294967295
 800305a:	4682      	mov	sl, r0
 800305c:	2b00      	cmp	r3, #0
 800305e:	f000 81a9 	beq.w	80033b4 <_dtoa_r+0xb8c>
 8003062:	2300      	movs	r3, #0
 8003064:	4639      	mov	r1, r7
 8003066:	220a      	movs	r2, #10
 8003068:	4620      	mov	r0, r4
 800306a:	f000 fa1d 	bl	80034a8 <__multadd>
 800306e:	9b04      	ldr	r3, [sp, #16]
 8003070:	4607      	mov	r7, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	dc03      	bgt.n	800307e <_dtoa_r+0x856>
 8003076:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003078:	2b02      	cmp	r3, #2
 800307a:	f300 80b9 	bgt.w	80031f0 <_dtoa_r+0x9c8>
 800307e:	2d00      	cmp	r5, #0
 8003080:	dd05      	ble.n	800308e <_dtoa_r+0x866>
 8003082:	4639      	mov	r1, r7
 8003084:	462a      	mov	r2, r5
 8003086:	4620      	mov	r0, r4
 8003088:	f000 fb7a 	bl	8003780 <__lshift>
 800308c:	4607      	mov	r7, r0
 800308e:	9b08      	ldr	r3, [sp, #32]
 8003090:	2b00      	cmp	r3, #0
 8003092:	f000 8110 	beq.w	80032b6 <_dtoa_r+0xa8e>
 8003096:	6879      	ldr	r1, [r7, #4]
 8003098:	4620      	mov	r0, r4
 800309a:	f000 f9ba 	bl	8003412 <_Balloc>
 800309e:	4605      	mov	r5, r0
 80030a0:	693a      	ldr	r2, [r7, #16]
 80030a2:	f107 010c 	add.w	r1, r7, #12
 80030a6:	3202      	adds	r2, #2
 80030a8:	0092      	lsls	r2, r2, #2
 80030aa:	300c      	adds	r0, #12
 80030ac:	f000 f9a6 	bl	80033fc <memcpy>
 80030b0:	2201      	movs	r2, #1
 80030b2:	4629      	mov	r1, r5
 80030b4:	4620      	mov	r0, r4
 80030b6:	f000 fb63 	bl	8003780 <__lshift>
 80030ba:	9707      	str	r7, [sp, #28]
 80030bc:	4607      	mov	r7, r0
 80030be:	9b02      	ldr	r3, [sp, #8]
 80030c0:	f8dd 8018 	ldr.w	r8, [sp, #24]
 80030c4:	f003 0301 	and.w	r3, r3, #1
 80030c8:	9308      	str	r3, [sp, #32]
 80030ca:	4631      	mov	r1, r6
 80030cc:	4650      	mov	r0, sl
 80030ce:	f7ff fb1c 	bl	800270a <quorem>
 80030d2:	9907      	ldr	r1, [sp, #28]
 80030d4:	4605      	mov	r5, r0
 80030d6:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80030da:	4650      	mov	r0, sl
 80030dc:	f000 fba1 	bl	8003822 <__mcmp>
 80030e0:	463a      	mov	r2, r7
 80030e2:	9002      	str	r0, [sp, #8]
 80030e4:	4631      	mov	r1, r6
 80030e6:	4620      	mov	r0, r4
 80030e8:	f000 fbb5 	bl	8003856 <__mdiff>
 80030ec:	68c3      	ldr	r3, [r0, #12]
 80030ee:	4602      	mov	r2, r0
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	f040 80e2 	bne.w	80032ba <_dtoa_r+0xa92>
 80030f6:	4601      	mov	r1, r0
 80030f8:	9009      	str	r0, [sp, #36]	; 0x24
 80030fa:	4650      	mov	r0, sl
 80030fc:	f000 fb91 	bl	8003822 <__mcmp>
 8003100:	4603      	mov	r3, r0
 8003102:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003104:	4611      	mov	r1, r2
 8003106:	4620      	mov	r0, r4
 8003108:	9309      	str	r3, [sp, #36]	; 0x24
 800310a:	f000 f9b6 	bl	800347a <_Bfree>
 800310e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003110:	2b00      	cmp	r3, #0
 8003112:	f040 80d4 	bne.w	80032be <_dtoa_r+0xa96>
 8003116:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8003118:	2a00      	cmp	r2, #0
 800311a:	f040 80d0 	bne.w	80032be <_dtoa_r+0xa96>
 800311e:	9a08      	ldr	r2, [sp, #32]
 8003120:	2a00      	cmp	r2, #0
 8003122:	f040 80cc 	bne.w	80032be <_dtoa_r+0xa96>
 8003126:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800312a:	f000 80e8 	beq.w	80032fe <_dtoa_r+0xad6>
 800312e:	9b02      	ldr	r3, [sp, #8]
 8003130:	2b00      	cmp	r3, #0
 8003132:	dd01      	ble.n	8003138 <_dtoa_r+0x910>
 8003134:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8003138:	f108 0501 	add.w	r5, r8, #1
 800313c:	f888 9000 	strb.w	r9, [r8]
 8003140:	e06b      	b.n	800321a <_dtoa_r+0x9f2>
 8003142:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003144:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8003148:	e6f7      	b.n	8002f3a <_dtoa_r+0x712>
 800314a:	9b08      	ldr	r3, [sp, #32]
 800314c:	f109 36ff 	add.w	r6, r9, #4294967295
 8003150:	42b3      	cmp	r3, r6
 8003152:	bfb7      	itett	lt
 8003154:	9b08      	ldrlt	r3, [sp, #32]
 8003156:	1b9e      	subge	r6, r3, r6
 8003158:	1af2      	sublt	r2, r6, r3
 800315a:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800315c:	bfbf      	itttt	lt
 800315e:	9608      	strlt	r6, [sp, #32]
 8003160:	189b      	addlt	r3, r3, r2
 8003162:	930c      	strlt	r3, [sp, #48]	; 0x30
 8003164:	2600      	movlt	r6, #0
 8003166:	f1b9 0f00 	cmp.w	r9, #0
 800316a:	bfb9      	ittee	lt
 800316c:	eba8 0509 	sublt.w	r5, r8, r9
 8003170:	2300      	movlt	r3, #0
 8003172:	4645      	movge	r5, r8
 8003174:	464b      	movge	r3, r9
 8003176:	e6e2      	b.n	8002f3e <_dtoa_r+0x716>
 8003178:	9e08      	ldr	r6, [sp, #32]
 800317a:	4645      	mov	r5, r8
 800317c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800317e:	e6e7      	b.n	8002f50 <_dtoa_r+0x728>
 8003180:	9a08      	ldr	r2, [sp, #32]
 8003182:	e710      	b.n	8002fa6 <_dtoa_r+0x77e>
 8003184:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003186:	2b01      	cmp	r3, #1
 8003188:	dc18      	bgt.n	80031bc <_dtoa_r+0x994>
 800318a:	9b02      	ldr	r3, [sp, #8]
 800318c:	b9b3      	cbnz	r3, 80031bc <_dtoa_r+0x994>
 800318e:	9b03      	ldr	r3, [sp, #12]
 8003190:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003194:	b9a3      	cbnz	r3, 80031c0 <_dtoa_r+0x998>
 8003196:	9b03      	ldr	r3, [sp, #12]
 8003198:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800319c:	0d1b      	lsrs	r3, r3, #20
 800319e:	051b      	lsls	r3, r3, #20
 80031a0:	b12b      	cbz	r3, 80031ae <_dtoa_r+0x986>
 80031a2:	9b07      	ldr	r3, [sp, #28]
 80031a4:	f108 0801 	add.w	r8, r8, #1
 80031a8:	3301      	adds	r3, #1
 80031aa:	9307      	str	r3, [sp, #28]
 80031ac:	2301      	movs	r3, #1
 80031ae:	9308      	str	r3, [sp, #32]
 80031b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	f47f af11 	bne.w	8002fda <_dtoa_r+0x7b2>
 80031b8:	2001      	movs	r0, #1
 80031ba:	e716      	b.n	8002fea <_dtoa_r+0x7c2>
 80031bc:	2300      	movs	r3, #0
 80031be:	e7f6      	b.n	80031ae <_dtoa_r+0x986>
 80031c0:	9b02      	ldr	r3, [sp, #8]
 80031c2:	e7f4      	b.n	80031ae <_dtoa_r+0x986>
 80031c4:	f43f af23 	beq.w	800300e <_dtoa_r+0x7e6>
 80031c8:	9a07      	ldr	r2, [sp, #28]
 80031ca:	331c      	adds	r3, #28
 80031cc:	441a      	add	r2, r3
 80031ce:	4498      	add	r8, r3
 80031d0:	441d      	add	r5, r3
 80031d2:	4613      	mov	r3, r2
 80031d4:	e71a      	b.n	800300c <_dtoa_r+0x7e4>
 80031d6:	4603      	mov	r3, r0
 80031d8:	e7f6      	b.n	80031c8 <_dtoa_r+0x9a0>
 80031da:	bf00      	nop
 80031dc:	40240000 	.word	0x40240000
 80031e0:	f1b9 0f00 	cmp.w	r9, #0
 80031e4:	dc33      	bgt.n	800324e <_dtoa_r+0xa26>
 80031e6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80031e8:	2b02      	cmp	r3, #2
 80031ea:	dd30      	ble.n	800324e <_dtoa_r+0xa26>
 80031ec:	f8cd 9010 	str.w	r9, [sp, #16]
 80031f0:	9b04      	ldr	r3, [sp, #16]
 80031f2:	b963      	cbnz	r3, 800320e <_dtoa_r+0x9e6>
 80031f4:	4631      	mov	r1, r6
 80031f6:	2205      	movs	r2, #5
 80031f8:	4620      	mov	r0, r4
 80031fa:	f000 f955 	bl	80034a8 <__multadd>
 80031fe:	4601      	mov	r1, r0
 8003200:	4606      	mov	r6, r0
 8003202:	4650      	mov	r0, sl
 8003204:	f000 fb0d 	bl	8003822 <__mcmp>
 8003208:	2800      	cmp	r0, #0
 800320a:	f73f ad5c 	bgt.w	8002cc6 <_dtoa_r+0x49e>
 800320e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003210:	9d06      	ldr	r5, [sp, #24]
 8003212:	ea6f 0b03 	mvn.w	fp, r3
 8003216:	2300      	movs	r3, #0
 8003218:	9307      	str	r3, [sp, #28]
 800321a:	4631      	mov	r1, r6
 800321c:	4620      	mov	r0, r4
 800321e:	f000 f92c 	bl	800347a <_Bfree>
 8003222:	2f00      	cmp	r7, #0
 8003224:	f43f ae4b 	beq.w	8002ebe <_dtoa_r+0x696>
 8003228:	9b07      	ldr	r3, [sp, #28]
 800322a:	b12b      	cbz	r3, 8003238 <_dtoa_r+0xa10>
 800322c:	42bb      	cmp	r3, r7
 800322e:	d003      	beq.n	8003238 <_dtoa_r+0xa10>
 8003230:	4619      	mov	r1, r3
 8003232:	4620      	mov	r0, r4
 8003234:	f000 f921 	bl	800347a <_Bfree>
 8003238:	4639      	mov	r1, r7
 800323a:	4620      	mov	r0, r4
 800323c:	f000 f91d 	bl	800347a <_Bfree>
 8003240:	e63d      	b.n	8002ebe <_dtoa_r+0x696>
 8003242:	2600      	movs	r6, #0
 8003244:	4637      	mov	r7, r6
 8003246:	e7e2      	b.n	800320e <_dtoa_r+0x9e6>
 8003248:	46bb      	mov	fp, r7
 800324a:	4637      	mov	r7, r6
 800324c:	e53b      	b.n	8002cc6 <_dtoa_r+0x49e>
 800324e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003250:	f8cd 9010 	str.w	r9, [sp, #16]
 8003254:	2b00      	cmp	r3, #0
 8003256:	f47f af12 	bne.w	800307e <_dtoa_r+0x856>
 800325a:	9d06      	ldr	r5, [sp, #24]
 800325c:	4631      	mov	r1, r6
 800325e:	4650      	mov	r0, sl
 8003260:	f7ff fa53 	bl	800270a <quorem>
 8003264:	9b06      	ldr	r3, [sp, #24]
 8003266:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800326a:	f805 9b01 	strb.w	r9, [r5], #1
 800326e:	9a04      	ldr	r2, [sp, #16]
 8003270:	1aeb      	subs	r3, r5, r3
 8003272:	429a      	cmp	r2, r3
 8003274:	f300 8081 	bgt.w	800337a <_dtoa_r+0xb52>
 8003278:	9b06      	ldr	r3, [sp, #24]
 800327a:	2a01      	cmp	r2, #1
 800327c:	bfac      	ite	ge
 800327e:	189b      	addge	r3, r3, r2
 8003280:	3301      	addlt	r3, #1
 8003282:	4698      	mov	r8, r3
 8003284:	2300      	movs	r3, #0
 8003286:	9307      	str	r3, [sp, #28]
 8003288:	4651      	mov	r1, sl
 800328a:	2201      	movs	r2, #1
 800328c:	4620      	mov	r0, r4
 800328e:	f000 fa77 	bl	8003780 <__lshift>
 8003292:	4631      	mov	r1, r6
 8003294:	4682      	mov	sl, r0
 8003296:	f000 fac4 	bl	8003822 <__mcmp>
 800329a:	2800      	cmp	r0, #0
 800329c:	dc34      	bgt.n	8003308 <_dtoa_r+0xae0>
 800329e:	d102      	bne.n	80032a6 <_dtoa_r+0xa7e>
 80032a0:	f019 0f01 	tst.w	r9, #1
 80032a4:	d130      	bne.n	8003308 <_dtoa_r+0xae0>
 80032a6:	4645      	mov	r5, r8
 80032a8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80032ac:	1e6a      	subs	r2, r5, #1
 80032ae:	2b30      	cmp	r3, #48	; 0x30
 80032b0:	d1b3      	bne.n	800321a <_dtoa_r+0x9f2>
 80032b2:	4615      	mov	r5, r2
 80032b4:	e7f8      	b.n	80032a8 <_dtoa_r+0xa80>
 80032b6:	4638      	mov	r0, r7
 80032b8:	e6ff      	b.n	80030ba <_dtoa_r+0x892>
 80032ba:	2301      	movs	r3, #1
 80032bc:	e722      	b.n	8003104 <_dtoa_r+0x8dc>
 80032be:	9a02      	ldr	r2, [sp, #8]
 80032c0:	2a00      	cmp	r2, #0
 80032c2:	db04      	blt.n	80032ce <_dtoa_r+0xaa6>
 80032c4:	d128      	bne.n	8003318 <_dtoa_r+0xaf0>
 80032c6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80032c8:	bb32      	cbnz	r2, 8003318 <_dtoa_r+0xaf0>
 80032ca:	9a08      	ldr	r2, [sp, #32]
 80032cc:	bb22      	cbnz	r2, 8003318 <_dtoa_r+0xaf0>
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	f77f af32 	ble.w	8003138 <_dtoa_r+0x910>
 80032d4:	4651      	mov	r1, sl
 80032d6:	2201      	movs	r2, #1
 80032d8:	4620      	mov	r0, r4
 80032da:	f000 fa51 	bl	8003780 <__lshift>
 80032de:	4631      	mov	r1, r6
 80032e0:	4682      	mov	sl, r0
 80032e2:	f000 fa9e 	bl	8003822 <__mcmp>
 80032e6:	2800      	cmp	r0, #0
 80032e8:	dc05      	bgt.n	80032f6 <_dtoa_r+0xace>
 80032ea:	f47f af25 	bne.w	8003138 <_dtoa_r+0x910>
 80032ee:	f019 0f01 	tst.w	r9, #1
 80032f2:	f43f af21 	beq.w	8003138 <_dtoa_r+0x910>
 80032f6:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80032fa:	f47f af1b 	bne.w	8003134 <_dtoa_r+0x90c>
 80032fe:	2339      	movs	r3, #57	; 0x39
 8003300:	f108 0801 	add.w	r8, r8, #1
 8003304:	f808 3c01 	strb.w	r3, [r8, #-1]
 8003308:	4645      	mov	r5, r8
 800330a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800330e:	1e6a      	subs	r2, r5, #1
 8003310:	2b39      	cmp	r3, #57	; 0x39
 8003312:	d03a      	beq.n	800338a <_dtoa_r+0xb62>
 8003314:	3301      	adds	r3, #1
 8003316:	e03f      	b.n	8003398 <_dtoa_r+0xb70>
 8003318:	2b00      	cmp	r3, #0
 800331a:	f108 0501 	add.w	r5, r8, #1
 800331e:	dd05      	ble.n	800332c <_dtoa_r+0xb04>
 8003320:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003324:	d0eb      	beq.n	80032fe <_dtoa_r+0xad6>
 8003326:	f109 0901 	add.w	r9, r9, #1
 800332a:	e707      	b.n	800313c <_dtoa_r+0x914>
 800332c:	9b06      	ldr	r3, [sp, #24]
 800332e:	9a04      	ldr	r2, [sp, #16]
 8003330:	1aeb      	subs	r3, r5, r3
 8003332:	4293      	cmp	r3, r2
 8003334:	46a8      	mov	r8, r5
 8003336:	f805 9c01 	strb.w	r9, [r5, #-1]
 800333a:	d0a5      	beq.n	8003288 <_dtoa_r+0xa60>
 800333c:	4651      	mov	r1, sl
 800333e:	2300      	movs	r3, #0
 8003340:	220a      	movs	r2, #10
 8003342:	4620      	mov	r0, r4
 8003344:	f000 f8b0 	bl	80034a8 <__multadd>
 8003348:	9b07      	ldr	r3, [sp, #28]
 800334a:	4682      	mov	sl, r0
 800334c:	42bb      	cmp	r3, r7
 800334e:	f04f 020a 	mov.w	r2, #10
 8003352:	f04f 0300 	mov.w	r3, #0
 8003356:	9907      	ldr	r1, [sp, #28]
 8003358:	4620      	mov	r0, r4
 800335a:	d104      	bne.n	8003366 <_dtoa_r+0xb3e>
 800335c:	f000 f8a4 	bl	80034a8 <__multadd>
 8003360:	9007      	str	r0, [sp, #28]
 8003362:	4607      	mov	r7, r0
 8003364:	e6b1      	b.n	80030ca <_dtoa_r+0x8a2>
 8003366:	f000 f89f 	bl	80034a8 <__multadd>
 800336a:	2300      	movs	r3, #0
 800336c:	9007      	str	r0, [sp, #28]
 800336e:	220a      	movs	r2, #10
 8003370:	4639      	mov	r1, r7
 8003372:	4620      	mov	r0, r4
 8003374:	f000 f898 	bl	80034a8 <__multadd>
 8003378:	e7f3      	b.n	8003362 <_dtoa_r+0xb3a>
 800337a:	4651      	mov	r1, sl
 800337c:	2300      	movs	r3, #0
 800337e:	220a      	movs	r2, #10
 8003380:	4620      	mov	r0, r4
 8003382:	f000 f891 	bl	80034a8 <__multadd>
 8003386:	4682      	mov	sl, r0
 8003388:	e768      	b.n	800325c <_dtoa_r+0xa34>
 800338a:	9b06      	ldr	r3, [sp, #24]
 800338c:	4293      	cmp	r3, r2
 800338e:	d105      	bne.n	800339c <_dtoa_r+0xb74>
 8003390:	2331      	movs	r3, #49	; 0x31
 8003392:	9a06      	ldr	r2, [sp, #24]
 8003394:	f10b 0b01 	add.w	fp, fp, #1
 8003398:	7013      	strb	r3, [r2, #0]
 800339a:	e73e      	b.n	800321a <_dtoa_r+0x9f2>
 800339c:	4615      	mov	r5, r2
 800339e:	e7b4      	b.n	800330a <_dtoa_r+0xae2>
 80033a0:	4b09      	ldr	r3, [pc, #36]	; (80033c8 <_dtoa_r+0xba0>)
 80033a2:	f7ff baa3 	b.w	80028ec <_dtoa_r+0xc4>
 80033a6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	f47f aa7d 	bne.w	80028a8 <_dtoa_r+0x80>
 80033ae:	4b07      	ldr	r3, [pc, #28]	; (80033cc <_dtoa_r+0xba4>)
 80033b0:	f7ff ba9c 	b.w	80028ec <_dtoa_r+0xc4>
 80033b4:	9b04      	ldr	r3, [sp, #16]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	f73f af4f 	bgt.w	800325a <_dtoa_r+0xa32>
 80033bc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80033be:	2b02      	cmp	r3, #2
 80033c0:	f77f af4b 	ble.w	800325a <_dtoa_r+0xa32>
 80033c4:	e714      	b.n	80031f0 <_dtoa_r+0x9c8>
 80033c6:	bf00      	nop
 80033c8:	08003b6b 	.word	0x08003b6b
 80033cc:	08003b6d 	.word	0x08003b6d

080033d0 <_localeconv_r>:
 80033d0:	4b04      	ldr	r3, [pc, #16]	; (80033e4 <_localeconv_r+0x14>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	6a18      	ldr	r0, [r3, #32]
 80033d6:	4b04      	ldr	r3, [pc, #16]	; (80033e8 <_localeconv_r+0x18>)
 80033d8:	2800      	cmp	r0, #0
 80033da:	bf08      	it	eq
 80033dc:	4618      	moveq	r0, r3
 80033de:	30f0      	adds	r0, #240	; 0xf0
 80033e0:	4770      	bx	lr
 80033e2:	bf00      	nop
 80033e4:	20000004 	.word	0x20000004
 80033e8:	20000068 	.word	0x20000068

080033ec <malloc>:
 80033ec:	4b02      	ldr	r3, [pc, #8]	; (80033f8 <malloc+0xc>)
 80033ee:	4601      	mov	r1, r0
 80033f0:	6818      	ldr	r0, [r3, #0]
 80033f2:	f000 baed 	b.w	80039d0 <_malloc_r>
 80033f6:	bf00      	nop
 80033f8:	20000004 	.word	0x20000004

080033fc <memcpy>:
 80033fc:	b510      	push	{r4, lr}
 80033fe:	1e43      	subs	r3, r0, #1
 8003400:	440a      	add	r2, r1
 8003402:	4291      	cmp	r1, r2
 8003404:	d100      	bne.n	8003408 <memcpy+0xc>
 8003406:	bd10      	pop	{r4, pc}
 8003408:	f811 4b01 	ldrb.w	r4, [r1], #1
 800340c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003410:	e7f7      	b.n	8003402 <memcpy+0x6>

08003412 <_Balloc>:
 8003412:	b570      	push	{r4, r5, r6, lr}
 8003414:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8003416:	4604      	mov	r4, r0
 8003418:	460e      	mov	r6, r1
 800341a:	b93d      	cbnz	r5, 800342c <_Balloc+0x1a>
 800341c:	2010      	movs	r0, #16
 800341e:	f7ff ffe5 	bl	80033ec <malloc>
 8003422:	6260      	str	r0, [r4, #36]	; 0x24
 8003424:	6045      	str	r5, [r0, #4]
 8003426:	6085      	str	r5, [r0, #8]
 8003428:	6005      	str	r5, [r0, #0]
 800342a:	60c5      	str	r5, [r0, #12]
 800342c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800342e:	68eb      	ldr	r3, [r5, #12]
 8003430:	b183      	cbz	r3, 8003454 <_Balloc+0x42>
 8003432:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003434:	68db      	ldr	r3, [r3, #12]
 8003436:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800343a:	b9b8      	cbnz	r0, 800346c <_Balloc+0x5a>
 800343c:	2101      	movs	r1, #1
 800343e:	fa01 f506 	lsl.w	r5, r1, r6
 8003442:	1d6a      	adds	r2, r5, #5
 8003444:	0092      	lsls	r2, r2, #2
 8003446:	4620      	mov	r0, r4
 8003448:	f000 fab3 	bl	80039b2 <_calloc_r>
 800344c:	b160      	cbz	r0, 8003468 <_Balloc+0x56>
 800344e:	6046      	str	r6, [r0, #4]
 8003450:	6085      	str	r5, [r0, #8]
 8003452:	e00e      	b.n	8003472 <_Balloc+0x60>
 8003454:	2221      	movs	r2, #33	; 0x21
 8003456:	2104      	movs	r1, #4
 8003458:	4620      	mov	r0, r4
 800345a:	f000 faaa 	bl	80039b2 <_calloc_r>
 800345e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003460:	60e8      	str	r0, [r5, #12]
 8003462:	68db      	ldr	r3, [r3, #12]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d1e4      	bne.n	8003432 <_Balloc+0x20>
 8003468:	2000      	movs	r0, #0
 800346a:	bd70      	pop	{r4, r5, r6, pc}
 800346c:	6802      	ldr	r2, [r0, #0]
 800346e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8003472:	2300      	movs	r3, #0
 8003474:	6103      	str	r3, [r0, #16]
 8003476:	60c3      	str	r3, [r0, #12]
 8003478:	bd70      	pop	{r4, r5, r6, pc}

0800347a <_Bfree>:
 800347a:	b570      	push	{r4, r5, r6, lr}
 800347c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800347e:	4606      	mov	r6, r0
 8003480:	460d      	mov	r5, r1
 8003482:	b93c      	cbnz	r4, 8003494 <_Bfree+0x1a>
 8003484:	2010      	movs	r0, #16
 8003486:	f7ff ffb1 	bl	80033ec <malloc>
 800348a:	6270      	str	r0, [r6, #36]	; 0x24
 800348c:	6044      	str	r4, [r0, #4]
 800348e:	6084      	str	r4, [r0, #8]
 8003490:	6004      	str	r4, [r0, #0]
 8003492:	60c4      	str	r4, [r0, #12]
 8003494:	b13d      	cbz	r5, 80034a6 <_Bfree+0x2c>
 8003496:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8003498:	686a      	ldr	r2, [r5, #4]
 800349a:	68db      	ldr	r3, [r3, #12]
 800349c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80034a0:	6029      	str	r1, [r5, #0]
 80034a2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80034a6:	bd70      	pop	{r4, r5, r6, pc}

080034a8 <__multadd>:
 80034a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80034ac:	461f      	mov	r7, r3
 80034ae:	4606      	mov	r6, r0
 80034b0:	460c      	mov	r4, r1
 80034b2:	2300      	movs	r3, #0
 80034b4:	690d      	ldr	r5, [r1, #16]
 80034b6:	f101 0e14 	add.w	lr, r1, #20
 80034ba:	f8de 0000 	ldr.w	r0, [lr]
 80034be:	3301      	adds	r3, #1
 80034c0:	b281      	uxth	r1, r0
 80034c2:	fb02 7101 	mla	r1, r2, r1, r7
 80034c6:	0c00      	lsrs	r0, r0, #16
 80034c8:	0c0f      	lsrs	r7, r1, #16
 80034ca:	fb02 7000 	mla	r0, r2, r0, r7
 80034ce:	b289      	uxth	r1, r1
 80034d0:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80034d4:	429d      	cmp	r5, r3
 80034d6:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80034da:	f84e 1b04 	str.w	r1, [lr], #4
 80034de:	dcec      	bgt.n	80034ba <__multadd+0x12>
 80034e0:	b1d7      	cbz	r7, 8003518 <__multadd+0x70>
 80034e2:	68a3      	ldr	r3, [r4, #8]
 80034e4:	429d      	cmp	r5, r3
 80034e6:	db12      	blt.n	800350e <__multadd+0x66>
 80034e8:	6861      	ldr	r1, [r4, #4]
 80034ea:	4630      	mov	r0, r6
 80034ec:	3101      	adds	r1, #1
 80034ee:	f7ff ff90 	bl	8003412 <_Balloc>
 80034f2:	4680      	mov	r8, r0
 80034f4:	6922      	ldr	r2, [r4, #16]
 80034f6:	f104 010c 	add.w	r1, r4, #12
 80034fa:	3202      	adds	r2, #2
 80034fc:	0092      	lsls	r2, r2, #2
 80034fe:	300c      	adds	r0, #12
 8003500:	f7ff ff7c 	bl	80033fc <memcpy>
 8003504:	4621      	mov	r1, r4
 8003506:	4630      	mov	r0, r6
 8003508:	f7ff ffb7 	bl	800347a <_Bfree>
 800350c:	4644      	mov	r4, r8
 800350e:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8003512:	3501      	adds	r5, #1
 8003514:	615f      	str	r7, [r3, #20]
 8003516:	6125      	str	r5, [r4, #16]
 8003518:	4620      	mov	r0, r4
 800351a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800351e <__hi0bits>:
 800351e:	0c02      	lsrs	r2, r0, #16
 8003520:	0412      	lsls	r2, r2, #16
 8003522:	4603      	mov	r3, r0
 8003524:	b9b2      	cbnz	r2, 8003554 <__hi0bits+0x36>
 8003526:	0403      	lsls	r3, r0, #16
 8003528:	2010      	movs	r0, #16
 800352a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800352e:	bf04      	itt	eq
 8003530:	021b      	lsleq	r3, r3, #8
 8003532:	3008      	addeq	r0, #8
 8003534:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8003538:	bf04      	itt	eq
 800353a:	011b      	lsleq	r3, r3, #4
 800353c:	3004      	addeq	r0, #4
 800353e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8003542:	bf04      	itt	eq
 8003544:	009b      	lsleq	r3, r3, #2
 8003546:	3002      	addeq	r0, #2
 8003548:	2b00      	cmp	r3, #0
 800354a:	db06      	blt.n	800355a <__hi0bits+0x3c>
 800354c:	005b      	lsls	r3, r3, #1
 800354e:	d503      	bpl.n	8003558 <__hi0bits+0x3a>
 8003550:	3001      	adds	r0, #1
 8003552:	4770      	bx	lr
 8003554:	2000      	movs	r0, #0
 8003556:	e7e8      	b.n	800352a <__hi0bits+0xc>
 8003558:	2020      	movs	r0, #32
 800355a:	4770      	bx	lr

0800355c <__lo0bits>:
 800355c:	6803      	ldr	r3, [r0, #0]
 800355e:	4601      	mov	r1, r0
 8003560:	f013 0207 	ands.w	r2, r3, #7
 8003564:	d00b      	beq.n	800357e <__lo0bits+0x22>
 8003566:	07da      	lsls	r2, r3, #31
 8003568:	d423      	bmi.n	80035b2 <__lo0bits+0x56>
 800356a:	0798      	lsls	r0, r3, #30
 800356c:	bf49      	itett	mi
 800356e:	085b      	lsrmi	r3, r3, #1
 8003570:	089b      	lsrpl	r3, r3, #2
 8003572:	2001      	movmi	r0, #1
 8003574:	600b      	strmi	r3, [r1, #0]
 8003576:	bf5c      	itt	pl
 8003578:	600b      	strpl	r3, [r1, #0]
 800357a:	2002      	movpl	r0, #2
 800357c:	4770      	bx	lr
 800357e:	b298      	uxth	r0, r3
 8003580:	b9a8      	cbnz	r0, 80035ae <__lo0bits+0x52>
 8003582:	2010      	movs	r0, #16
 8003584:	0c1b      	lsrs	r3, r3, #16
 8003586:	f013 0fff 	tst.w	r3, #255	; 0xff
 800358a:	bf04      	itt	eq
 800358c:	0a1b      	lsreq	r3, r3, #8
 800358e:	3008      	addeq	r0, #8
 8003590:	071a      	lsls	r2, r3, #28
 8003592:	bf04      	itt	eq
 8003594:	091b      	lsreq	r3, r3, #4
 8003596:	3004      	addeq	r0, #4
 8003598:	079a      	lsls	r2, r3, #30
 800359a:	bf04      	itt	eq
 800359c:	089b      	lsreq	r3, r3, #2
 800359e:	3002      	addeq	r0, #2
 80035a0:	07da      	lsls	r2, r3, #31
 80035a2:	d402      	bmi.n	80035aa <__lo0bits+0x4e>
 80035a4:	085b      	lsrs	r3, r3, #1
 80035a6:	d006      	beq.n	80035b6 <__lo0bits+0x5a>
 80035a8:	3001      	adds	r0, #1
 80035aa:	600b      	str	r3, [r1, #0]
 80035ac:	4770      	bx	lr
 80035ae:	4610      	mov	r0, r2
 80035b0:	e7e9      	b.n	8003586 <__lo0bits+0x2a>
 80035b2:	2000      	movs	r0, #0
 80035b4:	4770      	bx	lr
 80035b6:	2020      	movs	r0, #32
 80035b8:	4770      	bx	lr

080035ba <__i2b>:
 80035ba:	b510      	push	{r4, lr}
 80035bc:	460c      	mov	r4, r1
 80035be:	2101      	movs	r1, #1
 80035c0:	f7ff ff27 	bl	8003412 <_Balloc>
 80035c4:	2201      	movs	r2, #1
 80035c6:	6144      	str	r4, [r0, #20]
 80035c8:	6102      	str	r2, [r0, #16]
 80035ca:	bd10      	pop	{r4, pc}

080035cc <__multiply>:
 80035cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035d0:	4614      	mov	r4, r2
 80035d2:	690a      	ldr	r2, [r1, #16]
 80035d4:	6923      	ldr	r3, [r4, #16]
 80035d6:	4689      	mov	r9, r1
 80035d8:	429a      	cmp	r2, r3
 80035da:	bfbe      	ittt	lt
 80035dc:	460b      	movlt	r3, r1
 80035de:	46a1      	movlt	r9, r4
 80035e0:	461c      	movlt	r4, r3
 80035e2:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80035e6:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80035ea:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80035ee:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80035f2:	eb07 060a 	add.w	r6, r7, sl
 80035f6:	429e      	cmp	r6, r3
 80035f8:	bfc8      	it	gt
 80035fa:	3101      	addgt	r1, #1
 80035fc:	f7ff ff09 	bl	8003412 <_Balloc>
 8003600:	f100 0514 	add.w	r5, r0, #20
 8003604:	462b      	mov	r3, r5
 8003606:	2200      	movs	r2, #0
 8003608:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800360c:	4543      	cmp	r3, r8
 800360e:	d316      	bcc.n	800363e <__multiply+0x72>
 8003610:	f104 0214 	add.w	r2, r4, #20
 8003614:	f109 0114 	add.w	r1, r9, #20
 8003618:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800361c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8003620:	9301      	str	r3, [sp, #4]
 8003622:	9c01      	ldr	r4, [sp, #4]
 8003624:	4613      	mov	r3, r2
 8003626:	4294      	cmp	r4, r2
 8003628:	d80c      	bhi.n	8003644 <__multiply+0x78>
 800362a:	2e00      	cmp	r6, #0
 800362c:	dd03      	ble.n	8003636 <__multiply+0x6a>
 800362e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8003632:	2b00      	cmp	r3, #0
 8003634:	d054      	beq.n	80036e0 <__multiply+0x114>
 8003636:	6106      	str	r6, [r0, #16]
 8003638:	b003      	add	sp, #12
 800363a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800363e:	f843 2b04 	str.w	r2, [r3], #4
 8003642:	e7e3      	b.n	800360c <__multiply+0x40>
 8003644:	f8b3 a000 	ldrh.w	sl, [r3]
 8003648:	3204      	adds	r2, #4
 800364a:	f1ba 0f00 	cmp.w	sl, #0
 800364e:	d020      	beq.n	8003692 <__multiply+0xc6>
 8003650:	46ae      	mov	lr, r5
 8003652:	4689      	mov	r9, r1
 8003654:	f04f 0c00 	mov.w	ip, #0
 8003658:	f859 4b04 	ldr.w	r4, [r9], #4
 800365c:	f8be b000 	ldrh.w	fp, [lr]
 8003660:	b2a3      	uxth	r3, r4
 8003662:	fb0a b303 	mla	r3, sl, r3, fp
 8003666:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800366a:	f8de 4000 	ldr.w	r4, [lr]
 800366e:	4463      	add	r3, ip
 8003670:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8003674:	fb0a c40b 	mla	r4, sl, fp, ip
 8003678:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800367c:	b29b      	uxth	r3, r3
 800367e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8003682:	454f      	cmp	r7, r9
 8003684:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8003688:	f84e 3b04 	str.w	r3, [lr], #4
 800368c:	d8e4      	bhi.n	8003658 <__multiply+0x8c>
 800368e:	f8ce c000 	str.w	ip, [lr]
 8003692:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8003696:	f1b9 0f00 	cmp.w	r9, #0
 800369a:	d01f      	beq.n	80036dc <__multiply+0x110>
 800369c:	46ae      	mov	lr, r5
 800369e:	468c      	mov	ip, r1
 80036a0:	f04f 0a00 	mov.w	sl, #0
 80036a4:	682b      	ldr	r3, [r5, #0]
 80036a6:	f8bc 4000 	ldrh.w	r4, [ip]
 80036aa:	f8be b002 	ldrh.w	fp, [lr, #2]
 80036ae:	b29b      	uxth	r3, r3
 80036b0:	fb09 b404 	mla	r4, r9, r4, fp
 80036b4:	44a2      	add	sl, r4
 80036b6:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 80036ba:	f84e 3b04 	str.w	r3, [lr], #4
 80036be:	f85c 3b04 	ldr.w	r3, [ip], #4
 80036c2:	f8be 4000 	ldrh.w	r4, [lr]
 80036c6:	0c1b      	lsrs	r3, r3, #16
 80036c8:	fb09 4303 	mla	r3, r9, r3, r4
 80036cc:	4567      	cmp	r7, ip
 80036ce:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 80036d2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80036d6:	d8e6      	bhi.n	80036a6 <__multiply+0xda>
 80036d8:	f8ce 3000 	str.w	r3, [lr]
 80036dc:	3504      	adds	r5, #4
 80036de:	e7a0      	b.n	8003622 <__multiply+0x56>
 80036e0:	3e01      	subs	r6, #1
 80036e2:	e7a2      	b.n	800362a <__multiply+0x5e>

080036e4 <__pow5mult>:
 80036e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80036e8:	4615      	mov	r5, r2
 80036ea:	f012 0203 	ands.w	r2, r2, #3
 80036ee:	4606      	mov	r6, r0
 80036f0:	460f      	mov	r7, r1
 80036f2:	d007      	beq.n	8003704 <__pow5mult+0x20>
 80036f4:	4c21      	ldr	r4, [pc, #132]	; (800377c <__pow5mult+0x98>)
 80036f6:	3a01      	subs	r2, #1
 80036f8:	2300      	movs	r3, #0
 80036fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80036fe:	f7ff fed3 	bl	80034a8 <__multadd>
 8003702:	4607      	mov	r7, r0
 8003704:	10ad      	asrs	r5, r5, #2
 8003706:	d035      	beq.n	8003774 <__pow5mult+0x90>
 8003708:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800370a:	b93c      	cbnz	r4, 800371c <__pow5mult+0x38>
 800370c:	2010      	movs	r0, #16
 800370e:	f7ff fe6d 	bl	80033ec <malloc>
 8003712:	6270      	str	r0, [r6, #36]	; 0x24
 8003714:	6044      	str	r4, [r0, #4]
 8003716:	6084      	str	r4, [r0, #8]
 8003718:	6004      	str	r4, [r0, #0]
 800371a:	60c4      	str	r4, [r0, #12]
 800371c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8003720:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8003724:	b94c      	cbnz	r4, 800373a <__pow5mult+0x56>
 8003726:	f240 2171 	movw	r1, #625	; 0x271
 800372a:	4630      	mov	r0, r6
 800372c:	f7ff ff45 	bl	80035ba <__i2b>
 8003730:	2300      	movs	r3, #0
 8003732:	4604      	mov	r4, r0
 8003734:	f8c8 0008 	str.w	r0, [r8, #8]
 8003738:	6003      	str	r3, [r0, #0]
 800373a:	f04f 0800 	mov.w	r8, #0
 800373e:	07eb      	lsls	r3, r5, #31
 8003740:	d50a      	bpl.n	8003758 <__pow5mult+0x74>
 8003742:	4639      	mov	r1, r7
 8003744:	4622      	mov	r2, r4
 8003746:	4630      	mov	r0, r6
 8003748:	f7ff ff40 	bl	80035cc <__multiply>
 800374c:	4681      	mov	r9, r0
 800374e:	4639      	mov	r1, r7
 8003750:	4630      	mov	r0, r6
 8003752:	f7ff fe92 	bl	800347a <_Bfree>
 8003756:	464f      	mov	r7, r9
 8003758:	106d      	asrs	r5, r5, #1
 800375a:	d00b      	beq.n	8003774 <__pow5mult+0x90>
 800375c:	6820      	ldr	r0, [r4, #0]
 800375e:	b938      	cbnz	r0, 8003770 <__pow5mult+0x8c>
 8003760:	4622      	mov	r2, r4
 8003762:	4621      	mov	r1, r4
 8003764:	4630      	mov	r0, r6
 8003766:	f7ff ff31 	bl	80035cc <__multiply>
 800376a:	6020      	str	r0, [r4, #0]
 800376c:	f8c0 8000 	str.w	r8, [r0]
 8003770:	4604      	mov	r4, r0
 8003772:	e7e4      	b.n	800373e <__pow5mult+0x5a>
 8003774:	4638      	mov	r0, r7
 8003776:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800377a:	bf00      	nop
 800377c:	08003c70 	.word	0x08003c70

08003780 <__lshift>:
 8003780:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003784:	460c      	mov	r4, r1
 8003786:	4607      	mov	r7, r0
 8003788:	4616      	mov	r6, r2
 800378a:	6923      	ldr	r3, [r4, #16]
 800378c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8003790:	eb0a 0903 	add.w	r9, sl, r3
 8003794:	6849      	ldr	r1, [r1, #4]
 8003796:	68a3      	ldr	r3, [r4, #8]
 8003798:	f109 0501 	add.w	r5, r9, #1
 800379c:	42ab      	cmp	r3, r5
 800379e:	db31      	blt.n	8003804 <__lshift+0x84>
 80037a0:	4638      	mov	r0, r7
 80037a2:	f7ff fe36 	bl	8003412 <_Balloc>
 80037a6:	2200      	movs	r2, #0
 80037a8:	4680      	mov	r8, r0
 80037aa:	4611      	mov	r1, r2
 80037ac:	f100 0314 	add.w	r3, r0, #20
 80037b0:	4552      	cmp	r2, sl
 80037b2:	db2a      	blt.n	800380a <__lshift+0x8a>
 80037b4:	6920      	ldr	r0, [r4, #16]
 80037b6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80037ba:	f104 0114 	add.w	r1, r4, #20
 80037be:	f016 021f 	ands.w	r2, r6, #31
 80037c2:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80037c6:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 80037ca:	d022      	beq.n	8003812 <__lshift+0x92>
 80037cc:	2000      	movs	r0, #0
 80037ce:	f1c2 0c20 	rsb	ip, r2, #32
 80037d2:	680e      	ldr	r6, [r1, #0]
 80037d4:	4096      	lsls	r6, r2
 80037d6:	4330      	orrs	r0, r6
 80037d8:	f843 0b04 	str.w	r0, [r3], #4
 80037dc:	f851 0b04 	ldr.w	r0, [r1], #4
 80037e0:	458e      	cmp	lr, r1
 80037e2:	fa20 f00c 	lsr.w	r0, r0, ip
 80037e6:	d8f4      	bhi.n	80037d2 <__lshift+0x52>
 80037e8:	6018      	str	r0, [r3, #0]
 80037ea:	b108      	cbz	r0, 80037f0 <__lshift+0x70>
 80037ec:	f109 0502 	add.w	r5, r9, #2
 80037f0:	3d01      	subs	r5, #1
 80037f2:	4638      	mov	r0, r7
 80037f4:	f8c8 5010 	str.w	r5, [r8, #16]
 80037f8:	4621      	mov	r1, r4
 80037fa:	f7ff fe3e 	bl	800347a <_Bfree>
 80037fe:	4640      	mov	r0, r8
 8003800:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003804:	3101      	adds	r1, #1
 8003806:	005b      	lsls	r3, r3, #1
 8003808:	e7c8      	b.n	800379c <__lshift+0x1c>
 800380a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800380e:	3201      	adds	r2, #1
 8003810:	e7ce      	b.n	80037b0 <__lshift+0x30>
 8003812:	3b04      	subs	r3, #4
 8003814:	f851 2b04 	ldr.w	r2, [r1], #4
 8003818:	458e      	cmp	lr, r1
 800381a:	f843 2f04 	str.w	r2, [r3, #4]!
 800381e:	d8f9      	bhi.n	8003814 <__lshift+0x94>
 8003820:	e7e6      	b.n	80037f0 <__lshift+0x70>

08003822 <__mcmp>:
 8003822:	6903      	ldr	r3, [r0, #16]
 8003824:	690a      	ldr	r2, [r1, #16]
 8003826:	b530      	push	{r4, r5, lr}
 8003828:	1a9b      	subs	r3, r3, r2
 800382a:	d10c      	bne.n	8003846 <__mcmp+0x24>
 800382c:	0092      	lsls	r2, r2, #2
 800382e:	3014      	adds	r0, #20
 8003830:	3114      	adds	r1, #20
 8003832:	1884      	adds	r4, r0, r2
 8003834:	4411      	add	r1, r2
 8003836:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800383a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800383e:	4295      	cmp	r5, r2
 8003840:	d003      	beq.n	800384a <__mcmp+0x28>
 8003842:	d305      	bcc.n	8003850 <__mcmp+0x2e>
 8003844:	2301      	movs	r3, #1
 8003846:	4618      	mov	r0, r3
 8003848:	bd30      	pop	{r4, r5, pc}
 800384a:	42a0      	cmp	r0, r4
 800384c:	d3f3      	bcc.n	8003836 <__mcmp+0x14>
 800384e:	e7fa      	b.n	8003846 <__mcmp+0x24>
 8003850:	f04f 33ff 	mov.w	r3, #4294967295
 8003854:	e7f7      	b.n	8003846 <__mcmp+0x24>

08003856 <__mdiff>:
 8003856:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800385a:	460d      	mov	r5, r1
 800385c:	4607      	mov	r7, r0
 800385e:	4611      	mov	r1, r2
 8003860:	4628      	mov	r0, r5
 8003862:	4614      	mov	r4, r2
 8003864:	f7ff ffdd 	bl	8003822 <__mcmp>
 8003868:	1e06      	subs	r6, r0, #0
 800386a:	d108      	bne.n	800387e <__mdiff+0x28>
 800386c:	4631      	mov	r1, r6
 800386e:	4638      	mov	r0, r7
 8003870:	f7ff fdcf 	bl	8003412 <_Balloc>
 8003874:	2301      	movs	r3, #1
 8003876:	6146      	str	r6, [r0, #20]
 8003878:	6103      	str	r3, [r0, #16]
 800387a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800387e:	bfa4      	itt	ge
 8003880:	4623      	movge	r3, r4
 8003882:	462c      	movge	r4, r5
 8003884:	4638      	mov	r0, r7
 8003886:	6861      	ldr	r1, [r4, #4]
 8003888:	bfa6      	itte	ge
 800388a:	461d      	movge	r5, r3
 800388c:	2600      	movge	r6, #0
 800388e:	2601      	movlt	r6, #1
 8003890:	f7ff fdbf 	bl	8003412 <_Balloc>
 8003894:	f04f 0c00 	mov.w	ip, #0
 8003898:	60c6      	str	r6, [r0, #12]
 800389a:	692b      	ldr	r3, [r5, #16]
 800389c:	6926      	ldr	r6, [r4, #16]
 800389e:	f104 0214 	add.w	r2, r4, #20
 80038a2:	f105 0914 	add.w	r9, r5, #20
 80038a6:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80038aa:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80038ae:	f100 0114 	add.w	r1, r0, #20
 80038b2:	f852 ab04 	ldr.w	sl, [r2], #4
 80038b6:	f859 5b04 	ldr.w	r5, [r9], #4
 80038ba:	fa1f f38a 	uxth.w	r3, sl
 80038be:	4463      	add	r3, ip
 80038c0:	b2ac      	uxth	r4, r5
 80038c2:	1b1b      	subs	r3, r3, r4
 80038c4:	0c2c      	lsrs	r4, r5, #16
 80038c6:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 80038ca:	eb04 4423 	add.w	r4, r4, r3, asr #16
 80038ce:	b29b      	uxth	r3, r3
 80038d0:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80038d4:	45c8      	cmp	r8, r9
 80038d6:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80038da:	4696      	mov	lr, r2
 80038dc:	f841 4b04 	str.w	r4, [r1], #4
 80038e0:	d8e7      	bhi.n	80038b2 <__mdiff+0x5c>
 80038e2:	45be      	cmp	lr, r7
 80038e4:	d305      	bcc.n	80038f2 <__mdiff+0x9c>
 80038e6:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80038ea:	b18b      	cbz	r3, 8003910 <__mdiff+0xba>
 80038ec:	6106      	str	r6, [r0, #16]
 80038ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038f2:	f85e 4b04 	ldr.w	r4, [lr], #4
 80038f6:	b2a2      	uxth	r2, r4
 80038f8:	4462      	add	r2, ip
 80038fa:	1413      	asrs	r3, r2, #16
 80038fc:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8003900:	b292      	uxth	r2, r2
 8003902:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8003906:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800390a:	f841 2b04 	str.w	r2, [r1], #4
 800390e:	e7e8      	b.n	80038e2 <__mdiff+0x8c>
 8003910:	3e01      	subs	r6, #1
 8003912:	e7e8      	b.n	80038e6 <__mdiff+0x90>

08003914 <__d2b>:
 8003914:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8003918:	461c      	mov	r4, r3
 800391a:	2101      	movs	r1, #1
 800391c:	4690      	mov	r8, r2
 800391e:	9e08      	ldr	r6, [sp, #32]
 8003920:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8003922:	f7ff fd76 	bl	8003412 <_Balloc>
 8003926:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800392a:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800392e:	4607      	mov	r7, r0
 8003930:	bb34      	cbnz	r4, 8003980 <__d2b+0x6c>
 8003932:	9201      	str	r2, [sp, #4]
 8003934:	f1b8 0f00 	cmp.w	r8, #0
 8003938:	d027      	beq.n	800398a <__d2b+0x76>
 800393a:	a802      	add	r0, sp, #8
 800393c:	f840 8d08 	str.w	r8, [r0, #-8]!
 8003940:	f7ff fe0c 	bl	800355c <__lo0bits>
 8003944:	9900      	ldr	r1, [sp, #0]
 8003946:	b1f0      	cbz	r0, 8003986 <__d2b+0x72>
 8003948:	9a01      	ldr	r2, [sp, #4]
 800394a:	f1c0 0320 	rsb	r3, r0, #32
 800394e:	fa02 f303 	lsl.w	r3, r2, r3
 8003952:	430b      	orrs	r3, r1
 8003954:	40c2      	lsrs	r2, r0
 8003956:	617b      	str	r3, [r7, #20]
 8003958:	9201      	str	r2, [sp, #4]
 800395a:	9b01      	ldr	r3, [sp, #4]
 800395c:	2b00      	cmp	r3, #0
 800395e:	bf14      	ite	ne
 8003960:	2102      	movne	r1, #2
 8003962:	2101      	moveq	r1, #1
 8003964:	61bb      	str	r3, [r7, #24]
 8003966:	6139      	str	r1, [r7, #16]
 8003968:	b1c4      	cbz	r4, 800399c <__d2b+0x88>
 800396a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800396e:	4404      	add	r4, r0
 8003970:	6034      	str	r4, [r6, #0]
 8003972:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8003976:	6028      	str	r0, [r5, #0]
 8003978:	4638      	mov	r0, r7
 800397a:	b002      	add	sp, #8
 800397c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003980:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003984:	e7d5      	b.n	8003932 <__d2b+0x1e>
 8003986:	6179      	str	r1, [r7, #20]
 8003988:	e7e7      	b.n	800395a <__d2b+0x46>
 800398a:	a801      	add	r0, sp, #4
 800398c:	f7ff fde6 	bl	800355c <__lo0bits>
 8003990:	2101      	movs	r1, #1
 8003992:	9b01      	ldr	r3, [sp, #4]
 8003994:	6139      	str	r1, [r7, #16]
 8003996:	617b      	str	r3, [r7, #20]
 8003998:	3020      	adds	r0, #32
 800399a:	e7e5      	b.n	8003968 <__d2b+0x54>
 800399c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80039a0:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80039a4:	6030      	str	r0, [r6, #0]
 80039a6:	6918      	ldr	r0, [r3, #16]
 80039a8:	f7ff fdb9 	bl	800351e <__hi0bits>
 80039ac:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80039b0:	e7e1      	b.n	8003976 <__d2b+0x62>

080039b2 <_calloc_r>:
 80039b2:	b538      	push	{r3, r4, r5, lr}
 80039b4:	fb02 f401 	mul.w	r4, r2, r1
 80039b8:	4621      	mov	r1, r4
 80039ba:	f000 f809 	bl	80039d0 <_malloc_r>
 80039be:	4605      	mov	r5, r0
 80039c0:	b118      	cbz	r0, 80039ca <_calloc_r+0x18>
 80039c2:	4622      	mov	r2, r4
 80039c4:	2100      	movs	r1, #0
 80039c6:	f000 f883 	bl	8003ad0 <memset>
 80039ca:	4628      	mov	r0, r5
 80039cc:	bd38      	pop	{r3, r4, r5, pc}
	...

080039d0 <_malloc_r>:
 80039d0:	b570      	push	{r4, r5, r6, lr}
 80039d2:	1ccd      	adds	r5, r1, #3
 80039d4:	f025 0503 	bic.w	r5, r5, #3
 80039d8:	3508      	adds	r5, #8
 80039da:	2d0c      	cmp	r5, #12
 80039dc:	bf38      	it	cc
 80039de:	250c      	movcc	r5, #12
 80039e0:	2d00      	cmp	r5, #0
 80039e2:	4606      	mov	r6, r0
 80039e4:	db01      	blt.n	80039ea <_malloc_r+0x1a>
 80039e6:	42a9      	cmp	r1, r5
 80039e8:	d903      	bls.n	80039f2 <_malloc_r+0x22>
 80039ea:	230c      	movs	r3, #12
 80039ec:	6033      	str	r3, [r6, #0]
 80039ee:	2000      	movs	r0, #0
 80039f0:	bd70      	pop	{r4, r5, r6, pc}
 80039f2:	f000 f875 	bl	8003ae0 <__malloc_lock>
 80039f6:	4a23      	ldr	r2, [pc, #140]	; (8003a84 <_malloc_r+0xb4>)
 80039f8:	6814      	ldr	r4, [r2, #0]
 80039fa:	4621      	mov	r1, r4
 80039fc:	b991      	cbnz	r1, 8003a24 <_malloc_r+0x54>
 80039fe:	4c22      	ldr	r4, [pc, #136]	; (8003a88 <_malloc_r+0xb8>)
 8003a00:	6823      	ldr	r3, [r4, #0]
 8003a02:	b91b      	cbnz	r3, 8003a0c <_malloc_r+0x3c>
 8003a04:	4630      	mov	r0, r6
 8003a06:	f000 f841 	bl	8003a8c <_sbrk_r>
 8003a0a:	6020      	str	r0, [r4, #0]
 8003a0c:	4629      	mov	r1, r5
 8003a0e:	4630      	mov	r0, r6
 8003a10:	f000 f83c 	bl	8003a8c <_sbrk_r>
 8003a14:	1c43      	adds	r3, r0, #1
 8003a16:	d126      	bne.n	8003a66 <_malloc_r+0x96>
 8003a18:	230c      	movs	r3, #12
 8003a1a:	4630      	mov	r0, r6
 8003a1c:	6033      	str	r3, [r6, #0]
 8003a1e:	f000 f860 	bl	8003ae2 <__malloc_unlock>
 8003a22:	e7e4      	b.n	80039ee <_malloc_r+0x1e>
 8003a24:	680b      	ldr	r3, [r1, #0]
 8003a26:	1b5b      	subs	r3, r3, r5
 8003a28:	d41a      	bmi.n	8003a60 <_malloc_r+0x90>
 8003a2a:	2b0b      	cmp	r3, #11
 8003a2c:	d90f      	bls.n	8003a4e <_malloc_r+0x7e>
 8003a2e:	600b      	str	r3, [r1, #0]
 8003a30:	18cc      	adds	r4, r1, r3
 8003a32:	50cd      	str	r5, [r1, r3]
 8003a34:	4630      	mov	r0, r6
 8003a36:	f000 f854 	bl	8003ae2 <__malloc_unlock>
 8003a3a:	f104 000b 	add.w	r0, r4, #11
 8003a3e:	1d23      	adds	r3, r4, #4
 8003a40:	f020 0007 	bic.w	r0, r0, #7
 8003a44:	1ac3      	subs	r3, r0, r3
 8003a46:	d01b      	beq.n	8003a80 <_malloc_r+0xb0>
 8003a48:	425a      	negs	r2, r3
 8003a4a:	50e2      	str	r2, [r4, r3]
 8003a4c:	bd70      	pop	{r4, r5, r6, pc}
 8003a4e:	428c      	cmp	r4, r1
 8003a50:	bf0b      	itete	eq
 8003a52:	6863      	ldreq	r3, [r4, #4]
 8003a54:	684b      	ldrne	r3, [r1, #4]
 8003a56:	6013      	streq	r3, [r2, #0]
 8003a58:	6063      	strne	r3, [r4, #4]
 8003a5a:	bf18      	it	ne
 8003a5c:	460c      	movne	r4, r1
 8003a5e:	e7e9      	b.n	8003a34 <_malloc_r+0x64>
 8003a60:	460c      	mov	r4, r1
 8003a62:	6849      	ldr	r1, [r1, #4]
 8003a64:	e7ca      	b.n	80039fc <_malloc_r+0x2c>
 8003a66:	1cc4      	adds	r4, r0, #3
 8003a68:	f024 0403 	bic.w	r4, r4, #3
 8003a6c:	42a0      	cmp	r0, r4
 8003a6e:	d005      	beq.n	8003a7c <_malloc_r+0xac>
 8003a70:	1a21      	subs	r1, r4, r0
 8003a72:	4630      	mov	r0, r6
 8003a74:	f000 f80a 	bl	8003a8c <_sbrk_r>
 8003a78:	3001      	adds	r0, #1
 8003a7a:	d0cd      	beq.n	8003a18 <_malloc_r+0x48>
 8003a7c:	6025      	str	r5, [r4, #0]
 8003a7e:	e7d9      	b.n	8003a34 <_malloc_r+0x64>
 8003a80:	bd70      	pop	{r4, r5, r6, pc}
 8003a82:	bf00      	nop
 8003a84:	200001f4 	.word	0x200001f4
 8003a88:	200001f8 	.word	0x200001f8

08003a8c <_sbrk_r>:
 8003a8c:	b538      	push	{r3, r4, r5, lr}
 8003a8e:	2300      	movs	r3, #0
 8003a90:	4c05      	ldr	r4, [pc, #20]	; (8003aa8 <_sbrk_r+0x1c>)
 8003a92:	4605      	mov	r5, r0
 8003a94:	4608      	mov	r0, r1
 8003a96:	6023      	str	r3, [r4, #0]
 8003a98:	f000 f832 	bl	8003b00 <_sbrk>
 8003a9c:	1c43      	adds	r3, r0, #1
 8003a9e:	d102      	bne.n	8003aa6 <_sbrk_r+0x1a>
 8003aa0:	6823      	ldr	r3, [r4, #0]
 8003aa2:	b103      	cbz	r3, 8003aa6 <_sbrk_r+0x1a>
 8003aa4:	602b      	str	r3, [r5, #0]
 8003aa6:	bd38      	pop	{r3, r4, r5, pc}
 8003aa8:	20000284 	.word	0x20000284

08003aac <__ascii_mbtowc>:
 8003aac:	b082      	sub	sp, #8
 8003aae:	b901      	cbnz	r1, 8003ab2 <__ascii_mbtowc+0x6>
 8003ab0:	a901      	add	r1, sp, #4
 8003ab2:	b142      	cbz	r2, 8003ac6 <__ascii_mbtowc+0x1a>
 8003ab4:	b14b      	cbz	r3, 8003aca <__ascii_mbtowc+0x1e>
 8003ab6:	7813      	ldrb	r3, [r2, #0]
 8003ab8:	600b      	str	r3, [r1, #0]
 8003aba:	7812      	ldrb	r2, [r2, #0]
 8003abc:	1c10      	adds	r0, r2, #0
 8003abe:	bf18      	it	ne
 8003ac0:	2001      	movne	r0, #1
 8003ac2:	b002      	add	sp, #8
 8003ac4:	4770      	bx	lr
 8003ac6:	4610      	mov	r0, r2
 8003ac8:	e7fb      	b.n	8003ac2 <__ascii_mbtowc+0x16>
 8003aca:	f06f 0001 	mvn.w	r0, #1
 8003ace:	e7f8      	b.n	8003ac2 <__ascii_mbtowc+0x16>

08003ad0 <memset>:
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	4402      	add	r2, r0
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d100      	bne.n	8003ada <memset+0xa>
 8003ad8:	4770      	bx	lr
 8003ada:	f803 1b01 	strb.w	r1, [r3], #1
 8003ade:	e7f9      	b.n	8003ad4 <memset+0x4>

08003ae0 <__malloc_lock>:
 8003ae0:	4770      	bx	lr

08003ae2 <__malloc_unlock>:
 8003ae2:	4770      	bx	lr

08003ae4 <__ascii_wctomb>:
 8003ae4:	b149      	cbz	r1, 8003afa <__ascii_wctomb+0x16>
 8003ae6:	2aff      	cmp	r2, #255	; 0xff
 8003ae8:	bf8b      	itete	hi
 8003aea:	238a      	movhi	r3, #138	; 0x8a
 8003aec:	700a      	strbls	r2, [r1, #0]
 8003aee:	6003      	strhi	r3, [r0, #0]
 8003af0:	2001      	movls	r0, #1
 8003af2:	bf88      	it	hi
 8003af4:	f04f 30ff 	movhi.w	r0, #4294967295
 8003af8:	4770      	bx	lr
 8003afa:	4608      	mov	r0, r1
 8003afc:	4770      	bx	lr
	...

08003b00 <_sbrk>:
 8003b00:	4b04      	ldr	r3, [pc, #16]	; (8003b14 <_sbrk+0x14>)
 8003b02:	4602      	mov	r2, r0
 8003b04:	6819      	ldr	r1, [r3, #0]
 8003b06:	b909      	cbnz	r1, 8003b0c <_sbrk+0xc>
 8003b08:	4903      	ldr	r1, [pc, #12]	; (8003b18 <_sbrk+0x18>)
 8003b0a:	6019      	str	r1, [r3, #0]
 8003b0c:	6818      	ldr	r0, [r3, #0]
 8003b0e:	4402      	add	r2, r0
 8003b10:	601a      	str	r2, [r3, #0]
 8003b12:	4770      	bx	lr
 8003b14:	200001fc 	.word	0x200001fc
 8003b18:	20000288 	.word	0x20000288

08003b1c <_init>:
 8003b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b1e:	bf00      	nop
 8003b20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b22:	bc08      	pop	{r3}
 8003b24:	469e      	mov	lr, r3
 8003b26:	4770      	bx	lr

08003b28 <_fini>:
 8003b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b2a:	bf00      	nop
 8003b2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b2e:	bc08      	pop	{r3}
 8003b30:	469e      	mov	lr, r3
 8003b32:	4770      	bx	lr
