{
  "cell_name": "AND3x4_ASAP7_75t_SRAM",
  "devices": [
    {
      "W_norm": 1.0,
      "poly_parity": 0,
      "net_src": "VDD",
      "net_drn": "Y",
      "gate_net": "net83"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 1,
      "net_src": "VDD",
      "net_drn": "net83",
      "gate_net": "C"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 0,
      "net_src": "VDD",
      "net_drn": "net83",
      "gate_net": "B"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 1,
      "net_src": "VDD",
      "net_drn": "net83",
      "gate_net": "A"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 0,
      "net_src": "VSS",
      "net_drn": "Y",
      "gate_net": "net83"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 1,
      "net_src": "net89",
      "net_drn": "net83",
      "gate_net": "A"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 0,
      "net_src": "net90",
      "net_drn": "net89",
      "gate_net": "B"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 1,
      "net_src": "VSS",
      "net_drn": "net90",
      "gate_net": "C"
    }
  ],
  "nets": [],
  "constraints": {
    "pair_map": {},
    "row_pitch": 0.27,
    "poly_pitch": 0.054,
    "y_pmos": 1.0,
    "y_nmos": 0.0
  }
}