
---------- Begin Simulation Statistics ----------
final_tick                               190175827598000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  38646                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829160                       # Number of bytes of host memory used
host_op_rate                                    67879                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   258.76                       # Real time elapsed on the host
host_tick_rate                               97749057                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      17564243                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025293                       # Number of seconds simulated
sim_ticks                                 25293329250                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_cc_register_reads                   21                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  32                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        18     90.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemRead                        2     10.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       699362                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1407022                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3059208                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       174652                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4191937                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1881521                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3059208                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1177687                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4252454                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           32004                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       116509                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15620258                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9202095                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       174672                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2713376                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1329452                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      6482401                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17564223                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     49573470                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.354307                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.420824                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     45164736     91.11%     91.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1263086      2.55%     93.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       510358      1.03%     94.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       933275      1.88%     96.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       155174      0.31%     96.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       121042      0.24%     97.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        55355      0.11%     97.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        40992      0.08%     97.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1329452      2.68%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     49573470                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         2082                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17541010                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3923977                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        20038      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13353407     76.03%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          330      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3923977     22.34%     98.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       266471      1.52%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17564223                       # Class of committed instruction
system.switch_cpus.commit.refs                4190448                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17564223                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.058664                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.058664                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      45631058                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       26386324                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1215914                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1952748                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         175353                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1607765                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4580116                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               1391915                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              383282                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 10076                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4252454                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            881671                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              49428849                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         34609                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               16594087                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          202                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          350706                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.084063                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       978421                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1913525                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.328033                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     50582845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.571273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.878573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         45595088     90.14%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           303993      0.60%     90.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           317312      0.63%     91.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           335379      0.66%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           550332      1.09%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           803448      1.59%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           231310      0.46%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           222452      0.44%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2223531      4.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     50582845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3791                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       222931                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3092067                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.648083                       # Inst execution rate
system.switch_cpus.iew.exec_refs             16176356                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             383269                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        19820960                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5081823                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        27690                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       570016                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     24040749                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      15793087                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       384504                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      32784320                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         286919                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       4096065                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         175353                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       4630380                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1186174                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        43776                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          364                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1106                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1157817                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       303545                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1106                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       181783                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        41148                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          21816345                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              21208997                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.706124                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          15405054                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.419261                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               21268999                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         49939712                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17672380                       # number of integer regfile writes
system.switch_cpus.ipc                       0.197681                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.197681                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100863      0.30%      0.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16788407     50.62%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          521      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     15874356     47.86%     98.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       404678      1.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       33168825                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2239623                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.067522                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           90719      4.05%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2130610     95.13%     99.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         18294      0.82%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       35307585                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    119284061                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     21208997                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     30517916                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           24040749                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          33168825                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6476412                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       123944                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      9766280                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     50582845                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.655733                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.498027                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     39365616     77.82%     77.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3576599      7.07%     84.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1794073      3.55%     88.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1376876      2.72%     91.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2114260      4.18%     95.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1249920      2.47%     97.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       723510      1.43%     99.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       230176      0.46%     99.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       151815      0.30%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     50582845                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.655684                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              881724                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    56                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       199379                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       181142                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5081823                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       570016                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        22832017                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 50586636                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        28577409                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      22614526                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        6682672                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1759401                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       13943279                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        114602                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67422988                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       25489566                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     32074134                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2785570                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          47726                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         175353                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      17282407                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9459452                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     34437449                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         2698                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         2071                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           9449089                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         2062                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             72290642                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            49113029                       # The number of ROB writes
system.switch_cpus.timesIdled                      51                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1417581                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       238053                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2836252                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         238053                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 190175827598000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             704764                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38775                       # Transaction distribution
system.membus.trans_dist::CleanEvict           660587                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2893                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2893                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        704767                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2114679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2114679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2114679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     47771648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     47771648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47771648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            707660                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  707660    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              707660                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1711312500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3970586250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  25293329250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190175827598000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 190175827598000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 190175827598000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1410739                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       271960                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1856869                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7928                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7928                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1410681                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4254795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4254919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    105714560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              105718528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          711248                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2481600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2129919                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.111766                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.315079                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1891866     88.82%     88.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 238053     11.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2129919                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1651309500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2127904500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 190175827598000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       711010                       # number of demand (read+write) hits
system.l2.demand_hits::total                   711010                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       711010                       # number of overall hits
system.l2.overall_hits::total                  711010                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       707597                       # number of demand (read+write) misses
system.l2.demand_misses::total                 707661                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       707597                       # number of overall misses
system.l2.overall_misses::total                707661                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4852000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  71818778000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      71823630000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4852000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  71818778000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     71823630000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1418607                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1418671                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1418607                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1418671                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.498797                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.498820                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.498797                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.498820                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 79540.983607                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101496.724831                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101494.401981                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 79540.983607                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101496.724831                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101494.401981                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               38775                       # number of writebacks
system.l2.writebacks::total                     38775                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       707597                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            707658                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       707597                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           707658                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4242000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  64742848000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  64747090000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4242000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  64742848000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  64747090000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.498797                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.498818                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.498797                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.498818                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69540.983607                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91496.781360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91494.888774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69540.983607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91496.781360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91494.888774                       # average overall mshr miss latency
system.l2.replacements                         711248                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       233185                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           233185                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       233185                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       233185                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       226167                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        226167                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         5035                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5035                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         2893                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2893                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    248412000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     248412000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7928                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7928                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.364909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.364909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85866.574490                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85866.574490                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2893                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2893                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    219482000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    219482000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.364909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.364909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75866.574490                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75866.574490                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4852000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4852000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 79540.983607                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78258.064516                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4242000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4242000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69540.983607                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69540.983607                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       705975                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            705975                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       704704                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          704706                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  71570366000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  71570366000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1410679                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1410681                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.499550                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.499550                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101560.890814                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101560.602578                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       704704                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       704704                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  64523366000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  64523366000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.499550                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.499549                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91560.947575                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91560.947575                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 190175827598000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8151.498944                       # Cycle average of tags in use
system.l2.tags.total_refs                     2262353                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    711248                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.180822                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              190150534269500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      86.010752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.005423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.008238                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.209203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8064.265329                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.010499                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.984407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995056                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          325                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1895                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3587                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1944                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12064448                       # Number of tag accesses
system.l2.tags.data_accesses                 12064448                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 190175827598000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     45285952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           45290048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2481600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2481600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       707593                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              707657                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38775                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38775                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              5061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       154349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1790430653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1790592593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       154349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           156879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       98112826                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             98112826                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       98112826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             5061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       154349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1790430653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1888705418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     38756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    706867.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.017921416250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2407                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2407                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1338972                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              36394                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      707657                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      38775                       # Number of write requests accepted
system.mem_ctrls.readBursts                    707657                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    38775                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    729                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    19                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             45271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             44553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             44029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             43971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             43814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             43743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             43218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             43145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             43996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             44453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            43947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            43538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            43986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            44832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            44934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            45498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2468                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  22200323250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3534640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             35455223250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31403.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50153.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    36693                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8677                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  5.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                22.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                707657                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                38775                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  191688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  275276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  187817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   52145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       700272                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     68.146503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    66.293426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    26.822787                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       672777     96.07%     96.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23260      3.32%     99.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3029      0.43%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          784      0.11%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          269      0.04%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           83      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           32      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           25      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       700272                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     293.102617                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     81.199107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6291.622278                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383         2406     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-311295            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2407                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.090569                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.085213                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.433555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2293     95.26%     95.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      1.29%     96.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               64      2.66%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17      0.71%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2407                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               45243392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   46656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2478720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                45290048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2481600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1788.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        98.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1790.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25293251500                       # Total gap between requests
system.mem_ctrls.avgGap                      33885.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     45239488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2478720                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 154348.996979114570                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1788593646.682553768158                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 97998961.524608314037                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       707596                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        38775                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1730500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  35453492750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 516540640000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28368.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50104.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13321486.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     6.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2510209800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1334181585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2536006620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          100641600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1996350720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11370278490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        137606880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        19985275695                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        790.140179                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    265775000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    844480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24183063000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2489839380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1323350655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2511452160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          101529000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1996350720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11368386090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        139235040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19930143045                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        787.960448                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    270064000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    844480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24178774000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    25293318000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190175827598000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       881551                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           881562                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       881551                       # number of overall hits
system.cpu.icache.overall_hits::total          881562                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          120                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            121                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          120                       # number of overall misses
system.cpu.icache.overall_misses::total           121                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8439500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8439500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8439500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8439500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       881671                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       881683                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       881671                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       881683                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000136                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000136                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70329.166667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69747.933884                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70329.166667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69747.933884                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           59                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           59                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           59                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           59                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4944000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4944000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4944000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4944000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 81049.180328                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81049.180328                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 81049.180328                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81049.180328                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       881551                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          881562                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          120                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           121                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8439500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8439500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       881671                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       881683                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70329.166667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69747.933884                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           59                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           59                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4944000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4944000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 81049.180328                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81049.180328                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190175827598000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.005552                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000133                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.005419                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000011                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000011                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1763428                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1763428                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190175827598000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190175827598000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190175827598000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190175827598000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190175827598000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190175827598000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190175827598000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1668499                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1668499                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1668499                       # number of overall hits
system.cpu.dcache.overall_hits::total         1668499                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3031718                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3031720                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3031718                       # number of overall misses
system.cpu.dcache.overall_misses::total       3031720                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 192127080063                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 192127080063                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 192127080063                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 192127080063                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4700217                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4700219                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4700217                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4700219                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.645017                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.645017                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.645017                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.645017                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63372.345338                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63372.303532                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63372.345338                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63372.303532                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     33349484                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          143                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1207474                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.619215                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    47.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       233185                       # number of writebacks
system.cpu.dcache.writebacks::total            233185                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1613111                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1613111                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1613111                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1613111                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1418607                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1418607                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1418607                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1418607                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  81565580099                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  81565580099                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  81565580099                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  81565580099                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.301817                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.301817                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.301817                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.301817                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 57496.953067                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57496.953067                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 57496.953067                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57496.953067                       # average overall mshr miss latency
system.cpu.dcache.replacements                1417581                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1410012                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1410012                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3023734                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3023736                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 191803358500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 191803358500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4433746                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4433748                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.681982                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.681982                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 63432.616262                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63432.574305                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1612942                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1612942                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1410792                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1410792                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  81252143000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  81252143000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.318194                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.318194                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 57593.283064                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57593.283064                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       258487                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         258487                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         7984                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7984                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    323721563                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    323721563                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.029962                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029962                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 40546.287951                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40546.287951                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          169                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          169                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7815                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7815                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    313437099                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    313437099                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029328                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029328                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 40107.114395                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40107.114395                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190175827598000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.136096                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3085655                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1417581                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.176705                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.136096                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000133                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000133                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          563                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          460                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10819043                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10819043                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               190251921089000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  53398                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829160                       # Number of bytes of host memory used
host_op_rate                                    94793                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   749.10                       # Real time elapsed on the host
host_tick_rate                              101580021                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000011                       # Number of instructions simulated
sim_ops                                      71009644                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.076093                       # Number of seconds simulated
sim_ticks                                 76093491000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2458863                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4917731                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5297118                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       111199                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      9601513                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4635801                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5297118                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       661317                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         9623738                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           13324                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        62170                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          45762451                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26357105                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       111199                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            8501737                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4409687                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      4536284                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       53445401                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    151482651                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.352815                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.439669                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    138606553     91.50%     91.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      3271722      2.16%     93.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1826724      1.21%     94.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2827874      1.87%     96.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       154885      0.10%     96.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       231467      0.15%     96.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        93935      0.06%     97.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        59804      0.04%     97.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4409687      2.91%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    151482651                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         1114                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          53428654                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              12628685                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        14896      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40661124     76.08%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          186      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     12628685     23.63%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       140510      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     53445401                       # Class of committed instruction
system.switch_cpus.commit.refs               12769195                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              53445401                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.072899                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.072899                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     142269267                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       59375914                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2238092                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2381558                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         111247                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       5186818                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13182704                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               5121369                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              207063                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  6899                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             9623738                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            482112                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             151538003                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         17752                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               34670062                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          222494                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.063236                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       537732                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4649125                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.227812                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    152186982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.403994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.581084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        141268205     92.83%     92.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           719520      0.47%     93.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           717964      0.47%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           695392      0.46%     94.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1182110      0.78%     95.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2275412      1.50%     96.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           493849      0.32%     96.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           503867      0.33%     97.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4330663      2.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    152186982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts       135825                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8754474                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.676951                       # Inst execution rate
system.switch_cpus.iew.exec_refs             60106271                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             207060                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        52160118                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13514105                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        17919                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       311984                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57975207                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      59899211                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       224167                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     103023163                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         946267                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      15786972                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         111247                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      17614252                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      4825119                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        22622                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          214                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          149                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       885426                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       171474                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          149                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       109812                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        26013                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          55411470                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55944730                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.733771                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40659343                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.367605                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55974063                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        165260392                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        46938858                       # number of integer regfile writes
system.switch_cpus.ipc                       0.197126                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.197126                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        66200      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      43007216     41.65%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          291      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     41.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     59952726     58.07%     99.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       220902      0.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      103247335                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             8941677                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.086604                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           59638      0.67%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        8870971     99.21%     99.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11068      0.12%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      112122812                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    367776388                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     55944730                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     62505134                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57975207                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         103247335                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4529836                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       153064                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      7190161                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    152186982                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.678424                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.492284                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    116729369     76.70%     76.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     11474087      7.54%     84.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5505443      3.62%     87.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3958951      2.60%     90.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7518121      4.94%     95.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      4209766      2.77%     98.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2069283      1.36%     99.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       427199      0.28%     99.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       294763      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    152186982                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.678424                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              482112                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        60398                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        72430                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13514105                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       311984                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        77976687                       # number of misc regfile reads
system.switch_cpus.numCycles                152186982                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        78322253                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      70303530                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       24433055                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3753033                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       53887889                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        152381                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     157217671                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       58789237                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     76867625                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5385229                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          37259                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         111247                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      64613943                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6564119                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     76275466                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1277                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         1037                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          31625879                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         1037                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            205054649                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116672514                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5156417                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       817388                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10312833                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         817388                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  76093491000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2458178                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        18438                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2440425                       # Transaction distribution
system.membus.trans_dist::ReadExReq               693                       # Transaction distribution
system.membus.trans_dist::ReadExResp              693                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2458175                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7376602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7376602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7376602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    158547776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    158547776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               158547776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2458868                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2458868    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2458868                       # Request fanout histogram
system.membus.reqLayer2.occupancy          5486282000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13868368750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  76093491000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  76093491000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  76093491000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  76093491000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5153486                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       548583                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7071463                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2932                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2932                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5153484                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15469251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15469251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    363940032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              363940032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2463629                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1180032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7620045                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.107268                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.309454                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6802657     89.27%     89.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 817388     10.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7620045                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5686561500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7734627000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            10.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  76093491000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2697547                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2697547                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2697547                       # number of overall hits
system.l2.overall_hits::total                 2697547                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      2458869                       # number of demand (read+write) misses
system.l2.demand_misses::total                2458869                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2458869                       # number of overall misses
system.l2.overall_misses::total               2458869                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 250406169500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     250406169500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 250406169500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    250406169500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5156416                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5156416                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5156416                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5156416                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.476856                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.476856                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.476856                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.476856                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 101837.946430                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101837.946430                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101837.946430                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101837.946430                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               18438                       # number of writebacks
system.l2.writebacks::total                     18438                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      2458869                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2458869                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2458869                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2458869                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 225817459500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 225817459500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 225817459500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 225817459500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.476856                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.476856                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.476856                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.476856                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91837.938296                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91837.938296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91837.938296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91837.938296                       # average overall mshr miss latency
system.l2.replacements                        2463629                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       530145                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           530145                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       530145                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       530145                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       812622                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        812622                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         2239                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2239                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          693                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 693                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     66124000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      66124000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2932                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2932                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.236357                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.236357                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 95417.027417                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95417.027417                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          693                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            693                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     59194000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     59194000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.236357                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.236357                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 85417.027417                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85417.027417                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2695308                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2695308                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2458176                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2458176                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 250340045500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 250340045500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5153484                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5153484                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.476993                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.476993                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101839.756592                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101839.756592                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2458176                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2458176                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 225758265500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 225758265500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.476993                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.476993                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91839.748456                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91839.748456                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  76093491000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     9847941                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2471821                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.984083                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.048927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.105074                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8170.846000                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.997418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          320                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1924                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3573                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1609                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          766                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  43714961                       # Number of tag accesses
system.l2.tags.data_accesses                 43714961                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  76093491000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    157367744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          157367744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1180032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1180032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      2458871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2458871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        18438                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              18438                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   2068084168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2068084168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       15507660                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15507660                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       15507660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   2068084168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2083591828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     18412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   2457103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.030021036250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1141                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1141                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4573317                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              17327                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2458868                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      18438                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2458868                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    18438                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1765                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    26                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            156546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            153678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            152553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            151745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            151814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            151100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            151668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            151929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            153319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            154317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           152521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           153655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           153875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           154394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           156328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           157661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1145                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  77999635250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12285515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            124070316500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31744.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50494.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    19998                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4441                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                24.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2458868                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                18438                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  577286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  990308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  700904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  188605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2451081                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     64.638099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.364774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    10.247235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2434352     99.32%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15047      0.61%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1111      0.05%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          341      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          129      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           49      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           27      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           15      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2451081                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1141                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2136.029798                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    136.435884                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  11926.873862                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191         1091     95.62%     95.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383           21      1.84%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            7      0.61%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.35%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            2      0.18%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-49151            3      0.26%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-57343            2      0.18%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-65535            3      0.26%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-73727            2      0.18%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::81920-90111            1      0.09%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::114688-122879            1      0.09%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            2      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::155648-163839            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::188416-196607            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1141                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.141104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.132742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.541507                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1063     93.16%     93.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.70%     93.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               59      5.17%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      0.79%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1141                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              157254592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  112960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1178688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               157367552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1180032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2066.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        15.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2068.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     15.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   76093433000                       # Total gap between requests
system.mem_ctrls.avgGap                      30716.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    157254592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1178688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 2066597154.807892799377                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 15489997.692443890497                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      2458868                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        18438                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 124070316500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1836219346250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50458.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  99588857.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8803155900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4678984530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8825546940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           47856960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6006876720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      34381936020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        266691360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        63011048430                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        828.074092                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    420270750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2540980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  73132240250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8697569580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4622867865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8718175620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           48279780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6006876720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      34374804750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        272696640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        62741270955                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        824.528749                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    435014500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2540980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  73117496500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   101386809000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190251921089000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1363663                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1363674                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1363663                       # number of overall hits
system.cpu.icache.overall_hits::total         1363674                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          120                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            121                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          120                       # number of overall misses
system.cpu.icache.overall_misses::total           121                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8439500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8439500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8439500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8439500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1363783                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1363795                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1363783                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1363795                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000088                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000089                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000088                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000089                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70329.166667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69747.933884                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70329.166667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69747.933884                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           59                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           59                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           59                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           59                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4944000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4944000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4944000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4944000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 81049.180328                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81049.180328                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 81049.180328                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81049.180328                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1363663                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1363674                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          120                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           121                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8439500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8439500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1363783                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1363795                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000088                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000089                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70329.166667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69747.933884                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           59                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           59                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4944000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4944000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 81049.180328                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81049.180328                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190251921089000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.030348                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1363736                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21995.741935                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000533                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.029815                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000058                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000059                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2727652                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2727652                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190251921089000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190251921089000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190251921089000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190251921089000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190251921089000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190251921089000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190251921089000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      4019332                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4019332                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4019332                       # number of overall hits
system.cpu.dcache.overall_hits::total         4019332                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     13842669                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13842671                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     13842669                       # number of overall misses
system.cpu.dcache.overall_misses::total      13842671                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 874343088553                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 874343088553                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 874343088553                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 874343088553                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17862001                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17862003                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17862001                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17862003                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.774979                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.774979                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.774979                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.774979                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63162.897889                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63162.888763                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63162.897889                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63162.888763                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    163720074                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          143                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           6108721                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.801040                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    47.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       763330                       # number of writebacks
system.cpu.dcache.writebacks::total            763330                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      7267646                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      7267646                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      7267646                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      7267646                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6575023                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6575023                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6575023                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6575023                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 368478912140                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 368478912140                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 368478912140                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 368478912140                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.368101                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.368101                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.368101                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.368101                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 56042.224056                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56042.224056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 56042.224056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56042.224056                       # average overall mshr miss latency
system.cpu.dcache.replacements                6573999                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3623335                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3623335                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     13831685                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13831687                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 873920909000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 873920909000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17455020                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17455022                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.792419                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.792419                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 63182.534087                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63182.524952                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      7267366                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      7267366                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6564319                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6564319                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 368071189500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 368071189500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.376071                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.376071                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 56071.496449                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56071.496449                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       395997                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         395997                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10984                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10984                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    422179553                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    422179553                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.026989                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026989                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 38435.866078                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38435.866078                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          280                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          280                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10704                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10704                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    407722640                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    407722640                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.026301                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026301                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 38090.680120                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38090.680120                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190251921089000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.545602                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10594355                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6575023                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.611303                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.545602                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000533                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000533                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          573                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          451                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          42299029                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         42299029                       # Number of data accesses

---------- End Simulation Statistics   ----------
