{
  "Top": "gemm",
  "RtlTop": "gemm",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu200",
    "Package": "-fsgd2104",
    "Speed": "-2-e"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "a_in": {
      "index": "0",
      "type": {
        "kinds": ["pointer"],
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "m_axi_DATA_BUNDLE"
      }
    },
    "b_in": {
      "index": "1",
      "type": {
        "kinds": ["pointer"],
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "m_axi_DATA_BUNDLE"
      }
    },
    "output": {
      "index": "2",
      "type": {
        "kinds": ["pointer"],
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "m_axi_DATA_BUNDLE"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "403964955",
    "Uncertainty": "0.625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "gemm",
    "Version": "1.0",
    "DisplayName": "Gemm",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/gemm.cpp"],
    "Vhdl": [
      "impl\/vhdl\/gemm_a_buff.vhd",
      "impl\/vhdl\/gemm_CONTROL_BUS_s_axi.vhd",
      "impl\/vhdl\/gemm_DATA_BUNDLE_m_axi.vhd",
      "impl\/vhdl\/gemm.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/gemm_a_buff.v",
      "impl\/verilog\/gemm_CONTROL_BUS_s_axi.v",
      "impl\/verilog\/gemm_DATA_BUNDLE_m_axi.v",
      "impl\/verilog\/gemm.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/gemm_v1_0\/data\/gemm.mdd",
      "impl\/misc\/drivers\/gemm_v1_0\/data\/gemm.tcl",
      "impl\/misc\/drivers\/gemm_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/gemm_v1_0\/src\/xgemm.c",
      "impl\/misc\/drivers\/gemm_v1_0\/src\/xgemm.h",
      "impl\/misc\/drivers\/gemm_v1_0\/src\/xgemm_hw.h",
      "impl\/misc\/drivers\/gemm_v1_0\/src\/xgemm_linux.c",
      "impl\/misc\/drivers\/gemm_v1_0\/src\/xgemm_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/amirali\/git\/hls-tutorials\/part1\/gemm-axi\/run.gemm\/solution1\/.autopilot\/db\/gemm.design.xml",
    "DebugDir": "\/home\/amirali\/git\/hls-tutorials\/part1\/gemm-axi\/run.gemm\/solution1\/.debug",
    "ProtoInst": ["\/home\/amirali\/git\/hls-tutorials\/part1\/gemm-axi\/run.gemm\/solution1\/.debug\/gemm.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_CONTROL_BUS m_axi_DATA_BUNDLE",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "CONTROL_BUS",
      "bundle_role": "interrupt"
    },
    "m_axi_DATA_BUNDLE": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_DATA_BUNDLE",
      "data_width": "32",
      "param_prefix": "C_M_AXI_DATA_BUNDLE",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "256",
      "MAX_WRITE_BURST_LENGTH": "256",
      "offset_slave_name": "s_axi_CONTROL_BUS",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "s_axi_CONTROL_BUS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CONTROL_BUS",
      "param_prefix": "C_S_AXI_CONTROL_BUS",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "a_in",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of a_in",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "a_in",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of a_in"
            }]
        },
        {
          "offset": "0x18",
          "name": "b_in",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of b_in",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "b_in",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of b_in"
            }]
        },
        {
          "offset": "0x20",
          "name": "output_r",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of output_r",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of output_r"
            }]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_CONTROL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CONTROL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CONTROL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CONTROL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CONTROL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUNDLE_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUNDLE_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUNDLE_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_DATA_BUNDLE_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUNDLE_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_DATA_BUNDLE_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_DATA_BUNDLE_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_DATA_BUNDLE_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_DATA_BUNDLE_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUNDLE_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_DATA_BUNDLE_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUNDLE_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUNDLE_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUNDLE_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUNDLE_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUNDLE_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_DATA_BUNDLE_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUNDLE_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUNDLE_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUNDLE_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUNDLE_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUNDLE_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUNDLE_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_DATA_BUNDLE_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUNDLE_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_DATA_BUNDLE_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_DATA_BUNDLE_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_DATA_BUNDLE_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_DATA_BUNDLE_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUNDLE_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_DATA_BUNDLE_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUNDLE_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_DATA_BUNDLE_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUNDLE_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUNDLE_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUNDLE_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_DATA_BUNDLE_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUNDLE_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUNDLE_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUNDLE_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_DATA_BUNDLE_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_DATA_BUNDLE_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_DATA_BUNDLE_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_DATA_BUNDLE_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_DATA_BUNDLE_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "gemm"},
    "Info": {"gemm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"gemm": {
        "Latency": {
          "LatencyBest": "403964955",
          "LatencyAvg": "403964955",
          "LatencyWorst": "403964955",
          "PipelineII": "403964956",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.375"
        },
        "Loops": [
          {
            "Name": "prefetch1_memcpy..a_in",
            "TripCount": "262144",
            "Latency": "262145",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "prefetch2_memcpy..b_in",
            "TripCount": "262144",
            "Latency": "262145",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "OUTER_LOOP",
            "TripCount": "512",
            "Latency": "403178496",
            "PipelineII": "",
            "PipelineDepth": "787458",
            "Loops": [{
                "Name": "INNER_LOOP1",
                "TripCount": "512",
                "Latency": "787456",
                "PipelineII": "",
                "PipelineDepth": "1538",
                "Loops": [{
                    "Name": "INNER_LOOP2",
                    "TripCount": "512",
                    "Latency": "1536",
                    "PipelineII": "",
                    "PipelineDepth": "3"
                  }]
              }]
          },
          {
            "Name": "prefetch3_memcpy.output.",
            "TripCount": "262144",
            "Latency": "262145",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "1408",
          "DSP48E": "3",
          "FF": "1333",
          "LUT": "1789",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "gemm",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-06-25 15:58:24 PDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
