#-----------------------------------------------------------
# PlanAhead v14.4 (64-bit)
# Build 222254 by xbuild on Tue Dec 18 05:21:09 MST 2012
# Start of session at: Fri Mar 01 18:00:01 2013
# Process ID: 6672
# Log file: G:/Dropbox/Hobby/Programme/FPGA/Vier_Bit_Addier_Subtrahier_Werk/planAhead_run_4/planAhead.log
# Journal file: G:/Dropbox/Hobby/Programme/FPGA/Vier_Bit_Addier_Subtrahier_Werk/planAhead_run_4/planAhead.jou
#-----------------------------------------------------------
start_gui
source G:/Dropbox/Hobby/Programme/FPGA/Vier_Bit_Addier_Subtrahier_Werk/pa.fromNetlist.tcl
startgroup
set_property package_pin P90 [get_ports CarryOut]
endgroup
save_constraints
