Analysis & Synthesis report for ULA
Tue Jul 16 12:46:25 2013
Quartus II 64-Bit Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Parameter Settings for Inferred Entity Instance: VSync2:v_sync|lpm_counter:cnt_rtl_0
  9. Parameter Settings for Inferred Entity Instance: Display:display|counter_12bit:inst15|lpm_counter:cnt_rtl_1
 10. Parameter Settings for Inferred Entity Instance: DRAM_ADDRESS:dram_addr|counter_13bit:inst|lpm_counter:cnt_rtl_2
 11. Parameter Settings for Inferred Entity Instance: clock:clock|counter_10bit:inst|lpm_add_sub:Add0
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-----------------------------+-----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Jul 16 12:46:25 2013         ;
; Quartus II 64-Bit Version   ; 10.1 Build 197 01/19/2011 SP 1 SJ Web Edition ;
; Revision Name               ; ULA                                           ;
; Top-level Entity Name       ; ULA                                           ;
; Family                      ; MAX7000S                                      ;
; Total macrocells            ; 119                                           ;
; Total pins                  ; 40                                            ;
+-----------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                 ;
+----------------------------------------------------------------------------+------------------+---------------+
; Option                                                                     ; Setting          ; Default Value ;
+----------------------------------------------------------------------------+------------------+---------------+
; Device                                                                     ; EPM7128STC100-15 ;               ;
; Top-level entity name                                                      ; ULA              ; ULA           ;
; Family name                                                                ; MAX7000S         ; Cyclone IV GX ;
; Use smart compilation                                                      ; Off              ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On               ; On            ;
; Enable compact report table                                                ; Off              ; Off           ;
; Create Debugging Nodes for IP Cores                                        ; Off              ; Off           ;
; Preserve fewer node names                                                  ; On               ; On            ;
; Disable OpenCore Plus hardware evaluation                                  ; Off              ; Off           ;
; Verilog Version                                                            ; Verilog_2001     ; Verilog_2001  ;
; VHDL Version                                                               ; VHDL_1993        ; VHDL_1993     ;
; State Machine Processing                                                   ; Auto             ; Auto          ;
; Safe State Machine                                                         ; Off              ; Off           ;
; Extract Verilog State Machines                                             ; On               ; On            ;
; Extract VHDL State Machines                                                ; On               ; On            ;
; Ignore Verilog initial constructs                                          ; Off              ; Off           ;
; Iteration limit for constant Verilog loops                                 ; 5000             ; 5000          ;
; Iteration limit for non-constant Verilog loops                             ; 250              ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On               ; On            ;
; Parallel Synthesis                                                         ; On               ; On            ;
; NOT Gate Push-Back                                                         ; On               ; On            ;
; Power-Up Don't Care                                                        ; On               ; On            ;
; Remove Duplicate Registers                                                 ; On               ; On            ;
; Ignore CARRY Buffers                                                       ; Off              ; Off           ;
; Ignore CASCADE Buffers                                                     ; Off              ; Off           ;
; Ignore GLOBAL Buffers                                                      ; Off              ; Off           ;
; Ignore ROW GLOBAL Buffers                                                  ; Off              ; Off           ;
; Ignore LCELL Buffers                                                       ; Auto             ; Auto          ;
; Ignore SOFT Buffers                                                        ; Off              ; Off           ;
; Limit AHDL Integers to 32 Bits                                             ; Off              ; Off           ;
; Optimization Technique                                                     ; Speed            ; Speed         ;
; Allow XOR Gate Usage                                                       ; On               ; On            ;
; Auto Logic Cell Insertion                                                  ; On               ; On            ;
; Parallel Expander Chain Length                                             ; 4                ; 4             ;
; Auto Parallel Expanders                                                    ; On               ; On            ;
; Auto Open-Drain Pins                                                       ; On               ; On            ;
; Auto Resource Sharing                                                      ; Off              ; Off           ;
; Maximum Fan-in Per Macrocell                                               ; 100              ; 100           ;
; Use LogicLock Constraints during Resource Balancing                        ; On               ; On            ;
; Ignore translate_off and synthesis_off directives                          ; Off              ; Off           ;
; Report Parameter Settings                                                  ; On               ; On            ;
; Report Source Assignments                                                  ; On               ; On            ;
; Report Connectivity Checks                                                 ; On               ; On            ;
; HDL message level                                                          ; Level2           ; Level2        ;
; Suppress Register Optimization Related Messages                            ; Off              ; Off           ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000             ; 5000          ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100              ; 100           ;
; Block Design Naming                                                        ; Auto             ; Auto          ;
; Synthesis Effort                                                           ; Auto             ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On               ; On            ;
; Analysis & Synthesis Message Level                                         ; Medium           ; Medium        ;
; Disable Register Merging Across Hierarchies                                ; Auto             ; Auto          ;
; Synthesis Seed                                                             ; 1                ; 1             ;
+----------------------------------------------------------------------------+------------------+---------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                      ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                      ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------+
; Wait_Subcarrier.bdf              ; yes             ; User Block Diagram/Schematic File  ; D:/Documentos/Documents/altera/ula/Wait_Subcarrier.bdf            ;
; ULA.bdf                          ; yes             ; User Block Diagram/Schematic File  ; D:/Documentos/Documents/altera/ula/ULA.bdf                        ;
; Porta254.bdf                     ; yes             ; User Block Diagram/Schematic File  ; D:/Documentos/Documents/altera/ula/Porta254.bdf                   ;
; HSync_Blank.bdf                  ; yes             ; User Block Diagram/Schematic File  ; D:/Documentos/Documents/altera/ula/HSync_Blank.bdf                ;
; DRAM_CAS_RAS.bdf                 ; yes             ; User Block Diagram/Schematic File  ; D:/Documentos/Documents/altera/ula/DRAM_CAS_RAS.bdf               ;
; DRAM_ADDRESS.bdf                 ; yes             ; User Block Diagram/Schematic File  ; D:/Documentos/Documents/altera/ula/DRAM_ADDRESS.bdf               ;
; Display.bdf                      ; yes             ; User Block Diagram/Schematic File  ; D:/Documentos/Documents/altera/ula/Display.bdf                    ;
; clock.bdf                        ; yes             ; User Block Diagram/Schematic File  ; D:/Documentos/Documents/altera/ula/clock.bdf                      ;
; interrupcao2.v                   ; yes             ; User Verilog HDL File              ; D:/Documentos/Documents/altera/ula/interrupcao2.v                 ;
; counter_13bit.v                  ; yes             ; User Verilog HDL File              ; D:/Documentos/Documents/altera/ula/counter_13bit.v                ;
; counter_12bit.v                  ; yes             ; User Verilog HDL File              ; D:/Documentos/Documents/altera/ula/counter_12bit.v                ;
; counter_10bit.v                  ; yes             ; User Verilog HDL File              ; D:/Documentos/Documents/altera/ula/counter_10bit.v                ;
; VSync2.vhd                       ; yes             ; User VHDL File                     ; D:/Documentos/Documents/altera/ula/VSync2.vhd                     ;
; VoutGen.vhd                      ; yes             ; User VHDL File                     ; D:/Documentos/Documents/altera/ula/VoutGen.vhd                    ;
; 74374nt.bdf                      ; yes             ; Megafunction                       ; c:/altera/10.1sp1/quartus/libraries/others/maxplus2/74374nt.bdf   ;
; 74257.bdf                        ; yes             ; Megafunction                       ; c:/altera/10.1sp1/quartus/libraries/others/maxplus2/74257.bdf     ;
; 74244.bdf                        ; yes             ; Megafunction                       ; c:/altera/10.1sp1/quartus/libraries/others/maxplus2/74244.bdf     ;
; 74138.bdf                        ; yes             ; Megafunction                       ; c:/altera/10.1sp1/quartus/libraries/others/maxplus2/74138.bdf     ;
; 74253.bdf                        ; yes             ; Megafunction                       ; c:/altera/10.1sp1/quartus/libraries/others/maxplus2/74253.bdf     ;
; 74166.bdf                        ; yes             ; Megafunction                       ; c:/altera/10.1sp1/quartus/libraries/others/maxplus2/74166.bdf     ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/altera/10.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; c:/altera/10.1sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf ;
; addcore.tdf                      ; yes             ; Megafunction                       ; c:/altera/10.1sp1/quartus/libraries/megafunctions/addcore.tdf     ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction                       ; c:/altera/10.1sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf ;
; look_add.tdf                     ; yes             ; Megafunction                       ; c:/altera/10.1sp1/quartus/libraries/megafunctions/look_add.tdf    ;
; altshift.tdf                     ; yes             ; Megafunction                       ; c:/altera/10.1sp1/quartus/libraries/megafunctions/altshift.tdf    ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                        ;
+----------------------+---------------------------------------------+
; Resource             ; Usage                                       ;
+----------------------+---------------------------------------------+
; Logic cells          ; 119                                         ;
; Total registers      ; 90                                          ;
; I/O pins             ; 40                                          ;
; Shareable expanders  ; 18                                          ;
; Parallel expanders   ; 7                                           ;
; Maximum fan-out node ; VSync2:v_sync|lpm_counter:cnt_rtl_0|dffs[8] ;
; Maximum fan-out      ; 49                                          ;
; Total fan-out        ; 905                                         ;
; Average fan-out      ; 5.11                                        ;
+----------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                        ;
+----------------------------------+------------+------+----------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node       ; Macrocells ; Pins ; Full Hierarchy Name                                                  ; Library Name ;
+----------------------------------+------------+------+----------------------------------------------------------------------+--------------+
; |ULA                             ; 119        ; 40   ; |ULA                                                                 ; work         ;
;    |DRAM_ADDRESS:dram_addr|      ; 22         ; 0    ; |ULA|DRAM_ADDRESS:dram_addr                                          ; work         ;
;       |74257:inst12|             ; 3          ; 0    ; |ULA|DRAM_ADDRESS:dram_addr|74257:inst12                             ; work         ;
;       |74257:inst13|             ; 5          ; 0    ; |ULA|DRAM_ADDRESS:dram_addr|74257:inst13                             ; work         ;
;       |counter_13bit:inst|       ; 13         ; 0    ; |ULA|DRAM_ADDRESS:dram_addr|counter_13bit:inst                       ; work         ;
;          |lpm_counter:cnt_rtl_2| ; 13         ; 0    ; |ULA|DRAM_ADDRESS:dram_addr|counter_13bit:inst|lpm_counter:cnt_rtl_2 ; work         ;
;    |DRAM_CAS_RAS:dram_cas_ras|   ; 6          ; 0    ; |ULA|DRAM_CAS_RAS:dram_cas_ras                                       ; work         ;
;    |Display:display|             ; 51         ; 0    ; |ULA|Display:display                                                 ; work         ;
;       |74166:inst5|              ; 8          ; 0    ; |ULA|Display:display|74166:inst5                                     ; work         ;
;       |74253:inst18|             ; 2          ; 0    ; |ULA|Display:display|74253:inst18                                    ; work         ;
;       |74374nt:inst1|            ; 8          ; 0    ; |ULA|Display:display|74374nt:inst1                                   ; work         ;
;       |74374nt:inst2|            ; 8          ; 0    ; |ULA|Display:display|74374nt:inst2                                   ; work         ;
;       |74374nt:inst|             ; 8          ; 0    ; |ULA|Display:display|74374nt:inst                                    ; work         ;
;       |counter_12bit:inst15|     ; 6          ; 0    ; |ULA|Display:display|counter_12bit:inst15                            ; work         ;
;          |lpm_counter:cnt_rtl_1| ; 6          ; 0    ; |ULA|Display:display|counter_12bit:inst15|lpm_counter:cnt_rtl_1      ; work         ;
;    |HSync_Blank:hsync_blank|     ; 5          ; 0    ; |ULA|HSync_Blank:hsync_blank                                         ; work         ;
;       |74138:inst6|              ; 0          ; 0    ; |ULA|HSync_Blank:hsync_blank|74138:inst6                             ; work         ;
;       |VoutGen:inst4|            ; 1          ; 0    ; |ULA|HSync_Blank:hsync_blank|VoutGen:inst4                           ; work         ;
;    |Porta254:porta254|           ; 7          ; 0    ; |ULA|Porta254:porta254                                               ; work         ;
;       |74374nt:latch|            ; 5          ; 0    ; |ULA|Porta254:porta254|74374nt:latch                                 ; work         ;
;    |VSync2:v_sync|               ; 11         ; 0    ; |ULA|VSync2:v_sync                                                   ; work         ;
;       |lpm_counter:cnt_rtl_0|    ; 9          ; 0    ; |ULA|VSync2:v_sync|lpm_counter:cnt_rtl_0                             ; work         ;
;    |Wait_Subcarrier:wait|        ; 4          ; 0    ; |ULA|Wait_Subcarrier:wait                                            ; work         ;
;    |clock:clock|                 ; 10         ; 0    ; |ULA|clock:clock                                                     ; work         ;
;       |counter_10bit:inst|       ; 10         ; 0    ; |ULA|clock:clock|counter_10bit:inst                                  ; work         ;
;    |interrupcao2:int|            ; 3          ; 0    ; |ULA|interrupcao2:int                                                ; work         ;
+----------------------------------+------------+------+----------------------------------------------------------------------+--------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VSync2:v_sync|lpm_counter:cnt_rtl_0 ;
+------------------------+-------------------+-----------------------------------------+
; Parameter Name         ; Value             ; Type                                    ;
+------------------------+-------------------+-----------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                          ;
; LPM_WIDTH              ; 9                 ; Untyped                                 ;
; LPM_DIRECTION          ; UP                ; Untyped                                 ;
; LPM_MODULUS            ; 0                 ; Untyped                                 ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                 ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                 ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                 ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                 ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                      ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                      ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                 ;
; LABWIDE_SCLR           ; ON                ; Untyped                                 ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                 ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                 ;
+------------------------+-------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display:display|counter_12bit:inst15|lpm_counter:cnt_rtl_1 ;
+------------------------+-------------------+----------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                           ;
+------------------------+-------------------+----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                 ;
; LPM_WIDTH              ; 12                ; Untyped                                                        ;
; LPM_DIRECTION          ; UP                ; Untyped                                                        ;
; LPM_MODULUS            ; 0                 ; Untyped                                                        ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                        ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                        ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                        ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                             ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                             ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                        ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                        ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                        ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                                        ;
+------------------------+-------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DRAM_ADDRESS:dram_addr|counter_13bit:inst|lpm_counter:cnt_rtl_2 ;
+------------------------+-------------------+---------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                ;
+------------------------+-------------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                      ;
; LPM_WIDTH              ; 13                ; Untyped                                                             ;
; LPM_DIRECTION          ; UP                ; Untyped                                                             ;
; LPM_MODULUS            ; 0                 ; Untyped                                                             ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                             ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                             ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                             ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                                                             ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                             ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                  ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                  ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                             ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                             ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                             ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                                             ;
+------------------------+-------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: clock:clock|counter_10bit:inst|lpm_add_sub:Add0 ;
+------------------------+-------------+-----------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                      ;
+------------------------+-------------+-----------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Untyped                                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                   ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                   ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                        ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                                                   ;
; USE_WYS                ; OFF         ; Untyped                                                   ;
; STYLE                  ; FAST        ; Untyped                                                   ;
; CBXI_PARAMETER         ; add_sub_4ph ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                            ;
+------------------------+-------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jul 16 12:46:23 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA
Info: Found 1 design units, including 1 entities, in source file wait_subcarrier.bdf
    Info: Found entity 1: Wait_Subcarrier
Info: Found 1 design units, including 1 entities, in source file ula.bdf
    Info: Found entity 1: ULA
Info: Found 1 design units, including 1 entities, in source file porta254.bdf
    Info: Found entity 1: Porta254
Info: Found 1 design units, including 1 entities, in source file hsync_blank.bdf
    Info: Found entity 1: HSync_Blank
Info: Found 1 design units, including 1 entities, in source file dram_cas_ras.bdf
    Info: Found entity 1: DRAM_CAS_RAS
Info: Found 1 design units, including 1 entities, in source file dram_address.bdf
    Info: Found entity 1: DRAM_ADDRESS
Info: Found 1 design units, including 1 entities, in source file display.bdf
    Info: Found entity 1: Display
Info: Found 1 design units, including 1 entities, in source file clock.bdf
    Info: Found entity 1: clock
Info: Found 1 design units, including 1 entities, in source file interrupcao2.v
    Info: Found entity 1: interrupcao2
Info: Found 1 design units, including 1 entities, in source file counter_9bit.v
    Info: Found entity 1: counter_9bit
Info: Found 1 design units, including 1 entities, in source file counter_13bit.v
    Info: Found entity 1: counter_13bit
Info: Found 1 design units, including 1 entities, in source file counter_12bit.v
    Info: Found entity 1: counter_12bit
Info: Found 1 design units, including 1 entities, in source file counter_10bit.v
    Info: Found entity 1: counter_10bit
Info: Found 2 design units, including 1 entities, in source file vsync2.vhd
    Info: Found design unit 1: VSync2-Behavioral
    Info: Found entity 1: VSync2
Info: Found 2 design units, including 1 entities, in source file voutgen.vhd
    Info: Found design unit 1: VoutGen-Behavioral
    Info: Found entity 1: VoutGen
Info: Elaborating entity "ULA" for the top level hierarchy
Info: Elaborating entity "Porta254" for hierarchy "Porta254:porta254"
Info: Elaborating entity "74374nt" for hierarchy "Porta254:porta254|74374nt:latch"
Info: Elaborated megafunction instantiation "Porta254:porta254|74374nt:latch"
Info: Elaborating entity "DRAM_ADDRESS" for hierarchy "DRAM_ADDRESS:dram_addr"
Info: Elaborating entity "74257" for hierarchy "DRAM_ADDRESS:dram_addr|74257:inst12"
Info: Elaborated megafunction instantiation "DRAM_ADDRESS:dram_addr|74257:inst12"
Info: Elaborating entity "74244" for hierarchy "DRAM_ADDRESS:dram_addr|74244:inst5"
Info: Elaborated megafunction instantiation "DRAM_ADDRESS:dram_addr|74244:inst5"
Info: Elaborating entity "counter_13bit" for hierarchy "DRAM_ADDRESS:dram_addr|counter_13bit:inst"
Info: Elaborating entity "DRAM_CAS_RAS" for hierarchy "DRAM_CAS_RAS:dram_cas_ras"
Info: Elaborating entity "74138" for hierarchy "DRAM_CAS_RAS:dram_cas_ras|74138:inst12"
Info: Elaborated megafunction instantiation "DRAM_CAS_RAS:dram_cas_ras|74138:inst12"
Info: Elaborating entity "HSync_Blank" for hierarchy "HSync_Blank:hsync_blank"
Info: Elaborating entity "VoutGen" for hierarchy "HSync_Blank:hsync_blank|VoutGen:inst4"
Info: Elaborating entity "clock" for hierarchy "clock:clock"
Info: Elaborating entity "counter_10bit" for hierarchy "clock:clock|counter_10bit:inst"
Info: Elaborating entity "VSync2" for hierarchy "VSync2:v_sync"
Info: Elaborating entity "Display" for hierarchy "Display:display"
Info: Elaborating entity "74253" for hierarchy "Display:display|74253:inst18"
Info: Elaborated megafunction instantiation "Display:display|74253:inst18"
Info: Elaborating entity "74166" for hierarchy "Display:display|74166:inst5"
Info: Elaborated megafunction instantiation "Display:display|74166:inst5"
Info: Elaborating entity "counter_12bit" for hierarchy "Display:display|counter_12bit:inst15"
Info: Elaborating entity "Wait_Subcarrier" for hierarchy "Wait_Subcarrier:wait"
Info: Elaborating entity "interrupcao2" for hierarchy "interrupcao2:int"
Info: Inferred 3 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=9) from the following logic: "VSync2:v_sync|cnt[0]~0"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=12) from the following logic: "Display:display|counter_12bit:inst15|cnt[0]~0"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=13) from the following logic: "DRAM_ADDRESS:dram_addr|counter_13bit:inst|cnt[0]~0"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "clock:clock|counter_10bit:inst|Add0"
Info: Elaborated megafunction instantiation "VSync2:v_sync|lpm_counter:cnt_rtl_0"
Info: Instantiated megafunction "VSync2:v_sync|lpm_counter:cnt_rtl_0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "9"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "Display:display|counter_12bit:inst15|lpm_counter:cnt_rtl_1"
Info: Instantiated megafunction "Display:display|counter_12bit:inst15|lpm_counter:cnt_rtl_1" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "12"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "DRAM_ADDRESS:dram_addr|counter_13bit:inst|lpm_counter:cnt_rtl_2"
Info: Instantiated megafunction "DRAM_ADDRESS:dram_addr|counter_13bit:inst|lpm_counter:cnt_rtl_2" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "13"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "clock:clock|counter_10bit:inst|lpm_add_sub:Add0"
Info: Instantiated megafunction "clock:clock|counter_10bit:inst|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "10"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "clock:clock|counter_10bit:inst|lpm_add_sub:Add0|addcore:adder[1]", which is child of megafunction instantiation "clock:clock|counter_10bit:inst|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "clock:clock|counter_10bit:inst|lpm_add_sub:Add0|addcore:adder[1]|a_csnbuffer:oflow_node", which is child of megafunction instantiation "clock:clock|counter_10bit:inst|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "clock:clock|counter_10bit:inst|lpm_add_sub:Add0|addcore:adder[1]|a_csnbuffer:result_node", which is child of megafunction instantiation "clock:clock|counter_10bit:inst|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "clock:clock|counter_10bit:inst|lpm_add_sub:Add0|addcore:adder[0]", which is child of megafunction instantiation "clock:clock|counter_10bit:inst|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "clock:clock|counter_10bit:inst|lpm_add_sub:Add0|look_add:look_ahead_unit", which is child of megafunction instantiation "clock:clock|counter_10bit:inst|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "clock:clock|counter_10bit:inst|lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "clock:clock|counter_10bit:inst|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "clock:clock|counter_10bit:inst|lpm_add_sub:Add0|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "clock:clock|counter_10bit:inst|lpm_add_sub:Add0"
Info: Ignored 10 buffer(s)
    Info: Ignored 10 SOFT buffer(s)
Warning: Always-enabled tri-state buffer(s) removed
    Warning: Converted the fanout from the always-enabled tri-state buffer "Display:display|74253:inst19|22" to the node "Display:display|inst11" into a wire
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "Display:display|74253:inst18|7" to the node "Display:display|inst3" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Display:display|74253:inst18|22" to the node "Display:display|inst4" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Display:display|74253:inst19|7" to the node "Display:display|inst6" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DRAM_ADDRESS:dram_addr|74244:inst5|6" to the node "DRAM_ADDRESS:dram_addr|74257:inst12|4" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DRAM_ADDRESS:dram_addr|74257:inst7|20" to the node "DRAM_ADDRESS:dram_addr|74257:inst12|25" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DRAM_ADDRESS:dram_addr|74244:inst5|10" to the node "DRAM_ADDRESS:dram_addr|74257:inst12|25" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DRAM_ADDRESS:dram_addr|74257:inst6|26" to the node "DRAM_ADDRESS:dram_addr|74257:inst12|30" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DRAM_ADDRESS:dram_addr|74244:inst5|11" to the node "DRAM_ADDRESS:dram_addr|74257:inst12|30" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DRAM_ADDRESS:dram_addr|74257:inst6|29" to the node "DRAM_ADDRESS:dram_addr|74257:inst13|18" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DRAM_ADDRESS:dram_addr|74244:inst5|36" to the node "DRAM_ADDRESS:dram_addr|74257:inst13|18" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DRAM_ADDRESS:dram_addr|74257:inst6|22" to the node "DRAM_ADDRESS:dram_addr|74257:inst13|21" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DRAM_ADDRESS:dram_addr|74244:inst5|31" to the node "DRAM_ADDRESS:dram_addr|74257:inst13|21" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DRAM_ADDRESS:dram_addr|74257:inst6|20" to the node "DRAM_ADDRESS:dram_addr|74257:inst13|25" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DRAM_ADDRESS:dram_addr|74244:inst5|27" to the node "DRAM_ADDRESS:dram_addr|74257:inst13|25" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DRAM_ADDRESS:dram_addr|74244:inst5|1" to the node "DRAM_ADDRESS:dram_addr|74257:inst13|30" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DRAM_ADDRESS:dram_addr|74244:inst5|26" to the node "DRAM_ADDRESS:dram_addr|74257:inst13|30" into an OR gate
Info: Registers with preset signals will power-up high
Info: Promoted pin-driven signal(s) to global signal
    Info: Promoted clock signal driven by pin "PINO11_CLK" to global clock signal
Info: Implemented 177 device resources after synthesis - the final resource count might be different
    Info: Implemented 16 input pins
    Info: Implemented 24 output pins
    Info: Implemented 119 macrocells
    Info: Implemented 18 shareable expanders
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 359 megabytes
    Info: Processing ended: Tue Jul 16 12:46:25 2013
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


