/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire [11:0] _01_;
  reg [2:0] _02_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [19:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [22:0] celloutsig_0_16z;
  wire [30:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [25:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 8'h00;
    else _00_ <= in_data[8:1];
  reg [11:0] _04_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 12'h000;
    else _04_ <= celloutsig_0_2z[11:0];
  assign { _01_[11:7], celloutsig_0_13z[16:12], _01_[1:0] } = _04_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 3'h0;
    else _02_ <= in_data[188:186];
  assign celloutsig_1_18z = celloutsig_1_12z[4:0] === celloutsig_1_5z[5:1];
  assign celloutsig_1_19z = celloutsig_1_6z[6:3] === celloutsig_1_4z[4:1];
  assign celloutsig_0_4z = in_data[34:29] === celloutsig_0_2z[24:19];
  assign celloutsig_0_9z = in_data[93:88] === celloutsig_0_2z[10:5];
  assign celloutsig_0_10z = { celloutsig_0_5z[3:2], celloutsig_0_0z } === { in_data[73:71], celloutsig_0_8z };
  assign celloutsig_0_11z = { in_data[52:50], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z } === in_data[62:43];
  assign celloutsig_0_1z = in_data[62:59] === in_data[26:23];
  assign celloutsig_0_14z = { celloutsig_0_0z, celloutsig_0_10z } === celloutsig_0_2z[5:1];
  assign celloutsig_1_0z = in_data[171:157] === in_data[161:147];
  assign celloutsig_0_7z = celloutsig_0_13z[15] ? { _00_[7:3], celloutsig_0_1z } : { celloutsig_0_2z[10:9], celloutsig_0_5z };
  assign celloutsig_0_16z = celloutsig_0_8z[1] ? { celloutsig_0_13z[7:3], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_8z[2], 1'h1, celloutsig_0_8z[0], _01_[11:7], celloutsig_0_13z[16:12], _01_[1:0] } : in_data[81:59];
  assign celloutsig_0_17z = celloutsig_0_7z[5] ? { in_data[72:43], celloutsig_0_14z } : in_data[84:54];
  assign celloutsig_1_3z = celloutsig_1_0z ? { celloutsig_1_2z[10:4], _02_ } : celloutsig_1_2z[11:2];
  assign celloutsig_1_4z = celloutsig_1_3z[2] ? { celloutsig_1_2z[11:10], _02_ } : in_data[157:153];
  assign celloutsig_1_5z = _02_[0] ? { in_data[120:116], celloutsig_1_0z } : in_data[161:156];
  assign celloutsig_1_6z = _02_[2] ? celloutsig_1_2z[11:1] : { celloutsig_1_3z[5:0], celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[47:44] ~^ in_data[42:39];
  assign celloutsig_1_12z = celloutsig_1_3z[5:0] ~^ celloutsig_1_6z[6:1];
  assign celloutsig_0_5z = { in_data[5:3], celloutsig_0_1z } ~^ _00_[3:0];
  assign celloutsig_0_8z = _00_[3:1] ~^ in_data[19:17];
  assign celloutsig_0_2z = in_data[66:41] ~^ { in_data[27:4], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_2z = { in_data[153:146], _02_, celloutsig_1_0z } ~^ { in_data[154:147], celloutsig_1_0z, _02_ };
  assign celloutsig_0_12z[6:5] = { celloutsig_0_5z[3], celloutsig_0_4z } ~^ celloutsig_0_0z[3:2];
  assign { celloutsig_0_13z[18:17], celloutsig_0_13z[19], celloutsig_0_13z[7:0], celloutsig_0_13z[11:8] } = { celloutsig_0_12z[6:5], celloutsig_0_9z, _00_, celloutsig_0_0z } ~^ { _01_[8:7], _01_[9], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_7z, _01_[1:0], celloutsig_0_9z, celloutsig_0_10z };
  assign _01_[6:2] = celloutsig_0_13z[16:12];
  assign celloutsig_0_12z[4:0] = 5'h1f;
  assign { out_data[128], out_data[96], out_data[54:32], out_data[30:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
