/*
 * dts file for Xilinx ZynqMP ZCU102 RevA
 *
 * (C) Copyright 2015, Xilinx, Inc.
 *
 * Michal Simek <michal.simek@xilinx.com>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 */

/dts-v1/;

#include "zynqmp.dtsi"
#include "zynqmp-clk-ccf.dtsi"
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/pinctrl/pinctrl-zynqmp.h>
#include <dt-bindings/phy/phy.h>

/ {
	model = "ZynqMP ZCU102 RevA";
	compatible = "xlnx,zynqmp-zcu102-revA", "xlnx,zynqmp-zcu102", "xlnx,zynqmp";

	aliases {
		ethernet0 = &gem3;
		gpio0 = &gpio;
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		//mmc0 = &sdhci1;
		//mmc1 = &sdhci0;
		mmc0 = &sdhci1;
		mmc1 = &sdhci0;
		rtc0 = &rtc;
		serial0 = &uart0;
		serial1 = &uart1;
		serial2 = &dcc;
		spi0 = &qspi;
		usb0 = &usb0;
	};

	chosen {
		bootargs = "earlycon";
		stdout-path = "serial0:115200n8";
	};

	memory@0 {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x80000000>, <0x8 0x00000000 0x0 0x80000000>;
	};

};


&dcc {
	status = "okay";
};

/* fpd_dma clk 667MHz, lpd_dma 500MHz */
&fpd_dma_chan1 {
	status = "okay";
	xlnx,include-sg; /* for testing purpose */
	xlnx,overfetch; /* for testing purpose */
	xlnx,ratectrl = <0>; /* for testing purpose */
	xlnx,src-issue = <31>;
};

&fpd_dma_chan2 {
	status = "okay";
	xlnx,ratectrl = <100>; /* for testing purpose */
	xlnx,src-issue = <4>; /* for testing purpose */
};

&fpd_dma_chan3 {
	status = "okay";
};

&fpd_dma_chan4 {
	status = "okay";
	xlnx,include-sg; /* for testing purpose */
};

&fpd_dma_chan5 {
	status = "okay";
};

&fpd_dma_chan6 {
	status = "okay";
	xlnx,include-sg; /* for testing purpose */
};

&fpd_dma_chan7 {
	status = "okay";
};

&fpd_dma_chan8 {
	status = "okay";
	xlnx,include-sg; /* for testing purpose */
};

&gem3 {
	status = "okay";
	phy-handle = <&phy0>;
	//phy-mode = "rgmii-id";
	//pinctrl-names = "default";
	//pinctrl-0 = <&pinctrl_gem3_default>;
	phy0: phy@0 {
		reg = <0>;
		ti,rx-internal-delay = <0x8>;
		ti,tx-internal-delay = <0xa>;
		ti,fifo-depth = <0x1>;
		ti,rxctrl-strap-worka;
	};
};

&gpio {
	status = "okay";
	//pinctrl-names = "default";
	//pinctrl-0 = <&pinctrl_gpio_default>;
};

&gpu {
	status = "okay";
};

&i2c0 {
	status = "okay";
	clock-frequency = <400000>;

	cps1848@6c {
		compatible = "si5383";
		reg = <0x6c>;
		reset-gpios = <&gpio 172 0>;	// 95+77
/include/ "si5383_regmap.dtsi"
	};


};

&i2c1 {
	status = "okay";
	clock-frequency = <400000>;
	//pinctrl-names = "default", "gpio";
	//pinctrl-0 = <&pinctrl_i2c1_default>;
	//pinctrl-1 = <&pinctrl_i2c1_gpio>;
	//scl-gpios = <&gpio 16 GPIO_ACTIVE_HIGH>;
	//sda-gpios = <&gpio 17 GPIO_ACTIVE_HIGH>;

};

&pinctrl0 {
	status = "okay";
	pinctrl_i2c0_default: i2c0-default {
		mux {
			groups = "i2c0_3_grp";
			function = "i2c0";
		};

		conf {
			groups = "i2c0_3_grp";
			bias-pull-up;
			slew-rate = <SLEW_RATE_SLOW>;
			io-standard = <IO_STANDARD_LVCMOS18>;
		};
	};

	pinctrl_i2c0_gpio: i2c0-gpio {
		mux {
			groups = "gpio0_14_grp", "gpio0_15_grp";
			function = "gpio0";
		};

		conf {
			groups = "gpio0_14_grp", "gpio0_15_grp";
			slew-rate = <SLEW_RATE_SLOW>;
			io-standard = <IO_STANDARD_LVCMOS18>;
		};
	};

	pinctrl_i2c1_default: i2c1-default {
		mux {
			groups = "i2c1_4_grp";
			function = "i2c1";
		};

		conf {
			groups = "i2c1_4_grp";
			bias-pull-up;
			slew-rate = <SLEW_RATE_SLOW>;
			io-standard = <IO_STANDARD_LVCMOS18>;
		};
	};

	pinctrl_i2c1_gpio: i2c1-gpio {
		mux {
			groups = "gpio0_16_grp", "gpio0_17_grp";
			function = "gpio0";
		};

		conf {
			groups = "gpio0_16_grp", "gpio0_17_grp";
			slew-rate = <SLEW_RATE_SLOW>;
			io-standard = <IO_STANDARD_LVCMOS18>;
		};
	};

	pinctrl_usb0_default: usb0-default {
		mux {
			groups = "usb0_0_grp";
			function = "usb0";
		};

		conf {
			groups = "usb0_0_grp";
			slew-rate = <SLEW_RATE_SLOW>;
			io-standard = <IO_STANDARD_LVCMOS18>;
		};

		conf-rx {
			pins = "MIO52", "MIO53", "MIO55";
			bias-high-impedance;
		};

		conf-tx {
			pins = "MIO54", "MIO56", "MIO57", "MIO58", "MIO59",
			       "MIO60", "MIO61", "MIO62", "MIO63";
			bias-disable;
		};
	};

//	pinctrl_gem3_default: gem3-default {
//		mux {
//			function = "ethernet3";
//			groups = "ethernet3_0_grp";
//		};
//
//		conf {
//			groups = "ethernet3_0_grp";
//			slew-rate = <SLEW_RATE_SLOW>;
//			io-standard = <IO_STANDARD_LVCMOS18>;
//		};
//
//		conf-rx {
//			pins = "MIO70", "MIO71", "MIO72", "MIO73", "MIO74",
//									"MIO75";
//			bias-high-impedance;
//			low-power-disable;
//		};
//
//		conf-tx {
//			pins = "MIO64", "MIO65", "MIO66", "MIO67", "MIO68",
//									"MIO69";
//			bias-disable;
//			low-power-enable;
//		};
//
//		mux-mdio {
//			function = "mdio3";
//			groups = "mdio3_0_grp";
//		};
//
//		conf-mdio {
//			groups = "mdio3_0_grp";
//			slew-rate = <SLEW_RATE_SLOW>;
//			io-standard = <IO_STANDARD_LVCMOS18>;
//			bias-disable;
//		};
//	};

	pinctrl_sdhci0_default: sdhci0-default {
		mux {
			groups = "sdio0_0_grp";
			function = "sdio0";
		};

		conf {
			groups = "sdio0_0_grp";
			slew-rate = <SLEW_RATE_SLOW>;
			io-standard = <IO_STANDARD_LVCMOS18>;
			bias-disable;
		};

		mux-cd {
			groups = "sdio0_cd_0_grp";
			function = "sdio0_cd";
		};

		conf-cd {
			groups = "sdio0_cd_0_grp";
			bias-high-impedance;
			bias-pull-up;
			slew-rate = <SLEW_RATE_SLOW>;
			io-standard = <IO_STANDARD_LVCMOS18>;
		};

		mux-wp {
			groups = "sdio0_wp_0_grp";
			function = "sdio0_wp";
		};

		conf-wp {
			groups = "sdio0_wp_0_grp";
			bias-high-impedance;
			bias-pull-up;
			slew-rate = <SLEW_RATE_SLOW>;
			io-standard = <IO_STANDARD_LVCMOS18>;
		};
	};

	pinctrl_sdhci1_default: sdhci1-default {
		mux {
			groups = "sdio1_0_grp";
			function = "sdio1";
		};

		conf {
			groups = "sdio1_0_grp";
			slew-rate = <SLEW_RATE_SLOW>;
			io-standard = <IO_STANDARD_LVCMOS18>;
			bias-disable;
			drive-strength = <12>;
		};

		mux-cd {
			groups = "sdio1_cd_0_grp";
			function = "sdio1_cd";
		};

		conf-cd {
			groups = "sdio1_cd_0_grp";
			bias-high-impedance;
			bias-pull-up;
			slew-rate = <SLEW_RATE_SLOW>;
			io-standard = <IO_STANDARD_LVCMOS18>;
		};
	};

//	pinctrl_gpio_default: gpio-default {
//		mux-sw {
//			function = "gpio0";
//			groups = "gpio0_22_grp", "gpio0_23_grp";
//		};
//
//		conf-sw {
//			groups = "gpio0_22_grp", "gpio0_23_grp";
//			slew-rate = <SLEW_RATE_SLOW>;
//			io-standard = <IO_STANDARD_LVCMOS18>;
//		};
//
//		mux-msp {
//			function = "gpio0";
//			groups = "gpio0_13_grp", "gpio0_38_grp";
//		};
//
//		conf-msp {
//			groups = "gpio0_13_grp", "gpio0_38_grp";
//			slew-rate = <SLEW_RATE_SLOW>;
//			io-standard = <IO_STANDARD_LVCMOS18>;
//		};
//
//		conf-pull-up {
//			pins = "MIO22", "MIO23";
//			bias-pull-up;
//		};
//
//		conf-pull-none {
//			pins = "MIO13", "MIO38";
//			bias-disable;
//		};
//	};
};

//&qspi {
//	status = "okay";
//	is-dual = <1>;
//	flash@0 {
//		compatible = "m25p80"; /* 32MB */
//		#address-cells = <1>;
//		#size-cells = <1>;
//		reg = <0x0>;
//		spi-tx-bus-width = <1>;
//		spi-rx-bus-width = <4>; /* FIXME also DUAL configuration possible */
//		spi-max-frequency = <108000000>; /* Based on DC1 spec */
//		partition@qspi-fsbl-uboot { /* for testing purpose */
//			label = "qspi-fsbl-uboot";
//			reg = <0x0 0x100000>;
//		};
//		partition@qspi-linux { /* for testing purpose */
//			label = "qspi-linux";
//			reg = <0x100000 0x500000>;
//		};
//		partition@qspi-device-tree { /* for testing purpose */
//			label = "qspi-device-tree";
//			reg = <0x600000 0x20000>;
//		};
//		partition@qspi-rootfs { /* for testing purpose */
//			label = "qspi-rootfs";
//			reg = <0x620000 0x5E0000>;
//		};
//	};
//};

&rtc {
	status = "okay";
};

//&sdhci0 {
//	status = "okay";
//	//xlnx,mio_bank = <0>;
//	xlnx,mio_bank = <0>;
//};
//
///* SD1 with level shifter */
//&sdhci1 {
//	status = "okay";
//	no-1-8-v;
//	xlnx,mio_bank = <1>;
//};


&sdhci1 {
	status = "okay";
	no-1-8-v;
	bus-width = <4>;
	xlnx,mio_bank = <1>;
	//pinctrl-names = "default";   // 忘了写这个 default
	//pinctrl-0 = <&pinctrl_sdhci1_default>;
};

&sdhci0 {
	//status = "okay";
	//no-1-8-v;
	////bus-width = <8>;
	////mmc-hs200-1_8v;
	//xlnx,mio_bank = <0>;



	status = "okay";
	bus-width = <8>;
	clock-frequency = <20000000>;
	xlnx,mio_bank = <0>;
	no-sd;
	no-sdio;
	disable-wp;

	//pinctrl-names = "default";   // 忘了写这个 default
	//pinctrl-0 = <&pinctrl_sdhci0_default>;
};


&uart0 {
	status = "okay";
	port-number = <0>;
};

//&uart1 {
//	status = "okay";
//	pinctrl-names = "default";
//	pinctrl-0 = <&pinctrl_uart1_default>;
//};

&watchdog0 {
	status = "okay";
};

&xilinx_ams {
	status = "okay";
};

&ams_ps {
	status = "okay";
};

&ams_pl {
	status = "okay";
};
