<module name="wiz16b8m4ct3_0_WIZ16B8M4CT3" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="WIZ16B8M4CT3_CMN_PID_TYPE" acronym="WIZ16B8M4CT3_CMN_PID_TYPE" offset="0x0" width="32" description="">
		<bitfield id="CMN_PID_TYPE_15_0" width="16" begin="15" end="0" resetval="0x29540" description="Product type : This field contains the ASCII codes that represent the product type sd for SerDes." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PID_NUM" acronym="WIZ16B8M4CT3_CMN_PID_NUM" offset="0x4" width="32" description="">
		<bitfield id="CMN_PID_NUM_15_0" width="16" begin="31" end="16" resetval="0x2053" description="Product number : This field contains the binary coded decimal numbers that represent the product number.  The following are the possible reset values for this field. 16'h0801: SD0801 16'h0802: SD0802 16'h0803: SD0803 16'h0804: SD0804 16'h0804: SD0805" range="31 - 16" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PID_REV" acronym="WIZ16B8M4CT3_CMN_PID_REV" offset="0x8" width="32" description="">
		<bitfield id="CMN_PID_REV_15_0" width="16" begin="15" end="0" resetval="0x512" description="Product revision : This field contains the binary coded decimal numbers that represent the product revision." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PID_NODE__CMN_PID_MFG" acronym="WIZ16B8M4CT3_CMN_PID_NODE__CMN_PID_MFG" offset="0x10" width="32" description="">
		<bitfield id="CMN_PID_NODE_15_0" width="16" begin="31" end="16" resetval="0x22" description="Product technology process node : This field contains the binary coded decimal numbers that represent the product technology node" range="31 - 16" rwaccess="R"/> 
		<bitfield id="CMN_PID_MFG_15_0" width="16" begin="15" end="0" resetval="0x116" description="Product technology manufacturer : This field contains the ASCII codes that represent the product technology manufacturer." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PID_FLV1__CMN_PID_FLV0" acronym="WIZ16B8M4CT3_CMN_PID_FLV1__CMN_PID_FLV0" offset="0x14" width="32" description="">
		<bitfield id="CMN_PID_FLV1_15_0" width="16" begin="31" end="16" resetval="0x25344" description="Product technology flavor : This field contains the ASCII codes that represent the second two characters of the product technology flavor. c" range="31 - 16" rwaccess="R"/> 
		<bitfield id="CMN_PID_FLV0_15_0" width="16" begin="15" end="0" resetval="0x26214" description="Product technology flavor : This field contains the ASCII codes that represent the first two characters of the product technology flavor." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PID_LANES__CMN_PID_IOV" acronym="WIZ16B8M4CT3_CMN_PID_LANES__CMN_PID_IOV" offset="0x18" width="32" description="">
		<bitfield id="CMN_PID_LANES_15_8" width="8" begin="31" end="24" resetval="0x2" description="Product SerDes lanes left of common : This field contains the binary coded decimal numbers that represent the number of lanes implemented in this SerDes product on the left side of the common module.  The following are the possible reset values for this field. 8'h04: 4 lanes on the left side of common. 8'h03: 3 lanes on the left side of common. 8'h02: 2 lanes on the left side of common. 8'h01: 1 lanes on the left side of common. 8'h00: 0 lanes on the left side of common." range="31 - 24" rwaccess="R"/> 
		<bitfield id="CMN_PID_LANES_7_0" width="8" begin="23" end="16" resetval="0x2" description="Product SerDes lanes right of common : This field contains the binary coded decimal numbers that represent the number of lanes implemented in this SerDes product on the right side of the common module.  The following are the possible reset values for this field. 8'h04: 4 lanes on the right side of common. 8'h03: 3 lanes on the right side of common. 8'h02: 2 lanes on the right side of common. 8'h01: 1 lanes on the right side of common. 8'h00: 0 lanes on the right side of common." range="23 - 16" rwaccess="R"/> 
		<bitfield id="CMN_PID_IOV_15_0" width="16" begin="15" end="0" resetval="0x288" description="Product I/O voltage : This field contains the binary coded decimal numbers that represent the product I/O voltage.  The most significant byte represents the value to the left of the decimal point, and the least significant byte represents the value to the right of the decimal point.  For example, 1.5V is represented as 0x0150." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PID_METAL1__CMN_PID_METAL0" acronym="WIZ16B8M4CT3_CMN_PID_METAL1__CMN_PID_METAL0" offset="0x20" width="32" description="">
		<bitfield id="CMN_PID_METAL1_7_4" width="4" begin="23" end="20" resetval="0x0" description="Product xy metal layers : This field contains the binary coded decimal number that represent the number of xy metal layers used for this product.  The following are the possible reset values for this field. 4'h0: For all metal stacks" range="23 - 20" rwaccess="R"/> 
		<bitfield id="CMN_PID_METAL1_3_0" width="4" begin="19" end="16" resetval="0x4" description="Product xe metal layers : This field contains the binary coded decimal number that represent the number of xe metal layers used for this product.  The following are the possible reset values for this field. 4'h3: For the following metal stacks: 4'h4: For all other metal stacks" range="19 - 16" rwaccess="R"/> 
		<bitfield id="CMN_PID_METAL0_15_12" width="4" begin="15" end="12" resetval="0x1" description="Product xd metal layers : This field contains the binary coded decimal number that represent the number of xd metal layers used for this product.  The following are the possible reset values for this field. 4'h2: For all metal stacks" range="15 - 12" rwaccess="R"/> 
		<bitfield id="CMN_PID_METAL0_11_8" width="4" begin="11" end="8" resetval="0x0" description="Product xc metal layers : This field contains the binary coded decimal number that represent the number of xc metal layers used for this product.  The following are the possible reset values for this field. 4'h0: For all metal stacks" range="11 - 8" rwaccess="R"/> 
		<bitfield id="CMN_PID_METAL0_7_4" width="4" begin="7" end="4" resetval="0x2" description="Product xa metal layers : This field contains the binary coded decimal number that represent the number of xa metal layers used for this product.  The following are the possible reset values for this field. 4'h1: For all metal stacks" range="7 - 4" rwaccess="R"/> 
		<bitfield id="CMN_PID_METAL0_3_0" width="4" begin="3" end="0" resetval="0x0" description="Product x metal layers : This field contains the binary coded decimal number that represent the number of x metal layers used for this product.  The following are the possible reset values for this field. 4'h0: For all metal stacks" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PID_METAL3__CMN_PID_METAL2" acronym="WIZ16B8M4CT3_CMN_PID_METAL3__CMN_PID_METAL2" offset="0x24" width="32" description="">
		<bitfield id="CMN_PID_METAL3_15_12" width="4" begin="31" end="28" resetval="0x0" description="Product yx metal layers : This field contains the binary coded decimal number that represent the number of yx metal layers used for this product.  The following are the possible reset values for this field. 4'h0: For all metal stacks" range="31 - 28" rwaccess="R"/> 
		<bitfield id="CMN_PID_METAL3_11_8" width="4" begin="27" end="24" resetval="0x0" description="Product u metal layers : This field contains the binary coded decimal number that represent the number of u metal layers used for this product.  The following are the possible reset values for this field. 4'h0: For all metal stacks" range="27 - 24" rwaccess="R"/> 
		<bitfield id="CMN_PID_METAL3_7_4" width="4" begin="23" end="20" resetval="0x2" description="Product r metal layers : This field contains the binary coded decimal number that represent the number of r metal layers used for this product.  The following are the possible reset values for this field. 4'h0: For the following metal stacks: 4'h2: For all other metal stacks" range="23 - 20" rwaccess="R"/> 
		<bitfield id="CMN_PID_METAL3_3_0" width="4" begin="19" end="16" resetval="0x0" description="Product z metal layers : This field contains the binary coded decimal number that represent the number of z metal layers used for this product.  The following are the possible reset values for this field. 4'h2: For the following metal stacks: 4'h0: For all other metal stacks" range="19 - 16" rwaccess="R"/> 
		<bitfield id="CMN_PID_METAL2_15_12" width="4" begin="15" end="12" resetval="0x0" description="Product yb metal layers : This field contains the binary coded decimal number that represent the number of yb metal layers used for this product.  The following are the possible reset values for this field. 4'h0: For all metal stacks" range="15 - 12" rwaccess="R"/> 
		<bitfield id="CMN_PID_METAL2_11_8" width="4" begin="11" end="8" resetval="0x0" description="Product yy metal layers : This field contains the binary coded decimal number that represent the number of yy metal layers used for this product.  The following are the possible reset values for this field. 4'h0: For all metal stacks" range="11 - 8" rwaccess="R"/> 
		<bitfield id="CMN_PID_METAL2_7_4" width="4" begin="7" end="4" resetval="0x0" description="Product ya metal layers : This field contains the binary coded decimal number that represent the number of ya metal layers used for this product.  The following are the possible reset values for this field. 4'h0: For all metal stacks" range="7 - 4" rwaccess="R"/> 
		<bitfield id="CMN_PID_METAL2_3_0" width="4" begin="3" end="0" resetval="0x0" description="Product y metal layers : This field contains the binary coded decimal number that represent the number of y metal layers used for this product.  The following are the possible reset values for this field. 4'h2: For the following metal stacks: 4'h0: For all other metal stacks" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PID_METALD" acronym="WIZ16B8M4CT3_CMN_PID_METALD" offset="0x28" width="32" description="">
		<bitfield id="CMN_PID_METALD_11" width="1" begin="11" end="11" resetval="0x0" description="Metal 11 direction (when used) : 1'b0 = Vertical, 1'b1 = Horizontal" range="11" rwaccess="R"/> 
		<bitfield id="CMN_PID_METALD_10" width="1" begin="10" end="10" resetval="0x0" description="Metal 10 direction (when used) : 1'b0 = Vertical, 1'b1 = Horizontal.    The following are the possible reset values for this field. 1'h0: For the following metal stacks: 1'h1: For the following metal stacks:" range="10" rwaccess="R"/> 
		<bitfield id="CMN_PID_METALD_9" width="1" begin="9" end="9" resetval="0x0" description="Metal 9 direction (when used) : 1'b0 = Vertical, 1'b1 = Horizontal" range="9" rwaccess="R"/> 
		<bitfield id="CMN_PID_METALD_8" width="1" begin="8" end="8" resetval="0x1" description="Metal 8 direction : 1'b0 = Vertical, 1'b1 = Horizontal" range="8" rwaccess="R"/> 
		<bitfield id="CMN_PID_METALD_7" width="1" begin="7" end="7" resetval="0x0" description="Metal 7 direction : 1'b0 = Vertical, 1'b1 = Horizontal" range="7" rwaccess="R"/> 
		<bitfield id="CMN_PID_METALD_6" width="1" begin="6" end="6" resetval="0x1" description="Metal 6 direction : 1'b0 = Vertical, 1'b1 = Horizontal" range="6" rwaccess="R"/> 
		<bitfield id="CMN_PID_METALD_5" width="1" begin="5" end="5" resetval="0x0" description="Metal 5 direction : 1'b0 = Vertical, 1'b1 = Horizontal" range="5" rwaccess="R"/> 
		<bitfield id="CMN_PID_METALD_4" width="1" begin="4" end="4" resetval="0x1" description="Metal 4 direction : 1'b0 = Vertical, 1'b1 = Horizontal" range="4" rwaccess="R"/> 
		<bitfield id="CMN_PID_METALD_3" width="1" begin="3" end="3" resetval="0x0" description="Metal 3 direction : 1'b0 = Vertical, 1'b1 = Horizontal" range="3" rwaccess="R"/> 
		<bitfield id="CMN_PID_METALD_2" width="1" begin="2" end="2" resetval="0x1" description="Metal 2 direction : 1'b0 = Vertical, 1'b1 = Horizontal" range="2" rwaccess="R"/> 
		<bitfield id="CMN_PID_METALD_1" width="1" begin="1" end="1" resetval="0x0" description="Metal 1 direction : 1'b0 = Vertical, 1'b1 = Horizontal" range="1" rwaccess="R"/> 
		<bitfield id="CMN_PID_METALD_0" width="1" begin="0" end="0" resetval="0x1" description="Metal 0 direction : This layer does not have a direction associated with it." range="0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL" acronym="WIZ16B8M4CT3_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL" offset="0x40" width="32" description="">
		<bitfield id="CMN_SSM_BANDGAP_TMR_4_0" width="5" begin="20" end="16" resetval="0x1" description="Bandgap enable state timer value : Value used for the timer when the startup state machine is in the bandgap enable state.  This timer delay is specified as the number of reference clocks to count.   This value creates a delay of 40 nSec. Note, when exiting common suspend mode, a total of 1000 nSec is required for the bandgap to be enabled.  This total delay is what is ultimately used to determine what the delay needs to be in the bandgap enable state.  Of this total time, 960 nSec of this time is accounted for in the suspend recovery state.  The remainder is accounted for here." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_SSM_SM_CTRL_7" width="1" begin="7" end="7" resetval="0x0" description="Bandgap enable override enable : When active (1'b1), the bandgap enable override bit in this register will drive the ssmda_bandgap_en pin from the SSM directly." range="7" rwaccess="R/W"/> 
		<bitfield id="CMN_SSM_SM_CTRL_6" width="1" begin="6" end="6" resetval="0x0" description="Bandgap enable override : When enabled by the bandgap enable override enable bit in this register, this bit will drive the ssmda_bandgap_en pin from the SSM directly. Note: The bandgap enable hold enable bit in the Startup state machine user defined control register on page 76 must also be set to 1'b0 in order for this register to function correctly." range="6" rwaccess="R/W"/> 
		<bitfield id="CMN_SSM_SM_CTRL_5" width="1" begin="5" end="5" resetval="0x0" description="Bias enable override enable : When active (1'b1), the bias enable override bit in this register will drive the ssmda_bias_en pin from the SSM directly." range="5" rwaccess="R/W"/> 
		<bitfield id="CMN_SSM_SM_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="Bias enable override : When enabled by the bias enable override enable bit in this register, this bit will drive the ssmda_bias_en pin from the SSM directly." range="4" rwaccess="R/W"/> 
		<bitfield id="CMN_SSM_SM_CTRL_1" width="1" begin="1" end="1" resetval="0x1" description="Skip post bandgap enable re-calibration : When this bit is active (1'b1), the post bandgap enable calibration state will be skipped if it was previously run, unless the macro is disabled or reset." range="1" rwaccess="R/W"/> 
		<bitfield id="CMN_SSM_SM_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Skip auto re-calibration : When this bit is active (1'b1), the auto calibration state will be skipped if it was previously run, unless the macro is disabled or reset." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_SSM_BIAS_TMR" acronym="WIZ16B8M4CT3_CMN_SSM_BIAS_TMR" offset="0x44" width="32" description="">
		<bitfield id="CMN_SSM_BIAS_TMR_6_0" width="7" begin="6" end="0" resetval="0x25" description="Bias enable state timer value : Value used for the timer when the startup state machine is in the bias  enable state.  This timer delay is specified as the number of reference clocks to count. This value creates a delay of 1 uSec." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_SSM_USER_DEF_CTRL" acronym="WIZ16B8M4CT3_CMN_SSM_USER_DEF_CTRL" offset="0x4C" width="32" description="">
		<bitfield id="CMN_SSM_USER_DEF_CTRL_7_2" width="6" begin="23" end="18" resetval="0x0" description="Reserved - spare" range="23 - 18" rwaccess="R/W"/> 
		<bitfield id="CMN_SSM_USER_DEF_CTRL_1" width="1" begin="17" end="17" resetval="0x0" description="Force SSM gated clock on: Setting this bit to 1'b1 will force the SSM gated clock on, independent of the internal SSM state machine clock gate controls." range="17" rwaccess="R/W"/> 
		<bitfield id="CMN_SSM_USER_DEF_CTRL_0" width="1" begin="16" end="16" resetval="0x1" description="Bandgap enable hold enable: This bit enables the bandgap enable hold function, which holds the bandgap enable active in the common suspend state until the signal detect function is switched off." range="16" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL" acronym="WIZ16B8M4CT3_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL" offset="0x50" width="32" description="">
		<bitfield id="CMN_PLLSM0_PLLEN_TMR_3_0" width="4" begin="19" end="16" resetval="0x4" description="PLL enable state timer value : Value used for the timer when the startup state machine is in the PLL enable state.  This timer delay is specified as the number of reference clocks to count." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLLSM0_SM_CTRL_9" width="1" begin="9" end="9" resetval="0x0" description="PLL enable override enable : When active (1'b1), the PLL enable override bit in this register will drive the pllsmda_pll_en pin from the PLLSM directly." range="9" rwaccess="R/W"/> 
		<bitfield id="CMN_PLLSM0_SM_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="PLL enable override : When enabled by the PLL enable override enable bit in this register, this bit will drive the pllsmda_pll_en pin from the PLLSM directly." range="8" rwaccess="R/W"/> 
		<bitfield id="CMN_PLLSM0_SM_CTRL_7" width="1" begin="7" end="7" resetval="0x0" description="PLL reset override enable : When active (1'b1), the PLL reset override bit in this register will drive the pllsmda_pll_rst_n pin from the PLLSM directly." range="7" rwaccess="R/W"/> 
		<bitfield id="CMN_PLLSM0_SM_CTRL_6" width="1" begin="6" end="6" resetval="0x0" description="PLL reset override : When enabled by the PLL reset override enable bit in this register, this bit will drive the pllsmda_pll_rst_n pin from the PLLSM directly." range="6" rwaccess="R/W"/> 
		<bitfield id="CMN_PLLSM0_SM_CTRL_5" width="1" begin="5" end="5" resetval="0x0" description="PLL pre charge override enable : When active (1'b1), the PLL pre charge override bit in this register will drive the pllsmda_pll_pre_charge pin from the PLLSM directly." range="5" rwaccess="R/W"/> 
		<bitfield id="CMN_PLLSM0_SM_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="PLL pre charge override : When enabled by the PLL pre charge override enable bit in this register, this bit will drive the pllsmda_pll_pre_charge pin from the PLLSM directly." range="4" rwaccess="R/W"/> 
		<bitfield id="CMN_PLLSM0_SM_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Skip PLL re-calibration : When this bit is active (1'b1), the PLL calibration state will be skipped if it was previously run, unless the PLL is disabled or resetting the state machine." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLLSM0_PLLVREF_TMR__CMN_PLLSM0_PLLPRE_TMR" acronym="WIZ16B8M4CT3_CMN_PLLSM0_PLLVREF_TMR__CMN_PLLSM0_PLLPRE_TMR" offset="0x54" width="32" description="">
		<bitfield id="CMN_PLLSM0_PLLVREF_TMR_3_0" width="4" begin="19" end="16" resetval="0x1" description="PLL VREF delay state timer value : Value used for the timer when the startup state machine is in the PLL VREF delay state.  This timer delay is specified as the number of reference clocks to count." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLLSM0_PLLPRE_TMR_7_0" width="8" begin="7" end="0" resetval="0x50" description="PLL pre-charge state timer value : Value used for the timer when the startup state machine is in the PLL pre-charge state.  This timer delay is specified as the number of reference clocks to count. This value creates a delay of 2 uSec." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLLSM0_PLLCLKDIS_TMR__CMN_PLLSM0_PLLLOCK_TMR" acronym="WIZ16B8M4CT3_CMN_PLLSM0_PLLCLKDIS_TMR__CMN_PLLSM0_PLLLOCK_TMR" offset="0x58" width="32" description="">
		<bitfield id="CMN_PLLSM0_PLLCLKDIS_TMR_1_0" width="2" begin="17" end="16" resetval="0x1" description="PLL clock disable delay state timer value : Value used for the timer when the startup state machine is in the PLL clock disable delay state.  This timer delay is specified as the number of reference clocks to count." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLLSM0_PLLLOCK_TMR_9_0" width="10" begin="9" end="0" resetval="0x209" description="PLL lock delay state timer value : Value used for the timer when the startup state machine is in the PLL lock delay state.  This timer delay is specified as the number of reference clocks to count." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLLSM0_USER_DEF_CTRL" acronym="WIZ16B8M4CT3_CMN_PLLSM0_USER_DEF_CTRL" offset="0x5C" width="32" description="">
		<bitfield id="CMN_PLLSM0_USER_DEF_CTRL_7_1" width="7" begin="23" end="17" resetval="0x0" description="Reserved - spare" range="23 - 17" rwaccess="R/W"/> 
		<bitfield id="CMN_PLLSM0_USER_DEF_CTRL_0" width="1" begin="16" end="16" resetval="0x0" description="PLL lock override: When active (1'b1), this bit will force the PLL lock indication active." range="16" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL" acronym="WIZ16B8M4CT3_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL" offset="0x60" width="32" description="">
		<bitfield id="CMN_PLLSM1_PLLEN_TMR_3_0" width="4" begin="19" end="16" resetval="0x4" description="PLL enable state timer value : Value used for the timer when the startup state machine is in the PLL enable state.  This timer delay is specified as the number of reference clocks to count." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLLSM1_SM_CTRL_9" width="1" begin="9" end="9" resetval="0x0" description="PLL enable override enable : When active (1'b1), the PLL enable override bit in this register will drive the pllsmda_pll_en pin from the PLLSM directly." range="9" rwaccess="R/W"/> 
		<bitfield id="CMN_PLLSM1_SM_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="PLL enable override : When enabled by the PLL enable override enable bit in this register, this bit will drive the pllsmda_pll_en pin from the PLLSM directly." range="8" rwaccess="R/W"/> 
		<bitfield id="CMN_PLLSM1_SM_CTRL_7" width="1" begin="7" end="7" resetval="0x0" description="PLL reset override enable : When active (1'b1), the PLL reset override bit in this register will drive the pllsmda_pll_rst_n pin from the PLLSM directly." range="7" rwaccess="R/W"/> 
		<bitfield id="CMN_PLLSM1_SM_CTRL_6" width="1" begin="6" end="6" resetval="0x0" description="PLL reset override : When enabled by the PLL reset override enable bit in this register, this bit will drive the pllsmda_pll_rst_n pin from the PLLSM directly." range="6" rwaccess="R/W"/> 
		<bitfield id="CMN_PLLSM1_SM_CTRL_5" width="1" begin="5" end="5" resetval="0x0" description="PLL pre charge override enable : When active (1'b1), the PLL pre charge override bit in this register will drive the pllsmda_pll_pre_charge pin from the PLLSM directly." range="5" rwaccess="R/W"/> 
		<bitfield id="CMN_PLLSM1_SM_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="PLL pre charge override : When enabled by the PLL pre charge override enable bit in this register, this bit will drive the pllsmda_pll_pre_charge pin from the PLLSM directly." range="4" rwaccess="R/W"/> 
		<bitfield id="CMN_PLLSM1_SM_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Skip PLL re-calibration : When this bit is active (1'b1), the PLL calibration state will be skipped if it was previously run, unless the PLL is disabled or resetting the state machine." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLLSM1_PLLVREF_TMR__CMN_PLLSM1_PLLPRE_TMR" acronym="WIZ16B8M4CT3_CMN_PLLSM1_PLLVREF_TMR__CMN_PLLSM1_PLLPRE_TMR" offset="0x64" width="32" description="">
		<bitfield id="CMN_PLLSM1_PLLVREF_TMR_3_0" width="4" begin="19" end="16" resetval="0x1" description="PLL VREF delay state timer value : Value used for the timer when the startup state machine is in the PLL VREF delay state.  This timer delay is specified as the number of reference clocks to count." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLLSM1_PLLPRE_TMR_7_0" width="8" begin="7" end="0" resetval="0x50" description="PLL pre-charge state timer value : Value used for the timer when the startup state machine is in the PLL pre-charge state.  This timer delay is specified as the number of reference clocks to count." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLLSM1_PLLCLKDIS_TMR__CMN_PLLSM1_PLLLOCK_TMR" acronym="WIZ16B8M4CT3_CMN_PLLSM1_PLLCLKDIS_TMR__CMN_PLLSM1_PLLLOCK_TMR" offset="0x68" width="32" description="">
		<bitfield id="CMN_PLLSM1_PLLCLKDIS_TMR_1_0" width="2" begin="17" end="16" resetval="0x1" description="PLL clock disable delay state timer value : Value used for the timer when the startup state machine is in the PLL clock disable delay state.  This timer delay is specified as the number of reference clocks to count." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLLSM1_PLLLOCK_TMR_9_0" width="10" begin="9" end="0" resetval="0x209" description="PLL lock delay state timer value : Value used for the timer when the startup state machine is in the PLL lock delay state.  This timer delay is specified as the number of reference clocks to count." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLLSM1_USER_DEF_CTRL" acronym="WIZ16B8M4CT3_CMN_PLLSM1_USER_DEF_CTRL" offset="0x6C" width="32" description="">
		<bitfield id="CMN_PLLSM1_USER_DEF_CTRL_7_1" width="7" begin="23" end="17" resetval="0x0" description="Reserved - spare" range="23 - 17" rwaccess="R/W"/> 
		<bitfield id="CMN_PLLSM1_USER_DEF_CTRL_0" width="1" begin="16" end="16" resetval="0x0" description="PLL lock override: When active (1'b1), this bit will force the PLL lock indication active." range="16" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR" acronym="WIZ16B8M4CT3_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR" offset="0x80" width="32" description="">
		<bitfield id="CMN_CDIAG_CDB_PWRI_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Power island controller input override enable: When enabled, the power island control state machine input override bits in this register will drive the power island control state machine directly, and override any control from other state machines in the macro.   Note: The CDB power island must be triggered to be enabled, by accessing a register outside of the common control module control and diagnostic registers space, prior to enabling this function. Note: This bit must never change state in the same register write that any of the override bits it controls in this register are changed. 1'b0: Override disabled 1'b1: Override enabled" range="31" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_CDB_PWRI_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Power island controller output override enable: When enabled, the power island control state machine output override bits in this register will drive the power island control state machine outputs, and override any control from power island control state machine.   Note: This bit must never change state in the same register write that any of the override bits it controls in this register are changed. 1'b0: Override disabled 1'b1: Override enabled" range="30" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_CDB_PWRI_OVRD_11" width="1" begin="27" end="27" resetval="0x0" description="Power suspend request override: When enabled, this bit will override the power_suspend_req input of the power island control state machine. Note: Whenever changing the state of this bit, no other CDB register access should be initiated for 1 uSec, to keep the CDB clock off while the power island state change transition is in progress." range="27" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_CDB_PWRI_OVRD_10" width="1" begin="26" end="26" resetval="0x0" description="Power suspend acknowledge: This is the current state of the power_suspend_ack output from the power island control state machine.   Note: This bit will always be set to 1'b1 after the power island is enabled, as a function of the power island controller input override enable bit in this register." range="26" rwaccess="R"/> 
		<bitfield id="CMN_CDIAG_CDB_PWRI_OVRD_9" width="1" begin="25" end="25" resetval="0x0" description="Power recover request override: When enabled, this bit will override the power_recover_req input of the power island control state machine. Note: Whenever changing the state of this bit, no other CDB register access should be initiated for 1 uSec, to keep the CDB clock off while the power island state change transition is in progress." range="25" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_CDB_PWRI_OVRD_8" width="1" begin="24" end="24" resetval="0x1" description="Power recover acknowledge: This is the current state of the power_recover_ack output from the power island control state machine.   Note: This bit will always be set to 1'b1 after the power island is enabled, as a function of the power island controller input override enable bit in this register." range="24" rwaccess="R"/> 
		<bitfield id="CMN_CDIAG_CDB_PWRI_OVRD_7_0" width="8" begin="23" end="16" resetval="0x36" description="Power island controller output override: When enabled, the bits in this field will override the output signals from the power island control state machine.  The following are the power island control state machine output signals, and the bits in this field that they are associated with. Bit 7: state_sandh Bit 6: state_ret_save Bit 5: state_ret_restore (active low) Bit 4: power_en_ph_1 Bit 3: power_en_ph_2 Bit 2: power_isolation Bit 1: power_por_reset_n Bit 0: power_rstr_reset_n The default value of the bits in this register are such that the power island is not forced to be switched on when the power island controller output override enable bit in this register is enabled. When using this register to switch this power island on and off, the bits in this field are required to change in a specific order with individual register writes. The writes must happen in the order specified below.  Note: When using this output override option in conditions when the reference clock is off, the CDB registers on the power island will only be readable, and latency will be much longer.  The reason for this is the reference clock is normally used to synchronize control functions associated with this power island.  Therefore these control functions will not proceed as they would in normal operation.  This results in writes not being capable, and reads completing under the control of the watchdog timer." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_PWRI_TMR_10_8" width="3" begin="10" end="8" resetval="0x1" description="Power enable phase 2 timer value: This specifies the number of reference clock cycles the power island control state machines in common will wait in the power phase 2 enable states, in order to allow enough time for the second phase of the switched domain to power up, before deactivating the isolation functions. The default value of this register corresponds to a delay of 40 nSec. Note: A value of 0 in this field is not valid, and will result in a delay of 1 clock cycle." range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_PWRI_TMR_2_0" width="3" begin="2" end="0" resetval="0x1" description="Power enable phase 1 timer value: This specifies the number of reference clock cycles the power island control state machines in common will wait in the power phase 1 enable states, in order to allow enough time for the first phase of the switched domain to power up, before enabling the second phase of the power up. The default value of this register corresponds to a delay of 40 nSec. Note: A value of 0 in this field is not valid, and will result in a delay of 1 clock cycle." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT" acronym="WIZ16B8M4CT3_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT" offset="0x84" width="32" description="">
		<bitfield id="CMN_CDIAG_PLLC_PWRI_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Power island controller input override enable: When enabled, the power island control state machine input override bits in this register will drive the power island control state machine directly, and override any control from other state machines in the macro.   Note: The CDB power island must be triggered to be enabled, by accessing a register outside of the common control module control and diagnostic registers space, prior to enabling this function. Note: This bit must never change state in the same register write that any of the override bits it controls in this register are changed. 1'b0: Override disabled 1'b1: Override enabled" range="31" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_PLLC_PWRI_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Power island controller output override enable: When enabled, the power island control state machine output override bits in this register will drive the power island control state machine outputs, and override any control from power island control state machine.   Note: This bit must never change state in the same register write that any of the override bits it controls in this register are changed. 1'b0: Override disabled 1'b1: Override enabled" range="30" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_PLLC_PWRI_OVRD_11" width="1" begin="27" end="27" resetval="0x0" description="Power suspend request override: When enabled, this bit will override the power_suspend_req input of the power island control state machine." range="27" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_PLLC_PWRI_OVRD_10" width="1" begin="26" end="26" resetval="0x1" description="Power suspend acknowledge: This is the current state of the power_suspend_ack output from the power island control state machine.   Note: This bit will always be set to 1'b1 after the power island is enabled, as a function of the power island controller input override enable bit in this register." range="26" rwaccess="R"/> 
		<bitfield id="CMN_CDIAG_PLLC_PWRI_OVRD_9" width="1" begin="25" end="25" resetval="0x0" description="Power recover request override: When enabled, this bit will override the power_recover_req input of the power island control state machine." range="25" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_PLLC_PWRI_OVRD_8" width="1" begin="24" end="24" resetval="0x0" description="Power recover acknowledge: This is the current state of the power_recover_ack output from the power island control state machine.   Note: This bit will always be set to 1'b1 after the power island is enabled, as a function of the power island controller input override enable bit in this register." range="24" rwaccess="R"/> 
		<bitfield id="CMN_CDIAG_PLLC_PWRI_OVRD_7_0" width="8" begin="23" end="16" resetval="0x36" description="Power island controller output override: When enabled, the bits in this field will override the output signals from the power island control state machine.  The following are the power island control state machine output signals, and the bits in this field that they are associated with. Bit 7: state_sandh Bit 6: state_ret_save Bit 5: state_ret_restore (active low) Bit 4: power_en_ph_1 Bit 3: power_en_ph_2 Bit 2: power_isolation Bit 1: power_por_reset_n Bit 0: power_rstr_reset_n The default value of the bits in this register are such that the power island is not forced to be switched on when the power island controller output override enable bit in this register is enabled. When using this register to switch this power island on and off, the bits in this field are required to change in a specific order with individual register writes. The writes must happen in the order specified below.  8'b00100100 : Power island is not being forced on 8'b10100100 8'b10110100 8'b10111100 8'b10111111 8'b10111011 8'b00111011 : Power island is being forced on 8'b10111011 8'b10111111 8'b11111111 8'b10111111 8'b10111110 8'b10100110 : Power island is being forced off, and in state retention 8'b10110110 8'b10111110 8'b10111111 8'b10011111 8'b10111111 8'b10111011 8'b00111011 : Power island is being forced on, with state restored" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_CDB_PWRI_STAT_7_0" width="8" begin="7" end="0" resetval="0x59" description="Power island controller output status: This field indicates the current state of the output signals from the power island control state machine.  The following are the power island control state machine output signals, and the bits in this field that they are associated with. Bit 7: state_sandh Bit 6: state_ret_save Bit 5: state_ret_restore (active low) Bit 4: power_en_ph_1 Bit 3: power_en_ph_2 Bit 2: power_isolation Bit 1: power_por_reset_n Bit 0: power_rstr_reset_n" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT" acronym="WIZ16B8M4CT3_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT" offset="0x88" width="32" description="">
		<bitfield id="CMN_CDIAG_CCAL_PWRI_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Power island controller input override enable: When enabled, the power island control state machine input override bits in this register will drive the power island control state machine directly, and override any control from other state machines in the macro.   Note: The CDB power island must be triggered to be enabled, by accessing a register outside of the common control module control and diagnostic registers space, prior to enabling this function. Note: This bit must never change state in the same register write that any of the override bits it controls in this register are changed. 1'b0: Override disabled 1'b1: Override enabled" range="31" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_CCAL_PWRI_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Power island controller output override enable: When enabled, the power island control state machine output override bits in this register will drive the power island control state machine outputs, and override any control from power island control state machine.   Note: This bit must never change state in the same register write that any of the override bits it controls in this register are changed. 1'b0: Override disabled 1'b1: Override enabled" range="30" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_CCAL_PWRI_OVRD_11" width="1" begin="27" end="27" resetval="0x0" description="Power suspend request override: When enabled, this bit will override the power_suspend_req input of the power island control state machine." range="27" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_CCAL_PWRI_OVRD_10" width="1" begin="26" end="26" resetval="0x1" description="Power suspend acknowledge: This is the current state of the power_suspend_ack output from the power island control state machine.   Note: This bit will always be set to 1'b1 after the power island is enabled, as a function of the power island controller input override enable bit in this register." range="26" rwaccess="R"/> 
		<bitfield id="CMN_CDIAG_CCAL_PWRI_OVRD_9" width="1" begin="25" end="25" resetval="0x0" description="Power recover request override: When enabled, this bit will override the power_recover_req input of the power island control state machine." range="25" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_CCAL_PWRI_OVRD_8" width="1" begin="24" end="24" resetval="0x0" description="Power recover acknowledge: This is the current state of the power_recover_ack output from the power island control state machine.   Note: This bit will always be set to 1'b1 after the power island is enabled, as a function of the power island controller input override enable bit in this register." range="24" rwaccess="R"/> 
		<bitfield id="CMN_CDIAG_CCAL_PWRI_OVRD_7_0" width="8" begin="23" end="16" resetval="0x36" description="Power island controller output override: When enabled, the bits in this field will override the output signals from the power island control state machine.  The following are the power island control state machine output signals, and the bits in this field that they are associated with. Bit 7: state_sandh Bit 6: state_ret_save Bit 5: state_ret_restore (active low) Bit 4: power_en_ph_1 Bit 3: power_en_ph_2 Bit 2: power_isolation Bit 1: power_por_reset_n Bit 0: power_rstr_reset_n The default value of the bits in this register are such that the power island is not forced to be switched on when the power island controller output override enable bit in this register is enabled. When using this register to switch this power island on and off, the bits in this field are required to change in a specific order with individual register writes. The writes must happen in the order specified below.  8'b00100100 : Power island is not being forced on 8'b10100100 8'b10110100 8'b10111100 8'b10111111 8'b10111011 8'b00111011 : Power island is being forced on 8'b10111011 8'b10111111 8'b11111111 8'b10111111 8'b10111110 8'b10100110 : Power island is being forced off, and in state retention 8'b10110110 8'b10111110 8'b10111111 8'b10011111 8'b10111111 8'b10111011 8'b00111011 : Power island is being forced on, with state restored" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_PLLC_PWRI_STAT_7_0" width="8" begin="7" end="0" resetval="0x36" description="Power island controller output status: This field indicates the current state of the output signals from the power island control state machine.  The following are the power island control state machine output signals, and the bits in this field that they are associated with. Bit 7: state_sandh Bit 6: state_ret_save Bit 5: state_ret_restore (active low) Bit 4: power_en_ph_1 Bit 3: power_en_ph_2 Bit 2: power_isolation Bit 1: power_por_reset_n Bit 0: power_rstr_reset_n" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT" acronym="WIZ16B8M4CT3_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT" offset="0x8C" width="32" description="">
		<bitfield id="CMN_CDIAG_XCVRC_PWRI_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Power island controller input override enable: When enabled, the power island control state machine input override bits in this register will drive the power island control state machine directly, and override any control from other state machines in the macro.   Note: The CDB power island must be triggered to be enabled, by accessing a register outside of the common control module control and diagnostic registers space, prior to enabling this function. Note: This bit must never change state in the same register write that any of the override bits it controls in this register are changed. 1'b0: Override disabled 1'b1: Override enabled" range="31" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_XCVRC_PWRI_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Power island controller output override enable: When enabled, the power island control state machine output override bits in this register will drive the power island control state machine outputs, and override any control from power island control state machine.   Note: This bit must never change state in the same register write that any of the override bits it controls in this register are changed. 1'b0: Override disabled 1'b1: Override enabled" range="30" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_XCVRC_PWRI_OVRD_11" width="1" begin="27" end="27" resetval="0x0" description="Power suspend request override: When enabled, this bit will override the power_suspend_req input of the power island control state machine." range="27" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_XCVRC_PWRI_OVRD_10" width="1" begin="26" end="26" resetval="0x1" description="Power suspend acknowledge: This is the current state of the power_suspend_ack output from the power island control state machine.   Note: This bit will always be set to 1'b1 after the power island is enabled, as a function of the power island controller input override enable bit in this register." range="26" rwaccess="R"/> 
		<bitfield id="CMN_CDIAG_XCVRC_PWRI_OVRD_9" width="1" begin="25" end="25" resetval="0x0" description="Power recover request override: When enabled, this bit will override the power_recover_req input of the power island control state machine." range="25" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_XCVRC_PWRI_OVRD_8" width="1" begin="24" end="24" resetval="0x0" description="Power recover acknowledge: This is the current state of the power_recover_ack output from the power island control state machine.   Note: This bit will always be set to 1'b1 after the power island is enabled, as a function of the power island controller input override enable bit in this register." range="24" rwaccess="R"/> 
		<bitfield id="CMN_CDIAG_XCVRC_PWRI_OVRD_7_0" width="8" begin="23" end="16" resetval="0x36" description="Power island controller output override: When enabled, the bits in this field will override the output signals from the power island control state machine.  The following are the power island control state machine output signals, and the bits in this field that they are associated with. Bit 7: state_sandh Bit 6: state_ret_save Bit 5: state_ret_restore (active low) Bit 4: power_en_ph_1 Bit 3: power_en_ph_2 Bit 2: power_isolation Bit 1: power_por_reset_n Bit 0: power_rstr_reset_n The default value of the bits in this register are such that the power island is not forced to be switched on when the power island controller output override enable bit in this register is enabled. When using this register to switch this power island on and off, the bits in this field are required to change in a specific order with individual register writes. The writes must happen in the order specified below.  8'b00100100 : Power island is not being forced on 8'b10100100 8'b10110100 8'b10111100 8'b10111111 8'b10111011 8'b00111011 : Power island is being forced on 8'b10111011 8'b10111111 8'b11111111 8'b10111111 8'b10111110 8'b10100110 : Power island is being forced off, and in state retention 8'b10110110 8'b10111110 8'b10111111 8'b10011111 8'b10111111 8'b10111011 8'b00111011 : Power island is being forced on, with state restored" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_CCAL_PWRI_STAT_7_0" width="8" begin="7" end="0" resetval="0x36" description="Power island controller output status: This field indicates the current state of the output signals from the power island control state machine.  The following are the power island control state machine output signals, and the bits in this field that they are associated with. Bit 7: state_sandh Bit 6: state_ret_save Bit 5: state_ret_restore (active low) Bit 4: power_en_ph_1 Bit 3: power_en_ph_2 Bit 2: power_isolation Bit 1: power_por_reset_n Bit 0: power_rstr_reset_n" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT" acronym="WIZ16B8M4CT3_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT" offset="0x90" width="32" description="">
		<bitfield id="CMN_CDIAG_DIAG_PWRI_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Power island controller input override enable: When enabled, the power island control state machine input override bits in this register will drive the power island control state machine directly, and override any control from other state machines in the macro.   Note: The CDB power island must be triggered to be enabled, by accessing a register outside of the common control module control and diagnostic registers space, prior to enabling this function. Note: This bit must never change state in the same register write that any of the override bits it controls in this register are changed. 1'b0: Override disabled 1'b1: Override enabled" range="31" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_DIAG_PWRI_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Power island controller output override enable: When enabled, the power island control state machine output override bits in this register will drive the power island control state machine outputs, and override any control from power island control state machine.   Note: This bit must never change state in the same register write that any of the override bits it controls in this register are changed. 1'b0: Override disabled 1'b1: Override enabled" range="30" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_DIAG_PWRI_OVRD_11" width="1" begin="27" end="27" resetval="0x0" description="Power suspend request override: When enabled, this bit will override the power_suspend_req input of the power island control state machine." range="27" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_DIAG_PWRI_OVRD_10" width="1" begin="26" end="26" resetval="0x1" description="Power suspend acknowledge: This is the current state of the power_suspend_ack output from the power island control state machine.   Note: This bit will always be set to 1'b1 after the power island is enabled, as a function of the power island controller input override enable bit in this register." range="26" rwaccess="R"/> 
		<bitfield id="CMN_CDIAG_DIAG_PWRI_OVRD_9" width="1" begin="25" end="25" resetval="0x0" description="Power recover request override: When enabled, this bit will override the power_recover_req input of the power island control state machine." range="25" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_DIAG_PWRI_OVRD_8" width="1" begin="24" end="24" resetval="0x0" description="Power recover acknowledge: This is the current state of the power_recover_ack output from the power island control state machine.   Note: This bit will always be set to 1'b1 after the power island is enabled, as a function of the power island controller input override enable bit in this register." range="24" rwaccess="R"/> 
		<bitfield id="CMN_CDIAG_DIAG_PWRI_OVRD_7_0" width="8" begin="23" end="16" resetval="0x36" description="Power island controller output override: When enabled, the bits in this field will override the output signals from the power island control state machine.  The following are the power island control state machine output signals, and the bits in this field that they are associated with. Bit 7: state_sandh Bit 6: state_ret_save Bit 5: state_ret_restore (active low) Bit 4: power_en_ph_1 Bit 3: power_en_ph_2 Bit 2: power_isolation Bit 1: power_por_reset_n Bit 0: power_rstr_reset_n The default value of the bits in this register are such that the power island is not forced to be switched on when the power island controller output override enable bit in this register is enabled. When using this register to switch this power island on and off, the bits in this field are required to change in a specific order with individual register writes. The writes must happen in the order specified below.  8'b00100100 : Power island is not being forced on 8'b10100100 8'b10110100 8'b10111100 8'b10111111 8'b10111011 8'b00111011 : Power island is being forced on 8'b10111011 8'b10111111 8'b11111111 8'b10111111 8'b10111110 8'b10100110 : Power island is being forced off, and in state retention 8'b10110110 8'b10111110 8'b10111111 8'b10011111 8'b10111111 8'b10111011 8'b00111011 : Power island is being forced on, with state restored" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_XCVRC_PWRI_STAT_7_0" width="8" begin="7" end="0" resetval="0x36" description="Power island controller output status: This field indicates the current state of the output signals from the power island control state machine.  The following are the power island control state machine output signals, and the bits in this field that they are associated with. Bit 7: state_sandh Bit 6: state_ret_save Bit 5: state_ret_restore (active low) Bit 4: power_en_ph_1 Bit 3: power_en_ph_2 Bit 2: power_isolation Bit 1: power_por_reset_n Bit 0: power_rstr_reset_n" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_CDIAG_PRATECLK_CTRL__CMN_CDIAG_DIAG_PWRI_STAT" acronym="WIZ16B8M4CT3_CMN_CDIAG_PRATECLK_CTRL__CMN_CDIAG_DIAG_PWRI_STAT" offset="0x94" width="32" description="">
		<bitfield id="CMN_CDIAG_PRATECLK_CTRL_1" width="1" begin="17" end="17" resetval="0x0" description="Common PLL 1 full rate and data rate source clock select: Selects the PLL source clock to use when generating the cmn_pll1_clk_fullrt, cmn_pll1_clk_datart0, and cmn_pll1_clk_datart1 clocks. 1'b0 : cmnda_pll1_clk_0 1'b1 : cmnda_pll1_clk_1" range="17" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_PRATECLK_CTRL_0" width="1" begin="16" end="16" resetval="0x0" description="Common PLL 0 full rate and data rate source clock select: Selects the PLL source clock to use when generating the cmn_pll0_clk_fullrt, cmn_pll0_clk_datart0, and cmn_pll0_clk_datart1 clocks. 1'b0 : cmnda_pll0_clk_0 1'b1 : cmnda_pll0_clk_1" range="16" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_DIAG_PWRI_STAT_7_0" width="8" begin="7" end="0" resetval="0x164" description="Power island controller output status: This field indicates the current state of the output signals from the power island control state machine.  The following are the power island control state machine output signals, and the bits in this field that they are associated with. Bit 7: state_sandh Bit 6: state_ret_save Bit 5: state_ret_restore (active low) Bit 4: power_en_ph_1 Bit 3: power_en_ph_2 Bit 2: power_isolation Bit 1: power_por_reset_n Bit 0: power_rstr_reset_n" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD" acronym="WIZ16B8M4CT3_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD" offset="0x98" width="32" description="">
		<bitfield id="CMN_CDIAG_REFCLK_TEST_9_8" width="2" begin="25" end="24" resetval="0x0" description="Reserved - spare" range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_REFCLK_TEST_5" width="1" begin="21" end="21" resetval="0x0" description="Reference clock driver 0 test mode enable: Enables the reference clock driver DC test mode, by controlling the cmnda_ref_clk0_drv_test_en signal going into the analog." range="21" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_REFCLK_TEST_4" width="1" begin="20" end="20" resetval="0x0" description="Reference clock driver 0 test mode value: When enabled by the reference clock driver 0 test mode enable bit in this register, the value in this bit will be driven by the reference clock driver, by controlling the cmnda_ref_clk0_drv_test_val signal going into the analog." range="20" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_REFCLK_TEST_2" width="1" begin="18" end="18" resetval="0x0" description="Reference clock receiver test mode enable: Enables the reference clock receiver DC test mode, by controlling the cmnda_ref_clk_rcv_test_en signal going into the analog." range="18" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_REFCLK_TEST_1" width="1" begin="17" end="17" resetval="0x0" description="Reference clock receiver test mode PLL value: When enabled by the reference clock receiver test mode enable bit in this register, the value in this bit will be the value present on the PLL reference clock receiver.  This bit is driven by thecmnda_ref_clk_rcv_test_pll_val signal driven from the analog." range="17" rwaccess="R"/> 
		<bitfield id="CMN_CDIAG_REFCLK_TEST_0" width="1" begin="16" end="16" resetval="0x0" description="Reference clock receiver test mode digital value: When enabled by the reference clock receiver test mode enable bit in this register, the value in this bit will be the value present on the digital reference clock receiver.  This bit is driven by thecmnda_ref_clk_rcv_test_dig_val signal driven from the analog." range="16" rwaccess="R"/> 
		<bitfield id="CMN_CDIAG_REFCLK_OVRD_12" width="1" begin="12" end="12" resetval="0x0" description="Derived reference clock source select: Selects which PLL is the source for the derived reference clock, by driving the cmnda_ref_clk_der_src_sel signal to the analog.   1'b0: PLL 0 1'b1: PLL 1" range="12" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_REFCLK_OVRD_9_8" width="2" begin="9" end="8" resetval="0x1" description="Digital reference clock receiver hysteresis adjust: Control the amount of hysteresis used for the digital reference clock receiver, by driving the cmnda_ref_clk_dig_hyst_adj signal to the analog. 2'b00: -1X nominal 2'b01: Nominal 2'b10: +1X nominal 2'b11: +2X nominal" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_REFCLK_OVRD_6" width="1" begin="6" end="6" resetval="0x0" description="Analog reference clock enable override: This bit can be used to force the cmnda_ref_clk_en signal going to the analog to the active state. 1'b0 : No effect on the state of the cmnda_ref_clk_en signal. 1'b1 : The cmnda_ref_clk_en is forced to the active state." range="6" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_REFCLK_OVRD_5" width="1" begin="5" end="5" resetval="0x0" description="Reference clock AC coupling cap bypass: Controls the bypassing of the AC coupling caps in the differential receiver. 1'b0: AC coupling caps not bypassed. 1'b1: AC coupling caps bypassed." range="5" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_REFCLK_OVRD_4" width="1" begin="4" end="4" resetval="0x0" description="Derived reference clock enable: Enables the derived reference clock function, by driving the cmnda_ref_clk_der_en signal to the analog.  Note: The option of using this clock is only intended to be for PCIe modes of operation. 1'b0: Derived clock function disabled. 1'b1: Derived clock function enabled." range="4" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_REFCLK_OVRD_3_2" width="2" begin="3" end="2" resetval="0x2" description="Reference clock high pass filter control: Controls the cutoff frequency of the high pass filter in the reference clock receiver input.  This controls this function by controlling the cmnda_ref_clk_filt_ctrl signal going into the analog.  The following are the valid settings for this field and the corresponding cut off frequencies. 2'b00 : 20 - 49 MHz 2'b01 : 50 - 99 MHz 2'b10 : 100 - 149 MHz 2'b11 : 150 - 166 MHz" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_REFCLK_OVRD_0" width="1" begin="0" end="0" resetval="0x0" description="Reference clock receiver circuit clock control: 1'b0 : The analog reference clock receiver circuit for the digital drives the cmn_ref_clk_rcv pin. 1'b1 : The analog reference clock receiver circuit for the PLL drives the cmn_ref_clk_rcv pin." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_CDIAG_SDOSC_CTRL__CMN_CDIAG_PSMCLK_CTRL" acronym="WIZ16B8M4CT3_CMN_CDIAG_SDOSC_CTRL__CMN_CDIAG_PSMCLK_CTRL" offset="0x9C" width="32" description="">
		<bitfield id="CMN_CDIAG_SDOSC_CTRL_1" width="1" begin="17" end="17" resetval="0x0" description="Oscillator Enable Override Enable: This bit enables the oscillator enable override bit in this register to directly control the signal detect oscillator. 1'b0 : Override disabled. 1'b1 : Override enabled" range="17" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_SDOSC_CTRL_0" width="1" begin="16" end="16" resetval="0x0" description="Oscillator Enable Override: When enabled by the oscillator enable override enable bit in this register, this bit can be used to directly control the enable of the signal detect oscillator. 1'b0 : Disabled. 1'b1 : Enabled" range="16" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_PSMCLK_CTRL_3_0" width="4" begin="3" end="0" resetval="0x5" description="PSM clock divider value: The value of this field is used to control the divider setting of the PSM clock divider.  The following are the encoded value for this field. 4'b0000 : Reserved 4'b0001 : Divide by 1 4'b0010 : Divide by 2 4'b0011 : Divide by 3 ... 4'b1111 : Divide by 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_CDIAG_REFCLK_DRV0_CTRL" acronym="WIZ16B8M4CT3_CMN_CDIAG_REFCLK_DRV0_CTRL" offset="0xA0" width="32" description="">
		<bitfield id="CMN_CDIAG_REFCLK_DRV0_CTRL_9_8" width="2" begin="9" end="8" resetval="0x2" description="Clock driver drive current tune: Controls the amplitude of the reference clock driver, by controlling the cmnda_ref_clk0_itune signal going to the analog.  The following is the encoding of this field.   2'b00: 300mV pk-pk differential 2'b01: 350mV pk-pk differential 2'b10: 400mV pk-pk differential 2'b11: 450mV pk-pk differential" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_REFCLK_DRV0_CTRL_6" width="1" begin="6" end="6" resetval="0x1" description="Reference clock driver high Z: When the reference clock driver is disabled, this controls if the driver outputs are high Z or pulled low, by controlling the cmnda_ref_clk0_drv_highz signal going to the analog. 1'b0: Driver outputs pulled low 1'b1: Driver outputs high Z" range="6" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_REFCLK_DRV0_CTRL_5" width="1" begin="5" end="5" resetval="0x0" description="Clock driver termination: Enables the termination in the reference clock driver, by controlling the cmnda_ref_clk0_termination signal going to the analog. 1'b0: Disabled 1'b1: Enabled" range="5" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_REFCLK_DRV0_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="Clock select: Selects which reference clock that will be driven by the reference clock driver, by controlling the cmnda_ref_clk0_clk_select signal going to the analog. 1'b0: Received reference clock 1'b1: Derived reference clock" range="4" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_REFCLK_DRV0_CTRL_3" width="1" begin="3" end="3" resetval="0x0" description="Clock gate enable override enable: This bit enables the clock gate enable override bit in this register to override the clock gate of the reference clock driver." range="3" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_REFCLK_DRV0_CTRL_2" width="1" begin="2" end="2" resetval="0x0" description="Clock gate enable override: When enabled by the clock gate enable override enable bit in this register, this bit can be used to directly control the clock gate enable of the reference clock driver by controlling the cmnda_ref_clk0_clk_gate_en signal going to the analog." range="2" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_REFCLK_DRV0_CTRL_1" width="1" begin="1" end="1" resetval="0x1" description="Driver enable override enable: This bit enables the driver enable override bit in this register to override the enable of the reference clock driver.   Note: This driver must not be enabled when a reference clock signal is being driven  to the reference clock 0 bumps." range="1" rwaccess="R/W"/> 
		<bitfield id="CMN_CDIAG_REFCLK_DRV0_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="Driver enable override: When enabled by the driver enable override enable bit in this register, this bit can be used to directly control the enable of the reference clock driver by controlling the cmnda_ref_clk0_drv_en signal going to the analog.   Note: This driver must not be enabled when a reference clock signal is being driven  to the reference clock 0 bumps." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_CDIAG_RST_DIAG__CMN_CDIAG_CDB_DIAG" acronym="WIZ16B8M4CT3_CMN_CDIAG_RST_DIAG__CMN_CDIAG_CDB_DIAG" offset="0xB8" width="32" description="">
		<bitfield id="CMN_CDIAG_RST_DIAG_1" width="1" begin="17" end="17" resetval="0x0" description="Current state of the cdb_isl_ctrl_sm_reset_n reset." range="17" rwaccess="R"/> 
		<bitfield id="CMN_CDIAG_RST_DIAG_0" width="1" begin="16" end="16" resetval="0x0" description="Current state of the cmn_reset_sync_n reset." range="16" rwaccess="R"/> 
		<bitfield id="CMN_CDIAG_CDB_DIAG_0" width="1" begin="0" end="0" resetval="0x0" description="CDB bus error: This bit will be set when the internal CDB watchdog timer expires.  It is automatically cleared on a read of this register." range="0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_CDIAG_DCYA" acronym="WIZ16B8M4CT3_CMN_CDIAG_DCYA" offset="0xBC" width="32" description="">
		<bitfield id="CMN_CDIAG_DCYA_7_0" width="8" begin="23" end="16" resetval="0x0" description="Reserved - spare" range="23 - 16" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL" acronym="WIZ16B8M4CT3_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL" offset="0xC0" width="32" description="">
		<bitfield id="CMN_BGCAL_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Bandgap code override enable: Activation (1'b1) of this register bit allows the bandgap codes determined during the automatic calibration process to be overridden. The override value is specified using the bandgap code override value field of this register. Note: The value of this field must not be changed while the calibration function is running." range="31" rwaccess="R/W"/> 
		<bitfield id="CMN_BGCAL_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Analog calibration enable override: Activation (1'b1) of this register bit will force the analog calibration circuits to be enabled by activating the cmnda_bias_bgcal_en enable. Note: The value of this field must not be changed while the calibration function is running." range="30" rwaccess="R/W"/> 
		<bitfield id="CMN_BGCAL_OVRD_5_0" width="6" begin="21" end="16" resetval="0x0" description="Bandgap code override value: These bits are used to override the bandgap code determined during the automatic calibration process. The code written to these bits is valid when the bandgap code override enable bit in this register is active.  The codes in this field correspond to those described in the bandgap calibration code field in the Bandgap calibration control register on page 106. Note: The value of this field must not be changed while the calibration function is running." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_BGCAL_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Start bandgap calibration: Activating (1'b1) this bit will start the bandgap calibration process. This signal must remain active until the calibration process is complete. To start another calibration process, this register must first be set inactive (1'b0) until the bandbap calibration process done bit in this register is cleared. Note: This bit is intended to be for diagnostics purposes only. This calibration process is automatically activated internally by the startup state machine. When using this bit, the user must wait until after the internally activated process completes." range="15" rwaccess="R/W"/> 
		<bitfield id="CMN_BGCAL_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="Bandgap calibration process done: This bit will be set to 1'b1 when the bandgap calibration process is complete. It will be cleared by cmn_reset_n, or by the deactivation of the start bandgap calibration bit in this register after calibration is complete. Note: This bit is intended to be for diagnostics purposes only. Note: This bit is not likely to be observed as being set after internal automatic calibration is complete, because the internally generated run signal will be driven inactive immediately after the done signal is activated, and therefore the internal done signal will be cleared. Note: Three cmn_ref_clk cycles are required after the start of the calibration process to clear this signal." range="14" rwaccess="R"/> 
		<bitfield id="CMN_BGCAL_CTRL_13" width="1" begin="13" end="13" resetval="0x0" description="No analog calibration response : This signal indicates that the calibration function has gone through the entire calibration process, reached the final calibration value, and the analog has not responded indicating that a valid calibration value has been reached. Note: Due to the nature of the calibration process, it is not possible to determine if the analog responded or not for the lowest code of 5'b10001.  The reason for this is, when sequencing to lower codes, the calibration function is looking for the analog response to transition from 1'b1 to 1'b0.  If the lowest calibration code is the correct code, the analog will respond with 1'b1, and the algorithm can't sequence to a lower code to look for the transition from 1'b1 to 1'b0.  Similarly, if the analog is not responding, it is not possible to sequence to a lower code to detect this.  Therefore, even when the calibration function selects this calibration code as valid, this bit will be set." range="13" rwaccess="R"/> 
		<bitfield id="CMN_BGCAL_CTRL_12" width="1" begin="12" end="12" resetval="0x0" description="Current analog comparator response: This is the current state of the analog comparator response signal (cmnda_bias_bgcal_comp).  This signal is not synchronized, and is provided for diagnostic purposes only." range="12" rwaccess="R"/> 
		<bitfield id="CMN_BGCAL_CTRL_5_0" width="6" begin="5" end="0" resetval="0x0" description="Bandgap calibration code: This is the calibration code that was determined by the bandgap calibration process.  The following indicates how this encoding maps to the cmnda_bias_bgcal_up and cmnda_bias_bgcal_azsel signals going to the analog bandgap function.  The 6 bit value on the left is the value of this field.  The 1 bit value on the right corresponds to the value of cmnda_bias_bgcal_up. The 5 bit field corresponds to the value of cmnda_bias_bgcal_azsel. 6'b011111 : 1'b1, 5'b11111 6'b011110 : 1'b1, 5'b11110 ... 6'b000010 : 1'b1, 5'b00010 6'b000001 : 1'b1, 5'b00001 6'b000000 : 1'b1, 5'b00000 6'b111111  : 1'b0, 5'b00001 6'b111110  : 1'b0, 5'b00010 ... 6'b100010 : 1'b0, 5'b11110 6'b100001 : 1'b0, 5'b11111" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_BGCAL_TUNE__CMN_BGCAL_START" acronym="WIZ16B8M4CT3_CMN_BGCAL_TUNE__CMN_BGCAL_START" offset="0xC4" width="32" description="">
		<bitfield id="CMN_BGCAL_TUNE_5_0" width="6" begin="21" end="16" resetval="0x0" description="Bandgap calibration tune value: The value of this field is added to the automatically calibrated code, or the override code if override is enabled.   Note: This value is a twos complement value, so the calibrated code can be increased or decreased." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_BGCAL_START_15" width="1" begin="15" end="15" resetval="0x0" description="Bandgap calibration direction: This controls the direction that the automatic calibration process steps the calibration codes in. 1'b0 : From 4'b1001 to 4'b0111. 1'b1 : From 4'b0111 to 4'b0000." range="15" rwaccess="R/W"/> 
		<bitfield id="CMN_BGCAL_START_5_0" width="6" begin="5" end="0" resetval="0x0" description="Start bandgap calibration code: This is the calibration code that the calibration process starts with when automatic calibration is run.  The codes in this field correspond to those described in the bandgap calibration code field in the Bandgap calibration control register on page 106." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_BGCAL_ITER_TMR__CMN_BGCAL_INIT_TMR" acronym="WIZ16B8M4CT3_CMN_BGCAL_ITER_TMR__CMN_BGCAL_INIT_TMR" offset="0xC8" width="32" description="">
		<bitfield id="CMN_BGCAL_ITER_TMR_8_0" width="9" begin="24" end="16" resetval="0x125" description="Iteration wait timer value: This is the number of cmn_ref_clk clocks to wait between when a value is placed on the bandgap calibration signals going to the analog, and when the comparator value coming from the analog circuits can be checked. Note: This results in the minimum number of cmn_ref_clk clocks required to wait 5 uSec. Note: This should never be set to a value of less than 3." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_BGCAL_INIT_TMR_8_0" width="9" begin="8" end="0" resetval="0x125" description="Initialization wait timer value: This is the number of cmn_ref_clk clocks to wait between when the analog bandgap calibration circuits are enabled, and when the first values are placed on the bandgap calibration signals going to the analog. Note: This results in the minimum number of cmn_ref_clk clocks required to wait 5 uSec. Note: This should never be set to a value of less than 1." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL" acronym="WIZ16B8M4CT3_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL" offset="0xE0" width="32" description="">
		<bitfield id="CMN_IBCAL_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Calibration code override enable: Activation (1'b1) of this register bit allows the calibration code determined during the automatic resistor calibration process to be overridden. The override value is specified using the calibration code override value field of this register." range="31" rwaccess="R/W"/> 
		<bitfield id="CMN_IBCAL_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Analog calibration enable override: Activation (1'b1) of this register bit will force the analog calibration circuits to be enabled by activating the cmnda_ibiascal_en enable and the cmnda_ibiascal_clk clock." range="30" rwaccess="R/W"/> 
		<bitfield id="CMN_IBCAL_OVRD_6_0" width="7" begin="22" end="16" resetval="0x0" description="Calibration code override value: These bits are used to override the calibration code determined during the automatic resistor calibration process. The code written to these bits is valid when the calibration code override enable bit in this register is active.  The following are the values for the code: 7'b0000000: Minimum value. 7'b0000001 7'b0000010 7'b0000011 ... 7'b0111110 7'b0111111: Maximum value. Note: The most significant bit is the calibration code sign bit, and is always 1'b0 in this application." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_IBCAL_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Start calibration: Activating (1'b1) this bit will start the calibration process. This signal must remain active until the calibration process is complete. To start another calibration process, this register must first be set inactive (1'b0) until the calibration process done bit in this register is cleared. Note: This signal is intended to be for diagnostics purposes only. This calibration process is automatically activated internally by the startup state machine.  When using this bit, the user must wait until after the internally activated process completes." range="15" rwaccess="R/W"/> 
		<bitfield id="CMN_IBCAL_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="Calibration process done: This bit will be set to 1'b1 when the calibration process is complete. It will be cleared by cmn_reset_n, or by the deactivation of the start calibration bit in this register after calibration is complete. Note: This bit is intended to be for diagnostics purposes only. Note: This bit is not likely to be observed as being set after internal automatic calibration is complete, because the internally generated run signal will be driven inactive immediately after the done signal is activated, and therefore the internal done signal will be cleared. Note: Three cmn_ref_clk cycles are required after the start of the resistor calibration process to clear this signal." range="14" rwaccess="R"/> 
		<bitfield id="CMN_IBCAL_CTRL_13" width="1" begin="13" end="13" resetval="0x0" description="No analog calibration response : This signal indicates that the calibration function has gone through the entire calibration process, reached the final calibration value, and the analog has not responded indicating that a valid calibration value has been reached. Note: Due to the nature of the calibration process, it is not possible to determine if the analog responded or not for the lowest code of 7'b00000.  The reason for this is, when sequencing to lower codes, the calibration function is looking for the analog response to transition from 1'b1 to 1'b0.  If the lowest calibration code is the correct code, the analog will respond with 1'b1, and the algorithm can't sequence to a lower code to look for the transition from 1'b1 to 1'b0.  Similarly, if the analog is not responding, it is not possible to sequence to a lower code to detect this.  Therefore, even when the calibration function selects this calibration code as valid, this bit will be set." range="13" rwaccess="R"/> 
		<bitfield id="CMN_IBCAL_CTRL_12" width="1" begin="12" end="12" resetval="0x0" description="Current analog comparator response: This is the current state of the analog comparator response signal (cmnda_ibiascal_comp).  This signal is not synchronized, and is provided for diagnostic purposes only." range="12" rwaccess="R"/> 
		<bitfield id="CMN_IBCAL_CTRL_6_0" width="7" begin="6" end="0" resetval="0x0" description="Calibration code: This is the calibration code that was determined by the calibration process.   The following are the values for the code: 7'b0000000: Minimum value. 7'b0000001 7'b0000010 7'b0000011 ... 7'b0111110 7'b0111111: Maximum value. Note: The most significant bit is the calibration code sign bit, and is always 1'b0 in this application. Note: The reset value for this field is with the common calibration power island switched off.  In cases where this power island is switched on, the reset value be 7'b0011111." range="6 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_IBCAL_TUNE__CMN_IBCAL_START" acronym="WIZ16B8M4CT3_CMN_IBCAL_TUNE__CMN_IBCAL_START" offset="0xE4" width="32" description="">
		<bitfield id="CMN_IBCAL_TUNE_6_0" width="7" begin="22" end="16" resetval="0x0" description="Calibration tune value: The value of this field is added to the automatically calibrated code, or the override code if override is enabled.   Note: This value is a twos complement value, so the calibrated code can be increased or decreased." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_IBCAL_START_15" width="1" begin="15" end="15" resetval="0x0" description="Calibration direction: This controls the direction that the automatic calibration process steps the calibration codes in. 1'b0 : From 7'b0000000 to 7'b0111111. 1'b1 : From 7'b0111111 to 7'b0000000." range="15" rwaccess="R/W"/> 
		<bitfield id="CMN_IBCAL_START_6_0" width="7" begin="6" end="0" resetval="0x31" description="Start resistor calibration code: This is the calibration code that the resistor calibration process starts with when automatic calibration is run.  The following are the values for the code. 7'b0000000: Minimum value. 7'b0000001 7'b0000010 7'b0000011 ... 7'b0111110 7'b0111111: Maximum value. Note: The most significant bit is the calibration code sign bit, and is always 1'b0 in this application." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_IBCAL_ITER_TMR__CMN_IBCAL_INIT_TMR" acronym="WIZ16B8M4CT3_CMN_IBCAL_ITER_TMR__CMN_IBCAL_INIT_TMR" offset="0xE8" width="32" description="">
		<bitfield id="CMN_IBCAL_ITER_TMR_6_0" width="7" begin="22" end="16" resetval="0x7" description="Iteration wait timer value: This is the number of cmn_ref_clk clocks to wait between when a value is placed on the calibration selection bus going to the analog, and when the comparator value coming from the analog circuits can be checked. Note: This should never be set to a value of less than 3." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_IBCAL_INIT_TMR_6_0" width="7" begin="6" end="0" resetval="0x25" description="Initialization wait timer value: This is the number of cmn_ref_clk clocks to wait between when the analog calibration circuits are enabled, and when the first calibration selection value is placed on the calibration code bus, going to the analog. Note: This results in the minimum number of cmn_ref_clk clocks required to wait 1 uSec. Note: This should never be set to a value of less than 1." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL" acronym="WIZ16B8M4CT3_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL" offset="0x100" width="32" description="">
		<bitfield id="CMN_PLL0_VCOCAL_START_14_12" width="3" begin="30" end="28" resetval="0x2" description="VCO calibration initial step size control: This field specifies the initial step size for the VCO calibration state machine.  The following are the values that can be used in this field, and the corresponding step sizes. 3'b000 : 1 3'b001 : 2 3'b010 : 4 3'b011 : 8 3'b100 : 16 3'b101 - 3'b111 : Reserved" range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_VCOCAL_START_7_0" width="8" begin="23" end="16" resetval="0x40" description="VCO calibration code starting point value: This field specifies the starting VCO code that is used by the VCO calibration state machine.  The purpose of this value is such that the VCO calibration process starts at a point that is, on average, relatively close to the final calibration point.  This allows the calibration time to be reduced, on average.  The encoding of this field is the same as what is described in the VCO calibration control register. Note: This field is intended to be for diagnostics purposes only. Note : This field must be set to a value that is always at least one step size away from the minimum and maximum calibration codes, and is a function of the step size specified in this register.  For example, if the initial step size is 4, this value must be at least 4 greater than the minimum calibration code or 4 less than the maximum calibration code." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_VCOCAL_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Start VCO calibration: Activating (1'b1) this bit will start a VCO calibration process. This bit must remain active until the VCO calibration process is complete (as indicated by the VCO calibration process done bit in this register). To start another VCO calibration process, the VCO calibration process done bit must have gone inactive from any prior calibration process. Note: This bit is intended to be for diagnostics purposes only.  This calibration process is automatically activated internally by the PLL control state machine.  When using this bit, the user must wait until after the internally activated process completes." range="15" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_VCOCAL_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="VCO calibration process done: This bit will be set to 1'b1 when the VCO calibration process is complete. It will be cleared by the deactivation of the Start VCO calibration bit in this register. Note: This bit is intended to be for diagnostics purposes only.  Note: This bit is not likely to be observed as being set after internal automatic calibration is complete, because the internally generated run signal will be driven inactive immediately after the done signal is activated, and therefore the internal done signal will be cleared." range="14" rwaccess="R"/> 
		<bitfield id="CMN_PLL0_VCOCAL_CTRL_7_0" width="8" begin="7" end="0" resetval="0x0" description="VCO calibration code: This is the calibration code that was determined by the VCO calibration process. This signal is valid when the VCO calibration process is complete. The values of this field correspond to different frequency bands the VCO will operate in. The frequency bands are controlled by the number of capacitors that are switched in the VCO analog circuit. This field specifies the number of capacitors that are switched in.  The following are the values for this code: 8'b00000000: 0 Capacitors activated 8'b00000001: 1 Capacitor activated 8'b00000010: 2 Capacitors activated 8'b00000011: 3 Capacitors activated ... 8'b11111110: 254 Capacitors activated 8'b11111111: 255 Capacitors activated Note: This register is intended to be for diagnostics purposes only. Note: The reset value for this field is with the PLL controller power island switched off.  In cases where this power island is switched on, the reset value be 8'h28." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL" acronym="WIZ16B8M4CT3_CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL" offset="0x104" width="32" description="">
		<bitfield id="CMN_PLL0_VCOCAL_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="VCO calibration code override enable: Activating (1'b1) this bit allows the VCO code determined during the automatic VCO calibration process to be overridden by the value driven by the VCO calibration code override value field in this register. Note: This bit is intended to be for diagnostics purposes only." range="31" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_VCOCAL_OVRD_7_0" width="8" begin="23" end="16" resetval="0x0" description="VCO calibration code override value: This field is used to override the VCO code determined during the automatic VCO calibration process. The VCO code driven on this field is valid when the VCO calibration code override enable bit in this register is active.  The encoding of this field is the same as what is described in the VCO calibration control register." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_VCOCAL_TCTRL_2_0" width="3" begin="2" end="0" resetval="0x4" description="VCO calibration initial time scale control: This field specifies the calibration start time scaling factor applied to the VCO calibration when running the initial step size for the calibration code if not set to 1.  Setting this value to a value other than 1 will reduce the calibration measurement time by the amount specified below.  Then when the final calibration steps are made the full calibration time will be used to get the appropriate amount of resolution. 3'b000 : Div 1 3'b001 : Div 2 3'b010 : Div 4 3'b011 : Div 8 3'b100 : Div 16 3'b101 : Div 32 3'b110 : Div 64 3'b111 : Div 128" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL0_VCOCAL_ITER_TMR__CMN_PLL0_VCOCAL_INIT_TMR" acronym="WIZ16B8M4CT3_CMN_PLL0_VCOCAL_ITER_TMR__CMN_PLL0_VCOCAL_INIT_TMR" offset="0x108" width="32" description="">
		<bitfield id="CMN_PLL0_VCOCAL_ITER_TMR_13_0" width="14" begin="29" end="16" resetval="0x16" description="Iteration wait timer value: This is the number of clocks to wait between when a calibration code is driven to the analog, and when the clock rates are measured." range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_VCOCAL_INIT_TMR_13_0" width="14" begin="13" end="0" resetval="0x1000" description="Initialization wait timer value: This is the number of clocks to wait between when the analog VCO calibration circuits are enabled, and when the first calibration code is driven to the analog. Note: This results in the minimum number of cmn_ref_clk clocks required to wait 10 uSec." range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL0_VCOCAL_REFTIM_START" acronym="WIZ16B8M4CT3_CMN_PLL0_VCOCAL_REFTIM_START" offset="0x10C" width="32" description="">
		<bitfield id="CMN_PLL0_VCOCAL_REFTIM_START_13_0" width="14" begin="13" end="0" resetval="0x3167" description="PLL VCO calibration reference clock timer start value : This is the value that is loaded into the reference clock timer as the starting point for that timer, when running VCO calibration.   The value in this field must correspond to a time that is approximately one full spread spectrum cycle long (31.67 uSec) Note: The actual number of clocks counted is one larger than what is specified by this field." range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL0_VCOCAL_PLLCNT_START" acronym="WIZ16B8M4CT3_CMN_PLL0_VCOCAL_PLLCNT_START" offset="0x110" width="32" description="">
		<bitfield id="CMN_PLL0_VCOCAL_PLLCNT_START_13_0" width="14" begin="13" end="0" resetval="0x3167" description="PLL VCO calibration PLL clock counter start value : This is the value that is loaded into the PLL clock counter as the starting point for that counter, when running VCO calibration.  When programming this register, it is important to understand how the frequency of the cmnda_pll0_fb_divider_clk is calculated relative to the reference clock.  This is described in section 10.4 Dual VCO PLL on page 411. Note: The actual number of clocks counted is one larger than what is specified by this field." range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL0_FRACDIVL_M0__CMN_PLL0_INTDIV_M0" acronym="WIZ16B8M4CT3_CMN_PLL0_FRACDIVL_M0__CMN_PLL0_INTDIV_M0" offset="0x120" width="32" description="">
		<bitfield id="CMN_PLL0_FRACDIVL_M0_15_0" width="16" begin="31" end="16" resetval="0x0" description="pll_fb_div_fractional: Value of the pll_fb_div_fractional[15:0] signal." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_INTDIV_M0_8_0" width="9" begin="8" end="0" resetval="0x0" description="pll_fb_div_integer value: Value of the pll_fb_div_integer signal." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL0_HIGH_THR_M0__CMN_PLL0_FRACDIVH_M0" acronym="WIZ16B8M4CT3_CMN_PLL0_HIGH_THR_M0__CMN_PLL0_FRACDIVH_M0" offset="0x124" width="32" description="">
		<bitfield id="CMN_PLL0_HIGH_THR_M0_8_0" width="9" begin="24" end="16" resetval="0x0" description="pll_fb_div_high_theshold: Value of the pll_fb_div_high_threshold signal.  The value of this register should be 2/3 the value of the combined integer and fractional divider values, and rounded up to the next even number." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_FRACDIVH_M0_2_0" width="3" begin="2" end="0" resetval="0x0" description="pll_fb_div_fractional: Value of the pll_fb_div_fractional[18:16] signal." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0" acronym="WIZ16B8M4CT3_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0" offset="0x128" width="32" description="">
		<bitfield id="CMN_PLL0_DSM_FBH_OVRD_M0_8_0" width="9" begin="24" end="16" resetval="0x30" description="PLL feedback divider high override value : When enabled by the PLL feedback divider override enable bit in the PLL 0 delta sigma modulator diagnostics register mode 0 on page 117, the value in this field will be used to override the value on the cmnda_pll0_fb_div_high signal. Note: The value of this register should be 2/3 the value of the combined PLL feedback divider high and low values, and rounded up to the next even number." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_DSM_DIAG_M0_15" width="1" begin="15" end="15" resetval="0x0" description="Delta sigma bypass enable: When set to 1'b1, the delta sigma modulator will be bypassed, and the output will be the value specified for the internal pll_fb_div_integer signal." range="15" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_DSM_DIAG_M0_14" width="1" begin="14" end="14" resetval="0x1" description="PLL feedback divider override enable : When active (1'b1), the feedback divider low and high override values in the PLL 0 delta sigma modulator feedback divider value high override register mode 0 on page 117 and PLL 0 delta sigma modulator feedback divider value low override register mode 0 on page 117 registers will be used to override the feedback divider values driven to the analog." range="14" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_DSM_DIAG_M0_3_0" width="4" begin="3" end="0" resetval="0x4" description="PLL feedback divider latency adjustment: This signal specifies a value to be subtracted from the feedback divider settings before they are output on the cmnda_pll0_fb_div_high and cmnda_pll0_fb_div_low signals." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL0_DSM_FBL_OVRD_M0" acronym="WIZ16B8M4CT3_CMN_PLL0_DSM_FBL_OVRD_M0" offset="0x12C" width="32" description="">
		<bitfield id="CMN_PLL0_DSM_FBL_OVRD_M0_8_0" width="9" begin="8" end="0" resetval="0x12" description="PLL feedback divider low override value : When enabled by the PLL feedback divider override enable bit in the PLL 0 delta sigma modulator diagnostics register mode 0 on page 117, the value in this field will be used to override the value on the cmnda_pll0_fb_div_low signal." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0" acronym="WIZ16B8M4CT3_CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0" offset="0x130" width="32" description="">
		<bitfield id="CMN_PLL0_SS_CTRL2_M0_14_0" width="15" begin="30" end="16" resetval="0x0" description="Amplitude step size: Value of the amplitude_step_size pin on the spread spectrum waveform generator. Note: This field should not be set to 0 when spread spectrum is enabled." range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_SS_CTRL1_M0_1" width="1" begin="1" end="1" resetval="0x1" description="Spread spectrum waveform generator disable: Setting this bit to a 1'b1 will disable the spread spectrum waveform generator." range="1" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_SS_CTRL1_M0_0" width="1" begin="0" end="0" resetval="0x0" description="Spread spectrum enable during VCO calibration : Setting this bit to a 1'b1 will enable the spread spectrum function while VCO calibration is taking place." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL0_SS_CTRL4_M0__CMN_PLL0_SS_CTRL3_M0" acronym="WIZ16B8M4CT3_CMN_PLL0_SS_CTRL4_M0__CMN_PLL0_SS_CTRL3_M0" offset="0x134" width="32" description="">
		<bitfield id="CMN_PLL0_SS_CTRL4_M0_6_0" width="7" begin="22" end="16" resetval="0x0" description="Time step size: Value for the time_step_size pin on the spread spectrum waveform generator. Note: This field should not be set to 0 when spread spectrum is enabled." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_SS_CTRL3_M0_6_0" width="7" begin="6" end="0" resetval="0x0" description="Number of steps: Value of the num_steps pin on the spread spectrum waveform generator. Note: This field should not be set to 0 when spread spectrum is enabled." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL0_LOCK_REFCNT_IDLE__CMN_PLL0_LOCK_REFCNT_START" acronym="WIZ16B8M4CT3_CMN_PLL0_LOCK_REFCNT_IDLE__CMN_PLL0_LOCK_REFCNT_START" offset="0x138" width="32" description="">
		<bitfield id="CMN_PLL0_LOCK_REFCNT_IDLE_11_0" width="12" begin="27" end="16" resetval="0x4" description="PLL lock reference counter idle value : This is the value used by the PLL lock detection logic to specify the number of reference clocks between each phase of counting PLL clocks." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_LOCK_REFCNT_START_11_0" width="12" begin="11" end="0" resetval="0x200" description="PLL lock reference counter start value : This is the value that is loaded into the PLL lock detect reference counter as the starting point for that counter, when checking for PLL lock.   Note: The value required here is a function of the PLL feedback divider clock mode and the reference clock frequency.  Overview information in regards to this can be found in section 4.2 Reference Clock Related Clocking and Reset on page 288 and section 4.9 Reference Clock Related Clock Rate Summary on page 319.  The following bullet points specify the required time the value in this register is required to generate.  By default, the value in this register is set for FBR mode with a 100 MHz reference clock. FBR mode and reference clock frequency greater than or equal to 100 MHz: 2 uSec FBR mode and reference clock frequency less than 100 MHz: 8 uSec DR mode: 800 nSec" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL0_LOCK_PLLCNT_THR__CMN_PLL0_LOCK_PLLCNT_START" acronym="WIZ16B8M4CT3_CMN_PLL0_LOCK_PLLCNT_THR__CMN_PLL0_LOCK_PLLCNT_START" offset="0x13C" width="32" description="">
		<bitfield id="CMN_PLL0_LOCK_PLLCNT_THR_11_0" width="12" begin="27" end="16" resetval="0x3" description="PLL lock counter threshold value : This is the value used by the PLL lock detection logic to determine if the PLL has locked.  If the two counters in the PLL lock detection logic differ by less than this value, the PLL is considered locked." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_LOCK_PLLCNT_START_11_0" width="12" begin="11" end="0" resetval="0x200" description="PLL lock PLL counter start value : This is the value that is loaded into the PLL lock detect PLL counter as the starting point for that counter, when checking for PLL lock.  The value is the number of PLL feedback divider clock edges that are expected during the time specified by the PLL 0 lock reference counter start value register on page 115.  When programming this register, it is important to understand how the frequency of the cmnda_pll0_fb_divider_clk is calculated relative to the reference clock.  This is described in section 10.4 Dual VCO PLL on page 411." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL0_FRACDIVL_M1__CMN_PLL0_INTDIV_M1" acronym="WIZ16B8M4CT3_CMN_PLL0_FRACDIVL_M1__CMN_PLL0_INTDIV_M1" offset="0x140" width="32" description="">
		<bitfield id="CMN_PLL0_FRACDIVL_M1_15_0" width="16" begin="31" end="16" resetval="0x0" description="pll_fb_div_fractional: Value of the pll_fb_div_fractional[15:0] signal." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_INTDIV_M1_8_0" width="9" begin="8" end="0" resetval="0x0" description="pll_fb_div_integer value: Value of the pll_fb_div_integer signal." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL0_HIGH_THR_M1__CMN_PLL0_FRACDIVH_M1" acronym="WIZ16B8M4CT3_CMN_PLL0_HIGH_THR_M1__CMN_PLL0_FRACDIVH_M1" offset="0x144" width="32" description="">
		<bitfield id="CMN_PLL0_HIGH_THR_M1_8_0" width="9" begin="24" end="16" resetval="0x0" description="pll_fb_div_high_theshold: Value of the pll_fb_div_high_threshold signal.  The value of this register should be 2/3 the value of the combined integer and fractional divider values, and rounded up to the next even number." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_FRACDIVH_M1_2_0" width="3" begin="2" end="0" resetval="0x0" description="pll_fb_div_fractional: Value of the pll_fb_div_fractional[18:16] signal." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1" acronym="WIZ16B8M4CT3_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1" offset="0x148" width="32" description="">
		<bitfield id="CMN_PLL0_DSM_FBH_OVRD_M1_8_0" width="9" begin="24" end="16" resetval="0x16" description="PLL feedback divider high override value : When enabled by the PLL feedback divider override enable bit in the PLL 0 delta sigma modulator diagnostics register mode 0 on page 117, the value in this field will be used to override the value on the cmnda_pll0_fb_div_high signal. Note: The value of this register should be 2/3 the value of the combined PLL feedback divider high and low values, and rounded up to the next even number." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_DSM_DIAG_M1_15" width="1" begin="15" end="15" resetval="0x0" description="Delta sigma bypass enable: When set to 1'b1, the delta sigma modulator will be bypassed, and the output will be the value specified for the internal pll_fb_div_integer signal." range="15" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_DSM_DIAG_M1_14" width="1" begin="14" end="14" resetval="0x1" description="PLL feedback divider override enable : When active (1'b1), the feedback divider low and high override values in the PLL 0 delta sigma modulator feedback divider value high override register mode 0 on page 117 and PLL 0 delta sigma modulator feedback divider value low override register mode 0 on page 117 registers will be used to override the feedback divider values driven to the analog." range="14" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_DSM_DIAG_M1_3_0" width="4" begin="3" end="0" resetval="0x4" description="PLL feedback divider latency adjustment: This signal specifies a value to be subtracted from the feedback divider settings before they are output on the cmnda_pll0_fb_div_high and cmnda_pll0_fb_div_low signals." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL0_DSM_FBL_OVRD_M1" acronym="WIZ16B8M4CT3_CMN_PLL0_DSM_FBL_OVRD_M1" offset="0x14C" width="32" description="">
		<bitfield id="CMN_PLL0_DSM_FBL_OVRD_M1_8_0" width="9" begin="8" end="0" resetval="0x16" description="PLL feedback divider low override value : When enabled by the PLL feedback divider override enable bit in the PLL 0 delta sigma modulator diagnostics register mode 0 on page 117, the value in this field will be used to override the value on the cmnda_pll0_fb_div_low signal." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1" acronym="WIZ16B8M4CT3_CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1" offset="0x150" width="32" description="">
		<bitfield id="CMN_PLL0_SS_CTRL2_M1_14_0" width="15" begin="30" end="16" resetval="0x0" description="Amplitude step size: Value of the amplitude_step_size pin on the spread spectrum waveform generator. Note: This field should not be set to 0 when spread spectrum is enabled." range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_SS_CTRL1_M1_1" width="1" begin="1" end="1" resetval="0x1" description="Spread spectrum waveform generator disable: Setting this bit to a 1'b1 will disable the spread spectrum waveform generator." range="1" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_SS_CTRL1_M1_0" width="1" begin="0" end="0" resetval="0x0" description="Spread spectrum enable during VCO calibration : Setting this bit to a 1'b1 will enable the spread spectrum function while VCO calibration is taking place." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL0_SS_CTRL4_M1__CMN_PLL0_SS_CTRL3_M1" acronym="WIZ16B8M4CT3_CMN_PLL0_SS_CTRL4_M1__CMN_PLL0_SS_CTRL3_M1" offset="0x154" width="32" description="">
		<bitfield id="CMN_PLL0_SS_CTRL4_M1_6_0" width="7" begin="22" end="16" resetval="0x0" description="Time step size: Value for the time_step_size pin on the spread spectrum waveform generator. Note: This field should not be set to 0 when spread spectrum is enabled." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL0_SS_CTRL3_M1_6_0" width="7" begin="6" end="0" resetval="0x0" description="Number of steps: Value of the num_steps pin on the spread spectrum waveform generator. Note: This field should not be set to 0 when spread spectrum is enabled." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL" acronym="WIZ16B8M4CT3_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL" offset="0x180" width="32" description="">
		<bitfield id="CMN_PLL1_VCOCAL_START_14_12" width="3" begin="30" end="28" resetval="0x2" description="VCO calibration initial step size control: This field specifies the initial step size for the VCO calibration state machine.  The following are the values that can be used in this field, and the corresponding step sizes. 3'b000 : 1 3'b001 : 2 3'b010 : 4 3'b011 : 8 3'b100 : 16 3'b101 - 3'b111 : Reserved Note: This field is intended to be for diagnostics purposes only." range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL1_VCOCAL_START_7_0" width="8" begin="23" end="16" resetval="0x40" description="VCO calibration code starting point value: This field specifies the starting VCO code that is used by the VCO calibration state machine.  The purpose of this value is such that the VCO calibration process starts at a point that is, on average, relatively close to the final calibration point.  This allows the calibration time to be reduced, on average.  The encoding of this field is the same as what is described in the VCO calibration control register. Note: This field is intended to be for diagnostics purposes only. Note : This field must be set to a value that is always at least one step size away from the minimum and maximum calibration codes, and is a function of the step size specified in this register.  For example, if the initial step size is 4, this value must be at least 4 greater than the minimum calibration code or 4 less than the maximum calibration code." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL1_VCOCAL_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Start VCO calibration: Activating (1'b1) this bit will start a VCO calibration process. This bit must remain active until the VCO calibration process is complete (as indicated by the VCO calibration process done bit in this register). To start another VCO calibration process, the VCO calibration process done bit must have gone inactive from any prior calibration process. Note: This bit is intended to be for diagnostics purposes only.  This calibration process is automatically activated internally by the PLL control state machine.  When using this bit, the user must wait until after the internally activated process completes." range="15" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL1_VCOCAL_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="VCO calibration process done: This bit will be set to 1'b1 when the VCO calibration process is complete. It will be cleared by the deactivation of the Start VCO calibration bit in this register. Note: This bit is intended to be for diagnostics purposes only.  Note: This bit is not likely to be observed as being set after internal automatic calibration is complete, because the internally generated run signal will be driven inactive immediately after the done signal is activated, and therefore the internal done signal will be cleared." range="14" rwaccess="R"/> 
		<bitfield id="CMN_PLL1_VCOCAL_CTRL_7_0" width="8" begin="7" end="0" resetval="0x0" description="VCO calibration code: This is the calibration code that was determined by the VCO calibration process. This signal is valid when the VCO calibration process is complete. The values of this field correspond to different frequency bands the VCO will operate in. The frequency bands are controlled by the number of capacitors that are switched in the VCO analog circuit. This field specifies the number of capacitors that are switched in.  The following are the values for this code: 8'b00000000: 0 Capacitors activated 8'b00000001: 1 Capacitor activated 8'b00000010: 2 Capacitors activated 8'b00000011: 3 Capacitors activated ... 8'b11111110: 254 Capacitors activated 8'b11111111: 255 Capacitors activated Note: This register is intended to be for diagnostics purposes only. Note: The reset value for this field is with the PLL controller power island switched off.  In cases where this power island is switched on, the reset value be 8'h28." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL" acronym="WIZ16B8M4CT3_CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL" offset="0x184" width="32" description="">
		<bitfield id="CMN_PLL1_VCOCAL_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="VCO calibration code override enable: Activating (1'b1) this bit allows the VCO code determined during the automatic VCO calibration process to be overridden by the value driven by the VCO calibration code override value field in this register. Note: This bit is intended to be for diagnostics purposes only.  Note: This bit should not be activated while a calibration is currently in progress." range="31" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL1_VCOCAL_OVRD_7_0" width="8" begin="23" end="16" resetval="0x0" description="VCO calibration code override value: This field is used to override the VCO code determined during the automatic VCO calibration process. The VCO code driven on this field is valid when the VCO calibration code override enable bit in this register is active.  The encoding of this field is the same as what is described in the VCO calibration control register. Note: This field is intended to be for diagnostics purposes only." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL1_VCOCAL_TCTRL_2_0" width="3" begin="2" end="0" resetval="0x4" description="VCO calibration initial time scale control: This field specifies the calibration start time scaling factor applied to the VCO calibration when running the initial step size for the calibration code if not set to 1.  Setting this value to a value other than 1 will reduce the calibration measurement time by the amount specified below.  Then when the final calibration steps are made the full calibration time will be used to get the appropriate amount of resolution. 3'b000 : Div 1 3'b001 : Div 2 3'b010 : Div 4 3'b011 : Div 8 3'b100 : Div 16 3'b101 : Div 32 3'b110 : Div 64 3'b111 : Div 128" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL1_VCOCAL_ITER_TMR__CMN_PLL1_VCOCAL_INIT_TMR" acronym="WIZ16B8M4CT3_CMN_PLL1_VCOCAL_ITER_TMR__CMN_PLL1_VCOCAL_INIT_TMR" offset="0x188" width="32" description="">
		<bitfield id="CMN_PLL1_VCOCAL_ITER_TMR_13_0" width="14" begin="29" end="16" resetval="0x16" description="Iteration wait timer value: This is the number of clocks to wait between when a calibration code is driven to the analog, and when the clock rates are measured." range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL1_VCOCAL_INIT_TMR_13_0" width="14" begin="13" end="0" resetval="0x1000" description="Initialization wait timer value: This is the number of clocks to wait between when the analog VCO calibration circuits are enabled, and when the first calibration code is driven to the analog. Note: The reset value for this field corresponds to a time of 10 uSec." range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL1_VCOCAL_REFTIM_START" acronym="WIZ16B8M4CT3_CMN_PLL1_VCOCAL_REFTIM_START" offset="0x18C" width="32" description="">
		<bitfield id="CMN_PLL1_VCOCAL_REFTIM_START_13_0" width="14" begin="13" end="0" resetval="0x3167" description="PLL VCO calibration reference clock timer start value : This is the value that is loaded into the reference clock timer as the starting point for that timer, when running VCO calibration.   The value in this field must correspond to a time that is approximately one full spread spectrum cycle long (31.67 uSec) Note: The actual number of clocks counted is one larger than what is specified by this field." range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL1_VCOCAL_PLLCNT_START" acronym="WIZ16B8M4CT3_CMN_PLL1_VCOCAL_PLLCNT_START" offset="0x190" width="32" description="">
		<bitfield id="CMN_PLL1_VCOCAL_PLLCNT_START_13_0" width="14" begin="13" end="0" resetval="0x3167" description="PLL VCO calibration PLL clock counter start value : This is the value that is loaded into the PLL clock counter as the starting point for that counter, when running VCO calibration.  When programming this register, it is important to understand how the frequency of the cmnda_pll0_fb_divider_clk is calculated relative to the reference clock.  This is described in section 10.4 Dual VCO PLL on page 411. Note: The actual number of clocks counted is one larger than what is specified by this field." range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL1_FRACDIVL_M0__CMN_PLL1_INTDIV_M0" acronym="WIZ16B8M4CT3_CMN_PLL1_FRACDIVL_M0__CMN_PLL1_INTDIV_M0" offset="0x1A0" width="32" description="">
		<bitfield id="CMN_PLL1_FRACDIVL_M0_15_0" width="16" begin="31" end="16" resetval="0x0" description="pll_fb_div_fractional: Value of the pll_fb_div_fractional[15:0] signal." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL1_INTDIV_M0_8_0" width="9" begin="8" end="0" resetval="0x0" description="pll_fb_div_integer value: Value of the pll_fb_div_integer signal." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL1_HIGH_THR_M0__CMN_PLL1_FRACDIVH_M0" acronym="WIZ16B8M4CT3_CMN_PLL1_HIGH_THR_M0__CMN_PLL1_FRACDIVH_M0" offset="0x1A4" width="32" description="">
		<bitfield id="CMN_PLL1_HIGH_THR_M0_8_0" width="9" begin="24" end="16" resetval="0x0" description="pll_fb_div_high_theshold: Value of the pll_fb_div_high_threshold signal.   The value of this register should be 2/3 the value of the combined integer and fractional divider values, and rounded up to the next even number." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL1_FRACDIVH_M0_2_0" width="3" begin="2" end="0" resetval="0x0" description="pll_fb_div_fractional: Value of the pll_fb_div_fractional[18:16] signal." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0" acronym="WIZ16B8M4CT3_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0" offset="0x1A8" width="32" description="">
		<bitfield id="CMN_PLL1_DSM_FBH_OVRD_M0_8_0" width="9" begin="24" end="16" resetval="0x16" description="PLL feedback divider high override value : When enabled by the PLL feedback divider override enable bit in the PLL 1 delta sigma modulator diagnostics register mode 0 on page 126, the value in this field will be used to override the value on the cmnda_pll1_fb_div_high signal. Note: The value of this register should be 2/3 the value of the combined PLL feedback divider high and low values, and rounded up to the next even number." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL1_DSM_DIAG_M0_15" width="1" begin="15" end="15" resetval="0x0" description="Delta sigma bypass enable: When set to 1'b1, the delta sigma modulator will be bypassed, and the output will be the value specified for the internal pll_fb_div_integer signal." range="15" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL1_DSM_DIAG_M0_14" width="1" begin="14" end="14" resetval="0x1" description="PLL feedback divider override enable : When active (1'b1), the feedback divider low and high override values in the PLL 1 delta sigma modulator feedback divider value high override register mode 0 on page 126 and PLL 1 delta sigma modulator feedback divider value low override register mode 0 on page 126 registers will be used to override the feedback divider values driven to the analog." range="14" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL1_DSM_DIAG_M0_3_0" width="4" begin="3" end="0" resetval="0x4" description="PLL feedback divider latency adjustment: This signal specifies a value to be subtracted from the feedback divider settings before they are output on the cmnda_pll1_fb_div_high and cmnda_pll1_fb_div_low signals." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL1_DSM_FBL_OVRD_M0" acronym="WIZ16B8M4CT3_CMN_PLL1_DSM_FBL_OVRD_M0" offset="0x1AC" width="32" description="">
		<bitfield id="CMN_PLL1_DSM_FBL_OVRD_M0_8_0" width="9" begin="8" end="0" resetval="0x16" description="PLL feedback divider low override value : When enabled by the PLL feedback divider override enable bit in the PLL 1 delta sigma modulator diagnostics register mode 0 on page 126, the value in this field will be used to override the value on the cmnda_pll1_fb_div_low signal." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0" acronym="WIZ16B8M4CT3_CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0" offset="0x1B0" width="32" description="">
		<bitfield id="CMN_PLL1_SS_CTRL2_M0_14_0" width="15" begin="30" end="16" resetval="0x0" description="Amplitude step size: Value of the amplitude_step_size pin on the spread spectrum waveform generator. Note: This field should not be set to 0 when spread spectrum is enabled." range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL1_SS_CTRL1_M0_1" width="1" begin="1" end="1" resetval="0x1" description="Spread spectrum waveform generator disable: Setting this bit to a 1'b1 will disable the spread spectrum waveform generator." range="1" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL1_SS_CTRL1_M0_0" width="1" begin="0" end="0" resetval="0x0" description="Spread spectrum enable during VCO calibration : Setting this bit to a 1'b1 will enable the spread spectrum function while VCO calibration is taking place." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL1_SS_CTRL4_M0__CMN_PLL1_SS_CTRL3_M0" acronym="WIZ16B8M4CT3_CMN_PLL1_SS_CTRL4_M0__CMN_PLL1_SS_CTRL3_M0" offset="0x1B4" width="32" description="">
		<bitfield id="CMN_PLL1_SS_CTRL4_M0_6_0" width="7" begin="22" end="16" resetval="0x0" description="Time step size: Value for the time_step_size pin on the spread spectrum waveform generator. Note: This field should not be set to 0 when spread spectrum is enabled." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL1_SS_CTRL3_M0_6_0" width="7" begin="6" end="0" resetval="0x0" description="Number of steps: Value of the num_steps pin on the spread spectrum waveform generator. Note: This field should not be set to 0 when spread spectrum is enabled." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL1_LOCK_REFCNT_IDLE__CMN_PLL1_LOCK_REFCNT_START" acronym="WIZ16B8M4CT3_CMN_PLL1_LOCK_REFCNT_IDLE__CMN_PLL1_LOCK_REFCNT_START" offset="0x1B8" width="32" description="">
		<bitfield id="CMN_PLL1_LOCK_REFCNT_IDLE_11_0" width="12" begin="27" end="16" resetval="0x4" description="PLL lock reference counter idle value : This is the value used by the PLL lock detection logic to specify the number of reference clocks between each phase of counting PLL clocks." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL1_LOCK_REFCNT_START_11_0" width="12" begin="11" end="0" resetval="0x200" description="PLL lock reference counter start value : This is the value that is loaded into the PLL lock detect reference counter as the starting point for that counter, when checking for PLL lock.   Note: The value required here is a function of the PLL feedback divider clock mode and the reference clock frequency.  Overview information in regards to this can be found in section 4.2 Reference Clock Related Clocking and Reset on page 288 and section 4.9 Reference Clock Related Clock Rate Summary on page 319.  The following bullet points specify the required time the value in this register is required to generate.  By default, the value in this register is set for FBR mode with a 100 MHz reference clock. FBR mode and reference clock frequency greater than or equal to 100 MHz: 2 uSec FBR mode and reference clock frequency less than 100 MHz: 8 uSec DR mode: 800 nSec" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PLL1_LOCK_PLLCNT_THR__CMN_PLL1_LOCK_PLLCNT_START" acronym="WIZ16B8M4CT3_CMN_PLL1_LOCK_PLLCNT_THR__CMN_PLL1_LOCK_PLLCNT_START" offset="0x1BC" width="32" description="">
		<bitfield id="CMN_PLL1_LOCK_PLLCNT_THR_11_0" width="12" begin="27" end="16" resetval="0x3" description="PLL lock counter threshold value : This is the value used by the PLL lock detection logic to determine if the PLL has locked.  If the two counters in the PLL lock detection logic differ by less than this value, the PLL is considered locked." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PLL1_LOCK_PLLCNT_START_11_0" width="12" begin="11" end="0" resetval="0x200" description="PLL lock PLL counter start value : This is the value that is loaded into the PLL lock detect PLL counter as the starting point for that counter, when checking for PLL lock.  The value is the number of PLL feedback divider clock edges that are expected during the time specified by the PLL 0 lock reference counter start value register on page 115.  When programming this register, it is important to understand how the frequency of the cmnda_pll0_fb_divider_clk is calculated relative to the reference clock.  This is described in section 10.4 Dual VCO PLL on page 411." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL" acronym="WIZ16B8M4CT3_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL" offset="0x200" width="32" description="">
		<bitfield id="CMN_TXPUCAL_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Resistor code override enable: Activation (1'b1) of this register bit allows the resistor codes determined during the automatic resistor calibration process to be overridden. The override value is specified using the resistor code override value field of this register." range="31" rwaccess="R/W"/> 
		<bitfield id="CMN_TXPUCAL_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Analog calibration enable override: Activation (1'b1) of this register bit will force the analog calibration circuits to be enabled by activating the cmnda_rescal_en_tx_useg enable and the cmnda_rescal_clk_tx_useg clock." range="30" rwaccess="R/W"/> 
		<bitfield id="CMN_TXPUCAL_OVRD_6_0" width="7" begin="22" end="16" resetval="0x0" description="Resistor code override value: These bits are used to override the resistor code determined during the automatic resistor calibration process. The resistor code written to these bits is valid when the resistor code override enable bit in this register is active. The following are the values for the code. 7'b0000000: No resistors active. 7'b0000001: 1 resistor active. 7'b0000010: 2 resistors active. 7'b0000011: 3 resistors active. 7'b0000100: 4 resistors active. ... 7'b0111100: 60 resistors active. Note: The most significant bit is the calibration code sign bit, and is always 1'b0 in this application." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_TXPUCAL_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Start resistor calibration: Activating (1'b1) this bit will start the resistor calibration process. This signal must remain active until the resistor calibration process is complete. To start another resistor calibration process, this register must first be set inactive (1'b0) until the resistor calibration process done bit in this register is cleared. Note: This signal is intended to be for diagnostics purposes only. This calibration process is automatically activated internally by the startup state machine. When using this bit, the user must wait until after the internally activated process completes." range="15" rwaccess="R/W"/> 
		<bitfield id="CMN_TXPUCAL_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="Resistor calibration process done: This bit will be set to 1'b1 when the resistor calibration process is complete. It will be cleared by cmn_reset_n, or by the deactivation of the start resistor calibration bit in this register after calibration is complete. Note: This bit is intended to be for diagnostics purposes only. Note: This bit is not likely to be observed as being set after internal automatic calibration is complete, because the internally generated run signal will be driven inactive immediately after the done signal is activated, and therefore the internal done signal will be cleared. Note: Three cmn_ref_clk cycles are required after the start of the resistor calibration process to clear this signal." range="14" rwaccess="R"/> 
		<bitfield id="CMN_TXPUCAL_CTRL_13" width="1" begin="13" end="13" resetval="0x0" description="No analog calibration response : This signal indicates that the calibration function has gone through the entire calibration process, reached the final calibration value, and the analog has not responded indicating that a valid calibration value has been reached. Note: Due to the nature of the calibration process, it is not possible to determine if the analog responded or not for the lowest code of 7'b0000000.  The reason for this is, when sequencing to lower codes, the calibration function is looking for the analog response to transition from 1'b1 to 1'b0.  If the lowest calibration code is the correct code, the analog will respond with 1'b1, and the algorithm can't sequence to a lower code to look for the transition from 1'b1 to 1'b0.  Similarly, if the analog is not responding, it is not possible to sequence to a lower code to detect this.  Therefore, even when the calibration function selects this calibration code as valid, this bit will be set." range="13" rwaccess="R"/> 
		<bitfield id="CMN_TXPUCAL_CTRL_12" width="1" begin="12" end="12" resetval="0x0" description="Current analog comparator response: This is the current state of the analog comparator response signal (cmnda_rescal_comp_tx_useg).  This signal is not synchronized, and is provided for diagnostic purposes only." range="12" rwaccess="R"/> 
		<bitfield id="CMN_TXPUCAL_CTRL_6_0" width="7" begin="6" end="0" resetval="0x0" description="Resistor calibration code: This is the calibration code that was determined by the resistor calibration process.  The following are the values for the code. 7'b0000000: No resistors active. 7'b0000001: 1 resistor active. 7'b0000010: 2 resistors active. 7'b0000011: 3 resistors active. 7'b0000100: 4 resistors active. ... 7'b0111100: 60 resistors active. Note: The most significant bit is the calibration code sign bit, and is always 1'b0 in this application. Note: The reset value for this field is with the common calibration power island switched off.  In cases where this power island is switched on, the reset value be 7'b0101101." range="6 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START" acronym="WIZ16B8M4CT3_CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START" offset="0x204" width="32" description="">
		<bitfield id="CMN_TXPUCAL_TUNE_6_0" width="7" begin="22" end="16" resetval="0x0" description="Resistor calibration tune value: The value of this field is added to the automatically calibrated code, or the override code if override is enabled.   Note: This value is a twos complement value, so the calibrated code can be increased or decreased." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_TXPUCAL_START_15" width="1" begin="15" end="15" resetval="0x0" description="Resistor calibration direction: This controls the direction that the automatic calibration process steps the calibration codes in. 1'b0 : From 7'b0000000 to 7'b0111100. 1'b1 : From 7'b0111100 to 7'b0000000." range="15" rwaccess="R/W"/> 
		<bitfield id="CMN_TXPUCAL_START_6_0" width="7" begin="6" end="0" resetval="0x45" description="Start resistor calibration code: This is the calibration code that the resistor calibration process starts with when automatic calibration is run.  The following are the values for the code. 7'b0000000: No resistors active. 7'b0000001: 1 resistor active. 7'b0000010: 2 resistors active. 7'b0000011: 3 resistors active. 7'b0000100: 4 resistors active. ... 7'b0111100: 60 resistors active. Note: The most significant bit is the calibration code sign bit, and is always 1'b0 in this application." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_TXPUCAL_ITER_TMR__CMN_TXPUCAL_INIT_TMR" acronym="WIZ16B8M4CT3_CMN_TXPUCAL_ITER_TMR__CMN_TXPUCAL_INIT_TMR" offset="0x208" width="32" description="">
		<bitfield id="CMN_TXPUCAL_ITER_TMR_6_0" width="7" begin="22" end="16" resetval="0x6" description="Iteration wait timer value: This is the number of cmn_ref_clk clocks to wait between when a value is placed on the resistor selection bus going to the analog, and when the comparator value coming from the analog circuits can be checked. Note: This results in the minimum number of cmn_ref_clk clocks required to wait 240 nSec. Note: This should never be set to a value of less than 3." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_TXPUCAL_INIT_TMR_6_0" width="7" begin="6" end="0" resetval="0x30" description="Initialization wait timer value: This is the number of cmn_ref_clk clocks to wait between when the analog resistor calibration circuits are enabled, and when the first resistor selection values are placed on the resistor selection bus, going to the analog. Note: This results in the minimum number of cmn_ref_clk clocks required to wait 1.2 uSec. Note: This should never be set to a value of less than 1." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL" acronym="WIZ16B8M4CT3_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL" offset="0x210" width="32" description="">
		<bitfield id="CMN_TXPDCAL_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Resistor code override enable: Activation (1'b1) of this register bit allows the resistor codes determined during the automatic resistor calibration process to be overridden. The override value is specified using the resistor code override value field of this register." range="31" rwaccess="R/W"/> 
		<bitfield id="CMN_TXPDCAL_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Analog calibration enable override: Activation (1'b1) of this register bit will force the analog calibration circuits to be enabled by activating the cmnda_rescal_en_tx_dseg enable and the cmnda_rescal_clk_tx_dseg clock." range="30" rwaccess="R/W"/> 
		<bitfield id="CMN_TXPDCAL_OVRD_6_0" width="7" begin="22" end="16" resetval="0x0" description="Resistor code override value: These bits are used to override the resistor code determined during the automatic resistor calibration process. The resistor code written to these bits is valid when the resistor code override enable bit in this register is active.  The following are the values for the code. 7'b0000000: No resistors active. 7'b0000001: 1 resistor active. 7'b0000010: 2 resistors active. 7'b0000011: 3 resistors active. 7'b0000100: 4 resistors active. ... 7'b0111100: 60 resistors active. Note: The most significant bit is the calibration code sign bit, and is always 1'b0 in this application." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_TXPDCAL_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Start resistor calibration: Activating (1'b1) this bit will start the resistor calibration process. This signal must remain active until the resistor calibration process is complete. To start another resistor calibration process, this register must first be set inactive (1'b0) until the resistor calibration process done bit in this register is cleared. Note: This signal is intended to be for diagnostics purposes only. This calibration process is automatically activated internally by the startup state machine. When using this bit, the user must wait until after the internally activated process completes." range="15" rwaccess="R/W"/> 
		<bitfield id="CMN_TXPDCAL_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="Resistor calibration process done: This bit will be set to 1'b1 when the resistor calibration process is complete. It will be cleared by cmn_reset_n, or by the deactivation of the start resistor calibration bit in this register after calibration is complete. Note: This bit is intended to be for diagnostics purposes only. Note: This bit is not likely to be observed as being set after internal automatic calibration is complete, because the internally generated run signal will be driven inactive immediately after the done signal is activated, and therefore the internal done signal will be cleared. Note: Three cmn_ref_clk cycles are required after the start of the resistor calibration process to clear this signal." range="14" rwaccess="R"/> 
		<bitfield id="CMN_TXPDCAL_CTRL_13" width="1" begin="13" end="13" resetval="0x0" description="No analog calibration response : This signal indicates that the calibration function has gone through the entire calibration process, reached the final calibration value, and the analog has not responded indicating that a valid calibration value has been reached. Note: Due to the nature of the calibration process, it is not possible to determine if the analog responded or not for the lowest code of 7'b0000000.  The reason for this is, when sequencing to lower codes, the calibration function is looking for the analog response to transition from 1'b1 to 1'b0.  If the lowest calibration code is the correct code, the analog will respond with 1'b1, and the algorithm can't sequence to a lower code to look for the transition from 1'b1 to 1'b0.  Similarly, if the analog is not responding, it is not possible to sequence to a lower code to detect this.  Therefore, even when the calibration function selects this calibration code as valid, this bit will be set." range="13" rwaccess="R"/> 
		<bitfield id="CMN_TXPDCAL_CTRL_12" width="1" begin="12" end="12" resetval="0x0" description="Current analog comparator response: This is the current state of the analog comparator response signal (cmnda_rescal_comp_tx_dseg).  This signal is not synchronized, and is provided for diagnostic purposes only." range="12" rwaccess="R"/> 
		<bitfield id="CMN_TXPDCAL_CTRL_6_0" width="7" begin="6" end="0" resetval="0x0" description="Resistor calibration code: This is the calibration code that was determined by the resistor calibration process.  The following are the values for the code. 7'b0000000: No resistors active. 7'b0000001: 1 resistor active. 7'b0000010: 2 resistors active. 7'b0000011: 3 resistors active. 7'b0000100: 4 resistors active. ... 7'b0111100: 60 resistors active. Note: The most significant bit is the calibration code sign bit, and is always 1'b0 in this application. Note: The reset value for this field is with the common calibration power island switched off.  In cases where this power island is switched on, the reset value be 7'b0101101." range="6 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START" acronym="WIZ16B8M4CT3_CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START" offset="0x214" width="32" description="">
		<bitfield id="CMN_TXPDCAL_TUNE_6_0" width="7" begin="22" end="16" resetval="0x0" description="Resistor calibration tune value: The value of this field is added to the automatically calibrated code, or the override code if override is enabled.   Note: This value is a twos complement value, so the calibrated code can be increased or decreased." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_TXPDCAL_START_15" width="1" begin="15" end="15" resetval="0x1" description="Resistor calibration direction: This controls the direction that the automatic calibration process steps the calibration codes in. 1'b0 : From 7'b0000000 to 7'b0111100. 1'b1 : From 7'b0111100 to 7'b0000000." range="15" rwaccess="R/W"/> 
		<bitfield id="CMN_TXPDCAL_START_6_0" width="7" begin="6" end="0" resetval="0x45" description="Start resistor calibration code: This is the calibration code that the resistor calibration process starts with when automatic calibration is run.  The following are the values for the code. 7'b0000000: No resistors active. 7'b0000001: 1 resistor active. 7'b0000010: 2 resistors active. 7'b0000011: 3 resistors active. 7'b0000100: 4 resistors active. ... 7'b0111100: 60 resistors active. Note: The most significant bit is the calibration code sign bit, and is always 1'b0 in this application." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_TXPDCAL_ITER_TMR__CMN_TXPDCAL_INIT_TMR" acronym="WIZ16B8M4CT3_CMN_TXPDCAL_ITER_TMR__CMN_TXPDCAL_INIT_TMR" offset="0x218" width="32" description="">
		<bitfield id="CMN_TXPDCAL_ITER_TMR_6_0" width="7" begin="22" end="16" resetval="0x6" description="Iteration wait timer value: This is the number of cmn_ref_clk clocks to wait between when a value is placed on the resistor selection bus going to the analog, and when the comparator value coming from the analog circuits can be checked. Note: This results in the minimum number of cmn_ref_clk clocks required to wait 240 nSec. Note: This should never be set to a value of less than 3." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_TXPDCAL_INIT_TMR_6_0" width="7" begin="6" end="0" resetval="0x30" description="Initialization wait timer value: This is the number of cmn_ref_clk clocks to wait between when the analog resistor calibration circuits are enabled, and when the first resistor selection values are placed on the resistor selection bus, going to the analog. Note: This results in the minimum number of cmn_ref_clk clocks required to wait 1.2 uSec. Note: This should never be set to a value of less than 1." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL" acronym="WIZ16B8M4CT3_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL" offset="0x220" width="32" description="">
		<bitfield id="CMN_RXCAL_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Resistor code override enable: Activation (1'b1) of this register bit allows the resistor codes determined during the automatic resistor calibration process to be overridden. The override value is specified using the resistor code override value field of this register." range="31" rwaccess="R/W"/> 
		<bitfield id="CMN_RXCAL_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Analog calibration enable override: Activation (1'b1) of this register bit will force the analog calibration circuits to be enabled by activating the cmnda_rescal_en_rx enable and the cmnda_rescal_clk_rx clock." range="30" rwaccess="R/W"/> 
		<bitfield id="CMN_RXCAL_OVRD_4_0" width="5" begin="20" end="16" resetval="0x0" description="Resistor code override value: These bits are used to override the resistor code determined during the automatic resistor calibration process. The resistor code written to these bits is valid when the resistor code override enable bit in this register is active.  The following are the values for the code: 5'b00000: No resistors active 5'b00001: 1 resistor active 5'b00010: 2 resistors active 5'b00011: 3 resistors active ... 5'b01110: 14 resistors active. 5'b01111: 15 resistors active. Note: The most significant bit is the calibration code sign bit, and is always 1'b0 in this application." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_RXCAL_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Start resistor calibration: Activating (1'b1) this bit will start the resistor calibration process. This signal must remain active until the resistor calibration process is complete. To start another resistor calibration process, this register must first be set inactive (1'b0) until the resistor calibration process done bit in this register is cleared. Note: This signal is intended to be for diagnostics purposes only. This calibration process is automatically activated internally by the startup state machine.  When using this bit, the user must wait until after the internally activated process completes." range="15" rwaccess="R/W"/> 
		<bitfield id="CMN_RXCAL_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="Resistor calibration process done: This bit will be set to 1'b1 when the resistor calibration process is complete. It will be cleared by cmn_reset_n, or by the deactivation of the start resistor calibration bit in this register after calibration is complete. Note: This bit is intended to be for diagnostics purposes only. Note: This bit is not likely to be observed as being set after internal automatic calibration is complete, because the internally generated run signal will be driven inactive immediately after the done signal is activated, and therefore the internal done signal will be cleared. Note: Three cmn_ref_clk cycles are required after the start of the resistor calibration process to clear this signal." range="14" rwaccess="R"/> 
		<bitfield id="CMN_RXCAL_CTRL_13" width="1" begin="13" end="13" resetval="0x0" description="No analog calibration response : This signal indicates that the calibration function has gone through the entire calibration process, reached the final calibration value, and the analog has not responded indicating that a valid calibration value has been reached. Note: Due to the nature of the calibration process, it is not possible to determine if the analog responded or not for the lowest code of 5'b00000.  The reason for this is, when sequencing to lower codes, the calibration function is looking for the analog response to transition from 1'b1 to 1'b0.  If the lowest calibration code is the correct code, the analog will respond with 1'b1, and the algorithm can't sequence to a lower code to look for the transition from 1'b1 to 1'b0.  Similarly, if the analog is not responding, it is not possible to sequence to a lower code to detect this.  Therefore, even when the calibration function selects this calibration code as valid, this bit will be set." range="13" rwaccess="R"/> 
		<bitfield id="CMN_RXCAL_CTRL_12" width="1" begin="12" end="12" resetval="0x0" description="Current analog comparator response: This is the current state of the analog comparator response signal (cmnda_rescal_comp_rx).  This signal is not synchronized, and is provided for diagnostic purposes only." range="12" rwaccess="R"/> 
		<bitfield id="CMN_RXCAL_CTRL_4_0" width="5" begin="4" end="0" resetval="0x0" description="Resistor calibration code: This is the calibration code that was determined by the resistor calibration process.   The following are the values for the code: 5'b00000: No resistors active 5'b00001: 1 resistor active 5'b00010: 2 resistors active 5'b00011: 3 resistors active ... 5'b01110: 14 resistors active. 5'b01111: 15 resistors active. Note: The most significant bit is the calibration code sign bit, and is always 1'b0 in this application." range="4 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_RXCAL_TUNE__CMN_RXCAL_START" acronym="WIZ16B8M4CT3_CMN_RXCAL_TUNE__CMN_RXCAL_START" offset="0x224" width="32" description="">
		<bitfield id="CMN_RXCAL_TUNE_4_0" width="5" begin="20" end="16" resetval="0x0" description="Resistor calibration tune value: The value of this field is added to the automatically calibrated code, or the override code if override is enabled.   Note: This value is a twos complement value, so the calibrated code can be increased or decreased." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_RXCAL_START_15" width="1" begin="15" end="15" resetval="0x0" description="Resistor calibration direction: This controls the direction that the automatic calibration process steps the calibration codes in. 1'b0 : From 4'b0000 to 4'b0111. 1'b1 : From 4'b0111 to 4'b0000." range="15" rwaccess="R/W"/> 
		<bitfield id="CMN_RXCAL_START_4_0" width="5" begin="4" end="0" resetval="0x8" description="Start resistor calibration code: This is the calibration code that the resistor calibration process starts with when automatic calibration is run.  The following are the values for the code. 5'b00000: No resistors active 5'b00001: 1 resistor active 5'b00010: 2 resistors active 5'b00011: 3 resistors active ... 5'b01110: 14 resistors active. 5'b01111: 15 resistors active. Note: The most significant bit is the calibration code sign bit, and is always 1'b0 in this application." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_RXCAL_ITER_TMR__CMN_RXCAL_INIT_TMR" acronym="WIZ16B8M4CT3_CMN_RXCAL_ITER_TMR__CMN_RXCAL_INIT_TMR" offset="0x228" width="32" description="">
		<bitfield id="CMN_RXCAL_ITER_TMR_11_0" width="12" begin="27" end="16" resetval="0x6" description="Iteration wait timer value: This is the number of cmn_ref_clk clocks to wait between when a value is placed on the resistor selection bus going to the analog, and when the comparator value coming from the analog circuits can be checked. Note: This results in the minimum number of cmn_ref_clk clocks required to wait 240 nSec. Note: This should never be set to a value of less than 3." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_RXCAL_INIT_TMR_11_0" width="12" begin="11" end="0" resetval="0x750" description="Initialization wait timer value: This is the number of cmn_ref_clk clocks to wait between when the analog resistor calibration circuits are enabled, and when the first resistor selection values are placed on the resistor selection bus, going to the analog. Note: This results in the minimum number of cmn_ref_clk clocks required to wait 30 uSec. Note: This should never be set to a value of less than 1." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_SD_CAL_START__CMN_SD_CAL_CTRL" acronym="WIZ16B8M4CT3_CMN_SD_CAL_START__CMN_SD_CAL_CTRL" offset="0x240" width="32" description="">
		<bitfield id="CMN_SD_CAL_START_14_12" width="3" begin="30" end="28" resetval="0x1" description="Calibration initial step size control: This field specifies the initial step size for the calibration state machine.  The following are the values that can be used in this field, and the corresponding step sizes. 3'b000 : 1 3'b001 : 2 3'b010 : 4 3'b011 : 8 3'b100 : 16 3'b101 - 3'b111 : Reserved" range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="CMN_SD_CAL_START_4_0" width="5" begin="20" end="16" resetval="0x30" description="Calibration code starting point value: This field specifies the starting code that is used by the calibration state machine.  The purpose of this value is such that the calibration process starts at a point that is, on average, relatively close to the final calibration point.  This allows the calibration time to be reduced, on average. The following are the values for this code: 5'b00000: 0 Capacitors activated 5'b00001: 1 Capacitor activated 5'b00010: 2 Capacitors activated 5'b00011: 3 Capacitors activated ... 5'b11110: 30 Capacitors activated 5'b11111: 31 Capacitors activated Note: This field is intended to be for diagnostics purposes only. Note : This field must be set to a value that is always at least one step size away from the minimum and maximum calibration codes, and is a function of the step size specified in this register.  For example, if the initial step size is 4, this value must be at least 4 greater than the minimum calibration code or 4 less than the maximum calibration code. Note: The reset value for this field is with the common calibration power island switched off.  In cases where this power island is switched on, the reset value be 5'b11110" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_SD_CAL_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Start calibration: Activating (1'b1) this bit will start a calibration process. This bit must remain active until the calibration process is complete (as indicated by the calibration process done bit in this register). To start another calibration process, the calibration process done bit must have gone inactive from any prior calibration process. Note: This bit is intended to be for diagnostics purposes only.  This calibration process is automatically activated internally by the startup state machine.  When using this bit, the user must wait until after the internally activated process completes." range="15" rwaccess="R/W"/> 
		<bitfield id="CMN_SD_CAL_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="Calibration process done: This bit will be set to 1'b1 when the calibration process is complete. It will be cleared by the deactivation of the Start calibration bit in this register. Note: This bit is intended to be for diagnostics purposes only.  Note: This bit is not likely to be observed as being set after internal automatic calibration is complete, because the internally generated run signal will be driven inactive immediately after the done signal is activated, and therefore the internal done signal will be cleared." range="14" rwaccess="R"/> 
		<bitfield id="CMN_SD_CAL_CTRL_4_0" width="5" begin="4" end="0" resetval="0x0" description="Calibration code: This is the calibration code that was determined by the calibration process. This signal is valid when the calibration process is complete. The values of this field correspond to different frequency bands the will operate in. The frequency bands are controlled by the number of capacitors that are switched in the analog circuit. This field specifies the number of capacitors that are switched in.  The following are the values for this code: 5'b00000: 0 Capacitors activated 5'b00001: 1 Capacitor activated 5'b00010: 2 Capacitors activated 5'b00011: 3 Capacitors activated ... 5'b11110: 30 Capacitors activated 5'b11111: 31 Capacitors activated Note: This signal is intended to be for diagnostics purposes only. Note: The reset value for this field is with the common calibration power island switched off.  In cases where this power island is switched on, the reset value be 5'b11110" range="4 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_SD_CAL_OVRD__CMN_SD_CAL_TCTRL" acronym="WIZ16B8M4CT3_CMN_SD_CAL_OVRD__CMN_SD_CAL_TCTRL" offset="0x244" width="32" description="">
		<bitfield id="CMN_SD_CAL_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Calibration code override enable: Activating (1'b1) this bit allows the code determined during the automatic calibration process to be overridden by the value driven by the calibration code override value field in this register. Note: This bit is intended to be for diagnostics purposes only.  Note: This bit should not be activated while a calibration is currently in progress." range="31" rwaccess="R/W"/> 
		<bitfield id="CMN_SD_CAL_OVRD_4_0" width="5" begin="20" end="16" resetval="0x0" description="Calibration code override value: This field is used to override the code determined during the automatic calibration process. The code driven on this field is valid when the calibration code override enable bit in this register is active.  The following are the values for this code: 5'b00000: 0 Capacitors activated 5'b00001: 1 Capacitor activated 5'b00010: 2 Capacitors activated 5'b00011: 3 Capacitors activated ... 5'b11110: 30 Capacitors activated 5'b11111: 31 Capacitors activated Note: This field is intended to be for diagnostics purposes only.  Note: The value of this field must not be changed while the calibration function is running." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_SD_CAL_TCTRL_2_0" width="3" begin="2" end="0" resetval="0x1" description="Calibration initial time scale control: This field specifies the calibration start time scaling factor applied to the calibration when running the initial step size for the calibration code is not set to 1.  Setting this value to a value other than 1 will reduce the calibration measurement time by the amount specified below.  Then when the final calibration steps are made the full calibration time will be used to get the appropriate amount of resolution. 3'b000 : Div 1 3'b001 : Div 2 3'b010 : Div 4 3'b011 : Div 8 3'b100 : Div 16 3'b101 : Div 32 3'b110 : Div 64 3'b111 : Div 128" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_SD_CAL_ITER_TMR__CMN_SD_CAL_INIT_TMR" acronym="WIZ16B8M4CT3_CMN_SD_CAL_ITER_TMR__CMN_SD_CAL_INIT_TMR" offset="0x248" width="32" description="">
		<bitfield id="CMN_SD_CAL_ITER_TMR_7_0" width="8" begin="23" end="16" resetval="0x2" description="Iteration wait timer value: This is the number of clocks to wait between when a calibration code is driven to the analog, and when the clock rates are measured. Note: This results in the minimum number of cmn_ref_clk clocks required to wait 80 nSec." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_SD_CAL_INIT_TMR_7_0" width="8" begin="7" end="0" resetval="0x6" description="Initialization wait timer value: This is the number of clocks to wait between when the analog calibration circuits are enabled, and when the first calibration code is driven to the analog. Note: This results in the minimum number of cmn_ref_clk clocks required to wait 80 nSec for the analog plus four reference clocks for the digital clock gating to be enabled." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_SD_CAL_REFTIM_START" acronym="WIZ16B8M4CT3_CMN_SD_CAL_REFTIM_START" offset="0x24C" width="32" description="">
		<bitfield id="CMN_SD_CAL_REFTIM_START_7_0" width="8" begin="7" end="0" resetval="0x14" description="Calibration reference clock timer start value : This is the value that is loaded into the reference clock timer as the starting point for that timer, when running calibration. Note: The actual number of clocks counted is one larger than what is specified by this field." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_SD_CAL_PLLCNT_START" acronym="WIZ16B8M4CT3_CMN_SD_CAL_PLLCNT_START" offset="0x250" width="32" description="">
		<bitfield id="CMN_SD_CAL_PLLCNT_START_9_0" width="10" begin="9" end="0" resetval="0x299" description="Calibration feedback clock counter start value : This is the value that is loaded into the PLL clock counter as the starting point for that counter, when running calibration.   Note: The actual number of clocks counted is one larger than what is specified by this field." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_CMSMT_TEST_CLK_SEL__CMN_CMSMT_CLK_FREQ_MSMT_CTRL" acronym="WIZ16B8M4CT3_CMN_CMSMT_TEST_CLK_SEL__CMN_CMSMT_CLK_FREQ_MSMT_CTRL" offset="0x300" width="32" description="">
		<bitfield id="CMN_CMSMT_TEST_CLK_SEL_2_0" width="3" begin="18" end="16" resetval="0x0" description="Test clock select: This field drives the test_clk_select pin, in order to control an external MUX for selecting between multiple test clocks to measure.  The following is the encoding for this field, and the clock each value selects.  3'b000 : PLL 0 reference clock 3'b001 : PLL 0 feedback divider clock 3'b010 : PLL 0 full rate clock 3'b011 : PLL 1 reference clock  3'b100 : PLL 1 feedback divider clock  3'b101 : PLL 1 full rate clock  3'b110 : Process monitor clock 3'b111 : Signal detect clock" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_CMSMT_CLK_FREQ_MSMT_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Run test clock measurement: Activating (1'b1) this bit will run the test clock measurement process.  This bit must remain active until the test clock measurement process is complete, as indicated by the test clock measurement done bit in this register.  To start another measurement process, this bit must first be driven inactive then driven active again. Note: Both of the clocks used to generate the ref_clk and test_clk clocks must be active prior to setting or clearing this bit. Note: The values in the Test clock selection register and Reference clock timer value register must be set prior to activating this bit." range="15" rwaccess="R/W"/> 
		<bitfield id="CMN_CMSMT_CLK_FREQ_MSMT_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="Test clock measurement done: This bit will be set to 1'b1 when the test clock measurement process is complete.  It will be cleared by the deactivation of the start test clock measurement bit in this register." range="14" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_CMSMT_TEST_CLK_CNT_VALUE__CMN_CMSMT_REF_CLK_TMR_VALUE" acronym="WIZ16B8M4CT3_CMN_CMSMT_TEST_CLK_CNT_VALUE__CMN_CMSMT_REF_CLK_TMR_VALUE" offset="0x304" width="32" description="">
		<bitfield id="CMN_CMSMT_TEST_CLK_CNT_VALUE_11_0" width="12" begin="27" end="16" resetval="0x0" description="Test clock counter value: When the test clock measurement process is complete, the value in this field specifies the number of test clock cycles that were counted in the time specified by the reference clock timer value.  This field is only valid while the test clock measurement done bit in the Clock frequency measurement control register is active." range="27 - 16" rwaccess="R"/> 
		<bitfield id="CMN_CMSMT_REF_CLK_TMR_VALUE_11_0" width="12" begin="11" end="0" resetval="0x0" description="Reference clock timer value : This specifies the amount of time, in reference clock cycles, to count test clock cycles.  This value minus 1 is loaded into the reference clock timer.  A value of 0 for this field is not valid when running this function." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0" acronym="WIZ16B8M4CT3_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0" offset="0x340" width="32" description="">
		<bitfield id="CMN_PDIAG_PLL0_CLK_SEL_M0_15" width="1" begin="31" end="31" resetval="0x0" description="PLL 0 clock 1 divider enable: This bit enables the divider used to generate the cmnda_pll0_clk_1, from the PLL high speed clock." range="31" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CLK_SEL_M0_14_12" width="3" begin="30" end="28" resetval="0x0" description="PLL 0 clock 1 divider select: This field selects the divider value used to generate the cmnda_pll0_clk_1, from the PLL high speed clock, by driving the cmnda_pll0_clk_1_div_sel signal to the analog.  The encoding of this signal is as follows. All codes currently result in divide by 16." range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CLK_SEL_M0_11_8" width="4" begin="27" end="24" resetval="0x6" description="PLL 0 clock 0 and derived reference clock divider select: This field selects the divider value used to generate the cmnda_pll0_clk_0 and derived reference clock, from the PLL high speed clock, by driving the cmnda_pll0_clk_0_div_sel signal to the analog.  The encoding of this signal is as follows.   Note: There are different divider values per bit for associated with each clock." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CLK_SEL_M0_1_0" width="2" begin="17" end="16" resetval="0x1" description="PLL 0 clock select: This field selects one of 3 possible high speed output clocks from PLL 0, to drive on the high speed analog clock 0, by driving the cmnda_pll0_clk_sel signal to the analog.  The encoding for this is as follows. 2'b00: Divide by 1 2'b01: Divide by 2 2'b10: Divide by 4 2'b11: Reserved" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CTRL_M0_15_12" width="4" begin="15" end="12" resetval="0x1" description="This field controls the Ring VCO Frequency drift with temperature. It controls the mix of vtref bias and external bias to keep the temperature drift for the ring low, by driving the cmnda_pll0_vco_ring_cmos_sel signal going into the common analog." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CTRL_M0_8" width="1" begin="8" end="8" resetval="0x0" description="PLL VCO select: Selects the VCO mode of operation, by driving the cmnda_pll0_vco_sel signal going into the common analog. 1'b0: LC tank mode 1'b1: Ring oscillator mode" range="8" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CTRL_M0_5" width="1" begin="5" end="5" resetval="0x0" description="PLL feedback divider clock select: This signal selects which internal PLL clock will be used to drive the cmnda_pll0_fb_divider_clk, by driving the cmnda_pll0_fb_divider_clk_sel signal going into the common analog. 1'b0: Feedback divider clock 1'b1: PLL digital rate clock" range="5" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CTRL_M0_4" width="1" begin="4" end="4" resetval="0x1" description="PLL feedback divider pre-scale: controls the feedback divider pre-scale, by driving the cmnda_pll0_div24_sel signal going into the common analog.  One should read the description of the PLL in section 10.4 Dual VCO PLL on page 411 for detailed information about the function of this divider control. 1'b0: Divide by 2 - When using the delta sigma modulator, this setting results in lower noise on the PLL output clock, but higher power. 1'b1: Divide by 4 - When using the delta sigma modulator, this setting results in higher noise on the PLL output clock, but lower power.  This setting is ideal for cases when the delta sigma modulator is not used, because is results in both lower noise and lower power." range="4" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CTRL_M0_1_0" width="2" begin="1" end="0" resetval="0x2" description="PLL PFD reset delay: Controls the minimum reset pulse width for the PFD.  This drives the cmnda_pll0_pfd_rst_dly signal going into the common analog.  The following lists the reset pulse width values for typical conditions for each of the possible values for this field. 2'b00 : Delay = 257.5 pSec (minimum) 2'b01 : Delay = 337.4 pSec 2'b10 : Delay = 415.2 pSec 2'b11 : Delay = 493.2 pSec (maximum)" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0" acronym="WIZ16B8M4CT3_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0" offset="0x344" width="32" description="">
		<bitfield id="CMN_PDIAG_PLL0_ITRIM_M0_7_0" width="8" begin="23" end="16" resetval="0x15" description="PLL VCO bias current trim code: Controls the tank currents in the PLL LC tank circuit.  This field drives the cmnda_pll0_vco_bias_current_trim signal going to the analog." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_OVRD_M0_3" width="1" begin="3" end="3" resetval="0x0" description="PLL VCO calibration enable override enable: When active (1'b1), the PLL VCO calibration enable override bit in this register, can be used to directly control the enable of the VCO calibration function in the PLL (instead of the VCO calibration module)." range="3" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_OVRD_M0_2" width="1" begin="2" end="2" resetval="0x0" description="PLL VCO calibration enable override: When enabled by the PLL VCO calibration enable override enable bit in this register, this bit will directly control the enable of the VCO calibration function in the PLL." range="2" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_OVRD_M0_1" width="1" begin="1" end="1" resetval="0x0" description="PLL phase lock detect enable : Enables the diagnostic PLL phase lock detect function in the analog.  This activates the cmnda_pll0_ph_lock_en signal going into the analog." range="1" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_OVRD_M0_0" width="1" begin="0" end="0" resetval="0x0" description="PLL phase lock detected : When enabled by the PLL phase lock detect enable bit in this register, this bit indicates that a PLL phase lock has been detected.  This is the current value of the cmnda_pll0_ph_lock_detect signal coming from the analog." range="0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PDIAG_PLL0_CP_IADJ_M0__CMN_PDIAG_PLL0_CP_PADJ_M0" acronym="WIZ16B8M4CT3_CMN_PDIAG_PLL0_CP_IADJ_M0__CMN_PDIAG_PLL0_CP_PADJ_M0" offset="0x348" width="32" description="">
		<bitfield id="CMN_PDIAG_PLL0_CP_IADJ_M0_15_8" width="8" begin="31" end="24" resetval="0x8" description="PLL charge pump integral path capacitance adjust: Adjusts the charge pump integral path capacitance, by driving the cmnda_pll0_cp_int_cap_adj signal going to the analog." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CP_IADJ_M0_7_0" width="8" begin="23" end="16" resetval="0x8" description="PLL charge pump integral path current adjust: Adjusts the charge pump integral path current, by driving the cmnda_pll0_cp_int_cur_adj signal going to the analog." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CP_PADJ_M0_15_8" width="8" begin="15" end="8" resetval="0x0" description="PLL charge pump proportional path capacitance adjust: Adjusts the charge pump proportional path capacitance, by driving the cmnda_pll0_cp_prop_cap_adj signal going to the analog." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CP_PADJ_M0_7_0" width="8" begin="7" end="0" resetval="0x40" description="PLL charge pump proportional path current adjust: Adjusts the charge pump proportional path current, by driving the cmnda_pll0_cp_prop_cur_adj signal going to the analog." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0" acronym="WIZ16B8M4CT3_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0" offset="0x34C" width="32" description="">
		<bitfield id="CMN_PDIAG_PLL0_CP_TUNE_M0_1_0" width="2" begin="17" end="16" resetval="0x1" description="PLL charge pump calibration reference voltage tune: Adjusts the charge pump calibration reference voltage, by driving the cmnda_pll0_cp_vref_tune signal going to the analog.  2'b00 : minimum 2'b01 2'b10 2'b11 maximum" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_FILT_PADJ_M0_11_8" width="4" begin="11" end="8" resetval="0x0" description="PLL proportional path filter capacitance adjust: Adjusts the proportional path filter capacitance, by driving the cmnda_pll0_filt_c_adj signal going to the analog." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_FILT_PADJ_M0_3_0" width="4" begin="3" end="0" resetval="0x0" description="PLL proportional path filter resistance adjust: Adjusts the proportional path filter resistance, by driving the cmnda_pll0_filt_r_adj signal going to the analog." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1" acronym="WIZ16B8M4CT3_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1" offset="0x360" width="32" description="">
		<bitfield id="CMN_PDIAG_PLL0_CLK_SEL_M1_15" width="1" begin="31" end="31" resetval="0x0" description="PLL 0 clock 1 divider enable: This bit enables the divider used to generate the cmnda_pll0_clk_1, from the PLL high speed clock." range="31" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CLK_SEL_M1_14_12" width="3" begin="30" end="28" resetval="0x0" description="PLL 0 clock 1 divider select: This field selects the divider value used to generate the cmnda_pll0_clk_1, from the PLL high speed clock, by driving the cmnda_pll0_clk_1_div_sel signal to the analog.  The encoding of this signal is as follows. All codes currently result in divide by 16." range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CLK_SEL_M1_11_8" width="4" begin="27" end="24" resetval="0x4" description="PLL 0 clock 0 and derived reference clock divider select: This field selects the divider value used to generate the cmnda_pll0_clk_0 and derived reference clock, from the PLL high speed clock, by driving the cmnda_pll0_clk_0_div_sel signal to the analog.  The encoding of this signal is as follows.   Note: There are different divider values per bit for associated with each clock." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CLK_SEL_M1_1_0" width="2" begin="17" end="16" resetval="0x0" description="PLL 0 clock select: This field selects one of 3 possible high speed output clocks from PLL 0, to drive on the high speed analog clock 0, by driving the cmnda_pll0_clk_sel signal to the analog.  The encoding for this is as follows. 2'b00: Divide by 1 2'b01: Divide by 2 2'b10: Divide by 4 2'b11: Reserved" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CTRL_M1_15_12" width="4" begin="15" end="12" resetval="0x1" description="This field controls the Ring VCO Frequency drift with temperature. It controls the mix of vtref bias and external bias to keep the temperature drift for the ring low, by driving the cmnda_pll0_vco_ring_cmos_sel signal going into the common analog." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CTRL_M1_8" width="1" begin="8" end="8" resetval="0x0" description="PLL VCO select: Selects the VCO mode of operation, by driving the cmnda_pll0_vco_sel signal going into the common analog. 1'b0: LC tank mode 1'b1: Ring oscillator mode" range="8" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CTRL_M1_5" width="1" begin="5" end="5" resetval="0x0" description="PLL feedback divider clock select: This signal selects which internal PLL clock will be used to drive the cmnda_pll0_fb_divider_clk,driving the cmnda_pll0_fb_divider_clk_sel signal going into the common analog. 1'b0: Feedback divider clock 1'b1: PLL digital rate clock" range="5" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CTRL_M1_4" width="1" begin="4" end="4" resetval="0x1" description="PLL feedback divider pre-scale: controls the feedback divider pre-scale, by driving the cmnda_pll0_div24_sel signal going into the common analog.  One should read the description of the PLL in section 10.4 Dual VCO PLL on page 411 for detailed information about the function of this divider control. 1'b0: Divide by 2 - When using the delta sigma modulator, this setting results in lower noise on the PLL output clock, but higher power. 1'b1: Divide by 4 - When using the delta sigma modulator, this setting results in higher noise on the PLL output clock, but lower power.  This setting is ideal for cases when the delta sigma modulator is not used, because is results in both lower noise and lower power." range="4" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CTRL_M1_1_0" width="2" begin="1" end="0" resetval="0x2" description="PLL PFD reset delay: Controls the minimum reset pulse width for the PFD.  This drives the cmnda_pll0_pfd_rst_dly signal going into the common analog.  The following lists the reset pulse width values for typical conditions for each of the possible values for this field. 2'b00 : Delay = 257.5 pSec (minimum) 2'b01 : Delay = 337.4 pSec 2'b10 : Delay = 415.2 pSec 2'b11 : Delay = 493.2 pSec (maximum)" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1" acronym="WIZ16B8M4CT3_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1" offset="0x364" width="32" description="">
		<bitfield id="CMN_PDIAG_PLL0_ITRIM_M1_7_0" width="8" begin="23" end="16" resetval="0x15" description="PLL VCO bias current trim code: Controls the tank currents in the PLL LC tank circuit.  This field drives the cmnda_pll0_vco_bias_current_trim signal going to the analog." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_OVRD_M1_3" width="1" begin="3" end="3" resetval="0x0" description="PLL VCO calibration enable override enable: When active (1'b1), the PLL VCO calibration enable override bit in this register, can be used to directly control the enable of the VCO calibration function in the PLL (instead of the VCO calibration module)." range="3" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_OVRD_M1_2" width="1" begin="2" end="2" resetval="0x0" description="PLL VCO calibration enable override: When enabled by the PLL VCO calibration enable override enable bit in this register, this bit will directly control the enable of the VCO calibration function in the PLL." range="2" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_OVRD_M1_1" width="1" begin="1" end="1" resetval="0x0" description="PLL phase lock detect enable : Enables the diagnostic PLL phase lock detect function in the analog.  This activates the cmnda_pll0_ph_lock_en signal going into the analog." range="1" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_OVRD_M1_0" width="1" begin="0" end="0" resetval="0x0" description="PLL phase lock detected : When enabled by the PLL phase lock detect enable bit in this register, this bit indicates that a PLL phase lock has been detected.  This is the current value of the cmnda_pll0_ph_lock_detect signal coming from the analog." range="0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PDIAG_PLL0_CP_IADJ_M1__CMN_PDIAG_PLL0_CP_PADJ_M1" acronym="WIZ16B8M4CT3_CMN_PDIAG_PLL0_CP_IADJ_M1__CMN_PDIAG_PLL0_CP_PADJ_M1" offset="0x368" width="32" description="">
		<bitfield id="CMN_PDIAG_PLL0_CP_IADJ_M1_15_8" width="8" begin="31" end="24" resetval="0x8" description="PLL charge pump integral path capacitance adjust: Adjusts the charge pump integral path capacitance, by driving the cmnda_pll0_cp_int_cap_adj signal going to the analog." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CP_IADJ_M1_7_0" width="8" begin="23" end="16" resetval="0x8" description="PLL charge pump integral path current adjust: Adjusts the charge pump integral path current, by driving the cmnda_pll0_cp_int_cur_adj signal going to the analog." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CP_PADJ_M1_15_8" width="8" begin="15" end="8" resetval="0x1" description="PLL charge pump proportional path capacitance adjust: Adjusts the charge pump proportional path capacitance, by driving the cmnda_pll0_cp_prop_cap_adj signal going to the analog." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_CP_PADJ_M1_7_0" width="8" begin="7" end="0" resetval="0x40" description="PLL charge pump proportional path current adjust: Adjusts the charge pump proportional path current, by driving the cmnda_pll0_cp_prop_cur_adj signal going to the analog." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1" acronym="WIZ16B8M4CT3_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1" offset="0x36C" width="32" description="">
		<bitfield id="CMN_PDIAG_PLL0_CP_TUNE_M1_1_0" width="2" begin="17" end="16" resetval="0x1" description="PLL charge pump calibration reference voltage tune: Adjusts the charge pump calibration reference voltage, by driving the cmnda_pll0_cp_vref_tune signal going to the analog.  2'b00 : minimum 2'b01 2'b10 2'b11 maximum" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_FILT_PADJ_M1_11_8" width="4" begin="11" end="8" resetval="0x0" description="PLL proportional path filter capacitance adjust: Adjusts the proportional path filter capacitance, by driving the cmnda_pll0_filt_c_adj signal going to the analog." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL0_FILT_PADJ_M1_3_0" width="4" begin="3" end="0" resetval="0x0" description="PLL proportional path filter resistance adjust: Adjusts the proportional path filter resistance, by driving the cmnda_pll0_filt_r_adj signal going to the analog." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0" acronym="WIZ16B8M4CT3_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0" offset="0x380" width="32" description="">
		<bitfield id="CMN_PDIAG_PLL1_CLK_SEL_M0_15" width="1" begin="31" end="31" resetval="0x0" description="PLL 1 clock 1 divider enable: This bit enables the divider used to generate the cmnda_pll1_clk_1, from the PLL high speed clock." range="31" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL1_CLK_SEL_M0_14_12" width="3" begin="30" end="28" resetval="0x0" description="PLL 1 clock 1 divider select: This field selects the divider value used to generate the cmnda_pll1_clk_1, from the PLL high speed clock, by driving the cmnda_pll1_clk_1_div_sel signal to the analog.  The encoding of this signal is as follows. All codes currently result in divide by 16." range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL1_CLK_SEL_M0_11_8" width="4" begin="27" end="24" resetval="0x4" description="PLL 1 clock 0 and derived reference clock divider select: This field selects the divider value used to generate the cmnda_pll1_clk_0 and derived reference clock, from the PLL high speed clock, by driving the cmnda_pll1_clk_0_div_sel signal to the analog.  The encoding of this signal is as follows.   Note: There are different divider values per bit for associated with each clock." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL1_CLK_SEL_M0_1_0" width="2" begin="17" end="16" resetval="0x0" description="PLL 1 clock select: This field selects one of 3 possible high speed output clocks from PLL 1, to drive on the high speed analog clock 1, by driving the cmnda_pll1_clk_sel signal to the analog.  The encoding for this is as follows. 2'b00: Divide by 1 2'b01: Divide by 2 2'b10: Divide by 4 2'b11: Reserved" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL1_CTRL_M0_15_12" width="4" begin="15" end="12" resetval="0x1" description=" This field controls the Ring VCO Frequency drift with temperature. It controls the mix of vtref bias and external bias to keep the temperature drift for the ring low, by driving the cmnda_pll1_vco_ring_cmos_sel signal going into the common analog." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL1_CTRL_M0_8" width="1" begin="8" end="8" resetval="0x0" description="PLL VCO select: Selects the VCO mode of operation, by driving the cmnda_pll1_vco_sel signal going into the common analog. 1'b0: LC tank mode 1'b1: Ring oscillator mode" range="8" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL1_CTRL_M0_5" width="1" begin="5" end="5" resetval="0x0" description="PLL feedback divider clock select: This signal selects which internal PLL clock will be used to drive the cmnda_pll1_fb_divider_clk,driving the cmnda_pll1_fb_divider_clk_sel signal going into the common analog. 1'b0: Feedback divider clock 1'b1: PLL digital rate clock" range="5" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL1_CTRL_M0_4" width="1" begin="4" end="4" resetval="0x1" description="PLL feedback divider pre-scale: controls the feedback divider pre-scale, by driving the cmnda_pll1_div24_sel signal going into the common analog.  One should read the description of the PLL in section 10.4 Dual VCO PLL on page 411 for detailed information about the function of this divider control. 1'b0: Divide by 2 - When using the delta sigma modulator, this setting results in lower noise on the PLL output clock, but higher power. 1'b1: Divide by 4 - When using the delta sigma modulator, this setting results in higher noise on the PLL output clock, but lower power.  This setting is ideal for cases when the delta sigma modulator is not used, because is results in both lower noise and lower power." range="4" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL1_CTRL_M0_1_0" width="2" begin="1" end="0" resetval="0x2" description="PLL PFD reset delay: Controls the minimum reset pulse width for the PFD.  This drives the cmnda_pll1_pfd_rst_dly signal going into the common analog.  The following lists the reset pulse width values for typical conditions for each of the possible values for this field. 2'b00 : Delay = 257.5 pSec (minimum) 2'b01 : Delay = 337.4 pSec 2'b10 : Delay = 415.2 pSec 2'b11 : Delay = 493.2 pSec (maximum)" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0" acronym="WIZ16B8M4CT3_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0" offset="0x384" width="32" description="">
		<bitfield id="CMN_PDIAG_PLL1_ITRIM_M0_7_0" width="8" begin="23" end="16" resetval="0x15" description="PLL VCO bias current trim code: Controls the tank currents in the PLL LC tank circuit.  This field drives the cmnda_pll1_vco_bias_current_trim signal going to the analog." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL1_OVRD_M0_3" width="1" begin="3" end="3" resetval="0x0" description="PLL VCO calibration enable override enable: When active (1'b1), the PLL VCO calibration enable override bit in this register, can be used to directly control the enable of the VCO calibration function in the PLL (instead of the VCO calibration module)." range="3" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL1_OVRD_M0_2" width="1" begin="2" end="2" resetval="0x0" description="PLL VCO calibration enable override: When enabled by the PLL VCO calibration enable override enable bit in this register, this bit will directly control the enable of the VCO calibration function in the PLL." range="2" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL1_OVRD_M0_1" width="1" begin="1" end="1" resetval="0x0" description="PLL phase lock detect enable : Enables the diagnostic PLL phase lock detect function in the analog.  This activates the cmnda_pll1_ph_lock_en signal going into the analog." range="1" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL1_OVRD_M0_0" width="1" begin="0" end="0" resetval="0x0" description="PLL phase lock detected : When enabled by the PLL phase lock detect enable bit in this register, this bit indicates that a PLL phase lock has been detected.  This is the current value of the cmnda_pll1_ph_lock_detect signal coming from the analog." range="0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PDIAG_PLL1_CP_IADJ_M0__CMN_PDIAG_PLL1_CP_PADJ_M0" acronym="WIZ16B8M4CT3_CMN_PDIAG_PLL1_CP_IADJ_M0__CMN_PDIAG_PLL1_CP_PADJ_M0" offset="0x388" width="32" description="">
		<bitfield id="CMN_PDIAG_PLL1_CP_IADJ_M0_15_8" width="8" begin="31" end="24" resetval="0x8" description="PLL charge pump integral path capacitance adjust: Adjusts the charge pump integral path capacitance, by driving the cmnda_pll1_cp_int_cap_adj signal going to the analog." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL1_CP_IADJ_M0_7_0" width="8" begin="23" end="16" resetval="0x8" description="PLL charge pump integral path current adjust: Adjusts the charge pump integral path current, by driving the cmnda_pll1_cp_int_cur_adj signal going to the analog." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL1_CP_PADJ_M0_15_8" width="8" begin="15" end="8" resetval="0x1" description="PLL charge pump proportional path capacitance adjust: Adjusts the charge pump proportional path capacitance, by driving the cmnda_pll1_cp_prop_cap_adj signal going to the analog." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL1_CP_PADJ_M0_7_0" width="8" begin="7" end="0" resetval="0x40" description="PLL charge pump proportional path current adjust: Adjusts the charge pump proportional path current, by driving the cmnda_pll0_cp_prop_cur_adj signal going to the analog." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0" acronym="WIZ16B8M4CT3_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0" offset="0x38C" width="32" description="">
		<bitfield id="CMN_PDIAG_PLL1_CP_TUNE_M0_1_0" width="2" begin="17" end="16" resetval="0x1" description="PLL charge pump calibration reference voltage tune: Adjusts the charge pump calibration reference voltage, by driving the cmnda_pll1_cp_vref_tune signal going to the analog.  2'b00 : minimum 2'b01 2'b10 2'b11 maximum" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL1_FILT_PADJ_M0_11_8" width="4" begin="11" end="8" resetval="0x0" description="PLL proportional path filter capacitance adjust: Adjusts the proportional path filter capacitance, by driving the cmnda_pll1_filt_c_adj signal going to the analog." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="CMN_PDIAG_PLL1_FILT_PADJ_M0_3_0" width="4" begin="3" end="0" resetval="0x0" description="PLL proportional path filter resistance adjust: Adjusts the proportional path filter resistance, by driving the cmnda_pll1_filt_r_adj signal going to the analog." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD" acronym="WIZ16B8M4CT3_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD" offset="0x3C0" width="32" description="">
		<bitfield id="CMN_DIAG_BIAS_OVRD1_14_12" width="3" begin="30" end="28" resetval="0x3" description="Receiver resistor calibration current adjust: This field is used to adjust the receiver resistor calibration bias current.  It drives the cmnda_bias_rx_rescal_adj signal going to the analog.  The following list shows the encoding of this field. 3'b000 : 110.72 uA 3'b001 : 112.50 uA 3'b010 : 114.29 uA 3'b011 : 116.07 uA 3'b100 : 117.86 uA 3'b101 : 119.64 uA 3'b110 : 121.43 uA 3'b111 : 123.22  uA" range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="CMN_DIAG_BIAS_OVRD1_10_8" width="3" begin="26" end="24" resetval="0x6" description="Transmitter resistor calibration current adjust: This field is used to adjust the transmitter resistor calibration bias current.  It drives the cmnda_bias_tx_rescal_adj signal going to the analog.  The following list shows the encoding of this field. 3'b000 : 110.72 uA 3'b001 : 112.50 uA 3'b010 : 114.29 uA 3'b011 : 116.07 uA 3'b100 : 117.86 uA 3'b101 : 119.64 uA 3'b110 : 121.43 uA 3'b111 : 123.22  uA" range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="CMN_DIAG_BIAS_OVRD1_7_4" width="4" begin="23" end="20" resetval="0x0" description="Reserved - spare" range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="CMN_DIAG_BIAS_OVRD1_0" width="1" begin="16" end="16" resetval="0x0" description="Reserved - spare" range="16" rwaccess="R/W"/> 
		<bitfield id="CMN_DIAG_BANDGAP_OVRD_11_8" width="4" begin="11" end="8" resetval="0x0" description="Bandgap startup circuit startup count : Identifies the status of the bandgap startup counter.  This bit is driven by the cmnda_bias_bg_start_count signal coming from the analog." range="11 - 8" rwaccess="R"/> 
		<bitfield id="CMN_DIAG_BANDGAP_OVRD_4" width="1" begin="4" end="4" resetval="0x0" description="Bandgap startup circuit select : Selects the startup circuit to be used for the bias / bandgap circuits, by driving the cmnda_bias_bg_start_sel signal going to the analog. 1'b0: Analog comparator startup circuit 1'b1: Ring oscillator startup circuit" range="4" rwaccess="R/W"/> 
		<bitfield id="CMN_DIAG_BANDGAP_OVRD_3_2" width="2" begin="3" end="2" resetval="0x1" description="Bandgap startup circuit sense voltage adjust : This field is used to adjust the bandgap startup circuit sense voltage, by driving the cmnda_bias_bg_start_adj signal to the analog.  The following list shows the encoding of this field. 2'b00 : 543.0 mV 2'b01 : 558.5 mV 2'b10 : 574.0 mV 2'b11 : Reserved" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="CMN_DIAG_BANDGAP_OVRD_1_0" width="2" begin="1" end="0" resetval="0x1" description="Bandgap voltage adjust : This field is used to adjust the bandgap voltage, by driving the cmnda_bias_bg_adj signal to the analog.  The following list shows the encoding of this field. 2'b00 : 414.7 mV 2'b01 : 440.7 mV 2'b10 : 446.7 mV 2'b11 : 446.7 mV" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2" acronym="WIZ16B8M4CT3_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2" offset="0x3C4" width="32" description="">
		<bitfield id="CMN_DIAG_VREG_CTRL_0" width="1" begin="16" end="16" resetval="0x0" description="Voltage regulator reference voltage select: Selects the reference voltage used for the voltage regulator in common, by driving the cmnda_vreg_ref_sel signal to the analog. 1'b0: Bandgap supply 1'b1: Core supply" range="16" rwaccess="R/W"/> 
		<bitfield id="CMN_DIAG_BIAS_OVRD2_5" width="1" begin="5" end="5" resetval="0x0" description="Bias filter bypass enable override enable: When active (1'b1), the bias filter bypass enable override bit in this register, can be used to directly control the bias filter bypass enable function." range="5" rwaccess="R/W"/> 
		<bitfield id="CMN_DIAG_BIAS_OVRD2_4" width="1" begin="4" end="4" resetval="0x0" description="Bias filter bypass enable override: When enabled by the bias filter bypass enable override enable bit in this register, this bit will directly control the bias filter bypass enable function." range="4" rwaccess="R/W"/> 
		<bitfield id="CMN_DIAG_BIAS_OVRD2_1_0" width="2" begin="1" end="0" resetval="0x0" description="Regulator bandgap reference voltage adjust: This field is used to adjust the regulator bandgap reference voltage, by driving the cmnda_bias_vreg_adj signal to the analog.  The encoding of this field is as follows. 2'b00 : 850 mV 2'b01 : 830 mV 2'b10 : 810 mV 2'b11 : Reserved" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL" acronym="WIZ16B8M4CT3_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL" offset="0x3C8" width="32" description="">
		<bitfield id="CMN_DIAG_SH_BANDGAP_5" width="1" begin="21" end="21" resetval="0x0" description="Bandgap up value: Bandgap calibration up signal value, as it is currently captured in the sample and hold latches." range="21" rwaccess="R"/> 
		<bitfield id="CMN_DIAG_SH_BANDGAP_4_0" width="5" begin="20" end="16" resetval="0x0" description="Bandgap auto zero select value: Bandgap calibration auto zero select signal value, as it is currently captured in the sample and hold latches." range="20 - 16" rwaccess="R"/> 
		<bitfield id="CMN_DIAG_PM_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="Process monitor enable: Enables the analog process monitor, by driving the cmnda_pcm_en signal to the analog. 1'b0: Disabled 1'b1: Enabled" range="4" rwaccess="R/W"/> 
		<bitfield id="CMN_DIAG_PM_CTRL_2_0" width="3" begin="2" end="0" resetval="0x0" description="Process monitor mode select: Selects the mode of the analog process monitor, by driving the cmnda_pcm_sel signal to the analog. 000 : SVT 11nm oscillator,  001 : LVT 11nm oscillator,  010 : ULVT 11nm oscillator,  011 : IO oscillator,  100 : SVT 36nm oscillator,  101 : LVT 36nm oscillator,  110 : ULVT 36nm oscillator,  111 : Reserved" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR" acronym="WIZ16B8M4CT3_CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR" offset="0x3CC" width="32" description="">
		<bitfield id="CMN_DIAG_SH_SDCLK_4_0" width="5" begin="20" end="16" resetval="0x0" description="Signal detect clock code: Signal detect clock calibration code signal value, as it is currently captured in the sample and hold latches." range="20 - 16" rwaccess="R"/> 
		<bitfield id="CMN_DIAG_SH_RESISTOR_13_8" width="6" begin="13" end="8" resetval="0x0" description="TX resistor  code: TX resistor calibration code signal value, as it is currently captured in the sample and hold latches." range="13 - 8" rwaccess="R"/> 
		<bitfield id="CMN_DIAG_SH_RESISTOR_3_0" width="4" begin="3" end="0" resetval="0x0" description="RX resistor  code: RX resistor calibration code signal value, as it is currently captured in the sample and hold latches." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1" acronym="WIZ16B8M4CT3_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1" offset="0x3D0" width="32" description="">
		<bitfield id="CMN_DIAG_ATB_CTRL2_12_11" width="2" begin="28" end="27" resetval="0x0" description="ATB component type select: These bits specify which component type is currently selected by the ATB, as specified below. 2'b00: Common 2'b01: Transmitter 2'b10: Receiver 2'b11: Reserved" range="28 - 27" rwaccess="R/W"/> 
		<bitfield id="CMN_DIAG_ATB_CTRL2_10_6" width="5" begin="26" end="22" resetval="0x0" description="ATB component sub address: Specifies the sub address of the component being selected.  In this design, the sub address must be 0 when accessing the common, and the lane number when accessing a transmitter or receiver." range="26 - 22" rwaccess="R/W"/> 
		<bitfield id="CMN_DIAG_ATB_CTRL2_5_0" width="6" begin="21" end="16" resetval="0x0" description="ATB test point address: Specifies the exact point in the selected analog component to be observed." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_DIAG_ATB_CTRL1_1" width="1" begin="1" end="1" resetval="0x0" description="Core side ATB enable: When active (1'b) and the ATB enable bit in this register is also active, the ATB signals will be driven on the core side ATB signals." range="1" rwaccess="R/W"/> 
		<bitfield id="CMN_DIAG_ATB_CTRL1_0" width="1" begin="0" end="0" resetval="0x0" description="ATB enable: When active (1'b1), the ATB test function is enabled." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0" acronym="WIZ16B8M4CT3_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0" offset="0x3D4" width="32" description="">
		<bitfield id="CMN_DIAG_ATB_ADC_CTRL1_13" width="1" begin="29" end="29" resetval="0x0" description="ATB ADC offset correction enable : Enables internal auto generated offset correction mode, by driving the cmnda_atba2d_en_off_cor signal to the analog.  1'b0: Disabled 1'b1: Enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="CMN_DIAG_ATB_ADC_CTRL1_12" width="1" begin="28" end="28" resetval="0x0" description="ATB ADC force cap values : Forces a positive or negative voltage on the internal cap, by driving the cmnda_atba2d_frc_val signal to the analog. 1'b0: Forces a negative voltage on the cap. 1'b1: Forces a positive voltage on the cap." range="28" rwaccess="R/W"/> 
		<bitfield id="CMN_DIAG_ATB_ADC_CTRL1_11" width="1" begin="27" end="27" resetval="0x0" description="ATB ADC enable manual offset correction : When this signal is active, the value in the ATB ADC manual offset correction value field of this register is used to manually control the offset correction, by driving the cmnda_atba2d_off_byp_en signal to the analog. 1'b0: Disabled 1'b1: Enabled" range="27" rwaccess="R/W"/> 
		<bitfield id="CMN_DIAG_ATB_ADC_CTRL1_8_4" width="5" begin="24" end="20" resetval="0x0" description="ATB ADC manual offset correction value : When the ATB ADC enable manual offset correction bit in this register is active, this field is used to manually control the offset correction, by driving the cmnda_atba2d_off_adj_byp signal to the analog." range="24 - 20" rwaccess="R/W"/> 
		<bitfield id="CMN_DIAG_ATB_ADC_CTRL1_3_0" width="4" begin="19" end="16" resetval="0x0" description="ATB ADC mode : This field indicates the mode the analog to digital converter is in.  This field directly controls the cmnda_atba2d_adcmode signal going to the analog.  For current mode measurements (ATB analog to digital converter mode == 3'b101), the current is equal to (Code/256)*0.6901/10.5K uA. The following list describes each of the modes, and the value used to select it. 4'b0000: Hi-Z Mode 4'b0001: atb0 and local gnd 4'b0010: atb0 assumed remote gnd 4'b0011: atb1 and local gnd 4'b0100: atb1 assumed remote gnd 4'b0101: 10K between atb0 and agnd 4'b0110: Offset Measure Mode volt offset 4'b0111: Offset Measure Mode current offset 4'b1000: BIST mode - force cap 1 polarity based on the ADC force cap values bit in this register. 4'b1001: BIST mode - force cap 2 polarity based on the ADC force cap values bit in this register. 4'b1010: BIST mode - force cap 3 polarity based on the ADC force cap values bit in this register. 4'b1011: BIST mode - force cap 4 polarity based on the ADC force cap values bit in this register. 4'b1100: BIST mode - force cap 5 polarity based on the ADC force cap values bit in this register. 4'b1101: BIST mode - force cap 6 polarity based on the ADC force cap values bit in this register. 4'b1110: BIST mode - force cap 7 polarity based on the ADC force cap values bit in this register. 4'b1111: BIST mode - force cap 8 polarity based on the ADC force cap values bit in this register. BIST mode procedure:" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_DIAG_ATB_ADC_CTRL0_15" width="1" begin="15" end="15" resetval="0x0" description="ATB analog ADC enable: This enables the analog ADC function, by driving the cmnda_atba2d_en signal to the analog.  This bit must be set to the enabled state before starting an ATB ADC process using the other bits in this register. 1'b0: ADC disabled 1'b1: ADC enabled" range="15" rwaccess="R/W"/> 
		<bitfield id="CMN_DIAG_ATB_ADC_CTRL0_14" width="1" begin="14" end="14" resetval="0x0" description="Start ATB ADC process: Activating (1'b1) this bit will start the ATB ADC process. This signal must remain active until the ATB ADC process is complete, as indicated by the ATB ADC process done bit in this register. To start another ATB ADC process, this bit must first be deactivated until the ATB ADC process done bit in this register is also cleared.  This bit drives the cmnda_atba2d_start signal to the analog." range="14" rwaccess="R/W"/> 
		<bitfield id="CMN_DIAG_ATB_ADC_CTRL0_13" width="1" begin="13" end="13" resetval="0x0" description="ATB ADC process done: This bit will be set to 1'b1 when the ATB ADC process is complete, and the data in the ATB ADC code field of this register is considered valid. Once set to 1'b1, it will remain set until the Start ATB ADC process bit in this register is set to 1'b0.  This bit is driven by the cmnda_atba2d_dvalid signal from the analog." range="13" rwaccess="R"/> 
		<bitfield id="CMN_DIAG_ATB_ADC_CTRL0_7_0" width="8" begin="7" end="0" resetval="0x0" description="ATB ADC data code: This is the digital code representing the level of the analog ATB signal that was digitized by the analog ADC.  This code is only valid when the ATB ADC process done bit in this register is active (1'b1).  The voltage represented by this value is equal to code/256*0.94." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL" acronym="WIZ16B8M4CT3_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL" offset="0x3D8" width="32" description="">
		<bitfield id="CMN_DIAG_RST_DIAG_11" width="1" begin="27" end="27" resetval="0x0" description="Current state of the cmn_sd_clk_cal_fb_clk_reset_n reset." range="27" rwaccess="R"/> 
		<bitfield id="CMN_DIAG_RST_DIAG_10" width="1" begin="26" end="26" resetval="0x0" description="Current state of the cmn_sd_clk_cal_ref_clk_reset_n reset." range="26" rwaccess="R"/> 
		<bitfield id="CMN_DIAG_RST_DIAG_9" width="1" begin="25" end="25" resetval="0x0" description="Current state of the cmn_pll1_dsm_reset_n reset." range="25" rwaccess="R"/> 
		<bitfield id="CMN_DIAG_RST_DIAG_8" width="1" begin="24" end="24" resetval="0x0" description="Current state of the cmn_pll0_dsm_reset_n reset." range="24" rwaccess="R"/> 
		<bitfield id="CMN_DIAG_RST_DIAG_7" width="1" begin="23" end="23" resetval="0x0" description="Current state of the cmn_pll1_vco_cal_fbdiv_clk_reset_n reset." range="23" rwaccess="R"/> 
		<bitfield id="CMN_DIAG_RST_DIAG_6" width="1" begin="22" end="22" resetval="0x0" description="Current state of the cmn_pll1_lock_det_fbdiv_clk_reset_n reset." range="22" rwaccess="R"/> 
		<bitfield id="CMN_DIAG_RST_DIAG_5" width="1" begin="21" end="21" resetval="0x0" description="Current state of the cmn_pll1_vco_cal_ref_clk_reset_n reset." range="21" rwaccess="R"/> 
		<bitfield id="CMN_DIAG_RST_DIAG_4" width="1" begin="20" end="20" resetval="0x0" description="Current state of the cmn_pll1_lock_det_ref_clk_reset_n reset." range="20" rwaccess="R"/> 
		<bitfield id="CMN_DIAG_RST_DIAG_3" width="1" begin="19" end="19" resetval="0x0" description="Current state of the cmn_pll0_vco_cal_fbdiv_clk_reset_n reset." range="19" rwaccess="R"/> 
		<bitfield id="CMN_DIAG_RST_DIAG_2" width="1" begin="18" end="18" resetval="0x0" description="Current state of the cmn_pll0_lock_det_fbdiv_clk_reset_n reset." range="18" rwaccess="R"/> 
		<bitfield id="CMN_DIAG_RST_DIAG_1" width="1" begin="17" end="17" resetval="0x0" description="Current state of the cmn_pll0_vco_cal_ref_clk_reset_n reset." range="17" rwaccess="R"/> 
		<bitfield id="CMN_DIAG_RST_DIAG_0" width="1" begin="16" end="16" resetval="0x0" description="Current state of the cmn_pll0_lock_det_ref_clk_reset_n reset." range="16" rwaccess="R"/> 
		<bitfield id="CMN_DIAG_HSRRSM_CTRL_6_4" width="3" begin="6" end="4" resetval="0x1" description="Transceiver reset delay : Species the number of PSM clock cycles the transceiver common high speed reset state machine stays in the delay state." range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="CMN_DIAG_HSRRSM_CTRL_2_0" width="3" begin="2" end="0" resetval="0x1" description="Transmitter reset delay : Species the number of PSM clock cycles the transmitter common high speed reset state machine stays in the delay state." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_CMN_DIAG_ACYA__CMN_DIAG_DCYA" acronym="WIZ16B8M4CT3_CMN_DIAG_ACYA__CMN_DIAG_DCYA" offset="0x3DC" width="32" description="">
		<bitfield id="CMN_DIAG_ACYA_7_4" width="4" begin="23" end="20" resetval="0x0" description="Reserved - spare" range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="CMN_DIAG_ACYA_3_0" width="4" begin="19" end="16" resetval="0x0" description="PLL charge pump proportional gain adjust: Adjusts the charge pump gain for the PLLs to help manage bandwidth.  The following is the encoding of this field. 4'b0000: vctrip + 0 mV 4'b0001: vctrip + 15 mV 4'b0011: vctrip + 30 mV 4'b0111: vctrip + 45 mV 4'b1111: vctrip + 60 mV" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="CMN_DIAG_DCYA_7_0" width="8" begin="7" end="0" resetval="0x0" description="Reserved - spare" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_MOD_VER" acronym="WIZ16B8M4CT3_MOD_VER" offset="0x0" width="32" description="">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Module Scheme" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Module Business Unit" range="29 - 28" rwaccess="R"/> 
		<bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x2442" description="WIZ16B8M4CT3 module ID." range="27 - 16" rwaccess="R"/> 
		<bitfield id="RTL_VERSION" width="5" begin="15" end="11" resetval="0x7" description="RTL Version." range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJOR_REVISION" width="3" begin="10" end="8" resetval="0x0" description="Major Revision." range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM_REVISION" width="2" begin="7" end="6" resetval="0x0" description="Custom Revision." range="7 - 6" rwaccess="R"/> 
		<bitfield id="MINOR_REVISION" width="6" begin="5" end="0" resetval="0x3" description="Minor Revision." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_SERDES_CTRL" acronym="WIZ16B8M4CT3_SERDES_CTRL" offset="0x4" width="32" description="">
		<bitfield id="POR_EN" width="1" begin="31" end="31" resetval="0x0" description="The por_en allows the system to place the SERDES in a reset state, Access to the SERDES registers are ignored." range="31" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_SERDES_TOP_CTRL" acronym="WIZ16B8M4CT3_SERDES_TOP_CTRL" offset="0x8" width="32" description="">
		<bitfield id="PMA_CMN_REFCLK_MODE" width="2" begin="31" end="30" resetval="0x0" description="The PMA common differential reference clock mode - Sets the mode of operation for differential reference clock input. Must be set before the de-assertion of apb_preset_n/phy_reset_n.   2'b00 - 100 MHz and greater differential reference clock.   2'b01 - 100 MHz and greater singled ended DC coupled test reference clock.   2'b10 - Less than 100 MHz differential reference clock.   2'b11 - Less than 100 MHz single ended DC coupled test reference clock. " range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="PMA_CMN_REFCLK0_INT_MODE" width="2" begin="29" end="28" resetval="0x0" description="The PMA common internal reference clock mode - Sets the mode of operation for internal reference clock input (pma_cmn_refclk0_int (core_ref_clk)). Must be set before the de-assertion of apb_preset_n/phy_reset_n.  2'b00 - Reserved  2'b01 - 100 MHz and greater reference clock  2'b10 - Reserved  2'b11 - Less than 100 MHz reference clock" range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="PMA_CMN_REFCLK_DIG_DIV" width="2" begin="27" end="26" resetval="0x2" description="The PMA common reference clock digital divide ratio select - Must be set before the de-assertion of apb_preset_n/phy_reset_n.   2'b00 - Divide by 1 (set for reference clock in the 19.2 to 27MHz range)   2'b01 - Divide by 2 (Reserved)   2'b10 - Divide by 4 (set for 100 MHz reference clock)   2'b11 - Divide by 8 (Reserved)" range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_SUSPEND_OVERRIDE" width="1" begin="23" end="23" resetval="0x0" description="The PHY PMA common suspend override enable: 1 = disables suspending the PMA common when all links are in low power state (L1 SS, PCIe P2, USB P3, power down disabled, etc.). 0 = PMA common will be suspended when all links are in low power state. Driving this pin high has no effect if the PMA common is already suspended or is in the process of being suspended (i.e. it will not force the PMA common to resume). It only prevents the start of suspending the PMA common. However, if this pin is de-asserted when all links are in low power state, the PMA common will then be suspended." range="23" rwaccess="R/W"/> 
		<bitfield id="PMA_CMN_REFCLK1_INT_MODE" width="2" begin="21" end="20" resetval="0x0" description="The PMA common internal reference clock mode - Sets the mode of operation for internal reference clock input (pma_cmn_refclk1_int (core_ref1_clk)). Must be set before the de-assertion of apb_preset_n/phy_reset_n.  2'b00 - Reserved  2'b01 - 100 MHz and greater reference clock  2'b10 - Reserved  2'b11 - Less than 100 MHz reference clock" range="21 - 20" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_SERDES_RST" acronym="WIZ16B8M4CT3_SERDES_RST" offset="0xC" width="32" description="">
		<bitfield id="PHY_RESET_N" width="1" begin="31" end="31" resetval="0x0" description="The PHY reset : Asserting this signal low will reset all PHY logic for the entire PHY with the exception of the APB registers and TAP controller. Note: Upon de-assertion, all PHY inputs must be driven as described in the PIPE specification for a PIPE reset." range="31" rwaccess="R/W"/> 
		<bitfield id="PHY_EN_REFCLK" width="1" begin="30" end="30" resetval="0x0" description="The PHY reference clock enable: When cmn_refclk_&#60;p/m> is configured as a reference clock output, 1 = glitch-less enable of the reference clock output. 0 = glitch-less turn off reference clock output. Used in L1.x entry/exit protocol. Note: When outputting a derived reference clock from the PLL, it is recommended to drive phy_en_refclk low until the PHY has completed start-up and de-asserted pipe_l*_reset_ n for PIPE operation or asserted cmn_ready for Raw SERDES operation.. The clock will not be 'good' until the PHY has completed initial start-up." range="30" rwaccess="R/W"/> 
		<bitfield id="PLL0_REFCLK_SEL" width="2" begin="29" end="28" resetval="0x0" description="The PMA common PLL0 reference clock source select -  2'b00 - Selects cmn_refclk_&#60;m/p> as reference clock source  2'b10 - Selects pma_cmn_refclk0_int (core_ref_clk) as reference clock source.  2'b11 - Selects pma_cmn_refclk1_int (core_ref1_clk) as reference clock source. Note: This field is write protected when register field ~iphy_reset_n is a '1'." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="REFCLK_TERM_DIS" width="1" begin="27" end="27" resetval="0x0" description="The PMA common differential reference clock termination disable - enables/disables termination for difference reference clock input (cmn_refclk_&#60;p/m>). Must be set before the de-assertion of apb_preset_n/phy_reset_n.  1 = termination disabled  0 = termination enabled.  Note: This field is write protected when register field ~iphy_reset_n is a '1'." range="27" rwaccess="R/W"/> 
		<bitfield id="REFCLK_DIG_SEL" width="2" begin="25" end="24" resetval="0x0" description="The Reference clock digital source select - Selects the reference clock source for the reference clock used in the PHY and PMA digital logic.  2'b00 - cmn_refclk_&#60;p/m> device pins  2'b01 - Reserved  2'b10 - pma_cmn_refclk0_int (core_ref_clk)  2'b11 - pma_cmn_refclk1_in (core_ref1_clk) Note: This field is write protected when register field ~iphy_reset_n is a '1'." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PLL1_REFCLK_SEL" width="2" begin="23" end="22" resetval="0x0" description="The PMA common PLL0 reference clock source select -  2'b00 - Selects cmn_refclk_&#60;m/p> as reference clock source  2'b10 - Selects pma_cmn_refclk0_int (core_ref_clk) as reference clock source.  2'b11 - Selects pma_cmn_refclk1_int (core_ref1_clk) as reference clock source. Note: This field is write protected when register field ~iphy_reset_n is a '1'." range="23 - 22" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_SERDES_TYPEC" acronym="WIZ16B8M4CT3_SERDES_TYPEC" offset="0x10" width="32" description="">
		<bitfield id="LN23_SWAP" width="1" begin="31" end="31" resetval="0x0" description="The~iln23_swap will swap the lanes 2 and 3. That is all control for lane 2 will apply to lane 3 and vice versa. You cannot set ~iln23_swap to swap lanes in a link. That is If lanes 2 and 3 are used for a single link of PCIe, the ~iln23_swap must be '0'.  Note: This field is write protected when register field ~i(reg_p2_enable|reg_p3_enable) is a '1'." range="31" rwaccess="R/W"/> 
		<bitfield id="LN10_SWAP" width="1" begin="30" end="30" resetval="0x0" description="The ~iln10_swap will swap the lanes 0 and 1. That is all control for lane 0 will apply to lane 1 and vice versa. You cannot set ~iln10_swap to swap lanes in a link. That is If lanes 0 and 1 are used for a single link of PCIe, the ~iln10_swap must be '0'.  Note: This field is write protected when register field ~i(reg_p0_enable|reg_p1_enable) is a '1'." range="30" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_IRQSTATUS_RAW_SYS" acronym="WIZ16B8M4CT3_IRQSTATUS_RAW_SYS" offset="0x40" width="32" description="">
		<bitfield id="P3_PHY_PWR_TIMEOUT_SYS" width="1" begin="3" end="3" resetval="0x0" description="Phy Power Timeout occured for lane 3 error. That is the lane power state took too long to occur.. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, i.e. even if not enabled). Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="P2_PHY_PWR_TIMEOUT_SYS" width="1" begin="2" end="2" resetval="0x0" description="Phy Power Timeout occured for lane 2 error. That is the lane power state took too long to occur.. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, i.e. even if not enabled). Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="P1_PHY_PWR_TIMEOUT_SYS" width="1" begin="1" end="1" resetval="0x0" description="Phy Power Timeout occured for lane 1 error. That is the lane power state took too long to occur.. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, i.e. even if not enabled). Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="P0_PHY_PWR_TIMEOUT_SYS" width="1" begin="0" end="0" resetval="0x0" description="Phy Power Timeout occured for lane 0 error. That is the lane power state took too long to occur.. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, i.e. even if not enabled). Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="WIZ16B8M4CT3_IRQSTATUS_SYS" acronym="WIZ16B8M4CT3_IRQSTATUS_SYS" offset="0x44" width="32" description="">
		<bitfield id="P3_PHY_PWR_TIMEOUT_SYS" width="1" begin="3" end="3" resetval="0x0" description="Phy Power Timeout occured for lane 3 error. That is the lane power state took too long to occur.. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, i.e. even if not enabled). Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="P2_PHY_PWR_TIMEOUT_SYS" width="1" begin="2" end="2" resetval="0x0" description="Phy Power Timeout occured for lane 2 error. That is the lane power state took too long to occur.. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, i.e. even if not enabled). Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="P1_PHY_PWR_TIMEOUT_SYS" width="1" begin="1" end="1" resetval="0x0" description="Phy Power Timeout occured for lane 1 error. That is the lane power state took too long to occur.. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, i.e. even if not enabled). Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="P0_PHY_PWR_TIMEOUT_SYS" width="1" begin="0" end="0" resetval="0x0" description="Phy Power Timeout occured for lane 0 error. That is the lane power state took too long to occur.. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, i.e. even if not enabled). Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="WIZ16B8M4CT3_IRQENABLE_SET_SYS" acronym="WIZ16B8M4CT3_IRQENABLE_SET_SYS" offset="0x48" width="32" description="">
		<bitfield id="EN_P3_PHY_PWR_TIMEOUT_SYS" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable set for Phy Power Timeout for lane 3 error. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="EN_P2_PHY_PWR_TIMEOUT_SYS" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable set for Phy Power Timeout for lane 2 error. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="EN_P1_PHY_PWR_TIMEOUT_SYS" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable set for Phy Power Timeout for lane 1 error. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="EN_P0_PHY_PWR_TIMEOUT_SYS" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable set for Phy Power Timeout for lane 0 error. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="WIZ16B8M4CT3_IRQENABLE_CLR_SYS" acronym="WIZ16B8M4CT3_IRQENABLE_CLR_SYS" offset="0x4C" width="32" description="">
		<bitfield id="EN_P3_PHY_PWR_TIMEOUT_SYS" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable clear for Phy Power Timeout for lane 3 error. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="EN_P2_PHY_PWR_TIMEOUT_SYS" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable clear for Phy Power Timeout for lane 2 error. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="EN_P1_PHY_PWR_TIMEOUT_SYS" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable clear for Phy Power Timeout for lane 1 error. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="EN_P0_PHY_PWR_TIMEOUT_SYS" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable clear for Phy Power Timeout for lane 0 error. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="WIZ16B8M4CT3_LANECTL0" acronym="WIZ16B8M4CT3_LANECTL0" offset="0x80" width="32" description="">
		<bitfield id="P0_ENABLE" width="1" begin="31" end="31" resetval="0x0" description="The p0_enable is AND'd with the IPx_LNy_reset_n to enable the lane." range="31" rwaccess="R/W"/> 
		<bitfield id="P0_FORCE_ENABLE" width="1" begin="30" end="30" resetval="0x0" description="The p0_force_enable is OR'd with the IPx_LNy_reset_n to force enable the lane." range="30" rwaccess="R/W"/> 
		<bitfield id="P0_ALIGN" width="1" begin="29" end="29" resetval="0x0" description="The p0_align will auto align the RAW interface to 8B10B comma characters." range="29" rwaccess="R/W"/> 
		<bitfield id="P0_RAW_AUTO_START" width="1" begin="28" end="28" resetval="0x0" description="The p0_raw_auto_start will auto sequence the RAW interface according to the configuration settings" range="28" rwaccess="R/W"/> 
		<bitfield id="P0_STANDARD_MODE" width="2" begin="25" end="24" resetval="0x0" description="Standard Mode specified by Cadence. " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="P0_FULLRT_DIV" width="2" begin="23" end="22" resetval="0x0" description="Full Rate divider for 2x MAC speed mode. The PMA PLL full rate clock divider select - divide ratio for pma_pllclk_fullrt_ln_*.   00 = Divide by 1   01 = Divide by 2   10 = Divide by 4   11 = Divide by 8" range="23 - 22" rwaccess="R/W"/> 
		<bitfield id="P0_MAC_SRC_SEL" width="2" begin="21" end="20" resetval="0x0" description="MAC clock source select : Selects which PMA clock to use as clock souse for pcs_mac_clk*_ln_*.  2'b00 - PMA output xcvr_pll_clk_fullrt_ln_* for the associated lane.  2'b01 - PMA output cmn_ref_clk_rcv.  2'b10 - PHY pma_cmn_refclk_int0.  2'b11 - PHY pma_cmn_refclk_int1." range="21 - 20" rwaccess="R/W"/> 
		<bitfield id="P0_REFCLK_SEL" width="2" begin="19" end="18" resetval="0x0" description="Refclk Select determines which clocks will be used for the IP refclk signal.  0 - pma_pllclk_fullrt_ln_0 is used.  1 - pcs_mac_clk_ln_0 is used.  2 - pcs_mac_clk_divx0_ln_0 is used.  3 - pcs_mac_clk_divx1_ln_0 is used." range="19 - 18" rwaccess="R/W"/> 
		<bitfield id="P0_TXFCLK_SEL" width="2" begin="9" end="8" resetval="0x0" description="Fclk Select determines which clocks will be used for the IP txfclk signal.  0 - pma_pllclk_fullrt_ln_0 is used.  1 - pcs_mac_clk_ln_0 is used.  2 - pcs_mac_clk_divx0_ln_0 is used.  3 - pcs_mac_clk_divx1_ln_0 is used." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="P0_RXFCLK_SEL" width="2" begin="7" end="6" resetval="0x0" description="Fclk Select determines which clocks will be used for the IP rxfclk signal.  0 - pma_rx_rd_clk2x_ln_0 is used.  1 - pma_rx_rd_clk_ln_0 is used.  2 - rd_div2_clk0 is used.  3 - rd_div4_clk0 is used." range="7 - 6" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_LANEDIV0" acronym="WIZ16B8M4CT3_LANEDIV0" offset="0x84" width="32" description="">
		<bitfield id="P0_MAC_DIV_SEL0" width="7" begin="22" end="16" resetval="0x0" description="The ~ip0_mac_div_sel0 controls the divider for lane 0 MAC clock divider ratio select : Selects the divider ratio for pcs_mac_clk_divx0_ln_*.   7'd0 : Reserved   7'd1 : Divide by 1   7'd2 : Divide by 2   7'd3 : Divide by 3  ...   7'dn : Divide by n  n = 127 (maximum)" range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="P0_MAC_DIV_SEL1" width="9" begin="8" end="0" resetval="0x0" description="The ~ip0_mac_div_sel1 controls the divider for lane 0 MAC clock divider ratio select : Selects the divider ratio for pcs_mac_clk_divx1_ln_*.   9'd0 : Reserved   9'd1 : Divide by 1   9'd2 : Divide by 2   9'd3 : Divide by 3  ...   9'dn : Divide by n  n = 511 (maximum)" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_LANALIGN0" acronym="WIZ16B8M4CT3_LANALIGN0" offset="0x88" width="32" description="">
		<bitfield id="P0_ALIGN_RX_DETECT" width="1" begin="8" end="8" resetval="0x0" description="The ~ip0_align_rx_detect indicates that alignment has happened and The ~ip0_align_rx_delay is valid." range="8" rwaccess="R"/> 
		<bitfield id="P0_ALIGN_RX_DELAY" width="6" begin="5" end="0" resetval="0x0" description="The ~ip0_align_rx_delay indicates the number of bits that are added to align the data to an 8B10B alignment. This value should be added to the latency of the receiver so that an accurate time of Time Sync packets can be calculated." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_LANESTS0" acronym="WIZ16B8M4CT3_LANESTS0" offset="0x8C" width="32" description="">
		<bitfield id="P0_IP_SEL" width="2" begin="5" end="4" resetval="0x0" description="The ~ip0_ip_sel indicates the current IP lane selection for the lane. " range="5 - 4" rwaccess="R"/> 
		<bitfield id="P0_MASTER" width="1" begin="1" end="1" resetval="0x0" description="The ~ip0_master indicates the lane is a base lane for a multi lane link. When '1' Lane is lane 0 of a multi lane link, When '0' lane is part of a multi lane link." range="1" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_LANECTL1" acronym="WIZ16B8M4CT3_LANECTL1" offset="0xC0" width="32" description="">
		<bitfield id="P1_ENABLE" width="1" begin="31" end="31" resetval="0x0" description="The p1_enable is AND'd with the IPx_LNy_reset_n to enable the lane." range="31" rwaccess="R/W"/> 
		<bitfield id="P1_FORCE_ENABLE" width="1" begin="30" end="30" resetval="0x0" description="The p1_force_enable is OR'd with the IPx_LNy_reset_n to force enable the lane." range="30" rwaccess="R/W"/> 
		<bitfield id="P1_ALIGN" width="1" begin="29" end="29" resetval="0x0" description="The p1_align will auto align the RAW interface to 8B10B comma characters." range="29" rwaccess="R/W"/> 
		<bitfield id="P1_RAW_AUTO_START" width="1" begin="28" end="28" resetval="0x0" description="The p1_raw_auto_start will auto sequence the RAW interface according to the configuration settings" range="28" rwaccess="R/W"/> 
		<bitfield id="P1_STANDARD_MODE" width="2" begin="25" end="24" resetval="0x0" description="Standard Mode specified by Cadence. " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="P1_FULLRT_DIV" width="2" begin="23" end="22" resetval="0x0" description="Full Rate divider for 2x MAC speed mode. The PMA PLL full rate clock divider select - divide ratio for pma_pllclk_fullrt_ln_*.   00 = Divide by 1   01 = Divide by 2   10 = Divide by 4   11 = Divide by 8" range="23 - 22" rwaccess="R/W"/> 
		<bitfield id="P1_MAC_SRC_SEL" width="2" begin="21" end="20" resetval="0x0" description="MAC clock source select : Selects which PMA clock to use as clock souse for pcs_mac_clk*_ln_*.  2'b00 - PMA output xcvr_pll_clk_fullrt_ln_* for the associated lane.  2'b01 - PMA output cmn_ref_clk_rcv.  2'b10 - PHY pma_cmn_refclk_int0.  2'b11 - PHY pma_cmn_refclk_int1." range="21 - 20" rwaccess="R/W"/> 
		<bitfield id="P1_REFCLK_SEL" width="2" begin="19" end="18" resetval="0x0" description="Refclk Select determines which clocks will be used for the IP refclk signal.  0 - pma_pllclk_fullrt_ln_1 is used.  1 - pcs_mac_clk_ln_1 is used.  2 - pcs_mac_clk_divx0_ln_1 is used.  3 - pcs_mac_clk_divx1_ln_1 is used." range="19 - 18" rwaccess="R/W"/> 
		<bitfield id="P1_TXFCLK_SEL" width="2" begin="9" end="8" resetval="0x0" description="Fclk Select determines which clocks will be used for the IP txfclk signal.  0 - pma_pllclk_fullrt_ln_1 is used.  1 - pcs_mac_clk_ln_1 is used.  2 - pcs_mac_clk_divx0_ln_1 is used.  3 - pcs_mac_clk_divx1_ln_1 is used." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="P1_RXFCLK_SEL" width="2" begin="7" end="6" resetval="0x0" description="Fclk Select determines which clocks will be used for the IP rxfclk signal.  0 - pma_rx_rd_clk2x_ln_1 is used.  1 - pma_rx_rd_clk_ln_1 is used.  2 - rd_div2_clk1 is used.  3 - rd_div4_clk1 is used." range="7 - 6" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_LANEDIV1" acronym="WIZ16B8M4CT3_LANEDIV1" offset="0xC4" width="32" description="">
		<bitfield id="P1_MAC_DIV_SEL0" width="7" begin="22" end="16" resetval="0x0" description="The ~ip1_mac_div_sel0 controls the divider for lane 1 MAC clock divider ratio select : Selects the divider ratio for pcs_mac_clk_divx0_ln_*.   7'd0 : Reserved   7'd1 : Divide by 1   7'd2 : Divide by 2   7'd3 : Divide by 3  ...   7'dn : Divide by n  n = 127 (maximum)" range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="P1_MAC_DIV_SEL1" width="9" begin="8" end="0" resetval="0x0" description="The ~ip1_mac_div_sel1 controls the divider for lane 1 MAC clock divider ratio select : Selects the divider ratio for pcs_mac_clk_divx1_ln_*.   9'd0 : Reserved   9'd1 : Divide by 1   9'd2 : Divide by 2   9'd3 : Divide by 3  ...   9'dn : Divide by n  n = 511 (maximum)" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_LANALIGN1" acronym="WIZ16B8M4CT3_LANALIGN1" offset="0xC8" width="32" description="">
		<bitfield id="P1_ALIGN_RX_DETECT" width="1" begin="8" end="8" resetval="0x0" description="The ~ip1_align_rx_detect indicates that alignment has happened and The ~ip1_align_rx_delay is valid." range="8" rwaccess="R"/> 
		<bitfield id="P1_ALIGN_RX_DELAY" width="6" begin="5" end="0" resetval="0x0" description="The ~ip1_align_rx_delay indicates the number of bits that are added to align the data to an 8B10B alignment. This value should be added to the latency of the receiver so that an accurate time of Time Sync packets can be calculated." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_LANESTS1" acronym="WIZ16B8M4CT3_LANESTS1" offset="0xCC" width="32" description="">
		<bitfield id="P1_IP_SEL" width="2" begin="5" end="4" resetval="0x0" description="The ~ip1_ip_sel indicates the current IP lane selection for the lane. " range="5 - 4" rwaccess="R"/> 
		<bitfield id="P1_MASTER" width="1" begin="1" end="1" resetval="0x0" description="The ~ip1_master indicates the lane is a base lane for a multi lane link. When '1' Lane is lane 0 of a multi lane link, When '0' lane is part of a multi lane link." range="1" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_LANECTL2" acronym="WIZ16B8M4CT3_LANECTL2" offset="0x100" width="32" description="">
		<bitfield id="P2_ENABLE" width="1" begin="31" end="31" resetval="0x0" description="The p2_enable is AND'd with the IPx_LNy_reset_n to enable the lane." range="31" rwaccess="R/W"/> 
		<bitfield id="P2_FORCE_ENABLE" width="1" begin="30" end="30" resetval="0x0" description="The p2_force_enable is OR'd with the IPx_LNy_reset_n to force enable the lane." range="30" rwaccess="R/W"/> 
		<bitfield id="P2_ALIGN" width="1" begin="29" end="29" resetval="0x0" description="The p2_align will auto align the RAW interface to 8B10B comma characters." range="29" rwaccess="R/W"/> 
		<bitfield id="P2_RAW_AUTO_START" width="1" begin="28" end="28" resetval="0x0" description="The p2_raw_auto_start will auto sequence the RAW interface according to the configuration settings" range="28" rwaccess="R/W"/> 
		<bitfield id="P2_STANDARD_MODE" width="2" begin="25" end="24" resetval="0x0" description="Standard Mode specified by Cadence. " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="P2_FULLRT_DIV" width="2" begin="23" end="22" resetval="0x0" description="Full Rate divider for 2x MAC speed mode. The PMA PLL full rate clock divider select - divide ratio for pma_pllclk_fullrt_ln_*.   00 = Divide by 1   01 = Divide by 2   10 = Divide by 4   11 = Divide by 8" range="23 - 22" rwaccess="R/W"/> 
		<bitfield id="P2_MAC_SRC_SEL" width="2" begin="21" end="20" resetval="0x0" description="MAC clock source select : Selects which PMA clock to use as clock souse for pcs_mac_clk*_ln_*.  2'b00 - PMA output xcvr_pll_clk_fullrt_ln_* for the associated lane.  2'b01 - PMA output cmn_ref_clk_rcv.  2'b10 - PHY pma_cmn_refclk_int0.  2'b11 - PHY pma_cmn_refclk_int1." range="21 - 20" rwaccess="R/W"/> 
		<bitfield id="P2_REFCLK_SEL" width="2" begin="19" end="18" resetval="0x0" description="Refclk Select determines which clocks will be used for the IP refclk signal.  0 - pma_pllclk_fullrt_ln_2 is used.  1 - pcs_mac_clk_ln_2 is used.  2 - pcs_mac_clk_divx0_ln_2 is used.  3 - pcs_mac_clk_divx1_ln_2 is used." range="19 - 18" rwaccess="R/W"/> 
		<bitfield id="P2_TXFCLK_SEL" width="2" begin="9" end="8" resetval="0x0" description="Fclk Select determines which clocks will be used for the IP txfclk signal.  0 - pma_pllclk_fullrt_ln_2 is used.  1 - pcs_mac_clk_ln_2 is used.  2 - pcs_mac_clk_divx0_ln_2 is used.  3 - pcs_mac_clk_divx1_ln_2 is used." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="P2_RXFCLK_SEL" width="2" begin="7" end="6" resetval="0x0" description="Fclk Select determines which clocks will be used for the IP rxfclk signal.  0 - pma_rx_rd_clk2x_ln_2 is used.  1 - pma_rx_rd_clk_ln_2 is used.  2 - rd_div2_clk2 is used.  3 - rd_div4_clk2 is used." range="7 - 6" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_LANEDIV2" acronym="WIZ16B8M4CT3_LANEDIV2" offset="0x104" width="32" description="">
		<bitfield id="P2_MAC_DIV_SEL0" width="7" begin="22" end="16" resetval="0x0" description="The ~ip2_mac_div_sel0 controls the divider for lane 2 MAC clock divider ratio select : Selects the divider ratio for pcs_mac_clk_divx0_ln_*.   7'd0 : Reserved   7'd1 : Divide by 1   7'd2 : Divide by 2   7'd3 : Divide by 3  ...   7'dn : Divide by n  n = 127 (maximum)" range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="P2_MAC_DIV_SEL1" width="9" begin="8" end="0" resetval="0x0" description="The ~ip2_mac_div_sel1 controls the divider for lane 2 MAC clock divider ratio select : Selects the divider ratio for pcs_mac_clk_divx1_ln_*.   9'd0 : Reserved   9'd1 : Divide by 1   9'd2 : Divide by 2   9'd3 : Divide by 3  ...   9'dn : Divide by n  n = 511 (maximum)" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_LANALIGN2" acronym="WIZ16B8M4CT3_LANALIGN2" offset="0x108" width="32" description="">
		<bitfield id="P2_ALIGN_RX_DETECT" width="1" begin="8" end="8" resetval="0x0" description="The ~ip2_align_rx_detect indicates that alignment has happened and The ~ip2_align_rx_delay is valid." range="8" rwaccess="R"/> 
		<bitfield id="P2_ALIGN_RX_DELAY" width="6" begin="5" end="0" resetval="0x0" description="The ~ip2_align_rx_delay indicates the number of bits that are added to align the data to an 8B10B alignment. This value should be added to the latency of the receiver so that an accurate time of Time Sync packets can be calculated." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_LANESTS2" acronym="WIZ16B8M4CT3_LANESTS2" offset="0x10C" width="32" description="">
		<bitfield id="P2_IP_SEL" width="2" begin="5" end="4" resetval="0x0" description="The ~ip2_ip_sel indicates the current IP lane selection for the lane. " range="5 - 4" rwaccess="R"/> 
		<bitfield id="P2_MASTER" width="1" begin="1" end="1" resetval="0x0" description="The ~ip2_master indicates the lane is a base lane for a multi lane link. When '1' Lane is lane 0 of a multi lane link, When '0' lane is part of a multi lane link." range="1" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_LANECTL3" acronym="WIZ16B8M4CT3_LANECTL3" offset="0x140" width="32" description="">
		<bitfield id="P3_ENABLE" width="1" begin="31" end="31" resetval="0x0" description="The p3_enable is AND'd with the IPx_LNy_reset_n to enable the lane." range="31" rwaccess="R/W"/> 
		<bitfield id="P3_FORCE_ENABLE" width="1" begin="30" end="30" resetval="0x0" description="The p3_force_enable is OR'd with the IPx_LNy_reset_n to force enable the lane." range="30" rwaccess="R/W"/> 
		<bitfield id="P3_ALIGN" width="1" begin="29" end="29" resetval="0x0" description="The p3_align will auto align the RAW interface to 8B10B comma characters." range="29" rwaccess="R/W"/> 
		<bitfield id="P3_RAW_AUTO_START" width="1" begin="28" end="28" resetval="0x0" description="The p3_raw_auto_start will auto sequence the RAW interface according to the configuration settings" range="28" rwaccess="R/W"/> 
		<bitfield id="P3_STANDARD_MODE" width="2" begin="25" end="24" resetval="0x0" description="Standard Mode specified by Cadence. " range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="P3_FULLRT_DIV" width="2" begin="23" end="22" resetval="0x0" description="Full Rate divider for 2x MAC speed mode. The PMA PLL full rate clock divider select - divide ratio for pma_pllclk_fullrt_ln_*.   00 = Divide by 1   01 = Divide by 2   10 = Divide by 4   11 = Divide by 8" range="23 - 22" rwaccess="R/W"/> 
		<bitfield id="P3_MAC_SRC_SEL" width="2" begin="21" end="20" resetval="0x0" description="MAC clock source select : Selects which PMA clock to use as clock souse for pcs_mac_clk*_ln_*.  2'b00 - PMA output xcvr_pll_clk_fullrt_ln_* for the associated lane.  2'b01 - PMA output cmn_ref_clk_rcv.  2'b10 - PHY pma_cmn_refclk_int0.  2'b11 - PHY pma_cmn_refclk_int1." range="21 - 20" rwaccess="R/W"/> 
		<bitfield id="P3_REFCLK_SEL" width="2" begin="19" end="18" resetval="0x0" description="Refclk Select determines which clocks will be used for the IP refclk signal.  0 - pma_pllclk_fullrt_ln_3 is used.  1 - pcs_mac_clk_ln_3 is used.  2 - pcs_mac_clk_divx0_ln_3 is used.  3 - pcs_mac_clk_divx1_ln_3 is used." range="19 - 18" rwaccess="R/W"/> 
		<bitfield id="P3_TXFCLK_SEL" width="2" begin="9" end="8" resetval="0x0" description="Fclk Select determines which clocks will be used for the IP txfclk signal.  0 - pma_pllclk_fullrt_ln_3 is used.  1 - pcs_mac_clk_ln_3 is used.  2 - pcs_mac_clk_divx0_ln_3 is used.  3 - pcs_mac_clk_divx1_ln_3 is used." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="P3_RXFCLK_SEL" width="2" begin="7" end="6" resetval="0x0" description="Fclk Select determines which clocks will be used for the IP rxfclk signal.  0 - pma_rx_rd_clk2x_ln_3 is used.  1 - pma_rx_rd_clk_ln_3 is used.  2 - rd_div2_clk3 is used.  3 - rd_div4_clk3 is used." range="7 - 6" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_LANEDIV3" acronym="WIZ16B8M4CT3_LANEDIV3" offset="0x144" width="32" description="">
		<bitfield id="P3_MAC_DIV_SEL0" width="7" begin="22" end="16" resetval="0x0" description="The ~ip3_mac_div_sel0 controls the divider for lane 3 MAC clock divider ratio select : Selects the divider ratio for pcs_mac_clk_divx0_ln_*.   7'd0 : Reserved   7'd1 : Divide by 1   7'd2 : Divide by 2   7'd3 : Divide by 3  ...   7'dn : Divide by n  n = 127 (maximum)" range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="P3_MAC_DIV_SEL1" width="9" begin="8" end="0" resetval="0x0" description="The ~ip3_mac_div_sel1 controls the divider for lane 3 MAC clock divider ratio select : Selects the divider ratio for pcs_mac_clk_divx1_ln_*.   9'd0 : Reserved   9'd1 : Divide by 1   9'd2 : Divide by 2   9'd3 : Divide by 3  ...   9'dn : Divide by n  n = 511 (maximum)" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_LANALIGN3" acronym="WIZ16B8M4CT3_LANALIGN3" offset="0x148" width="32" description="">
		<bitfield id="P3_ALIGN_RX_DETECT" width="1" begin="8" end="8" resetval="0x0" description="The ~ip3_align_rx_detect indicates that alignment has happened and The ~ip3_align_rx_delay is valid." range="8" rwaccess="R"/> 
		<bitfield id="P3_ALIGN_RX_DELAY" width="6" begin="5" end="0" resetval="0x0" description="The ~ip3_align_rx_delay indicates the number of bits that are added to align the data to an 8B10B alignment. This value should be added to the latency of the receiver so that an accurate time of Time Sync packets can be calculated." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_LANESTS3" acronym="WIZ16B8M4CT3_LANESTS3" offset="0x14C" width="32" description="">
		<bitfield id="P3_IP_SEL" width="2" begin="5" end="4" resetval="0x0" description="The ~ip3_ip_sel indicates the current IP lane selection for the lane. " range="5 - 4" rwaccess="R"/> 
		<bitfield id="P3_MASTER" width="1" begin="1" end="1" resetval="0x0" description="The ~ip3_master indicates the lane is a base lane for a multi lane link. When '1' Lane is lane 0 of a multi lane link, When '0' lane is part of a multi lane link." range="1" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_DTB_MUX_SEL" acronym="WIZ16B8M4CT3_DTB_MUX_SEL" offset="0x1F8" width="32" description="">
		<bitfield id="DTB_MUX_SEL" width="5" begin="4" end="0" resetval="0x0" description="See cadence documentation on digital test bus." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_DIAG_TEST" acronym="WIZ16B8M4CT3_DIAG_TEST" offset="0x1FC" width="32" description="">
		<bitfield id="DIAG_REG" width="32" begin="31" end="0" resetval="0x0" description="Diagnostic register. This register allows full read/write of all data bits to be tested." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_XCVR_PSM_RCTRL__XCVR_PSM_CTRL" acronym="WIZ16B8M4CT3_XCVR_PSM_RCTRL__XCVR_PSM_CTRL" offset="0x0" width="32" description="">
		<bitfield id="XCVR_PSM_RCTRL_15" width="1" begin="31" end="31" resetval="0x1" description="RX reset active ready : Controls the state the receiver reset is changed to when in the ready power state. 1'b0: Reset not active 1'b1: Reset active" range="31" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_RCTRL_14" width="1" begin="30" end="30" resetval="0x0" description="RX reset active calibration : Controls the state the receiver reset is changed to when in the calibration power state. 1'b0: Reset not active 1'b1: Reset active" range="30" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_RCTRL_13" width="1" begin="29" end="29" resetval="0x1" description="RX reset active A5 : Controls the state the receiver reset is changed to when in the A5 entry power state. 1'b0: Reset not active 1'b1: Reset active" range="29" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_RCTRL_12" width="1" begin="28" end="28" resetval="0x1" description="RX reset active A4 : Controls the state the receiver reset is changed to when in the A4 entry power state. 1'b0: Reset not active 1'b1: Reset active" range="28" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_RCTRL_11" width="1" begin="27" end="27" resetval="0x1" description="RX reset active A3 : Controls the state the receiver reset is changed to when in the A3 entry power state. 1'b0: Reset not active 1'b1: Reset active" range="27" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_RCTRL_10" width="1" begin="26" end="26" resetval="0x1" description="RX reset active A2 : Controls the state the receiver reset is changed to when in the A2 entry power state. 1'b0: Reset not active 1'b1: Reset active" range="26" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_RCTRL_9" width="1" begin="25" end="25" resetval="0x0" description="RX reset active A1 : Controls the state the receiver reset is changed to when in the A1 entry power state. 1'b0: Reset not active 1'b1: Reset active" range="25" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_RCTRL_8" width="1" begin="24" end="24" resetval="0x0" description="RX reset active A0 : Controls the state the receiver reset is changed to when in the A0 entry power state. 1'b0: Reset not active 1'b1: Reset active" range="24" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_RCTRL_7" width="1" begin="23" end="23" resetval="0x1" description="TX reset active ready : Controls the state the transmitter reset is changed to when in the ready power state. 1'b0: Reset not active 1'b1: Reset active" range="23" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_RCTRL_6" width="1" begin="22" end="22" resetval="0x1" description="TX reset active calibration : Controls the state the transmitter reset is changed to when in the calibration power state. 1'b0: Reset not active 1'b1: Reset active" range="22" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_RCTRL_5" width="1" begin="21" end="21" resetval="0x1" description="TX reset active A5 : Controls the state the transmitter reset is changed to when in the A5 entry power state. 1'b0: Reset not active 1'b1: Reset active" range="21" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_RCTRL_4" width="1" begin="20" end="20" resetval="0x1" description="TX reset active A4 : Controls the state the transmitter reset is changed to when in the A4 entry power state. 1'b0: Reset not active 1'b1: Reset active" range="20" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_RCTRL_3" width="1" begin="19" end="19" resetval="0x1" description="TX reset active A3 : Controls the state the transmitter reset is changed to when in the A3 entry power state. 1'b0: Reset not active 1'b1: Reset active" range="19" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_RCTRL_2" width="1" begin="18" end="18" resetval="0x1" description="TX reset active A2 : Controls the state the transmitter reset is changed to when in the A2 entry power state. 1'b0: Reset not active 1'b1: Reset active" range="18" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_RCTRL_1" width="1" begin="17" end="17" resetval="0x0" description="TX reset active A1 : Controls the state the transmitter reset is changed to when in the A1 entry power state. 1'b0: Reset not active 1'b1: Reset active" range="17" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_RCTRL_0" width="1" begin="16" end="16" resetval="0x0" description="TX reset active A0 : Controls the state the transmitter reset is changed to when in the A0 entry power state. 1'b0: Reset not active 1'b1: Reset active" range="16" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="Bypass A0 in delay from PSM ready : When this bit is active (1'b1), the A0 input delay is bypassed when transitioning from the PSM ready state to the A0 power state.  The result of this is the amount of time spent in the A0 in delay state is the value specified in the A0 in bypass timer register.  The intention of this bit is to bypass the delay for cases when the required analog components being controlled are already enabled in the ready power state, and no additional delay is required when transitioning to the A0 power state." range="14" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_CTRL_13" width="1" begin="13" end="13" resetval="0x0" description="Bypass A0 in delay from A5 : When this bit is active (1'b1), the A0 input delay is bypassed when transitioning from the A5 to the A0 power state.  The result of this is the amount of time spent in the A0 in delay state is the value specified in the A0 in bypass timer register.  The intention of this bit is to bypass the delay for cases when the required analog components being controlled are already enabled in the A5 power state, and no additional delay is required when transitioning to the A0 power state." range="13" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_CTRL_12" width="1" begin="12" end="12" resetval="0x0" description="Bypass A0 in delay from A4 : When this bit is active (1'b1), the A0 input delay is bypassed when transitioning from the A4 to the A0 power state.  The result of this is the amount of time spent in the A0 in delay state is the value specified in the A0 in bypass timer register.  The intention of this bit is to bypass the delay for cases when the required analog components being controlled are already enabled in the A4 power state, and no additional delay is required when transitioning to the A0 power state." range="12" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_CTRL_11" width="1" begin="11" end="11" resetval="0x0" description="Bypass A0 in delay from A3 : When this bit is active (1'b1), the A0 input delay is bypassed when transitioning from the A3 to the A0 power state.  The result of this is the amount of time spent in the A0 in delay state is the value specified in the A0 in bypass timer register.  The intention of this bit is to bypass the delay for cases when the required analog components being controlled are already enabled in the A3 power state, and no additional delay is required when transitioning to the A0 power state." range="11" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_CTRL_10" width="1" begin="10" end="10" resetval="0x0" description="Bypass A0 in delay from A2 : When this bit is active (1'b1), the A0 input delay is bypassed when transitioning from the A2 to the A0 power state.  The result of this is the amount of time spent in the A0 in delay state is the value specified in the A0 in bypass timer register.  The intention of this bit is to bypass the delay for cases when the required analog components being controlled are already enabled in the A2 power state, and no additional delay is required when transitioning to the A0 power state." range="10" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_CTRL_9" width="1" begin="9" end="9" resetval="0x1" description="Bypass A0 in delay from A1 : When this bit is active (1'b1), the A0 input delay is bypassed when transitioning from the A1 to the A0 power state.  The result of this is the amount of time spent in the A0 in delay state is the value specified in the A0 in bypass timer register.  The intention of this bit is to bypass the delay for cases when the required analog components being controlled are already enabled in the A1 power state, and no additional delay is required when transitioning to the A0 power state." range="9" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Reserved - spare (must remain set to 1'b1)." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_XCVR_PSM_A0IN_TMR__XCVR_PSM_CALIN_TMR" acronym="WIZ16B8M4CT3_XCVR_PSM_A0IN_TMR__XCVR_PSM_CALIN_TMR" offset="0x4" width="32" description="">
		<bitfield id="XCVR_PSM_A0IN_TMR_11_0" width="12" begin="27" end="16" resetval="0x150" description="A0 in delay state timer value : Value used for the timer when the power state machine is in the A0 in delay state,  unless the timer is bypassed under the control of the bypass A0 bits in the Power state machine control register.  This timer delay is specified as the number of PSM clocks to count to implement the time required for tpsm_A0_in_del.   Note, the smallest value this field is allowed to be is 12'h001.  With that said, setting this field to a value smaller than the reset value will likely result in incorrect function." range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_CALIN_TMR_11_0" width="12" begin="11" end="0" resetval="0x150" description="PSM calibration in delay state timer value : Value used for the timer when the power state machine is in the PSM calibration in delay state.  This timer delay is specified as the number of PSM  clocks to count to implement the time required for tpsm_lane_cal_in_del.   Note, the smallest value this field is allowed to be is 12'h001.  With that said, setting this field to a value smaller than the reset value will likely result in incorrect function." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_XCVR_PSM_A1IN_TMR__XCVR_PSM_A0BYP_TMR" acronym="WIZ16B8M4CT3_XCVR_PSM_A1IN_TMR__XCVR_PSM_A0BYP_TMR" offset="0x8" width="32" description="">
		<bitfield id="XCVR_PSM_A1IN_TMR_5_0" width="6" begin="21" end="16" resetval="0x16" description="A1 in delay state timer value : Value used for the timer when the power state machine is in the A1 in delay state.  This timer delay is specified as the number of PSM clocks to count to implement the time required for tpsm_A1_in_del.   Note, the smallest value this field is allowed to be is 6'h01.  With that said, setting this field to a value smaller than the reset value will likely result in incorrect function." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_A0BYP_TMR_5_0" width="6" begin="5" end="0" resetval="0x10" description="A0 in delay state bypass timer value : Value used for the timer when the power state machine is in the A0 in delay state and the timer is bypassed under the control of the bypass A0 bits in the Power state machine control register.  This timer delay is specified as the number of PSM clocks to count to implement the time required for tpsm_A0_in_byp.   Note, the smallest value this field is allowed to be is 6'h01.  With that said, setting this field to a value smaller than the reset value will likely result in incorrect function." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_XCVR_PSM_A3IN_TMR__XCVR_PSM_A2IN_TMR" acronym="WIZ16B8M4CT3_XCVR_PSM_A3IN_TMR__XCVR_PSM_A2IN_TMR" offset="0xC" width="32" description="">
		<bitfield id="XCVR_PSM_A3IN_TMR_5_0" width="6" begin="21" end="16" resetval="0x16" description="A3 in delay state timer value : Value used for the timer when the power state machine is in the A3 in delay state.  This timer delay is specified as the number of PSM clocks to count to implement the time required for tpsm_A3_in_del.   Note, the smallest value this field is allowed to be is 6'h01.  With that said, setting this field to a value smaller than the reset value will likely result in incorrect function." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_A2IN_TMR_5_0" width="6" begin="5" end="0" resetval="0x16" description="A2 in delay state timer value : Value used for the timer when the power state machine is in the A2 in delay state.  This timer delay is specified as the number of PSM clocks to count to implement the time required for tpsm_A2_in_del.   Note, the smallest value this field is allowed to be is 6'h01.  With that said, setting this field to a value smaller than the reset value will likely result in incorrect function." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_XCVR_PSM_A5IN_TMR__XCVR_PSM_A4IN_TMR" acronym="WIZ16B8M4CT3_XCVR_PSM_A5IN_TMR__XCVR_PSM_A4IN_TMR" offset="0x10" width="32" description="">
		<bitfield id="XCVR_PSM_A5IN_TMR_5_0" width="6" begin="21" end="16" resetval="0x16" description="A5 in delay state timer value : Value used for the timer when the power state machine is in the A5 in delay state.  This timer delay is specified as the number of PSM clocks to count to implement the time required for tpsm_A5_in_del.   Note, the smallest value this field is allowed to be is 6'h01.  With that said, setting this field to a value smaller than the reset value will likely result in incorrect function." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_A4IN_TMR_5_0" width="6" begin="5" end="0" resetval="0x16" description="A4 in delay state timer value : Value used for the timer when the power state machine is in the A4 in delay state.  This timer delay is specified as the number of PSM clocks to count to implement the time required for tpsm_A4_in_del.   Note, the smallest value this field is allowed to be is 6'h01.  With that said, setting this field to a value smaller than the reset value will likely result in incorrect function." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_XCVR_PSM_A0OUT_TMR__XCVR_PSM_CALOUT_TMR" acronym="WIZ16B8M4CT3_XCVR_PSM_A0OUT_TMR__XCVR_PSM_CALOUT_TMR" offset="0x14" width="32" description="">
		<bitfield id="XCVR_PSM_A0OUT_TMR_5_0" width="6" begin="21" end="16" resetval="0x1" description="A0 out delay state timer value : Value used for the timer when the power state machine is in the A0 out delay state.  This timer delay is specified as the number of PSM clocks to count to implement the time required for tpsm_A0_out_del.   Note, the smallest value this field is allowed to be is 6'h01.  With that said, setting this field to a value smaller than the reset value will likely result in incorrect function." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_CALOUT_TMR_5_0" width="6" begin="5" end="0" resetval="0x1" description="PSM calibration out delay state timer value : Value used for the timer when the power state machine is in the PSM calibration out delay state.  This timer delay is specified as the number of PSM clocks to count to implement the time required for tpsm_lane_cal_out_del.   Note, the smallest value this field is allowed to be is 6'h01.  With that said, setting this field to a value smaller than the reset value will likely result in incorrect function." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_XCVR_PSM_A2OUT_TMR__XCVR_PSM_A1OUT_TMR" acronym="WIZ16B8M4CT3_XCVR_PSM_A2OUT_TMR__XCVR_PSM_A1OUT_TMR" offset="0x18" width="32" description="">
		<bitfield id="XCVR_PSM_A2OUT_TMR_5_0" width="6" begin="21" end="16" resetval="0x1" description="A2 out delay state timer value : Value used for the timer when the power state machine is in the A2 out delay state.  This timer delay is specified as the number of PSM clocks to count to implement the time required for tpsm_A2_out_del.   Note, the smallest value this field is allowed to be is 6'h01.  With that said, setting this field to a value smaller than the reset value will likely result in incorrect function." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_A1OUT_TMR_5_0" width="6" begin="5" end="0" resetval="0x1" description="A1 out delay state timer value : Value used for the timer when the power state machine is in the A1 out delay state.  This timer delay is specified as the number of PSM clocks to count to implement the time required for tpsm_A1_out_del.   Note, the smallest value this field is allowed to be is 6'h01.  With that said, setting this field to a value smaller than the reset value will likely result in incorrect function." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_XCVR_PSM_A4OUT_TMR__XCVR_PSM_A3OUT_TMR" acronym="WIZ16B8M4CT3_XCVR_PSM_A4OUT_TMR__XCVR_PSM_A3OUT_TMR" offset="0x1C" width="32" description="">
		<bitfield id="XCVR_PSM_A4OUT_TMR_5_0" width="6" begin="21" end="16" resetval="0x1" description="A4 out delay state timer value : Value used for the timer when the power state machine is in the A4 out delay state.  This timer delay is specified as the number of PSM clocks to count to implement the time required for tpsm_A4_out_del.   Note, the smallest value this field is allowed to be is 6'h01.  With that said, setting this field to a value smaller than the reset value will likely result in incorrect function." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_A3OUT_TMR_5_0" width="6" begin="5" end="0" resetval="0x1" description="A3 out delay state timer value : Value used for the timer when the power state machine is in the A3 out delay state.  This timer delay is specified as the number of PSM clocks to count to implement the time required for tpsm_A3_out_del.   Note, the smallest value this field is allowed to be is 6'h01.  With that said, setting this field to a value smaller than the reset value will likely result in incorrect function." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_XCVR_PSM_RDY_TMR__XCVR_PSM_A5OUT_TMR" acronym="WIZ16B8M4CT3_XCVR_PSM_RDY_TMR__XCVR_PSM_A5OUT_TMR" offset="0x20" width="32" description="">
		<bitfield id="XCVR_PSM_RDY_TMR_5_0" width="6" begin="21" end="16" resetval="0x16" description="Ready delay state timer value : Value used for the timer when the power state machine is in the ready state.  This timer delay is specified as the number of PSM clocks to count to implement the minimum time (tpsm_rdy_out_del.)  required to remain in this state.   Note, the smallest value this field is allowed to be is 6'h01.  With that said, setting this field to a value smaller than the reset value will likely result in incorrect function." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_A5OUT_TMR_5_0" width="6" begin="5" end="0" resetval="0x1" description="A5 out delay state timer value : Value used for the timer when the power state machine is in the A5 out delay state.  This timer delay is specified as the number of PSM clocks to count to implement the time required for tpsm_A5_out_del.   Note, the smallest value this field is allowed to be is 6'h01.  With that said, setting this field to a value smaller than the reset value will likely result in incorrect function." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_XCVR_PSM_ST_0__XCVR_PSM_DIAG" acronym="WIZ16B8M4CT3_XCVR_PSM_ST_0__XCVR_PSM_DIAG" offset="0x24" width="32" description="">
		<bitfield id="XCVR_PSM_ST_0_15_0" width="16" begin="31" end="16" resetval="0x0" description="PSM current state[15:0] : Indicates bits 15:0 of the current state of the power state machine." range="31 - 16" rwaccess="R"/> 
		<bitfield id="XCVR_PSM_DIAG_14" width="1" begin="14" end="14" resetval="0x0" description="Force calibration exit acknowledge : Setting this bit to 1'b1 forces the psm_cal_exit_ack pin of the power state machine active." range="14" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_DIAG_13" width="1" begin="13" end="13" resetval="0x0" description="Force A5 exit acknowledge : Setting this bit to 1'b1 forces the psm_a5_exit_ack pin of the power state machine active." range="13" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_DIAG_12" width="1" begin="12" end="12" resetval="0x0" description="Force A4 exit acknowledge : Setting this bit to 1'b1 forces the psm_a4_exit_ack pin of the power state machine active." range="12" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_DIAG_11" width="1" begin="11" end="11" resetval="0x0" description="Force A3 exit acknowledge : Setting this bit to 1'b1 forces the psm_a3_exit_ack pin of the power state machine active." range="11" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_DIAG_10" width="1" begin="10" end="10" resetval="0x0" description="Force A2 exit acknowledge : Setting this bit to 1'b1 forces the psm_a2_exit_ack pin of the power state machine active." range="10" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_DIAG_9" width="1" begin="9" end="9" resetval="0x0" description="Force A1 exit acknowledge : Setting this bit to 1'b1 forces the psm_a1_exit_ack pin of the power state machine active." range="9" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_DIAG_8" width="1" begin="8" end="8" resetval="0x0" description="Force A0 exit acknowledge : Setting this bit to 1'b1 forces the psm_a0_exit_ack pin of the power state machine active." range="8" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_DIAG_6" width="1" begin="6" end="6" resetval="0x0" description="Force calibration entry acknowledge : Setting this bit to 1'b1 forces the psm_cal_entry_ack pin of the power state machine active." range="6" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_DIAG_5" width="1" begin="5" end="5" resetval="0x0" description="Force A5 entry acknowledge : Setting this bit to 1'b1 forces the psm_a5_entry_ack pin of the power state machine active." range="5" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_DIAG_4" width="1" begin="4" end="4" resetval="0x0" description="Force A4 entry acknowledge : Setting this bit to 1'b1 forces the psm_a4_entry_ack pin of the power state machine active." range="4" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_DIAG_3" width="1" begin="3" end="3" resetval="0x0" description="Force A3 entry acknowledge : Setting this bit to 1'b1 forces the psm_a3_entry_ack pin of the power state machine active." range="3" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_DIAG_2" width="1" begin="2" end="2" resetval="0x0" description="Force A2 entry acknowledge : Setting this bit to 1'b1 forces the psm_a2_entry_ack pin of the power state machine active." range="2" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_DIAG_1" width="1" begin="1" end="1" resetval="0x0" description="Force A1 entry acknowledge : Setting this bit to 1'b1 forces the psm_a1_entry_ack pin of the power state machine active." range="1" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_DIAG_0" width="1" begin="0" end="0" resetval="0x0" description="Force A0 entry acknowledge : Setting this bit to 1'b1 forces the psm_a0_entry_ack pin of the power state machine active." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_XCVR_PSM_ST_1" acronym="WIZ16B8M4CT3_XCVR_PSM_ST_1" offset="0x28" width="32" description="">
		<bitfield id="XCVR_PSM_ST_1_9_0" width="10" begin="9" end="0" resetval="0x0" description="PSM current state[25:16] : Indicates bits 25:16 of the current state of the power state machine." range="9 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_XCVR_PSM_USER_DEF_CTRL" acronym="WIZ16B8M4CT3_XCVR_PSM_USER_DEF_CTRL" offset="0x3C" width="32" description="">
		<bitfield id="XCVR_PSM_USER_DEF_CTRL_15_5" width="11" begin="31" end="21" resetval="0x0" description="Reserved - spare" range="31 - 21" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_USER_DEF_CTRL_4" width="1" begin="20" end="20" resetval="0x0" description="Force PSM gated clock on: Setting this bit to 1'b1 will force the PSM gated clock on, independent of the internal PSM state machine clock gate controls." range="20" rwaccess="R/W"/> 
		<bitfield id="XCVR_PSM_USER_DEF_CTRL_3_0" width="4" begin="19" end="16" resetval="0x0" description="Reserved - spare" range="19 - 16" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL" acronym="WIZ16B8M4CT3_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL" offset="0x80" width="32" description="">
		<bitfield id="TX_TXCC_PRE_OVRD_8" width="1" begin="24" end="24" resetval="0x0" description="Pre-cursor override enable: When enabled, the pre-cursor field in this register is used to override the pre-cursor value." range="24" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_PRE_OVRD_5_0" width="6" begin="21" end="16" resetval="0x0" description="Pre-cursor override value: When enabled by the pre-cursor override enable bit in this register, the value in this field is used to override the pre-cursor value.   Note: This field is 6 bits wide, to match the pre-cursor data input width on the tx_deemphasis input pin, only the least significant 5 bits are used to actually drive the H bridge driver controller.  In the calculated modes, this will override the calculated pre-cursor value. Note : This register is for diagnostic purposes only.  When this field is used, one must make sure that the value does not result in the H bridge driver controller input pin restrictions being violated.  These restrictions are documented in the pin list of H bridge driver controller specification." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_CTRL_13_12" width="2" begin="13" end="12" resetval="0x2" description="Margin multiplier rounding control: This field controls the rounding function on the margin multiplier. 2'b00 : Round to nearest integer 2'b01 : Floor 2'b10 : Ceiling" range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_CTRL_11_10" width="2" begin="11" end="10" resetval="0x2" description="LF value multiplier rounding control: This field controls the rounding function on the LF value multiplier. 2'b00 : Round to nearest integer 2'b01 : Floor 2'b10 : Ceiling" range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_CTRL_9_8" width="2" begin="9" end="8" resetval="0x2" description="Calculated post-emphasis multiplier rounding control: This field controls the rounding function on the calculated post-emphasis multiplier. 2'b00 : Round to nearest integer 2'b01 : Floor 2'b10 : Ceiling" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_CTRL_7_6" width="2" begin="7" end="6" resetval="0x2" description="Calculated pre-emphasis multiplier rounding control: This field controls the rounding function on the pre-emphasis multiplier. 2'b00 : Round to nearest integer 2'b01 : Floor 2'b10 : Ceiling" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_CTRL_5_4" width="2" begin="5" end="4" resetval="0x0" description="Coefficient calculator multiplier rounding control: This field controls the rounding function on the coefficient calculator multiplier. 2'b00 : Round to nearest integer 2'b01 : Floor 2'b10 : Ceiling" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_CTRL_3" width="1" begin="3" end="3" resetval="0x0" description="De-emphasis control standard mode 3 value: This bit controls the de-emphasis mode when the xcvr_standard_mode is set to 2'b11. 1'b0 : Use the calculated de-emphasis values based on the 2 least significant bits of  the top level tx_deemphasis signal. 1'b1 : Use the coefficient values on all 18 bits of the top level tx_deemphasis signal." range="3" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_CTRL_2" width="1" begin="2" end="2" resetval="0x1" description="De-emphasis control standard mode 2 value: This bit controls the de-emphasis mode when the xcvr_standard_mode is set to 2'b10. 1'b0 : Use the calculated de-emphasis values based on the 2 least significant bits of  the top level tx_deemphasis signal. 1'b1 : Use the coefficient values on all 18 bits of the top level tx_deemphasis signal." range="2" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="De-emphasis control standard mode 1 value: This bit controls the de-emphasis mode when the xcvr_standard_mode is set to 2'b01. 1'b0 : Use the calculated de-emphasis values based on the 2 least significant bits of  the top level tx_deemphasis signal. 1'b1 : Use the coefficient values on all 18 bits of the top level tx_deemphasis signal." range="1" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="De-emphasis control standard mode 0 value: This bit controls the de-emphasis mode when the xcvr_standard_mode is set to 2'b00. 1'b0 : Use the calculated de-emphasis values based on the 2 least significant bits of  the top level tx_deemphasis signal. 1'b1 : Use the coefficient values on all 18 bits of the top level tx_deemphasis signal." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD" acronym="WIZ16B8M4CT3_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD" offset="0x84" width="32" description="">
		<bitfield id="TX_TXCC_POST_OVRD_8" width="1" begin="24" end="24" resetval="0x0" description="Post-cursor override enable: When enabled, the post-cursor field in this register is used to override the post-cursor value." range="24" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_POST_OVRD_5_0" width="6" begin="21" end="16" resetval="0x0" description="Post-cursor override value: When enabled by the post-cursor override enable bit in this register, the value in this field is used to override the post-cursor value.   Note: This field is 6 bits wide, to match the post-cursor data input width on the tx_deemphasis input pin, only the least significant 5 bits are used to actually drive the H bridge driver controller.  In the calculated modes, this will override the calculated post-cursor value. Note : This register is for diagnostic purposes only.  When this field is used, one must make sure that the value does not result in the H bridge driver controller input pin restrictions being violated.  These restrictions are documented in the pin list of H bridge driver controller specification." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_MAIN_OVRD_8" width="1" begin="8" end="8" resetval="0x0" description="Main-cursor override enable: When enabled, the main-cursor field in this register is used to override the main-cursor value." range="8" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_MAIN_OVRD_5_0" width="6" begin="5" end="0" resetval="0x0" description="Main-cursor override value: When enabled by the main-cursor override enable bit in this register, the value in this field is used to override the main-cursor value.   Note: This field is 6 bits wide, to match the main-cursor data input width on the tx_deemphasis input pin, only the least significant 5 bits are used to actually drive the H bridge driver controller.  In the calculated modes, this will override the calculated main-cursor value. Note : This register is for diagnostic purposes only.  When this field is used, one must make sure that the value does not result in the H bridge driver controller input pin restrictions being violated.  These restrictions are documented in the pin list of H bridge driver controller specification." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_TXCC_MAIN_CVAL__TX_TXCC_PRE_CVAL" acronym="WIZ16B8M4CT3_TX_TXCC_MAIN_CVAL__TX_TXCC_PRE_CVAL" offset="0x88" width="32" description="">
		<bitfield id="TX_TXCC_MAIN_CVAL_5_0" width="6" begin="21" end="16" resetval="0x0" description="Main-cursor value: The value in this field indicates the current value of the main-cursor (C0) coefficient.  The value of this field can be any of the following, depending on the current mode of operation. The override value when override is enabled, under the control of the TX main-cursor override register on page 179 The main-cursor data on the tx_deemphasis input pin when the calculated de-emphasis values are disabled, under the control of the TX coefficient controller control register on page 178. All 0s when the calculated de-emphasis values are enabled, under the control of the TX coefficient controller control register on page 178. Note: The value of this is a function of input values and internal logic.  Therefore, there is not a fixed reset value." range="21 - 16" rwaccess="R"/> 
		<bitfield id="TX_TXCC_PRE_CVAL_5_0" width="6" begin="5" end="0" resetval="0x0" description="Pre-cursor value: The value in this field indicates the current value of the pre-cursor (C-1) coefficient.  The value of this field can be any of the following, depending on the current mode of operation. The override value when override is enabled, under the control of the TX pre-cursor override register on page 179 The pre-cursor data on the tx_deemphasis input pin when the calculated de-emphasis values are disabled, under the control of the TX coefficient controller control register on page 178. The internally calculated pre-cursor value when the calculated de-emphasis values are enabled, under the control of the TX coefficient controller control register on page 178. Note: The value of this is a function of input values and internal logic.  Therefore, there is not a fixed reset value." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_TXCC_LF_MULT__TX_TXCC_POST_CVAL" acronym="WIZ16B8M4CT3_TX_TXCC_LF_MULT__TX_TXCC_POST_CVAL" offset="0x8C" width="32" description="">
		<bitfield id="TX_TXCC_LF_MULT_7_0" width="8" begin="23" end="16" resetval="0x42" description="LF multiplier value: The value in this field specifies the multiplier value used to generate the LF value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_POST_CVAL_5_0" width="6" begin="5" end="0" resetval="0x0" description="Post-cursor value: The value in this field indicates the current value of the post-cursor (C+1) coefficient. The value of this field can be any of the following, depending on the current mode of operation. The override value when override is enabled, under the control of the TX post-cursor override register on page 179 The post-cursor data on the tx_deemphasis input pin when the calculated de-emphasis values are disabled, under the control of the TX coefficient controller control register on page 178. The internally calculated post-cursor value when the calculated de-emphasis values are enabled, under the control of the TX coefficient controller control register on page 178. Note: The value of this is a function of input values and internal logic.  Therefore, there is not a fixed reset value." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_TXCC_CPRE_MULT_01__TX_TXCC_CPRE_MULT_00" acronym="WIZ16B8M4CT3_TX_TXCC_CPRE_MULT_01__TX_TXCC_CPRE_MULT_00" offset="0x90" width="32" description="">
		<bitfield id="TX_TXCC_CPRE_MULT_01_7_0" width="8" begin="23" end="16" resetval="0x0" description="Calculated pre emphasis multiplier value 01: The value in this field specifies the multiplier value used to generate the calculated pre emphasis value from the FS value when tx_deemphasis[1:0] = 2'b01.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_CPRE_MULT_00_7_0" width="8" begin="7" end="0" resetval="0x0" description="Calculated pre emphasis multiplier value 00: The value in this field specifies the multiplier value used to generate the calculated pre emphasis value from the FS value when tx_deemphasis[1:0] = 2'b00.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_TXCC_CPRE_MULT_11__TX_TXCC_CPRE_MULT_10" acronym="WIZ16B8M4CT3_TX_TXCC_CPRE_MULT_11__TX_TXCC_CPRE_MULT_10" offset="0x94" width="32" description="">
		<bitfield id="TX_TXCC_CPRE_MULT_11_7_0" width="8" begin="23" end="16" resetval="0x0" description="Calculated pre emphasis multiplier value 11: The value in this field specifies the multiplier value used to generate the calculated pre emphasis value from the FS value when tx_deemphasis[1:0] = 2'b11.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_CPRE_MULT_10_7_0" width="8" begin="7" end="0" resetval="0x0" description="Calculated pre emphasis multiplier value 10: The value in this field specifies the multiplier value used to generate the calculated pre emphasis value from the FS value when tx_deemphasis[1:0] = 2'b10.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_TXCC_CPOST_MULT_01__TX_TXCC_CPOST_MULT_00" acronym="WIZ16B8M4CT3_TX_TXCC_CPOST_MULT_01__TX_TXCC_CPOST_MULT_00" offset="0x98" width="32" description="">
		<bitfield id="TX_TXCC_CPOST_MULT_01_7_0" width="8" begin="23" end="16" resetval="0x17" description="Calculated post emphasis multiplier value 01: The value in this field specifies the multiplier value used to generate the calculated post emphasis value from the FS value when tx_deemphasis[1:0] = 2'b01.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_CPOST_MULT_00_7_0" width="8" begin="7" end="0" resetval="0x28" description="Calculated post emphasis multiplier value 00: The value in this field specifies the multiplier value used to generate the calculated post emphasis value from the FS value when tx_deemphasis[1:0] = 2'b00.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_TXCC_CPOST_MULT_11__TX_TXCC_CPOST_MULT_10" acronym="WIZ16B8M4CT3_TX_TXCC_CPOST_MULT_11__TX_TXCC_CPOST_MULT_10" offset="0x9C" width="32" description="">
		<bitfield id="TX_TXCC_CPOST_MULT_11_7_0" width="8" begin="23" end="16" resetval="0x0" description="Calculated post emphasis multiplier value 11: The value in this field specifies the multiplier value used to generate the calculated post emphasis value from the FS value when tx_deemphasis[1:0] = 2'b11.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_CPOST_MULT_10_7_0" width="8" begin="7" end="0" resetval="0x0" description="Calculated post emphasis multiplier value 10: The value in this field specifies the multiplier value used to generate the calculated post emphasis value from the FS value when tx_deemphasis[1:0] = 2'b10.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_TXCC_MGNFS_MULT_001__TX_TXCC_MGNFS_MULT_000" acronym="WIZ16B8M4CT3_TX_TXCC_MGNFS_MULT_001__TX_TXCC_MGNFS_MULT_000" offset="0xA0" width="32" description="">
		<bitfield id="TX_TXCC_MGNFS_MULT_001_7_0" width="8" begin="23" end="16" resetval="0x0" description="Margin full swing multiplier value 001: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b001 and tx_low_power_swing_en = 1'b0.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The largest value this is allowed to be set to is 54/128. Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_MGNFS_MULT_000_7_0" width="8" begin="7" end="0" resetval="0x0" description="Margin full swing multiplier value 000: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b000 and tx_low_power_swing_en = 1'b0.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The largest value this is allowed to be set to is 54/128. Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_TXCC_MGNFS_MULT_011__TX_TXCC_MGNFS_MULT_010" acronym="WIZ16B8M4CT3_TX_TXCC_MGNFS_MULT_011__TX_TXCC_MGNFS_MULT_010" offset="0xA4" width="32" description="">
		<bitfield id="TX_TXCC_MGNFS_MULT_011_7_0" width="8" begin="23" end="16" resetval="0x15" description="Margin full swing multiplier value 011: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b011 and tx_low_power_swing_en = 1'b0.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The largest value this is allowed to be set to is 54/128. Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_MGNFS_MULT_010_7_0" width="8" begin="7" end="0" resetval="0x7" description="Margin full swing multiplier value 010: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b010 and tx_low_power_swing_en = 1'b0.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The largest value this is allowed to be set to is 54/128. Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_TXCC_MGNFS_MULT_101__TX_TXCC_MGNFS_MULT_100" acronym="WIZ16B8M4CT3_TX_TXCC_MGNFS_MULT_101__TX_TXCC_MGNFS_MULT_100" offset="0xA8" width="32" description="">
		<bitfield id="TX_TXCC_MGNFS_MULT_101_7_0" width="8" begin="23" end="16" resetval="0x28" description="Margin full swing multiplier value 101: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b101 and tx_low_power_swing_en = 1'b0.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The largest value this is allowed to be set to is 54/128. Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_MGNFS_MULT_100_7_0" width="8" begin="7" end="0" resetval="0x21" description="Margin full swing multiplier value 100: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b100 and tx_low_power_swing_en = 1'b0.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The largest value this is allowed to be set to is 54/128. Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_TXCC_MGNFS_MULT_111__TX_TXCC_MGNFS_MULT_110" acronym="WIZ16B8M4CT3_TX_TXCC_MGNFS_MULT_111__TX_TXCC_MGNFS_MULT_110" offset="0xAC" width="32" description="">
		<bitfield id="TX_TXCC_MGNFS_MULT_111_7_0" width="8" begin="23" end="16" resetval="0x42" description="Margin full swing multiplier value 111: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b111 and tx_low_power_swing_en = 1'b0.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The largest value this is allowed to be set to is 54/128. Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_MGNFS_MULT_110_7_0" width="8" begin="7" end="0" resetval="0x35" description="Margin full swing multiplier value 110: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b110 and tx_low_power_swing_en = 1'b0.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The largest value this is allowed to be set to is 54/128. Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_TXCC_MGNHS_MULT_001__TX_TXCC_MGNHS_MULT_000" acronym="WIZ16B8M4CT3_TX_TXCC_MGNHS_MULT_001__TX_TXCC_MGNHS_MULT_000" offset="0xB0" width="32" description="">
		<bitfield id="TX_TXCC_MGNHS_MULT_001_7_0" width="8" begin="23" end="16" resetval="0x28" description="Margin half swing multiplier value 001: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b001 and tx_low_power_swing_en = 1'b1.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The largest value this is allowed to be set to is 54/128. Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_MGNHS_MULT_000_7_0" width="8" begin="7" end="0" resetval="0x28" description="Margin half swing multiplier value 000: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b000 and tx_low_power_swing_en = 1'b1.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The largest value this is allowed to be set to is 54/128. Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_TXCC_MGNHS_MULT_011__TX_TXCC_MGNHS_MULT_010" acronym="WIZ16B8M4CT3_TX_TXCC_MGNHS_MULT_011__TX_TXCC_MGNHS_MULT_010" offset="0xB4" width="32" description="">
		<bitfield id="TX_TXCC_MGNHS_MULT_011_7_0" width="8" begin="23" end="16" resetval="0x36" description="Margin half swing multiplier value 011: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b011 and tx_low_power_swing_en = 1'b1.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The largest value this is allowed to be set to is 54/128. Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_MGNHS_MULT_010_7_0" width="8" begin="7" end="0" resetval="0x32" description="Margin half swing multiplier value 010: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b010 and tx_low_power_swing_en = 1'b1.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The largest value this is allowed to be set to is 54/128. Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_TXCC_MGNHS_MULT_101__TX_TXCC_MGNHS_MULT_100" acronym="WIZ16B8M4CT3_TX_TXCC_MGNHS_MULT_101__TX_TXCC_MGNHS_MULT_100" offset="0xB8" width="32" description="">
		<bitfield id="TX_TXCC_MGNHS_MULT_101_7_0" width="8" begin="23" end="16" resetval="0x44" description="Margin half swing multiplier value 101: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b101 and tx_low_power_swing_en = 1'b1.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The largest value this is allowed to be set to is 54/128. Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_MGNHS_MULT_100_7_0" width="8" begin="7" end="0" resetval="0x40" description="Margin half swing multiplier value 100: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b100 and tx_low_power_swing_en = 1'b1.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The largest value this is allowed to be set to is 54/128. Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_TXCC_MGNHS_MULT_111__TX_TXCC_MGNHS_MULT_110" acronym="WIZ16B8M4CT3_TX_TXCC_MGNHS_MULT_111__TX_TXCC_MGNHS_MULT_110" offset="0xBC" width="32" description="">
		<bitfield id="TX_TXCC_MGNHS_MULT_111_7_0" width="8" begin="23" end="16" resetval="0x54" description="Margin half swing multiplier value 111: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b111 and tx_low_power_swing_en = 1'b1.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The largest value this is allowed to be set to is 54/128. Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_MGNHS_MULT_110_7_0" width="8" begin="7" end="0" resetval="0x51" description="Margin half swing multiplier value 110: The value in this field specifies the multiplier value used to generate the margin value from the resistor calibration value when tx_vmargin = 3'b110 and tx_low_power_swing_en = 1'b1.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The largest value this is allowed to be set to is 54/128. Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_TXCC_P1PRE_COEF_MULT__TX_TXCC_P0PRE_COEF_MULT" acronym="WIZ16B8M4CT3_TX_TXCC_P1PRE_COEF_MULT__TX_TXCC_P0PRE_COEF_MULT" offset="0xC0" width="32" description="">
		<bitfield id="TX_TXCC_P1PRE_COEF_MULT_7_0" width="8" begin="23" end="16" resetval="0x0" description="Preset 1 pre emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 1 pre emphasis coefficient value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_P0PRE_COEF_MULT_7_0" width="8" begin="7" end="0" resetval="0x0" description="Preset 0 pre emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 0 pre emphasis coefficient value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_TXCC_P3PRE_COEF_MULT__TX_TXCC_P2PRE_COEF_MULT" acronym="WIZ16B8M4CT3_TX_TXCC_P3PRE_COEF_MULT__TX_TXCC_P2PRE_COEF_MULT" offset="0xC4" width="32" description="">
		<bitfield id="TX_TXCC_P3PRE_COEF_MULT_7_0" width="8" begin="23" end="16" resetval="0x0" description="Preset 3 pre emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 3 pre emphasis coefficient value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_P2PRE_COEF_MULT_7_0" width="8" begin="7" end="0" resetval="0x0" description="Preset 2 pre emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 2 pre emphasis coefficient value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_TXCC_P5PRE_COEF_MULT__TX_TXCC_P4PRE_COEF_MULT" acronym="WIZ16B8M4CT3_TX_TXCC_P5PRE_COEF_MULT__TX_TXCC_P4PRE_COEF_MULT" offset="0xC8" width="32" description="">
		<bitfield id="TX_TXCC_P5PRE_COEF_MULT_7_0" width="8" begin="23" end="16" resetval="0x13" description="Preset 5 pre emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 5 pre emphasis coefficient value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_P4PRE_COEF_MULT_7_0" width="8" begin="7" end="0" resetval="0x0" description="Preset 4 pre emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 4 pre emphasis coefficient value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_TXCC_P7PRE_COEF_MULT__TX_TXCC_P6PRE_COEF_MULT" acronym="WIZ16B8M4CT3_TX_TXCC_P7PRE_COEF_MULT__TX_TXCC_P6PRE_COEF_MULT" offset="0xCC" width="32" description="">
		<bitfield id="TX_TXCC_P7PRE_COEF_MULT_7_0" width="8" begin="23" end="16" resetval="0x13" description="Preset 7 pre emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 7 pre emphasis coefficient value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_P6PRE_COEF_MULT_7_0" width="8" begin="7" end="0" resetval="0x16" description="Preset 6 pre emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 6 pre emphasis coefficient value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_TXCC_P9PRE_COEF_MULT__TX_TXCC_P8PRE_COEF_MULT" acronym="WIZ16B8M4CT3_TX_TXCC_P9PRE_COEF_MULT__TX_TXCC_P8PRE_COEF_MULT" offset="0xD0" width="32" description="">
		<bitfield id="TX_TXCC_P9PRE_COEF_MULT_7_0" width="8" begin="23" end="16" resetval="0x22" description="Preset 9 pre emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 9 pre emphasis coefficient value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_P8PRE_COEF_MULT_7_0" width="8" begin="7" end="0" resetval="0x16" description="Preset 8 pre emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 8 pre emphasis coefficient value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_TXCC_P1POST_COEF_MULT__TX_TXCC_P0POST_COEF_MULT" acronym="WIZ16B8M4CT3_TX_TXCC_P1POST_COEF_MULT__TX_TXCC_P0POST_COEF_MULT" offset="0xE0" width="32" description="">
		<bitfield id="TX_TXCC_P1POST_COEF_MULT_7_0" width="8" begin="23" end="16" resetval="0x22" description="Preset 1 post emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 1 post emphasis coefficient value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_P0POST_COEF_MULT_7_0" width="8" begin="7" end="0" resetval="0x34" description="Preset 0 post emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 0 post emphasis coefficient value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_TXCC_P3POST_COEF_MULT__TX_TXCC_P2POST_COEF_MULT" acronym="WIZ16B8M4CT3_TX_TXCC_P3POST_COEF_MULT__TX_TXCC_P2POST_COEF_MULT" offset="0xE4" width="32" description="">
		<bitfield id="TX_TXCC_P3POST_COEF_MULT_7_0" width="8" begin="23" end="16" resetval="0x16" description="Preset 3 post emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 3 post emphasis coefficient value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_P2POST_COEF_MULT_7_0" width="8" begin="7" end="0" resetval="0x27" description="Preset 2 post emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 2 post emphasis coefficient value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_TXCC_P5POST_COEF_MULT__TX_TXCC_P4POST_COEF_MULT" acronym="WIZ16B8M4CT3_TX_TXCC_P5POST_COEF_MULT__TX_TXCC_P4POST_COEF_MULT" offset="0xE8" width="32" description="">
		<bitfield id="TX_TXCC_P5POST_COEF_MULT_7_0" width="8" begin="23" end="16" resetval="0x0" description="Preset 5 post emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 5 post emphasis coefficient value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_P4POST_COEF_MULT_7_0" width="8" begin="7" end="0" resetval="0x0" description="Preset 4 post emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 4 post emphasis coefficient value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_TXCC_P7POST_COEF_MULT__TX_TXCC_P6POST_COEF_MULT" acronym="WIZ16B8M4CT3_TX_TXCC_P7POST_COEF_MULT__TX_TXCC_P6POST_COEF_MULT" offset="0xEC" width="32" description="">
		<bitfield id="TX_TXCC_P7POST_COEF_MULT_7_0" width="8" begin="23" end="16" resetval="0x27" description="Preset 7 post emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 7 post emphasis coefficient value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_P6POST_COEF_MULT_7_0" width="8" begin="7" end="0" resetval="0x0" description="Preset 6 post emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 6 post emphasis coefficient value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_TXCC_P9POST_COEF_MULT__TX_TXCC_P8POST_COEF_MULT" acronym="WIZ16B8M4CT3_TX_TXCC_P9POST_COEF_MULT__TX_TXCC_P8POST_COEF_MULT" offset="0xF0" width="32" description="">
		<bitfield id="TX_TXCC_P9POST_COEF_MULT_7_0" width="8" begin="23" end="16" resetval="0x0" description="Preset 9 post emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 9 post emphasis coefficient value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_TXCC_P8POST_COEF_MULT_7_0" width="8" begin="7" end="0" resetval="0x16" description="Preset 8 post emphasis coefficient multiplier value : The value in this field specifies the multiplier value used to generate the preset 8 post emphasis coefficient value from the FS value.  The following describes the multiplier value each bit in this field corresponds to. Bit 7 : 128/128 = 1.000000 Bit 6 :   64/128 = 0.500000 Bit 5 :   32/128 = 0.250000 Bit 4 :   16/128 = 0.125000 Bit 3 :    8/128  = 0.062500 Bit 2 :    4/128  = 0.031250 Bit 1 :    2/128  = 0.015625 Bit 0 :    1/128  = 0.0078125 Note: The output of the multiplier is 6 bits wide.  It is possible to set the multiplier value here to a sufficiently large value to cause the multiplier result to be such that it can't be represented by a 6 bit value.  In such a case, the multiplier output will be driven to 6'b111111." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO" acronym="WIZ16B8M4CT3_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO" offset="0x180" width="32" description="">
		<bitfield id="DRV_DIAG_LANE_FCM_EN_SWAIT_TMR_3_0" width="4" begin="19" end="16" resetval="0x6" description="Lane fast common mode enable sample wait timer value: This specifies the number of reference clock cycles the fast establishment of common mode process will wait between changing the state of the signals controlling the analog common mode sense circuits, and testing the results of the new state." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="DRV_DIAG_LANE_FCM_EN_TO_15" width="1" begin="15" end="15" resetval="0x0" description="Bypass fast establishment of common mode enable: When enabled, the fast establishment of common mode function will be bypassed.  When bypassed, the lane fast common mode enable timeout value field in this register can be used to implement a programmable delay between when fast establishment of common mode is normally initiated, and when it will complete." range="15" rwaccess="R/W"/> 
		<bitfield id="DRV_DIAG_LANE_FCM_EN_TO_11_0" width="12" begin="11" end="0" resetval="0x500" description="Lane fast common mode enable timeout value: The usage of the value of this field is a function of the state of the bypass fast establishment of common mode enable bit in this register. Bypass disabled (normal operation): This specifies the maximum number of reference clock cycles the fast establishment of common mode process will wait for the tx_{p,m} signals to be reported as above the reference voltage, before timing out.  The default value of this register corresponds to a delay of 20 uSec. Bypass enabled: This can be used to specify the number of reference clock cycles between when fast establishment of common mode would normally be initiated, and when it is acknowledged to have been completed." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR" acronym="WIZ16B8M4CT3_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR" offset="0x184" width="32" description="">
		<bitfield id="DRV_DIAG_LANE_FCM_EN_TUNE_11_8" width="4" begin="27" end="24" resetval="0x8" description="Common mode sense reference DAC voltage initial test: This field sets the common mode detect reference voltage for the common mode detect comparator, when the fast establishment of common mode function is checking the initial state of the txda_cm_sense_comp_out signal.  This field drives the txda_cm_sense_vref_dac signal going to the analog, and it is only driven when the fast establishment of common mode function is enabled. 4'b0000 : Minimum ... 4'b1111 : Maximum" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="DRV_DIAG_LANE_FCM_EN_TUNE_7_4" width="4" begin="23" end="20" resetval="0x12" description="Common mode sense reference DAC voltage high test: This field sets the common mode detect reference voltage for the common mode detect comparator, when the fast establishment of common mode function is waiting for the txda_cm_sense_comp_out signal from the analog to be driven high.  This field drives the txda_cm_sense_vref_dac signal going to the analog, and it is only driven when the fast establishment of common mode function is enabled. 4'b0000 : Minimum ... 4'b1111 : Maximum" range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="DRV_DIAG_LANE_FCM_EN_TUNE_3_0" width="4" begin="19" end="16" resetval="0x4" description="Common mode sense reference DAC voltage low test: This field sets the common mode detect reference voltage for the common mode detect comparator, when the fast establishment of common mode function is waiting for the txda_cm_sense_comp_out signal from the analog to be driven low.  This field drives the txda_cm_sense_vref_dac signal going to the analog, and it is only driven when the fast establishment of common mode function is enabled. 4'b0000 : Minimum ... 4'b1111 : Maximum" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="DRV_DIAG_LANE_FCM_EN_MGN_TMR_11_0" width="12" begin="11" end="0" resetval="0x150" description="Lane fast common mode enable margin timer value: This specifies the number of reference clock cycles the fast establishment of common mode process will enable all the margin segments for. The default value of this register corresponds to a delay of 6 uSec." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_DRV_DIAG_RCVDET_TUNE__DRV_DIAG_LFPS_CTRL" acronym="WIZ16B8M4CT3_DRV_DIAG_RCVDET_TUNE__DRV_DIAG_LFPS_CTRL" offset="0x188" width="32" description="">
		<bitfield id="DRV_DIAG_RCVDET_TUNE_4" width="1" begin="20" end="20" resetval="0x0" description="Receiver detect comparators output and or control: This bit controls how the receiver detect comparators are used to drive the txda_rcvdet_detected_n signal to the digital.  This bit drives the txda_rcvdet_and_orb signal going to the analog. 1'b0: Comparator outputs are ORed to drive txda_rcvdet_detected_n. 1'b1: Comparator outputs are ANDed to drive txda_rcvdet_detected_n." range="20" rwaccess="R/W"/> 
		<bitfield id="DRV_DIAG_RCVDET_TUNE_3_0" width="4" begin="19" end="16" resetval="0x12" description="Receiver detect reference DAC voltage: This field sets the receiver detect reference voltage for the receiver detect comparator.  This field drives the txda_rcvdet_vref_dac signal going to the analog. 4'b0000 : Minimum ... 4'b1111 : Maximum" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="DRV_DIAG_LFPS_CTRL_7_0" width="8" begin="7" end="0" resetval="0x15" description="LFPS half period clocks: Specifies the number of clock cycles required to implement one half of a LFPS period, by the transmitter LFPS controller." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_DRV_DIAG_TX_DRV" acronym="WIZ16B8M4CT3_DRV_DIAG_TX_DRV" offset="0x18C" width="32" description="">
		<bitfield id="DRV_DIAG_TX_DRV_7" width="1" begin="7" end="7" resetval="0x1" description="TX boost enable: Increases the transmitter amplitude for fast data transitions, by controlling the txda_drv_boost_en signal going to the analog." range="7" rwaccess="R/W"/> 
		<bitfield id="DRV_DIAG_TX_DRV_5_4" width="2" begin="5" end="4" resetval="0x2" description="TX boost tune: Controls the transmitter boost amplitude when the transmitter boost function is enabled using the TX boost enable bit in this register, by controlling the txda_drv_boost_tune signal going to the analog.  The following specifies the encoding of this field. 2'b00: Minimum Boost 2'b01: 2'b10: 2'b11: Maximum Boost" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="DRV_DIAG_TX_DRV_1" width="1" begin="1" end="1" resetval="0x1" description="TX pre-driver pull up control: When the pre-driver is disabled, this bit controls the state of the pre-driver output, by controlling the txda_drv_predrv_pullup signal going to the analog. 1'b0 : Pulled low 1'b1 : Pulled high" range="1" rwaccess="R/W"/> 
		<bitfield id="DRV_DIAG_TX_DRV_0" width="1" begin="0" end="0" resetval="0x1" description="TX driver margin type: Selects the margining type the driver will operate in, by controlling the txda_drv_margin_type signal going to the analog. 1'b0 : Classical margining - High power margining that complies with the driver differential and common-mode output impedance specs. 1'b1 : Low-Power margining - Low power margining that complies with the driver differential output impedance spec.  However, this violates the driver common-mode output impedance spec to save power whenever a reduced swing driver configuration is used. Note: When fast establishment of common mode is active, the analog signal that this drives will be forced to 1'b0." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR" acronym="WIZ16B8M4CT3_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR" offset="0x1C0" width="32" description="">
		<bitfield id="XCVR_DIAG_XCAL_PWRI_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Power island controller input override enable: When enabled, the power island control state machine input override bits in this register will drive the power island control state machine directly, and override any control from other state machines in the macro.   Note: The CDB power island must be triggered to be enabled, by accessing a register outside of the common control module control and diagnostic registers space, prior to enabling this function. Note: This bit must never change state in the same register write that any of the override bits it controls in this register are changed. Note: The value of this field must be the same for all lanes that make up a link. 1'b0: Override disabled 1'b1: Override enabled" range="31" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_XCAL_PWRI_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Power island controller output override enable: When enabled, the power island control state machine output override bits in this register will drive the power island control state machine outputs, and override any control from power island control state machine.   Note: This bit must never change state in the same register write that any of the override bits it controls in this register are changed. Note: The value of this field must be the same for all lanes that make up a link. 1'b0: Override disabled 1'b1: Override enabled" range="30" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_XCAL_PWRI_OVRD_11" width="1" begin="27" end="27" resetval="0x0" description="Power suspend request override: When enabled, this bit will override the power_suspend_req input of the power island control state machine. Note: The value of this field must be the same for all lanes that make up a link." range="27" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_XCAL_PWRI_OVRD_10" width="1" begin="26" end="26" resetval="0x1" description="Power suspend acknowledge: This is the current state of the power_suspend_ack output from the power island control state machine.   Note: This bit will always be set to 1'b1 after the power island is enabled, as a function of the power island controller input override enable bit in this register." range="26" rwaccess="R"/> 
		<bitfield id="XCVR_DIAG_XCAL_PWRI_OVRD_9" width="1" begin="25" end="25" resetval="0x0" description="Power recover request override: When enabled, this bit will override the power_recover_req input of the power island control state machine. Note: The value of this field must be the same for all lanes that make up a link." range="25" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_XCAL_PWRI_OVRD_8" width="1" begin="24" end="24" resetval="0x0" description="Power recover acknowledge: This is the current state of the power_recover_ack output from the power island control state machine.   Note: This bit will always be set to 1'b1 after the power island is enabled, as a function of the power island controller input override enable bit in this register." range="24" rwaccess="R"/> 
		<bitfield id="XCVR_DIAG_XCAL_PWRI_OVRD_7_0" width="8" begin="23" end="16" resetval="0x36" description="Power island controller output override: When enabled, the bits in this field will override the output signals from the power island control state machine.  The following are the power island control state machine output signals, and the bits in this field that they are associated with. Bit 7: state_sandh Bit 6: state_ret_save Bit 5: state_ret_restore (active low) Bit 4: power_en_ph_1 Bit 3: power_en_ph_2 Bit 2: power_isolation Bit 1: power_por_reset_n Bit 0: power_rstr_reset_n The default value of the bits in this register are such that the power island is not forced to be switched on when the power island controller output override enable bit in this register is enabled. When using this register to switch this power island on and off, the bits in this field are required to change in a specific order with individual register writes. The writes must happen in the order specified below.  8'b00100100 : Power island is not being forced on 8'b10100100 8'b10110100 8'b10111100 8'b10111111 8'b10111011 8'b00111011 : Power island is being forced on 8'b10111011 8'b10111111 8'b11111111 8'b10111111 8'b10111110 8'b10100110 : Power island is being forced off, and in state retention 8'b10110110 8'b10111110 8'b10111111 8'b10011111 8'b10111111 8'b10111011 8'b00111011 : Power island is being forced on, with state restored Note: The value of this field must be the same for all lanes that make up a link." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_PWRI_TMR_12_8" width="5" begin="12" end="8" resetval="0x5" description="Power enable phase 2 timer value: This specifies the number of PSM clock cycles the power island control state machines in the transceiver will wait in the power phase 2 enable states, in order to allow enough time for the second phase of the switched domain to power up, before deactivating the isolation functions. The default value of this register corresponds to a delay of 40 nSec. Note: A value of 0 in this field is not valid, and will result in a delay of 1 clock cycle. Note: The value of this field must be the same for all lanes that make up a link." range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_PWRI_TMR_4_0" width="5" begin="4" end="0" resetval="0x5" description="Power enable phase 1 timer value: This specifies the number of PSM clock cycles the power island control state machines in the transceiver will wait in the power phase 1 enable states, in order to allow enough time for the first phase of the switched domain to power up, before enabling the second phase of the power up. The default value of this register corresponds to a delay of 40 nSec. Note: A value of 0 in this field is not valid, and will result in a delay of 1 clock cycle. Note: The value of this field must be the same for all lanes that make up a link." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT" acronym="WIZ16B8M4CT3_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT" offset="0x1C4" width="32" description="">
		<bitfield id="XCVR_DIAG_XDP_PWRI_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Power island controller input override enable: When enabled, the power island control state machine input override bits in this register will drive the power island control state machine directly, and override any control from other state machines in the macro.   Note: The CDB power island must be triggered to be enabled, by accessing a register outside of the common control module control and diagnostic registers space, prior to enabling this function. Note: This bit must never change state in the same register write that any of the override bits it controls in this register are changed. Note: The value of this field must be the same for all lanes that make up a link. 1'b0: Override disabled 1'b1: Override enabled" range="31" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_XDP_PWRI_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Power island controller output override enable: When enabled, the power island control state machine output override bits in this register will drive the power island control state machine outputs, and override any control from power island control state machine.   Note: This bit must never change state in the same register write that any of the override bits it controls in this register are changed. Note: The value of this field must be the same for all lanes that make up a link. 1'b0: Override disabled 1'b1: Override enabled" range="30" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_XDP_PWRI_OVRD_11" width="1" begin="27" end="27" resetval="0x0" description="Power suspend request override: When enabled, this bit will override the power_suspend_req input of the power island control state machine. Note: The value of this field must be the same for all lanes that make up a link." range="27" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_XDP_PWRI_OVRD_10" width="1" begin="26" end="26" resetval="0x1" description="Power suspend acknowledge: This is the current state of the power_suspend_ack output from the power island control state machine.   Note: This bit will always be set to 1'b1 after the power island is enabled, as a function of the power island controller input override enable bit in this register." range="26" rwaccess="R"/> 
		<bitfield id="XCVR_DIAG_XDP_PWRI_OVRD_9" width="1" begin="25" end="25" resetval="0x0" description="Power recover request override: When enabled, this bit will override the power_recover_req input of the power island control state machine. Note: The value of this field must be the same for all lanes that make up a link." range="25" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_XDP_PWRI_OVRD_8" width="1" begin="24" end="24" resetval="0x0" description="Power recover acknowledge: This is the current state of the power_recover_ack output from the power island control state machine.   Note: This bit will always be set to 1'b1 when the power island controller input override enable bit in this register." range="24" rwaccess="R"/> 
		<bitfield id="XCVR_DIAG_XDP_PWRI_OVRD_7_0" width="8" begin="23" end="16" resetval="0x36" description="Power island controller output override: When enabled, the bits in this field will override the output signals from the power island control state machine.  The following are the power island control state machine output signals, and the bits in this field that they are associated with. Bit 7: state_sandh Bit 6: state_ret_save Bit 5: state_ret_restore (active low) Bit 4: power_en_ph_1 Bit 3: power_en_ph_2 Bit 2: power_isolation Bit 1: power_por_reset_n Bit 0: power_rstr_reset_n The default value of the bits in this register are such that the power island is not forced to be switched on when the power island controller output override enable bit in this register is enabled. When using this register to switch this power island on and off, the bits in this field are required to change in a specific order with individual register writes. The writes must happen in the order specified below.  8'b00100100 : Power island is not being forced on 8'b10100100 8'b10110100 8'b10111100 8'b10111111 8'b10111011 8'b00111011 : Power island is being forced on 8'b10111011 8'b10111111 8'b11111111 8'b10111111 8'b10111110 8'b10100110 : Power island is being forced off, and in state retention 8'b10110110 8'b10111110 8'b10111111 8'b10011111 8'b10111111 8'b10111011 8'b00111011 : Power island is being forced on, with state restored Note: The value of this field must be the same for all lanes that make up a link." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_XCAL_PWRI_STAT_7_0" width="8" begin="7" end="0" resetval="0x36" description="Power island controller output status: This field indicates the current state of the output signals from the power island control state machine.  The following are the power island control state machine output signals, and the bits in this field that they are associated with. Bit 7: state_sandh Bit 6: state_ret_save Bit 5: state_ret_restore (active low) Bit 4: power_en_ph_1 Bit 3: power_en_ph_2 Bit 2: power_isolation Bit 1: power_por_reset_n Bit 0: power_rstr_reset_n" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT" acronym="WIZ16B8M4CT3_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT" offset="0x1C8" width="32" description="">
		<bitfield id="XCVR_DIAG_PLLDRC_CTRL_15_14" width="2" begin="31" end="30" resetval="0x0" description="Digital PLL clock select standard mode 3: This bit controls which full rate PLL clock is selected, when xcvr_standard_mode is set to 2'b11. 2'b00 : PLL clock 0 from the PLL 0. 2'b01 : PLL clock 1 from the PLL 0. 2'b10 : PLL clock 0 from the PLL 1. 2'b11 : PLL clock 1 from the PLL 1." range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_PLLDRC_CTRL_13_12" width="2" begin="29" end="28" resetval="0x0" description="Digital PLL data rate divider standard mode 3 value: This field will directly control the xcvr_pll_clk_datart_div signal, which controls which divided clock is selected when generating the xcvr_pll_clk_datart clock, when xcvr_standard_mode is set to 2'b11. 2'b00 : Divide by 1. 2'b01 : Divide by 2. 2'b10 : Divide by 4. 2'b11 : Divide by 8." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_PLLDRC_CTRL_11_10" width="2" begin="27" end="26" resetval="0x0" description="Digital PLL clock select standard mode 2: This bit controls which full rate PLL clock is selected, when xcvr_standard_mode is set to 2'b10. 2'b00 : PLL clock 0 from the PLL 0. 2'b01 : PLL clock 1 from the PLL 0. 2'b10 : PLL clock 0 from the PLL 1. 2'b11 : PLL clock 1 from the PLL 1." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_PLLDRC_CTRL_9_8" width="2" begin="25" end="24" resetval="0x0" description="Digital PLL data rate divider standard mode 2 value: This field will directly control the xcvr_pll_clk_datart_div signal, which controls which divided clock is selected when generating the xcvr_pll_clk_datart clock, when xcvr_standard_mode is set to 2'b10. 2'b00 : Divide by 1. 2'b01 : Divide by 2. 2'b10 : Divide by 4. 2'b11 : Divide by 8." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_PLLDRC_CTRL_7_6" width="2" begin="23" end="22" resetval="0x0" description="Digital PLL clock select standard mode 1: This bit controls which full rate PLL clock is selected, when xcvr_standard_mode is set to 2'b01. 2'b00 : PLL clock 0 from the PLL 0. 2'b01 : PLL clock 1 from the PLL 0. 2'b10 : PLL clock 0 from the PLL 1. 2'b11 : PLL clock 1 from the PLL 1." range="23 - 22" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_PLLDRC_CTRL_5_4" width="2" begin="21" end="20" resetval="0x1" description="Digital PLL data rate divider standard mode 1 value: This field will directly control the xcvr_pll_clk_datart_div signal, which controls which divided clock is selected when generating the xcvr_pll_clk_datart clock, when xcvr_standard_mode is set to 2'b01. 2'b00 : Divide by 1. 2'b01 : Divide by 2. 2'b10 : Divide by 4. 2'b11 : Divide by 8." range="21 - 20" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_PLLDRC_CTRL_3_2" width="2" begin="19" end="18" resetval="0x0" description="Digital PLL clock select standard mode 0: This bit controls which full rate PLL clock is selected, when xcvr_standard_mode is set to 2'b00. 2'b00 : PLL clock 0 from the PLL 0. 2'b01 : PLL clock 1 from the PLL 0. 2'b10 : PLL clock 0 from the PLL 1. 2'b11 : PLL clock 1 from the PLL 1." range="19 - 18" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_PLLDRC_CTRL_1_0" width="2" begin="17" end="16" resetval="0x2" description="Digital PLL data rate divider standard mode 0 value: This field will directly control the xcvr_pll_clk_datart_div signal, which controls which divided clock is selected when generating the xcvr_pll_clk_datart clock, when xcvr_standard_mode is set to 2'b00. 2'b00 : Divide by 1. 2'b01 : Divide by 2. 2'b10 : Divide by 4. 2'b11 : Divide by 8." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_XDP_PWRI_STAT_7_0" width="8" begin="7" end="0" resetval="0x36" description="Power island controller output status: This field indicates the current state of the output signals from the power island control state machine.  The following are the power island control state machine output signals, and the bits in this field that they are associated with. Bit 7: state_sandh Bit 6: state_ret_save Bit 5: state_ret_restore (active low) Bit 4: power_en_ph_1 Bit 3: power_en_ph_2 Bit 2: power_isolation Bit 1: power_por_reset_n Bit 0: power_rstr_reset_n" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL" acronym="WIZ16B8M4CT3_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL" offset="0x1CC" width="32" description="">
		<bitfield id="XCVR_DIAG_HSCLK_DIV_14_12" width="3" begin="30" end="28" resetval="0x0" description="Transceiver clock divider select standard mode 3: This field selects the divider value used to divide the selected analog high speed clock by when generating the transmit and receive clocks, when xcvr_standard_mode is set to 2'b11, by driving the xcvrda_xcvr_clk_div_sel signal to the analog, as specified below. 3'b000: Div 1 3'b001: Div 2 3'b010: Div 3 3'b011: Div 4 3'b100: Div 5 3'b101: Div 6 3'b110: Div 7 3'b111: Div 8" range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_HSCLK_DIV_10_8" width="3" begin="26" end="24" resetval="0x0" description="Transceiver clock divider select standard mode 2: This field selects the divider value used to divide the selected analog high speed clock by when generating the transmit and receive clocks, when xcvr_standard_mode is set to 2'b10, by driving the xcvrda_xcvr_clk_div_sel signal to the analog, as specified below. 3'b000: Div 1 3'b001: Div 2 3'b010: Div 3 3'b011: Div 4 3'b100: Div 5 3'b101: Div 6 3'b110: Div 7 3'b111: Div 8" range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_HSCLK_DIV_6_4" width="3" begin="22" end="20" resetval="0x0" description="Transceiver clock divider select standard mode 1: This field selects the divider value used to divide the selected analog high speed clock by when generating the transmit and receive clocks, when xcvr_standard_mode is set to 2'b01, by driving the xcvrda_xcvr_clk_div_sel signal to the analog, as specified below. 3'b000: Div 1 3'b001: Div 2 3'b010: Div 3 3'b011: Div 4 3'b100: Div 5 3'b101: Div 6 3'b110: Div 7 3'b111: Div 8" range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_HSCLK_DIV_2_0" width="3" begin="18" end="16" resetval="0x1" description="Transceiver clock divider select standard mode 0: This field selects the divider value used to divide the selected analog high speed clock by when generating the transmit and receive clocks, when xcvr_standard_mode is set to 2'b00, by driving the xcvrda_xcvr_clk_div_sel signal to the analog, as specified below. 3'b000: Div 1 3'b001: Div 2 3'b010: Div 3 3'b011: Div 4 3'b100: Div 5 3'b101: Div 6 3'b110: Div 7 3'b111: Div 8" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_HSCLK_SEL_13_12" width="2" begin="13" end="12" resetval="0x0" description="High speed clock select standard mode 3: This specifies which analog high speed clock is selected when xcvr_standard_mode is set to 2'b11, by driving the xcvrda_clk_sel signal to the analog, as specified below. 2'b00 : clock 0. 2'b01 : clock 1. 2'b10 : Reserved. 2'b11 : Reserved." range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_HSCLK_SEL_9_8" width="2" begin="9" end="8" resetval="0x0" description="High speed clock select standard mode 2: This specifies which analog high speed clock is selected when xcvr_standard_mode is set to 2'b10, by driving the xcvrda_clk_sel signal to the analog, as specified below. 2'b00 : clock 0. 2'b01 : clock 1. 2'b10 : Reserved. 2'b11 : Reserved." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_HSCLK_SEL_5_4" width="2" begin="5" end="4" resetval="0x0" description="High speed clock select standard mode 1: This specifies which analog high speed clock is selected when xcvr_standard_mode is set to 2'b01, by driving the xcvrda_clk_sel signal to the analog, as specified below. 2'b00 : clock 0. 2'b01 : clock 1. 2'b10 : Reserved. 2'b11 : Reserved." range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_HSCLK_SEL_1_0" width="2" begin="1" end="0" resetval="0x0" description="High speed clock select standard mode 0: This specifies which analog high speed clock is selected when xcvr_standard_mode is set to 2'b00, by driving the xcvrda_clk_sel signal to the analog, as specified below. 2'b00 : clock 0. 2'b01 : clock 1. 2'b10 : Reserved. 2'b11 : Reserved." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL" acronym="WIZ16B8M4CT3_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL" offset="0x1D0" width="32" description="">
		<bitfield id="XCVR_DIAG_RXCLK_CTRL_15" width="1" begin="31" end="31" resetval="0x0" description="RX deserializer clock invert: This bit is used to optionally invert the deserializer clock (rxda_des_clk) for diagnostic purposes." range="31" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_RXCLK_CTRL_14" width="1" begin="30" end="30" resetval="0x0" description="RX 2x clock enable: This bit enables the receiver 2x clock function, by driving the rxda_des_clk_2x_en signal going to the analog.   Note: This clock is only designed to be used in modes where the data width is 20 bits. 1'b0 : Disabled 1'b1 : Enabled" range="30" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_RXCLK_CTRL_13" width="1" begin="29" end="29" resetval="0x0" description="RX PI E path clock select: Controls which PI clock drives the E path clocks, by driving the rxda_pi_i_drv_e_en signal going to the analog. 1'b0: E PI clock 1'b1: IQ PI clock" range="29" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_RXCLK_CTRL_7" width="1" begin="23" end="23" resetval="0x0" description="PI output clock divider enable standard mode 3: This bit controls the rxda_pi_out_clk_div_en to enable the PI output clock divider, when xcvr_standard_mode is set to 2'b11. 1'b0 : Disabled 1'b1 : Enabled" range="23" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_RXCLK_CTRL_6" width="1" begin="22" end="22" resetval="0x0" description="PI output clock divider enable standard mode 2: This bit controls the rxda_pi_out_clk_div_en to enable the PI output clock divider, when xcvr_standard_mode is set to 2'b10. 1'b0 : Disabled 1'b1 : Enabled" range="22" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_RXCLK_CTRL_5" width="1" begin="21" end="21" resetval="0x0" description="PI output clock divider enable standard mode 1: This bit controls the rxda_pi_out_clk_div_en to enable the PI output clock divider, when xcvr_standard_mode is set to 2'b01. 1'b0 : Disabled 1'b1 : Enabled" range="21" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_RXCLK_CTRL_4" width="1" begin="20" end="20" resetval="0x0" description="PI output clock divider enable standard mode 0: This bit controls the rxda_pi_out_clk_div_en to enable the PI output clock divider, when xcvr_standard_mode is set to 2'b00. 1'b0 : Disabled 1'b1 : Enabled" range="20" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_TXCLK_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="TX serializer clock invert: This bit is used to optionally invert the serializer clock (txda_ser_clk) for diagnostic purposes." range="15" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL" acronym="WIZ16B8M4CT3_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL" offset="0x1D4" width="32" description="">
		<bitfield id="XCVR_DIAG_PSC_OVRD_3" width="1" begin="19" end="19" resetval="0x0" description="Receiver DFE enable mask value standard mode 3: This bit will controls the rx_dfe_eq_enable_std_mask digital signal, which can be used to mask off the rxda_dfe_eq_enable signal coming from the power state controller and going into the analog, when xcvr_standard_mode is set to 2'b11. 1'b0 : The signal will be masked off. 1'b1 : The signal to pass through unchanged." range="19" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_PSC_OVRD_2" width="1" begin="18" end="18" resetval="0x1" description="Receiver DFE enable mask value standard mode 2: This bit will controls the rx_dfe_eq_enable_std_mask digital signal, which can be used to mask off the rxda_dfe_eq_enable signal coming from the power state controller and going into the analog, when xcvr_standard_mode is set to 2'b10. 1'b0 : The signal will be masked off. 1'b1 : The signal to pass through unchanged." range="18" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_PSC_OVRD_1" width="1" begin="17" end="17" resetval="0x1" description="Receiver DFE enable mask value standard mode 1: This bit will controls the rx_dfe_eq_enable_std_mask digital signal, which can be used to mask off the rxda_dfe_eq_enable signal coming from the power state controller and going into the analog, when xcvr_standard_mode is set to 2'b01. 1'b0 : The signal will be masked off. 1'b1 : The signal to pass through unchanged." range="17" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_PSC_OVRD_0" width="1" begin="16" end="16" resetval="0x0" description="Receiver DFE enable mask value standard mode 0: This bit will controls the rx_dfe_eq_enable_std_mask digital signal, which can be used to mask off the rxda_dfe_eq_enable signal coming from the power state controller and going into the analog, when xcvr_standard_mode is set to 2'b00. 1'b0 : The signal will be masked off. 1'b1 : The signal to pass through unchanged." range="16" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_BIDI_CTRL_7" width="1" begin="7" end="7" resetval="0x1" description="Receiver enable standard mode 3: When bidirectional bumps are implemented in the transceiver, this bit is a global enable for the receiver function, when xcvr_standard_mode is set to 2'b11.  When bidirectional bumps are not implemented, this bit will be reset to 1'b1, and should not be changed.  When bidirectional bumps are implemented in the transceiver, this bit and the corresponding transmitter enable bit must not be set to 1'b1 at the same time. 1'b0 : RX disabled 1'b1 : RX enabled" range="7" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_BIDI_CTRL_6" width="1" begin="6" end="6" resetval="0x1" description="Receiver enable standard mode 2: When bidirectional bumps are implemented in the transceiver, this bit is a global enable for the receiver function, when xcvr_standard_mode is set to 2'b10. When bidirectional bumps are not implemented, this bit will be reset to 1'b1, and should not be changed.  When bidirectional bumps are implemented in the transceiver, this bit and the corresponding transmitter enable bit must not be set to 1'b1 at the same time. 1'b0 : RX disabled 1'b1 : RX enabled" range="6" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_BIDI_CTRL_5" width="1" begin="5" end="5" resetval="0x1" description="Receiver enable standard mode 1: When bidirectional bumps are implemented in the transceiver, this bit is a global enable for the receiver function, when xcvr_standard_mode is set to 2'b01. When bidirectional bumps are not implemented, this bit will be reset to 1'b1, and should not be changed.  When bidirectional bumps are implemented in the transceiver, this bit and the corresponding transmitter enable bit must not be set to 1'b1 at the same time. 1'b0 : RX disabled 1'b1 : RX enabled" range="5" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_BIDI_CTRL_4" width="1" begin="4" end="4" resetval="0x1" description="Receiver enable standard mode 0: When bidirectional bumps are implemented in the transceiver, this bit is a global enable for the receiver function, when xcvr_standard_mode is set to 2'b00. When bidirectional bumps are not implemented, this bit will be reset to 1'b1, and should not be changed.  When bidirectional bumps are implemented in the transceiver, this bit and the corresponding transmitter enable bit must not be set to 1'b1 at the same time. 1'b0 : RX disabled 1'b1 : RX enabled" range="4" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_BIDI_CTRL_3" width="1" begin="3" end="3" resetval="0x1" description="Transmitter enable standard mode 3: When bidirectional bumps are implemented in the transceiver, this bit is a global enable for the transmitter function, when xcvr_standard_mode is set to 2'b11. When bidirectional bumps are not implemented, this bit will be reset to 1'b1, and should not be changed.  When bidirectional bumps are implemented in the transceiver, this bit and the corresponding receiver enable bit must not be set to 1'b1 at the same time. 1'b0 : TX disabled 1'b1 : TX enabled" range="3" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_BIDI_CTRL_2" width="1" begin="2" end="2" resetval="0x1" description="Transmitter enable standard mode 2: When bidirectional bumps are implemented in the transceiver, this bit is a global enable for the transmitter function, when xcvr_standard_mode is set to 2'b10. When bidirectional bumps are not implemented, this bit will be reset to 1'b1, and should not be changed.  When bidirectional bumps are implemented in the transceiver, this bit and the corresponding receiver enable bit must not be set to 1'b1 at the same time. 1'b0 : TX disabled 1'b1 : TX enabled" range="2" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_BIDI_CTRL_1" width="1" begin="1" end="1" resetval="0x1" description="Transmitter enable standard mode 1: When bidirectional bumps are implemented in the transceiver, this bit is a global enable for the transmitter function, when xcvr_standard_mode is set to 2'b01. When bidirectional bumps are not implemented, this bit will be reset to 1'b1, and should not be changed.  When bidirectional bumps are implemented in the transceiver, this bit and the corresponding receiver enable bit must not be set to 1'b1 at the same time. 1'b0 : TX disabled 1'b1 : TX enabled" range="1" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_BIDI_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Transmitter enable standard mode 0: When bidirectional bumps are implemented in the transceiver, this bit is a global enable for the transmitter function, when xcvr_standard_mode is set to 2'b00. When bidirectional bumps are not implemented, this bit will be reset to 1'b1, and should not be changed.  When bidirectional bumps are implemented in the transceiver, this bit and the corresponding receiver enable bit must not be set to 1'b1 at the same time. 1'b0 : TX disabled 1'b1 : TX enabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG" acronym="WIZ16B8M4CT3_XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG" offset="0x1D8" width="32" description="">
		<bitfield id="XCVR_DIAG_XCVR_CLK_CTRL_5_0" width="6" begin="21" end="16" resetval="0x13" description="Transceiver clock enable delay timer value: This specifies the number of xcvr_psm_clk clock cycles that the transceiver high speed clock reset release state machine will wait between when it drives the analog transceiver clock enable signal active, and when it will initiate the process to release the reset for this clock. The default value of this register corresponds to a delay of at least 100 nSec." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="XCVR_DIAG_RST_DIAG_2" width="1" begin="2" end="2" resetval="0x0" description="Current state of the tx_coef_calc_reset_n reset." range="2" rwaccess="R"/> 
		<bitfield id="XCVR_DIAG_RST_DIAG_1" width="1" begin="1" end="1" resetval="0x0" description="Current state of the xcvr_psm_reset_n reset." range="1" rwaccess="R"/> 
		<bitfield id="XCVR_DIAG_RST_DIAG_0" width="1" begin="0" end="0" resetval="0x0" description="Current state of the xcvr_ref_clk_reset_n reset." range="0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_XCVR_DIAG_DCYA" acronym="WIZ16B8M4CT3_XCVR_DIAG_DCYA" offset="0x1DC" width="32" description="">
		<bitfield id="XCVR_DIAG_DCYA_15_0" width="16" begin="31" end="16" resetval="0x0" description="Reserved - spare" range="31 - 16" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_PSC_A1__TX_PSC_A0" acronym="WIZ16B8M4CT3_TX_PSC_A1__TX_PSC_A0" offset="0x200" width="32" description="">
		<bitfield id="TX_PSC_A1_11" width="1" begin="27" end="27" resetval="0x0" description="TX driver common mode enable extend control" range="27" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A1_10" width="1" begin="26" end="26" resetval="0x1" description="Force txda_lfps_sel active" range="26" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A1_9" width="1" begin="25" end="25" resetval="0x0" description="LFPS clock gate enable" range="25" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A1_8" width="1" begin="24" end="24" resetval="0x0" description="Reserved - spare" range="24" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A1_7" width="1" begin="23" end="23" resetval="0x1" description="Transmitter low current mode" range="23" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A1_6" width="1" begin="22" end="22" resetval="0x0" description="Transmitter mission mode enable" range="22" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A1_5" width="1" begin="21" end="21" resetval="0x1" description="TX driver common mode enable" range="21" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A1_4" width="1" begin="20" end="20" resetval="0x0" description="TX driver enable" range="20" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A1_3" width="1" begin="19" end="19" resetval="0x1" description="TX post-emphasis enable (C+1)" range="19" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A1_2" width="1" begin="18" end="18" resetval="0x1" description="TX pre-emphasis enable (C-1)" range="18" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A1_1" width="1" begin="17" end="17" resetval="0x1" description="TX pre-driver enable" range="17" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A1_0" width="1" begin="16" end="16" resetval="0x1" description="TX serializer enable" range="16" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A0_11" width="1" begin="11" end="11" resetval="0x0" description="TX driver common mode enable extend control: Specifies which power states the tx_cmn_mode_en_ext signal is considered valid in and can be used to force the driver to continue to be in the common mode state." range="11" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A0_10" width="1" begin="10" end="10" resetval="0x0" description="Force txda_lfps_sel active: Setting this bit forces the txda_lfps_sel signal going to the analog to be driven active.   Note: This function is implemented for additional power savings.  In the analog, this signal controls a MUX select associated with the driver.  Setting this bit to 1'b1 will force the MUX to select the LFPS data path.  By selecting this path in low power states, instead of the serializer path, the driver inputs will be driven to 1'b0, instead of having the potential to toggle." range="10" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A0_9" width="1" begin="9" end="9" resetval="0x0" description="LFPS clock gate enable: Enables the LFPS clock gate when an LFPS clock is required." range="9" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A0_8" width="1" begin="8" end="8" resetval="0x0" description="Reserved - spare" range="8" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A0_7" width="1" begin="7" end="7" resetval="0x1" description="Transmitter low current mode: Enables a low current consumption mode within the common mode voltage circuit in the driver, via the txda_drv_idle_lowi_en signal going to the analog." range="7" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A0_6" width="1" begin="6" end="6" resetval="0x1" description="Transmitter mission mode enable: Enables the analog circuits in the driver required to run in mission mode, via the txda_drv_mission_en signal going to the analog." range="6" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A0_5" width="1" begin="5" end="5" resetval="0x1" description="TX driver common mode enable: Enables the common mode voltage circuits in the driver." range="5" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A0_4" width="1" begin="4" end="4" resetval="0x1" description="TX driver enable: Enables the transmitter driver, via the H bridge driver controller." range="4" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A0_3" width="1" begin="3" end="3" resetval="0x1" description="TX post-emphasis enable (C+1): Enables the transmitter circuits related to the post-emphasis function." range="3" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A0_2" width="1" begin="2" end="2" resetval="0x1" description="TX pre-emphasis enable (C-1): Enables the transmitter circuits related to the pre-emphasis function." range="2" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A0_1" width="1" begin="1" end="1" resetval="0x1" description="TX pre-driver enable: Enables the transmitter pre-driver, driver data selection MUX, and receiver detect." range="1" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A0_0" width="1" begin="0" end="0" resetval="0x1" description="TX serializer enable: Enables the serializer and related clock divider circuits." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_PSC_A3__TX_PSC_A2" acronym="WIZ16B8M4CT3_TX_PSC_A3__TX_PSC_A2" offset="0x204" width="32" description="">
		<bitfield id="TX_PSC_A3_11" width="1" begin="27" end="27" resetval="0x0" description="TX driver common mode enable extend control" range="27" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A3_10" width="1" begin="26" end="26" resetval="0x1" description="Force txda_lfps_sel active" range="26" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A3_9" width="1" begin="25" end="25" resetval="0x0" description="LFPS clock gate enable" range="25" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A3_8" width="1" begin="24" end="24" resetval="0x0" description="Reserved - spare" range="24" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A3_7" width="1" begin="23" end="23" resetval="0x1" description="Transmitter low current mode" range="23" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A3_6" width="1" begin="22" end="22" resetval="0x0" description="Transmitter mission mode enable" range="22" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A3_5" width="1" begin="21" end="21" resetval="0x1" description="TX driver common mode enable" range="21" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A3_4" width="1" begin="20" end="20" resetval="0x0" description="TX driver enable" range="20" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A3_3" width="1" begin="19" end="19" resetval="0x1" description="TX post-emphasis enable (C+1)" range="19" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A3_2" width="1" begin="18" end="18" resetval="0x1" description="TX pre-emphasis enable (C-1)" range="18" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A3_1" width="1" begin="17" end="17" resetval="0x1" description="TX pre-driver enable" range="17" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A3_0" width="1" begin="16" end="16" resetval="0x0" description="TX serializer enable" range="16" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A2_11" width="1" begin="11" end="11" resetval="0x0" description="TX driver common mode enable extend control" range="11" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A2_10" width="1" begin="10" end="10" resetval="0x1" description="Force txda_lfps_sel active" range="10" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A2_9" width="1" begin="9" end="9" resetval="0x0" description="LFPS clock gate enable" range="9" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A2_8" width="1" begin="8" end="8" resetval="0x0" description="Reserved - spare" range="8" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A2_7" width="1" begin="7" end="7" resetval="0x1" description="Transmitter low current mode" range="7" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A2_6" width="1" begin="6" end="6" resetval="0x0" description="Transmitter mission mode enable" range="6" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A2_5" width="1" begin="5" end="5" resetval="0x1" description="TX driver common mode enable" range="5" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A2_4" width="1" begin="4" end="4" resetval="0x0" description="TX driver enable" range="4" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A2_3" width="1" begin="3" end="3" resetval="0x1" description="TX post-emphasis enable (C+1)" range="3" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A2_2" width="1" begin="2" end="2" resetval="0x1" description="TX pre-emphasis enable (C-1)" range="2" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A2_1" width="1" begin="1" end="1" resetval="0x1" description="TX pre-driver enable" range="1" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A2_0" width="1" begin="0" end="0" resetval="0x0" description="TX serializer enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_PSC_A5__TX_PSC_A4" acronym="WIZ16B8M4CT3_TX_PSC_A5__TX_PSC_A4" offset="0x208" width="32" description="">
		<bitfield id="TX_PSC_A5_11" width="1" begin="27" end="27" resetval="0x0" description="TX driver common mode enable extend control" range="27" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A5_10" width="1" begin="26" end="26" resetval="0x0" description="Force txda_lfps_sel active" range="26" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A5_9" width="1" begin="25" end="25" resetval="0x0" description="LFPS clock gate enable" range="25" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A5_8" width="1" begin="24" end="24" resetval="0x0" description="Reserved - spare" range="24" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A5_7" width="1" begin="23" end="23" resetval="0x0" description="Transmitter low current mode" range="23" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A5_6" width="1" begin="22" end="22" resetval="0x0" description="Transmitter mission mode enable" range="22" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A5_5" width="1" begin="21" end="21" resetval="0x0" description="TX driver common mode enable" range="21" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A5_4" width="1" begin="20" end="20" resetval="0x0" description="TX driver enable" range="20" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A5_3" width="1" begin="19" end="19" resetval="0x0" description="TX post-emphasis enable (C+1)" range="19" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A5_2" width="1" begin="18" end="18" resetval="0x0" description="TX pre-emphasis enable (C-1)" range="18" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A5_1" width="1" begin="17" end="17" resetval="0x0" description="TX pre-driver enable" range="17" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A5_0" width="1" begin="16" end="16" resetval="0x0" description="TX serializer enable" range="16" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A4_11" width="1" begin="11" end="11" resetval="0x1" description="TX driver common mode enable extend control" range="11" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A4_10" width="1" begin="10" end="10" resetval="0x0" description="Force txda_lfps_sel active" range="10" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A4_9" width="1" begin="9" end="9" resetval="0x0" description="LFPS clock gate enable" range="9" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A4_8" width="1" begin="8" end="8" resetval="0x0" description="Reserved - spare" range="8" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A4_7" width="1" begin="7" end="7" resetval="0x1" description="Transmitter low current mode" range="7" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A4_6" width="1" begin="6" end="6" resetval="0x0" description="Transmitter mission mode enable" range="6" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A4_5" width="1" begin="5" end="5" resetval="0x0" description="TX driver common mode enable" range="5" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A4_4" width="1" begin="4" end="4" resetval="0x0" description="TX driver enable" range="4" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A4_3" width="1" begin="3" end="3" resetval="0x0" description="TX post-emphasis enable (C+1)" range="3" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A4_2" width="1" begin="2" end="2" resetval="0x0" description="TX pre-emphasis enable (C-1)" range="2" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A4_1" width="1" begin="1" end="1" resetval="0x0" description="TX pre-driver enable" range="1" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_A4_0" width="1" begin="0" end="0" resetval="0x0" description="TX serializer enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_PSC_RDY__TX_PSC_CAL" acronym="WIZ16B8M4CT3_TX_PSC_RDY__TX_PSC_CAL" offset="0x20C" width="32" description="">
		<bitfield id="TX_PSC_RDY_11" width="1" begin="27" end="27" resetval="0x0" description="TX driver common mode enable extend control" range="27" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_RDY_10" width="1" begin="26" end="26" resetval="0x0" description="Force txda_lfps_sel active" range="26" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_RDY_9" width="1" begin="25" end="25" resetval="0x0" description="LFPS clock gate enable" range="25" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_RDY_8" width="1" begin="24" end="24" resetval="0x0" description="Reserved - spare" range="24" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_RDY_7" width="1" begin="23" end="23" resetval="0x1" description="Transmitter low current mode" range="23" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_RDY_6" width="1" begin="22" end="22" resetval="0x0" description="Transmitter mission mode enable" range="22" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_RDY_5" width="1" begin="21" end="21" resetval="0x1" description="TX driver common mode enable" range="21" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_RDY_4" width="1" begin="20" end="20" resetval="0x0" description="TX driver enable" range="20" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_RDY_3" width="1" begin="19" end="19" resetval="0x0" description="TX post-emphasis enable (C+1)" range="19" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_RDY_2" width="1" begin="18" end="18" resetval="0x0" description="TX pre-emphasis enable (C-1)" range="18" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_RDY_1" width="1" begin="17" end="17" resetval="0x0" description="TX pre-driver enable" range="17" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_RDY_0" width="1" begin="16" end="16" resetval="0x0" description="TX serializer enable" range="16" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_CAL_11" width="1" begin="11" end="11" resetval="0x0" description="TX driver common mode enable extend control" range="11" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_CAL_10" width="1" begin="10" end="10" resetval="0x0" description="Force txda_lfps_sel active" range="10" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_CAL_9" width="1" begin="9" end="9" resetval="0x0" description="LFPS clock gate enable" range="9" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_CAL_8" width="1" begin="8" end="8" resetval="0x0" description="Reserved - spare" range="8" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_CAL_7" width="1" begin="7" end="7" resetval="0x1" description="Transmitter low current mode" range="7" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_CAL_6" width="1" begin="6" end="6" resetval="0x0" description="Transmitter mission mode enable" range="6" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_CAL_5" width="1" begin="5" end="5" resetval="0x1" description="TX driver common mode enable" range="5" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_CAL_4" width="1" begin="4" end="4" resetval="0x0" description="TX driver enable" range="4" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_CAL_3" width="1" begin="3" end="3" resetval="0x0" description="TX post-emphasis enable (C+1)" range="3" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_CAL_2" width="1" begin="2" end="2" resetval="0x0" description="TX pre-emphasis enable (C-1)" range="2" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_CAL_1" width="1" begin="1" end="1" resetval="0x0" description="TX pre-driver enable" range="1" rwaccess="R/W"/> 
		<bitfield id="TX_PSC_CAL_0" width="1" begin="0" end="0" resetval="0x0" description="TX serializer enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_RCVDET_OVRD__TX_RCVDET_CTRL" acronym="WIZ16B8M4CT3_TX_RCVDET_OVRD__TX_RCVDET_CTRL" offset="0x240" width="32" description="">
		<bitfield id="TX_RCVDET_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Receiver detect override enable: Activation (1'b1) of this register bit enables the tx_rcv_detected output from the receiver detect state machine to be driven directly by the receiver detect override bit in this register." range="31" rwaccess="R/W"/> 
		<bitfield id="TX_RCVDET_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Receiver detect override: When the receiver detect override enable bit in this register is active (1'b1), this bit will directly control the tx_rcv_detected output from the receiver detect state machine." range="30" rwaccess="R/W"/> 
		<bitfield id="TX_RCVDET_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Start receiver detect: Activating (1'b1) this bit will start the receiver detect process. This bit must remain active until the receiver detect process is complete, as indicated by the receiver detect process done bit in this register.  To start another receiver detect process, this register must first be set inactive (1'b0) until the receiver detect process done bit in this register is cleared. Note: This bit is intended to be for diagnostics purposes only. The receiver detect process must not be under the control of the top level tx_rcv_detect_en pin when attempting to initiate the process using this register." range="15" rwaccess="R/W"/> 
		<bitfield id="TX_RCVDET_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="Receiver detect process done: This bit will be set to 1'b1 when the receiver detect process is complete.  It will be cleared by cmn_reset_n, or by the deactivation of the start receiver detect bit in this register. Note: This bit is intended to be for diagnostics purposes only." range="14" rwaccess="R"/> 
		<bitfield id="TX_RCVDET_CTRL_13" width="1" begin="13" end="13" resetval="0x0" description="Receiver detected: When the receiver detect process is complete, this register bit will indicate the current state of the tx_rcv_detected pin." range="13" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_RCVDET_ST_TMR__TX_RCVDET_EN_TMR" acronym="WIZ16B8M4CT3_TX_RCVDET_ST_TMR__TX_RCVDET_EN_TMR" offset="0x244" width="32" description="">
		<bitfield id="TX_RCVDET_ST_TMR_15_0" width="16" begin="31" end="16" resetval="0x2500" description="Start wait time value: This is the number of clocks the receiver detect state machine waits between driving the txda_rcvdet_start signal active and checking the results on the txda_rcvdet_detected_n signal coming from the analog.  The default required wait time is 100us." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_RCVDET_EN_TMR_15_0" width="16" begin="15" end="0" resetval="0x0" description="Enable wait time value: This is the number of clocks the receiver detect state machine waits between driving the txda_rcvdet_en signal active and driving the txda_rcvdet_start signal active going to the analog." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_BIST_UDDWR__TX_BIST_CTRL" acronym="WIZ16B8M4CT3_TX_BIST_UDDWR__TX_BIST_CTRL" offset="0x280" width="32" description="">
		<bitfield id="TX_BIST_UDDWR_9_0" width="10" begin="25" end="16" resetval="0x0" description="Transmitter BIST user defined data: Writing a data word to this field will result in that data word being placed in the next available position in the transmitter BIST user defined data FIFO.  Note, when in 20 bit mode, all 10 of these bits are used.  When in 16 bit mode, only the least significant 8 bits are used.   Note: The FIFO in this implementation is 18 words deep.  It is up to the user to not write more than 18 words of data into this FIFO.  Exceeding this amount of data will generate unpredictable results." range="25 - 16" rwaccess="W"/> 
		<bitfield id="TX_BIST_CTRL_11_8" width="4" begin="11" end="8" resetval="0x0" description="Transmitter BIST mode: Controls which mode the BIST will operate in.  The value of this field must match the corresponding field for the receive BIST controller.  The following are the values used for this field, and what BIST mode they correspond to.  4'b0000 : User defined data FIFO 4'b0001 - 4'b0111 : Reserved 4'b1000 : PRBS7 : 7 bit LFSR 4'b1001 : PRBS15 : 15 bit LFSR 4'b1010 : PRBS23 : 23 bit LFSR 4'b1011 : PRBS31 : 31 bit LFSR 4'b1100 - 4'b1111 : Reserved" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="TX_BIST_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="Transmitter BIST force error: When this bit transitions from 1'b0 to 1'b1, the transmit BIST controller will force an error to be transmitted from the BIST logic, by inverting one of the parallel data bits." range="4" rwaccess="R/W"/> 
		<bitfield id="TX_BIST_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="Transmitter BIST user defined data FIFO clear: Writing a 1'b1 to this bit will clear the transmitter BIST user defined data FIFO.   Note : This bit is automatically cleared after it is written to. Note : This clear function simply resets the FIFO pointers.  It does not clear the contents of the FIFO." range="1" rwaccess="W"/> 
		<bitfield id="TX_BIST_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="Transmitter BIST enable: This bit enables the transmitter BIST function. Note : The remaining bits in this register must be stable when changing this bit.  Therefore, it is best to enable and disable this function using a read / modify / write of this bit." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_BIST_SEED1__TX_BIST_SEED0" acronym="WIZ16B8M4CT3_TX_BIST_SEED1__TX_BIST_SEED0" offset="0x284" width="32" description="">
		<bitfield id="TX_BIST_SEED1_14_0" width="15" begin="30" end="16" resetval="0x0" description="Transmitter BIST PRBS seed (30:16): When the BIST is in PRBS mode, this field provides a seed for the PRBS, such that different lanes can have different BIST patterns.   Note: This field contains the most significant 15 bits of the full 31 bit seed value. Note: When combined, this register and the Transmit BIST PRBS seed 0 register on page 223 must never be all 0s." range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_BIST_SEED0_15_0" width="16" begin="15" end="0" resetval="0x1" description="Transmitter BIST PRBS seed (15:0): When the BIST is in PRBS mode, this field provides a seed for the PRBS, such that different lanes can have different BIST patterns.   Note: This field contains the least significant 16 bits of the full 31 bit seed value. Note: When combined, this register and the Transmit BIST PRBS seed 1 register on page 224 must never be all 0s." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL" acronym="WIZ16B8M4CT3_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL" offset="0x3C0" width="32" description="">
		<bitfield id="TX_DIAG_SFIFO_TMR_13_8" width="6" begin="29" end="24" resetval="0x6" description="FIFO alignment settle delay: This field specifies the number of clocks to wait for a prior change to the enqueue pointer to complete before initiating the check phase of the alignment procedure in the sync FIFO.  It drives the fifo_align_settle_del pin of the FIFO." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="TX_DIAG_SFIFO_TMR_5_0" width="6" begin="21" end="16" resetval="0x12" description="FIFO alignment detect delay: This field specifies the number of clocks to wait in the delay state for each phase of the alignment procedure in the sync FIFO.  It drives the fifo_align_detect_del pin of the FIFO." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_DIAG_SFIFO_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="FIFO enqueue pointer bump: This bit can be used to decrement the enqueue pointer relative to the dequeue pointer, for diagnostic purposes.  Changing this bit from a value of 1'b0 to 1'b1 will trigger a single decrement of the enqueue pointer." range="4" rwaccess="R/W"/> 
		<bitfield id="TX_DIAG_SFIFO_CTRL_3" width="1" begin="3" end="3" resetval="0x0" description="FIFO pointers overlapping: This bit indicates that the current enqueue and dequeue pointers have been detected as overlapping.  This is not necessarily an error condition.  For example, the pointers could be overlapping but the enqueue pointer could be skewed later in time relative to the dequeue pointer.  In this scenario, the actual enqueue would take place after the dequeue.  The intention of this bit is to be used with the FIFO enqueue pointer bump bit in this register to move the pointers around and determine their relative positions. Note: The reset value for this field is with the transceiver data path power island switched off.  In cases where this power island is switched on, the reset value be 1'b1" range="3" rwaccess="R"/> 
		<bitfield id="TX_DIAG_SFIFO_CTRL_2" width="1" begin="2" end="2" resetval="0x0" description="FIFO alignment acknowledge: This bit indicates that the FIFO alignment process is complete, as initiated either automatically by the hardware of the FIFO alignment enable override bits in this register.  This bit is driven directly by the fifo_align_ack pin of the FIFO." range="2" rwaccess="R"/> 
		<bitfield id="TX_DIAG_SFIFO_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="FIFO alignment enable override enable: This bit enables the FIFO alignment enable override register to drive the fifo_align_en pin of the FIFO directly for diagnostic purposes. 1'b0: Override disabled 1'b1: Override enabled." range="1" rwaccess="R/W"/> 
		<bitfield id="TX_DIAG_SFIFO_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="FIFO alignment enable override: When enabled by the FIFO alignment enable override enable bit in this register, this bit directly controls the fifo_align_en pin of the FIFO to provide a means of running the FIFO alignment function for diagnostic purposes." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_DIAG_ELEC_IDLE" acronym="WIZ16B8M4CT3_TX_DIAG_ELEC_IDLE" offset="0x3C4" width="32" description="">
		<bitfield id="TX_DIAG_ELEC_IDLE_15_12" width="4" begin="15" end="12" resetval="0x4" description="TX electrical idle exit delay 16 bit data width : This field controls the amount of additional delay added to the electrical idle signal after the sync FIFO, when exiting the electrical idle state for 16 bit data width modes.   The valid values that can be used for this field are the same as those in the TX electrical idle entry delay 20 bit data width field of this register." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="TX_DIAG_ELEC_IDLE_11_8" width="4" begin="11" end="8" resetval="0x4" description="TX electrical idle entry delay 16 bit data width : This field controls the amount of additional delay added to the electrical idle signal after the sync FIFO, when entering the electrical idle state for 16 bit data width modes.   The valid values that can be used for this field are the same as those in the TX electrical idle entry delay 20 bit data width field of this register." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="TX_DIAG_ELEC_IDLE_7_4" width="4" begin="7" end="4" resetval="0x3" description="TX electrical idle exit delay 20 bit data width : This field controls the amount of additional delay added to the electrical idle signal after the sync FIFO, when exiting the electrical idle state for 20 bit data width modes.  The valid values that can be used for this field are the same as those in the TX electrical idle entry delay 20 bit data width field of this register." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="TX_DIAG_ELEC_IDLE_3_0" width="4" begin="3" end="0" resetval="0x3" description="TX electrical idle entry delay 20 bit data width : This field controls the amount of additional delay added to the electrical idle signal after the sync FIFO, when entering the electrical idle state for 20 bit data width modes.  The following are the valid values that can be used for this field, and the corresponding delays.  Note: In the cases of 1/2 clock cycle delays, this is implemented on the falling edge of the clock, so the result is a function of the duty cycle of the clock. 4'b0000 : Reserved. 4'b0001 : Reserved. 4'b0010 : 1.0 clock delays. 4'b0011 : 1.5 clock delays. 4'b0100 : 2.0 clock delays. 4'b0101 : 2.5 clock delays. 4'b0110 : 3.0 clock delays. 4'b0111 : 3.5 clock delays. 4'b1000 : 4.0 clock delays. 4'b1001 : 4.5 clock delays. 4'b1010 : 5.0 clock delays. 4'b1011 : 5.5 clock delays. 4'b1100 : 6.0 clock delays. 4'b1101 : 6.5 clock delays. 4'b1110 : 7.0 clock delays. 4'b1111 : 7.5 clock delays." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_DIAG_RST_DIAG" acronym="WIZ16B8M4CT3_TX_DIAG_RST_DIAG" offset="0x3C8" width="32" description="">
		<bitfield id="TX_DIAG_RST_DIAG_4" width="1" begin="20" end="20" resetval="0x0" description="Current state of the txda_tx_clk_reset_n reset." range="20" rwaccess="R"/> 
		<bitfield id="TX_DIAG_RST_DIAG_3" width="1" begin="19" end="19" resetval="0x0" description="Current state of the tx_dig_reset_n reset." range="19" rwaccess="R"/> 
		<bitfield id="TX_DIAG_RST_DIAG_2" width="1" begin="18" end="18" resetval="0x0" description="Current state of the tx_sync_fifo_deq_rst_n reset." range="18" rwaccess="R"/> 
		<bitfield id="TX_DIAG_RST_DIAG_1" width="1" begin="17" end="17" resetval="0x0" description="Current state of the tx_sync_fifo_enq_rst_n reset." range="17" rwaccess="R"/> 
		<bitfield id="TX_DIAG_RST_DIAG_0" width="1" begin="16" end="16" resetval="0x0" description="Current state of the tx_lfps_reset_n reset." range="16" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_TX_DIAG_ACYA__TX_DIAG_DCYA" acronym="WIZ16B8M4CT3_TX_DIAG_ACYA__TX_DIAG_DCYA" offset="0x3CC" width="32" description="">
		<bitfield id="TX_DIAG_ACYA_15_1" width="15" begin="31" end="17" resetval="0x0" description="Reserved - spare" range="31 - 17" rwaccess="R/W"/> 
		<bitfield id="TX_DIAG_ACYA_0" width="1" begin="16" end="16" resetval="0x0" description="HBDC latch control: Controls the state of the latches associated with the H bridge driver controller related signals in the H bridge driver encoder logic digital in the transmitter analog, as well as the boost enable and level control signals.  These latches can be closed to hold the current state of these signals.  While closed, the signals that drive the latch inputs can be changed by writing the registers that control them, and not effect the state of the driver.  Once such register writes are complete, the latches can be made transparent again to apply the changes. 1'b0: Latches transparent 1'b1: Latches gated" range="16" rwaccess="R/W"/> 
		<bitfield id="TX_DIAG_DCYA_15_0" width="16" begin="15" end="0" resetval="0x0" description="Reserved - spare" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_PSC_A1__RX_PSC_A0" acronym="WIZ16B8M4CT3_RX_PSC_A1__RX_PSC_A0" offset="0x0" width="32" description="">
		<bitfield id="RX_PSC_A1_12" width="1" begin="28" end="28" resetval="0x0" description="RX signal detect enable extend control" range="28" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A1_11" width="1" begin="27" end="27" resetval="0x1" description="RX signal detect filter enable" range="27" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A1_10" width="1" begin="26" end="26" resetval="0x0" description="RX LFPS detect filter enable" range="26" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A1_9" width="1" begin="25" end="25" resetval="0x0" description="Reserved - spare" range="25" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A1_8" width="1" begin="24" end="24" resetval="0x1" description="RX signal detect enable" range="24" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A1_7_5" width="3" begin="23" end="21" resetval="0x0" description="Reserved - spare" range="23 - 21" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A1_4" width="1" begin="20" end="20" resetval="0x1" description="RX equalizer engine enable" range="20" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A1_3" width="1" begin="19" end="19" resetval="0x1" description="RX DFE equalization enable." range="19" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A1_2" width="1" begin="18" end="18" resetval="0x1" description="RX PI enable" range="18" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A1_1" width="1" begin="17" end="17" resetval="0x0" description="RX e path enable (calibration and eye surf only)" range="17" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A1_0" width="1" begin="16" end="16" resetval="0x1" description="RX enable" range="16" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A0_12" width="1" begin="12" end="12" resetval="0x0" description="RX signal detect enable extend control: Specifies which power states the rx_sig_det_en_ext signal is considered valid in and can be used to force the signal detect functions to remain on." range="12" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A0_11" width="1" begin="11" end="11" resetval="0x1" description="RX signal detect filter enable: Enables the receiver signal detect filter function in the digital receiver controller." range="11" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A0_10" width="1" begin="10" end="10" resetval="0x0" description="RX LFPS detect filter enable: Enables the receiver LFPS detect filter function in the digital receiver controller." range="10" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A0_9" width="1" begin="9" end="9" resetval="0x0" description="Reserved - spare" range="9" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A0_8" width="1" begin="8" end="8" resetval="0x1" description="RX signal detect enable: Enables the receiver signal detect function.  This drives the rxda_sd_en signal going to the analog.   Note: This bit needs to be active for LFPS detect functions to work, because these functions share the same analog circuits." range="8" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A0_7_5" width="3" begin="7" end="5" resetval="0x0" description="Reserved - spare" range="7 - 5" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A0_4" width="1" begin="4" end="4" resetval="0x1" description="RX equalizer engine enable: Specifies which power state the REE runs in. 1'b0: Disabled 1'b1: Enabled" range="4" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A0_3" width="1" begin="3" end="3" resetval="0x1" description="RX DFE equalization enable: Enables the receiver DFE equalization circuits, via the rxda_dfe_eq_enable signal." range="3" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A0_2" width="1" begin="2" end="2" resetval="0x1" description="RX PI enable: Enables the receiver circuits related to the PI and associated clocking components." range="2" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A0_1" width="1" begin="1" end="1" resetval="0x0" description="RX e path enable (calibration and eye surf only) : Enables the receiver circuits related to the eye plot PI and e path deserializer for calibration and eye surf." range="1" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A0_0" width="1" begin="0" end="0" resetval="0x1" description="RX enable: Enables the receiver circuits related to the CDRLF, Sampler, FE, and Deserializer." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_PSC_A3__RX_PSC_A2" acronym="WIZ16B8M4CT3_RX_PSC_A3__RX_PSC_A2" offset="0x4" width="32" description="">
		<bitfield id="RX_PSC_A3_12" width="1" begin="28" end="28" resetval="0x0" description="RX signal detect enable extend control" range="28" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A3_11" width="1" begin="27" end="27" resetval="0x0" description="RX signal detect filter enable" range="27" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A3_10" width="1" begin="26" end="26" resetval="0x0" description="RX LFPS detect filter enable" range="26" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A3_9" width="1" begin="25" end="25" resetval="0x0" description="Reserved - spare" range="25" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A3_8" width="1" begin="24" end="24" resetval="0x0" description="RX signal detect enable" range="24" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A3_7_5" width="3" begin="23" end="21" resetval="0x0" description="Reserved - spare" range="23 - 21" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A3_4" width="1" begin="20" end="20" resetval="0x0" description="RX equalizer engine enable" range="20" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A3_3" width="1" begin="19" end="19" resetval="0x0" description="RX DFE equalization enable." range="19" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A3_2" width="1" begin="18" end="18" resetval="0x0" description="RX PI enable" range="18" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A3_1" width="1" begin="17" end="17" resetval="0x0" description="RX e path enable (calibration and eye surf only)" range="17" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A3_0" width="1" begin="16" end="16" resetval="0x0" description="RX enable" range="16" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A2_12" width="1" begin="12" end="12" resetval="0x0" description="RX signal detect enable extend control" range="12" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A2_11" width="1" begin="11" end="11" resetval="0x1" description="RX signal detect filter enable" range="11" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A2_10" width="1" begin="10" end="10" resetval="0x0" description="RX LFPS detect filter enable" range="10" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A2_9" width="1" begin="9" end="9" resetval="0x0" description="Reserved - spare" range="9" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A2_8" width="1" begin="8" end="8" resetval="0x1" description="RX signal detect enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A2_7_5" width="3" begin="7" end="5" resetval="0x0" description="Reserved - spare" range="7 - 5" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A2_4" width="1" begin="4" end="4" resetval="0x0" description="RX equalizer engine enable" range="4" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A2_3" width="1" begin="3" end="3" resetval="0x0" description="RX DFE equalization enable." range="3" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A2_2" width="1" begin="2" end="2" resetval="0x0" description="RX PI enable" range="2" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A2_1" width="1" begin="1" end="1" resetval="0x0" description="RX e path enable (calibration and eye surf only)" range="1" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A2_0" width="1" begin="0" end="0" resetval="0x0" description="RX enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_PSC_A5__RX_PSC_A4" acronym="WIZ16B8M4CT3_RX_PSC_A5__RX_PSC_A4" offset="0x8" width="32" description="">
		<bitfield id="RX_PSC_A5_12" width="1" begin="28" end="28" resetval="0x0" description="RX signal detect enable extend control" range="28" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A5_11" width="1" begin="27" end="27" resetval="0x0" description="RX signal detect filter enable" range="27" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A5_10" width="1" begin="26" end="26" resetval="0x0" description="RX LFPS detect filter enable" range="26" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A5_9" width="1" begin="25" end="25" resetval="0x0" description="Reserved - spare" range="25" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A5_8" width="1" begin="24" end="24" resetval="0x0" description="RX signal detect enable" range="24" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A5_7_5" width="3" begin="23" end="21" resetval="0x0" description="Reserved - spare" range="23 - 21" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A5_4" width="1" begin="20" end="20" resetval="0x0" description="RX equalizer engine enable" range="20" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A5_3" width="1" begin="19" end="19" resetval="0x0" description="RX DFE equalization enable." range="19" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A5_2" width="1" begin="18" end="18" resetval="0x0" description="RX PI enable" range="18" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A5_1" width="1" begin="17" end="17" resetval="0x0" description="RX e path enable (calibration and eye surf only)" range="17" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A5_0" width="1" begin="16" end="16" resetval="0x0" description="RX enable" range="16" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A4_12" width="1" begin="12" end="12" resetval="0x1" description="RX signal detect enable extend control" range="12" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A4_11" width="1" begin="11" end="11" resetval="0x0" description="RX signal detect filter enable" range="11" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A4_10" width="1" begin="10" end="10" resetval="0x0" description="RX LFPS detect filter enable" range="10" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A4_9" width="1" begin="9" end="9" resetval="0x0" description="Reserved - spare" range="9" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A4_8" width="1" begin="8" end="8" resetval="0x0" description="RX signal detect enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A4_7_5" width="3" begin="7" end="5" resetval="0x0" description="Reserved - spare" range="7 - 5" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A4_4" width="1" begin="4" end="4" resetval="0x0" description="RX equalizer engine enable" range="4" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A4_3" width="1" begin="3" end="3" resetval="0x0" description="RX DFE equalization enable." range="3" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A4_2" width="1" begin="2" end="2" resetval="0x0" description="RX PI enable" range="2" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A4_1" width="1" begin="1" end="1" resetval="0x0" description="RX e path enable (calibration and eye surf only)" range="1" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_A4_0" width="1" begin="0" end="0" resetval="0x0" description="RX enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_PSC_RDY__RX_PSC_CAL" acronym="WIZ16B8M4CT3_RX_PSC_RDY__RX_PSC_CAL" offset="0xC" width="32" description="">
		<bitfield id="RX_PSC_RDY_12" width="1" begin="28" end="28" resetval="0x0" description="RX signal detect enable extend control" range="28" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_RDY_11" width="1" begin="27" end="27" resetval="0x0" description="RX signal detect filter enable" range="27" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_RDY_10" width="1" begin="26" end="26" resetval="0x0" description="RX LFPS detect filter enable" range="26" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_RDY_9" width="1" begin="25" end="25" resetval="0x0" description="Reserved - spare" range="25" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_RDY_8" width="1" begin="24" end="24" resetval="0x0" description="RX signal detect enable" range="24" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_RDY_7_5" width="3" begin="23" end="21" resetval="0x0" description="Reserved - spare" range="23 - 21" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_RDY_4" width="1" begin="20" end="20" resetval="0x0" description="RX equalizer engine enable" range="20" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_RDY_3" width="1" begin="19" end="19" resetval="0x0" description="RX DFE equalization enable." range="19" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_RDY_2" width="1" begin="18" end="18" resetval="0x0" description="RX PI enable" range="18" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_RDY_1" width="1" begin="17" end="17" resetval="0x0" description="RX e path enable (calibration and eye surf only)" range="17" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_RDY_0" width="1" begin="16" end="16" resetval="0x0" description="RX enable" range="16" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_CAL_12" width="1" begin="12" end="12" resetval="0x0" description="RX signal detect enable extend control" range="12" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_CAL_11" width="1" begin="11" end="11" resetval="0x0" description="RX signal detect filter enable" range="11" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_CAL_10" width="1" begin="10" end="10" resetval="0x0" description="RX LFPS detect filter enable" range="10" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_CAL_9" width="1" begin="9" end="9" resetval="0x0" description="Reserved - spare" range="9" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_CAL_8" width="1" begin="8" end="8" resetval="0x1" description="RX signal detect enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_CAL_7_5" width="3" begin="7" end="5" resetval="0x0" description="Reserved - spare" range="7 - 5" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_CAL_4" width="1" begin="4" end="4" resetval="0x0" description="RX equalizer engine enable" range="4" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_CAL_3" width="1" begin="3" end="3" resetval="0x1" description="RX DFE equalization enable." range="3" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_CAL_2" width="1" begin="2" end="2" resetval="0x1" description="RX PI enable" range="2" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_CAL_1" width="1" begin="1" end="1" resetval="0x1" description="RX e path enable (calibration and eye surf only)" range="1" rwaccess="R/W"/> 
		<bitfield id="RX_PSC_CAL_0" width="1" begin="0" end="0" resetval="0x1" description="RX enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL" acronym="WIZ16B8M4CT3_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL" offset="0x80" width="32" description="">
		<bitfield id="RX_SDCAL0_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Calibration code override enable: Activation (1'b1) of this register bit allows the codes determined during the automatic calibration process to be overridden. The override value is specified using the calibration code override value field of this register." range="31" rwaccess="R/W"/> 
		<bitfield id="RX_SDCAL0_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Analog calibration enable override: Activation (1'b1) of this register bit will force the analog calibration circuits to be enabled by activating the rxda_sd_cal_0_en enable and the rxda_sd_cal_0_clk clock." range="30" rwaccess="R/W"/> 
		<bitfield id="RX_SDCAL0_OVRD_4_0" width="5" begin="20" end="16" resetval="0x0" description="Calibration code override value: These bits are used to override the calibration code determined during the automatic calibration process. The code written to these bits is valid when the calibration code override enable bit in this register is active.  The codes in this field correspond to those described in the calibration code field in the Signal detect calibration 0 control register (!) on page 232." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_SDCAL0_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Start calibration: Activating (1'b1) this bit will start the calibration process. This signal must remain active until the calibration process is complete. To start another calibration process, this register must first be set inactive (1'b0) until the bandbap calibration process done bit in this register is cleared. Note: This bit is intended to be for diagnostics purposes only. This calibration process is automatically activated internally by the power state machine. When using this bit, the user must wait until after the internally activated process completes." range="15" rwaccess="R/W"/> 
		<bitfield id="RX_SDCAL0_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="Calibration process done: This bit will be set to 1'b1 when the calibration process is complete. It will be cleared by cmn_reset_n, or by the deactivation of the start calibration bit in this register after calibration is complete. Note: This bit is intended to be for diagnostics purposes only. Note: This bit is not likely to be observed as being set after internal automatic calibration is complete, because the internally generated run signal will be driven inactive immediately after the done signal is activated, and therefore the internal done signal will be cleared. Note: Three cmn_ref_clk cycles are required after the start of the calibration process to clear this signal." range="14" rwaccess="R"/> 
		<bitfield id="RX_SDCAL0_CTRL_13" width="1" begin="13" end="13" resetval="0x0" description="No analog calibration response : This signal indicates that the calibration function has gone through the entire calibration process, reached the final calibration value, and the analog has not responded indicating that a valid calibration value has been reached. Note: Due to the nature of the calibration process, it is not possible to determine if the analog responded or not for the lowest code of 4'b1001.  The reason for this is, when sequencing to lower codes, the calibration function is looking for the analog response to transition from 1'b1 to 1'b0.  If the lowest calibration code is the correct code, the analog will respond with 1'b1, and the algorithm can't sequence to a lower code to look for the transition from 1'b1 to 1'b0.  Similarly, if the analog is not responding, it is not possible to sequence to a lower code to detect this.  Therefore, even when the calibration function selects this calibration code as valid, this bit will be set." range="13" rwaccess="R"/> 
		<bitfield id="RX_SDCAL0_CTRL_12" width="1" begin="12" end="12" resetval="0x0" description="Current analog comparator response: This is the current state of the analog comparator response signal (rxda_sd_cal_0_comp).  This signal is not synchronized, and is provided for diagnostic purposes only." range="12" rwaccess="R"/> 
		<bitfield id="RX_SDCAL0_CTRL_4_0" width="5" begin="4" end="0" resetval="0x0" description="Calibration code: This is the calibration code that was determined by the calibration process.  The following indicates how this encoding maps to the rxda_sd_cal_0_up and rxda_sd_cal_0_code signals going to the analog function.  The five bit value on the left is the value of this field.  The one bit value on the right corresponds to the value of rxda_sd_cal_0_up. The four bit field corresponds to the value of rxda_sd_cal_0_code. 5'b01111 : 1'b1, 4'b1111 5'b01110 : 1'b1, 4'b1110 ... 5'b00010 : 1'b1, 4'b0010 5'b00001 : 1'b1, 4'b0001 5'b00000 : 1'b1, 4'b0000 5'b11111 : 1'b0, 4'b0001 5'b11110 : 1'b0, 4'b0010 ... 5'b10010 : 1'b0, 4'b1110 5'b10001 : 1'b0, 4'b1111" range="4 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_SDCAL0_TUNE__RX_SDCAL0_START" acronym="WIZ16B8M4CT3_RX_SDCAL0_TUNE__RX_SDCAL0_START" offset="0x84" width="32" description="">
		<bitfield id="RX_SDCAL0_TUNE_4_0" width="5" begin="20" end="16" resetval="0x0" description="Calibration tune value: The value of this field is added to the automatically calibrated code, or the override code if override is enabled.   Note: This value is a twos complement value, so the calibrated code can be increased or decreased." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_SDCAL0_START_15" width="1" begin="15" end="15" resetval="0x0" description="Calibration direction: This controls the direction that the automatic calibration process steps the calibration codes in. 1'b0 : From 5'b10001 to 5'b01111. 1'b1 : From 5'b01111 to 5'b00000." range="15" rwaccess="R/W"/> 
		<bitfield id="RX_SDCAL0_START_4_0" width="5" begin="4" end="0" resetval="0x0" description="Start calibration code: This is the calibration code that the calibration process starts with when automatic calibration is run.  The codes in this field correspond to those described in the calibration code field in the Signal detect calibration 0 control register (!) on page 232." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_SDCAL0_ITER_TMR__RX_SDCAL0_INIT_TMR" acronym="WIZ16B8M4CT3_RX_SDCAL0_ITER_TMR__RX_SDCAL0_INIT_TMR" offset="0x88" width="32" description="">
		<bitfield id="RX_SDCAL0_ITER_TMR_8_0" width="9" begin="24" end="16" resetval="0x125" description="Iteration wait timer value: This is the number of cmn_ref_clk clocks to wait between when a value is placed on the calibration code signals going to the analog, and when the comparator value coming from the analog circuits can be checked. Note: This results in the minimum number of cmn_ref_clk clocks required to wait 5 uSec. Note: This should never be set to a value of less than 3." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_SDCAL0_INIT_TMR_8_0" width="9" begin="8" end="0" resetval="0x25" description="Initialization wait timer value: This is the number of cmn_ref_clk clocks to wait between when the analog calibration circuits are enabled, and when the first values are placed on the calibration code signals going to the analog. Note: This results in the minimum number of cmn_ref_clk clocks required to wait 1 uSec. Note: This should never be set to a value of less than 1." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL" acronym="WIZ16B8M4CT3_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL" offset="0x90" width="32" description="">
		<bitfield id="RX_SDCAL1_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="Calibration code override enable: Activation (1'b1) of this register bit allows the calibration code determined during the automatic calibration process to be overridden. The override value is specified using the calibration code override value field of this register." range="31" rwaccess="R/W"/> 
		<bitfield id="RX_SDCAL1_OVRD_14" width="1" begin="30" end="30" resetval="0x0" description="Analog calibration enable override: Activation (1'b1) of this register bit will force the analog calibration circuits to be enabled by activating the rxda_sd_cal_1_en enable and the rxda_sd_cal_1_clk clock." range="30" rwaccess="R/W"/> 
		<bitfield id="RX_SDCAL1_OVRD_4_0" width="5" begin="20" end="16" resetval="0x0" description="Calibration code override value: These bits are used to override the calibration code determined during the automatic calibration process. The code written to these bits is valid when the calibration code override enable bit in this register is active.  The codes in this field correspond to those described in the calibration code field in the Signal detect calibration 1 control register (!) on page 235." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_SDCAL1_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Start calibration: Activating (1'b1) this bit will start the calibration process. This signal must remain active until the calibration process is complete. To start another calibration process, this register must first be set inactive (1'b0) until the bandbap calibration process done bit in this register is cleared. Note: This bit is intended to be for diagnostics purposes only. This calibration process is automatically activated internally by the power state machine.  When using this bit, the user must wait until after the internally activated process completes." range="15" rwaccess="R/W"/> 
		<bitfield id="RX_SDCAL1_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="Calibration process done: This bit will be set to 1'b1 when the calibration process is complete. It will be cleared by cmn_reset_n, or by the deactivation of the start calibration bit in this register after calibration is complete. Note: This bit is intended to be for diagnostics purposes only. Note: This bit is not likely to be observed as being set after internal automatic calibration is complete, because the internally generated run signal will be driven inactive immediately after the done signal is activated, and therefore the internal done signal will be cleared. Note: Three cmn_ref_clk cycles are required after the start of the calibration process to clear this signal." range="14" rwaccess="R"/> 
		<bitfield id="RX_SDCAL1_CTRL_13" width="1" begin="13" end="13" resetval="0x0" description="No analog calibration response : This signal indicates that the calibration function has gone through the entire calibration process, reached the final calibration value, and the analog has not responded indicating that a valid calibration value has been reached. Note: Due to the nature of the calibration process, it is not possible to determine if the analog responded or not for the lowest code of 4'b1001.  The reason for this is, when sequencing to lower codes, the calibration function is looking for the analog response to transition from 1'b1 to 1'b0.  If the lowest calibration code is the correct code, the analog will respond with 1'b1, and the algorithm can't sequence to a lower code to look for the transition from 1'b1 to 1'b0.  Similarly, if the analog is not responding, it is not possible to sequence to a lower code to detect this.  Therefore, even when the calibration function selects this calibration code as valid, this bit will be set." range="13" rwaccess="R"/> 
		<bitfield id="RX_SDCAL1_CTRL_12" width="1" begin="12" end="12" resetval="0x0" description="Current analog comparator response: This is the current state of the analog comparator response signal (rxda_sd_cal_0_comp).  This signal is not synchronized, and is provided for diagnostic purposes only." range="12" rwaccess="R"/> 
		<bitfield id="RX_SDCAL1_CTRL_4_0" width="5" begin="4" end="0" resetval="0x0" description="Calibration code: This is the calibration code that was determined by the calibration process.  The following indicates how this encoding maps to the rxda_sd_cal_1_up and rxda_sd_cal_1_code signals going to the analog calibration function.  The five bit value on the left is the value of this field.  The one bit value on the right corresponds to the value of rxda_sd_cal_1_up. The four bit field corresponds to the value of rxda_sd_cal_1_code. 5'b01111 : 1'b1, 4'b1111 5'b01110 : 1'b1, 4'b1110 ... 5'b00010 : 1'b1, 4'b0010 5'b00001 : 1'b1, 4'b0001 5'b00000 : 1'b1, 4'b0000 5'b11111 : 1'b0, 4'b0001 5'b11110 : 1'b0, 4'b0010 ... 5'b10010 : 1'b0, 4'b1110 5'b10001 : 1'b0, 4'b1111" range="4 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_SDCAL1_TUNE__RX_SDCAL1_START" acronym="WIZ16B8M4CT3_RX_SDCAL1_TUNE__RX_SDCAL1_START" offset="0x94" width="32" description="">
		<bitfield id="RX_SDCAL1_TUNE_4_0" width="5" begin="20" end="16" resetval="0x0" description="Calibration tune value: The value of this field is added to the automatically calibrated code, or the override code if override is enabled.   Note: This value is a twos complement value, so the calibrated code can be increased or decreased." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_SDCAL1_START_15" width="1" begin="15" end="15" resetval="0x0" description="Calibration direction: This controls the direction that the automatic calibration process steps the calibration codes in. 1'b0 : From 5'b10001 to 5'b01111. 1'b1 : From 5'b01111 to 5'b00000." range="15" rwaccess="R/W"/> 
		<bitfield id="RX_SDCAL1_START_4_0" width="5" begin="4" end="0" resetval="0x0" description="Start calibration code: This is the calibration code that the calibration process starts with when automatic calibration is run.  The codes in this field correspond to those described in the calibration code field in the Signal detect calibration 1 control register (!) on page 235." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_SDCAL1_ITER_TMR__RX_SDCAL1_INIT_TMR" acronym="WIZ16B8M4CT3_RX_SDCAL1_ITER_TMR__RX_SDCAL1_INIT_TMR" offset="0x98" width="32" description="">
		<bitfield id="RX_SDCAL1_ITER_TMR_8_0" width="9" begin="24" end="16" resetval="0x125" description="Iteration wait timer value: This is the number of cmn_ref_clk clocks to wait between when a value is placed on the calibration code signals going to the analog, and when the comparator value coming from the analog circuits can be checked. Note: This results in the minimum number of cmn_ref_clk clocks required to wait 5 uSec. Note: This should never be set to a value of less than 3." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_SDCAL1_INIT_TMR_8_0" width="9" begin="8" end="0" resetval="0x25" description="Initialization wait timer value: This is the number of cmn_ref_clk clocks to wait between when the analog calibration circuits are enabled, and when the first values are placed on the calibration code signals going to the analog. Note: This results in the minimum number of cmn_ref_clk clocks required to wait 1 uSec. Note: This should never be set to a value of less than 1." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_SAMP_DAC_CTRL" acronym="WIZ16B8M4CT3_RX_SAMP_DAC_CTRL" offset="0xB0" width="32" description="">
		<bitfield id="RX_SAMP_DAC_CTRL_5_0" width="6" begin="5" end="0" resetval="0x20" description="Sampler error DAC value: Specifies the input value to the sampler error DAC. This value is a twos complement binary number, with the range specified below. 6'b011111: Maximum. 6'b000000: Center point of the data eye. 6'b100001: Minimum. Note : Even though this register can be set to as low as 6'b100001, it should never be set below the value of 6'b000000 when the VGA gain target adjustment algorithm is enabled in the REE.  Doing so can result in an underflow condition." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_SLC_IPP_STAT__RX_SLC_CTRL" acronym="WIZ16B8M4CT3_RX_SLC_IPP_STAT__RX_SLC_CTRL" offset="0xC0" width="32" description="">
		<bitfield id="RX_SLC_IPP_STAT_14_8" width="7" begin="30" end="24" resetval="0x0" description="I even latch receiver sampler calibration DAC value: This field contains the current value that the RX sampler latch calibration module has calculated to drive to the DAC that controls the offset for the I even latch in the analog sampler component." range="30 - 24" rwaccess="R"/> 
		<bitfield id="RX_SLC_IPP_STAT_6_0" width="7" begin="22" end="16" resetval="0x0" description="I odd latch receiver sampler calibration DAC value: This field contains the current value that the RX sampler latch calibration module has calculated to drive to the DAC that controls the offset for the I odd latch in the analog sampler component." range="22 - 16" rwaccess="R"/> 
		<bitfield id="RX_SLC_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Start RX sampler latch calibration: Activating (1'b1) this bit will start the RX sampler latch calibration process. This bit should remain active until the RX sampler latch calibration process is complete. To start another RX sampler latch calibration process, this bit must first be inactive (1'b0)  until the RX sampler latch calibration done bit goes inactive. Note: This bit is intended to be for diagnostics purposes only. This calibration process is automatically activated internally, by the power state machine. When using this bit, the user must wait until after the internally activated process completes." range="15" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="RX sampler latch calibration process done: This bit will be set to 1'b1 when the RX sampler latch calibration process is complete. It will be cleared by cmn_reset_n, or by clearing the start RX sampler latch process bit. Note: This bit is intended to be for diagnostics purposes only.  Note: This bit is not likely to be observed as being set after internal automatic calibration is complete, because the internally generated run signal will be driven inactive immediately after the done signal is activated, and therefore the internal done signal will be cleared." range="14" rwaccess="R"/> 
		<bitfield id="RX_SLC_CTRL_1_0" width="2" begin="1" end="0" resetval="0x1" description="RX sampler latch calibration scaler: This field specifies the scaler value used for the input data accumulator.  The following is the encoding used for this signal." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD" acronym="WIZ16B8M4CT3_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD" offset="0xC4" width="32" description="">
		<bitfield id="RX_SLC_IPM_STAT_14_8" width="7" begin="30" end="24" resetval="0x0" description="I even latch receiver sampler calibration DAC value: This field contains the current value that the RX sampler latch calibration module has calculated to drive to the DAC that controls the offset for the I even latch in the analog sampler component." range="30 - 24" rwaccess="R"/> 
		<bitfield id="RX_SLC_IPM_STAT_6_0" width="7" begin="22" end="16" resetval="0x0" description="I odd latch receiver sampler calibration DAC value: This field contains the current value that the RX sampler latch calibration module has calculated to drive to the DAC that controls the offset for the I odd latch in the analog sampler component." range="22 - 16" rwaccess="R"/> 
		<bitfield id="RX_SLC_IPP_OVRD_15" width="1" begin="15" end="15" resetval="0x0" description="I even latch receiver sampler calibration DAC override enable: When this bit is active (1'b1), the value in the I even latch receiver sampler calibration DAC override value field of this register will override the calibrated value for the I even sampler latch." range="15" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_IPP_OVRD_14_8" width="7" begin="14" end="8" resetval="0x0" description="I even latch receiver sampler calibration DAC override value: This field contains the value that can be used to override the calibrated value for the I even sampler latch.   Note: The value of this field is a signed magnitude number with a range of 5'b11111 (min) to 5'b01111 (max).  A value of 5'b10000 (-0) is not valid." range="14 - 8" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_IPP_OVRD_7" width="1" begin="7" end="7" resetval="0x0" description="I odd latch receiver sampler calibration DAC override enable: When this bit is active (1'b1), the value in the I odd latch receiver sampler calibration DAC override value field of this register will override the calibrated value for the I odd sampler latch." range="7" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_IPP_OVRD_6_0" width="7" begin="6" end="0" resetval="0x0" description="I odd latch receiver sampler calibration DAC override value: This field contains the value that can be used to override the calibrated value for the I odd sampler latch.   Note: The value of this field is a signed magnitude number with a range of 5'b11111 (min) to 5'b01111 (max).  A value of 5'b10000 (-0) is not valid." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD" acronym="WIZ16B8M4CT3_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD" offset="0xC8" width="32" description="">
		<bitfield id="RX_SLC_QPP_STAT_14_8" width="7" begin="30" end="24" resetval="0x0" description="Q even latch receiver sampler calibration DAC value: This field contains the current value that the RX sampler latch calibration module has calculated to drive to the DAC that controls the offset for the Q even latch in the analog sampler component." range="30 - 24" rwaccess="R"/> 
		<bitfield id="RX_SLC_QPP_STAT_6_0" width="7" begin="22" end="16" resetval="0x0" description="Q odd latch receiver sampler calibration DAC value: This field contains the current value that the RX sampler latch calibration module has calculated to drive to the DAC that controls the offset for the Q odd latch in the analog sampler component." range="22 - 16" rwaccess="R"/> 
		<bitfield id="RX_SLC_IPM_OVRD_15" width="1" begin="15" end="15" resetval="0x0" description="I eve latch receiver sampler calibration DAC override enable: When this bit is active (1'b1), the value in the I even latch receiver sampler calibration DAC override value field of this register will override the calibrated value for the I even sampler latch." range="15" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_IPM_OVRD_14_8" width="7" begin="14" end="8" resetval="0x0" description="I even latch receiver sampler calibration DAC override value: This field contains the value that can be used to override the calibrated value for the I even sampler latch.   Note: The value of this field is a signed magnitude number with a range of 5'b11111 (min) to 5'b01111 (max).  A value of 5'b10000 (-0) is not valid." range="14 - 8" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_IPM_OVRD_7" width="1" begin="7" end="7" resetval="0x0" description="I odd latch receiver sampler calibration DAC override enable: When this bit is active (1'b1), the value in the I odd latch receiver sampler calibration DAC override value field of this register will override the calibrated value for the I odd sampler latch." range="7" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_IPM_OVRD_6_0" width="7" begin="6" end="0" resetval="0x0" description="I odd latch receiver sampler calibration DAC override value: This field contains the value that can be used to override the calibrated value for the I odd sampler latch.   Note: The value of this field is a signed magnitude number with a range of 5'b11111 (min) to 5'b01111 (max).  A value of 5'b10000 (-0) is not valid." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD" acronym="WIZ16B8M4CT3_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD" offset="0xCC" width="32" description="">
		<bitfield id="RX_SLC_QPM_STAT_14_8" width="7" begin="30" end="24" resetval="0x0" description="Q even latch receiver sampler calibration DAC value: This field contains the current value that the RX sampler latch calibration module has calculated to drive to the DAC that controls the offset for the Q even latch in the analog sampler component." range="30 - 24" rwaccess="R"/> 
		<bitfield id="RX_SLC_QPM_STAT_6_0" width="7" begin="22" end="16" resetval="0x0" description="Q odd latch receiver sampler calibration DAC value: This field contains the current value that the RX sampler latch calibration module has calculated to drive to the DAC that controls the offset for the Q odd latch in the analog sampler component." range="22 - 16" rwaccess="R"/> 
		<bitfield id="RX_SLC_QPP_OVRD_15" width="1" begin="15" end="15" resetval="0x0" description="Q even latch receiver sampler calibration DAC override enable: When this bit is active (1'b1), the value in the Q even latch receiver sampler calibration DAC override value field of this register will override the calibrated value for the Q even sampler latch." range="15" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_QPP_OVRD_14_8" width="7" begin="14" end="8" resetval="0x0" description="Q even latch receiver sampler calibration DAC override value: This field contains the value that can be used to override the calibrated value for the Q even sampler latch.   Note: The value of this field is a signed magnitude number with a range of 5'b11111 (min) to 5'b01111 (max).  A value of 5'b10000 (-0) is not valid." range="14 - 8" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_QPP_OVRD_7" width="1" begin="7" end="7" resetval="0x0" description="Q odd latch receiver sampler calibration DAC override enable: When this bit is active (1'b1), the value in the Q odd latch receiver sampler calibration DAC override value field of this register will override the calibrated value for the Q odd sampler latch." range="7" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_QPP_OVRD_6_0" width="7" begin="6" end="0" resetval="0x0" description="Q odd latch receiver sampler calibration DAC override value: This field contains the value that can be used to override the calibrated value for the Q odd sampler latch.   Note: The value of this field is a signed magnitude number with a range of 5'b11111 (min) to 5'b01111 (max).  A value of 5'b10000 (-0) is not valid." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD" acronym="WIZ16B8M4CT3_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD" offset="0xD0" width="32" description="">
		<bitfield id="RX_SLC_EPP_STAT_14_8" width="7" begin="30" end="24" resetval="0x0" description="e even latch receiver sampler calibration DAC value: This field contains the current value that the RX sampler latch calibration module has calculated to drive to the DAC that controls the offset for the e even latch in the analog sampler component." range="30 - 24" rwaccess="R"/> 
		<bitfield id="RX_SLC_EPP_STAT_6_0" width="7" begin="22" end="16" resetval="0x0" description="e odd latch receiver sampler calibration DAC value: This field contains the current value that the RX sampler latch calibration module has calculated to drive to the DAC that controls the offset for the e odd latch in the analog sampler component." range="22 - 16" rwaccess="R"/> 
		<bitfield id="RX_SLC_QPM_OVRD_15" width="1" begin="15" end="15" resetval="0x0" description="Q even latch receiver sampler calibration DAC override enable: When this bit is active (1'b1), the value in the Q even latch receiver sampler calibration DAC override value field of this register will override the calibrated value for the Q even sampler latch." range="15" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_QPM_OVRD_14_8" width="7" begin="14" end="8" resetval="0x0" description="Q even latch receiver sampler calibration DAC override value: This field contains the value that can be used to override the calibrated value for the Q even sampler latch.   Note: The value of this field is a signed magnitude number with a range of 5'b11111 (min) to 5'b01111 (max).  A value of 5'b10000 (-0) is not valid." range="14 - 8" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_QPM_OVRD_7" width="1" begin="7" end="7" resetval="0x0" description="Q odd latch receiver sampler calibration DAC override enable: When this bit is active (1'b1), the value in the Q odd latch receiver sampler calibration DAC override value field of this register will override the calibrated value for the Q odd sampler latch." range="7" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_QPM_OVRD_6_0" width="7" begin="6" end="0" resetval="0x0" description="Q odd latch receiver sampler calibration DAC override value: This field contains the value that can be used to override the calibrated value for the Q odd sampler latch.   Note: The value of this field is a signed magnitude number with a range of 5'b11111 (min) to 5'b01111 (max).  A value of 5'b10000 (-0) is not valid." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD" acronym="WIZ16B8M4CT3_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD" offset="0xD4" width="32" description="">
		<bitfield id="RX_SLC_EPM_STAT_14_8" width="7" begin="30" end="24" resetval="0x0" description="e even latch receiver sampler calibration DAC value: This field contains the current value that the RX sampler latch calibration module has calculated to drive to the DAC that controls the offset for the e even latch in the analog sampler component." range="30 - 24" rwaccess="R"/> 
		<bitfield id="RX_SLC_EPM_STAT_6_0" width="7" begin="22" end="16" resetval="0x0" description="e odd latch receiver sampler calibration DAC value: This field contains the current value that the RX sampler latch calibration module has calculated to drive to the DAC that controls the offset for the e odd latch in the analog sampler component." range="22 - 16" rwaccess="R"/> 
		<bitfield id="RX_SLC_EPP_OVRD_15" width="1" begin="15" end="15" resetval="0x0" description="e even latch receiver sampler calibration DAC override enable: When this bit is active (1'b1), the value in the e even latch receiver sampler calibration DAC override value field of this register will override the calibrated value for the e even sampler latch." range="15" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_EPP_OVRD_14_8" width="7" begin="14" end="8" resetval="0x0" description="e even latch receiver sampler calibration DAC override value: This field contains the value that can be used to override the calibrated value for the e even sampler latch.   Note: The value of this field is a signed magnitude number with a range of 5'b11111 (min) to 5'b01111 (max).  A value of 5'b10000 (-0) is not valid." range="14 - 8" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_EPP_OVRD_7" width="1" begin="7" end="7" resetval="0x0" description="e odd latch receiver sampler calibration DAC override enable: When this bit is active (1'b1), the value in the e odd latch receiver sampler calibration DAC override value field of this register will override the calibrated value for the e odd sampler latch." range="7" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_EPP_OVRD_6_0" width="7" begin="6" end="0" resetval="0x0" description="e odd latch receiver sampler calibration DAC override value: This field contains the value that can be used to override the calibrated value for the e odd sampler latch.   Note: The value of this field is a signed magnitude number with a range of 5'b11111 (min) to 5'b01111 (max).  A value of 5'b10000 (-0) is not valid." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_SLC_INIT_TMR__RX_SLC_EPM_OVRD" acronym="WIZ16B8M4CT3_RX_SLC_INIT_TMR__RX_SLC_EPM_OVRD" offset="0xD8" width="32" description="">
		<bitfield id="RX_SLC_INIT_TMR_15_0" width="16" begin="31" end="16" resetval="0x16" description="RX sampler latch calibration initialization timer value : This is the value that will be used for the RX sampler latch calibration initialization timer, which controls the time the rxda_sampler_latch_cal_en is held active prior to the individual calibration processes being kicked off. Note: This register should not be set to 16'h0000." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_EPM_OVRD_15" width="1" begin="15" end="15" resetval="0x0" description="e even latch receiver sampler calibration DAC override enable: When this bit is active (1'b1), the value in the e even latch receiver sampler calibration DAC override value field of this register will override the calibrated value for the e even sampler latch." range="15" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_EPM_OVRD_14_8" width="7" begin="14" end="8" resetval="0x0" description="e even latch receiver sampler calibration DAC override value: This field contains the value that can be used to override the calibrated value for the e even sampler latch.   Note: The value of this field is a signed magnitude number with a range of 5'b11111 (min) to 5'b01111 (max).  A value of 5'b10000 (-0) is not valid." range="14 - 8" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_EPM_OVRD_7" width="1" begin="7" end="7" resetval="0x0" description="e odd latch receiver sampler calibration DAC override enable: When this bit is active (1'b1), the value in the e odd latch receiver sampler calibration DAC override value field of this register will override the calibrated value for the e odd sampler latch." range="7" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_EPM_OVRD_6_0" width="7" begin="6" end="0" resetval="0x0" description="e odd latch receiver sampler calibration DAC override value: This field contains the value that can be used to override the calibrated value for the e odd sampler latch.   Note: The value of this field is a signed magnitude number with a range of 5'b11111 (min) to 5'b01111 (max).  A value of 5'b10000 (-0) is not valid." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR" acronym="WIZ16B8M4CT3_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR" offset="0xDC" width="32" description="">
		<bitfield id="RX_SLC_DIAG_CTRL_15" width="1" begin="31" end="31" resetval="0x0" description="Diagnostic control enable : This bit enables the selected RX sampler latch calibration data sub module for diagnostic purposes.   Note: The diagnostic control override select field must be set to select the desired RX sampler latch calibration data sub module when this bit is set.  This bit MUST also be cleared before changing the value of the diagnostic control override select field.  Note: When these diagnostic features are used, the user must disable the respective automatic calibration functions in the RX sampler latch calibration disable register (!) on page 247.  Due to the way this is implemented, if a given i sampler latch calibration function is being controlled by the diagnostic features here, all of the i sampler calibration functions must be disabled in the RX sampler latch calibration disable register (!) on page 247.  The same is required for both the e and q sampler latch calibration functions." range="31" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_DIAG_CTRL_6" width="1" begin="22" end="22" resetval="0x0" description="Voter override neg : When enabled using the voter override enable bit in this register, writing a 1'b1 in this register bit will force the voter in the selected RX sampler latch calibration data sub module to activate the voter neg signal for a single clock cycle. Note : This bit must be cleared after each time it is enabled, in order to perform follow on voter override functions with this bit. Note : It is not valid to activate both the voter override neg and voter override pos at the same time." range="22" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_DIAG_CTRL_5" width="1" begin="21" end="21" resetval="0x0" description="Voter override pos : When enabled using the voter override enable bit in this register, writing a 1'b1 in this register bit will force the voter in the selected RX sampler latch calibration data sub module to activate the voter pos signal for a single clock cycle. Note : This bit must be cleared after each time it is enabled, in order to perform follow on voter override functions with this bit. Note : It is not valid to activate both the voter override neg and voter override pos at the same time." range="21" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_DIAG_CTRL_4" width="1" begin="20" end="20" resetval="0x0" description="Voter override enable : Setting this bit to a 1'b1 will enable the voter override function in the selected RX sampler latch calibration data sub module. Note : This function is intended to be for diagnostic and verification purposes only. Note : Both the voter override neg and voter override pos bits in this register must be set to 1'b0 when this bit is initially set to 1'b1 when enabling this function." range="20" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_DIAG_CTRL_3_0" width="4" begin="19" end="16" resetval="0x0" description="Diagnostic control override select : Selects the RX sampler latch calibration data sub module to enable for diagnostic and verification purposes.  This field also selects which sub module's rx_sampler_latch_cal_diag output port will be routed to the top level rx_sampler_latch_cal_diag output port.  The following are the values used to select the required RX sampler latch calibration data sub module. 4'b0000 : i odd positive coefficient. 4'b0001 : q odd positive coefficient. 4'b0010 : e odd positive coefficient. 4'b0011 : Reserved. 4'b0100 : i odd negative coefficient. 4'b0101 : q odd negative coefficient. 4'b0110 : e odd negative coefficient. 4'b0111 : Reserved. 4'b1000 : i even positive coefficient. 4'b1001 : q even positive coefficient. 4'b1010 : e even positive coefficient. 4'b1011 : Reserved. 4'b1100 : i even negative coefficient. 4'b1101 : q even negative coefficient. 4'b1110 : e even negative coefficient. 4'b1111 : Reserved." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_RUN_TMR_15_0" width="16" begin="15" end="0" resetval="0x40960" description="RX sampler latch calibration run timer value : This is the value that will be used for the RX sampler latch calibration run timer, which controls the run time for each calibration process. Note: This register should not be set to 16'h0000." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_SLC_DIS" acronym="WIZ16B8M4CT3_RX_SLC_DIS" offset="0xE0" width="32" description="">
		<bitfield id="RX_SLC_DIS_14" width="1" begin="14" end="14" resetval="0x0" description="e even negative coefficient disable : Writing a 1'b1 to this bit will disable auto calibration for the e even negative coefficient RX sampler latch calibration data sub module." range="14" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_DIS_13" width="1" begin="13" end="13" resetval="0x0" description="q even negative coefficient disable : Writing a 1'b1 to this bit will disable auto calibration for the q even negative coefficient RX sampler latch calibration data sub module." range="13" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_DIS_12" width="1" begin="12" end="12" resetval="0x0" description="i even negative coefficient disable : Writing a 1'b1 to this bit will disable auto calibration for the i even negative coefficient RX sampler latch calibration data sub module." range="12" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_DIS_10" width="1" begin="10" end="10" resetval="0x0" description="e even positive coefficient disable : Writing a 1'b1 to this bit will disable auto calibration for the e even positive coefficient RX sampler latch calibration data sub module." range="10" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_DIS_9" width="1" begin="9" end="9" resetval="0x0" description="q even positive coefficient disable : Writing a 1'b1 to this bit will disable auto calibration for the q even positive coefficient RX sampler latch calibration data sub module." range="9" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_DIS_8" width="1" begin="8" end="8" resetval="0x0" description="i even positive coefficient disable : Writing a 1'b1 to this bit will disable auto calibration for the i even positive coefficient RX sampler latch calibration data sub module." range="8" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_DIS_6" width="1" begin="6" end="6" resetval="0x0" description="e odd negative coefficient disable : Writing a 1'b1 to this bit will disable auto calibration for the e odd negative coefficient RX sampler latch calibration data sub module." range="6" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_DIS_5" width="1" begin="5" end="5" resetval="0x0" description="q odd negative coefficient disable : Writing a 1'b1 to this bit will disable auto calibration for the q odd negative coefficient RX sampler latch calibration data sub module." range="5" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_DIS_4" width="1" begin="4" end="4" resetval="0x0" description="i odd negative coefficient disable : Writing a 1'b1 to this bit will disable auto calibration for the i odd negative coefficient RX sampler latch calibration data sub module." range="4" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_DIS_2" width="1" begin="2" end="2" resetval="0x0" description="e odd positive coefficient disable : Writing a 1'b1 to this bit will disable auto calibration for the e odd positive coefficient RX sampler latch calibration data sub module." range="2" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_DIS_1" width="1" begin="1" end="1" resetval="0x0" description="q odd positive coefficient disable : Writing a 1'b1 to this bit will disable auto calibration for the q odd positive coefficient RX sampler latch calibration data sub module." range="1" rwaccess="R/W"/> 
		<bitfield id="RX_SLC_DIS_0" width="1" begin="0" end="0" resetval="0x0" description="i odd positive coefficient disable : Writing a 1'b1 to this bit will disable auto calibration for the i odd positive coefficient RX sampler latch calibration data sub module." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_CDRLF_CNFG2__RX_CDRLF_CNFG" acronym="WIZ16B8M4CT3_RX_CDRLF_CNFG2__RX_CDRLF_CNFG" offset="0x100" width="32" description="">
		<bitfield id="RX_CDRLF_CNFG2_14" width="1" begin="30" end="30" resetval="0x0" description="CDRLF second order loop integrator max clear enable: This signal enables the function in the CDRLF where the second order loop integrator is cleared when it reaches the maximum value." range="30" rwaccess="R/W"/> 
		<bitfield id="RX_CDRLF_CNFG2_13" width="1" begin="29" end="29" resetval="0x0" description="CDRLF fast phase lock locked detected: This register bit is the current status of the fphl_locked pin on the CDRLF, and indicates the fast phase lock process is complete." range="29" rwaccess="R"/> 
		<bitfield id="RX_CDRLF_CNFG2_12" width="1" begin="28" end="28" resetval="0x0" description="CDRLF fast phase lock diagnostic enable: This register bit can control the fphl_start pin on the CDRLF. for diagnostic purposes.  If the CDRLF fast phase lock enabled by signal detect bit in this register is enabled, then either signal detect or this bit will activate the fphl_start pin." range="28" rwaccess="R/W"/> 
		<bitfield id="RX_CDRLF_CNFG2_11" width="1" begin="27" end="27" resetval="0x1" description="CDRLF fast phase lock enabled by signal detect: When active, signal detect will control the fphl_start pin on the CDRLF.  This will cause fast phase lock to be enabled whenever the macro detects a transition from electrical idle to high speed data." range="27" rwaccess="R/W"/> 
		<bitfield id="RX_CDRLF_CNFG2_10" width="1" begin="26" end="26" resetval="0x0" description="CDRLF reset on CDRLF PM Accumulator Max: Activating (1'b1) this bit will force the CDRLF to be reset when the PM accumulator in the CDRLF reaches is maximum absolute value (the largest positive or negative value)." range="26" rwaccess="R/W"/> 
		<bitfield id="RX_CDRLF_CNFG2_9" width="1" begin="25" end="25" resetval="0x1" description="CDRLF freeze on electrical idle detect: Activating (1'b1) this bit will force the CDRLF to be freeze in its current state when the receiver signal detect detects an electrical idle.  When high speed data is detected, the freeze will be released." range="25" rwaccess="R/W"/> 
		<bitfield id="RX_CDRLF_CNFG2_8" width="1" begin="24" end="24" resetval="0x0" description="CDRLF reset on electrical idle detect: Activating (1'b1) this bit will force the CDRLF to be reset when the receiver signal detect detects an electrical idle.  When high speed data is detected, the reset will be released." range="24" rwaccess="R/W"/> 
		<bitfield id="RX_CDRLF_CNFG2_5_0" width="6" begin="21" end="16" resetval="0x51" description="CDRLF second order loop integrator threshold : This value is the maximum magnitude the CDRLF second order loop integrator will be allowed to go to. Note: This field must never be set to a value less than 2 (6'b000010)." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_CDRLF_CNFG_15" width="1" begin="15" end="15" resetval="0x0" description="CDLRF reset hold: When active (1'b1), the CDRLF will be held in reset beyond the time that it would normally be released by its asynchronous release signals.  The CDRLF will be held in reset until this bit is deactivated (1'b0). Note: This signal is intended be for verification purposes only. It should be set to 1'b0 for normal operation." range="15" rwaccess="R/W"/> 
		<bitfield id="RX_CDRLF_CNFG_14_12" width="3" begin="14" end="12" resetval="0x0" description="CDRLF diagnostic mode control: This field controls the information driven on the rx_pi_val_ln_{15:0}[7:0] signal, when in diagnostics mode." range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="RX_CDRLF_CNFG_11" width="1" begin="11" end="11" resetval="0x0" description="CDRLF second order loop disable: Activating (1'b1) this bit will disable the CDRLF second order loop.  Note: This signal is intended be for verification purposes only. It should be set to 1'b0 for normal operation." range="11" rwaccess="R/W"/> 
		<bitfield id="RX_CDRLF_CNFG_10_6" width="5" begin="10" end="6" resetval="0x6" description="CDRLF second order loop sigma delta update rate: This is the value that is added to or subtracted from the second order loop accumulator register when the serial data sample clock is detected as being out of phase with the serial data on a given parallel data word cycle. This is part of the CDRLF averaging function." range="10 - 6" rwaccess="R/W"/> 
		<bitfield id="RX_CDRLF_CNFG_5" width="1" begin="5" end="5" resetval="0x0" description="CDRLF first order loop disable: Activating (1'b1) this bit will disable the CDRLF first order loop.  Note: This signal is intended to be for verification purposes only. It should be set to 1'b0 for normal operation." range="5" rwaccess="R/W"/> 
		<bitfield id="RX_CDRLF_CNFG_4_0" width="5" begin="4" end="0" resetval="0x12" description="CDRLF first order loop sigma delta update rate: This is the value that is added to or subtracted from the first order loop accumulator register when the serial data sample clock is detected as being out of phase with the serial data on a given parallel data word cycle. This is part of the CDRLF averaging function." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3" acronym="WIZ16B8M4CT3_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3" offset="0x104" width="32" description="">
		<bitfield id="RX_CDRLF_MGN_DIAG_2" width="1" begin="18" end="18" resetval="0x0" description="CDRLF PI override down : When the CDRLF PI override enable function is enabled, writing a 1'b1 to this bit will force a down to be generated in the CDRLF PI interface logic. Note : This bit will be automatically cleared after the down request has been sent to the CDRLF PI interface logic.  The down request is generated by changing the state of the cdrlf_pi_down_in signal in the CDRLF." range="18" rwaccess="W"/> 
		<bitfield id="RX_CDRLF_MGN_DIAG_1" width="1" begin="17" end="17" resetval="0x0" description="CDRLF PI override up : When the CDRLF PI override enable function is enabled, writing a 1'b1 to this bit will force an up to be generated in the CDRLF PI interface logic. Note : This bit will be automatically cleared after the up request has been sent to the CDRLF PI interface logic.  The up request is generated by changing the state of the cdrlf_pi_up_in signal in the CDRLF." range="17" rwaccess="W"/> 
		<bitfield id="RX_CDRLF_MGN_DIAG_0" width="1" begin="16" end="16" resetval="0x0" description="CDRLF PI override enable : Setting this bit to 1'b1 will enable the CDRLF PI override function, which will allow ups and downs to be forced to the CDRLF PI interface logic from the up and down override bits in this register. Note : This bit must  be set to 1'b1 before the CDRLF PI override up and down bits in this register are changed." range="16" rwaccess="R/W"/> 
		<bitfield id="RX_CDRLF_CNFG3_3" width="1" begin="3" end="3" resetval="0x0" description="CDRLF data filter enable standard mode 3 : Enables the filter function for the data that feeds into the CDRLF from the deserializer, using the rxda_cdrlf_data_filter_en_n signal, when xcvr_standard_mode is set to 2'b11. 1'b0 : Enable filter of 1010 patterns from the CDRLF. 1'b1 : No CDRLF data filter function enabled." range="3" rwaccess="R/W"/> 
		<bitfield id="RX_CDRLF_CNFG3_2" width="1" begin="2" end="2" resetval="0x0" description="CDRLF data filter enable standard mode 2 : Enables the filter function for the data that feeds into the CDRLF from the deserializer, using the rxda_cdrlf_data_filter_en_n signal, when xcvr_standard_mode is set to 2'b10. 1'b0 : Enable filter of 1010 patterns from the CDRLF. 1'b1 : No CDRLF data filter function enabled." range="2" rwaccess="R/W"/> 
		<bitfield id="RX_CDRLF_CNFG3_1" width="1" begin="1" end="1" resetval="0x1" description="CDRLF data filter enable standard mode 1 : Enables the filter function for the data that feeds into the CDRLF from the deserializer, using the rxda_cdrlf_data_filter_en_n signal, when xcvr_standard_mode is set to 2'b01. 1'b0 : Enable filter of 1010 patterns from the CDRLF. 1'b1 : No CDRLF data filter function enabled." range="1" rwaccess="R/W"/> 
		<bitfield id="RX_CDRLF_CNFG3_0" width="1" begin="0" end="0" resetval="0x1" description="CDRLF data filter enable standard mode 0 : Enables the filter function for the data that feeds into the CDRLF from the deserializer, using the rxda_cdrlf_data_filter_en_n signal, when xcvr_standard_mode is set to 2'b00. 1'b0 : Enable filter of 1010 patterns from the CDRLF. 1'b1 : No CDRLF data filter function enabled." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0" acronym="WIZ16B8M4CT3_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0" offset="0x108" width="32" description="">
		<bitfield id="RX_CDRLF_FPL_TMR1_11_8" width="4" begin="27" end="24" resetval="0x7" description="Fast phase lock timer trigger 1 state time value : Specifies the number of clock cycles minus 1 that the fast phase lock state machine will remain in the trigger state the first time it is in that state.  The recommended value for this is the number of PI steps required to move the PI 1/4 UI." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="RX_CDRLF_FPL_TMR1_7_4" width="4" begin="23" end="20" resetval="0x3" description="Fast phase lock timer trigger 2 state time value : Specifies the number of clock cycles minus 1 that the fast phase lock state machine will remain in the trigger state the second time it is in that state.  The recommended value for this is the number of PI steps required to move the PI 1/8 UI." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="RX_CDRLF_FPL_TMR1_3_0" width="4" begin="19" end="16" resetval="0x1" description="Fast phase lock timer trigger 3 state time value : Specifies the number of clock cycles minus 1 that the fast phase lock state machine will remain in the trigger state the third time it is in that state.  The recommended value for this is the number of PI steps required to move the PI 1/16 UI." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_CDRLF_FPL_TMR0_7_4" width="4" begin="7" end="4" resetval="0x7" description="Fast phase lock timer accumulate state time value : Specifies the number of clock cycles minus 1 that the fast phase lock state machine will remain in the accumulate state." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="RX_CDRLF_FPL_TMR0_3_0" width="4" begin="3" end="0" resetval="0x1" description="Fast phase lock timer delay state time value : Specifies the number of clock cycles minus 1 that the fast phase lock state machine will remain in the delay state." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_SIGDET_HL_DLY_TMR__RX_SIGDET_HL_FILT_TMR" acronym="WIZ16B8M4CT3_RX_SIGDET_HL_DLY_TMR__RX_SIGDET_HL_FILT_TMR" offset="0x120" width="32" description="">
		<bitfield id="RX_SIGDET_HL_DLY_TMR_5_0" width="6" begin="21" end="16" resetval="0x0" description="Signal detect filter high to low delay timer value: This is the value loaded into the delay timer in the signal detect high to low filter circuit." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_SIGDET_HL_FILT_TMR_5_0" width="6" begin="5" end="0" resetval="0x12" description="Signal detect filter high to low filter timer value: This is the value loaded into the filter timer in the signal detect high to low filter circuit." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_SIGDET_HL_INIT_TMR__RX_SIGDET_HL_MIN_TMR" acronym="WIZ16B8M4CT3_RX_SIGDET_HL_INIT_TMR__RX_SIGDET_HL_MIN_TMR" offset="0x124" width="32" description="">
		<bitfield id="RX_SIGDET_HL_INIT_TMR_5_0" width="6" begin="21" end="16" resetval="0x40" description="Signal detect init timer value: This is the value loaded into the initialization timer in the signal detect filter high to low filter circuit." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_SIGDET_HL_MIN_TMR_5_0" width="6" begin="5" end="0" resetval="0x0" description="Signal detect filter high to low min timer value: This is the value loaded into the min timer in the signal detect high to low filter circuit." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_SIGDET_LH_DLY_TMR__RX_SIGDET_LH_FILT_TMR" acronym="WIZ16B8M4CT3_RX_SIGDET_LH_DLY_TMR__RX_SIGDET_LH_FILT_TMR" offset="0x128" width="32" description="">
		<bitfield id="RX_SIGDET_LH_DLY_TMR_5_0" width="6" begin="21" end="16" resetval="0x0" description="Signal detect filter low to high min timer value: This is the value loaded into the min timer in the signal detect low to high filter circuit." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_SIGDET_LH_FILT_TMR_5_0" width="6" begin="5" end="0" resetval="0x4" description="Signal detect filter low to high filter timer value: This is the value loaded into the filter timer in the signal detect low to high filter circuit.  This should be set to 5 less than the number of clocks of desired filter time.  This takes into account the synchronizing of the signal to be filtered (4 clocks) and the time to load the filter timer (1 clock).  Therefore, the smallest granularity of filtering available here is 5 clocks.  This is more of an issue of latency through the filter circuit as the signal initially rises." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_SIGDET_LH_INIT_TMR__RX_SIGDET_LH_MIN_TMR" acronym="WIZ16B8M4CT3_RX_SIGDET_LH_INIT_TMR__RX_SIGDET_LH_MIN_TMR" offset="0x12C" width="32" description="">
		<bitfield id="RX_SIGDET_LH_INIT_TMR_5_0" width="6" begin="21" end="16" resetval="0x40" description="Signal detect init timer value: This is the value loaded into the initialization timer in the signal detect filter high to low filter circuit." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_SIGDET_LH_MIN_TMR_5_0" width="6" begin="5" end="0" resetval="0x0" description="Signal detect filter high to low min timer value: This is the value loaded into the min timer in the signal detect high to low filter circuit." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_LFPSDET_NS_CNT__RX_LFPSDET_MD_CNT" acronym="WIZ16B8M4CT3_RX_LFPSDET_NS_CNT__RX_LFPSDET_MD_CNT" offset="0x130" width="32" description="">
		<bitfield id="RX_LFPSDET_NS_CNT_1_0" width="2" begin="17" end="16" resetval="0x0" description="No signal counter value (NS): Specifies the number of clock cycles where pulse_high and pulse_low are inactive before declaring no signal. Note: a value of 2'b00 is not a valid value for this field." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_LFPSDET_MD_CNT_3_0" width="4" begin="3" end="0" resetval="0x5" description="Minimum pulse distance counter value (MD): Specifies the minimum pulse distance for a valid LFPS sequence.   Note: MD must be set to a value that is greater than MP." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_LFPSDET_MP_CNT__RX_LFPSDET_RD_CNT" acronym="WIZ16B8M4CT3_RX_LFPSDET_MP_CNT__RX_LFPSDET_RD_CNT" offset="0x134" width="32" description="">
		<bitfield id="RX_LFPSDET_MP_CNT_2_0" width="3" begin="18" end="16" resetval="0x7" description="Minimum pulse duration (MP): Specifies the minimum number of clock cycles required for a given LFPS pulse to be driven active to be considered part of a valid LFPS burst." range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_LFPSDET_RD_CNT_3_0" width="4" begin="3" end="0" resetval="0x7" description="Ramp down counter value (RD): Species the number of clock cycles that are used in the LFPS detect ramp down process.  This signal should correspond to the MD, to reduce LFPS distortion.   Note: The actual ramp down time is a function of the detection of no signal when lfps_detected is driven active.  If no signal is detected, the ramp down time is the value in this field minus the value of the no signal counter value field in the RX_LFPSDET_NS_CNT register.  Otherwise, the value in this field is used as is." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_LFPSDET_DIAG_CTRL" acronym="WIZ16B8M4CT3_RX_LFPSDET_DIAG_CTRL" offset="0x138" width="32" description="">
		<bitfield id="RX_LFPSDET_DIAG_CTRL_2" width="1" begin="2" end="2" resetval="0x0" description="Disable pulse none MD check: When active (1'b1), the check that tests if pulse_none is driven inactive while the MD check is being performed will be disabled." range="2" rwaccess="R/W"/> 
		<bitfield id="RX_LFPSDET_DIAG_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="LFPS detect override enable: When active (1'b1), the LFPS detect override bit in this register will drive the LFPS detect output directly." range="1" rwaccess="R/W"/> 
		<bitfield id="RX_LFPSDET_DIAG_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="LFPS detect override: When enabled by the LFPS detect override enable bit in this register, this bit will drive the LFPS detect output directly." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_EYESURF_CTRL" acronym="WIZ16B8M4CT3_RX_EYESURF_CTRL" offset="0x140" width="32" description="">
		<bitfield id="RX_EYESURF_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Eye surf run: Setting this bit to 1'b1 will initiate the eye surf process. This bit must remain set to 1'b1 until the eye surf done bit is set." range="15" rwaccess="R/W"/> 
		<bitfield id="RX_EYESURF_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="Eye surf done: When this bit is set to 1'b1, the eye surf process has completed. This bit will be cleared after the eye surf run bit is cleared." range="14" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_EYESURF_TMR_DELHIGH__RX_EYESURF_TMR_DELLOW" acronym="WIZ16B8M4CT3_RX_EYESURF_TMR_DELHIGH__RX_EYESURF_TMR_DELLOW" offset="0x148" width="32" description="">
		<bitfield id="RX_EYESURF_TMR_DELHIGH_15_0" width="16" begin="31" end="16" resetval="0x0" description="Most significant 16 bits of the delay time: The delay time specifies the number of clock cycles to wait between when a coordinate test point is set, and when to start testing the i and e data. Note : It is not valid to set the total eye surf timer delay value to 0." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_EYESURF_TMR_DELLOW_15_0" width="16" begin="15" end="0" resetval="0x0" description="Least significant 16 bits of the delay time: The delay time specifies the number of clock cycles to wait between when a coordinate test point is set, and when to start testing the i and e data. Note : It is not valid to set the total eye surf timer delay value to 0." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_EYESURF_TMR_TESTHIGH__RX_EYESURF_TMR_TESTLOW" acronym="WIZ16B8M4CT3_RX_EYESURF_TMR_TESTHIGH__RX_EYESURF_TMR_TESTLOW" offset="0x14C" width="32" description="">
		<bitfield id="RX_EYESURF_TMR_TESTHIGH_15_0" width="16" begin="31" end="16" resetval="0x0" description="Most significant 16 bits of the test time: The test time specifies the number of clock cycles to test the i and e data at a given coordinate test point. Note : It is not valid to set the total eye surf timer test value to 0." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_EYESURF_TMR_TESTLOW_15_0" width="16" begin="15" end="0" resetval="0x0" description="Least significant 16 bits of the test time: The test time specifies the number of clock cycles to test the i and e data at a given coordinate test point. Note : It is not valid to set the total eye surf timer test value to 0." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD" acronym="WIZ16B8M4CT3_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD" offset="0x150" width="32" description="">
		<bitfield id="RX_EYESURF_EW_COORD_8" width="1" begin="24" end="24" resetval="0x0" description="Test point coordinate east west direction : Indicates whether the desired test point is in the east or the west direction relative to the origin. 1b1 : East 1b0 : West" range="24" rwaccess="R/W"/> 
		<bitfield id="RX_EYESURF_EW_COORD_4_0" width="5" begin="20" end="16" resetval="0x0" description="Test point coordinate east west offset : Indicates how many steps in the east or west direction the desired test point is relative to the origin." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_EYESURF_NS_COORD_8" width="1" begin="8" end="8" resetval="0x0" description="Test point coordinate north south direction : Indicates whether the desired test point is in the north or the south direction relative to the origin. 1b1 : North 1b0 : South" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_EYESURF_NS_COORD_6_0" width="7" begin="6" end="0" resetval="0x0" description="Test point coordinate north south offset : Indicates how many steps in the north or south direction the desired test point is relative to the origin. Note: In this implementation, only 5 least significant bits are used to control the sampler error DAC.  Therefore, the most significant bits of this field are not used." range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_EYESURF_ERRCNT" acronym="WIZ16B8M4CT3_RX_EYESURF_ERRCNT" offset="0x154" width="32" description="">
		<bitfield id="RX_EYESURF_ERRCNT_15_0" width="16" begin="15" end="0" resetval="0x0" description="Test point bit error count : The total number of bit errors that were detected for a given run of the eye surf function.  This register is only valid after the eye surf done bit in the Eye surf control register (!) on page 305 is active, and will be cleared when the done bit is cleared in response to the run bit being cleared." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_BIST_SYNCCNT__RX_BIST_CTRL" acronym="WIZ16B8M4CT3_RX_BIST_SYNCCNT__RX_BIST_CTRL" offset="0x160" width="32" description="">
		<bitfield id="RX_BIST_SYNCCNT_15_0" width="16" begin="31" end="16" resetval="0x0" description="Receiver BIST sync count: This field controls the value of the RX BIST sync count.  The sync count indicates the number of consecutive received data words with no BIST bit errors that must be received in order for the RX BIST module to be considered synced to the input data stream. It is recommended that, when using a clean channel, this register be set to 16'h00FA.  This will require the RX BIST to receive 250 consecutive words of data to confirm a BIST sync, which is enough time to allow the CDRLF to lock." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_BIST_CTRL_11_8" width="4" begin="11" end="8" resetval="0x0" description="Receiver BIST mode: Controls which mode the BIST will operate in.  The value of this field must match the corresponding field for the receive BIST controller.  The following are the values used for this field, and what BIST mode they correspond to.  4'b0000 : User defined data FIFO 4'b0001 - 4'b0111 : Reserved 4'b1000 : PRBS7 : 7 bit LFSR 4'b1001 : PRBS15 : 15 bit LFSR 4'b1010 : PRBS23 : 23 bit LFSR 4'b1011 : PRBS31 : 31 bit LFSR 4'b1100 - 4'b1111 : Reserved" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="RX_BIST_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="Receiver BIST error reset: Writing this bit is set to a 1'b1 will hold the error indicators in the receive BIST logic in reset. When this signal goes active, the rx_bist_status pin, rx_bist_err_toggle pin, and receive BIST error count field in this register will be cleared. When this bit is cleared, these error indicators will be released from reset and operate normally." range="4" rwaccess="R/W"/> 
		<bitfield id="RX_BIST_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="Receiver BIST user defined data FIFO clear: Writing a 1'b1 to this bit will clear the receiver BIST user defined data FIFO.   Note : This bit is automatically cleared after it is written to. Note : This clear function simply resets the FIFO pointers.  It does not clear the contents of the FIFO." range="1" rwaccess="W"/> 
		<bitfield id="RX_BIST_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="Receiver BIST enable: This bit enables the receiver BIST function. Note : The remaining bits in this register must be stable when changing this bit.  Therefore, it is best to enable and disable this function using a read / modify / write of this bit." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_BIST_ERRCNT__RX_BIST_UDDWR" acronym="WIZ16B8M4CT3_RX_BIST_ERRCNT__RX_BIST_UDDWR" offset="0x164" width="32" description="">
		<bitfield id="RX_BIST_ERRCNT_15_0" width="16" begin="31" end="16" resetval="0x0" description="Receiver BIST error count: Indicates the number of BIST errors that have been observed by the receive BIST logic, since the last time the BIST error indicator logic was reset or restarted. This counter increments up to a maximum value of 16'hFFFF. Note : Due to the nature of the BIST PRBS error detection logic, when a bit error occurs in PRBS mode, two or three errors will be counted." range="31 - 16" rwaccess="R"/> 
		<bitfield id="RX_BIST_UDDWR_9_0" width="10" begin="9" end="0" resetval="0x0" description="Receiver BIST user defined data: Writing a data word to this field will result in that data word being placed in the next available position in the receiver BIST user defined data FIFO.  Note, when in 20 bit mode, all 10 of these bits are used.  When in 16 bit mode, only the least significant 8 bits are used.   Note: The FIFO in this implementation is 18 words deep.  It is up to the user to not write more than 18 words of data into this FIFO.  Exceeding this amount of data will generate unpredictable results." range="9 - 0" rwaccess="W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL" acronym="WIZ16B8M4CT3_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL" offset="0x200" width="32" description="">
		<bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved - spare" range="31" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_14" width="1" begin="30" end="30" resetval="0x0" description="Ignore 1010 controller : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="30" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_13" width="1" begin="29" end="29" resetval="0x1" description="TX equalization evaluator : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="29" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_12" width="1" begin="28" end="28" resetval="0x1" description="TX post cursor control : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="28" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_11" width="1" begin="27" end="27" resetval="0x1" description="TX pre cursor control : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="27" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_10" width="1" begin="26" end="26" resetval="0x0" description="Short channel correction : When set to 1'b1, this function is enabled when the TX equalization general control state machine is controlling the REE." range="26" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_9" width="1" begin="25" end="25" resetval="0x1" description="RX attenuation : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="25" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_8" width="1" begin="24" end="24" resetval="0x1" description="RX VGA gain : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="24" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_7" width="1" begin="23" end="23" resetval="0x1" description="RX offset correction coefficient : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="23" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_6" width="1" begin="22" end="22" resetval="0x1" description="RX peaking amp gain : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="22" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_5" width="1" begin="21" end="21" resetval="0x0" description="RX low frequency equalizer adaptive control : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="21" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_4" width="1" begin="20" end="20" resetval="0x0" description="Reserved - spare" range="20" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_3" width="1" begin="19" end="19" resetval="0x0" description="Reserved - spare" range="19" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_2" width="1" begin="18" end="18" resetval="0x1" description="RX tap 3 : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="18" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_1" width="1" begin="17" end="17" resetval="0x1" description="RX tap 2 : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="17" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_EVAL_0" width="1" begin="16" end="16" resetval="0x1" description="RX tap 1 : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="16" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL" acronym="WIZ16B8M4CT3_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL" offset="0x204" width="32" description="">
		<bitfield id="RX_REE_PTXEQSM_PEVAL_TMR_15_0" width="16" begin="31" end="16" resetval="0x0" description="Run post evaluation equalization timer value : This specifies number of clock cycles the state machine will wait in the Post Evaluation Equalization state." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_15" width="1" begin="15" end="15" resetval="0x0" description="Reserved - spare" range="15" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_14" width="1" begin="14" end="14" resetval="0x0" description="Ignore 1010 controller : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="14" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_13" width="1" begin="13" end="13" resetval="0x0" description="TX equalization evaluator : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="13" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_12" width="1" begin="12" end="12" resetval="0x0" description="TX post cursor control : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="12" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_11" width="1" begin="11" end="11" resetval="0x0" description="TX pre cursor control : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="11" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_10" width="1" begin="10" end="10" resetval="0x0" description="Short channel correction : When set to 1'b1, this function is enabled when the TX equalization general control state machine is controlling the REE." range="10" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_9" width="1" begin="9" end="9" resetval="0x0" description="RX attenuation : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="9" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_8" width="1" begin="8" end="8" resetval="0x0" description="RX VGA gain : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="8" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_7" width="1" begin="7" end="7" resetval="0x0" description="RX offset correction coefficient : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="7" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_6" width="1" begin="6" end="6" resetval="0x0" description="RX peaking amp gain : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="6" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_5" width="1" begin="5" end="5" resetval="0x0" description="RX low frequency equalizer adaptive control : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="5" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_4" width="1" begin="4" end="4" resetval="0x0" description="Reserved - spare" range="4" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_3" width="1" begin="3" end="3" resetval="0x0" description="Reserved - spare" range="3" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_2" width="1" begin="2" end="2" resetval="0x0" description="RX tap 3 : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="2" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_1" width="1" begin="1" end="1" resetval="0x0" description="RX tap 2 : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="1" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_EQENM_PEVAL_0" width="1" begin="0" end="0" resetval="0x0" description="RX tap 1 : When set to 1'b1, this function is enabled when the PCIe TX equalization control state machine is controlling the REE." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_PTXEQSM_MAX_EVAL_CNT__RX_REE_PTXEQSM_TIMEOUT_TMR" acronym="WIZ16B8M4CT3_RX_REE_PTXEQSM_MAX_EVAL_CNT__RX_REE_PTXEQSM_TIMEOUT_TMR" offset="0x208" width="32" description="">
		<bitfield id="RX_REE_PTXEQSM_MAX_EVAL_CNT_5_0" width="6" begin="21" end="16" resetval="0x63" description="Incremental evaluation counter load value: This is the maximum number of incremental evaluations that will be performed plus one.  When the number of incremental evaluations specified here minus one are performed, the state machine will indicate that no further equalization processes are required." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PTXEQSM_TIMEOUT_TMR_15_0" width="16" begin="15" end="0" resetval="0x12500" description="Time-out timer load value: This specifies the number of clocks to run  a PCIe evaluation before a time-out is indicated.  If a time-out takes place, the state machine will indicate that no further equalization processes are required.  Note: This value is shifted left 4 bits when loading the timer, the actual time is 16X this value." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL" acronym="WIZ16B8M4CT3_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL" offset="0x210" width="32" description="">
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved - spare" range="31" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_14" width="1" begin="30" end="30" resetval="0x0" description="Ignore 1010 controller : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="30" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_13" width="1" begin="29" end="29" resetval="0x0" description="TX equalization evaluator : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="29" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_12" width="1" begin="28" end="28" resetval="0x0" description="TX post cursor control : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="28" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_11" width="1" begin="27" end="27" resetval="0x0" description="TX pre cursor control : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="27" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_10" width="1" begin="26" end="26" resetval="0x0" description="Short channel correction : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="26" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_9" width="1" begin="25" end="25" resetval="0x1" description="RX attenuation : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="25" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_8" width="1" begin="24" end="24" resetval="0x1" description="RX VGA gain : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="24" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_7" width="1" begin="23" end="23" resetval="0x1" description="RX offset correction coefficient : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="23" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_6" width="1" begin="22" end="22" resetval="0x1" description="RX peaking amp gain : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="22" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_5" width="1" begin="21" end="21" resetval="0x1" description="RX low frequency equalizer adaptive control : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="21" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_4" width="1" begin="20" end="20" resetval="0x0" description="Reserved - spare" range="20" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_3" width="1" begin="19" end="19" resetval="0x0" description="Reserved - spare" range="19" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_2" width="1" begin="18" end="18" resetval="0x1" description="RX tap 3 : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="18" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_1" width="1" begin="17" end="17" resetval="0x1" description="RX tap 2 : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="17" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH1_0" width="1" begin="16" end="16" resetval="0x1" description="RX tap 1 : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_CTRL_3" width="1" begin="3" end="3" resetval="0x1" description="Equalization function reset enable: Enables the reset of the functions controlled by this state machine, using the rx_ree_fcn_reset_n signal, when the equalization mode changes. 1'b1 : Enabled 1'b0 : Disabled" range="3" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_CTRL_2" width="1" begin="2" end="2" resetval="0x0" description="Loop enable: Controls when the equalization functions in this state machine are run one time or loop continuously." range="2" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="Force run equalization: Setting this bit to a 1'b1, will force the general control state machine to run, independent of the macro functions that normally run the equalization." range="1" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Enable: This bit enables the general control state machine function. 1'b1 : Enabled 1'b0 : Disabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2" acronym="WIZ16B8M4CT3_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2" offset="0x214" width="32" description="">
		<bitfield id="RX_REE_GCSM1_START_TMR_15_0" width="16" begin="31" end="16" resetval="0x0" description="Start timer value : The number of clock cycles the state machine will wait in the Start Delay state. Note: This value is shifted left 8 bits when loading the timer, the actual time is 256X this value." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_15" width="1" begin="15" end="15" resetval="0x0" description="Reserved - spare" range="15" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_14" width="1" begin="14" end="14" resetval="0x0" description="Ignore 1010 controller : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="14" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_13" width="1" begin="13" end="13" resetval="0x0" description="TX equalization evaluator : When set to 1'b1, this function is enabled when the general control state machine 1 is controlling the REE." range="13" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_12" width="1" begin="12" end="12" resetval="0x0" description="TX post cursor control : When set to 1'b1, this function is enabled when the  general control state machine 1 is controlling the REE." range="12" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_11" width="1" begin="11" end="11" resetval="0x0" description="TX pre cursor control : When set to 1'b1, this function is enabled when the  general control state machine 1 is controlling the REE." range="11" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_10" width="1" begin="10" end="10" resetval="0x0" description="Short channel correction : When set to 1'b1, this function is enabled when the  general control state machine 1 is controlling the REE." range="10" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_9" width="1" begin="9" end="9" resetval="0x0" description="RX attenuation : When set to 1'b1, this function is enabled when the  general control state machine 1 is controlling the REE." range="9" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_8" width="1" begin="8" end="8" resetval="0x1" description="RX VGA gain : When set to 1'b1, this function is enabled when the  general control state machine 1 is controlling the REE." range="8" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_7" width="1" begin="7" end="7" resetval="0x1" description="RX offset correction coefficient : When set to 1'b1, this function is enabled when the  general control state machine 1 is controlling the REE." range="7" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_6" width="1" begin="6" end="6" resetval="0x1" description="RX peaking amp gain : When set to 1'b1, this function is enabled when the  general control state machine 1 is controlling the REE." range="6" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_5" width="1" begin="5" end="5" resetval="0x1" description="RX low frequency equalizer adaptive control : When set to 1'b1, this function is enabled when the  general control state machine 1 is controlling the REE." range="5" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_4" width="1" begin="4" end="4" resetval="0x0" description="Reserved - spare" range="4" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_3" width="1" begin="3" end="3" resetval="0x0" description="Reserved - spare" range="3" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_2" width="1" begin="2" end="2" resetval="0x1" description="RX tap 3 : When set to 1'b1, this function is enabled when the  general control state machine 1 is controlling the REE." range="2" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_1" width="1" begin="1" end="1" resetval="0x1" description="RX tap 2 : When set to 1'b1, this function is enabled when the  general control state machine 1 is controlling the REE." range="1" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_EQENM_PH2_0" width="1" begin="0" end="0" resetval="0x1" description="RX tap 1 : When set to 1'b1, this function is enabled when the  general control state machine 1 is controlling the REE." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_GCSM1_RUN_PH2_TMR__RX_REE_GCSM1_RUN_PH1_TMR" acronym="WIZ16B8M4CT3_RX_REE_GCSM1_RUN_PH2_TMR__RX_REE_GCSM1_RUN_PH1_TMR" offset="0x218" width="32" description="">
		<bitfield id="RX_REE_GCSM1_RUN_PH2_TMR_15_0" width="16" begin="31" end="16" resetval="0x157" description="Run phase 2 timer value : This specifies the number of clock cycles the state machine will wait in the Run Equalization Phase 2 state. Note: This value is shifted left 8 bits when loading the timer, the actual time is 256X this value." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM1_RUN_PH1_TMR_15_0" width="16" begin="15" end="0" resetval="0x3907" description="Run phase 1 timer value : This specifies the number of clock cycles the state machine will wait in the Run Equalization Phase 1 state.  If this register is set to all 1s, the run in the Run Equalization Phase 1 state indefinitely. Note: This value is shifted left 8 bits when loading the timer, the actual time is 256X this value." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL" acronym="WIZ16B8M4CT3_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL" offset="0x220" width="32" description="">
		<bitfield id="RX_REE_GCSM2_EQENM_PH1_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved - spare" range="31" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH1_14" width="1" begin="30" end="30" resetval="0x0" description="Ignore 1010 controller : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="30" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH1_13" width="1" begin="29" end="29" resetval="0x0" description="TX equalization evaluator : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="29" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH1_12" width="1" begin="28" end="28" resetval="0x0" description="TX post cursor control : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="28" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH1_11" width="1" begin="27" end="27" resetval="0x0" description="TX pre cursor control : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="27" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH1_10" width="1" begin="26" end="26" resetval="0x0" description="Short channel correction : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="26" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH1_9" width="1" begin="25" end="25" resetval="0x0" description="RX attenuation : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="25" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH1_8" width="1" begin="24" end="24" resetval="0x0" description="RX VGA gain : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="24" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH1_7" width="1" begin="23" end="23" resetval="0x1" description="RX offset correction coefficient : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="23" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH1_6" width="1" begin="22" end="22" resetval="0x0" description="RX peaking amp gain : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="22" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH1_5" width="1" begin="21" end="21" resetval="0x0" description="RX low frequency equalizer adaptive control : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="21" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH1_4" width="1" begin="20" end="20" resetval="0x0" description="Reserved - spare" range="20" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH1_3" width="1" begin="19" end="19" resetval="0x0" description="Reserved - spare" range="19" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH1_2" width="1" begin="18" end="18" resetval="0x0" description="RX tap 3 : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="18" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH1_1" width="1" begin="17" end="17" resetval="0x0" description="RX tap 2 : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="17" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH1_0" width="1" begin="16" end="16" resetval="0x0" description="RX tap 1 : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_CTRL_3" width="1" begin="3" end="3" resetval="0x1" description="Equalization function reset enable: Enables the reset of the functions controlled by this state machine, using the rx_ree_fcn_reset_n signal, when the equalization mode changes. 1'b1 : Enabled 1'b0 : Disabled" range="3" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_CTRL_2" width="1" begin="2" end="2" resetval="0x0" description="Loop enable: Controls when the equalization functions in this state machine are run one time or loop continuously." range="2" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="Force run equalization: Setting this bit to a 1'b1, will force the general control state machine to run, independent of the macro functions that normally run the equalization." range="1" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Enable: This bit enables the general control state machine function. 1'b1 : Enabled 1'b0 : Disabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2" acronym="WIZ16B8M4CT3_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2" offset="0x224" width="32" description="">
		<bitfield id="RX_REE_GCSM2_START_TMR_15_0" width="16" begin="31" end="16" resetval="0x0" description="Start timer value : The number of clock cycles the state machine will wait in the Start Delay state. Note: This value is shifted left 8 bits when loading the timer, the actual time is 256X this value." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH2_15" width="1" begin="15" end="15" resetval="0x0" description="Reserved - spare" range="15" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH2_14" width="1" begin="14" end="14" resetval="0x0" description="Ignore 1010 controller : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="14" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH2_13" width="1" begin="13" end="13" resetval="0x0" description="TX equalization evaluator : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="13" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH2_12" width="1" begin="12" end="12" resetval="0x0" description="TX post cursor control : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="12" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH2_11" width="1" begin="11" end="11" resetval="0x0" description="TX pre cursor control : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="11" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH2_10" width="1" begin="10" end="10" resetval="0x0" description="Short channel correction : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="10" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH2_9" width="1" begin="9" end="9" resetval="0x0" description="RX attenuation : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="9" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH2_8" width="1" begin="8" end="8" resetval="0x0" description="RX VGA gain : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="8" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH2_7" width="1" begin="7" end="7" resetval="0x0" description="RX offset correction coefficient : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="7" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH2_6" width="1" begin="6" end="6" resetval="0x0" description="RX peaking amp gain : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="6" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH2_5" width="1" begin="5" end="5" resetval="0x0" description="RX low frequency equalizer adaptive control : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="5" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH2_4" width="1" begin="4" end="4" resetval="0x0" description="Reserved - spare" range="4" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH2_3" width="1" begin="3" end="3" resetval="0x0" description="Reserved - spare" range="3" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH2_2" width="1" begin="2" end="2" resetval="0x0" description="RX tap 3 : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="2" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH2_1" width="1" begin="1" end="1" resetval="0x0" description="RX tap 2 : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="1" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_EQENM_PH2_0" width="1" begin="0" end="0" resetval="0x0" description="RX tap 1 : When set to 1'b1, this function is enabled when the general control state machine 2 is controlling the REE." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_GCSM2_RUN_PH2_TMR__RX_REE_GCSM2_RUN_PH1_TMR" acronym="WIZ16B8M4CT3_RX_REE_GCSM2_RUN_PH2_TMR__RX_REE_GCSM2_RUN_PH1_TMR" offset="0x228" width="32" description="">
		<bitfield id="RX_REE_GCSM2_RUN_PH2_TMR_15_0" width="16" begin="31" end="16" resetval="0x0" description="Run phase 2 timer value : This specifies the number of clock cycles the state machine will wait in the Run Equalization Phase 2 state. Note: This value is shifted left 8 bits when loading the timer, the actual time is 256X this value." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_GCSM2_RUN_PH1_TMR_15_0" width="16" begin="15" end="0" resetval="0x65535" description="Run phase 1 timer value : This specifies the number of clock cycles the state machine will wait in the Run Equalization Phase 1 state.  If this register is set to all 1s, the run in the Run Equalization Phase 1 state indefinitely. Note: This value is shifted left 8 bits when loading the timer, the actual time is 256X this value." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL" acronym="WIZ16B8M4CT3_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL" offset="0x230" width="32" description="">
		<bitfield id="RX_REE_PERGCSM_EQENM_PH1_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved - spare" range="31" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH1_14" width="1" begin="30" end="30" resetval="0x0" description="Ignore 1010 controller : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="30" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH1_13" width="1" begin="29" end="29" resetval="0x0" description="TX equalization evaluator : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="29" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH1_12" width="1" begin="28" end="28" resetval="0x0" description="TX post cursor control : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="28" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH1_11" width="1" begin="27" end="27" resetval="0x0" description="TX pre cursor control : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="27" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH1_10" width="1" begin="26" end="26" resetval="0x0" description="Short channel correction : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="26" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH1_9" width="1" begin="25" end="25" resetval="0x1" description="RX attenuation : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="25" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH1_8" width="1" begin="24" end="24" resetval="0x1" description="RX VGA gain : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="24" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH1_7" width="1" begin="23" end="23" resetval="0x1" description="RX offset correction coefficient : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="23" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH1_6" width="1" begin="22" end="22" resetval="0x1" description="RX peaking amp gain : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="22" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH1_5" width="1" begin="21" end="21" resetval="0x0" description="RX low frequency equalizer adaptive control : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="21" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH1_4" width="1" begin="20" end="20" resetval="0x0" description="Reserved - spare" range="20" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH1_3" width="1" begin="19" end="19" resetval="0x0" description="Reserved - spare" range="19" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH1_2" width="1" begin="18" end="18" resetval="0x1" description="RX tap 3 : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="18" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH1_1" width="1" begin="17" end="17" resetval="0x1" description="RX tap 2 : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="17" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH1_0" width="1" begin="16" end="16" resetval="0x1" description="RX tap 1 : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_CTRL_3" width="1" begin="3" end="3" resetval="0x1" description="Equalization function reset enable: Enables the reset of the functions controlled by this state machine, using the rx_ree_fcn_reset_n pin, when the equalization mode changes. 1'b1 : Enabled 1'b0 : Disabled" range="3" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_CTRL_2" width="1" begin="2" end="2" resetval="0x1" description="Loop enable: Controls when the equalization functions in this state machine are run one time or loop continuously." range="2" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="Force run equalization: Setting this bit to a 1'b1, will force the general control state machine to run, independent of the macro functions that normally run the equalization." range="1" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Enable: This bit enables the general control state machine function. 1'b1 : Enabled 1'b0 : Disabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2" acronym="WIZ16B8M4CT3_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2" offset="0x234" width="32" description="">
		<bitfield id="RX_REE_PERGCSM_START_TMR_15_0" width="16" begin="31" end="16" resetval="0x7813" description="Start timer value : The number of clock cycles the state machine will wait in the Start Delay state. Note: This value is shifted left 8 bits when loading the timer, the actual time is 256X this value." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH2_15" width="1" begin="15" end="15" resetval="0x0" description="Reserved - spare" range="15" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH2_14" width="1" begin="14" end="14" resetval="0x0" description="Ignore 1010 controller : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="14" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH2_13" width="1" begin="13" end="13" resetval="0x0" description="TX equalization evaluator : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="13" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH2_12" width="1" begin="12" end="12" resetval="0x0" description="TX post cursor control : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="12" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH2_11" width="1" begin="11" end="11" resetval="0x0" description="TX pre cursor control : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="11" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH2_10" width="1" begin="10" end="10" resetval="0x0" description="Short channel correction : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="10" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH2_9" width="1" begin="9" end="9" resetval="0x0" description="RX attenuation : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="9" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH2_8" width="1" begin="8" end="8" resetval="0x1" description="RX VGA gain : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="8" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH2_7" width="1" begin="7" end="7" resetval="0x1" description="RX offset correction coefficient : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="7" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH2_6" width="1" begin="6" end="6" resetval="0x1" description="RX peaking amp gain : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="6" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH2_5" width="1" begin="5" end="5" resetval="0x0" description="RX low frequency equalizer adaptive control : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="5" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH2_4" width="1" begin="4" end="4" resetval="0x0" description="Reserved - spare" range="4" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH2_3" width="1" begin="3" end="3" resetval="0x0" description="Reserved - spare" range="3" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH2_2" width="1" begin="2" end="2" resetval="0x1" description="RX tap 3 : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="2" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH2_1" width="1" begin="1" end="1" resetval="0x1" description="RX tap 2 : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="1" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_EQENM_PH2_0" width="1" begin="0" end="0" resetval="0x1" description="RX tap 1 : When set to 1'b1, this function is enabled when the periodic general control state machine is controlling the REE." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_PERGCSM_RUN_PH2_TMR__RX_REE_PERGCSM_RUN_PH1_TMR" acronym="WIZ16B8M4CT3_RX_REE_PERGCSM_RUN_PH2_TMR__RX_REE_PERGCSM_RUN_PH1_TMR" offset="0x238" width="32" description="">
		<bitfield id="RX_REE_PERGCSM_RUN_PH2_TMR_15_0" width="16" begin="31" end="16" resetval="0x157" description="Run phase 2 timer value : This specifies the number of clock cycles the state machine will wait in the Run Equalization Phase 2 state. Note: This value is shifted left 8 bits when loading the timer, the actual time is 256X this value." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PERGCSM_RUN_PH1_TMR_15_0" width="16" begin="15" end="0" resetval="0x157" description="Run phase 1 timer value : This specifies the number of clock cycles the state machine will wait in the Run Equalization Phase 1 state.  If this register is set to all 1s, the run in the Run Equalization Phase 1 state indefinitely. Note: This value is shifted left 8 bits when loading the timer, the actual time is 256X this value." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL" acronym="WIZ16B8M4CT3_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL" offset="0x240" width="32" description="">
		<bitfield id="RX_REE_U3GCSM_EQENM_PH1_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved - spare" range="31" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH1_14" width="1" begin="30" end="30" resetval="0x0" description="Ignore 1010 controller : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="30" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH1_13" width="1" begin="29" end="29" resetval="0x0" description="TX equalization evaluator : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="29" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH1_12" width="1" begin="28" end="28" resetval="0x0" description="TX post cursor control : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="28" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH1_11" width="1" begin="27" end="27" resetval="0x0" description="TX pre cursor control : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="27" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH1_10" width="1" begin="26" end="26" resetval="0x0" description="Short channel correction : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="26" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH1_9" width="1" begin="25" end="25" resetval="0x1" description="RX attenuation : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="25" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH1_8" width="1" begin="24" end="24" resetval="0x1" description="RX VGA gain : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="24" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH1_7" width="1" begin="23" end="23" resetval="0x1" description="RX offset correction coefficient : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="23" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH1_6" width="1" begin="22" end="22" resetval="0x1" description="RX peaking amp gain : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="22" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH1_5" width="1" begin="21" end="21" resetval="0x0" description="RX low frequency equalizer adaptive control : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="21" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH1_4" width="1" begin="20" end="20" resetval="0x0" description="Reserved - spare" range="20" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH1_3" width="1" begin="19" end="19" resetval="0x0" description="Reserved - spare" range="19" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH1_2" width="1" begin="18" end="18" resetval="0x1" description="RX tap 3 : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="18" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH1_1" width="1" begin="17" end="17" resetval="0x1" description="RX tap 2 : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="17" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH1_0" width="1" begin="16" end="16" resetval="0x1" description="RX tap 1 : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_CTRL_3" width="1" begin="3" end="3" resetval="0x1" description="Equalization function reset enable: Enables the reset of the functions controlled by this state machine, using the rx_ree_fcn_reset_n pin, when the equalization mode changes. 1'b1 : Enabled 1'b0 : Disabled" range="3" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_CTRL_2" width="1" begin="2" end="2" resetval="0x0" description="Loop enable: Controls when the equalization functions in this state machine are run one time or loop continuously." range="2" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="Force run equalization: Setting this bit to a 1'b1, will force the general control state machine to run, independent of the macro functions that normally run the equalization." range="1" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Enable: This bit enables the general control state machine function. 1'b1 : Enabled 1'b0 : Disabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2" acronym="WIZ16B8M4CT3_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2" offset="0x244" width="32" description="">
		<bitfield id="RX_REE_U3GCSM_START_TMR_15_0" width="16" begin="31" end="16" resetval="0x293" description="Start timer value : The number of clock cycles the state machine will wait in the Start Delay state. Note: This value is shifted left 8 bits when loading the timer, the actual time is 256X this value." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH2_15" width="1" begin="15" end="15" resetval="0x0" description="Reserved - spare" range="15" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH2_14" width="1" begin="14" end="14" resetval="0x0" description="Ignore 1010 controller : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="14" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH2_13" width="1" begin="13" end="13" resetval="0x0" description="TX equalization evaluator : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="13" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH2_12" width="1" begin="12" end="12" resetval="0x0" description="TX post cursor control : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="12" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH2_11" width="1" begin="11" end="11" resetval="0x0" description="TX pre cursor control : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="11" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH2_10" width="1" begin="10" end="10" resetval="0x0" description="Short channel correction : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="10" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH2_9" width="1" begin="9" end="9" resetval="0x0" description="RX attenuation : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="9" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH2_8" width="1" begin="8" end="8" resetval="0x1" description="RX VGA gain : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="8" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH2_7" width="1" begin="7" end="7" resetval="0x1" description="RX offset correction coefficient : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="7" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH2_6" width="1" begin="6" end="6" resetval="0x1" description="RX peaking amp gain : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="6" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH2_5" width="1" begin="5" end="5" resetval="0x0" description="RX low frequency equalizer adaptive control : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="5" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH2_4" width="1" begin="4" end="4" resetval="0x0" description="Reserved - spare" range="4" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH2_3" width="1" begin="3" end="3" resetval="0x0" description="Reserved - spare" range="3" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH2_2" width="1" begin="2" end="2" resetval="0x1" description="RX tap 3 : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="2" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH2_1" width="1" begin="1" end="1" resetval="0x1" description="RX tap 2 : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="1" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_EQENM_PH2_0" width="1" begin="0" end="0" resetval="0x1" description="RX tap 1 : When set to 1'b1, this function is enabled when the USB 3.0 general control state machine is controlling the REE." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_U3GCSM_RUN_PH2_TMR__RX_REE_U3GCSM_RUN_PH1_TMR" acronym="WIZ16B8M4CT3_RX_REE_U3GCSM_RUN_PH2_TMR__RX_REE_U3GCSM_RUN_PH1_TMR" offset="0x248" width="32" description="">
		<bitfield id="RX_REE_U3GCSM_RUN_PH2_TMR_15_0" width="16" begin="31" end="16" resetval="0x157" description="Run phase 2 timer value : This specifies the number of clock cycles the state machine will wait in the Run Equalization Phase 2 state. Note: This value is shifted left 8 bits when loading the timer, the actual time is 256X this value." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_U3GCSM_RUN_PH1_TMR_15_0" width="16" begin="15" end="0" resetval="0x1954" description="Run phase 1 timer value : This specifies the number of clock cycles the state machine will wait in the Run Equalization Phase 1 state.  If this register is set to all 1s, the run in the Run Equalization Phase 1 state indefinitely. Note: This value is shifted left 8 bits when loading the timer, the actual time is 256X this value." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_ANAENSM_DEL_TMR" acronym="WIZ16B8M4CT3_RX_REE_ANAENSM_DEL_TMR" offset="0x250" width="32" description="">
		<bitfield id="RX_REE_ANAENSM_DEL_TMR_15_0" width="16" begin="15" end="0" resetval="0x100" description="Analog enable delay timer value : The number of clock cycles the state machine will wait in the Analog Enable Delay state.  The time specified here is the number of clock cycles to wait between when the analog enable signal (ana_en) is initially driven active, until the ana_en_ack signal is driven active.  The intention of this timer is to provide for the necessary amount of time between when the analog enable is driven active until when data controlled by the analog enable is considered valid." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL" acronym="WIZ16B8M4CT3_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL" offset="0x260" width="32" description="">
		<bitfield id="RX_REE_TXPOST_CODE_CTRL_13_8" width="6" begin="29" end="24" resetval="0x0" description="Peaking amp code maximum value: This is the maximum value that the peaking amp code will be allowed to increase to. Note: This function is unused in the TX post-cursor control." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TXPOST_CODE_CTRL_5_0" width="6" begin="21" end="16" resetval="0x0" description="Peaking amp initial code: Initial value the peaking amp code is set to when training starts. Note: This function is unused in the TX post-cursor control." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TXPOST_CTRL_11" width="1" begin="11" end="11" resetval="0x1" description="Peaking amp feedback path enable: Enables the peaking amp feedback path." range="11" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TXPOST_CTRL_10_8" width="3" begin="10" end="8" resetval="0x0" description="Peaking amp feedback scaler value: Specifies the amount to scale the peaking amp feedback by. The following are the valid settings for this signal: 3'b110 : /4 3'b111 : /2 3'b000 : x1 3'b001 : x2 3'b010 : x4" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TXPOST_CTRL_6_4" width="3" begin="6" end="4" resetval="0x0" description="Peaking amp integrator accumulator scaler value: Specifies the amount to scale the input to the peaking amp integrator accumulator by.  The following are the valid settings for this field: 3'b000: x1 3'b001: x2 3'b010: x4 3'b011: x8 3'b100: x16 3'b101 - 3'b111: Reserved Note: This function is unused in the TX post-cursor control." range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TXPOST_CTRL_3_0" width="4" begin="3" end="0" resetval="0x0" description="Peaking amp sigma delta accumulator scaler value: Specifies the amount to scale the input to the peaking amp sigma delta accumulator by.  The following are the valid settings for this field: 4'b0000: x1 4'b0001: x2 4'b0010: x4 4'b0011: x8 4'b0100: x16 4'b0101: x 32 4'b0110: x 64 4'b0111: x128 4'b1000: x256 4'b1001: x512 4'b1010: x1024 4'b1011: x2048 4'b1100: x 4096 4'b1101 x 8192 4'b1110 x 16384 4'b1111 x 32768" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_TXPOST_LTHR__RX_REE_TXPOST_UTHR" acronym="WIZ16B8M4CT3_RX_REE_TXPOST_LTHR__RX_REE_TXPOST_UTHR" offset="0x264" width="32" description="">
		<bitfield id="RX_REE_TXPOST_LTHR_8_0" width="9" begin="24" end="16" resetval="0x6" description="Peaking amp algorithm lower threshold: This is the lower threshold value used in the peaking amp algorithm." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TXPOST_UTHR_8_0" width="9" begin="8" end="0" resetval="0x8" description="Peaking amp algorithm upper threshold: This is the upper threshold value used in the peaking amp algorithm." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD" acronym="WIZ16B8M4CT3_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD" offset="0x268" width="32" description="">
		<bitfield id="RX_REE_TXPOST_COVRD0_13_8" width="6" begin="29" end="24" resetval="0x0" description="Peaking amp code override value mode 1: Value that will override the peaking amp code when in standard mode 1 when the peaking amp code override enable bit in the REE TX post cursor diagnostics register (!) on page 270 is active." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TXPOST_COVRD0_5_0" width="6" begin="21" end="16" resetval="0x0" description="Peaking amp code override value mode 0: Value that will override the peaking amp code when in standard mode 0 when the peaking amp code override enable bit in the REE TX post cursor diagnostics register (!) on page 270 is active." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TXPOST_IOVRD_15" width="1" begin="15" end="15" resetval="0x0" description="Peaking amp tap accumulator input override enable: Setting this bit to a 1'b1 will allow the tap accumulator input in the peaking amp gain algorithm to be overridden by the peaking amp tap accumulator input override field in this register. Note: This function is unused in the TX post-cursor control." range="15" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TXPOST_IOVRD_7_0" width="8" begin="7" end="0" resetval="0x0" description="Peaking amp tap accumulator input override : Value that will override the tap accumulator input in the peaking amp gain algorithm, when the Peaking amp tap accumulator input override enable bit is active. Note: This function is unused in the TX post-cursor control." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1" acronym="WIZ16B8M4CT3_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1" offset="0x26C" width="32" description="">
		<bitfield id="RX_REE_TXPOST_DIAG_15" width="1" begin="31" end="31" resetval="0x0" description="Peaking amp code override enable: Setting this bit to a 1'b1 will allow the peaking amp code to be overridden by the peaking amp code override value fields in the REE TX post cursor code override 0 register (!) on page 269 and REE TX post cursor code override 1 register (!) on page 269." range="31" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TXPOST_DIAG_14" width="1" begin="30" end="30" resetval="0x0" description="Voter override neg : Writing a 1'b1 in this register bit will force the peaking amp voter function to activate the voter neg signal for a single clock cycle. Note : This bit must be cleared after each time it is enabled, in order to perform follow on voter override functions with this bit. Note : It is not valid to activate both the voter override neg and voter override pos at the same time." range="30" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TXPOST_DIAG_13" width="1" begin="29" end="29" resetval="0x0" description="Voter override pos : Writing a 1'b1 in this register bit will force the peaking amp voter function to activate the voter pos signal for a single clock cycle. Note : This bit must be cleared after each time it is enabled, in order to perform follow on voter override functions with this bit. Note : It is not valid to activate both the voter override neg and voter override pos at the same time." range="29" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TXPOST_DIAG_12" width="1" begin="28" end="28" resetval="0x0" description="Voter override enable : Setting this bit to a 1'b1 will allow only the voter override pos and voter override neg bits in this register to control the voter in the peaking amp. Note : This function is intended to be for diagnostic and verification purposes only. Note : Both the voter override neg and voter override pos bits in this register must be set to 1'b0 when this bit is initially set to 1'b1 when enabling this function." range="28" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TXPOST_DIAG_5_0" width="6" begin="21" end="16" resetval="0x0" description="Current peaking amp integrator accumulator: Current value of the tap integrator accumulator, without the unused sign bit." range="21 - 16" rwaccess="R"/> 
		<bitfield id="RX_REE_TXPOST_COVRD1_13_8" width="6" begin="13" end="8" resetval="0x0" description="Peaking amp code override value mode 3: Value that will override the peaking amp code when in standard mode 3 when the peaking amp code override enable bit in the REE TX post cursor diagnostics register (!) on page 270 is active." range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TXPOST_COVRD1_5_0" width="6" begin="5" end="0" resetval="0x0" description="Peaking amp code override value mode 2: Value that will override the peaking amp code when in standard mode 2 when the peaking amp code override enable bit in the REE TX post cursor diagnostics register (!) on page 270 is active." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL" acronym="WIZ16B8M4CT3_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL" offset="0x270" width="32" description="">
		<bitfield id="RX_REE_TXPRE_OVRD_7" width="1" begin="23" end="23" resetval="0x0" description="Tap override enable: Setting this bit to a 1'b1 will enable the tap override field in this register to override the tap integrator accumulator functions. Note: This function is unused in the TX pre-cursor control." range="23" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TXPRE_OVRD_5_0" width="6" begin="21" end="16" resetval="0x0" description="Tap override value: When the tap override enable bit in this register is active, the value in this field will override the integrator accumulator value, as well as the input to the binary to thermometer encoder. Note: This function is unused in the TX pre-cursor control." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TXPRE_CTRL_11" width="1" begin="11" end="11" resetval="0x1" description="Tap coefficient combinational logic zero crossing enable: 1'b0: Zero crossing combinational logic input not enabled. 1'b1: Zero crossing combinational logic input enabled." range="11" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TXPRE_CTRL_10" width="1" begin="10" end="10" resetval="0x1" description="Tap coefficient combinational logic non zero crossing enable: 1'b0: non zero crossing combinational logic input not enabled. 1'b1: non zero crossing combinational logic input enabled." range="10" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TXPRE_CTRL_9" width="1" begin="9" end="9" resetval="0x0" description="Tap coefficient combinational logic bit 0 only enable: 1'b0: All enabled combinational logic input modules will be used. 1'b1: Only the enabled combinational logic input modules associated with bit 0 will be used." range="9" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TXPRE_CTRL_8" width="1" begin="8" end="8" resetval="0x1" description="Receiver DFE tap coefficient disable: This bit disables the rxda_dfe_tap_coef output signal.   1'b0 : rxda_dfe_tap_coef output enabled. 1'b1 : rxda_dfe_tap_coef output disabled (all 0s). Note: This function is unused in the TX pre-cursor control." range="8" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TXPRE_CTRL_6_4" width="3" begin="6" end="4" resetval="0x0" description="Tap integrator accumulator scaler value: Specifies the amount to scale the input to the tap integrator accumulator by.  The following are the valid settings for this field: 3'b000: x1 3'b001 - 3'b111: Reserved Note: This function is unused in the TX pre-cursor control." range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TXPRE_CTRL_3_0" width="4" begin="3" end="0" resetval="0x0" description="Tap sigma delta accumulator scaler value: Specifies the amount to scale the input to the tap sigma delta accumulator by.  The following are the valid settings for this field: 4'b0000: x1 4'b0001: x2 4'b0010: x4 4'b0011: x8 4'b0100: x16 4'b0101: x 32 4'b0110: x 64 4'b0111: x128 4'b1000: x256 4'b1001: x512 4'b1010: x1024 4'b1011: x2048 4'b1100: x 4096 4'b1101 x 8192 4'b1110 x 16384 4'b1111 x 32768" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_TXPRE_DIAG" acronym="WIZ16B8M4CT3_RX_REE_TXPRE_DIAG" offset="0x274" width="32" description="">
		<bitfield id="RX_REE_TXPRE_DIAG_14" width="1" begin="14" end="14" resetval="0x0" description="Voter override neg : Writing a 1'b1 in this register bit will force the tap voter function to activate the voter neg signal for a single clock cycle. Note : This bit must be cleared after each time it is enabled, in order to perform follow on voter override functions with this bit. Note : It is not valid to activate both the voter override neg and voter override pos at the same time." range="14" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TXPRE_DIAG_13" width="1" begin="13" end="13" resetval="0x0" description="Voter override pos : Writing a 1'b1 in this register bit will force the tap voter function to activate the voter pos signal for a single clock cycle. Note : This bit must be cleared after each time it is enabled, in order to perform follow on voter override functions with this bit. Note : It is not valid to activate both the voter override neg and voter override pos at the same time." range="13" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TXPRE_DIAG_12" width="1" begin="12" end="12" resetval="0x0" description="Voter override enable : Setting this bit to a 1'b1 will allow only the voter override pos and voter override neg bits in this register to control the voter in the tap. Note : This function is intended to be for diagnostic and verification purposes only. Note : Both the voter override neg and voter override pos bits in this register must be set to 1'b0 when this bit is initially set to 1'b1 when enabling this function." range="12" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TXPRE_DIAG_5_0" width="6" begin="5" end="0" resetval="0x0" description="Current tap integrator accumulator: Current value of the tap integrator accumulator." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL" acronym="WIZ16B8M4CT3_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL" offset="0x280" width="32" description="">
		<bitfield id="RX_REE_PEAK_CODE_CTRL_13_8" width="6" begin="29" end="24" resetval="0x42" description="Peaking amp code maximum value: This is the maximum value that the peaking amp code will be allowed to increase to. Note: In this application the width of the integrator accumulator is 6, which is one larger that the number of bits required to generate a full 32 bit thermometer code.  Therefore, as noted in the description of the REE gain integrator function, the thermometer code is generated using the most significant 5 bits of the integrator accumulator.  As a result, the maximum value here needs to be 2X that of the maximum value of the thermometer encoded output." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PEAK_CODE_CTRL_5_0" width="6" begin="21" end="16" resetval="0x32" description="Peaking amp initial code: Initial value the peaking amp code is set to when training starts. Note: In this application the width of the integrator accumulator is 6, which is one larger that the number of bits required to generate a full 32 bit thermometer code.  Therefore, as noted in the description of the REE gain integrator function, the thermometer code is generated using the most significant 5 bits of the integrator accumulator.  As a result, the starting value here needs to be 2X that of the desired starting value of the thermometer encoded output." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PEAK_CTRL_11" width="1" begin="11" end="11" resetval="0x1" description="Peaking amp feedback path enable: Enables the peaking amp feedback path." range="11" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PEAK_CTRL_10_8" width="3" begin="10" end="8" resetval="0x7" description="Peaking amp feedback scaler value: Specifies the amount to scale the peaking amp feedback by. The following are the valid settings for this signal: 3'b110 : /4 3'b111 : /2 3'b000 : x1 3'b001 : x2 3'b010 : x4" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PEAK_CTRL_6_4" width="3" begin="6" end="4" resetval="0x0" description="Peaking amp integrator accumulator scaler value: Specifies the amount to scale the input to the peaking amp integrator accumulator by.  The following are the valid settings for this field: 3'b000: x1 3'b001: x2 3'b010: x4 3'b011: x8 3'b100: x16 3'b101 - 3'b111: Reserved" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PEAK_CTRL_3_0" width="4" begin="3" end="0" resetval="0x1" description="Peaking amp sigma delta accumulator scaler value: Specifies the amount to scale the input to the peaking amp sigma delta accumulator by.  The following are the valid settings for this field: 4'b0000: x1 4'b0001: x2 4'b0010: x4 4'b0011: x8 4'b0100: x16 4'b0101: x 32 4'b0110: x 64 4'b0111: x128 4'b1000: x256 4'b1001: x512 4'b1010: x1024 4'b1011: x2048 4'b1100: x 4096 4'b1101 x 8192 4'b1110 x 16384 4'b1111 x 32768" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_PEAK_LTHR__RX_REE_PEAK_UTHR" acronym="WIZ16B8M4CT3_RX_REE_PEAK_LTHR__RX_REE_PEAK_UTHR" offset="0x284" width="32" description="">
		<bitfield id="RX_REE_PEAK_LTHR_8_0" width="9" begin="24" end="16" resetval="0x506" description="Peaking amp algorithm lower threshold: This is the lower threshold value used in the peaking amp algorithm." range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PEAK_UTHR_8_0" width="9" begin="8" end="0" resetval="0x4" description="Peaking amp algorithm upper threshold: This is the upper threshold value used in the peaking amp algorithm." range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD" acronym="WIZ16B8M4CT3_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD" offset="0x288" width="32" description="">
		<bitfield id="RX_REE_PEAK_COVRD0_13_8" width="6" begin="29" end="24" resetval="0x0" description="Peaking amp code override value mode 1: Value that will override the peaking amp code when in standard mode 1 when the peaking amp code override enable bit in the REE peaking amp diagnostics register (!) on page 276 is active.  The value of this override field will ultimately drive the thermometer encoded value on the rxda_dfe_peaking_amp_gain signal driven to the analog." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PEAK_COVRD0_5_0" width="6" begin="21" end="16" resetval="0x0" description="Peaking amp code override value mode 0: Value that will override the peaking amp code when in standard mode 0 when the peaking amp code override enable bit in the REE peaking amp diagnostics register (!) on page 276 is active.  The value of this override field will ultimately drive the thermometer encoded value on the rxda_dfe_peaking_amp_gain signal driven to the analog." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PEAK_IOVRD_15" width="1" begin="15" end="15" resetval="0x0" description="Peaking amp tap accumulator input override enable: Setting this bit to a 1'b1 will allow the tap accumulator input in the peaking amp gain algorithm to be overridden by the peaking amp tap accumulator input override field in this register." range="15" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PEAK_IOVRD_7_0" width="8" begin="7" end="0" resetval="0x0" description="Peaking amp tap accumulator input override : Value that will override the tap accumulator input in the peaking amp gain algorithm, when the Peaking amp tap accumulator input override enable bit is active." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1" acronym="WIZ16B8M4CT3_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1" offset="0x28C" width="32" description="">
		<bitfield id="RX_REE_PEAK_DIAG_15" width="1" begin="31" end="31" resetval="0x0" description="Peaking amp code override enable: Setting this bit to a 1'b1 will allow the peaking amp code to be overridden by the peaking amp code override value fields in the REE peaking amp code override 0 register (!) on page 274 and REE peaking amp code override 1 register (!) on page 275." range="31" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PEAK_DIAG_14" width="1" begin="30" end="30" resetval="0x0" description="Voter override neg : Writing a 1'b1 in this register bit will force the peaking amp voter function to activate the voter neg signal for a single clock cycle. Note : This bit must be cleared after each time it is enabled, in order to perform follow on voter override functions with this bit. Note : It is not valid to activate both the voter override neg and voter override pos at the same time." range="30" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PEAK_DIAG_13" width="1" begin="29" end="29" resetval="0x0" description="Voter override pos : Writing a 1'b1 in this register bit will force the peaking amp voter function to activate the voter pos signal for a single clock cycle. Note : This bit must be cleared after each time it is enabled, in order to perform follow on voter override functions with this bit. Note : It is not valid to activate both the voter override neg and voter override pos at the same time." range="29" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PEAK_DIAG_12" width="1" begin="28" end="28" resetval="0x0" description="Voter override enable : Setting this bit to a 1'b1 will allow only the voter override pos and voter override neg bits in this register to control the voter in the peaking amp. Note : This function is intended to be for diagnostic and verification purposes only. Note : Both the voter override neg and voter override pos bits in this register must be set to 1'b0 when this bit is initially set to 1'b1 when enabling this function." range="28" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PEAK_DIAG_7_6" width="2" begin="23" end="22" resetval="0x0" description="Reserved Note : n = CODE_WIDTH." range="23 - 22" rwaccess="R"/> 
		<bitfield id="RX_REE_PEAK_DIAG_5_0" width="6" begin="21" end="16" resetval="0x0" description="Current peaking amp integrator accumulator: Current value of the tap integrator accumulator, without the unused sign bit. Note: The reset value for this field is with the transceiver data path power island switched off.  In cases where this power island is switched on, the reset value be 6'b100000" range="21 - 16" rwaccess="R"/> 
		<bitfield id="RX_REE_PEAK_COVRD1_13_8" width="6" begin="13" end="8" resetval="0x0" description="Peaking amp code override value mode 3: Value that will override the peaking amp code when in standard mode 3 when the peaking amp code override enable bit in the REE peaking amp diagnostics register (!) on page 276 is active.  The value of this override field will ultimately drive the thermometer encoded value on the rxda_dfe_peaking_amp_gain signal driven to the analog." range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="RX_REE_PEAK_COVRD1_5_0" width="6" begin="5" end="0" resetval="0x0" description="Peaking amp code override value mode 2: Value that will override the peaking amp code when in standard mode 2 when the peaking amp code override enable bit in the REE peaking amp diagnostics register (!) on page 276 is active.  The value of this override field will ultimately drive the thermometer encoded value on the rxda_dfe_peaking_amp_gain signal driven to the analog." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL" acronym="WIZ16B8M4CT3_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL" offset="0x290" width="32" description="">
		<bitfield id="RX_REE_ATTEN_THR_12_8" width="5" begin="28" end="24" resetval="0x12" description="Attenuation high threshold value: High threshold value to compare against the VGA gain accumulator value.   Note: The value on this field is not a twos complement value (There is no sign bit and it is always a positive number)." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="RX_REE_ATTEN_THR_4_0" width="5" begin="20" end="16" resetval="0x2" description="Attenuation low threshold value: Low threshold value to compare against the VGA gain accumulator value.   Note: The value on this field is not a twos complement value (There is no sign bit and it is always a positive number)." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_ATTEN_CTRL_4_0" width="5" begin="4" end="0" resetval="0x5" description="Receiver DFE attenuation maximum value: The maximum value the rxda_dfe_attenuation_bin will increase to.   Note: The value on this field is not a twos complement value (There is no sign bit and it is always a positive number)." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_ATTEN_OVRD__RX_REE_ATTEN_CNT" acronym="WIZ16B8M4CT3_RX_REE_ATTEN_OVRD__RX_REE_ATTEN_CNT" offset="0x294" width="32" description="">
		<bitfield id="RX_REE_ATTEN_OVRD_8" width="1" begin="24" end="24" resetval="0x0" description="Attenuation override enable: Setting this bit to a 1'b1 will allow the rxda_dfe_attenuation_bin signal to be overridden by the attenuation override value signal in this register." range="24" rwaccess="R/W"/> 
		<bitfield id="RX_REE_ATTEN_OVRD_4_0" width="5" begin="20" end="16" resetval="0x0" description="Attenuation override value: When enabled by the attenuation override enable bit in this register, this value will override the current attenuation value on the rxda_dfe_attenuation_bin output pin, and also force a corresponding change on the rxda_dfe_attenuation_therm pin. The following specifies the values that can be written to this register.  6'b000000: Min 6'b000001 6'b000011 6'b000111 6'b001111 6'b011111 6'b111111: Max" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_ATTEN_CNT_15_0" width="16" begin="15" end="0" resetval="0x8448" description="Attenuation counter max: Value used to specify the maximum number of consecutive words above or below the specified thresholds which will result in triggering an increase or decrease in the rxda_dfe_attenuation_bin signal." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_ATTEN_DIAG" acronym="WIZ16B8M4CT3_RX_REE_ATTEN_DIAG" offset="0x298" width="32" description="">
		<bitfield id="RX_REE_ATTEN_DIAG_4_0" width="5" begin="4" end="0" resetval="0x0" description="Current attenuation value: Current value of the attenuation." range="4 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL" acronym="WIZ16B8M4CT3_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL" offset="0x2A0" width="32" description="">
		<bitfield id="RX_REE_TAP1_OVRD_7" width="1" begin="23" end="23" resetval="0x0" description="Tap override enable: Setting this bit to a 1'b1 will enable the tap override field in this register to override the tap integrator accumulator functions." range="23" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP1_OVRD_5_0" width="6" begin="21" end="16" resetval="0x0" description="Tap override value: When the tap override enable bit in this register is active, the value in this field will override the integrator accumulator value, as well as the input to the binary to thermometer encoder." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP1_CTRL_11" width="1" begin="11" end="11" resetval="0x0" description="Tap coefficient combinational logic zero crossing enable: 1'b0: Zero crossing combinational logic input not enabled. 1'b1: Zero crossing combinational logic input enabled." range="11" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP1_CTRL_10" width="1" begin="10" end="10" resetval="0x1" description="Tap coefficient combinational logic non zero crossing enable: 1'b0: non zero crossing combinational logic input not enabled. 1'b1: non zero crossing combinational logic input enabled." range="10" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP1_CTRL_9" width="1" begin="9" end="9" resetval="0x0" description="Tap coefficient combinational logic bit 0 only enable: 1'b0: All enabled combinational logic input modules will be used. 1'b1: Only the enabled combinational logic input modules associated with bit 0 will be used." range="9" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP1_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="Receiver DFE tap coefficient disable: This bit disables the rxda_dfe_tap_coef output signal.   1'b0 : rxda_dfe_tap_coef output enabled. 1'b1 : rxda_dfe_tap_coef output disabled (all 0s)." range="8" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP1_CTRL_6_4" width="3" begin="6" end="4" resetval="0x0" description="Tap integrator accumulator scaler value: Specifies the amount to scale the input to the tap integrator accumulator by.  The following are the valid settings for this field: 3'b000: x1 3'b001 - 3'b111: Reserved" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP1_CTRL_3_0" width="4" begin="3" end="0" resetval="0x0" description="Tap sigma delta accumulator scaler value: Specifies the amount to scale the input to the tap sigma delta accumulator by.  The following are the valid settings for this field: 4'b0000: x1 4'b0001: x2 4'b0010: x4 4'b0011: x8 4'b0100: x16 4'b0101: x 32 4'b0110: x 64 4'b0111: x128 4'b1000: x256 4'b1001: x512 4'b1010: x1024 4'b1011: x2048 4'b1100: x 4096 4'b1101 x 8192 4'b1110 x 16384 4'b1111 x 32768" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_TAP1_DIAG" acronym="WIZ16B8M4CT3_RX_REE_TAP1_DIAG" offset="0x2A4" width="32" description="">
		<bitfield id="RX_REE_TAP1_DIAG_14" width="1" begin="14" end="14" resetval="0x0" description="Voter override neg : Writing a 1'b1 in this register bit will force the tap voter function to activate the voter neg signal for a single clock cycle. Note : This bit must be cleared after each time it is enabled, in order to perform follow on voter override functions with this bit. Note : It is not valid to activate both the voter override neg and voter override pos at the same time." range="14" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP1_DIAG_13" width="1" begin="13" end="13" resetval="0x0" description="Voter override pos : Writing a 1'b1 in this register bit will force the tap voter function to activate the voter pos signal for a single clock cycle. Note : This bit must be cleared after each time it is enabled, in order to perform follow on voter override functions with this bit. Note : It is not valid to activate both the voter override neg and voter override pos at the same time." range="13" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP1_DIAG_12" width="1" begin="12" end="12" resetval="0x0" description="Voter override enable : Setting this bit to a 1'b1 will allow only the voter override pos and voter override neg bits in this register to control the voter in the tap. Note : This function is intended to be for diagnostic and verification purposes only. Note : Both the voter override neg and voter override pos bits in this register must be set to 1'b0 when this bit is initially set to 1'b1 when enabling this function." range="12" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP1_DIAG_5_0" width="6" begin="5" end="0" resetval="0x0" description="Current tap integrator accumulator: Current value of the tap integrator accumulator." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL" acronym="WIZ16B8M4CT3_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL" offset="0x2A8" width="32" description="">
		<bitfield id="RX_REE_TAP2_OVRD_7" width="1" begin="23" end="23" resetval="0x0" description="Tap override enable: Setting this bit to a 1'b1 will enable the tap override field in this register to override the tap integrator accumulator functions." range="23" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP2_OVRD_5_0" width="6" begin="21" end="16" resetval="0x0" description="Tap override value: When the tap override enable bit in this register is active, the value in this field will override the integrator accumulator value, as well as the input to the binary to thermometer encoder." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP2_CTRL_11" width="1" begin="11" end="11" resetval="0x0" description="Tap coefficient combinational logic zero crossing enable: 1'b0: Zero crossing combinational logic input not enabled. 1'b1: Zero crossing combinational logic input enabled.   (This mode is currently not supported)" range="11" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP2_CTRL_10" width="1" begin="10" end="10" resetval="0x1" description="Tap coefficient combinational logic non zero crossing enable: 1'b0: non zero crossing combinational logic input not enabled. 1'b1: non zero crossing combinational logic input enabled." range="10" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP2_CTRL_9" width="1" begin="9" end="9" resetval="0x0" description="Tap coefficient combinational logic bit 0 only enable: 1'b0: All enabled combinational logic input modules will be used. 1'b1: Only the enabled combinational logic input modules associated with bit 0 will be used." range="9" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP2_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="Receiver DFE tap coefficient disable: This bit disables the rxda_dfe_tap_coef output signal.   1'b0 : rxda_dfe_tap_coef output enabled. 1'b1 : rxda_dfe_tap_coef output disabled (all 0s)." range="8" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP2_CTRL_6_4" width="3" begin="6" end="4" resetval="0x0" description="Tap integrator accumulator scaler value: Specifies the amount to scale the input to the tap integrator accumulator by.  The following are the valid settings for this field: 3'b000: x1 3'b001 - 3'b111: Reserved" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP2_CTRL_3_0" width="4" begin="3" end="0" resetval="0x0" description="Tap sigma delta accumulator scaler value: Specifies the amount to scale the input to the tap sigma delta accumulator by.  The following are the valid settings for this field: 4'b0000: x1 4'b0001: x2 4'b0010: x4 4'b0011: x8 4'b0100: x16 4'b0101: x 32 4'b0110: x 64 4'b0111: x128 4'b1000: x256 4'b1001: x512 4'b1010: x1024 4'b1011: x2048 4'b1100: x 4096 4'b1101 x 8192 4'b1110 x 16384 4'b1111 x 32768" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_TAP2_DIAG" acronym="WIZ16B8M4CT3_RX_REE_TAP2_DIAG" offset="0x2AC" width="32" description="">
		<bitfield id="RX_REE_TAP2_DIAG_14" width="1" begin="14" end="14" resetval="0x0" description="Voter override neg : Writing a 1'b1 in this register bit will force the tap voter function to activate the voter neg signal for a single clock cycle. Note : This bit must be cleared after each time it is enabled, in order to perform follow on voter override functions with this bit. Note : It is not valid to activate both the voter override neg and voter override pos at the same time." range="14" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP2_DIAG_13" width="1" begin="13" end="13" resetval="0x0" description="Voter override pos : Writing a 1'b1 in this register bit will force the tap voter function to activate the voter pos signal for a single clock cycle. Note : This bit must be cleared after each time it is enabled, in order to perform follow on voter override functions with this bit. Note : It is not valid to activate both the voter override neg and voter override pos at the same time." range="13" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP2_DIAG_12" width="1" begin="12" end="12" resetval="0x0" description="Voter override enable : Setting this bit to a 1'b1 will allow only the voter override pos and voter override neg bits in this register to control the voter in the tap. Note : This function is intended to be for diagnostic and verification purposes only. Note : Both the voter override neg and voter override pos bits in this register must be set to 1'b0 when this bit is initially set to 1'b1 when enabling this function." range="12" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP2_DIAG_5_0" width="6" begin="5" end="0" resetval="0x0" description="Current tap integrator accumulator: Current value of the tap integrator accumulator." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL" acronym="WIZ16B8M4CT3_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL" offset="0x2B0" width="32" description="">
		<bitfield id="RX_REE_TAP3_OVRD_7" width="1" begin="23" end="23" resetval="0x0" description="Tap override enable: Setting this bit to a 1'b1 will enable the tap override field in this register to override the tap integrator accumulator functions." range="23" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP3_OVRD_5_0" width="6" begin="21" end="16" resetval="0x0" description="Tap override value: When the tap override enable bit in this register is active, the value in this field will override the integrator accumulator value, as well as the input to the binary to thermometer encoder." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP3_CTRL_11" width="1" begin="11" end="11" resetval="0x0" description="Tap coefficient combinational logic zero crossing enable: 1'b0: Zero crossing combinational logic input not enabled. 1'b1: Zero crossing combinational logic input enabled.   (This mode is currently not supported)" range="11" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP3_CTRL_10" width="1" begin="10" end="10" resetval="0x1" description="Tap coefficient combinational logic non zero crossing enable: 1'b0: non zero crossing combinational logic input not enabled. 1'b1: non zero crossing combinational logic input enabled." range="10" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP3_CTRL_9" width="1" begin="9" end="9" resetval="0x0" description="Tap coefficient combinational logic bit 0 only enable: 1'b0: All enabled combinational logic input modules will be used. 1'b1: Only the enabled combinational logic input modules associated with bit 0 will be used." range="9" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP3_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="Receiver DFE tap coefficient disable: This bit disables the rxda_dfe_tap_coef output signal.   1'b0 : rxda_dfe_tap_coef output enabled. 1'b1 : rxda_dfe_tap_coef output disabled (all 0s)." range="8" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP3_CTRL_6_4" width="3" begin="6" end="4" resetval="0x0" description="Tap integrator accumulator scaler value: Specifies the amount to scale the input to the tap integrator accumulator by.  The following are the valid settings for this field: 3'b000: x1 3'b001 - 3'b111: Reserved" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP3_CTRL_3_0" width="4" begin="3" end="0" resetval="0x0" description="Tap sigma delta accumulator scaler value: Specifies the amount to scale the input to the tap sigma delta accumulator by.  The following are the valid settings for this field: 4'b0000: x1 4'b0001: x2 4'b0010: x4 4'b0011: x8 4'b0100: x16 4'b0101: x 32 4'b0110: x 64 4'b0111: x128 4'b1000: x256 4'b1001: x512 4'b1010: x1024 4'b1011: x2048 4'b1100: x 4096 4'b1101 x 8192 4'b1110 x 16384 4'b1111 x 32768" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_TAP3_DIAG" acronym="WIZ16B8M4CT3_RX_REE_TAP3_DIAG" offset="0x2B4" width="32" description="">
		<bitfield id="RX_REE_TAP3_DIAG_14" width="1" begin="14" end="14" resetval="0x0" description="Voter override neg : Writing a 1'b1 in this register bit will force the tap voter function to activate the voter neg signal for a single clock cycle. Note : This bit must be cleared after each time it is enabled, in order to perform follow on voter override functions with this bit. Note : It is not valid to activate both the voter override neg and voter override pos at the same time." range="14" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP3_DIAG_13" width="1" begin="13" end="13" resetval="0x0" description="Voter override pos : Writing a 1'b1 in this register bit will force the tap voter function to activate the voter pos signal for a single clock cycle. Note : This bit must be cleared after each time it is enabled, in order to perform follow on voter override functions with this bit. Note : It is not valid to activate both the voter override neg and voter override pos at the same time." range="13" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP3_DIAG_12" width="1" begin="12" end="12" resetval="0x0" description="Voter override enable : Setting this bit to a 1'b1 will allow only the voter override pos and voter override neg bits in this register to control the voter in the tap. Note : This function is intended to be for diagnostic and verification purposes only. Note : Both the voter override neg and voter override pos bits in this register must be set to 1'b0 when this bit is initially set to 1'b1 when enabling this function." range="12" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP3_DIAG_5_0" width="6" begin="5" end="0" resetval="0x0" description="Current tap integrator accumulator: Current value of the tap integrator accumulator." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL" acronym="WIZ16B8M4CT3_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL" offset="0x2B8" width="32" description="">
		<bitfield id="RX_REE_LFEQ_OVRD_7" width="1" begin="23" end="23" resetval="0x0" description="Override enable: Setting this bit to a 1'b1 will enable the override field in this register to override the integrator accumulator functions." range="23" rwaccess="R/W"/> 
		<bitfield id="RX_REE_LFEQ_OVRD_5_0" width="6" begin="21" end="16" resetval="0x0" description="Override value: When the override enable bit in this register is active, the value in this field will override the integrator accumulator value, as well as the input to the binary to thermometer encoder." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_LFEQ_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="Receiver DFE coefficient disable: This bit disables the rxda_dfe_coef output signal.   1'b0 : rxda_dfe_coef output enabled. 1'b1 : rxda_dfe_coef output disabled (all 0s)." range="8" rwaccess="R/W"/> 
		<bitfield id="RX_REE_LFEQ_CTRL_6_4" width="3" begin="6" end="4" resetval="0x0" description="Integrator accumulator scaler value: Specifies the amount to scale the input to the integrator accumulator by.  The following are the valid settings for this field: 3'b000: x1 3'b001: x2 3'b010: x4 3'b011: x8 3'b100: x16 3'b101 - 3'b111: Reserved" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="RX_REE_LFEQ_CTRL_3_0" width="4" begin="3" end="0" resetval="0x0" description="Sigma delta accumulator scaler value: Specifies the amount to scale the input to the sigma delta accumulator by.  The following are the valid settings for this field: 4'b0000: x1 4'b0001: x2 4'b0010: x4 4'b0011: x8 4'b0100: x16 4'b0101: x 32 4'b0110: x 64 4'b0111: x128 4'b1000: x256 4'b1001: x512 4'b1010: x1024 4'b1011: x2048 4'b1100: x 4096 4'b1101 x 8192 4'b1110 x 16384 4'b1111 x 32768" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_LFEQ_DIAG" acronym="WIZ16B8M4CT3_RX_REE_LFEQ_DIAG" offset="0x2BC" width="32" description="">
		<bitfield id="RX_REE_LFEQ_DIAG_14" width="1" begin="14" end="14" resetval="0x0" description="Voter override neg : Writing a 1'b1 in this register bit will force the voter function to activate the voter neg signal for a single clock cycle. Note : This bit must be cleared after each time it is enabled, in order to perform follow on voter override functions with this bit. Note : It is not valid to activate both the voter override neg and voter override pos at the same time." range="14" rwaccess="R/W"/> 
		<bitfield id="RX_REE_LFEQ_DIAG_13" width="1" begin="13" end="13" resetval="0x0" description="Voter override pos : Writing a 1'b1 in this register bit will force the voter function to activate the voter pos signal for a single cycle. Note : This bit must be cleared after each time it is enabled, in order to perform follow on voter override functions with this bit. Note : It is not valid to activate both the voter override neg and voter override pos at the same time." range="13" rwaccess="R/W"/> 
		<bitfield id="RX_REE_LFEQ_DIAG_12" width="1" begin="12" end="12" resetval="0x0" description="Voter override enable : Setting this bit to a 1'b1 will allow only the voter override pos and voter override neg bits in this register to control the voter. Note : This function is intended to be for diagnostic and verification purposes only. Note : Both the voter override neg and voter override pos bits in this register must be set to 1'b0 when this bit is initially set to 1'b1 when enabling this function." range="12" rwaccess="R/W"/> 
		<bitfield id="RX_REE_LFEQ_DIAG_5_0" width="6" begin="5" end="0" resetval="0x0" description="Current integrator accumulator: Current value of the integrator accumulator." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL" acronym="WIZ16B8M4CT3_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL" offset="0x2C0" width="32" description="">
		<bitfield id="RX_REE_VGA_GAIN_OVRD_15" width="1" begin="31" end="31" resetval="0x0" description="VGA gain target adjust override enable: Setting this bit to a 1'b1 will enable the VGA gain target adjust override field in this register to override the VGA gain target adjust accumulator functions." range="31" rwaccess="R/W"/> 
		<bitfield id="RX_REE_VGA_GAIN_OVRD_12_8" width="5" begin="28" end="24" resetval="0x0" description="VGA gain target adjust override value: When the VGA gain target adjust override enable bit in this register is active, the value in this field will override the accumulator value used to drive the vga_gain_tgt_adj signal." range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="RX_REE_VGA_GAIN_OVRD_7" width="1" begin="23" end="23" resetval="0x0" description="VGA gain override enable: Setting this bit to a 1'b1 will enable the VGA gain override field in this register to override the VGA gain integrator accumulator functions." range="23" rwaccess="R/W"/> 
		<bitfield id="RX_REE_VGA_GAIN_OVRD_4_0" width="5" begin="20" end="16" resetval="0x0" description="VGA gain override value: When the VGA gain override enable bit in this register is active, the value in this field will override the integrator accumulator value, as well as the input to the binary to thermometer encoder." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_VGA_GAIN_CTRL_12_8" width="5" begin="12" end="8" resetval="0x23" description="VGA gain max: Specifies the maximum value of the VGA gain integrator accumulator, and therefore also the maximum number of bits in the rxda_dfe_vga_gain thermometer code that will be set." range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="RX_REE_VGA_GAIN_CTRL_6_4" width="3" begin="6" end="4" resetval="0x0" description="VGA gain integrator accumulator scaler value: Specifies the amount to scale the input to the VGA gain integrator accumulator by.  The following are the valid settings for this field: 3'b000: x1 3'b001: x2 3'b010: x4 3'b011: x8 3'b100: x16 3'b101 - 3'b111: Reserved" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="RX_REE_VGA_GAIN_CTRL_3_0" width="4" begin="3" end="0" resetval="0x1" description="VGA gain sigma delta accumulator scaler value: Specifies the amount to scale the input to the VGA gain sigma delta accumulator by.  The following are the valid settings for this field: 4'b0000: x1 4'b0001: x2 4'b0010: x4 4'b0011: x8 4'b0100: x16 4'b0101: x 32 4'b0110: x 64 4'b0111: x128 4'b1000: x256 4'b1001: x512 4'b1010: x1024 4'b1011: x2048 4'b1100: x 4096 4'b1101 x 8192 4'b1110 x 16384 4'b1111 x 32768" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG" acronym="WIZ16B8M4CT3_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG" offset="0x2C4" width="32" description="">
		<bitfield id="RX_REE_VGA_GAIN_TGT_DIAG_4_0" width="5" begin="20" end="16" resetval="0x0" description="Current VGA gain integrator accumulator: Current value of the VGA gain integrator accumulator." range="20 - 16" rwaccess="R"/> 
		<bitfield id="RX_REE_VGA_GAIN_DIAG_14" width="1" begin="14" end="14" resetval="0x0" description="Voter override neg : Writing a 1'b1 in this register bit will force the VGA gain voter function to activate the voter neg signal for a single clock cycle. Note : This bit must be cleared after each time it is enabled, in order to perform follow on voter override functions with this bit. Note : It is not valid to activate both the voter override neg and voter override pos at the same time." range="14" rwaccess="R/W"/> 
		<bitfield id="RX_REE_VGA_GAIN_DIAG_13" width="1" begin="13" end="13" resetval="0x0" description="Voter override pos : Writing a 1'b1 in this register bit will force the VGA gain voter function to activate the voter pos signal for a single clock cycle. Note : This bit must be cleared after each time it is enabled, in order to perform follow on voter override functions with this bit. Note : It is not valid to activate both the voter override neg and voter override pos at the same time." range="13" rwaccess="R/W"/> 
		<bitfield id="RX_REE_VGA_GAIN_DIAG_12" width="1" begin="12" end="12" resetval="0x0" description="Voter override enable : Setting this bit to a 1'b1 will allow only the voter override pos and voter override neg bits in this register to control the voter in the VGA gain. Note : This function is intended to be for diagnostic and verification purposes only. Note : Both the voter override neg and voter override pos bits in this register must be set to 1'b0 when this bit is initially set to 1'b1 when enabling this function." range="12" rwaccess="R/W"/> 
		<bitfield id="RX_REE_VGA_GAIN_DIAG_5_0" width="6" begin="5" end="0" resetval="0x0" description="Current VGA gain integrator accumulator: Current value of the VGA gain integrator accumulator. Note: The reset value for this field is with the transceiver data path power island switched off.  In cases where this power island is switched on, the reset value be 6'b001010" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL" acronym="WIZ16B8M4CT3_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL" offset="0x2C8" width="32" description="">
		<bitfield id="RX_REE_OFF_COR_OVRD_7" width="1" begin="23" end="23" resetval="0x0" description="Offset correction override enable: Setting this bit to a 1'b1 will enable the offset correction override field in this register to override the offset correction integrator accumulator functions." range="23" rwaccess="R/W"/> 
		<bitfield id="RX_REE_OFF_COR_OVRD_5_0" width="6" begin="21" end="16" resetval="0x0" description="Offset correction override value: When the offset correction override enable bit in this register is active, the value in this field will override the integrator accumulator value, as well as the input to the binary to thermometer encoder." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_OFF_COR_CTRL_6_4" width="3" begin="6" end="4" resetval="0x0" description="Offset correction integrator accumulator scaler value: Specifies the amount to scale the input to the offset correction integrator accumulator by.  The following are the valid settings for this field: 3'b000: x1 3'b001: x2 3'b010: x4 3'b011: x8 3'b100: x16 3'b101 - 3'b111: Reserved" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="RX_REE_OFF_COR_CTRL_3_0" width="4" begin="3" end="0" resetval="0x1" description="Offset correction sigma delta accumulator scaler value: Specifies the amount to scale the input to the offset correction sigma delta accumulator by.  The following are the valid settings for this field: 4'b0000: x1 4'b0001: x2 4'b0010: x4 4'b0011: x8 4'b0100: x16 4'b0101: x 32 4'b0110: x 64 4'b0111: x128 4'b1000: x256 4'b1001: x512 4'b1010: x1024 4'b1011: x2048 4'b1100: x 4096 4'b1101 x 8192 4'b1110 x 16384 4'b1111 x 32768" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_OFF_COR_DIAG" acronym="WIZ16B8M4CT3_RX_REE_OFF_COR_DIAG" offset="0x2CC" width="32" description="">
		<bitfield id="RX_REE_OFF_COR_DIAG_14" width="1" begin="14" end="14" resetval="0x0" description="Voter override neg : Writing a 1'b1 in this register bit will force the offset correction voter function to activate the voter neg signal for a single clock cycle. Note : This bit must be cleared after each time it is enabled, in order to perform follow on voter override functions with this bit. Note : It is not valid to activate both the voter override neg and voter override pos at the same time." range="14" rwaccess="R/W"/> 
		<bitfield id="RX_REE_OFF_COR_DIAG_13" width="1" begin="13" end="13" resetval="0x0" description="Voter override pos : Writing a 1'b1 in this register bit will force the offset correction voter function to activate the voter pos signal for a single clock cycle. Note : This bit must be cleared after each time it is enabled, in order to perform follow on voter override functions with this bit. Note : It is not valid to activate both the voter override neg and voter override pos at the same time." range="13" rwaccess="R/W"/> 
		<bitfield id="RX_REE_OFF_COR_DIAG_12" width="1" begin="12" end="12" resetval="0x0" description="Voter override enable : Setting this bit to a 1'b1 will allow only the voter override pos and voter override neg bits in this register to control the voter in the offset correction. Note : This function is intended to be for diagnostic and verification purposes only. Note : Both the voter override neg and voter override pos bits in this register must be set to 1'b0 when this bit is initially set to 1'b1 when enabling this function." range="12" rwaccess="R/W"/> 
		<bitfield id="RX_REE_OFF_COR_DIAG_5_0" width="6" begin="5" end="0" resetval="0x0" description="Current offset correction integrator accumulator: Current value of the offset correction integrator accumulator." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_SC_COR_TCNT__RX_REE_SC_COR_WCNT" acronym="WIZ16B8M4CT3_RX_REE_SC_COR_TCNT__RX_REE_SC_COR_WCNT" offset="0x2D0" width="32" description="">
		<bitfield id="RX_REE_SC_COR_TCNT_5_0" width="6" begin="21" end="16" resetval="0x4" description="Threshold counter start value : Value used for the starting value when counting the number of bits that are below the error threshold." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SC_COR_WCNT_5_0" width="6" begin="5" end="0" resetval="0x10" description="Valid word counter start value : Value used for the starting value when counting the number of valid words." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG" acronym="WIZ16B8M4CT3_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG" offset="0x2E0" width="32" description="">
		<bitfield id="RX_REE_TAP1_CLIP_10_8" width="3" begin="26" end="24" resetval="0x5" description="VGA target gain adjust multiplier: Controls how much to multiply the VGA target gain adjust by, when calculating the tap threshold.  The following are valid values, and the corresponding multiplier values. 3'b000 : x 0.00 3'b001 : x 0.25 3'b010 : x 0.50 3'b011 : x 0.75 3'b100 : x 1.00 3'b101 : x 1.25 3'b110 : x 1.50 3'b111 : x 1.75 Note : By setting this field to 3'b000, the threshold value of the tap can be directly controlled by the threshold adjust field in this register. Note : The VGA gain adjust signal is always a negative number." range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP1_CLIP_4_0" width="5" begin="20" end="16" resetval="0x25" description="Threshold adjust: Controls how much the threshold can be adjusted by, after multiplying the VGA target gain adjust multiplier with the VGA target gain adjust.   Note: This field is a positive number (not twos complement). Note : This field must not be set to a value of 0. Note : The combination of the multiplier and threshold fields in this register controls the positive and negative thresholds for the taps, according to the following equation.   Note: The logic associated with this limits the range of the magnitude to 0 to  31, before creating the positive and negative thresholds. +/- ((VGA target gain adjust * VGA target gain adjust multiplier) + Threshold adjust)" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_ADDR_CFG_10" width="1" begin="10" end="10" resetval="0x0" description="TX post cursor tap 3 adder enable: Setting this bit to 1'b1, enables the results of tap 3 to be added to the TX post cursor controller input." range="10" rwaccess="R/W"/> 
		<bitfield id="RX_REE_ADDR_CFG_9" width="1" begin="9" end="9" resetval="0x0" description="TX post cursor tap 2 adder enable: Setting this bit to 1'b1, enables the results of tap 2 to be added to the TX post cursor controller input." range="9" rwaccess="R/W"/> 
		<bitfield id="RX_REE_ADDR_CFG_8" width="1" begin="8" end="8" resetval="0x1" description="TX post cursor tap 1 adder enable: Setting this bit to 1'b1, enables the results of tap 1 to be added to the TX post cursor controller input." range="8" rwaccess="R/W"/> 
		<bitfield id="RX_REE_ADDR_CFG_2" width="1" begin="2" end="2" resetval="0x0" description="RX peaking tap 3 adder enable: Setting this bit to 1'b1, enables the results of tap 3 to be added to the RX peaking amp gain input." range="2" rwaccess="R/W"/> 
		<bitfield id="RX_REE_ADDR_CFG_1" width="1" begin="1" end="1" resetval="0x0" description="RX peaking tap 2 adder enable: Setting this bit to 1'b1, enables the results of tap 2 to be added to the RX peaking amp gain input." range="1" rwaccess="R/W"/> 
		<bitfield id="RX_REE_ADDR_CFG_0" width="1" begin="0" end="0" resetval="0x1" description="RX peaking tap 1 adder enable: Setting this bit to 1'b1, enables the results of tap 1 to be added to the RX peaking amp gain input." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP" acronym="WIZ16B8M4CT3_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP" offset="0x2E4" width="32" description="">
		<bitfield id="RX_REE_CTRL_DATA_MASK_14" width="1" begin="30" end="30" resetval="0x1" description="Ignore 1010 controller Note: This is read only.  This should never be disabled." range="30" rwaccess="R"/> 
		<bitfield id="RX_REE_CTRL_DATA_MASK_13" width="1" begin="29" end="29" resetval="0x0" description="TX equalization evaluator: When set to 1'b0, this REE component will be turned off when control data is being received, when either the rx_eq_training_data_valid signal going inactive, or a 1010 pattern is detected on the data signals by the REE." range="29" rwaccess="R/W"/> 
		<bitfield id="RX_REE_CTRL_DATA_MASK_12" width="1" begin="28" end="28" resetval="0x0" description="TX post cursor control: When set to 1'b0, this REE component will be turned off when control data is being received, when either the rx_eq_training_data_valid signal going inactive, or a 1010 pattern is detected on the data signals by the REE." range="28" rwaccess="R/W"/> 
		<bitfield id="RX_REE_CTRL_DATA_MASK_11" width="1" begin="27" end="27" resetval="0x0" description="TX pre cursor control: When set to 1'b0, this REE component will be turned off when control data is being received, when either the rx_eq_training_data_valid signal going inactive, or a 1010 pattern is detected on the data signals by the REE." range="27" rwaccess="R/W"/> 
		<bitfield id="RX_REE_CTRL_DATA_MASK_10" width="1" begin="26" end="26" resetval="0x0" description="Short channel correction: When set to 1'b0, this REE component will be turned off when control data is being received, when either the rx_eq_training_data_valid signal going inactive, or a 1010 pattern is detected on the data signals by the REE." range="26" rwaccess="R/W"/> 
		<bitfield id="RX_REE_CTRL_DATA_MASK_9" width="1" begin="25" end="25" resetval="0x0" description="RX attenuation: When set to 1'b0, this REE component will be turned off when control data is being received, when either the rx_eq_training_data_valid signal going inactive, or a 1010 pattern is detected on the data signals by the REE." range="25" rwaccess="R/W"/> 
		<bitfield id="RX_REE_CTRL_DATA_MASK_8" width="1" begin="24" end="24" resetval="0x0" description="RX VGA gain: When set to 1'b0, this REE component will be turned off when control data is being received, when either the rx_eq_training_data_valid signal going inactive, or a 1010 pattern is detected on the data signals by the REE." range="24" rwaccess="R/W"/> 
		<bitfield id="RX_REE_CTRL_DATA_MASK_7" width="1" begin="23" end="23" resetval="0x0" description="RX offset correction coefficient: When set to 1'b0, this REE component will be turned off when control data is being received, when either the rx_eq_training_data_valid signal going inactive, or a 1010 pattern is detected on the data signals by the REE." range="23" rwaccess="R/W"/> 
		<bitfield id="RX_REE_CTRL_DATA_MASK_6" width="1" begin="22" end="22" resetval="0x0" description="RX peaking amp gain: When set to 1'b0, this REE component will be turned off when control data is being received, when either the rx_eq_training_data_valid signal going inactive, or a 1010 pattern is detected on the data signals by the REE." range="22" rwaccess="R/W"/> 
		<bitfield id="RX_REE_CTRL_DATA_MASK_5" width="1" begin="21" end="21" resetval="0x0" description="RX low frequency equalizer adaptive control: When set to 1'b0, this REE component will be turned off when control data is being received, when either the rx_eq_training_data_valid signal going inactive, or a 1010 pattern is detected on the data signals by the REE." range="21" rwaccess="R/W"/> 
		<bitfield id="RX_REE_CTRL_DATA_MASK_2" width="1" begin="18" end="18" resetval="0x0" description="RX tap 3: When set to 1'b0, this REE component will be turned off when control data is being received, when either the rx_eq_training_data_valid signal going inactive, or a 1010 pattern is detected on the data signals by the REE." range="18" rwaccess="R/W"/> 
		<bitfield id="RX_REE_CTRL_DATA_MASK_1" width="1" begin="17" end="17" resetval="0x0" description="RX tap 2: When set to 1'b0, this REE component will be turned off when control data is being received, when either the rx_eq_training_data_valid signal going inactive, or a 1010 pattern is detected on the data signals by the REE." range="17" rwaccess="R/W"/> 
		<bitfield id="RX_REE_CTRL_DATA_MASK_0" width="1" begin="16" end="16" resetval="0x0" description="RX tap 1: When set to 1'b0, this REE component will be turned off when control data is being received, when either the rx_eq_training_data_valid signal going inactive, or a 1010 pattern is detected on the data signals by the REE." range="16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP2TON_CLIP_10_8" width="3" begin="10" end="8" resetval="0x5" description="VGA target gain adjust multiplier: Controls how much to multiply the VGA target gain adjust by, when calculating the tap threshold.  The following are valid values, and the corresponding multiplier values. 3'b000 : x 0.00 3'b001 : x 0.25 3'b010 : x 0.50 3'b011 : x 0.75 3'b100 : x 1.00 3'b101 : x 1.25 3'b110 : x 1.50 3'b111 : x 1.75 Note : By setting this field to 3'b000, the threshold value of the tap can be directly controlled by the threshold adjust field in this register." range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TAP2TON_CLIP_4_0" width="5" begin="4" end="0" resetval="0x25" description="Threshold adjust: Controls how much the threshold can be adjusted by, after multiplying the VGA target gain adjust multiplier with the VGA target gain adjust.   Note: This field is a positive number (not twos complement). Note : This field must not be set to a value of 0. Note : The combination of the multiplier and threshold fields in this register controls the positive and negative thresholds for the taps, according to the following equation.   Note: The logic associated with this limits the range of the magnitude to 0 to  31, before creating the positive and negative thresholds. +/- ((VGA target gain adjust * VGA target gain adjust multiplier) + Threshold adjust)" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG" acronym="WIZ16B8M4CT3_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG" offset="0x2E8" width="32" description="">
		<bitfield id="RX_REE_DIAG_CTRL_7" width="1" begin="23" end="23" resetval="0x0" description="Analog tap disable: When this bit is set to 1'b1, the rxda_dfe_tap_1_coef, rxda_dfe_tap_2_coef, andrxda_dfe_tap_3_coef signals being driven to the analog will be forced to all 0s." range="23" rwaccess="R/W"/> 
		<bitfield id="RX_REE_DIAG_CTRL_6" width="1" begin="22" end="22" resetval="0x1" description="Hold periodic equalization while RX idle: When this bit is set to 1'b1, a detection of electrical idle on the receiver (rx_signal_detect is set to 1'b0), will disable the periodic REE general control state machine, and as a result freeze the current state of the parts of the REE that are controlled by it.  When a high speed signal is later detected, the REE general control state machine will be enabled again." range="22" rwaccess="R/W"/> 
		<bitfield id="RX_REE_DIAG_CTRL_5" width="1" begin="21" end="21" resetval="0x1" description="Hold general control state machine 2 equalization while RX idle: When this bit is set to 1'b1, a detection of electrical idle on the receiver (rx_signal_detect is set to 1'b0), will disable the REE general control state machine 2, and as a result freeze the current state of the parts of the REE that are controlled by it.  When a high speed signal is later detected, the REE general control state machine will be enabled again." range="21" rwaccess="R/W"/> 
		<bitfield id="RX_REE_DIAG_CTRL_4" width="1" begin="20" end="20" resetval="0x1" description="Hold general control state machine 1 equalization while RX idle: When this bit is set to 1'b1, a detection of electrical idle on the receiver (rx_signal_detect is set to 1'b0), will disable the REE general control state machine 1, and as a result freeze the current state of the parts of the REE that are controlled by it.  When a high speed signal is later detected, the REE general control state machine will be enabled again." range="20" rwaccess="R/W"/> 
		<bitfield id="RX_REE_DIAG_CTRL_1" width="1" begin="17" end="17" resetval="0x1" description="Enable REE control clock on : Enables the REE control clock. 1'b0: Disabled 1'b1: Enabled" range="17" rwaccess="R/W"/> 
		<bitfield id="RX_REE_DIAG_CTRL_0" width="1" begin="16" end="16" resetval="0x0" description="Force REE function clock on : When active, the REE function clock gate will allow the clock to run. Note: Because of how the REE reset functions are implemented, the REE controller clock must be enabled in order for REE function clock to be enabled.  Therefore, if all of the REE control state machines are disabled, the Force REE controller lock on bit in this register must also be set, for this bit to take effect." range="16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_FIFO_DIAG_15" width="1" begin="15" end="15" resetval="0x0" description="FIFO underflow : Indicates when a FIFO underflow condition has occurred." range="15" rwaccess="R"/> 
		<bitfield id="RX_REE_FIFO_DIAG_14" width="1" begin="14" end="14" resetval="0x1" description="FIFO empty :Indicates that the FIFO is empty." range="14" rwaccess="R"/> 
		<bitfield id="RX_REE_FIFO_DIAG_13" width="1" begin="13" end="13" resetval="0x0" description="FIFO output dequeue : Writing a 1'b1 to this bit will dequeue the current values from the output of the FIFO.  Once this register bit is written to a 1'b1, it must be written to a 1'b0 before it is used again to dequeue data." range="13" rwaccess="R/W"/> 
		<bitfield id="RX_REE_FIFO_DIAG_12" width="1" begin="12" end="12" resetval="0x0" description="FIFO output override enable : Enables the FIFO output override functions.  This bit must be set to 1'b1 before enabling the transmitter REE functions.  When set, FIFO output dequeues can be performed from this register.  When set, the TX equalization evaluator will not be able to dequeue data from the FIFO." range="12" rwaccess="R/W"/> 
		<bitfield id="RX_REE_FIFO_DIAG_11" width="1" begin="11" end="11" resetval="0x0" description="FIFO output data pre cursor increment : Current value on the pre cursor increment bit on the FIFO output." range="11" rwaccess="R"/> 
		<bitfield id="RX_REE_FIFO_DIAG_10" width="1" begin="10" end="10" resetval="0x0" description="FIFO output data pre cursor decrement : Current value on the pre cursor decrement bit on the FIFO output." range="10" rwaccess="R"/> 
		<bitfield id="RX_REE_FIFO_DIAG_9" width="1" begin="9" end="9" resetval="0x0" description="FIFO output data post cursor increment : Current value on the post cursor increment bit on the FIFO output." range="9" rwaccess="R"/> 
		<bitfield id="RX_REE_FIFO_DIAG_8" width="1" begin="8" end="8" resetval="0x0" description="FIFO output data post cursor decrement : Current value on the post cursor decrement bit on the FIFO output." range="8" rwaccess="R"/> 
		<bitfield id="RX_REE_FIFO_DIAG_7" width="1" begin="7" end="7" resetval="0x0" description="FIFO overflow :Indicates when a FIFO overflow condition has occurred." range="7" rwaccess="R"/> 
		<bitfield id="RX_REE_FIFO_DIAG_6" width="1" begin="6" end="6" resetval="0x0" description="FIFO full :Indicates that the FIFO is full." range="6" rwaccess="R"/> 
		<bitfield id="RX_REE_FIFO_DIAG_5" width="1" begin="5" end="5" resetval="0x0" description="FIFO input enqueue : Writing a 1'b1 to this bit will enqueue the values of the FIFO input data bits in this register to their respective FIFO bits.  Once this register bit is written to a 1'b1, it must be written to a 1'b0 before it is used again to dequeue data." range="5" rwaccess="R/W"/> 
		<bitfield id="RX_REE_FIFO_DIAG_4" width="1" begin="4" end="4" resetval="0x0" description="FIFO input override enable : Enables the FIFO input override functions.  This bit must be set to 1'b1 before enabling the transmitter REE functions.  When set, FIFO input enqueues can be performed from this register.  When set, the TX pre cursor control and TX post cursor control will not be able to enqueue data to the FIFO." range="4" rwaccess="R/W"/> 
		<bitfield id="RX_REE_FIFO_DIAG_3" width="1" begin="3" end="3" resetval="0x0" description="FIFO input data pre cursor increment : Pre cursor increment value that will be enqueued to the FIFO by the FIFO input enqueue bit in this register." range="3" rwaccess="R/W"/> 
		<bitfield id="RX_REE_FIFO_DIAG_2" width="1" begin="2" end="2" resetval="0x0" description="FIFO input data pre cursor decrement : Pre cursor decrement value that will be enqueued to the FIFO by the FIFO input enqueue bit in this register." range="2" rwaccess="R/W"/> 
		<bitfield id="RX_REE_FIFO_DIAG_1" width="1" begin="1" end="1" resetval="0x0" description="FIFO input data post cursor increment : Post cursor increment value that will be enqueued to the FIFO by the FIFO input enqueue bit in this register." range="1" rwaccess="R/W"/> 
		<bitfield id="RX_REE_FIFO_DIAG_0" width="1" begin="0" end="0" resetval="0x0" description="FIFO input data post cursor decrement : Post cursor decrement value that will be enqueued to the FIFO by the FIFO input enqueue bit in this register." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL" acronym="WIZ16B8M4CT3_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL" offset="0x2EC" width="32" description="">
		<bitfield id="RX_REE_SMGM_CTRL1_11" width="1" begin="27" end="27" resetval="0x0" description="REE Periodic general control state machine enable standard mode 3: This bit will control if the REE periodic general control state machine will run, when xcvr_standard_mode is set to 2'b11. 1'b0 : Disabled 1'b1 : Enabled" range="27" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL1_10" width="1" begin="26" end="26" resetval="0x1" description="REE Periodic general control state machine enable standard mode 2: This bit will control if the REE periodic general control state machine will run, when xcvr_standard_mode is set to 2'b10. 1'b0 : Disabled 1'b1 : Enabled" range="26" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL1_9" width="1" begin="25" end="25" resetval="0x1" description="REE Periodic general control state machine enable standard mode 1: This bit will control if the REE periodic general control state machine will run, when xcvr_standard_mode is set to 2'b01. 1'b0 : Disabled 1'b1 : Enabled" range="25" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL1_8" width="1" begin="24" end="24" resetval="0x0" description="REE Periodic general control state machine enable standard mode 0: This bit will control if the REE periodic general control state machine will run, when xcvr_standard_mode is set to 2'b00. 1'b0 : Disabled 1'b1 : Enabled" range="24" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL1_7" width="1" begin="23" end="23" resetval="0x1" description="REE general control state machine 2 enable standard mode 3: This bit will control if the REE general control state machine 2 will run, when xcvr_standard_mode is set to 2'b11. 1'b0 : Disabled 1'b1 : Enabled" range="23" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL1_6" width="1" begin="22" end="22" resetval="0x1" description="REE general control state machine 2 enable standard mode 2: This bit will control if the REE  general control state machine 2 will run, when xcvr_standard_mode is set to 2'b10. 1'b0 : Disabled 1'b1 : Enabled" range="22" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL1_5" width="1" begin="21" end="21" resetval="0x1" description="REE general control state machine 2 enable standard mode 1: This bit will control if the REE general control state machine 2 will run, when xcvr_standard_mode is set to 2'b01. 1'b0 : Disabled 1'b1 : Enabled" range="21" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL1_4" width="1" begin="20" end="20" resetval="0x1" description="REE general control state machine 2 enable standard mode 0: This bit will control if the REE general control state machine 2 will run, when xcvr_standard_mode is set to 2'b00. 1'b0 : Disabled 1'b1 : Enabled" range="20" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL1_3" width="1" begin="19" end="19" resetval="0x0" description="REE general control state machine 1 enable standard mode 3: This bit will control if the REE general control state machine 1 will run, when xcvr_standard_mode is set to 2'b11. 1'b0 : Disabled 1'b1 : Enabled" range="19" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL1_2" width="1" begin="18" end="18" resetval="0x1" description="REE general control state machine 1 enable standard mode 2: This bit will control if the REE general control state machine 1 will run, when xcvr_standard_mode is set to 2'b10. 1'b0 : Disabled 1'b1 : Enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL1_1" width="1" begin="17" end="17" resetval="0x1" description="REE general control state machine 1 enable standard mode 1: This bit will control if the REE general control state machine 1 will run, when xcvr_standard_mode is set to 2'b01. 1'b0 : Disabled 1'b1 : Enabled" range="17" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL1_0" width="1" begin="16" end="16" resetval="0x0" description="REE general control state machine 1 enable standard mode 0: This bit will control if the REE general control state machine 1 will run, when xcvr_standard_mode is set to 2'b00. 1'b0 : Disabled 1'b1 : Enabled" range="16" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TXEQEVAL_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="TX equalization evaluation counter reset on gen mode change: Controls if the incremental evaluation counter will be reset to its starting value when changing gen modes.  When enabled, the reset will take place on the first equalization evaluation after a gen mode change has taken place. 1'b0 : Gen mode change reset disabled. 1'b1 : Gen mode change reset enabled." range="1" rwaccess="R/W"/> 
		<bitfield id="RX_REE_TXEQEVAL_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="TX main coefficient direction change control: This bit controls the function of the main coefficient direction change. 1'b0 : The main coefficient will always return a value of no change (2'b00), no matter what the pre and post cursor coefficient direction changes are. 1'b1 : The main coefficient will generate a return value as a function of the pre and post cursor coefficient direction change.  If an increment request exists on the pre or post cursor coefficient direction change, a decrement request will be returned for the main coefficient.  Similarly, if a decrement request exists on the pre or post cursor coefficient direction change, an increment request will be returned for the main coefficient." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2" acronym="WIZ16B8M4CT3_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2" offset="0x2F0" width="32" description="">
		<bitfield id="RX_REE_TXEQEVAL_PRE_13_8" width="6" begin="29" end="24" resetval="0x0" description="TX equalization evaluator pre-emphasis increment count: Contains a count of the total number of pre-emphasis increment responses that have taken place during the TX equalization evaluator process." range="29 - 24" rwaccess="R"/> 
		<bitfield id="RX_REE_TXEQEVAL_PRE_5_0" width="6" begin="21" end="16" resetval="0x0" description="TX equalization evaluator pre-emphasis decrement count: Contains a count of the total number of pre-emphasis decrement responses that have taken place during the TX equalization evaluator process." range="21 - 16" rwaccess="R"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_15" width="1" begin="15" end="15" resetval="0x0" description="REE PCIe Gen 3 TX equalization state machine E path en standard mode 3: This bit controls if the REE PCIE Gen 3 TX equalization state machine will enable the analog E path when xcvr_standard_mode is set to 2'b11. 1'b0 : Disabled 1'b1 : Enabled" range="15" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_14" width="1" begin="14" end="14" resetval="0x1" description="REE PCIe Gen 3 TX equalization state machine E path en standard mode 2: This bit controls if the REE PCIE Gen 3 TX equalization state machine will enable the analog E path when xcvr_standard_mode is set to 2'b10. 1'b0 : Disabled 1'b1 : Enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_13" width="1" begin="13" end="13" resetval="0x0" description="REE PCIe Gen 3 TX equalization state machine E path en standard mode 1: This bit controls if the REE PCIE Gen 3 TX equalization state machine will enable the analog E path when xcvr_standard_mode is set to 2'b01. 1'b0 : Disabled 1'b1 : Enabled" range="13" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_12" width="1" begin="12" end="12" resetval="0x0" description="REE PCIe Gen 3 TX equalization state machine E path en standard mode 0: This bit controls if the REE PCIE Gen 3 TX equalization state machine will enable the analog E path when xcvr_standard_mode is set to 2'b00. 1'b0 : Disabled 1'b1 : Enabled" range="12" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_11" width="1" begin="11" end="11" resetval="0x0" description="REE Periodic general control state machine E path en standard mode 3: This bit controls if the REE periodic general control state machine will enable the analog E path when xcvr_standard_mode is set to 2'b11. 1'b0 : Disabled 1'b1 : Enabled" range="11" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_10" width="1" begin="10" end="10" resetval="0x1" description="REE Periodic general control state machine E path en standard mode 2: This bit controls if the REE periodic general control state machine will enable the analog E path when xcvr_standard_mode is set to 2'b10. 1'b0 : Disabled 1'b1 : Enabled" range="10" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_9" width="1" begin="9" end="9" resetval="0x1" description="REE Periodic general control state machine E path en standard mode 1: This bit controls if the REE periodic general control state machine will enable the analog E path when xcvr_standard_mode is set to 2'b01. 1'b0 : Disabled 1'b1 : Enabled" range="9" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_8" width="1" begin="8" end="8" resetval="0x0" description="REE Periodic general control state machine E path en standard mode 0: This bit controls if the REE periodic general control state machine will enable the analog E path when xcvr_standard_mode is set to 2'b00. 1'b0 : Disabled 1'b1 : Enabled" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_7" width="1" begin="7" end="7" resetval="0x0" description="REE general control state machine 2 E path en standard mode 3: This bit controls if the REE general control state machine 2 will enable the analog E path when xcvr_standard_mode is set to 2'b11. 1'b0 : Disabled 1'b1 : Enabled" range="7" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_6" width="1" begin="6" end="6" resetval="0x0" description="REE general control state machine 2 E path en standard mode 2: This bit controls if the REE general control state machine 2 will enable the analog E path when xcvr_standard_mode is set to 2'b10. 1'b0 : Disabled 1'b1 : Enabled" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_5" width="1" begin="5" end="5" resetval="0x0" description="REE general control state machine 2 E path en standard mode 1: This bit controls if the REE general control state machine 2 will enable the analog E path when xcvr_standard_mode is set to 2'b01. 1'b0 : Disabled 1'b1 : Enabled" range="5" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_4" width="1" begin="4" end="4" resetval="0x0" description="REE general control state machine 2 E path en standard mode 0: This bit controls if the REE general control state machine 2 will enable the analog E path when xcvr_standard_mode is set to 2'b00. 1'b0 : Disabled 1'b1 : Enabled" range="4" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_3" width="1" begin="3" end="3" resetval="0x0" description="REE general control state machine 1 E path en standard mode 3: This bit controls if the REE general control state machine 1 will enable the analog E path when xcvr_standard_mode is set to 2'b11. 1'b0 : Disabled 1'b1 : Enabled" range="3" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_2" width="1" begin="2" end="2" resetval="0x1" description="REE general control state machine 1 E path en standard mode 2: This bit controls if the REE general control state machine 1 will enable the analog E path when xcvr_standard_mode is set to 2'b10. 1'b0 : Disabled 1'b1 : Enabled" range="2" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_1" width="1" begin="1" end="1" resetval="0x1" description="REE general control state machine 1 E path en standard mode 1: This bit controls if the REE general control state machine 1 will enable the analog E path when xcvr_standard_mode is set to 2'b01. 1'b0 : Disabled 1'b1 : Enabled" range="1" rwaccess="R/W"/> 
		<bitfield id="RX_REE_SMGM_CTRL2_0" width="1" begin="0" end="0" resetval="0x0" description="REE general control state machine 1 E path en standard mode 0: This bit controls if the REE general control state machine 1 will enable the analog E path when xcvr_standard_mode is set to 2'b00. 1'b0 : Disabled 1'b1 : Enabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_REE_TXEQEVAL_POST" acronym="WIZ16B8M4CT3_RX_REE_TXEQEVAL_POST" offset="0x2F4" width="32" description="">
		<bitfield id="RX_REE_TXEQEVAL_POST_13_8" width="6" begin="13" end="8" resetval="0x0" description="TX equalization evaluator post-emphasis increment count: Contains a count of the total number of post-emphasis increment responses that have taken place during the TX equalization evaluator process." range="13 - 8" rwaccess="R"/> 
		<bitfield id="RX_REE_TXEQEVAL_POST_5_0" width="6" begin="5" end="0" resetval="0x0" description="TX equalization evaluator post-emphasis decrement count: Contains a count of the total number of post-emphasis decrement responses that have taken place during the TX equalization evaluator process." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_XCVR_CMSMT_TEST_CLK_SEL__XCVR_CMSMT_CLK_FREQ_MSMT_CTRL" acronym="WIZ16B8M4CT3_XCVR_CMSMT_TEST_CLK_SEL__XCVR_CMSMT_CLK_FREQ_MSMT_CTRL" offset="0x380" width="32" description="">
		<bitfield id="XCVR_CMSMT_TEST_CLK_SEL_2_0" width="3" begin="18" end="16" resetval="0x0" description="Test clock select: This field drives the test_clk_select pin, in order to control an external MUX for selecting between multiple test clocks to measure.  The following is the encoding for this field, and the clock each value selects.  3'b000 : Transmitter data clock 3'b001 : Serializer clock 3'b010 : Receiver data clock 3'b011 : Deserializer clock 3'b100 : Receiver 2X data clock 3'b101 : Deserializer 2X clock 3'b110 : Signal detect clock 3'b111 : Reserved" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Run test clock measurement: Activating (1'b1) this bit will run the test clock measurement process.  This bit must remain active until the test clock measurement process is complete, as indicated by the test clock measurement done bit in this register.  To start another measurement process, this bit must first be driven inactive then driven active again. Note: Both of the clocks used to generate the ref_clk and test_clk clocks must be active prior to setting or clearing this bit. Note: The values in the Test clock selection register and Reference clock timer value register must be set prior to activating this bit." range="15" rwaccess="R/W"/> 
		<bitfield id="XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="Test clock measurement done: This bit will be set to 1'b1 when the test clock measurement process is complete.  It will be cleared by the deactivation of the start test clock measurement bit in this register." range="14" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_XCVR_CMSMT_TEST_CLK_CNT_VALUE__XCVR_CMSMT_REF_CLK_TMR_VALUE" acronym="WIZ16B8M4CT3_XCVR_CMSMT_TEST_CLK_CNT_VALUE__XCVR_CMSMT_REF_CLK_TMR_VALUE" offset="0x384" width="32" description="">
		<bitfield id="XCVR_CMSMT_TEST_CLK_CNT_VALUE_11_0" width="12" begin="27" end="16" resetval="0x0" description="Test clock counter value: When the test clock measurement process is complete, the value in this field specifies the number of test clock cycles that were counted in the time specified by the reference clock timer value.  This field is only valid while the test clock measurement done bit in the Clock frequency measurement control register is active." range="27 - 16" rwaccess="R"/> 
		<bitfield id="XCVR_CMSMT_REF_CLK_TMR_VALUE_11_0" width="12" begin="11" end="0" resetval="0x0" description="Reference clock timer value : This specifies the amount of time, in reference clock cycles, to count test clock cycles.  This value minus 1 is loaded into the reference clock timer.  A value of 0 for this field is not valid when running this function." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL" acronym="WIZ16B8M4CT3_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL" offset="0x3C0" width="32" description="">
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_14_12" width="3" begin="30" end="28" resetval="0x4" description="DFE constant gm bias tune: Adjusts the constant gm bias. 3'b000: -34 uA 3'b001 3'b010 3'b011 3'b100: - 50 uA 3'b101 3'b110 3'b111: -62 uA" range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_11" width="1" begin="27" end="27" resetval="0x1" description="DFE VGA constant gm bias enable: Enables the VGA constant gm bias.  This bit drives the rxda_vga_cnst_gm_en signal going to the analog. 1'b0 : Disabled. 1'b1 : Enabled." range="27" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_10_8" width="3" begin="26" end="24" resetval="0x5" description="DFE VGA amp current adjust: Adjusts the current for the DFE VGA amp, using the rxda_vga_current_adj signal, as specified below.   Note: The percentages are approximate values. 3'b000: +30% (maximum) ... 3'b101: 0% ... 3'b111: -30% (minimum)" range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_7" width="1" begin="23" end="23" resetval="0x1" description="DFE peaking constant gm bias enable: Enables the peaking constant gm bias.  This bit drives the rxda_peak_cnst_gm_en signal going to the analog. 1'b0 : Disabled. 1'b1 : Enabled." range="23" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_6_4" width="3" begin="22" end="20" resetval="0x5" description="DFE peaking amp current adjust: Adjusts the current for the DFE peaking amp, using the rxda_peak_current_adj signal, as specified below.   Note: The percentages are approximate values. 3'b000: +30% (maximum) ... 3'b101: 0% ... 3'b111: -30% (minimum)" range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_3" width="1" begin="19" end="19" resetval="0x1" description="DFE summing constant gm bias enable: Enables the summing constant gm bias.  This bit drives the rxda_sum_cnst_gm_en signal going to the analog. 1'b0 : Disabled. 1'b1 : Enabled." range="19" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_2_0" width="3" begin="18" end="16" resetval="0x5" description="DFE summing amp current adjust: Adjusts the current for the DFE summing amp, using the rxda_sum_current_adj signal, as specified below.   Note: The percentages are approximate values. 3'b000: +30% (maximum) ... 3'b101: 0% ... 3'b111: -30% (minimum)" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_CTRL_3" width="1" begin="3" end="3" resetval="0x0" description="Receiver DFE low frequency equalization enable value standard mode 3: This bit controls the rxda_dfe_lfeq_en signal going to the analog, which is used to enable the receiver DFE low frequency equalization analog circuits, when xcvr_standard_mode is set to 2'b11. 1'b0 : Disabled 1'b1 : Enabled" range="3" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_CTRL_2" width="1" begin="2" end="2" resetval="0x1" description="Receiver DFE low frequency equalization enable value standard mode 2: This bit controls the rxda_dfe_lfeq_en signal going to the analog, which is used to enable the receiver DFE low frequency equalization analog circuits, when xcvr_standard_mode is set to 2'b10. 1'b0 : Disabled 1'b1 : Enabled" range="2" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="Receiver DFE low frequency equalization enable value standard mode 1: This bit controls the rxda_dfe_lfeq_en signal going to the analog, which is used to enable the receiver DFE low frequency equalization analog circuits, when xcvr_standard_mode is set to 2'b01. 1'b0 : Disabled 1'b1 : Enabled" range="1" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="Receiver DFE low frequency equalization enable value standard mode 0: This bit controls the rxda_dfe_lfeq_en signal going to the analog, which is used to enable the receiver DFE low frequency equalization analog circuits, when xcvr_standard_mode is set to 2'b00. 1'b0 : Disabled 1'b1 : Enabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2" acronym="WIZ16B8M4CT3_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2" offset="0x3C4" width="32" description="">
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_3_3" width="1" begin="19" end="19" resetval="0x0" description="DFE VGA stage 1 active inductor boost enable standard mode 3: This bit enables the active inductors boost function in stage 1 of the VGA, for high data rates, when xcvr_standard_mode is set to 2'b11.  This bit controls the rxda_vga_st1_actind_en signal going to the analog. 1'b0 : Disabled 1'b1 : Enabled" range="19" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_3_2" width="1" begin="18" end="18" resetval="0x0" description="DFE VGA stage 1 active inductor boost enable standard mode 2: This bit enables the active inductors boost function in stage 1 of the VGA, for high data rates, when xcvr_standard_mode is set to 2'b10.  This bit controls the rxda_vga_st1_actind_en signal going to the analog. 1'b0 : Disabled 1'b1 : Enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_3_1" width="1" begin="17" end="17" resetval="0x0" description="DFE VGA stage 1 active inductor boost enable standard mode 1: This bit enables the active inductors boost function in stage 1 of the VGA, for high data rates, when xcvr_standard_mode is set to 2'b01.  This bit controls the rxda_vga_st1_actind_en signal going to the analog. 1'b0 : Disabled 1'b1 : Enabled" range="17" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_3_0" width="1" begin="16" end="16" resetval="0x0" description="DFE VGA stage 1 active inductor boost enable standard mode 0: This bit enables the active inductors boost function in stage 1 of the VGA, for high data rates, when xcvr_standard_mode is set to 2'b00.  This bit controls the rxda_vga_st1_actind_en signal going to the analog. 1'b0 : Disabled 1'b1 : Enabled" range="16" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_2_13_12" width="2" begin="13" end="12" resetval="0x0" description="Receiver peaking amp common mode adjust: Adjusts the common mode voltage for the receiver peaking amp, by driving the rxda_fe_pkamp_cm_adj signal to the analog. 2'b00 : Nominal common mode voltage. 2'b01 : Reduces the common mode voltage by one step. 2'b10 : Increases the common mode voltage by one step. 2'b11 : Reserved" range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_2_11" width="1" begin="11" end="11" resetval="0x1" description="DFE low frequency equalizer constant gm bias enable: Enables the low frequency equalizer constant gm bias.  This bit drives the rxda_lfeq_cnst_gm_en signal going to the analog. 1'b0 : Disabled. 1'b1 : Enabled." range="11" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_2_10_8" width="3" begin="10" end="8" resetval="0x4" description="DFE low frequency equalizer current adjust: Adjusts the current for the DFE low frequency equalizer, using the rxda_lfeq_current_adj signal, as specified below.   Note: The percentages are approximate values. 3'b000: +30% (maximum) ... 3'b101: 0% ... 3'b111: -30% (minimum)" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_2_7" width="1" begin="7" end="7" resetval="0x0" description="DFE peaking amp active inductor boost: Enables the active inductors boost function in the peaking amp, for high data rates.  This bit controls the rxda_peak_actind_en signal going to the analog. 1'b0 : Disabled 1'b1 : Enabled" range="7" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_2_6" width="1" begin="6" end="6" resetval="0x0" description="Reserved - Spare" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_2_5" width="1" begin="5" end="5" resetval="0x0" description="DFE VGA stage 2 active inductor boost: Enables the active inductors boost function in stage 2 of the VGA, for high data rates.  This bit controls the rxda_vga_st2_actind_en signal going to the analog. 1'b0 : Disabled 1'b1 : Enabled" range="5" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_2_4" width="1" begin="4" end="4" resetval="0x0" description="DFE RX Tap 1 DAC Range Select: Controls the tap 1 DAC range in the analog DFE. This bit controls the rxda_dfe_tap_1_range signal going to the analog. 1'b0: Normal operation 1'b1: The tap 1 DAC range is increased." range="4" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DFE_AMP_TUNE_2_1_0" width="2" begin="1" end="0" resetval="0x1" description="DFE RX amp current adjust: Adjusts the mix of constant-gm and External Current for  RX front end amplifiers.  This controls the rxda_cnstgm_ext_sel signal going into the analog.  The encoding of the rxda_cnstgm_ext_sel signal, as a function of the values in this register is specified below. 2'b00 =X 3'b000 :  gm_bias = 25u, ext = 25u, total = 50u 2'b01 =X 3'b001 :  gm_bias = 30u, ext = 20u, total = 50u 2'b10 =X 3'b011 :  gm_bias = 35u, ext = 15u, total = 50u 2'b11 =X 3'b111 :  gm_bias = 40u, ext = 10u, total = 50u" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL" acronym="WIZ16B8M4CT3_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL" offset="0x3C8" width="32" description="">
		<bitfield id="RX_DIAG_NQST_CTRL_15_12" width="4" begin="31" end="28" resetval="0x0" description="RX nyquist select value standard mode 3: This field specifies the receiver DFE nyquist frequency select value on the rxda_dfe_nqst_sel signal driven to the analog, when xcvr_standard_mode is set to 2'b11." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_NQST_CTRL_11_8" width="4" begin="27" end="24" resetval="0x11" description="RX nyquist select value standard mode 2: This field specifies the receiver DFE nyquist frequency select value on the rxda_dfe_nqst_sel signal driven to the analog, when xcvr_standard_mode is set to 2'b10." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_NQST_CTRL_7_4" width="4" begin="23" end="20" resetval="0x9" description="RX nyquist select value standard mode 1: This field specifies the receiver DFE nyquist frequency select value on the rxda_dfe_nqst_sel signal driven to the analog, when xcvr_standard_mode is set to 2'b01." range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_NQST_CTRL_3_0" width="4" begin="19" end="16" resetval="0x8" description="RX nyquist select value standard mode 0: This field specifies the receiver DFE nyquist frequency select value on the rxda_dfe_nqst_sel signal driven to the analog, when xcvr_standard_mode is set to 2'b00." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_REE_DAC_CTRL_2" width="1" begin="2" end="2" resetval="0x1" description="DFE Offset DAC enable: Enables the DFE offset DAC associated with the VGA amp. 1'b0: Disabled. 1'b1: Enabled." range="2" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_REE_DAC_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="DFE Offset DAC attenuation: Adds attenuation to the DFE offset DAC associated with the VGA amp. 1'b0: No attenuation. 1'b1: DAC gain attenuated by 40%." range="1" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_REE_DAC_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="DFE DAC attenuation: Adds attenuation to the DFE DACs associated with the summing amp. 1'b0: No attenuation. 1'b1: DAC gain attenuated by 30%." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_DIAG_LFEQ_TUNE" acronym="WIZ16B8M4CT3_RX_DIAG_LFEQ_TUNE" offset="0x3CC" width="32" description="">
		<bitfield id="RX_DIAG_LFEQ_TUNE_7_6" width="2" begin="7" end="6" resetval="0x3" description="RX low frequency equalization zero frequency value standard mode 3: This field specifies the receiver zero frequency setting for the low frequency equalization function, by thermometer encoding the value of this field and driving it on the rxda_dfe_lfeq_zero_freq signal going into the analog, when xcvr_standard_mode is set to 2'b11.  The following is the encoding of this field. 2'b00 : 150 MHz 2'b01 : 200 MHz 2'b10 : 250 MHz 2'b11 : 300 MHz" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_LFEQ_TUNE_5_4" width="2" begin="5" end="4" resetval="0x2" description="RX low frequency equalization zero frequency value standard mode 2: This field specifies the receiver zero frequency setting for the low frequency equalization function, by thermometer encoding the value of this field and driving it on the rxda_dfe_lfeq_zero_freq signal going into the analog, when xcvr_standard_mode is set to 2'b10.  The following is the encoding of this field. 2'b00 : 150 MHz 2'b01 : 200 MHz 2'b10 : 250 MHz 2'b11 : 300 MHz" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_LFEQ_TUNE_3_2" width="2" begin="3" end="2" resetval="0x1" description="RX low frequency equalization zero frequency value standard mode 1: This field specifies the receiver zero frequency setting for the low frequency equalization function, by thermometer encoding the value of this field and driving it on the rxda_dfe_lfeq_zero_freq signal going into the analog, when xcvr_standard_mode is set to 2'b01.  The following is the encoding of this field. 2'b00 : 150 MHz 2'b01 : 200 MHz 2'b10 : 250 MHz 2'b11 : 300 MHz" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_LFEQ_TUNE_1_0" width="2" begin="1" end="0" resetval="0x0" description="RX low frequency equalization zero frequency value standard mode 0: This field specifies the receiver zero frequency setting for the low frequency equalization function, by thermometer encoding the value of this field and driving it on the rxda_dfe_lfeq_zero_freq signal going into the analog, when xcvr_standard_mode is set to 2'b00.  The following is the encoding of this field. 2'b00 : 150 MHz 2'b01 : 200 MHz 2'b10 : 250 MHz 2'b11 : 300 MHz" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE" acronym="WIZ16B8M4CT3_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE" offset="0x3D0" width="32" description="">
		<bitfield id="RX_DIAG_SH_SIGDET_12" width="1" begin="28" end="28" resetval="0x0" description="Signal detect 1 up: Signal detect 1 calibration up signal value, as it is currently captured in the sample and hold latches." range="28" rwaccess="R"/> 
		<bitfield id="RX_DIAG_SH_SIGDET_11_8" width="4" begin="27" end="24" resetval="0x0" description="Signal detect 1 code: Signal detect 1 calibration code signal value, as it is currently captured in the sample and hold latches." range="27 - 24" rwaccess="R"/> 
		<bitfield id="RX_DIAG_SH_SIGDET_4" width="1" begin="20" end="20" resetval="0x0" description="Signal detect 0 up: Signal detect 0 calibration up signal value, as it is currently captured in the sample and hold latches." range="20" rwaccess="R"/> 
		<bitfield id="RX_DIAG_SH_SIGDET_3_0" width="4" begin="19" end="16" resetval="0x0" description="Signal detect 0 code: Signal detect 0 calibration code signal value, as it is currently captured in the sample and hold latches." range="19 - 16" rwaccess="R"/> 
		<bitfield id="RX_DIAG_SIGDET_TUNE_14" width="1" begin="14" end="14" resetval="0x0" description="Signal detect calibration half gain select: Controls the resolution of each step in the signal detect calibration code by adjusting the gain of signal detect offset correction, by driving the rxda_sd_cal_halfgain signal going to the analog, as specified below. 1'b0: 8mV resolution per calibration code step. 1'b1: 4mV resolution per calibration code step." range="14" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_SIGDET_TUNE_13_12" width="2" begin="13" end="12" resetval="0x1" description="Signal detect filter function select: Selects which of the two RX signal detect filter functions are enabled.  As specified below. 2'b00 : Reserved 2'b01 : RX low to high filter disabled, RX high to low filter enabled. 2'b10 : RX low to high filter enabled, RX high to low filter disabled. 2'b11 : RX low to high filter enabled, RX high to low filter enabled." range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_SIGDET_TUNE_7" width="1" begin="7" end="7" resetval="0x0" description="Receiver signal detect invert samplers: Inverts the behavior of the rxda_sd_pulse_high and rxda_sd_pulse_low samplers, by driving the rxda_sd_invert_samplers signal to the analog. 1'b0 : Normal mode :  The rxda_sd_pulse_high sampler outputs a 1'b1 if the output of the comparator has been above the positive threshold at any time during the last clock period.  Similar behavior exists for the rxda_sd_pulse_low sampler in this mode.  1'b1 : Inverted mode : The rxda_sd_pulse_high sampler outputs a 1'b1 if the output of the comparator has been above the positive threshold for the entire duration of the last clock period.  Similar behavior exists for the rxda_sd_pulse_low sampler in this mode." range="7" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_SIGDET_TUNE_6" width="1" begin="6" end="6" resetval="0x0" description="Receiver signal detect squelch pulse none: Enable the squelch function for the rxda_sd_pulse_none signal, by driving the rxda_sd_squelch_pulse_none signal to the analog.  This debug feature could allow the detection of LFPS signals having slow transition times (e.g. 4 nSec) and low frequency differential noise (e.g. 500 MHz). The later can create noise glitches taking place over man than 1/2 cycle when DCD is taken into consideration. 1'b0 : Disabled 1'b1 : Enabled" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_SIGDET_TUNE_5" width="1" begin="5" end="5" resetval="0x0" description="Receiver signal detect one comparator mode: Enables one comparator mode, as a power reduction option, by driving the rxda_sd_onecomp_mode_en signal to the analog. 1'b0 : Both signal detect comparators functioning. 1'b1 : One signal detect comparator functioning." range="5" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_SIGDET_TUNE_4" width="1" begin="4" end="4" resetval="0x0" description="Receiver signal detect DC coupled path enable: Enables a DC coupled path to the signal detect for verification and testability purposes, by driving the rxda_sd_dcpath_en signal to the analog. 1'b0 : Disabled 1'b1 : Enabled" range="4" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_SIGDET_TUNE_2_0" width="3" begin="2" end="0" resetval="0x2" description="Signal detect level: Sets the reference voltage level at which the comparators will detect a signal by driving the rxda_sd_siglvl_n signal going to the analog.  The following specifies the encoding of this signal. 3'b000 : 8'b11111110 : Min 3'b001 : 8'b11111101 ... 3'b110 : 8'b10111111 3'b111 : 8'b01111111 : Max" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_DIAG_SD_TEST" acronym="WIZ16B8M4CT3_RX_DIAG_SD_TEST" offset="0x3D4" width="32" description="">
		<bitfield id="RX_DIAG_SD_TEST_3" width="1" begin="3" end="3" resetval="0x0" description="LFPS detected low test bit: This bit can be used to detect if the rx_lfps_detect is driven to a low state.  The following procedure can be used to detect this condition. Write this bit to a 1'b1. Read this bit. If the value of the read bit is 1'b0, rx_lfps_detect is driven to a low state between the write and the read.    Note: If rx_lfps_detect is already driven to a low state at the time of the write, the bit will not be set to 1'b1." range="3" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_SD_TEST_2" width="1" begin="2" end="2" resetval="0x0" description="LFPS detected high test bit:  This bit can be used to detect if the rx_lfps_detect is driven to a high state.  The following procedure can be used to detect this condition. Write this bit to a 1'b1. Read this bit. If the value of the read bit is 1'b0, rx_lfps_detect is driven to a high state between the write and the read.  Note: If rx_lfps_detect is already driven to a high state at the time of the write, the bit will not be set to 1'b1." range="2" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_SD_TEST_1" width="1" begin="1" end="1" resetval="0x0" description="Signal detected low test bit:  This bit can be used to detect if the rx_signal_detect is driven to a low state.  The following procedure can be used to detect this condition. Write this bit to a 1'b1. Read this bit. If the value of the read bit is 1'b0, rx_signal_detect is driven to a low state between the write and the read.  Note: If rx_signal_detect is already driven to a low state at the time of the write, the bit will not be set to 1'b1." range="1" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_SD_TEST_0" width="1" begin="0" end="0" resetval="0x0" description="Signal detected high test bit: This bit can be used to detect if the rx_signal_detect is driven to a high state.  The following procedure can be used to detect this condition. Write this bit to a 1'b1. Read this bit. If the value of the read bit is 1'b0, rx_signal_detect is driven to a high state between the write and the read.  Note: If rx_signal_detect is already driven to a high state at the time of the write, the bit will not be set to 1'b1." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL" acronym="WIZ16B8M4CT3_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL" offset="0x3D8" width="32" description="">
		<bitfield id="RX_DIAG_SH_SLC_IPP_14_8" width="7" begin="30" end="24" resetval="0x0" description="RX sampler latch calibration I even positive code: RX sampler latch calibration I even positive code signal value, as it is currently captured in the sample and hold latches." range="30 - 24" rwaccess="R"/> 
		<bitfield id="RX_DIAG_SH_SLC_IPP_6_0" width="7" begin="22" end="16" resetval="0x0" description="RX sampler latch calibration I odd positive code: RX sampler latch calibration I odd positive code signal value, as it is currently captured in the sample and hold latches." range="22 - 16" rwaccess="R"/> 
		<bitfield id="RX_DIAG_SAMP_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="RX sampler latch range extend: Controls the range of the RX sampler calibration, by driving the rxda_sampler_latch_cal_range_ext signal to the analog. 1'b0 : Normal range 1'b1 : Extended range (adds approximately 1.4 mV per step or 21 mV total.)" range="1" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_SAMP_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Analog sampler rxda_dfe_0p5ui_mode_en signal control: Selects which delayed I data is to be used to unroll the Q data in the sampler.  1'b0: The I data that occurs 1.5 UI before the Q data is used to select the proper Q sample. 1'b1: The I data that occurs 0.5 UI before the corresponding Q data is used to select the proper Q sample. Note: The signal controlled by this register is forced to 1'b0 when RX sampler latch calibration is running." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM" acronym="WIZ16B8M4CT3_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM" offset="0x3DC" width="32" description="">
		<bitfield id="RX_DIAG_SH_SLC_QPP_14_8" width="7" begin="30" end="24" resetval="0x0" description="RX sampler latch calibration Q even positive code: RX sampler latch calibration Q even positive code signal value, as it is currently captured in the sample and hold latches." range="30 - 24" rwaccess="R"/> 
		<bitfield id="RX_DIAG_SH_SLC_QPP_6_0" width="7" begin="22" end="16" resetval="0x0" description="RX sampler latch calibration Q odd positive code: RX sampler latch calibration Q odd positive code signal value, as it is currently captured in the sample and hold latches." range="22 - 16" rwaccess="R"/> 
		<bitfield id="RX_DIAG_SH_SLC_IPM_14_8" width="7" begin="14" end="8" resetval="0x0" description="RX sampler latch calibration I even negative code: RX sampler latch calibration I even negative code signal value, as it is currently captured in the sample and hold latches." range="14 - 8" rwaccess="R"/> 
		<bitfield id="RX_DIAG_SH_SLC_IPM_6_0" width="7" begin="6" end="0" resetval="0x0" description="RX sampler latch calibration I odd negative code: RX sampler latch calibration I odd negative code signal value, as it is currently captured in the sample and hold latches." range="6 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM" acronym="WIZ16B8M4CT3_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM" offset="0x3E0" width="32" description="">
		<bitfield id="RX_DIAG_SH_SLC_EPP_14_8" width="7" begin="30" end="24" resetval="0x0" description="RX sampler latch calibration E even positive code: RX sampler latch calibration E even positive code signal value, as it is currently captured in the sample and hold latches." range="30 - 24" rwaccess="R"/> 
		<bitfield id="RX_DIAG_SH_SLC_EPP_6_0" width="7" begin="22" end="16" resetval="0x0" description="RX sampler latch calibration E odd positive code: RX sampler latch calibration E odd positive code signal value, as it is currently captured in the sample and hold latches." range="22 - 16" rwaccess="R"/> 
		<bitfield id="RX_DIAG_SH_SLC_QPM_14_8" width="7" begin="14" end="8" resetval="0x0" description="RX sampler latch calibration Q even negative code: RX sampler latch calibration Q even negative code signal value, as it is currently captured in the sample and hold latches." range="14 - 8" rwaccess="R"/> 
		<bitfield id="RX_DIAG_SH_SLC_QPM_6_0" width="7" begin="6" end="0" resetval="0x0" description="RX sampler latch calibration Q odd negative code: RX sampler latch calibration Q odd negative code signal value, as it is currently captured in the sample and hold latches." range="6 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_DIAG_SH_SLC_EPM" acronym="WIZ16B8M4CT3_RX_DIAG_SH_SLC_EPM" offset="0x3E4" width="32" description="">
		<bitfield id="RX_DIAG_SH_SLC_EPM_14_8" width="7" begin="14" end="8" resetval="0x0" description="RX sampler latch calibration E even negative code: RX sampler latch calibration E even negative code signal value, as it is currently captured in the sample and hold latches." range="14 - 8" rwaccess="R"/> 
		<bitfield id="RX_DIAG_SH_SLC_EPM_6_0" width="7" begin="6" end="0" resetval="0x0" description="RX sampler latch calibration E odd negative code: RX sampler latch calibration E odd negative code signal value, as it is currently captured in the sample and hold latches." range="6 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE" acronym="WIZ16B8M4CT3_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE" offset="0x3E8" width="32" description="">
		<bitfield id="RX_DIAG_PI_CAP_14_12" width="3" begin="30" end="28" resetval="0x0" description="PI capacitor selection standard mode 3: This field is used to implement waveform shaping inside the PI CML cells, by changing the capacitive loading.  As the data rate decreases, this is used to increase cap loading, to maintain semi-sinusoidal wave shapes inside the PI CML input buffers and mixers, by driving the rxda_pi_cap_sel signal going into the analog, when xcvr_standard_mode is set to 2'b11.  The following is the encoding of this field. 3'b000: Data rates X 1.25 Gbps 3'b001: Data rates X= 1.25 Gbps 3'b010 - 3'b111: Reserved" range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_PI_CAP_10_8" width="3" begin="26" end="24" resetval="0x0" description="PI capacitor selection standard mode 2: This field is used to implement waveform shaping inside the PI CML cells, by changing the capacitive loading.  As the data rate decreases, this is used to increase cap loading, to maintain semi-sinusoidal wave shapes inside the PI CML input buffers and mixers, by driving the rxda_pi_cap_sel signal going into the analog, when xcvr_standard_mode is set to 2'b10.  The following is the encoding of this field. 3'b000: Data rates X 1.25 Gbps 3'b001: Data rates X= 1.25 Gbps 3'b010 - 3'b111: Reserved" range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_PI_CAP_6_4" width="3" begin="22" end="20" resetval="0x0" description="PI capacitor selection standard mode 1: This field is used to implement waveform shaping inside the PI CML cells, by changing the capacitive loading.  As the data rate decreases, this is used to increase cap loading, to maintain semi-sinusoidal wave shapes inside the PI CML input buffers and mixers, by driving the rxda_pi_cap_sel signal going into the analog, when xcvr_standard_mode is set to 2'b01.  The following is the encoding of this field. 3'b000: Data rates X 1.25 Gbps 3'b001: Data rates X= 1.25 Gbps 3'b010 - 3'b111: Reserved" range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_PI_CAP_2_0" width="3" begin="18" end="16" resetval="0x0" description="PI capacitor selection standard mode 0: This field is used to implement waveform shaping inside the PI CML cells, by changing the capacitive loading.  As the data rate decreases, this is used to increase cap loading, to maintain semi-sinusoidal wave shapes inside the PI CML input buffers and mixers, by driving the rxda_pi_cap_sel signal going into the analog, when xcvr_standard_mode is set to 2'b00.  The following is the encoding of this field. 3'b000: Data rates X 1.25 Gbps 3'b001: Data rates X= 1.25 Gbps 3'b010 - 3'b111: Reserved" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_PI_RATE_14_12" width="3" begin="14" end="12" resetval="0x0" description="PI rate selection standard mode 3: This field is used to scale the power of the CML cells inside the PI to tune it for a given data rate, by driving the rxda_pi_rate_sel signal going into the analog, when xcvr_standard_mode is set to 2'b11.  The following is the encoding of this field. 3'b000: 1/2X power scaling for the CML cells.  This should be the default setting for 2.5G data rates.  3'b001:1X power scaling for the CML cells.  This should be the default setting for 5G data rates. 3'b010: Reserved 3'b011: 2X power scaling for the CML cells.  This should be the default setting for 10G data rates. 3'b100 - 3'b111: Reserved" range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_PI_RATE_10_8" width="3" begin="10" end="8" resetval="0x3" description="PI rate selection standard mode 2: This field is used to scale the power of the CML cells inside the PI to tune it for a given data rate, by driving the rxda_pi_rate_sel signal going into the analog, when xcvr_standard_mode is set to 2'b10.  The following is the encoding of this field. 3'b000: 1/2X power scaling for the CML cells.  This should be the default setting for 2.5G data rates.  3'b001:1X power scaling for the CML cells.  This should be the default setting for 5G data rates. 3'b010: Reserved 3'b011: 2X power scaling for the CML cells.  This should be the default setting for 10G data rates. 3'b100 - 3'b111: Reserved" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_PI_RATE_6_4" width="3" begin="6" end="4" resetval="0x1" description="PI rate selection standard mode 1: This field is used to scale the power of the CML cells inside the PI to tune it for a given data rate, by driving the rxda_pi_rate_sel signal going into the analog, when xcvr_standard_mode is set to 2'b01.  The following is the encoding of this field. 3'b000: 1/2X power scaling for the CML cells.  This should be the default setting for 2.5G data rates.  3'b001:1X power scaling for the CML cells.  This should be the default setting for 5G data rates. 3'b010: Reserved 3'b011: 2X power scaling for the CML cells.  This should be the default setting for 10G data rates. 3'b100 - 3'b111: Reserved" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_PI_RATE_2_0" width="3" begin="2" end="0" resetval="0x1" description="PI rate selection standard mode 0: This field is used to scale the power of the CML cells inside the PI to tune it for a given data rate, by driving the rxda_pi_rate_sel signal going into the analog, when xcvr_standard_mode is set to 2'b00.  The following is the encoding of this field. 3'b000: 1/2X power scaling for the CML cells.  This should be the default setting for 2.5G data rates.  3'b001:1X power scaling for the CML cells.  This should be the default setting for 5G data rates. 3'b010: Reserved 3'b011: 2X power scaling for the CML cells.  This should be the default setting for 10G data rates. 3'b100 - 3'b111: Reserved" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_DIAG_PI_TUNE" acronym="WIZ16B8M4CT3_RX_DIAG_PI_TUNE" offset="0x3EC" width="32" description="">
		<bitfield id="RX_DIAG_PI_TUNE_7" width="1" begin="7" end="7" resetval="0x0" description="Receiver CML to CMOS rate select value standard mode 3: This bit will drive the rxda_c2c_rate_sel  signal going into the analog, when xcvr_standard_mode is set to 2'b11. 1'b0 : High resistance 1'b1 : Low resistance" range="7" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_PI_TUNE_6" width="1" begin="6" end="6" resetval="0x1" description="Receiver CML to CMOS rate select value standard mode 2: This bit will drive the rxda_c2c_rate_sel  signal going into the analog, when xcvr_standard_mode is set to 2'b10. 1'b0 : High resistance 1'b1 : Low resistance" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_PI_TUNE_5" width="1" begin="5" end="5" resetval="0x1" description="Receiver CML to CMOS rate select value standard mode 1: This bit will drive the rxda_c2c_rate_sel  signal going into the analog, when xcvr_standard_mode is set to 2'b01. 1'b0 : High resistance 1'b1 : Low resistance" range="5" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_PI_TUNE_4" width="1" begin="4" end="4" resetval="0x0" description="Receiver CML to CMOS rate select value standard mode 0: This bit will drive the rxda_c2c_rate_sel  signal going into the analog, when xcvr_standard_mode is set to 2'b00. 1'b0 : High resistance 1'b1 : Low resistance" range="4" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_PI_TUNE_0" width="1" begin="0" end="0" resetval="0x1" description="PI current select: Selects either the external based bias or the poly based bias for the PI, by driving the rxda_pi_cur_sel signal going into the analog. 1'b0: Poly based bias 1'b1: External based bias" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL" acronym="WIZ16B8M4CT3_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL" offset="0x3F0" width="32" description="">
		<bitfield id="RX_DIAG_RST_DIAG_5" width="1" begin="21" end="21" resetval="0x0" description="Current state of the rxda_clk_reset_n reset." range="21" rwaccess="R"/> 
		<bitfield id="RX_DIAG_RST_DIAG_4" width="1" begin="20" end="20" resetval="0x0" description="Current state of the rx_dig_reset_n reset." range="20" rwaccess="R"/> 
		<bitfield id="RX_DIAG_RST_DIAG_3" width="1" begin="19" end="19" resetval="0x0" description="Current state of the rxda_cdrlf_reset_n reset." range="19" rwaccess="R"/> 
		<bitfield id="RX_DIAG_RST_DIAG_2" width="1" begin="18" end="18" resetval="0x0" description="Current state of the rx_ree_fcn_reset_n reset." range="18" rwaccess="R"/> 
		<bitfield id="RX_DIAG_RST_DIAG_1" width="1" begin="17" end="17" resetval="0x0" description="Current state of the rx_ree_ctrl_reset_n reset." range="17" rwaccess="R"/> 
		<bitfield id="RX_DIAG_RST_DIAG_0" width="1" begin="16" end="16" resetval="0x0" description="Current state of the rx_lfps_det_filter_reset_n reset." range="16" rwaccess="R"/> 
		<bitfield id="RX_DIAG_LPBK_CTRL_5_4" width="2" begin="5" end="4" resetval="0x0" description="Recovered clock loopback select: Selects which recovered clock to use when recovered clock loopback is enabled. 2'b00: I clock. 2'b01: Q clock 2'b10: E clock." range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_LPBK_CTRL_3_0" width="4" begin="3" end="0" resetval="0x0" description="Attenuation settings: Sets the attenuation for the ISI generation loopback filter, as specified below. 4'b0000 : 6 dB 4'b0001 ... 4'b0101 : 13 dB ... 4'b1000 : 16 dB ... 4'b1100 : 23 dB ... 4'b1101 4'b1110 : Highest attenuation 4'b1111 : High impedance" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_RX_DIAG_ACYA__RX_DIAG_DCYA" acronym="WIZ16B8M4CT3_RX_DIAG_ACYA__RX_DIAG_DCYA" offset="0x3FC" width="32" description="">
		<bitfield id="RX_DIAG_ACYA_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved - spare" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_ACYA_7" width="1" begin="23" end="23" resetval="0x0" description="Serial loopback sampler setup time reduction select (TX only lane implementation): For TX only lane implementations, this bit can be used to reduce the setup time (providing more hold margin) for the serial loopback data.  This function is in place, in case there are unexpected timing issues, due to the lack of a CDRLF in the transmit only lane implementations. 1'b0: Default setup time 1'b1: Reduced setup time" range="23" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_ACYA_6_2" width="5" begin="22" end="18" resetval="0x0" description="Reserved - spare" range="22 - 18" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_ACYA_1" width="1" begin="17" end="17" resetval="0x0" description="Force receiver signal detect clock enable: This bit is used to force the receiver signal detect clock (rxda_sd_clk) driven from the analog to be enabled, independent of whether the analog signal detect function is enabled or not. 1'b0: Clock not forced to be enabled 1'b1: Clock forced to be enabled" range="17" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_ACYA_0" width="1" begin="16" end="16" resetval="0x0" description="Full rate clock duty cycle correction enable: Enables the analog duty cycle correction function for the full rate clock that drives the divide by 2 circuit to generate the half rate I and Q clocks. 1'b0: Enabled 1'b1: Disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="RX_DIAG_DCYA_15_0" width="16" begin="15" end="0" resetval="0x0" description="Reserved - spare" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1" acronym="WIZ16B8M4CT3_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1" offset="0x0" width="32" description="">
		<bitfield id="PHY_PIPE_CMN_CTRL2_15_12" width="4" begin="31" end="28" resetval="0x11" description="USB SuperSpeed Tx LFPS Stretch : Minimum number of data rate clock cycles in which PMA tx_lfps_en signal is asserted for USB SuperSpeed rate.  Number of data rate clock cycles must be X 1 PMA RefClk cycle." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL2_11_8" width="4" begin="27" end="24" resetval="0x13" description="USB SuperSpeedPlus Tx LFPS Stretch : Minimum number of data rate clock cycles in which PMA tx_lfps_en signal is asserted for USB SuperSpeedPlus rate.  Number of data rate clock cycles must be X 1 PMA RefClk cycle." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL2_6" width="1" begin="22" end="22" resetval="0x1" description="PCIe PCS TX electrical idle pre release:When this bit is set, the TX electrical idle release to the PMA is advanced 1 cycle to allow the adjustment of the datapath timing" range="22" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL2_5" width="1" begin="21" end="21" resetval="0x0" description="RX equaliser complete mask: When this bit is cleared, the PHY will return direction change of 0 when PMA indicates evaluation complete. Subsequent evaluation requests would clear the PMA iteration counters. When set high, the PMA equalization complete signal is ignored." range="21" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL2_4" width="1" begin="20" end="20" resetval="0x1" description="PCIe PCS EIOS cycle error mask: When this bit is enabled and the pipe rx interface is outputting an EIOS symbol, decode errors will be masked out" range="20" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL2_3" width="1" begin="19" end="19" resetval="0x0" description="USB Gen 2 Bit Error Correction Disable:  When this bit is high, bit error correction on SKP and SDS symbols is disabled." range="19" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL2_2" width="1" begin="18" end="18" resetval="0x0" description="USB PIPE3 Compatibility Mode enable : When this bit is set to 1, USB PIPE3 compatibility mode is enabled.  In this mode, when operating in nominal empty Elasticity Buffer mode, when the EB buffer goes empty, instead of de-asserting PIPE RxDataValid, a USB SKIP OS is inserted into the data stream.  This is the behavior as defined in PIPE version 3.  When this bit is low, PIPE RxDataValid is de-asserted when the EB buffer goes empty, as recommended by PIPE version 4." range="18" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL2_1" width="1" begin="17" end="17" resetval="0x0" description="USB Loopback Slave Error Count disable: When this bit is set to 1, disables the error count for US loopback slave, such that the error count is not inserted into the BCNT OS." range="17" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL2_0" width="1" begin="16" end="16" resetval="0x1" description="USB Elasticity Buffer Re-align enable: When this bit is set to 1, when Rx for a USB link is initially started, the elasticity buffer is re-aligned to its idle point upon seeing 3 consecutive COMMAs (i.e. from TS1/TS2s) in the same relative bit position.  The purpose of this is to re-align the elasticity buffer (i.e. CTC) after receiving the TSEQ data, which contains no SKIP OSs." range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL1_12" width="1" begin="12" end="12" resetval="0x0" description="PHY APB access timeout:  When set, an APB read/write request to PHY registers failed (i.e. timed out).  When set, this bit is cleared upon read." range="12" rwaccess="RTR"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL1_10" width="1" begin="10" end="10" resetval="0x1" description="PCIe PCS Comma realign: This field controls the comma alignment state machine to re-align to new bit position without going to loss of sync state. The requirement of the new bit position should meet the number of COMMAs as per Symbol unlock count register definition. When new bit position is identified the comma alignment state machine remains in sync state with the alignment now locked to the new bit position. This field needs to be programmed during the PHY initialization routine before training sequences are received.  The effect here is that pipe_rx_valid is not de-asserted upon re-alignment.  When this bit is 0, pipe_rx_valid will be de-asserted upon loss of COMMA lock and subsequent re-alignment.  Applies for PCIe Gen 1/2 and USB3.1 Gen 1 only. ()" range="10" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL1_9" width="1" begin="9" end="9" resetval="0x0" description="Block alignment clear on EIOS : When set, upon receiving a PCIe EIOS, 128b/130b block alignment is reset regardless of Rx signal detect from the PMA (applies for PCIe Gen 3 only). ()" range="9" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL1_8" width="1" begin="8" end="8" resetval="0x0" description="Comma alignment clear on EIOS : When set, upon receiving a PCIe EIOS, Comma Alignment is reset regardless of Rx signal detect from the PMA (applies for PCIe Gen 1/2 only). ()" range="8" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL1_7" width="1" begin="7" end="7" resetval="0x0" description="Block alignment ignore Rx SigDetect : When set, 128b/13xb block alignment will not be reset due to loss of signal detection from the PMA (applies for PCIe Gen 3 and USB3.1 Gen 2 only). ()" range="7" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL1_6" width="1" begin="6" end="6" resetval="0x0" description="Comma alignment ignore Rx SigDetect : When set, Comma alignment will not be reset due to loss of signal detection from the PMA (applies for PCIe Gen 1/2 and USB3.1 Gen 1 only). ()" range="6" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL1_5_4" width="2" begin="5" end="4" resetval="0x0" description="Rx signal detect delay : Selects the number of clock cycles of delay to add to the PMA signal detect when the bit alignment blocks should be reset after losing signal. ()" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL1_1" width="1" begin="1" end="1" resetval="0x0" description="RefClk disable override: 1 = overrides turning off reference clock receiver by forcing cmn_refclk_disable PMA input low.  0 = normal control of cmn_refclk_disable PMA input by PHY logic. ()" range="1" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_CMN_CTRL1_0" width="1" begin="0" end="0" resetval="0x0" description="PHY RefClk enable input ingnore : 0 = ignore phy_en_refclk PHY input (forces low internally).  1 = phy_en_refclk_used as specified for controling enable/disable of cmn_refclk_Xp/mX. ()" range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1" acronym="WIZ16B8M4CT3_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1" offset="0x4" width="32" description="">
		<bitfield id="PHY_PIPE_COM_LOCK_CFG2_15_8" width="8" begin="31" end="24" resetval="0x8" description="PCIe PCS Comma lock count fast: The number of COMMA symbols that needs to be seen in the same bit position for the comma state machine to lock. This field is used while the PCS is in P0 state after an EIOS has been seen, ie detecting FTS" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_COM_LOCK_CFG2_7_0" width="8" begin="23" end="16" resetval="0x32" description="PCIe PCS Comma lock count: The number of COMMA symbols that needs to be seen in the same bit position for the comma state machine to lock. This field is used while the PCS is transitioning back to the P0 power state." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_COM_LOCK_CFG1_15_12" width="4" begin="15" end="12" resetval="0x4" description="PCIe PCS Comma unlock count: The number of COMMA symbols that need to be seen in the wrong bit position before the comma alignment state machine will transition to RESYNC or LOS state" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_COM_LOCK_CFG1_11_0" width="12" begin="11" end="0" resetval="0x1024" description="PCIe PCS Comma full lock count: The number of COMMA symbols that need to be seen in the same bit position for the comma alignment state machine to lock. The field is used for initial reset lock." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG" acronym="WIZ16B8M4CT3_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG" offset="0x8" width="32" description="">
		<bitfield id="PHY_PIPE_LANE_DSBL_7_0" width="8" begin="23" end="16" resetval="0x0" description="PIPE lane disable: Each bit corresponds to a lane (i.e. bit [0] -X lane 0, bit [1] -X lane 1, etc).  When set the corresponding PIPE lane is disabled.  Lanes that are disabled will transmit electrical idle and will not return any data on PIPE Rx interface.  Used to disable unused lanes in a multi-lane PCIe link.  (The PMA transceiver corresponding to lane will be placed in suspend.)" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_EIE_LOCK_CFG_15_12" width="4" begin="15" end="12" resetval="0x1" description="EIE lock count fast: The number of EIEOS blocks that need to be seen in the same bit postion for the alignment state machine to lock for Gen3/4. The field is used while the PCS is in P0 state after an EIEOS has been seen" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_EIE_LOCK_CFG_11_8" width="4" begin="11" end="8" resetval="0x3" description="EIE lock count : The number of EIEOS blocks that need to be seen in the same bit postion for the alignment state machine to lock for Gen3/4. The field is used while the PCS is transitioning out of a power state change and not performing a rate change" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_EIE_LOCK_CFG_7_0" width="8" begin="7" end="0" resetval="0x127" description="EIE full lock count: The number of EIEOS blocks that need to be seen in the same bit postion for the alignment state machine to lock for Gen3/4. The field is used for initial after reset lock or lock after a rate change" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH" acronym="WIZ16B8M4CT3_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH" offset="0xC" width="32" description="">
		<bitfield id="PHY_PIPE_RX_ELEC_IDLE_DLY_15_10" width="6" begin="31" end="26" resetval="0x15" description="PCIe PCS L1.x exit Rx electrical idle force fast count :  Counter load value to hold PIPE Rx Electrical Idle high upon exit from L1.x.  Counter is loaded and starts counting down after phy_l*_rx_elec_idle_det_en is asserted high.  Default is 500 nsec.  This counter accounts for time to power on just the analog Rx signal detect block.  Based on reference clock cycles (25 MHz default).  Minimum value = 6'd0." range="31 - 26" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_RX_ELEC_IDLE_DLY_9_0" width="10" begin="25" end="16" resetval="0x150" description="PCIe PCS L1.x exit Rx electrical idle force full count : Counter load value to hold PIPE Rx Electrical Idle high upon exit from L1.x when the PMA common was powered down.  Counter is loaded and starts counting down upon de-assertion of PMA cmn_ref_clk_disable (upon de-assertion of phy_l*_ent_l1_x for first link).  Default is 6 usec.  This counter accounts for time to power on the bias and decap and only takes effect if the PMA was suspended.  Based on reference clock cycles (25 MHz default).  Minimum value = 10'd1." range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_RCV_DET_INH_15_0" width="16" begin="15" end="0" resetval="0x15625" description="PCS Receiver Detect Inhibit Counter Load Value:  Counter load value to delay receiver detection request to PMA until PMA common mode is within the required range.  The timer (running on divided reference clock from PMA) starts once the PMA common has completed startup.  If receiver detect request is received while timer has not expired, the PCS will wait until the timer expires before signaling the request to the PMA.  Load value is specified in multiples of 4x the divider reference clock period (typically 40 nsec for 100 MHz reference clock input frequency) for a 2.5 msec inhibit time." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_ISO_CMN_CTRL" acronym="WIZ16B8M4CT3_PHY_ISO_CMN_CTRL" offset="0x10" width="32" description="">
		<bitfield id="PHY_ISO_CMN_CTRL_12" width="1" begin="12" end="12" resetval="0x0" description="Current value of phy_refclk_reqd PHY output." range="12" rwaccess="R"/> 
		<bitfield id="PHY_ISO_CMN_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="Drives phy_en_refclk PHY input when in PHY macro and PMA isolation mode." range="8" rwaccess="R/W"/> 
		<bitfield id="PHY_ISO_CMN_CTRL_5" width="1" begin="5" end="5" resetval="0x0" description="Drives phy_pma_suspend_override PHY input when in PHY macro and PMA isolation mode." range="5" rwaccess="R/W"/> 
		<bitfield id="PHY_ISO_CMN_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="Drives refclk_rcvr_pwrdn internal PHY signal when in PHY macro and PMA isolation mode (1 = powers down the reference clock receiver).  During normal operation, refclk_rcvr_pwrdn is driven from ~abp_preset_n, which powers down the reference clock receiver when the PHY is disabled." range="4" rwaccess="R/W"/> 
		<bitfield id="PHY_ISO_CMN_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Drives phy_reset_n PHY input when in PHY macro and PMA isolation mode." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_STATE_CHG_TIMEOUT" acronym="WIZ16B8M4CT3_PHY_STATE_CHG_TIMEOUT" offset="0x14" width="32" description="">
		<bitfield id="PHY_STATE_CHG_TIMEOUT_15_0" width="16" begin="15" end="0" resetval="0x12500" description="State change timeout: Bits [19:4] of the state change timeout (bits [3:0] are zero).  The timeout is the maximum number of APB clock cycles (abp_pclk) that are allowed for completion of a PHY power state change for the link.  If the timeout expires, phy_interrupt_ln_XX for the associated lane is asserted and interrupt status register bit is set.  For maximum allowed APB clock frequency, this provides 5.2 msec maximum timeout.  Default is set for 1 msec for the maximum APB clock frequency." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG" acronym="WIZ16B8M4CT3_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG" offset="0x1C" width="32" description="">
		<bitfield id="PHY_AUTO_CFG_SPDUP_3" width="1" begin="19" end="19" resetval="0x0" description="Speedup configuration complete: 1 = PHY speedup configuration is complete, 0 = not complete." range="19" rwaccess="R"/> 
		<bitfield id="PHY_AUTO_CFG_SPDUP_2" width="1" begin="18" end="18" resetval="0x0" description="Speedup configuration stall:  1 = upon completion of PHY speedup configuration, do not release reset to PMA until this bit is cleared, 0 = release reset to PMA upon completion of PHY speedup configuration.  Do not set high when [1] = 0." range="18" rwaccess="R/W"/> 
		<bitfield id="PHY_AUTO_CFG_SPDUP_1" width="1" begin="17" end="17" resetval="0x0" description="Speedup configuration enable:  If set to 1 upon de-assertion (high) of phy_reset_n, the PHY will be configured for simulation speedup.  Only for use in RTL or gate-level simulations.  Not for use in silicon." range="17" rwaccess="R/W"/> 
		<bitfield id="PHY_PLL_CFG_1" width="1" begin="1" end="1" resetval="0x0" description="PLL configuration:  0 = PHY configured to only use PLL0 / PLL1 disabled.  1 = PHY configured to use both PLL0 and PLL1." range="1" rwaccess="R/W"/> 
		<bitfield id="PHY_PLL_CFG_0" width="1" begin="0" end="0" resetval="0x1" description="Single link PCIe configuration :  1 = PHY configured such that there is only a single PCIe link (1xN) and all PCIe rates will be driven by PLL0.  Any other links are not PCIe and will not use PLL0.  0 = ALl other configurations.  This is a static configuration, which can only be changed while phy_reset_n is asserted low." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_REFCLK_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_LOW" acronym="WIZ16B8M4CT3_PHY_REFCLK_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_LOW" offset="0x20" width="32" description="">
		<bitfield id="PHY_REFCLK_DET_THRES_HIGH_15_0" width="16" begin="31" end="16" resetval="0x10050" description="External Reference Clock Active Detect High Threshold:  This is the maximum number of external reference clock cycles which must be counted during the measurement interval to indicate a valid clock detected. The default value is based on 100MHz reference clock frequency and 10 MHZ apb_pclk frequency." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_REFCLK_DET_THRES_LOW_15_0" width="16" begin="15" end="0" resetval="0x450" description="External Reference Clock Active Detect Low Threshold:  This is the minimum number of external reference clock cycles which must be counted during the measurement interval to indicate a valid clock detected. The default value is based on 100MHz reference clock external frequency and 200 MHz (max) apb_pclk frequency." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_REFCLK_DET_OP_DELAY__PHY_REFCLK_DET_INTERVAL" acronym="WIZ16B8M4CT3_PHY_REFCLK_DET_OP_DELAY__PHY_REFCLK_DET_INTERVAL" offset="0x24" width="32" description="">
		<bitfield id="PHY_REFCLK_DET_OP_DELAY_15_8" width="8" begin="31" end="24" resetval="0x16" description="External Reference Clock Active Detect End Delay:  This is the number of apb_pclk cycles to wait upon completion of measurement interval before capturing the result (accounts for synchronization delays)." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_REFCLK_DET_OP_DELAY_7_0" width="8" begin="23" end="16" resetval="0x100" description="External Reference Clock Active Detect  Start Delay:  This is the number of apb_pclk cycles to wait prior to start of measurement interval (accounts for enable delay of reference clock in PMA)." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_REFCLK_DET_INTERVAL_15_0" width="16" begin="15" end="0" resetval="0x1000" description="External Reference Clock Active Detect Measurement Interval:  This is the number of apb_pclk cycles in which to count external reference clock cycles. The default corresponds to 5 us for 200 MHz apb_clk and 100 us for 10 MHz apb_clock." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_REFCLK_DET_ISO_CTRL" acronym="WIZ16B8M4CT3_PHY_REFCLK_DET_ISO_CTRL" offset="0x28" width="32" description="">
		<bitfield id="PHY_REFCLK_DET_ISO_CTRL_12" width="1" begin="12" end="12" resetval="0x0" description="Captures the current value of the pma_cmn_ext_refclk_detected_cfg PHY input." range="12" rwaccess="R"/> 
		<bitfield id="PHY_REFCLK_DET_ISO_CTRL_9" width="1" begin="9" end="9" resetval="0x0" description="Current value of pma_cmn_ext_refclk_detected PHY output." range="9" rwaccess="R"/> 
		<bitfield id="PHY_REFCLK_DET_ISO_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="Current value of pma_cmn_ext_refclk_detected_valid PHY output." range="8" rwaccess="R"/> 
		<bitfield id="PHY_REFCLK_DET_ISO_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="External Reference Clock Active Detect Start: Write with 1 to initiate an external reference clock active detect operation. Any previous operation must have completed prior to writing with 1." range="0" rwaccess="W"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0" acronym="WIZ16B8M4CT3_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0" offset="0x40" width="32" description="">
		<bitfield id="PHY_PIPE_USB3_GEN2_PRE_CFG1_15_8" width="8" begin="31" end="24" resetval="0x0" description="USB3 Gen 2 transmit pre-shoot multiplier configuration 3:  For a lane configured for USB3 mode at Gen 3 data rate, sets the multiplier configuration for the Tx de-emphasis pre-shoot (C-1) when pipe_lXX_tx_deemphasis[1:0] == 0b11 for the associated lane. Default: 0." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_USB3_GEN2_PRE_CFG1_7_0" width="8" begin="23" end="16" resetval="0x0" description="USB3 Gen 2 transmit pre-shoot multiplier configuration 2:  For a lane configured for USB3 mode at Gen 3 data rate, sets the multiplier configuration for the Tx de-emphasis pre-shoot (C1) when pipe_lXX_tx_deemphasis[1:0] == 0b10 for the associated lane. Default:  0." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_USB3_GEN2_PRE_CFG0_15_8" width="8" begin="15" end="8" resetval="0x10" description="USB3 Gen 2 transmit pre-shoot multiplier configuration 1:  For a lane configured for USB3 mode at Gen 3 data rate, sets the multiplier configuration for the Tx de-emphasis pre-shoot (C-1) when pipe_lXX_tx_deemphasis[1:0] == 0b01 for the associated lane. Default: 5/64." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_USB3_GEN2_PRE_CFG0_7_0" width="8" begin="7" end="0" resetval="0x10" description="USB3 Gen 2 transmit pre-shoot multiplier configuration 0:  For a lane configured for USB3 mode at Gen 3 data rate, sets the multiplier configuration for the Tx de-emphasis pre-shoot (C-1) when pipe_lXX_tx_deemphasis[1:0] == 0b00 for the associated lane.  The multiplier is set based on: Default:  5/64." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0" acronym="WIZ16B8M4CT3_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0" offset="0x44" width="32" description="">
		<bitfield id="PHY_PIPE_USB3_GEN2_POST_CFG1_15_8" width="8" begin="31" end="24" resetval="0x0" description="USB3 Gen 2 transmit pre-shoot multiplier configuration 3:  For a lane configured for USB3 mode at Gen 3 data rate, sets the multiplier configuration for the Tx de-emphasis (C1) when pipe_lXX_tx_deemphasis[1:0] == 0b11 for the associated lane. Default: 0." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_USB3_GEN2_POST_CFG1_7_0" width="8" begin="23" end="16" resetval="0x16" description="USB3 Gen 2 transmit pre-shoot multiplier configuration 2:  For a lane configured for USB3 mode at Gen 3 data rate, sets the multiplier configuration for the Tx de-emphasis (C1) when pipe_lXX_tx_deemphasis[1:0] == 0b10 for the associated lane. Default:  1/8." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_USB3_GEN2_POST_CFG0_15_8" width="8" begin="15" end="8" resetval="0x16" description="USB3 Gen 2 transmit pre-shoot multiplier configuration 1:  For a lane configured for USB3 mode at Gen 3 data rate, sets the multiplier configuration for the Tx de-emphasis (C1) when pipe_lXX_tx_deemphasis[1:0] == 0b01 for the associated lane. Default: 1/8." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_USB3_GEN2_POST_CFG0_7_0" width="8" begin="7" end="0" resetval="0x0" description="USB3 Gen 2 transmit pre-shoot multiplier configuration 0:  For a lane configured for USB3 mode at Gen 3 data rate, sets the multiplier configuration for the Tx de-emphasis (C1) when pipe_lXX_tx_deemphasis[1:0] == 0b00 for the associated lane. Default:  0." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL" acronym="WIZ16B8M4CT3_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL" offset="0x0" width="32" description="">
		<bitfield id="PHY_PIPE_ISO_TX_LPC_LO_13_8" width="6" begin="29" end="24" resetval="0x0" description="Current value of pipe_tx_local_tx_preset_coefficients[11:6] for the associated lane when  PHY_PCS_ISO_TX_LPC_HI[15] == 1.  Otherwise, 0." range="29 - 24" rwaccess="R"/> 
		<bitfield id="PHY_PIPE_ISO_TX_LPC_LO_5_0" width="6" begin="21" end="16" resetval="0x0" description="Current value of pipe_tx_local_tx_preset_coefficients[5:0] for the associated lane when  PHY_PCS_ISO_TX_LPC_HI[15] == 1.  Otherwise, 0." range="21 - 16" rwaccess="R"/> 
		<bitfield id="PHY_PIPE_ISO_TX_CTRL_15_12" width="4" begin="15" end="12" resetval="0x0" description="Drives pipe_tx_data_k PHY input for the associated lane when in PHY macro and PMA isolation modes." range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_ISO_TX_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="Drives pipe_tx_ones_zeros input for the associated lane when in PHY macro and PMA isolation modes." range="8" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_ISO_TX_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="Drives pipe_tx_elec_idle PHY input for the associated lane when in PHY macro and PMA isolation modes" range="4" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_ISO_TX_CTRL_3" width="1" begin="3" end="3" resetval="0x0" description="Drives pipe_tx_128b_enc_byp PHY input for the associated lane when in PHY macro and PMA isolation modes." range="3" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_ISO_TX_CTRL_2" width="1" begin="2" end="2" resetval="0x0" description="Drives pipe_tx_compliance PHY input for the associated lane when in PHY macro and PMA isolation modes." range="2" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_ISO_TX_CTRL_1_0" width="2" begin="1" end="0" resetval="0x0" description="Drives pipe_tx_pattern PHY input for the associated lane when in PHY macro and PMA isolation modes." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI" acronym="WIZ16B8M4CT3_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI" offset="0x4" width="32" description="">
		<bitfield id="PHY_PCS_ISO_TX_DMPH_LO_13_8" width="6" begin="29" end="24" resetval="0x0" description="Drives pipe_tx_deemph[11:6] PHY input for the associated lane when in PHY macro and PMA isolation mode." range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_PCS_ISO_TX_DMPH_LO_5_0" width="6" begin="21" end="16" resetval="0x0" description="Drives pipe_tx_deemph[5:0] PHY input for the associated lane when in PHY macro and PMA isolation mode." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_ISO_TX_LPC_HI_15" width="1" begin="15" end="15" resetval="0x0" description="Set upon assertion of pipe_tx_local_tx_coeff_vld PHY output for the associated lane.  Cleared upon writing PHY_PCS_ISO_TX_LPC_HI[12] with a 0." range="15" rwaccess="R"/> 
		<bitfield id="PHY_PIPE_ISO_TX_LPC_HI_12" width="1" begin="12" end="12" resetval="0x0" description="Drives pipe_tx_get_local_preset_coef PHY output for the associated lane when in PHY macro and PMA isolation modes" range="12" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_ISO_TX_LPC_HI_11_8" width="4" begin="11" end="8" resetval="0x0" description="Drives pipe_tx_local_preset_index PHY output for the associated lane when in PHY macro and PMA isolation modes." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_ISO_TX_LPC_HI_5_0" width="6" begin="5" end="0" resetval="0x0" description="Current value of pipe_tx_local_tx_preset_coefficients[17:12] for the associated lane when  PHY_PCS_ISO_TX_LPC_HI[15] == 1.  Otherwise, 0." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI" acronym="WIZ16B8M4CT3_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI" offset="0x8" width="32" description="">
		<bitfield id="PHY_PIPE_ISO_TX_FSLF_13_8" width="6" begin="29" end="24" resetval="0x0" description="Current value of pipe_tx_local_fs PHY output for the associated lane.  (Not re-synchronized to apb_pclk)" range="29 - 24" rwaccess="R"/> 
		<bitfield id="PHY_PIPE_ISO_TX_FSLF_5_0" width="6" begin="21" end="16" resetval="0x0" description="Current value of pipe_tx_local_lf PHY output for the associated lane.  (Not re-synchronized to apb_pclk)" range="21 - 16" rwaccess="R"/> 
		<bitfield id="PHY_PIPE_ISO_TX_DMPH_HI_5_0" width="6" begin="5" end="0" resetval="0x0" description="Drives pipe_tx_deemph[17:12] PHY input for the associated lane when in PHY macro and PMA isolation modes." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PCS_ISO_TX_DATA_HI__PHY_PCS_ISO_TX_DATA_LO" acronym="WIZ16B8M4CT3_PHY_PCS_ISO_TX_DATA_HI__PHY_PCS_ISO_TX_DATA_LO" offset="0xC" width="32" description="">
		<bitfield id="PHY_PCS_ISO_TX_DATA_HI_15_0" width="16" begin="31" end="16" resetval="0x0" description="Drives pipe_tx_data[31:16] PHY input for the associated lane when in PHY macro and PMA isolation mode." range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PCS_ISO_TX_DATA_LO_15_0" width="16" begin="15" end="0" resetval="0x0" description="Drives pipe_tx_data[15:0] PHY input for the associated lane when in PHY macro and PMA isolation mode." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL" acronym="WIZ16B8M4CT3_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL" offset="0x10" width="32" description="">
		<bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_12" width="1" begin="28" end="28" resetval="0x0" description="Drives pipe_invalid_request for the associated lane when in PHY macro and PMA isolation modes." range="28" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_11" width="1" begin="27" end="27" resetval="0x0" description="pipe_link_eval_dir_change[5:4] bit reversal enable.  When low, no bit reversal.  When high, the bit positions for pipe_link_eval_dir_change[5:4] PHY output for the associated lane are reversed." range="27" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_10" width="1" begin="26" end="26" resetval="0x0" description="pipe_link_eval_dir_change[3:2] bit reversal enable.  When low, no bit reversal.  When high, the bit positions for pipe_link_eval_dir_change[3:2] PHY output for the associated lane are reversed." range="26" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_9" width="1" begin="25" end="25" resetval="0x0" description="pipe_link_eval_dir_change[1:0] bit reversal enable.  When low, no bit reversal.  When high, the bit positions for pipe_link_eval_dir_change[1:0] PHY output for the associated lane are reversed.]" range="25" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_8" width="1" begin="24" end="24" resetval="0x0" description="Drives pipe_rx_eval PHY input for the associated lane when in PHY macro and PMA isolation modes." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_6" width="1" begin="22" end="22" resetval="0x1" description="Captures pipe_phy_status for Rx equalization evaluation PHY output for the associated lane (does not include power state change signaling).  Set when pipe_phy_status is high and pipe_rx_eq_eval to the PCS is high (i.e. after the isolation MUX).  Cleared upon read." range="22" rwaccess="R"/> 
		<bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_5_0" width="6" begin="21" end="16" resetval="0x0" description="pipe_link_eval_dir_change PHY output for the associated lane (prior to bit reversal logic) upon completion of Rx equalization evaluation.  Captured upon assertion of Rx equalization eval pipe_phy_status when pipe_rx_eq_eval to the PCS (i.e. after the isolation MUX) is high.  Cleared upon read.  (Not re-synchronized to apb_pclk)" range="21 - 16" rwaccess="R"/> 
		<bitfield id="PHY_PCS_ISO_RX_CTRL_15_12" width="4" begin="15" end="12" resetval="0x0" description="Current value of pipe_rx_data_k PHY output for the associated lane, when PHY_PCS_ISO_RX_CTRL[5] == 1.  Otherwise, 0.  (Not re-synchronized to apb_pclk)" range="15 - 12" rwaccess="R"/> 
		<bitfield id="PHY_PCS_ISO_RX_CTRL_9" width="1" begin="9" end="9" resetval="0x0" description="Drives pipe_rx_eq_training PHY input for the associated lane when in PHY macro and PMA isolation modes." range="9" rwaccess="R/W"/> 
		<bitfield id="PHY_PCS_ISO_RX_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="Drives pipe_rx_termination PHY input for the associated lane when in PHY macro and PMA isolation modes." range="8" rwaccess="R/W"/> 
		<bitfield id="PHY_PCS_ISO_RX_CTRL_7" width="1" begin="7" end="7" resetval="0x0" description="Drives pipe_rx_polarity PHY input for the associated lane when in PHY macro and PMA isolation modes." range="7" rwaccess="R/W"/> 
		<bitfield id="PHY_PCS_ISO_RX_CTRL_5" width="1" begin="5" end="5" resetval="0x0" description="Current value of pipe_rx_valid PHY output for the associated lane." range="5" rwaccess="R"/> 
		<bitfield id="PHY_PCS_ISO_RX_CTRL_4" width="1" begin="4" end="4" resetval="0x1" description="Current value of pipe_rx_elec_idle PHY output for the associated lane." range="4" rwaccess="R"/> 
		<bitfield id="PHY_PCS_ISO_RX_CTRL_3" width="1" begin="3" end="3" resetval="0x0" description="Current value of pipe_align_detect PHY output for the associated lane." range="3" rwaccess="R"/> 
		<bitfield id="PHY_PCS_ISO_RX_CTRL_2_0" width="3" begin="2" end="0" resetval="0x0" description="Current value of pipe_rx_status PHY output for the associated lane.  Holds the highest priority pipe_rx_status value seen, since the last register read.  Cleared upon read." range="2 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG" acronym="WIZ16B8M4CT3_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG" offset="0x14" width="32" description="">
		<bitfield id="PHY_PCS_ISO_LINK_CTRL_13" width="1" begin="29" end="29" resetval="0x0" description="Current value of phy_l*_ack_l1_x PHY output for the associated lane. ()" range="29" rwaccess="R"/> 
		<bitfield id="PHY_PCS_ISO_LINK_CTRL_12" width="1" begin="28" end="28" resetval="0x0" description="Drives the phy_l*_ent_l1_x PHY input for the associated lane when in PHY macro and PMA isolation modes.  (Link signal - for multi-lane links, master lane used for all lanes in link.)" range="28" rwaccess="R/W"/> 
		<bitfield id="PHY_PCS_ISO_LINK_CTRL_11" width="1" begin="27" end="27" resetval="0x0" description="Drives the phy_l*_rx_elec_idle_det_en PHY input for the associated lane when in PHY macro and PMA isolation modes.  (Link signal - for multi-lane links, master lane used for all lanes in link.)" range="27" rwaccess="R/W"/> 
		<bitfield id="PHY_PCS_ISO_LINK_CTRL_10" width="1" begin="26" end="26" resetval="0x0" description="Drives the phy_l*_tx_cmn_mode_en PHY input for the associated lane when in PHY macro and PMA isolation modes.  (Link signal - for multi-lane links, master lane used for all lanes in link.)" range="26" rwaccess="R/W"/> 
		<bitfield id="PHY_PCS_ISO_LINK_CTRL_9_8" width="2" begin="25" end="24" resetval="0x0" description="Drives the pipe_l*_rate PHY input for the associated lane when in PHY macro and PMA isolation modes.  (Link signal - for multi-lane links, master lane used for all lanes in link.)" range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_PCS_ISO_LINK_CTRL_6_4" width="3" begin="22" end="20" resetval="0x2" description="Drives the pipe_l*_powerdown PHY input for the associated lane when in PHY macro and PMA isolation modes.  (Link signal - for multi-lane links, master lane used for all lanes in link.)" range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="PHY_PCS_ISO_LINK_CTRL_2" width="1" begin="18" end="18" resetval="0x0" description="Drives the pipe_l*_tx_det_rx_lpbk PHY input for the associated lane when in PHY macro and PMA isolation modes.  (Link signal - for multi-lane links, master lane used for all lanes in link.)" range="18" rwaccess="R/W"/> 
		<bitfield id="PHY_PCS_ISO_LINK_CTRL_1" width="1" begin="17" end="17" resetval="0x1" description="Captures pipe_l*_phy_status (for power state and rate change) PHY output for the associated lane.  Set when pipe_phy_status is high and cleared upon read if pipe_phy_status is low. ()" range="17" rwaccess="R"/> 
		<bitfield id="PHY_PCS_ISO_LINK_CTRL_0" width="1" begin="16" end="16" resetval="0x1" description="Drives the phy_l*_reset_n PHY input for the associated lane when in PHY macro and PMA isolation modes.  (Link signal - for multi-lane links, master lane used for all lanes in link.)" range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_ISO_LINK_CFG_15" width="1" begin="15" end="15" resetval="0x0" description="Drives phy_link_cfg_ln_{nnnn} PHY input when in PHY macro and PMA isolation modes." range="15" rwaccess="R/W"/> 
		<bitfield id="PHY_ISO_LINK_CFG_12" width="1" begin="12" end="12" resetval="0x0" description="Drives pipe_l{nnnn}_32bit_sel PHY input when in PHY macro and PMA isolation modes." range="12" rwaccess="R/W"/> 
		<bitfield id="PHY_ISO_LINK_CFG_9_8" width="2" begin="9" end="8" resetval="0x0" description="Drives pma_fullrt_div_ln_{nnnn} PHY input when in PHY macro and PMA isolation modes." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_ISO_LINK_CFG_5" width="1" begin="5" end="5" resetval="0x0" description="Drives pipe_l{nnnn}_pcie_l1_ss_sel PHY input when in PHY macro and PMA isolation mode." range="5" rwaccess="R/W"/> 
		<bitfield id="PHY_ISO_LINK_CFG_4" width="1" begin="4" end="4" resetval="0x0" description="Drives pipe_l{nnnn}_eb_mode PHY input when in PHY macro and PMA isolation modes." range="4" rwaccess="R/W"/> 
		<bitfield id="PHY_ISO_LINK_CFG_1_0" width="2" begin="1" end="0" resetval="0x0" description="Drives phy_l{nnnn}_mode PHY input when in PHY macro and PMA isolation modes." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PIPE_ISO_USB_BER_CNT" acronym="WIZ16B8M4CT3_PHY_PIPE_ISO_USB_BER_CNT" offset="0x18" width="32" description="">
		<bitfield id="PHY_PIPE_ISO_USB_BER_CNT_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reerved" range="15 - 8" rwaccess="R"/> 
		<bitfield id="PHY_PIPE_ISO_USB_BER_CNT_7_0" width="8" begin="7" end="0" resetval="0x0" description="Current value of USB 3.1 Gen 1 loopback slave Bit Error Count from the PCS." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PCS_ISO_RX_DATA_HI__PHY_PCS_ISO_RX_DATA_LO" acronym="WIZ16B8M4CT3_PHY_PCS_ISO_RX_DATA_HI__PHY_PCS_ISO_RX_DATA_LO" offset="0x1C" width="32" description="">
		<bitfield id="PHY_PCS_ISO_RX_DATA_HI_15_0" width="16" begin="31" end="16" resetval="0x0" description="Current value of pipe_rx_data[31:16] PHY output.  (Not re-synchronized to apb_pclk)" range="31 - 16" rwaccess="R"/> 
		<bitfield id="PHY_PCS_ISO_RX_DATA_LO_15_0" width="16" begin="15" end="0" resetval="0x0" description="Current value of pipe_rx_data[15:0] PHY output.  (Not re-synchronized to apb_pclk)" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG" acronym="WIZ16B8M4CT3_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG" offset="0x20" width="32" description="">
		<bitfield id="PHY_ETH_ISO_MAC_CLK_DIV_15_7" width="9" begin="31" end="23" resetval="0x1" description="Drives mac_div_sel1 PHY input for the associated lane when in PHY macro and PMA isolation mode." range="31 - 23" rwaccess="R/W"/> 
		<bitfield id="PHY_ETH_ISO_MAC_CLK_DIV_6_0" width="7" begin="22" end="16" resetval="0x1" description="Drives mac_div_sel0 PHY input for the associated lane when in PHY macro and PMA isolation mode." range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_ETH_ISO_MAC_CLK_CFG_1_0" width="2" begin="1" end="0" resetval="0x0" description="Drives mac_src_sel PHY input for the associated lane when in PHY macro and PMA isolation mode." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_INTERRUPT_STS" acronym="WIZ16B8M4CT3_PHY_INTERRUPT_STS" offset="0x24" width="32" description="">
		<bitfield id="PHY_INTERRUPT_STS_15" width="1" begin="15" end="15" resetval="0x0" description="State change monitor enable - 1 = state change monitor enabled, 0 = state change monitor disabled.  Note:  Only the master lane's state change monitor for a link is enabled.  The state change monitor for a slave lane is disabled regardless of the state of this bit." range="15" rwaccess="R/W"/> 
		<bitfield id="PHY_INTERRUPT_STS_10_8" width="3" begin="10" end="8" resetval="0x0" description="Next power state/data rate - Only valid when one of the interrupt status bits is set.  Indicates the requested power state or data rate for the state change failure.  For PIPE requests, loaded based on the following:  For Raw SerDes power state change requests, loaded based on following:" range="10 - 8" rwaccess="R"/> 
		<bitfield id="PHY_INTERRUPT_STS_6_4" width="3" begin="6" end="4" resetval="0x0" description="Current power state/data rate - Only valid when one of the interrupt status bits is set.  Indicates the starting power state or data rate for the state change failure.  For PIPE requests, loaded based on the following:  For Raw SerDes power state change requests, loaded based on following:" range="6 - 4" rwaccess="R"/> 
		<bitfield id="PHY_INTERRUPT_STS_1" width="1" begin="1" end="1" resetval="0x0" description="Data rate state change interrupt status - Set to 1 upon data rate change timeout.  Cleared upon read.  Bit is writeable to allow the interrupt to be set manually for test purposes.Only set high by data rate change timeout if bit[0] == 0." range="1" rwaccess="R/W"/> 
		<bitfield id="PHY_INTERRUPT_STS_0" width="1" begin="0" end="0" resetval="0x0" description="Power state change interrupt status - Set to 1 upon power state change timeout.  Cleared upon read.  Bit is writeable to allow the interrupt to set manually for test purposes.  Only set high by power state change timeout if bit[1] == 0." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1" acronym="WIZ16B8M4CT3_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1" offset="0x0" width="32" description="">
		<bitfield id="PHY_PMA_CMN_CTRL2_7" width="1" begin="23" end="23" resetval="0x0" description="Current value of cmn_pll1_locked PMA output" range="23" rwaccess="R"/> 
		<bitfield id="PHY_PMA_CMN_CTRL2_6" width="1" begin="22" end="22" resetval="0x0" description="Current value of cmn_pll0_locked PMA output" range="22" rwaccess="R"/> 
		<bitfield id="PHY_PMA_CMN_CTRL2_5" width="1" begin="21" end="21" resetval="0x0" description="Current value of cmn_pll1_clk_en_ack PMA output" range="21" rwaccess="R"/> 
		<bitfield id="PHY_PMA_CMN_CTRL2_4" width="1" begin="20" end="20" resetval="0x0" description="Current value of cmn_pll0_clk_en_ack PMA output" range="20" rwaccess="R"/> 
		<bitfield id="PHY_PMA_CMN_CTRL2_3" width="1" begin="19" end="19" resetval="0x1" description="Current value of cmn_pll1_disabled PMA output" range="19" rwaccess="R"/> 
		<bitfield id="PHY_PMA_CMN_CTRL2_2" width="1" begin="18" end="18" resetval="0x1" description="Current value of cmn_pll0_disabled PMA output" range="18" rwaccess="R"/> 
		<bitfield id="PHY_PMA_CMN_CTRL2_1" width="1" begin="17" end="17" resetval="0x0" description="Current value of cmn_pll1_ready PMA output" range="17" rwaccess="R"/> 
		<bitfield id="PHY_PMA_CMN_CTRL2_0" width="1" begin="16" end="16" resetval="0x0" description="Current value of cmn_pll0_ready PMA output" range="16" rwaccess="R"/> 
		<bitfield id="PHY_PMA_CMN_CTRL1_6" width="1" begin="6" end="6" resetval="0x0" description="Drives cmn_refclk_rcv_out_en PMA input" range="6" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_CMN_CTRL1_5" width="1" begin="5" end="5" resetval="0x0" description="Current value of cmn_macro_suspend_ack PMA output" range="5" rwaccess="R"/> 
		<bitfield id="PHY_PMA_CMN_CTRL1_4" width="1" begin="4" end="4" resetval="0x0" description="Current value of cmn_refclk_active PMA output" range="4" rwaccess="R"/> 
		<bitfield id="PHY_PMA_CMN_CTRL1_0" width="1" begin="0" end="0" resetval="0x0" description="Current value of cmn_ready pin PMA output" range="0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE" acronym="WIZ16B8M4CT3_PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE" offset="0x4" width="32" description="">
		<bitfield id="PHY_PMA_PLL_RAW_CTRL_1" width="1" begin="17" end="17" resetval="0x1" description="Raw SerDes PLL1 control : When set to 1, cmn_pll1_en PMA input is controlled by PHY logic.  When set to 0, cmn_pll1_en PMA input is forced low.  When PLL1 is driving lanes configured for Raw SerDes operation, this bit allows manual' enable/disable of PLL1 to allow reconfiguration of the PLL for a different data rate. The PHY logic drives cmn_pll1_en high unless the PHY is configured to operation on PLL0 only (PHY_PLL_CFG[1] == 0)." range="17" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_PLL_RAW_CTRL_0" width="1" begin="16" end="16" resetval="0x1" description="Raw SerDes PLL0 control : When set to 1, cmn_pll0_en PMA input is controlled by PHY logic.  When set to 0, cmn_pll0_en PMA input is forced low.  When PLL0 is driving lanes configured for Raw SerDes operation, this bit allows manual' enable/disable of PLL0 to allow reconfiguration of the PLL for a different data rate. The PHY logic drives cmn_pll0_en high except when the PHY is configured for single link PCIe mode and is performing a rate change between PCIe Gen 1/2 and PCIe Gen 3 (PHY_PLL_CFG[0] == 1).  However, PCIe is only supported for PIPE mode and not applicable when PLL0 is driving lanes configured for Raw SerDes operation." range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_SSM_STATE_8_0" width="9" begin="8" end="0" resetval="0x0" description="PMA SSM : Current state of the PMA startup state machine.  PMA output (Not re-synchronized to apb_pclk)" range="8 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL" acronym="WIZ16B8M4CT3_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL" offset="0x8" width="32" description="">
		<bitfield id="PHY_PMA_ISO_PLL_CTRL0_15_14" width="2" begin="31" end="30" resetval="0x0" description="Drives cmn_pll1_ref_clk_sel PMA input when in PHY macro or PMA isolation mode." range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_PLL_CTRL0_13_12" width="2" begin="29" end="28" resetval="0x0" description="Drives cmn_pll0_ref_clk_sel PMA input when in PHY macro or PMA isolation mode." range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_PLL_CTRL0_10" width="1" begin="26" end="26" resetval="0x0" description="Drives cmn_ref_clk_term_en PMA input when in PHY macro or PMA isolation modes" range="26" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_PLL_CTRL0_9_8" width="2" begin="25" end="24" resetval="0x0" description="Drives cmn_ref_clk_dig_sel PMA input when in PHY macro or PMA isolation modes" range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_PLL_CTRL0_5" width="1" begin="21" end="21" resetval="0x0" description="Drives cmn_pll1_mode_sel PMA input when in PMA isolation mode." range="21" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_PLL_CTRL0_4" width="1" begin="20" end="20" resetval="0x0" description="Drives cmn_pll0_mode_sel PMA input when in PMA isolation mode." range="20" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_PLL_CTRL0_3" width="1" begin="19" end="19" resetval="0x0" description="Drives cmn_pll1_clk_en PMA input when in PMA isolation mode" range="19" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_PLL_CTRL0_2" width="1" begin="18" end="18" resetval="0x0" description="Drives cmn_pll0_clk_en PMA input when in PMA isolation mode" range="18" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_PLL_CTRL0_1" width="1" begin="17" end="17" resetval="0x1" description="Drives cmn_pll1_en PMA input when in PMA isolation mode" range="17" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_PLL_CTRL0_0" width="1" begin="16" end="16" resetval="0x1" description="Drives cmn_pll0_en PMA input when in PMA isolation mode" range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_CMN_CTRL_15_14" width="2" begin="15" end="14" resetval="0x0" description="Drives cmn_ref_clk1_int_mode PMA input when in PHY macro and PMA isolation modes." range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_CMN_CTRL_13_12" width="2" begin="13" end="12" resetval="0x0" description="Drives cmn_ref_clk0_int_mode PMA input when in PHY macro and PMA isolation modes." range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_CMN_CTRL_11_10" width="2" begin="11" end="10" resetval="0x0" description="Drives cmn_ref_clk_dig_div PMA input when in PHY macro or PMA isolation modes" range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_CMN_CTRL_9_8" width="2" begin="9" end="8" resetval="0x0" description="Drives cmn_ref_clk0_mode PMA input when in PHY macro and PMA isolation modes." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_CMN_CTRL_7" width="1" begin="7" end="7" resetval="0x0" description="Current value of cmn_clock_stop_ack PMA output." range="7" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_CMN_CTRL_6" width="1" begin="6" end="6" resetval="0x0" description="Drives cmn_clock_stop_req PMA input when in PMA isolation mode" range="6" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_CMN_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="Drives cmn_ref_clk0_clk_gate_en PMA input when in PMA isolation mode." range="4" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_CMN_CTRL_3" width="1" begin="3" end="3" resetval="0x0" description="Drives cmn_refclk_disable PMA input when in PMA isolation mode." range="3" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_CMN_CTRL_2" width="1" begin="2" end="2" resetval="0x0" description="Drives cmn_macro_suspend_req PMA input when in PMA isolation mode." range="2" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_CMN_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Drives cmn_reset_n PMA input when in PMA isolation mode." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PMA_ISO_PLL_CTRL1" acronym="WIZ16B8M4CT3_PHY_PMA_ISO_PLL_CTRL1" offset="0xC" width="32" description="">
		<bitfield id="PHY_PMA_ISO_PLL_CTRL1_15_12" width="4" begin="15" end="12" resetval="0x1" description="Drives cmn_pll1_clk_datart1_div PMA input when in PMA isolation mode" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_PLL_CTRL1_11_8" width="4" begin="11" end="8" resetval="0x1" description="Drives cmn_pll1_clk_datart0_div PMA input when in PMA isolation mode" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_PLL_CTRL1_7_4" width="4" begin="7" end="4" resetval="0x2" description="Drives cmn_pll0_clk_datart1_div PMA input when in PMA isolation mode" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_PLL_CTRL1_3_0" width="4" begin="3" end="0" resetval="0x4" description="Drives cmn_pll0_clk_datart0_div PMA input when in PMA isolation mode" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PMA_PLL0_SM_STATE" acronym="WIZ16B8M4CT3_PHY_PMA_PLL0_SM_STATE" offset="0x14" width="32" description="">
		<bitfield id="PHY_PMA_PLL0_SM_STATE_11_0" width="12" begin="27" end="16" resetval="0x768" description="Current value of cmn_pllsm0_state[11:0].  PMA output (Debug only: Not re-synchronized)" range="27 - 16" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PMA_PLL1_SM_STATE" acronym="WIZ16B8M4CT3_PHY_PMA_PLL1_SM_STATE" offset="0x18" width="32" description="">
		<bitfield id="PHY_PMA_PLL1_SM_STATE_11_0" width="12" begin="11" end="0" resetval="0x768" description="Current value of cmn_pllsm1_state[11:0].  PMA output (Debug only: Not re-synchronized)" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PMA_ISOLATION_CTRL" acronym="WIZ16B8M4CT3_PHY_PMA_ISOLATION_CTRL" offset="0x1C" width="32" description="">
		<bitfield id="PHY_PMA_ISOLATION_CTRL_15" width="1" begin="31" end="31" resetval="0x0" description="PHY/PMA isolation enable (isolation_en) - When set, enables  isolation (PHY or PMA)." range="31" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISOLATION_CTRL_14" width="1" begin="30" end="30" resetval="0x0" description="PHY/PMA common isolation enable (cmn_isolation_en) - When in PHY Macro Isolation Mode, the PHY common isolation register(s) are selected.  When in PMA Isolation Mode, the PMA common isolation register(s) are selected." range="30" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISOLATION_CTRL_12" width="1" begin="28" end="28" resetval="0x0" description="PHY/PMA isolation mode select (isolation_mode_sel) - When isolation_en is set, this bit selects between PHY isolation mode and PMA isolation mode.  0 = PHYMacro isolation mode; 1 = PMA isolation mode." range="28" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISOLATION_CTRL_7_0" width="8" begin="23" end="16" resetval="0x0" description="PHY/PMA lane isolation enable (ln_isolation_en) - When in PHY Macro Isolation Mode, the selected PHY lane(s) isolation registers are selected.  When in PMA Isolation Mode, the selected PMA lane(s) isolation registers are selected." range="23 - 16" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL" acronym="WIZ16B8M4CT3_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL" offset="0x0" width="32" description="">
		<bitfield id="PHY_PMA_XCVR_LPBK_8" width="1" begin="24" end="24" resetval="0x0" description="Drives the tx_bist_hold PMA input for all lanes in the associated link (i.e. the bit associated with the master lane of the link drives all lanes in the link).  Synchronized to transmit data rate clock." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_XCVR_LPBK_5" width="1" begin="21" end="21" resetval="0x0" description="Drives the xcvr_lpbk_fe_parallel_en PMA input for the associated lane." range="21" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_XCVR_LPBK_4" width="1" begin="20" end="20" resetval="0x0" description="Drives the xcvr_lpbk_ne_parallel_en PMA input for the associated lane." range="20" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_XCVR_LPBK_3" width="1" begin="19" end="19" resetval="0x0" description="Drives the xcvr_lpbk_recovered_clk_en PMA input for the associated lane." range="19" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_XCVR_LPBK_2" width="1" begin="18" end="18" resetval="0x0" description="Drives the xcvr_lpbk_line_en PMA input for the associated lane." range="18" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_XCVR_LPBK_1" width="1" begin="17" end="17" resetval="0x0" description="Drives the xcvr_lpbk_isi_gen_en PMA input for the associated lane." range="17" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_XCVR_LPBK_0" width="1" begin="16" end="16" resetval="0x0" description="Drives the xcvr_lpbk_serial_en PMA input for the associated lane." range="16" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_XCVR_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="Drives the tx_differential_invert PMA input for the associated lane." range="8" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_XCVR_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="Current value of rx_cdrlf_fphl_locked PMA output for the associated lane." range="4" rwaccess="R"/> 
		<bitfield id="PHY_PMA_XCVR_CTRL_3" width="1" begin="3" end="3" resetval="0x0" description="Current value of rx_bist_status PMA output for the associated lane." range="3" rwaccess="R"/> 
		<bitfield id="PHY_PMA_XCVR_CTRL_2" width="1" begin="2" end="2" resetval="0x0" description="Current value of rx_bist_err_toggle PMA output for the associated lane." range="2" rwaccess="R"/> 
		<bitfield id="PHY_PMA_XCVR_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="Current value of rx_bist_sync PMA output for the associated lane." range="1" rwaccess="R"/> 
		<bitfield id="PHY_PMA_XCVR_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="Drives the rx_differential_invert PMA input for the associated lane." range="0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS" acronym="WIZ16B8M4CT3_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS" offset="0x4" width="32" description="">
		<bitfield id="PHY_PMA_ISO_XCVR_CTRL_15" width="1" begin="31" end="31" resetval="0x0" description="Current value of xcvr_pll_clk_en_ack PMA output for the associated lane." range="31" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_XCVR_CTRL_13" width="1" begin="29" end="29" resetval="0x0" description="Drives tx_lfps_en PMA input for the associated lane when in PMA isolation mode." range="29" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_XCVR_CTRL_12" width="1" begin="28" end="28" resetval="0x0" description="Drives tx_elec_idle PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="28" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_XCVR_CTRL_11" width="1" begin="27" end="27" resetval="0x0" description="Current value of tx_rcv_detected PMA output for the associated lane.  (Not re-synchronized to apb_pclk)" range="27" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_XCVR_CTRL_10" width="1" begin="26" end="26" resetval="0x0" description="Current value of tx_rcv_detect_done PMA ouptut for the associated lane." range="26" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_XCVR_CTRL_9" width="1" begin="25" end="25" resetval="0x0" description="Drives tx_rcv_detect_en PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="25" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_XCVR_CTRL_8" width="1" begin="24" end="24" resetval="0x0" description="Drives xcvr_link_reset_n PMA input for the associated lane when in PMA isolation mode." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_XCVR_CTRL_7" width="1" begin="23" end="23" resetval="0x0" description="Drives xcvr_pll_clk_en PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="23" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_XCVR_CTRL_5" width="1" begin="21" end="21" resetval="0x0" description="Drives xcvr_lane_suspend PMA input for the associated lane when in PMA isolation mode." range="21" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_XCVR_CTRL_4" width="1" begin="20" end="20" resetval="0x0" description="Current value of rx_lfps_detect PMA output for the associated lane." range="20" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_XCVR_CTRL_3" width="1" begin="19" end="19" resetval="0x0" description="Current value of rx_signal_detect PMA output for the associated lane." range="19" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_XCVR_CTRL_1" width="1" begin="17" end="17" resetval="0x0" description="Drives rx_termination PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="17" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_PI_POS_15_8" width="8" begin="15" end="8" resetval="0x0" description="Current value of rx_pi_val PMA output for the associated lane." range="15 - 8" rwaccess="R"/> 
		<bitfield id="PHY_PMA_PI_POS_7_0" width="8" begin="7" end="0" resetval="0x0" description="Current value of rx_eye_plot_pi_val PMA output for the associated lane." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO" acronym="WIZ16B8M4CT3_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO" offset="0x8" width="32" description="">
		<bitfield id="PHY_PMA_ISO_TX_LPC_HI_15" width="1" begin="31" end="31" resetval="0x0" description="Current value of tx_local_preset_coef_valid PMA output for the associated lane." range="31" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_TX_LPC_HI_12" width="1" begin="28" end="28" resetval="0x0" description="Drives tx_get_local_preset_coef PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="28" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_TX_LPC_HI_11_8" width="4" begin="27" end="24" resetval="0x0" description="Drives tx_local_preset_index PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_TX_LPC_HI_5_0" width="6" begin="21" end="16" resetval="0x0" description="Value of tx_local_tx_preset_coef[17:12] PMA output for the associated lane captured upon assertion of tx_local_preset_coef_valid for the associated lane.  Cleared upon read." range="21 - 16" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_TX_LPC_LO_13_8" width="6" begin="13" end="8" resetval="0x0" description="Value of tx_local_tx_preset_coef[11:6] PMA output for the associated lane captured upon assertion of tx_local_preset_coef_valid for the associated lane.  Cleared upon read." range="13 - 8" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_TX_LPC_LO_5_0" width="6" begin="5" end="0" resetval="0x0" description="Value of tx_local_tx_preset_coef[5:0] PMA output for the associated lane captured upon assertion of tx_local_preset_coef_valid for the associated lane.  Cleared upon read." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO" acronym="WIZ16B8M4CT3_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO" offset="0xC" width="32" description="">
		<bitfield id="PHY_PMA_ISO_TX_DMPH_HI_5_0" width="6" begin="21" end="16" resetval="0x0" description="Drives tx_deemphasis[17:12] PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_TX_DMPH_LO_13_8" width="6" begin="13" end="8" resetval="0x0" description="Drives tx_deemphasis[11:6] PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_TX_DMPH_LO_5_0" width="6" begin="5" end="0" resetval="0x0" description="Drives tx_deemphasis[5:0] PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF" acronym="WIZ16B8M4CT3_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF" offset="0x10" width="32" description="">
		<bitfield id="PHY_PMA_ISO_TX_MGN_8" width="1" begin="24" end="24" resetval="0x0" description="Drives tx_low_power_swing_en PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_TX_MGN_2_0" width="3" begin="18" end="16" resetval="0x0" description="Drives tx_vmargin PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_TX_FSLF_13_8" width="6" begin="13" end="8" resetval="0x0" description="Current value of tx_local_fs PMA ouptut for the associated lane.  (Not re-synchronized to apb_pclk)  Note: In a RTL simulation without UPF, the reset value of this field will be 0x2D." range="13 - 8" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_TX_FSLF_5_0" width="6" begin="5" end="0" resetval="0x0" description="Current value of tx_local_lf PMA ouptut for the associated lane.  (Not re-synchronized to apb_pclk)  Note: In a RTL simulation without UPF, the reset value of this field will be 0x0F." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE" acronym="WIZ16B8M4CT3_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE" offset="0x14" width="32" description="">
		<bitfield id="PHY_PMA_ISO_PWRST_CTRL_15" width="1" begin="31" end="31" resetval="0x0" description="rx_sig_det_en_ext_ln_{nnnn} PMA input when in PMA isolation mode.  (Used for PCIe)" range="31" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_PWRST_CTRL_14" width="1" begin="30" end="30" resetval="0x0" description="tx_cmn_mode_en_ext_ln_{nnnn} PMA input when in PMA isolation mode.  (Used for PCIe)" range="30" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_PWRST_CTRL_13_8" width="6" begin="29" end="24" resetval="0x0" description="Current value of xcvr_power_state_ack_ln_{nnnn} PMA output." range="29 - 24" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_PWRST_CTRL_5_0" width="6" begin="21" end="16" resetval="0x0" description="Drives xcvr_power_state_req_ln_{nnnn}  PMA input when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode.." range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_LINK_MODE_15" width="1" begin="15" end="15" resetval="0x1" description="tx_reset_n_ln_{nnnn} PMA input when in PMA isolation mode." range="15" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_LINK_MODE_14" width="1" begin="14" end="14" resetval="0x1" description="rx_reset_n_ln_{nnnn} PMA input when in PMA isolation mode." range="14" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_LINK_MODE_5_4" width="2" begin="5" end="4" resetval="0x0" description="Drives xcvr_standard_mode_ln_{nnnn} PMA input when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_LINK_MODE_2_0" width="3" begin="2" end="0" resetval="0x0" description="Drives xcvr_data_width_ln_{nnnn} PMA input when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PMA_ISO_RX_EQ_CTRL" acronym="WIZ16B8M4CT3_PHY_PMA_ISO_RX_EQ_CTRL" offset="0x18" width="32" description="">
		<bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_13" width="1" begin="29" end="29" resetval="0x0" description="Drives rx_eq_training_data_valid PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="29" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_12" width="1" begin="28" end="28" resetval="0x0" description="Drives rx_eq_training PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="28" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_9_4" width="6" begin="25" end="20" resetval="0x0" description="The value of rx_link_eval_fb_dir_change PMA output for the associated lane upon assertion of rx_eq_eval_status to PMA.  Cleared upon read." range="25 - 20" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_3" width="1" begin="19" end="19" resetval="0x0" description="The value of rx_eq_eval_complete PMA output for the associated lane upon assertion of rx_eq_eval_status.  Cleared upon read." range="19" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_2" width="1" begin="18" end="18" resetval="0x0" description="Drives rx_invalid_request PMA input for the associated lane when in PMA isolation mode." range="18" rwaccess="R/W"/> 
		<bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_1" width="1" begin="17" end="17" resetval="0x0" description="Current value of rx_eq_eval_status PMA output for the associated lane." range="17" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_0" width="1" begin="16" end="16" resetval="0x0" description="Drives rx_eq_eval PMA input for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="16" rwaccess="R/W"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO" acronym="WIZ16B8M4CT3_PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO" offset="0x1C" width="32" description="">
		<bitfield id="PHY_PMA_ISO_DATA_HI_3_0" width="4" begin="19" end="16" resetval="0x0" description="Current value of rx_rd[19:16] PMA output for the current lane.  (Not re-synchronized to apb_pclk). This register can be written and the value will drive tx_td[19:16] for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="19 - 16" rwaccess="R"/> 
		<bitfield id="PHY_PMA_ISO_DATA_LO_15_0" width="16" begin="15" end="0" resetval="0x0" description="Current value of rx_rd[15:0] PMA output for the current lane.  (Not re-synchronized to apb_pclk).  This register can be written and the value will drive tx_td[15:0] for the associated lane when in PMA isolation mode or PHY isolation mode and lane is configured for Raw SerDes mode." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="WIZ16B8M4CT3_PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO" acronym="WIZ16B8M4CT3_PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO" offset="0x20" width="32" description="">
		<bitfield id="PHY_PMA_PSM_STATE_HI_12" width="1" begin="28" end="28" resetval="0x0" description="Current value of xcvr_psm_ready for the associated lane." range="28" rwaccess="R"/> 
		<bitfield id="PHY_PMA_PSM_STATE_HI_9_0" width="10" begin="25" end="16" resetval="0x0" description="Current value of xcvr_psm_state[25:16] for the associated lane - PMA power state machine state. (Not re-synchronized to apb_pclk)" range="25 - 16" rwaccess="R"/> 
		<bitfield id="PHY_PMA_PSM_STATE_LO_15_0" width="16" begin="15" end="0" resetval="0x0" description="Current value of xcvr_psm_state[15:0] for the associated lane - PMA power state machine state.  (Not re-synchronized to apb_pclk)" range="15 - 0" rwaccess="R"/>
	</register>
</module>