
---------- Begin Simulation Statistics ----------
final_tick                                 3859681000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 174149                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725096                       # Number of bytes of host memory used
host_op_rate                                   341293                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    67.49                       # Real time elapsed on the host
host_tick_rate                               57185927                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11753922                       # Number of instructions simulated
sim_ops                                      23035036                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003860                       # Number of seconds simulated
sim_ticks                                  3859681000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12222461                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9784500                       # number of cc regfile writes
system.cpu.committedInsts                    11753922                       # Number of Instructions Simulated
system.cpu.committedOps                      23035036                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.656748                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.656748                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463771                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4332640                       # number of floating regfile writes
system.cpu.idleCycles                          141367                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               122396                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2435570                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.293262                       # Inst execution rate
system.cpu.iew.exec_refs                      4907936                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     534605                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  549312                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4699420                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                201                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             12459                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               717482                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27290531                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4373331                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            281959                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25421886                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2673                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                139812                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 117153                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                145159                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            337                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        41772                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80624                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33899243                       # num instructions consuming a value
system.cpu.iew.wb_count                      25254957                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.627479                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21271047                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.271637                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25297513                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31877652                       # number of integer regfile reads
system.cpu.int_regfile_writes                19229109                       # number of integer regfile writes
system.cpu.ipc                               1.522654                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.522654                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            166250      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17458825     67.92%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18922      0.07%     68.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630585      2.45%     71.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              198428      0.77%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               324159      1.26%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11148      0.04%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55477      0.22%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667728      6.49%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98703      0.38%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49213      0.19%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49152      0.19%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2554870      9.94%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              370453      1.44%     92.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1867311      7.26%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178943      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25703845                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4665094                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9189778                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4510888                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5044786                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      293063                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011402                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  125804     42.93%     42.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     42.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     42.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     42.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     42.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     42.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     42.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     42.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     42.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     42.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     42.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     42.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     42.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    363      0.12%     43.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     43.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     76      0.03%     43.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   109      0.04%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     43.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                80      0.03%     43.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     43.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     43.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     43.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     43.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     43.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     43.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     43.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     43.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     43.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     43.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     43.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     43.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     43.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     43.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     43.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     43.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  24216      8.26%     51.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1368      0.47%     51.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            137485     46.91%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3562      1.22%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21165564                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           50101893                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20744069                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26501529                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27288267                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25703845                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2264                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4255489                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             12922                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2065                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6395803                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7577996                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.391905                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.423299                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1623593     21.43%     21.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              407311      5.37%     26.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              532386      7.03%     33.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1223462     16.14%     49.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1276145     16.84%     66.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              842632     11.12%     77.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              828668     10.94%     88.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              478764      6.32%     95.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              365035      4.82%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7577996                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.329788                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            284153                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           236064                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4699420                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              717482                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9780862                       # number of misc regfile reads
system.cpu.numCycles                          7719363                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1266                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4976                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12273                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       129239                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1282                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       259503                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1282                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               3561                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2917                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2059                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3736                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3736                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3561                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        19570                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        19570                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  19570                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       653696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       653696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  653696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7297                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7297    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7297                       # Request fanout histogram
system.membus.reqLayer2.occupancy            25635500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           38669750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3859681000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            119418                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        92521                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1877                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           41028                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10845                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10845                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2390                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       117029                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6654                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       383110                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                389764                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       272896                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     13918592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               14191488                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            6189                       # Total snoops (count)
system.tol2bus.snoopTraffic                    186816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           136451                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009439                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.096697                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 135163     99.06%     99.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1288      0.94%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             136451                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          221232500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         191811499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3583500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3859681000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  466                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               122497                       # number of demand (read+write) hits
system.l2.demand_hits::total                   122963                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 466                       # number of overall hits
system.l2.overall_hits::.cpu.data              122497                       # number of overall hits
system.l2.overall_hits::total                  122963                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1922                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5377                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7299                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1922                       # number of overall misses
system.l2.overall_misses::.cpu.data              5377                       # number of overall misses
system.l2.overall_misses::total                  7299                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    155083000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    424225000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        579308000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    155083000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    424225000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       579308000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2388                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           127874                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               130262                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2388                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          127874                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              130262                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.804858                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.042049                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.056033                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.804858                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.042049                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.056033                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80688.345473                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78896.224661                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79368.132621                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80688.345473                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78896.224661                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79368.132621                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2917                       # number of writebacks
system.l2.writebacks::total                      2917                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1922                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5376                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7298                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1922                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5376                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7298                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    135873000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    370405500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    506278500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    135873000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    370405500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    506278500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.804858                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.042041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.056026                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.804858                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.042041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.056026                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70693.548387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68899.832589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69372.225267                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70693.548387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68899.832589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69372.225267                       # average overall mshr miss latency
system.l2.replacements                           6187                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        89604                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            89604                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        89604                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        89604                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1873                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1873                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1873                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1873                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           71                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            71                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              7109                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7109                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3736                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3736                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    289669500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     289669500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10845                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10845                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.344491                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.344491                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77534.662741                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77534.662741                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3736                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3736                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    252309500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    252309500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.344491                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.344491                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67534.662741                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67534.662741                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            466                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                466                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1922                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1922                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    155083000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    155083000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2388                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2388                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.804858                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.804858                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80688.345473                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80688.345473                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1922                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1922                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    135873000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    135873000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.804858                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.804858                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70693.548387                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70693.548387                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        115388                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            115388                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1641                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1641                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    134555500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    134555500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       117029                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        117029                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.014022                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.014022                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81996.039001                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81996.039001                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1640                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1640                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    118096000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    118096000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.014014                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.014014                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72009.756098                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72009.756098                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3859681000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1999.581862                       # Cycle average of tags in use
system.l2.tags.total_refs                      259423                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8235                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     31.502489                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     195.341294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       256.539711                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1547.700857                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.095381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.125264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.755713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976358                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1838                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2084203                       # Number of tag accesses
system.l2.tags.data_accesses                  2084203                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3859681000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2917.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1921.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004396525750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          174                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          174                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               17981                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2725                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7297                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2917                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7297                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2917                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     56                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.56                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7297                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2917                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          174                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.534483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.231355                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    233.454372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           173     99.43%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           174                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          174                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.637931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.594443                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.277166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              130     74.71%     74.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.57%     75.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               32     18.39%     93.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      3.45%     97.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.15%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.57%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.57%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           174                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  467008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               186688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    121.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     48.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3859651500                       # Total gap between requests
system.mem_ctrls.avgGap                     377878.55                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       122944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       340480                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       185280                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 31853409.647066690028                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 88214544.155333042145                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 48003967.167234808207                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1921                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5376                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2917                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     56801000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    150118250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  74623460500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29568.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27923.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  25582262.77                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       122944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       344064                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        467008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       122944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       122944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       186688                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       186688                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1921                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5376                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7297                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2917                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2917                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     31853410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     89143118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        120996528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     31853410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     31853410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     48368764                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        48368764                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     48368764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     31853410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     89143118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       169365292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7241                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2895                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          419                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          506                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          515                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          625                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          389                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          471                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          490                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          447                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          423                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          350                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          165                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          174                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          163                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          179                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          315                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          183                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          141                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           73                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          167                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          235                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                71150500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              36205000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          206919250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9826.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28576.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5868                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2450                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.04                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           84.63                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1805                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   357.726316                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   221.155041                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   335.770336                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          519     28.75%     28.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          410     22.71%     51.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          216     11.97%     63.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          154      8.53%     71.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          108      5.98%     77.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           69      3.82%     81.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           53      2.94%     84.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           32      1.77%     86.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          244     13.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1805                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                463424                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             185280                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              120.067954                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               48.003967                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.31                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         5633460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2963895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       23254980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       6446700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 304246800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    505902930                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1056094080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1904542845                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   493.445662                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2740729750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    128700000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    990251250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         7347060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         3886080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       28445760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       8665200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 304246800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    457735080                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1096656480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1906982460                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   494.077739                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2846573250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    128700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    884407750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3859681000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3859681000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 117153                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1132321                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  755555                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1051                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4248261                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1323655                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28308329                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3178                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 492700                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 248842                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 388384                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27302                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37106960                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    69013064                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36643994                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6947030                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30398750                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6708204                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      13                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  15                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2807711                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3859681000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3859681000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       751053                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           751053                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       751053                       # number of overall hits
system.cpu.icache.overall_hits::total          751053                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3431                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3431                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3431                       # number of overall misses
system.cpu.icache.overall_misses::total          3431                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    220358000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    220358000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    220358000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    220358000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       754484                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       754484                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       754484                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       754484                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004547                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004547                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004547                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004547                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64225.590207                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64225.590207                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64225.590207                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64225.590207                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1106                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           40                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.272727                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           40                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1877                       # number of writebacks
system.cpu.icache.writebacks::total              1877                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1041                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1041                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1041                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1041                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2390                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2390                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2390                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2390                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    163626500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    163626500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    163626500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    163626500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003168                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003168                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003168                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003168                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68462.970711                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68462.970711                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68462.970711                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68462.970711                       # average overall mshr miss latency
system.cpu.icache.replacements                   1877                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       751053                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          751053                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3431                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3431                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    220358000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    220358000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       754484                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       754484                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004547                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004547                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64225.590207                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64225.590207                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1041                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1041                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2390                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2390                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    163626500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    163626500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68462.970711                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68462.970711                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3859681000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.883794                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              753442                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2389                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            315.379657                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.883794                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993914                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993914                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          424                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6038261                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6038261                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3859681000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       82424                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  614351                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  583                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 337                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 262896                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  424                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    559                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4465550                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      535276                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           334                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           269                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3859681000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3859681000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3859681000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      755252                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           926                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3859681000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   797764                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2023496                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4028223                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                611360                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 117153                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2390796                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2809                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28895752                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11662                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         31903999                       # The number of ROB reads
system.cpu.rob.writes                        55075947                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      3741975                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3741975                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3744169                       # number of overall hits
system.cpu.dcache.overall_hits::total         3744169                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1092816                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1092816                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1093394                       # number of overall misses
system.cpu.dcache.overall_misses::total       1093394                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  10408833499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10408833499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10408833499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10408833499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4834791                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4834791                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4837563                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4837563                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.226032                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.226032                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.226022                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.226022                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data  9524.781390                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9524.781390                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data  9519.746312                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9519.746312                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13459                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               839                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.041716                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           11                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        89604                       # number of writebacks
system.cpu.dcache.writebacks::total             89604                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       965351                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       965351                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       965351                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       965351                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       127465                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       127465                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       127874                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       127874                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1893709500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1893709500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1905405000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1905405000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026364                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026364                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026434                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026434                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14856.701840                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14856.701840                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14900.644384                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14900.644384                       # average overall mshr miss latency
system.cpu.dcache.replacements                 127362                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3297572                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3297572                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1081965                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1081965                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10016206000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10016206000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4379537                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4379537                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.247050                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.247050                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9257.421451                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9257.421451                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       965344                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       965344                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       116621                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       116621                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1512156000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1512156000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.026629                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.026629                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12966.412567                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12966.412567                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       444403                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         444403                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        10851                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10851                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    392627499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    392627499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455254                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455254                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023835                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023835                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 36183.531380                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36183.531380                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10844                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10844                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    381553500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    381553500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023820                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023820                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 35185.678716                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35185.678716                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2194                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2194                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          578                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          578                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2772                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2772                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.208514                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.208514                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          409                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          409                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11695500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11695500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.147547                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.147547                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 28595.354523                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 28595.354523                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3859681000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.738117                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3872043                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            127874                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.280143                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.738117                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987770                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987770                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38828378                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38828378                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3859681000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3859681000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3093415                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2930222                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117434                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2548158                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2544125                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.841729                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   37124                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11887                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8751                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3136                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          471                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4205214                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            115410                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      6985595                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.297505                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.543464                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2752723     39.41%     39.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          820327     11.74%     51.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          406999      5.83%     56.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          249478      3.57%     60.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          255529      3.66%     64.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           57081      0.82%     65.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           61718      0.88%     65.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           79472      1.14%     67.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2302268     32.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      6985595                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11753922                       # Number of instructions committed
system.cpu.commit.opsCommitted               23035036                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539655                       # Number of memory references committed
system.cpu.commit.loads                       4085069                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257283                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20468139                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134211      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15318816     66.50%     67.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245167      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286835      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23035036                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2302268                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11753922                       # Number of Instructions committed
system.cpu.thread0.numOps                    23035036                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles             854182                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15970153                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3093415                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2590000                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6598543                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  239724                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  735                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4592                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           81                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    754487                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 21171                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            7577996                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              4.018199                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.421480                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2053584     27.10%     27.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    66968      0.88%     27.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1841969     24.31%     52.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   130007      1.72%     54.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   163144      2.15%     56.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   114860      1.52%     57.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   182792      2.41%     60.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   212034      2.80%     62.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2812638     37.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              7577996                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.400734                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.068843                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
