Clock Regions-Block Scope:
+--------------------------------------------------------------------------+
| (X0,Y*): (Xmin,Xmax,Ymin,Ymax)     | (X1,Y*): (Xmin,Xmax,Ymin,Ymax)     
+--------------------------------------------------------------------------+
| (X0,Y1): (0,59,33,65)              | (X1,Y1): (66,119,33,65)            
| (X0,Y0): (0,59,0,32)               | (X1,Y0): (66,119,0,32)             
+--------------------------------------------------------------------------+

Clock Regions-Clock Primitives:
+--------------------------------------------------------------------------------------------------------------------------------------+
| Clock Region Name     | CLK PAD     | PLL PAD     | RCKB     | IOCKGATE     | IOCKDIV     | CLMA     | CLMS     | DRM     | APM     
+--------------------------------------------------------------------------------------------------------------------------------------+
| (X0,Y0)               | 4           | 8           | 4        | 4            | 4           | 918      | 454      | 18      | 10      
| (X0,Y1)               | 8           | 8           | 4        | 4            | 4           | 918      | 454      | 18      | 10      
| (X1,Y0)               | 8           | 8           | 4        | 4            | 4           | 955      | 491      | 12      | 10      
| (X1,Y1)               | 4           | 8           | 4        | 4            | 4           | 957      | 493      | 12      | 10      
+--------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Buffer Constraint Details:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                 | Source Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name             | Buffer Output Pin     | Buffer-Load Net     | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ip_clk/u_pll_e3/goppll     | CLKOUT1        | fifo_wr_clk           | CLK                  | clkbufg_2/gopclkbufg     | CLKOUT                | ntclkbufg_2         |  ---                            |  ---            |  ---                     |  ---                         | 175             | 0                   
| u_ip_clk/u_pll_e3/goppll     | CLKOUT2        | nt_csi_pclk           | CLK                  | clkbufg_1/gopclkbufg     | CLKOUT                | ntclkbufg_1         |  ---                            |  ---            |  ---                     |  ---                         | 71              | 0                   
| u_ip_clk/u_pll_e3/goppll     | CLKOUT0        | adc_refclk            | CLK                  | clkbufg_0/gopclkbufg     | CLKOUT                | ntclkbufg_0         |  ---                            |  ---            |  ---                     |  ---                         | 18              | 0                   
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Source Constraint Details:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                  | Source Pin     | Source-Load Net     | Clock Region Of Source Site     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ip_clk/u_pll_e3/goppll     | CLKOUT1        | fifo_wr_clk         | (X0,Y0)                         | PLL_122_55      | 1                      | 0                          
| u_ip_clk/u_pll_e3/goppll     | CLKOUT2        | nt_csi_pclk         | (X0,Y0)                         | PLL_122_55      | 1                      | 1                          
| u_ip_clk/u_pll_e3/goppll     | CLKOUT0        | adc_refclk          | (X0,Y0)                         | PLL_122_55      | 1                      | 0                          
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Buffer:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                 | Source  Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name             | Buffer Output Pin     | Buffer-Load Net     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ip_clk/u_pll_e3/goppll     | CLKOUT0         | adc_refclk            | CLK                  | clkbufg_0/gopclkbufg     | CLKOUT                | ntclkbufg_0         | USCM_56_114     |  ---                     | (78,84,48,58)                | 18              | 0                   
| u_ip_clk/u_pll_e3/goppll     | CLKOUT2         | nt_csi_pclk           | CLK                  | clkbufg_1/gopclkbufg     | CLKOUT                | ntclkbufg_1         | USCM_56_113     |  ---                     | (84,92,45,53)                | 71              | 0                   
| u_ip_clk/u_pll_e3/goppll     | CLKOUT1         | fifo_wr_clk           | CLK                  | clkbufg_2/gopclkbufg     | CLKOUT                | ntclkbufg_2         | USCM_56_112     |  ---                     | (79,95,40,57)                | 175             | 0                   
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Source:
+-----------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                  | Source  Pin     | Source-Load Net     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------+
| u_ip_clk/u_pll_e3/goppll     | CLKOUT0         | adc_refclk          | PLL_122_55      | 1                      | 0                          
| u_ip_clk/u_pll_e3/goppll     | CLKOUT2         | nt_csi_pclk         | PLL_122_55      | 1                      | 1                          
| u_ip_clk/u_pll_e3/goppll     | CLKOUT1         | fifo_wr_clk         | PLL_122_55      | 1                      | 0                          
+-----------------------------------------------------------------------------------------------------------------------------------------------+

