#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Sep  1 20:17:43 2024
# Process ID: 2612
# Current directory: C:/Users/dzemi/Desktop/AES-256-SystemVerilog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1244 C:\Users\dzemi\Desktop\AES-256-SystemVerilog\AES_VERILOG.xpr
# Log file: C:/Users/dzemi/Desktop/AES-256-SystemVerilog/vivado.log
# Journal file: C:/Users/dzemi/Desktop/AES-256-SystemVerilog\vivado.jou
# Running On        :DESKTOP-95HTTJA
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :AMD Ryzen 7 2700X Eight-Core Processor         
# CPU Frequency     :3693 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :68626 MB
# Swap memory       :10200 MB
# Total Virtual     :78827 MB
# Available Virtual :71445 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/dzemi/Desktop/AES-256-SystemVerilog/AES_VERILOG.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top SubBytes [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
synth_design -top SubBytes -part xc7z020clg400-1 -lint 
synth_design -top SubBytes -part xc7z020clg400-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
synth_design -top SubBytes -part xc7z020clg400-1 -lint 
synth_design -top SubBytes -part xc7z020clg400-1 -lint 
synth_design -top SubBytes -part xc7z020clg400-1 -lint 
synth_design -top SubBytes -part xc7z020clg400-1 -lint 
synth_design -top SubBytes -part xc7z020clg400-1 -lint 
synth_design -top SubBytes -part xc7z020clg400-1 -lint 
reset_run synth_1
synth_design -top SubBytes -part xc7z020clg400-1 -lint 
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_simulation
source AddRoundKey.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top SubBytes [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source SubBytes.tcl
add_force {/SubBytes/input_state} -radix hex {0 0ns}
add_force {/SubBytes/rst} -radix hex {0 0ns}
add_force {/SubBytes/clk} -radix bin {0 0ns} {1 500ps} -repeat_every 1000ps
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
add_force {/SubBytes/input_state} -radix hex {63636363636363636363636363636363 0ns}
run 1 ns
add_force {/SubBytes/input_state} -radix hex {fbfbfbfbfbfbfbfbfbfbfbfbfbfbfbfb 0ns}
run 1 ns
add_force {/SubBytes/input_state} -radix hex {99989898999898989998989899989898 0ns}
run 1 ns
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ShiftRows [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ShiftRows [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
