
5_UART_TX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000254  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003fc  08000404  00010404  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080003fc  080003fc  00010404  2**0
                  CONTENTS
  4 .ARM          00000000  080003fc  080003fc  00010404  2**0
                  CONTENTS
  5 .preinit_array 00000000  080003fc  08000404  00010404  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003fc  080003fc  000103fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000400  08000400  00010400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010404  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010404  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00020000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010404  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000049d  00000000  00000000  00010434  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000174  00000000  00000000  000108d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000068  00000000  00000000  00010a48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000050  00000000  00000000  00010ab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000180d4  00000000  00000000  00010b00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000005f3  00000000  00000000  00028bd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000879ed  00000000  00000000  000291c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000b0bb4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000000ec  00000000  00000000  000b0c04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	080003e4 	.word	0x080003e4

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	080003e4 	.word	0x080003e4

080001e8 <main>:
static void UART_set_baudrate(USART_TypeDef *USARTx,uint32_t PeriphClk, uint32_t BaudRate);
static uint16_t compute_UART_baudrate(uint32_t PeriphClk, uint32_t BaudRate);
void UART2_TX_Init(void);
void UART2_write(int ch);

int main(void){
 80001e8:	b580      	push	{r7, lr}
 80001ea:	b082      	sub	sp, #8
 80001ec:	af00      	add	r7, sp, #0
	UART2_TX_Init();
 80001ee:	f000 f80f 	bl	8000210 <UART2_TX_Init>
	while(1){
		UART2_write('Y');
 80001f2:	2059      	movs	r0, #89	; 0x59
 80001f4:	f000 f86a 	bl	80002cc <UART2_write>
		for(int i=0;i<1000;i++){}
 80001f8:	2300      	movs	r3, #0
 80001fa:	607b      	str	r3, [r7, #4]
 80001fc:	e002      	b.n	8000204 <main+0x1c>
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	3301      	adds	r3, #1
 8000202:	607b      	str	r3, [r7, #4]
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800020a:	dbf8      	blt.n	80001fe <main+0x16>
		UART2_write('Y');
 800020c:	e7f1      	b.n	80001f2 <main+0xa>
	...

08000210 <UART2_TX_Init>:
	}
}

void UART2_TX_Init(void){
 8000210:	b580      	push	{r7, lr}
 8000212:	af00      	add	r7, sp, #0
	/*Enable clock access to GPIOD*/
	RCC->AHB1ENR |= GPIODEN;
 8000214:	4b29      	ldr	r3, [pc, #164]	; (80002bc <UART2_TX_Init+0xac>)
 8000216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000218:	4a28      	ldr	r2, [pc, #160]	; (80002bc <UART2_TX_Init+0xac>)
 800021a:	f043 0308 	orr.w	r3, r3, #8
 800021e:	6313      	str	r3, [r2, #48]	; 0x30
	/*PD5 -> TX
	 *PD6 -> RX*/
	/*Configure Pin D5 Function Mode to Alternate Function Mode*/
	GPIOD->MODER &= ~(1U<<10);
 8000220:	4b27      	ldr	r3, [pc, #156]	; (80002c0 <UART2_TX_Init+0xb0>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	4a26      	ldr	r2, [pc, #152]	; (80002c0 <UART2_TX_Init+0xb0>)
 8000226:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800022a:	6013      	str	r3, [r2, #0]
	GPIOD->MODER |= (1U<<11);
 800022c:	4b24      	ldr	r3, [pc, #144]	; (80002c0 <UART2_TX_Init+0xb0>)
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	4a23      	ldr	r2, [pc, #140]	; (80002c0 <UART2_TX_Init+0xb0>)
 8000232:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000236:	6013      	str	r3, [r2, #0]

	/*Configure UART_TX Alternate Function Type to UART_TX AF7 */
	GPIOD->AFR[0] |= (1U<<20);
 8000238:	4b21      	ldr	r3, [pc, #132]	; (80002c0 <UART2_TX_Init+0xb0>)
 800023a:	6a1b      	ldr	r3, [r3, #32]
 800023c:	4a20      	ldr	r2, [pc, #128]	; (80002c0 <UART2_TX_Init+0xb0>)
 800023e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000242:	6213      	str	r3, [r2, #32]
	GPIOD->AFR[0] |= (1U<<21);
 8000244:	4b1e      	ldr	r3, [pc, #120]	; (80002c0 <UART2_TX_Init+0xb0>)
 8000246:	6a1b      	ldr	r3, [r3, #32]
 8000248:	4a1d      	ldr	r2, [pc, #116]	; (80002c0 <UART2_TX_Init+0xb0>)
 800024a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800024e:	6213      	str	r3, [r2, #32]
	GPIOD->AFR[0] |= (1U<<22);
 8000250:	4b1b      	ldr	r3, [pc, #108]	; (80002c0 <UART2_TX_Init+0xb0>)
 8000252:	6a1b      	ldr	r3, [r3, #32]
 8000254:	4a1a      	ldr	r2, [pc, #104]	; (80002c0 <UART2_TX_Init+0xb0>)
 8000256:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800025a:	6213      	str	r3, [r2, #32]
	GPIOD->AFR[0] &=~(1U<<23);
 800025c:	4b18      	ldr	r3, [pc, #96]	; (80002c0 <UART2_TX_Init+0xb0>)
 800025e:	6a1b      	ldr	r3, [r3, #32]
 8000260:	4a17      	ldr	r2, [pc, #92]	; (80002c0 <UART2_TX_Init+0xb0>)
 8000262:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8000266:	6213      	str	r3, [r2, #32]

	/*Configure the UART Module*/
	RCC->APB1ENR |= UART2EN;
 8000268:	4b14      	ldr	r3, [pc, #80]	; (80002bc <UART2_TX_Init+0xac>)
 800026a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800026c:	4a13      	ldr	r2, [pc, #76]	; (80002bc <UART2_TX_Init+0xac>)
 800026e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000272:	6413      	str	r3, [r2, #64]	; 0x40

	/*Configure the Baud rate*/
	UART_set_baudrate(USART2, APB1_CLK, UART_BAUDRATE);
 8000274:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000278:	4912      	ldr	r1, [pc, #72]	; (80002c4 <UART2_TX_Init+0xb4>)
 800027a:	4813      	ldr	r0, [pc, #76]	; (80002c8 <UART2_TX_Init+0xb8>)
 800027c:	f000 f83e 	bl	80002fc <UART_set_baudrate>

	/*Configure the transfer direction*/
	USART2->CR1 = CR1_TE; // To clean all the information in UART, we don't put or(|) operator
 8000280:	4b11      	ldr	r3, [pc, #68]	; (80002c8 <UART2_TX_Init+0xb8>)
 8000282:	2208      	movs	r2, #8
 8000284:	60da      	str	r2, [r3, #12]
	USART2->CR1|= CR1_UE; // Enable the USART
 8000286:	4b10      	ldr	r3, [pc, #64]	; (80002c8 <UART2_TX_Init+0xb8>)
 8000288:	68db      	ldr	r3, [r3, #12]
 800028a:	4a0f      	ldr	r2, [pc, #60]	; (80002c8 <UART2_TX_Init+0xb8>)
 800028c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000290:	60d3      	str	r3, [r2, #12]
	//Set word length
	USART2->CR1 &=~(1U<<12);
 8000292:	4b0d      	ldr	r3, [pc, #52]	; (80002c8 <UART2_TX_Init+0xb8>)
 8000294:	68db      	ldr	r3, [r3, #12]
 8000296:	4a0c      	ldr	r2, [pc, #48]	; (80002c8 <UART2_TX_Init+0xb8>)
 8000298:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800029c:	60d3      	str	r3, [r2, #12]

	//Configure Stop Bit
	USART2->CR2 &=~(1U<<12);
 800029e:	4b0a      	ldr	r3, [pc, #40]	; (80002c8 <UART2_TX_Init+0xb8>)
 80002a0:	691b      	ldr	r3, [r3, #16]
 80002a2:	4a09      	ldr	r2, [pc, #36]	; (80002c8 <UART2_TX_Init+0xb8>)
 80002a4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80002a8:	6113      	str	r3, [r2, #16]
	USART2->CR2 |= (1U<<13);
 80002aa:	4b07      	ldr	r3, [pc, #28]	; (80002c8 <UART2_TX_Init+0xb8>)
 80002ac:	691b      	ldr	r3, [r3, #16]
 80002ae:	4a06      	ldr	r2, [pc, #24]	; (80002c8 <UART2_TX_Init+0xb8>)
 80002b0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80002b4:	6113      	str	r3, [r2, #16]
}
 80002b6:	bf00      	nop
 80002b8:	bd80      	pop	{r7, pc}
 80002ba:	bf00      	nop
 80002bc:	40023800 	.word	0x40023800
 80002c0:	40020c00 	.word	0x40020c00
 80002c4:	00f42400 	.word	0x00f42400
 80002c8:	40004400 	.word	0x40004400

080002cc <UART2_write>:
void UART2_write(int ch){
 80002cc:	b480      	push	{r7}
 80002ce:	b083      	sub	sp, #12
 80002d0:	af00      	add	r7, sp, #0
 80002d2:	6078      	str	r0, [r7, #4]
	while(!(USART2->SR & SR_TXE)){} // We are being sure that the transmit data register is empty.
 80002d4:	bf00      	nop
 80002d6:	4b08      	ldr	r3, [pc, #32]	; (80002f8 <UART2_write+0x2c>)
 80002d8:	681b      	ldr	r3, [r3, #0]
 80002da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d0f9      	beq.n	80002d6 <UART2_write+0xa>
	USART2->DR = (ch & 0xFF);
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	4a04      	ldr	r2, [pc, #16]	; (80002f8 <UART2_write+0x2c>)
 80002e6:	b2db      	uxtb	r3, r3
 80002e8:	6053      	str	r3, [r2, #4]

}
 80002ea:	bf00      	nop
 80002ec:	370c      	adds	r7, #12
 80002ee:	46bd      	mov	sp, r7
 80002f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f4:	4770      	bx	lr
 80002f6:	bf00      	nop
 80002f8:	40004400 	.word	0x40004400

080002fc <UART_set_baudrate>:
static void UART_set_baudrate(USART_TypeDef *USARTx,uint32_t PeriphClk, uint32_t BaudRate){
 80002fc:	b580      	push	{r7, lr}
 80002fe:	b084      	sub	sp, #16
 8000300:	af00      	add	r7, sp, #0
 8000302:	60f8      	str	r0, [r7, #12]
 8000304:	60b9      	str	r1, [r7, #8]
 8000306:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_UART_baudrate(PeriphClk,BaudRate);
 8000308:	6879      	ldr	r1, [r7, #4]
 800030a:	68b8      	ldr	r0, [r7, #8]
 800030c:	f000 f808 	bl	8000320 <compute_UART_baudrate>
 8000310:	4603      	mov	r3, r0
 8000312:	461a      	mov	r2, r3
 8000314:	68fb      	ldr	r3, [r7, #12]
 8000316:	609a      	str	r2, [r3, #8]
}
 8000318:	bf00      	nop
 800031a:	3710      	adds	r7, #16
 800031c:	46bd      	mov	sp, r7
 800031e:	bd80      	pop	{r7, pc}

08000320 <compute_UART_baudrate>:
static uint16_t compute_UART_baudrate(uint32_t PeriphClk, uint32_t BaudRate){
 8000320:	b480      	push	{r7}
 8000322:	b083      	sub	sp, #12
 8000324:	af00      	add	r7, sp, #0
 8000326:	6078      	str	r0, [r7, #4]
 8000328:	6039      	str	r1, [r7, #0]
	return ((PeriphClk + (BaudRate / 2U))/BaudRate);
 800032a:	683b      	ldr	r3, [r7, #0]
 800032c:	085a      	lsrs	r2, r3, #1
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	441a      	add	r2, r3
 8000332:	683b      	ldr	r3, [r7, #0]
 8000334:	fbb2 f3f3 	udiv	r3, r2, r3
 8000338:	b29b      	uxth	r3, r3
}
 800033a:	4618      	mov	r0, r3
 800033c:	370c      	adds	r7, #12
 800033e:	46bd      	mov	sp, r7
 8000340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000344:	4770      	bx	lr
	...

08000348 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000348:	480d      	ldr	r0, [pc, #52]	; (8000380 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800034a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800034c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000350:	480c      	ldr	r0, [pc, #48]	; (8000384 <LoopForever+0x6>)
  ldr r1, =_edata
 8000352:	490d      	ldr	r1, [pc, #52]	; (8000388 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000354:	4a0d      	ldr	r2, [pc, #52]	; (800038c <LoopForever+0xe>)
  movs r3, #0
 8000356:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000358:	e002      	b.n	8000360 <LoopCopyDataInit>

0800035a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800035a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800035c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800035e:	3304      	adds	r3, #4

08000360 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000360:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000362:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000364:	d3f9      	bcc.n	800035a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000366:	4a0a      	ldr	r2, [pc, #40]	; (8000390 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000368:	4c0a      	ldr	r4, [pc, #40]	; (8000394 <LoopForever+0x16>)
  movs r3, #0
 800036a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800036c:	e001      	b.n	8000372 <LoopFillZerobss>

0800036e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800036e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000370:	3204      	adds	r2, #4

08000372 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000372:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000374:	d3fb      	bcc.n	800036e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000376:	f000 f811 	bl	800039c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800037a:	f7ff ff35 	bl	80001e8 <main>

0800037e <LoopForever>:

LoopForever:
  b LoopForever
 800037e:	e7fe      	b.n	800037e <LoopForever>
  ldr   r0, =_estack
 8000380:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000384:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000388:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800038c:	08000404 	.word	0x08000404
  ldr r2, =_sbss
 8000390:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000394:	2000001c 	.word	0x2000001c

08000398 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000398:	e7fe      	b.n	8000398 <ADC_IRQHandler>
	...

0800039c <__libc_init_array>:
 800039c:	b570      	push	{r4, r5, r6, lr}
 800039e:	4d0d      	ldr	r5, [pc, #52]	; (80003d4 <__libc_init_array+0x38>)
 80003a0:	4c0d      	ldr	r4, [pc, #52]	; (80003d8 <__libc_init_array+0x3c>)
 80003a2:	1b64      	subs	r4, r4, r5
 80003a4:	10a4      	asrs	r4, r4, #2
 80003a6:	2600      	movs	r6, #0
 80003a8:	42a6      	cmp	r6, r4
 80003aa:	d109      	bne.n	80003c0 <__libc_init_array+0x24>
 80003ac:	4d0b      	ldr	r5, [pc, #44]	; (80003dc <__libc_init_array+0x40>)
 80003ae:	4c0c      	ldr	r4, [pc, #48]	; (80003e0 <__libc_init_array+0x44>)
 80003b0:	f000 f818 	bl	80003e4 <_init>
 80003b4:	1b64      	subs	r4, r4, r5
 80003b6:	10a4      	asrs	r4, r4, #2
 80003b8:	2600      	movs	r6, #0
 80003ba:	42a6      	cmp	r6, r4
 80003bc:	d105      	bne.n	80003ca <__libc_init_array+0x2e>
 80003be:	bd70      	pop	{r4, r5, r6, pc}
 80003c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80003c4:	4798      	blx	r3
 80003c6:	3601      	adds	r6, #1
 80003c8:	e7ee      	b.n	80003a8 <__libc_init_array+0xc>
 80003ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80003ce:	4798      	blx	r3
 80003d0:	3601      	adds	r6, #1
 80003d2:	e7f2      	b.n	80003ba <__libc_init_array+0x1e>
 80003d4:	080003fc 	.word	0x080003fc
 80003d8:	080003fc 	.word	0x080003fc
 80003dc:	080003fc 	.word	0x080003fc
 80003e0:	08000400 	.word	0x08000400

080003e4 <_init>:
 80003e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003e6:	bf00      	nop
 80003e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003ea:	bc08      	pop	{r3}
 80003ec:	469e      	mov	lr, r3
 80003ee:	4770      	bx	lr

080003f0 <_fini>:
 80003f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003f2:	bf00      	nop
 80003f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003f6:	bc08      	pop	{r3}
 80003f8:	469e      	mov	lr, r3
 80003fa:	4770      	bx	lr
