{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712516886685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712516886685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  8 00:38:06 2024 " "Processing started: Mon Apr  8 00:38:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712516886685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712516886685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off registerQ5 -c registerQ5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off registerQ5 -c registerQ5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712516886685 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712516887239 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712516887239 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerQ5.v(34) " "Verilog HDL warning at registerQ5.v(34): extended using \"x\" or \"z\"" {  } { { "registerQ5.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ5/registerQ5.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1712516897327 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerQ5.v(35) " "Verilog HDL warning at registerQ5.v(35): extended using \"x\" or \"z\"" {  } { { "registerQ5.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ5/registerQ5.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1712516897327 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerQ5.v(36) " "Verilog HDL warning at registerQ5.v(36): extended using \"x\" or \"z\"" {  } { { "registerQ5.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ5/registerQ5.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1712516897327 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerQ5.v(37) " "Verilog HDL warning at registerQ5.v(37): extended using \"x\" or \"z\"" {  } { { "registerQ5.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ5/registerQ5.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1712516897327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerq5.v 2 2 " "Found 2 design units, including 2 entities, in source file registerq5.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerQ5 " "Found entity 1: registerQ5" {  } { { "registerQ5.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ5/registerQ5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712516897329 ""} { "Info" "ISGN_ENTITY_NAME" "2 registerQ5_tb " "Found entity 2: registerQ5_tb" {  } { { "registerQ5.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ5/registerQ5.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712516897329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712516897329 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "registerQ5 " "Elaborating entity \"registerQ5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712516897372 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i registerQ5.v(30) " "Verilog HDL Always Construct warning at registerQ5.v(30): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "registerQ5.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ5/registerQ5.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712516897468 "|registerQ5"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712516915237 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ5/output_files/registerQ5.map.smsg " "Generated suppressed messages file C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ5/output_files/registerQ5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712516933775 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712516935028 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712516935028 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_port_1\[5\] " "No output dependent on input pin \"read_port_1\[5\]\"" {  } { { "registerQ5.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ5/registerQ5.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712516936254 "|registerQ5|read_port_1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_port_2\[5\] " "No output dependent on input pin \"read_port_2\[5\]\"" {  } { { "registerQ5.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ5/registerQ5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712516936254 "|registerQ5|read_port_2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_port_3\[5\] " "No output dependent on input pin \"read_port_3\[5\]\"" {  } { { "registerQ5.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ5/registerQ5.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712516936254 "|registerQ5|read_port_3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_port_4\[5\] " "No output dependent on input pin \"read_port_4\[5\]\"" {  } { { "registerQ5.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ5/registerQ5.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712516936254 "|registerQ5|read_port_4[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712516936254 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23077 " "Implemented 23077 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "168 " "Implemented 168 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712516936254 ""} { "Info" "ICUT_CUT_TM_OPINS" "256 " "Implemented 256 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712516936254 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22653 " "Implemented 22653 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712516936254 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712516936254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4935 " "Peak virtual memory: 4935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712516936314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  8 00:38:56 2024 " "Processing ended: Mon Apr  8 00:38:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712516936314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712516936314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712516936314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712516936314 ""}
