$date
	Sun Oct 23 08:33:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#602264
b1100 !
1"
#602266
b1100 &
b1100 %
1$
#602267
0"
#602270
b110 &
b110 %
#602274
b11 &
b11 %
#602278
b1010 &
b1010 %
#602282
b101 &
b101 %
#602286
b10000 &
b10000 %
#602290
b1000 &
b1000 %
#602294
b100 &
b100 %
#602298
b10 &
b10 %
#602302
b1 &
1#
b1 %
#602306
b0 &
b0 %
0#
0$
#1591681
b111 !
1"
#1591682
b111 &
b111 %
1$
#1591683
0"
#1591686
b10110 &
b10110 %
#1591690
b1011 &
b1011 %
#1591694
b100010 &
b100010 %
#1591698
b10001 &
b10001 %
#1591702
b110100 &
b110100 %
#1591706
b11010 &
b11010 %
#1591710
b1101 &
b1101 %
#1591714
b101000 &
b101000 %
#1591718
b10100 &
b10100 %
#1591722
b1010 &
b1010 %
#1591726
b101 &
b101 %
#1591730
b10000 &
b10000 %
#1591734
b1000 &
b1000 %
#1591738
b100 &
b100 %
#1591742
b10 &
b10 %
#1591746
b1 &
b1 %
1#
#1591750
b0 &
0#
b0 %
0$
#2622130
b11 &
b11 %
1$
b11 !
1"
#2622131
0"
#2622134
b1010 &
b1010 %
#2622138
b101 &
b101 %
#2622142
b10000 &
b10000 %
#2622146
b1000 &
b1000 %
#2622150
b100 &
b100 %
#2622154
b10 &
b10 %
#2622158
b1 &
1#
b1 %
#2622162
b0 &
b0 %
0#
0$
#4500012
