// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_float_safe_softmax3_Pipeline_normalize_blocks (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        exp_x_address0,
        exp_x_ce0,
        exp_x_q0,
        exp_x_64_address0,
        exp_x_64_ce0,
        exp_x_64_q0,
        exp_x_128_address0,
        exp_x_128_ce0,
        exp_x_128_q0,
        exp_x_192_address0,
        exp_x_192_ce0,
        exp_x_192_q0,
        select_ln1106_2,
        sum_31,
        select_ln1106_1,
        exp_x_1_address0,
        exp_x_1_ce0,
        exp_x_1_q0,
        exp_x_65_address0,
        exp_x_65_ce0,
        exp_x_65_q0,
        exp_x_129_address0,
        exp_x_129_ce0,
        exp_x_129_q0,
        exp_x_193_address0,
        exp_x_193_ce0,
        exp_x_193_q0,
        exp_x_2_address0,
        exp_x_2_ce0,
        exp_x_2_q0,
        exp_x_66_address0,
        exp_x_66_ce0,
        exp_x_66_q0,
        exp_x_130_address0,
        exp_x_130_ce0,
        exp_x_130_q0,
        exp_x_194_address0,
        exp_x_194_ce0,
        exp_x_194_q0,
        exp_x_3_address0,
        exp_x_3_ce0,
        exp_x_3_q0,
        exp_x_67_address0,
        exp_x_67_ce0,
        exp_x_67_q0,
        exp_x_131_address0,
        exp_x_131_ce0,
        exp_x_131_q0,
        exp_x_195_address0,
        exp_x_195_ce0,
        exp_x_195_q0,
        exp_x_4_address0,
        exp_x_4_ce0,
        exp_x_4_q0,
        exp_x_68_address0,
        exp_x_68_ce0,
        exp_x_68_q0,
        exp_x_132_address0,
        exp_x_132_ce0,
        exp_x_132_q0,
        exp_x_196_address0,
        exp_x_196_ce0,
        exp_x_196_q0,
        exp_x_5_address0,
        exp_x_5_ce0,
        exp_x_5_q0,
        exp_x_69_address0,
        exp_x_69_ce0,
        exp_x_69_q0,
        exp_x_133_address0,
        exp_x_133_ce0,
        exp_x_133_q0,
        exp_x_197_address0,
        exp_x_197_ce0,
        exp_x_197_q0,
        exp_x_6_address0,
        exp_x_6_ce0,
        exp_x_6_q0,
        exp_x_70_address0,
        exp_x_70_ce0,
        exp_x_70_q0,
        exp_x_134_address0,
        exp_x_134_ce0,
        exp_x_134_q0,
        exp_x_198_address0,
        exp_x_198_ce0,
        exp_x_198_q0,
        exp_x_7_address0,
        exp_x_7_ce0,
        exp_x_7_q0,
        exp_x_71_address0,
        exp_x_71_ce0,
        exp_x_71_q0,
        exp_x_135_address0,
        exp_x_135_ce0,
        exp_x_135_q0,
        exp_x_199_address0,
        exp_x_199_ce0,
        exp_x_199_q0,
        exp_x_8_address0,
        exp_x_8_ce0,
        exp_x_8_q0,
        exp_x_72_address0,
        exp_x_72_ce0,
        exp_x_72_q0,
        exp_x_136_address0,
        exp_x_136_ce0,
        exp_x_136_q0,
        exp_x_200_address0,
        exp_x_200_ce0,
        exp_x_200_q0,
        exp_x_9_address0,
        exp_x_9_ce0,
        exp_x_9_q0,
        exp_x_73_address0,
        exp_x_73_ce0,
        exp_x_73_q0,
        exp_x_137_address0,
        exp_x_137_ce0,
        exp_x_137_q0,
        exp_x_201_address0,
        exp_x_201_ce0,
        exp_x_201_q0,
        exp_x_10_address0,
        exp_x_10_ce0,
        exp_x_10_q0,
        exp_x_74_address0,
        exp_x_74_ce0,
        exp_x_74_q0,
        exp_x_138_address0,
        exp_x_138_ce0,
        exp_x_138_q0,
        exp_x_202_address0,
        exp_x_202_ce0,
        exp_x_202_q0,
        exp_x_11_address0,
        exp_x_11_ce0,
        exp_x_11_q0,
        exp_x_75_address0,
        exp_x_75_ce0,
        exp_x_75_q0,
        exp_x_139_address0,
        exp_x_139_ce0,
        exp_x_139_q0,
        exp_x_203_address0,
        exp_x_203_ce0,
        exp_x_203_q0,
        exp_x_12_address0,
        exp_x_12_ce0,
        exp_x_12_q0,
        exp_x_76_address0,
        exp_x_76_ce0,
        exp_x_76_q0,
        exp_x_140_address0,
        exp_x_140_ce0,
        exp_x_140_q0,
        exp_x_204_address0,
        exp_x_204_ce0,
        exp_x_204_q0,
        exp_x_13_address0,
        exp_x_13_ce0,
        exp_x_13_q0,
        exp_x_77_address0,
        exp_x_77_ce0,
        exp_x_77_q0,
        exp_x_141_address0,
        exp_x_141_ce0,
        exp_x_141_q0,
        exp_x_205_address0,
        exp_x_205_ce0,
        exp_x_205_q0,
        exp_x_14_address0,
        exp_x_14_ce0,
        exp_x_14_q0,
        exp_x_78_address0,
        exp_x_78_ce0,
        exp_x_78_q0,
        exp_x_142_address0,
        exp_x_142_ce0,
        exp_x_142_q0,
        exp_x_206_address0,
        exp_x_206_ce0,
        exp_x_206_q0,
        exp_x_15_address0,
        exp_x_15_ce0,
        exp_x_15_q0,
        exp_x_79_address0,
        exp_x_79_ce0,
        exp_x_79_q0,
        exp_x_143_address0,
        exp_x_143_ce0,
        exp_x_143_q0,
        exp_x_207_address0,
        exp_x_207_ce0,
        exp_x_207_q0,
        exp_x_16_address0,
        exp_x_16_ce0,
        exp_x_16_q0,
        exp_x_80_address0,
        exp_x_80_ce0,
        exp_x_80_q0,
        exp_x_144_address0,
        exp_x_144_ce0,
        exp_x_144_q0,
        exp_x_208_address0,
        exp_x_208_ce0,
        exp_x_208_q0,
        exp_x_17_address0,
        exp_x_17_ce0,
        exp_x_17_q0,
        exp_x_81_address0,
        exp_x_81_ce0,
        exp_x_81_q0,
        exp_x_145_address0,
        exp_x_145_ce0,
        exp_x_145_q0,
        exp_x_209_address0,
        exp_x_209_ce0,
        exp_x_209_q0,
        exp_x_18_address0,
        exp_x_18_ce0,
        exp_x_18_q0,
        exp_x_82_address0,
        exp_x_82_ce0,
        exp_x_82_q0,
        exp_x_146_address0,
        exp_x_146_ce0,
        exp_x_146_q0,
        exp_x_210_address0,
        exp_x_210_ce0,
        exp_x_210_q0,
        exp_x_19_address0,
        exp_x_19_ce0,
        exp_x_19_q0,
        exp_x_83_address0,
        exp_x_83_ce0,
        exp_x_83_q0,
        exp_x_147_address0,
        exp_x_147_ce0,
        exp_x_147_q0,
        exp_x_211_address0,
        exp_x_211_ce0,
        exp_x_211_q0,
        exp_x_20_address0,
        exp_x_20_ce0,
        exp_x_20_q0,
        exp_x_84_address0,
        exp_x_84_ce0,
        exp_x_84_q0,
        exp_x_148_address0,
        exp_x_148_ce0,
        exp_x_148_q0,
        exp_x_212_address0,
        exp_x_212_ce0,
        exp_x_212_q0,
        exp_x_21_address0,
        exp_x_21_ce0,
        exp_x_21_q0,
        exp_x_85_address0,
        exp_x_85_ce0,
        exp_x_85_q0,
        exp_x_149_address0,
        exp_x_149_ce0,
        exp_x_149_q0,
        exp_x_213_address0,
        exp_x_213_ce0,
        exp_x_213_q0,
        exp_x_22_address0,
        exp_x_22_ce0,
        exp_x_22_q0,
        exp_x_86_address0,
        exp_x_86_ce0,
        exp_x_86_q0,
        exp_x_150_address0,
        exp_x_150_ce0,
        exp_x_150_q0,
        exp_x_214_address0,
        exp_x_214_ce0,
        exp_x_214_q0,
        exp_x_23_address0,
        exp_x_23_ce0,
        exp_x_23_q0,
        exp_x_87_address0,
        exp_x_87_ce0,
        exp_x_87_q0,
        exp_x_151_address0,
        exp_x_151_ce0,
        exp_x_151_q0,
        exp_x_215_address0,
        exp_x_215_ce0,
        exp_x_215_q0,
        exp_x_24_address0,
        exp_x_24_ce0,
        exp_x_24_q0,
        exp_x_88_address0,
        exp_x_88_ce0,
        exp_x_88_q0,
        exp_x_152_address0,
        exp_x_152_ce0,
        exp_x_152_q0,
        exp_x_216_address0,
        exp_x_216_ce0,
        exp_x_216_q0,
        exp_x_25_address0,
        exp_x_25_ce0,
        exp_x_25_q0,
        exp_x_89_address0,
        exp_x_89_ce0,
        exp_x_89_q0,
        exp_x_153_address0,
        exp_x_153_ce0,
        exp_x_153_q0,
        exp_x_217_address0,
        exp_x_217_ce0,
        exp_x_217_q0,
        exp_x_26_address0,
        exp_x_26_ce0,
        exp_x_26_q0,
        exp_x_90_address0,
        exp_x_90_ce0,
        exp_x_90_q0,
        exp_x_154_address0,
        exp_x_154_ce0,
        exp_x_154_q0,
        exp_x_218_address0,
        exp_x_218_ce0,
        exp_x_218_q0,
        exp_x_27_address0,
        exp_x_27_ce0,
        exp_x_27_q0,
        exp_x_91_address0,
        exp_x_91_ce0,
        exp_x_91_q0,
        exp_x_155_address0,
        exp_x_155_ce0,
        exp_x_155_q0,
        exp_x_219_address0,
        exp_x_219_ce0,
        exp_x_219_q0,
        exp_x_28_address0,
        exp_x_28_ce0,
        exp_x_28_q0,
        exp_x_92_address0,
        exp_x_92_ce0,
        exp_x_92_q0,
        exp_x_156_address0,
        exp_x_156_ce0,
        exp_x_156_q0,
        exp_x_220_address0,
        exp_x_220_ce0,
        exp_x_220_q0,
        exp_x_29_address0,
        exp_x_29_ce0,
        exp_x_29_q0,
        exp_x_93_address0,
        exp_x_93_ce0,
        exp_x_93_q0,
        exp_x_157_address0,
        exp_x_157_ce0,
        exp_x_157_q0,
        exp_x_221_address0,
        exp_x_221_ce0,
        exp_x_221_q0,
        exp_x_30_address0,
        exp_x_30_ce0,
        exp_x_30_q0,
        exp_x_94_address0,
        exp_x_94_ce0,
        exp_x_94_q0,
        exp_x_158_address0,
        exp_x_158_ce0,
        exp_x_158_q0,
        exp_x_222_address0,
        exp_x_222_ce0,
        exp_x_222_q0,
        exp_x_31_address0,
        exp_x_31_ce0,
        exp_x_31_q0,
        exp_x_95_address0,
        exp_x_95_ce0,
        exp_x_95_q0,
        exp_x_159_address0,
        exp_x_159_ce0,
        exp_x_159_q0,
        exp_x_223_address0,
        exp_x_223_ce0,
        exp_x_223_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1,
        grp_fu_4821_p_din0,
        grp_fu_4821_p_din1,
        grp_fu_4821_p_dout0,
        grp_fu_4821_p_ce,
        grp_fu_4825_p_din0,
        grp_fu_4825_p_din1,
        grp_fu_4825_p_dout0,
        grp_fu_4825_p_ce,
        grp_fu_4829_p_din0,
        grp_fu_4829_p_din1,
        grp_fu_4829_p_dout0,
        grp_fu_4829_p_ce,
        grp_fu_4833_p_din0,
        grp_fu_4833_p_din1,
        grp_fu_4833_p_dout0,
        grp_fu_4833_p_ce,
        grp_fu_4837_p_din0,
        grp_fu_4837_p_din1,
        grp_fu_4837_p_dout0,
        grp_fu_4837_p_ce,
        grp_fu_4841_p_din0,
        grp_fu_4841_p_din1,
        grp_fu_4841_p_dout0,
        grp_fu_4841_p_ce,
        grp_fu_4845_p_din0,
        grp_fu_4845_p_din1,
        grp_fu_4845_p_dout0,
        grp_fu_4845_p_ce,
        grp_fu_4849_p_din0,
        grp_fu_4849_p_din1,
        grp_fu_4849_p_dout0,
        grp_fu_4849_p_ce,
        grp_fu_4853_p_din0,
        grp_fu_4853_p_din1,
        grp_fu_4853_p_dout0,
        grp_fu_4853_p_ce,
        grp_fu_4857_p_din0,
        grp_fu_4857_p_din1,
        grp_fu_4857_p_dout0,
        grp_fu_4857_p_ce,
        grp_fu_4861_p_din0,
        grp_fu_4861_p_din1,
        grp_fu_4861_p_dout0,
        grp_fu_4861_p_ce,
        grp_fu_4865_p_din0,
        grp_fu_4865_p_din1,
        grp_fu_4865_p_dout0,
        grp_fu_4865_p_ce,
        grp_fu_4869_p_din0,
        grp_fu_4869_p_din1,
        grp_fu_4869_p_dout0,
        grp_fu_4869_p_ce,
        grp_fu_4873_p_din0,
        grp_fu_4873_p_din1,
        grp_fu_4873_p_dout0,
        grp_fu_4873_p_ce,
        grp_fu_4877_p_din0,
        grp_fu_4877_p_din1,
        grp_fu_4877_p_dout0,
        grp_fu_4877_p_ce,
        grp_fu_4881_p_din0,
        grp_fu_4881_p_din1,
        grp_fu_4881_p_dout0,
        grp_fu_4881_p_ce,
        grp_fu_4885_p_din0,
        grp_fu_4885_p_din1,
        grp_fu_4885_p_dout0,
        grp_fu_4885_p_ce,
        grp_fu_4889_p_din0,
        grp_fu_4889_p_din1,
        grp_fu_4889_p_dout0,
        grp_fu_4889_p_ce,
        grp_fu_4893_p_din0,
        grp_fu_4893_p_din1,
        grp_fu_4893_p_dout0,
        grp_fu_4893_p_ce,
        grp_fu_4897_p_din0,
        grp_fu_4897_p_din1,
        grp_fu_4897_p_dout0,
        grp_fu_4897_p_ce,
        grp_fu_4901_p_din0,
        grp_fu_4901_p_din1,
        grp_fu_4901_p_dout0,
        grp_fu_4901_p_ce,
        grp_fu_4905_p_din0,
        grp_fu_4905_p_din1,
        grp_fu_4905_p_dout0,
        grp_fu_4905_p_ce,
        grp_fu_4909_p_din0,
        grp_fu_4909_p_din1,
        grp_fu_4909_p_dout0,
        grp_fu_4909_p_ce,
        grp_fu_4913_p_din0,
        grp_fu_4913_p_din1,
        grp_fu_4913_p_dout0,
        grp_fu_4913_p_ce,
        grp_fu_4917_p_din0,
        grp_fu_4917_p_din1,
        grp_fu_4917_p_dout0,
        grp_fu_4917_p_ce,
        grp_fu_4921_p_din0,
        grp_fu_4921_p_din1,
        grp_fu_4921_p_dout0,
        grp_fu_4921_p_ce,
        grp_fu_4925_p_din0,
        grp_fu_4925_p_din1,
        grp_fu_4925_p_dout0,
        grp_fu_4925_p_ce,
        grp_fu_4929_p_din0,
        grp_fu_4929_p_din1,
        grp_fu_4929_p_dout0,
        grp_fu_4929_p_ce,
        grp_fu_4933_p_din0,
        grp_fu_4933_p_din1,
        grp_fu_4933_p_dout0,
        grp_fu_4933_p_ce,
        grp_fu_4937_p_din0,
        grp_fu_4937_p_din1,
        grp_fu_4937_p_dout0,
        grp_fu_4937_p_ce,
        grp_fu_4941_p_din0,
        grp_fu_4941_p_din1,
        grp_fu_4941_p_dout0,
        grp_fu_4941_p_ce,
        grp_fu_4945_p_din0,
        grp_fu_4945_p_din1,
        grp_fu_4945_p_dout0,
        grp_fu_4945_p_ce,
        tmp_100_round_float32_to_bf16_ieee_fu_4949_p_din1,
        tmp_100_round_float32_to_bf16_ieee_fu_4949_p_dout0,
        tmp_100_round_float32_to_bf16_ieee_fu_4949_p_ready,
        tmp_102_round_float32_to_bf16_ieee_fu_4953_p_din1,
        tmp_102_round_float32_to_bf16_ieee_fu_4953_p_dout0,
        tmp_102_round_float32_to_bf16_ieee_fu_4953_p_ready,
        tmp_104_round_float32_to_bf16_ieee_fu_4957_p_din1,
        tmp_104_round_float32_to_bf16_ieee_fu_4957_p_dout0,
        tmp_104_round_float32_to_bf16_ieee_fu_4957_p_ready,
        tmp_106_round_float32_to_bf16_ieee_fu_4961_p_din1,
        tmp_106_round_float32_to_bf16_ieee_fu_4961_p_dout0,
        tmp_106_round_float32_to_bf16_ieee_fu_4961_p_ready,
        tmp_108_round_float32_to_bf16_ieee_fu_4965_p_din1,
        tmp_108_round_float32_to_bf16_ieee_fu_4965_p_dout0,
        tmp_108_round_float32_to_bf16_ieee_fu_4965_p_ready,
        tmp_110_round_float32_to_bf16_ieee_fu_4969_p_din1,
        tmp_110_round_float32_to_bf16_ieee_fu_4969_p_dout0,
        tmp_110_round_float32_to_bf16_ieee_fu_4969_p_ready,
        tmp_112_round_float32_to_bf16_ieee_fu_4973_p_din1,
        tmp_112_round_float32_to_bf16_ieee_fu_4973_p_dout0,
        tmp_112_round_float32_to_bf16_ieee_fu_4973_p_ready,
        tmp_114_round_float32_to_bf16_ieee_fu_4977_p_din1,
        tmp_114_round_float32_to_bf16_ieee_fu_4977_p_dout0,
        tmp_114_round_float32_to_bf16_ieee_fu_4977_p_ready,
        tmp_116_round_float32_to_bf16_ieee_fu_4981_p_din1,
        tmp_116_round_float32_to_bf16_ieee_fu_4981_p_dout0,
        tmp_116_round_float32_to_bf16_ieee_fu_4981_p_ready,
        tmp_118_round_float32_to_bf16_ieee_fu_4985_p_din1,
        tmp_118_round_float32_to_bf16_ieee_fu_4985_p_dout0,
        tmp_118_round_float32_to_bf16_ieee_fu_4985_p_ready,
        tmp_120_round_float32_to_bf16_ieee_fu_4989_p_din1,
        tmp_120_round_float32_to_bf16_ieee_fu_4989_p_dout0,
        tmp_120_round_float32_to_bf16_ieee_fu_4989_p_ready,
        tmp_122_round_float32_to_bf16_ieee_fu_4993_p_din1,
        tmp_122_round_float32_to_bf16_ieee_fu_4993_p_dout0,
        tmp_122_round_float32_to_bf16_ieee_fu_4993_p_ready,
        tmp_124_round_float32_to_bf16_ieee_fu_4997_p_din1,
        tmp_124_round_float32_to_bf16_ieee_fu_4997_p_dout0,
        tmp_124_round_float32_to_bf16_ieee_fu_4997_p_ready,
        tmp_126_round_float32_to_bf16_ieee_fu_5001_p_din1,
        tmp_126_round_float32_to_bf16_ieee_fu_5001_p_dout0,
        tmp_126_round_float32_to_bf16_ieee_fu_5001_p_ready,
        tmp_128_round_float32_to_bf16_ieee_fu_5005_p_din1,
        tmp_128_round_float32_to_bf16_ieee_fu_5005_p_dout0,
        tmp_128_round_float32_to_bf16_ieee_fu_5005_p_ready,
        tmp_130_round_float32_to_bf16_ieee_fu_5009_p_din1,
        tmp_130_round_float32_to_bf16_ieee_fu_5009_p_dout0,
        tmp_130_round_float32_to_bf16_ieee_fu_5009_p_ready,
        tmp_132_round_float32_to_bf16_ieee_fu_5013_p_din1,
        tmp_132_round_float32_to_bf16_ieee_fu_5013_p_dout0,
        tmp_132_round_float32_to_bf16_ieee_fu_5013_p_ready,
        tmp_134_round_float32_to_bf16_ieee_fu_5017_p_din1,
        tmp_134_round_float32_to_bf16_ieee_fu_5017_p_dout0,
        tmp_134_round_float32_to_bf16_ieee_fu_5017_p_ready,
        tmp_136_round_float32_to_bf16_ieee_fu_5021_p_din1,
        tmp_136_round_float32_to_bf16_ieee_fu_5021_p_dout0,
        tmp_136_round_float32_to_bf16_ieee_fu_5021_p_ready,
        tmp_138_round_float32_to_bf16_ieee_fu_5025_p_din1,
        tmp_138_round_float32_to_bf16_ieee_fu_5025_p_dout0,
        tmp_138_round_float32_to_bf16_ieee_fu_5025_p_ready,
        tmp_140_round_float32_to_bf16_ieee_fu_5029_p_din1,
        tmp_140_round_float32_to_bf16_ieee_fu_5029_p_dout0,
        tmp_140_round_float32_to_bf16_ieee_fu_5029_p_ready,
        tmp_142_round_float32_to_bf16_ieee_fu_5033_p_din1,
        tmp_142_round_float32_to_bf16_ieee_fu_5033_p_dout0,
        tmp_142_round_float32_to_bf16_ieee_fu_5033_p_ready,
        tmp_144_round_float32_to_bf16_ieee_fu_5037_p_din1,
        tmp_144_round_float32_to_bf16_ieee_fu_5037_p_dout0,
        tmp_144_round_float32_to_bf16_ieee_fu_5037_p_ready,
        tmp_146_round_float32_to_bf16_ieee_fu_5041_p_din1,
        tmp_146_round_float32_to_bf16_ieee_fu_5041_p_dout0,
        tmp_146_round_float32_to_bf16_ieee_fu_5041_p_ready,
        tmp_148_round_float32_to_bf16_ieee_fu_5045_p_din1,
        tmp_148_round_float32_to_bf16_ieee_fu_5045_p_dout0,
        tmp_148_round_float32_to_bf16_ieee_fu_5045_p_ready,
        tmp_150_round_float32_to_bf16_ieee_fu_5049_p_din1,
        tmp_150_round_float32_to_bf16_ieee_fu_5049_p_dout0,
        tmp_150_round_float32_to_bf16_ieee_fu_5049_p_ready,
        tmp_152_round_float32_to_bf16_ieee_fu_5053_p_din1,
        tmp_152_round_float32_to_bf16_ieee_fu_5053_p_dout0,
        tmp_152_round_float32_to_bf16_ieee_fu_5053_p_ready,
        tmp_154_round_float32_to_bf16_ieee_fu_5057_p_din1,
        tmp_154_round_float32_to_bf16_ieee_fu_5057_p_dout0,
        tmp_154_round_float32_to_bf16_ieee_fu_5057_p_ready,
        tmp_156_round_float32_to_bf16_ieee_fu_5061_p_din1,
        tmp_156_round_float32_to_bf16_ieee_fu_5061_p_dout0,
        tmp_156_round_float32_to_bf16_ieee_fu_5061_p_ready,
        tmp_94_round_float32_to_bf16_ieee_fu_5065_p_din1,
        tmp_94_round_float32_to_bf16_ieee_fu_5065_p_dout0,
        tmp_94_round_float32_to_bf16_ieee_fu_5065_p_ready,
        tmp_96_round_float32_to_bf16_ieee_fu_5069_p_din1,
        tmp_96_round_float32_to_bf16_ieee_fu_5069_p_dout0,
        tmp_96_round_float32_to_bf16_ieee_fu_5069_p_ready,
        tmp_98_round_float32_to_bf16_ieee_fu_5073_p_din1,
        tmp_98_round_float32_to_bf16_ieee_fu_5073_p_dout0,
        tmp_98_round_float32_to_bf16_ieee_fu_5073_p_ready
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [4:0] exp_x_address0;
output   exp_x_ce0;
input  [31:0] exp_x_q0;
output  [4:0] exp_x_64_address0;
output   exp_x_64_ce0;
input  [31:0] exp_x_64_q0;
output  [4:0] exp_x_128_address0;
output   exp_x_128_ce0;
input  [31:0] exp_x_128_q0;
output  [4:0] exp_x_192_address0;
output   exp_x_192_ce0;
input  [31:0] exp_x_192_q0;
input  [2:0] select_ln1106_2;
input  [31:0] sum_31;
input  [11:0] select_ln1106_1;
output  [4:0] exp_x_1_address0;
output   exp_x_1_ce0;
input  [31:0] exp_x_1_q0;
output  [4:0] exp_x_65_address0;
output   exp_x_65_ce0;
input  [31:0] exp_x_65_q0;
output  [4:0] exp_x_129_address0;
output   exp_x_129_ce0;
input  [31:0] exp_x_129_q0;
output  [4:0] exp_x_193_address0;
output   exp_x_193_ce0;
input  [31:0] exp_x_193_q0;
output  [4:0] exp_x_2_address0;
output   exp_x_2_ce0;
input  [31:0] exp_x_2_q0;
output  [4:0] exp_x_66_address0;
output   exp_x_66_ce0;
input  [31:0] exp_x_66_q0;
output  [4:0] exp_x_130_address0;
output   exp_x_130_ce0;
input  [31:0] exp_x_130_q0;
output  [4:0] exp_x_194_address0;
output   exp_x_194_ce0;
input  [31:0] exp_x_194_q0;
output  [4:0] exp_x_3_address0;
output   exp_x_3_ce0;
input  [31:0] exp_x_3_q0;
output  [4:0] exp_x_67_address0;
output   exp_x_67_ce0;
input  [31:0] exp_x_67_q0;
output  [4:0] exp_x_131_address0;
output   exp_x_131_ce0;
input  [31:0] exp_x_131_q0;
output  [4:0] exp_x_195_address0;
output   exp_x_195_ce0;
input  [31:0] exp_x_195_q0;
output  [4:0] exp_x_4_address0;
output   exp_x_4_ce0;
input  [31:0] exp_x_4_q0;
output  [4:0] exp_x_68_address0;
output   exp_x_68_ce0;
input  [31:0] exp_x_68_q0;
output  [4:0] exp_x_132_address0;
output   exp_x_132_ce0;
input  [31:0] exp_x_132_q0;
output  [4:0] exp_x_196_address0;
output   exp_x_196_ce0;
input  [31:0] exp_x_196_q0;
output  [4:0] exp_x_5_address0;
output   exp_x_5_ce0;
input  [31:0] exp_x_5_q0;
output  [4:0] exp_x_69_address0;
output   exp_x_69_ce0;
input  [31:0] exp_x_69_q0;
output  [4:0] exp_x_133_address0;
output   exp_x_133_ce0;
input  [31:0] exp_x_133_q0;
output  [4:0] exp_x_197_address0;
output   exp_x_197_ce0;
input  [31:0] exp_x_197_q0;
output  [4:0] exp_x_6_address0;
output   exp_x_6_ce0;
input  [31:0] exp_x_6_q0;
output  [4:0] exp_x_70_address0;
output   exp_x_70_ce0;
input  [31:0] exp_x_70_q0;
output  [4:0] exp_x_134_address0;
output   exp_x_134_ce0;
input  [31:0] exp_x_134_q0;
output  [4:0] exp_x_198_address0;
output   exp_x_198_ce0;
input  [31:0] exp_x_198_q0;
output  [4:0] exp_x_7_address0;
output   exp_x_7_ce0;
input  [31:0] exp_x_7_q0;
output  [4:0] exp_x_71_address0;
output   exp_x_71_ce0;
input  [31:0] exp_x_71_q0;
output  [4:0] exp_x_135_address0;
output   exp_x_135_ce0;
input  [31:0] exp_x_135_q0;
output  [4:0] exp_x_199_address0;
output   exp_x_199_ce0;
input  [31:0] exp_x_199_q0;
output  [4:0] exp_x_8_address0;
output   exp_x_8_ce0;
input  [31:0] exp_x_8_q0;
output  [4:0] exp_x_72_address0;
output   exp_x_72_ce0;
input  [31:0] exp_x_72_q0;
output  [4:0] exp_x_136_address0;
output   exp_x_136_ce0;
input  [31:0] exp_x_136_q0;
output  [4:0] exp_x_200_address0;
output   exp_x_200_ce0;
input  [31:0] exp_x_200_q0;
output  [4:0] exp_x_9_address0;
output   exp_x_9_ce0;
input  [31:0] exp_x_9_q0;
output  [4:0] exp_x_73_address0;
output   exp_x_73_ce0;
input  [31:0] exp_x_73_q0;
output  [4:0] exp_x_137_address0;
output   exp_x_137_ce0;
input  [31:0] exp_x_137_q0;
output  [4:0] exp_x_201_address0;
output   exp_x_201_ce0;
input  [31:0] exp_x_201_q0;
output  [4:0] exp_x_10_address0;
output   exp_x_10_ce0;
input  [31:0] exp_x_10_q0;
output  [4:0] exp_x_74_address0;
output   exp_x_74_ce0;
input  [31:0] exp_x_74_q0;
output  [4:0] exp_x_138_address0;
output   exp_x_138_ce0;
input  [31:0] exp_x_138_q0;
output  [4:0] exp_x_202_address0;
output   exp_x_202_ce0;
input  [31:0] exp_x_202_q0;
output  [4:0] exp_x_11_address0;
output   exp_x_11_ce0;
input  [31:0] exp_x_11_q0;
output  [4:0] exp_x_75_address0;
output   exp_x_75_ce0;
input  [31:0] exp_x_75_q0;
output  [4:0] exp_x_139_address0;
output   exp_x_139_ce0;
input  [31:0] exp_x_139_q0;
output  [4:0] exp_x_203_address0;
output   exp_x_203_ce0;
input  [31:0] exp_x_203_q0;
output  [4:0] exp_x_12_address0;
output   exp_x_12_ce0;
input  [31:0] exp_x_12_q0;
output  [4:0] exp_x_76_address0;
output   exp_x_76_ce0;
input  [31:0] exp_x_76_q0;
output  [4:0] exp_x_140_address0;
output   exp_x_140_ce0;
input  [31:0] exp_x_140_q0;
output  [4:0] exp_x_204_address0;
output   exp_x_204_ce0;
input  [31:0] exp_x_204_q0;
output  [4:0] exp_x_13_address0;
output   exp_x_13_ce0;
input  [31:0] exp_x_13_q0;
output  [4:0] exp_x_77_address0;
output   exp_x_77_ce0;
input  [31:0] exp_x_77_q0;
output  [4:0] exp_x_141_address0;
output   exp_x_141_ce0;
input  [31:0] exp_x_141_q0;
output  [4:0] exp_x_205_address0;
output   exp_x_205_ce0;
input  [31:0] exp_x_205_q0;
output  [4:0] exp_x_14_address0;
output   exp_x_14_ce0;
input  [31:0] exp_x_14_q0;
output  [4:0] exp_x_78_address0;
output   exp_x_78_ce0;
input  [31:0] exp_x_78_q0;
output  [4:0] exp_x_142_address0;
output   exp_x_142_ce0;
input  [31:0] exp_x_142_q0;
output  [4:0] exp_x_206_address0;
output   exp_x_206_ce0;
input  [31:0] exp_x_206_q0;
output  [4:0] exp_x_15_address0;
output   exp_x_15_ce0;
input  [31:0] exp_x_15_q0;
output  [4:0] exp_x_79_address0;
output   exp_x_79_ce0;
input  [31:0] exp_x_79_q0;
output  [4:0] exp_x_143_address0;
output   exp_x_143_ce0;
input  [31:0] exp_x_143_q0;
output  [4:0] exp_x_207_address0;
output   exp_x_207_ce0;
input  [31:0] exp_x_207_q0;
output  [4:0] exp_x_16_address0;
output   exp_x_16_ce0;
input  [31:0] exp_x_16_q0;
output  [4:0] exp_x_80_address0;
output   exp_x_80_ce0;
input  [31:0] exp_x_80_q0;
output  [4:0] exp_x_144_address0;
output   exp_x_144_ce0;
input  [31:0] exp_x_144_q0;
output  [4:0] exp_x_208_address0;
output   exp_x_208_ce0;
input  [31:0] exp_x_208_q0;
output  [4:0] exp_x_17_address0;
output   exp_x_17_ce0;
input  [31:0] exp_x_17_q0;
output  [4:0] exp_x_81_address0;
output   exp_x_81_ce0;
input  [31:0] exp_x_81_q0;
output  [4:0] exp_x_145_address0;
output   exp_x_145_ce0;
input  [31:0] exp_x_145_q0;
output  [4:0] exp_x_209_address0;
output   exp_x_209_ce0;
input  [31:0] exp_x_209_q0;
output  [4:0] exp_x_18_address0;
output   exp_x_18_ce0;
input  [31:0] exp_x_18_q0;
output  [4:0] exp_x_82_address0;
output   exp_x_82_ce0;
input  [31:0] exp_x_82_q0;
output  [4:0] exp_x_146_address0;
output   exp_x_146_ce0;
input  [31:0] exp_x_146_q0;
output  [4:0] exp_x_210_address0;
output   exp_x_210_ce0;
input  [31:0] exp_x_210_q0;
output  [4:0] exp_x_19_address0;
output   exp_x_19_ce0;
input  [31:0] exp_x_19_q0;
output  [4:0] exp_x_83_address0;
output   exp_x_83_ce0;
input  [31:0] exp_x_83_q0;
output  [4:0] exp_x_147_address0;
output   exp_x_147_ce0;
input  [31:0] exp_x_147_q0;
output  [4:0] exp_x_211_address0;
output   exp_x_211_ce0;
input  [31:0] exp_x_211_q0;
output  [4:0] exp_x_20_address0;
output   exp_x_20_ce0;
input  [31:0] exp_x_20_q0;
output  [4:0] exp_x_84_address0;
output   exp_x_84_ce0;
input  [31:0] exp_x_84_q0;
output  [4:0] exp_x_148_address0;
output   exp_x_148_ce0;
input  [31:0] exp_x_148_q0;
output  [4:0] exp_x_212_address0;
output   exp_x_212_ce0;
input  [31:0] exp_x_212_q0;
output  [4:0] exp_x_21_address0;
output   exp_x_21_ce0;
input  [31:0] exp_x_21_q0;
output  [4:0] exp_x_85_address0;
output   exp_x_85_ce0;
input  [31:0] exp_x_85_q0;
output  [4:0] exp_x_149_address0;
output   exp_x_149_ce0;
input  [31:0] exp_x_149_q0;
output  [4:0] exp_x_213_address0;
output   exp_x_213_ce0;
input  [31:0] exp_x_213_q0;
output  [4:0] exp_x_22_address0;
output   exp_x_22_ce0;
input  [31:0] exp_x_22_q0;
output  [4:0] exp_x_86_address0;
output   exp_x_86_ce0;
input  [31:0] exp_x_86_q0;
output  [4:0] exp_x_150_address0;
output   exp_x_150_ce0;
input  [31:0] exp_x_150_q0;
output  [4:0] exp_x_214_address0;
output   exp_x_214_ce0;
input  [31:0] exp_x_214_q0;
output  [4:0] exp_x_23_address0;
output   exp_x_23_ce0;
input  [31:0] exp_x_23_q0;
output  [4:0] exp_x_87_address0;
output   exp_x_87_ce0;
input  [31:0] exp_x_87_q0;
output  [4:0] exp_x_151_address0;
output   exp_x_151_ce0;
input  [31:0] exp_x_151_q0;
output  [4:0] exp_x_215_address0;
output   exp_x_215_ce0;
input  [31:0] exp_x_215_q0;
output  [4:0] exp_x_24_address0;
output   exp_x_24_ce0;
input  [31:0] exp_x_24_q0;
output  [4:0] exp_x_88_address0;
output   exp_x_88_ce0;
input  [31:0] exp_x_88_q0;
output  [4:0] exp_x_152_address0;
output   exp_x_152_ce0;
input  [31:0] exp_x_152_q0;
output  [4:0] exp_x_216_address0;
output   exp_x_216_ce0;
input  [31:0] exp_x_216_q0;
output  [4:0] exp_x_25_address0;
output   exp_x_25_ce0;
input  [31:0] exp_x_25_q0;
output  [4:0] exp_x_89_address0;
output   exp_x_89_ce0;
input  [31:0] exp_x_89_q0;
output  [4:0] exp_x_153_address0;
output   exp_x_153_ce0;
input  [31:0] exp_x_153_q0;
output  [4:0] exp_x_217_address0;
output   exp_x_217_ce0;
input  [31:0] exp_x_217_q0;
output  [4:0] exp_x_26_address0;
output   exp_x_26_ce0;
input  [31:0] exp_x_26_q0;
output  [4:0] exp_x_90_address0;
output   exp_x_90_ce0;
input  [31:0] exp_x_90_q0;
output  [4:0] exp_x_154_address0;
output   exp_x_154_ce0;
input  [31:0] exp_x_154_q0;
output  [4:0] exp_x_218_address0;
output   exp_x_218_ce0;
input  [31:0] exp_x_218_q0;
output  [4:0] exp_x_27_address0;
output   exp_x_27_ce0;
input  [31:0] exp_x_27_q0;
output  [4:0] exp_x_91_address0;
output   exp_x_91_ce0;
input  [31:0] exp_x_91_q0;
output  [4:0] exp_x_155_address0;
output   exp_x_155_ce0;
input  [31:0] exp_x_155_q0;
output  [4:0] exp_x_219_address0;
output   exp_x_219_ce0;
input  [31:0] exp_x_219_q0;
output  [4:0] exp_x_28_address0;
output   exp_x_28_ce0;
input  [31:0] exp_x_28_q0;
output  [4:0] exp_x_92_address0;
output   exp_x_92_ce0;
input  [31:0] exp_x_92_q0;
output  [4:0] exp_x_156_address0;
output   exp_x_156_ce0;
input  [31:0] exp_x_156_q0;
output  [4:0] exp_x_220_address0;
output   exp_x_220_ce0;
input  [31:0] exp_x_220_q0;
output  [4:0] exp_x_29_address0;
output   exp_x_29_ce0;
input  [31:0] exp_x_29_q0;
output  [4:0] exp_x_93_address0;
output   exp_x_93_ce0;
input  [31:0] exp_x_93_q0;
output  [4:0] exp_x_157_address0;
output   exp_x_157_ce0;
input  [31:0] exp_x_157_q0;
output  [4:0] exp_x_221_address0;
output   exp_x_221_ce0;
input  [31:0] exp_x_221_q0;
output  [4:0] exp_x_30_address0;
output   exp_x_30_ce0;
input  [31:0] exp_x_30_q0;
output  [4:0] exp_x_94_address0;
output   exp_x_94_ce0;
input  [31:0] exp_x_94_q0;
output  [4:0] exp_x_158_address0;
output   exp_x_158_ce0;
input  [31:0] exp_x_158_q0;
output  [4:0] exp_x_222_address0;
output   exp_x_222_ce0;
input  [31:0] exp_x_222_q0;
output  [4:0] exp_x_31_address0;
output   exp_x_31_ce0;
input  [31:0] exp_x_31_q0;
output  [4:0] exp_x_95_address0;
output   exp_x_95_ce0;
input  [31:0] exp_x_95_q0;
output  [4:0] exp_x_159_address0;
output   exp_x_159_ce0;
input  [31:0] exp_x_159_q0;
output  [4:0] exp_x_223_address0;
output   exp_x_223_ce0;
input  [31:0] exp_x_223_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1;
output  [31:0] grp_fu_4821_p_din0;
output  [31:0] grp_fu_4821_p_din1;
input  [31:0] grp_fu_4821_p_dout0;
output   grp_fu_4821_p_ce;
output  [31:0] grp_fu_4825_p_din0;
output  [31:0] grp_fu_4825_p_din1;
input  [31:0] grp_fu_4825_p_dout0;
output   grp_fu_4825_p_ce;
output  [31:0] grp_fu_4829_p_din0;
output  [31:0] grp_fu_4829_p_din1;
input  [31:0] grp_fu_4829_p_dout0;
output   grp_fu_4829_p_ce;
output  [31:0] grp_fu_4833_p_din0;
output  [31:0] grp_fu_4833_p_din1;
input  [31:0] grp_fu_4833_p_dout0;
output   grp_fu_4833_p_ce;
output  [31:0] grp_fu_4837_p_din0;
output  [31:0] grp_fu_4837_p_din1;
input  [31:0] grp_fu_4837_p_dout0;
output   grp_fu_4837_p_ce;
output  [31:0] grp_fu_4841_p_din0;
output  [31:0] grp_fu_4841_p_din1;
input  [31:0] grp_fu_4841_p_dout0;
output   grp_fu_4841_p_ce;
output  [31:0] grp_fu_4845_p_din0;
output  [31:0] grp_fu_4845_p_din1;
input  [31:0] grp_fu_4845_p_dout0;
output   grp_fu_4845_p_ce;
output  [31:0] grp_fu_4849_p_din0;
output  [31:0] grp_fu_4849_p_din1;
input  [31:0] grp_fu_4849_p_dout0;
output   grp_fu_4849_p_ce;
output  [31:0] grp_fu_4853_p_din0;
output  [31:0] grp_fu_4853_p_din1;
input  [31:0] grp_fu_4853_p_dout0;
output   grp_fu_4853_p_ce;
output  [31:0] grp_fu_4857_p_din0;
output  [31:0] grp_fu_4857_p_din1;
input  [31:0] grp_fu_4857_p_dout0;
output   grp_fu_4857_p_ce;
output  [31:0] grp_fu_4861_p_din0;
output  [31:0] grp_fu_4861_p_din1;
input  [31:0] grp_fu_4861_p_dout0;
output   grp_fu_4861_p_ce;
output  [31:0] grp_fu_4865_p_din0;
output  [31:0] grp_fu_4865_p_din1;
input  [31:0] grp_fu_4865_p_dout0;
output   grp_fu_4865_p_ce;
output  [31:0] grp_fu_4869_p_din0;
output  [31:0] grp_fu_4869_p_din1;
input  [31:0] grp_fu_4869_p_dout0;
output   grp_fu_4869_p_ce;
output  [31:0] grp_fu_4873_p_din0;
output  [31:0] grp_fu_4873_p_din1;
input  [31:0] grp_fu_4873_p_dout0;
output   grp_fu_4873_p_ce;
output  [31:0] grp_fu_4877_p_din0;
output  [31:0] grp_fu_4877_p_din1;
input  [31:0] grp_fu_4877_p_dout0;
output   grp_fu_4877_p_ce;
output  [31:0] grp_fu_4881_p_din0;
output  [31:0] grp_fu_4881_p_din1;
input  [31:0] grp_fu_4881_p_dout0;
output   grp_fu_4881_p_ce;
output  [31:0] grp_fu_4885_p_din0;
output  [31:0] grp_fu_4885_p_din1;
input  [31:0] grp_fu_4885_p_dout0;
output   grp_fu_4885_p_ce;
output  [31:0] grp_fu_4889_p_din0;
output  [31:0] grp_fu_4889_p_din1;
input  [31:0] grp_fu_4889_p_dout0;
output   grp_fu_4889_p_ce;
output  [31:0] grp_fu_4893_p_din0;
output  [31:0] grp_fu_4893_p_din1;
input  [31:0] grp_fu_4893_p_dout0;
output   grp_fu_4893_p_ce;
output  [31:0] grp_fu_4897_p_din0;
output  [31:0] grp_fu_4897_p_din1;
input  [31:0] grp_fu_4897_p_dout0;
output   grp_fu_4897_p_ce;
output  [31:0] grp_fu_4901_p_din0;
output  [31:0] grp_fu_4901_p_din1;
input  [31:0] grp_fu_4901_p_dout0;
output   grp_fu_4901_p_ce;
output  [31:0] grp_fu_4905_p_din0;
output  [31:0] grp_fu_4905_p_din1;
input  [31:0] grp_fu_4905_p_dout0;
output   grp_fu_4905_p_ce;
output  [31:0] grp_fu_4909_p_din0;
output  [31:0] grp_fu_4909_p_din1;
input  [31:0] grp_fu_4909_p_dout0;
output   grp_fu_4909_p_ce;
output  [31:0] grp_fu_4913_p_din0;
output  [31:0] grp_fu_4913_p_din1;
input  [31:0] grp_fu_4913_p_dout0;
output   grp_fu_4913_p_ce;
output  [31:0] grp_fu_4917_p_din0;
output  [31:0] grp_fu_4917_p_din1;
input  [31:0] grp_fu_4917_p_dout0;
output   grp_fu_4917_p_ce;
output  [31:0] grp_fu_4921_p_din0;
output  [31:0] grp_fu_4921_p_din1;
input  [31:0] grp_fu_4921_p_dout0;
output   grp_fu_4921_p_ce;
output  [31:0] grp_fu_4925_p_din0;
output  [31:0] grp_fu_4925_p_din1;
input  [31:0] grp_fu_4925_p_dout0;
output   grp_fu_4925_p_ce;
output  [31:0] grp_fu_4929_p_din0;
output  [31:0] grp_fu_4929_p_din1;
input  [31:0] grp_fu_4929_p_dout0;
output   grp_fu_4929_p_ce;
output  [31:0] grp_fu_4933_p_din0;
output  [31:0] grp_fu_4933_p_din1;
input  [31:0] grp_fu_4933_p_dout0;
output   grp_fu_4933_p_ce;
output  [31:0] grp_fu_4937_p_din0;
output  [31:0] grp_fu_4937_p_din1;
input  [31:0] grp_fu_4937_p_dout0;
output   grp_fu_4937_p_ce;
output  [31:0] grp_fu_4941_p_din0;
output  [31:0] grp_fu_4941_p_din1;
input  [31:0] grp_fu_4941_p_dout0;
output   grp_fu_4941_p_ce;
output  [31:0] grp_fu_4945_p_din0;
output  [31:0] grp_fu_4945_p_din1;
input  [31:0] grp_fu_4945_p_dout0;
output   grp_fu_4945_p_ce;
output  [31:0] tmp_100_round_float32_to_bf16_ieee_fu_4949_p_din1;
input  [15:0] tmp_100_round_float32_to_bf16_ieee_fu_4949_p_dout0;
input   tmp_100_round_float32_to_bf16_ieee_fu_4949_p_ready;
output  [31:0] tmp_102_round_float32_to_bf16_ieee_fu_4953_p_din1;
input  [15:0] tmp_102_round_float32_to_bf16_ieee_fu_4953_p_dout0;
input   tmp_102_round_float32_to_bf16_ieee_fu_4953_p_ready;
output  [31:0] tmp_104_round_float32_to_bf16_ieee_fu_4957_p_din1;
input  [15:0] tmp_104_round_float32_to_bf16_ieee_fu_4957_p_dout0;
input   tmp_104_round_float32_to_bf16_ieee_fu_4957_p_ready;
output  [31:0] tmp_106_round_float32_to_bf16_ieee_fu_4961_p_din1;
input  [15:0] tmp_106_round_float32_to_bf16_ieee_fu_4961_p_dout0;
input   tmp_106_round_float32_to_bf16_ieee_fu_4961_p_ready;
output  [31:0] tmp_108_round_float32_to_bf16_ieee_fu_4965_p_din1;
input  [15:0] tmp_108_round_float32_to_bf16_ieee_fu_4965_p_dout0;
input   tmp_108_round_float32_to_bf16_ieee_fu_4965_p_ready;
output  [31:0] tmp_110_round_float32_to_bf16_ieee_fu_4969_p_din1;
input  [15:0] tmp_110_round_float32_to_bf16_ieee_fu_4969_p_dout0;
input   tmp_110_round_float32_to_bf16_ieee_fu_4969_p_ready;
output  [31:0] tmp_112_round_float32_to_bf16_ieee_fu_4973_p_din1;
input  [15:0] tmp_112_round_float32_to_bf16_ieee_fu_4973_p_dout0;
input   tmp_112_round_float32_to_bf16_ieee_fu_4973_p_ready;
output  [31:0] tmp_114_round_float32_to_bf16_ieee_fu_4977_p_din1;
input  [15:0] tmp_114_round_float32_to_bf16_ieee_fu_4977_p_dout0;
input   tmp_114_round_float32_to_bf16_ieee_fu_4977_p_ready;
output  [31:0] tmp_116_round_float32_to_bf16_ieee_fu_4981_p_din1;
input  [15:0] tmp_116_round_float32_to_bf16_ieee_fu_4981_p_dout0;
input   tmp_116_round_float32_to_bf16_ieee_fu_4981_p_ready;
output  [31:0] tmp_118_round_float32_to_bf16_ieee_fu_4985_p_din1;
input  [15:0] tmp_118_round_float32_to_bf16_ieee_fu_4985_p_dout0;
input   tmp_118_round_float32_to_bf16_ieee_fu_4985_p_ready;
output  [31:0] tmp_120_round_float32_to_bf16_ieee_fu_4989_p_din1;
input  [15:0] tmp_120_round_float32_to_bf16_ieee_fu_4989_p_dout0;
input   tmp_120_round_float32_to_bf16_ieee_fu_4989_p_ready;
output  [31:0] tmp_122_round_float32_to_bf16_ieee_fu_4993_p_din1;
input  [15:0] tmp_122_round_float32_to_bf16_ieee_fu_4993_p_dout0;
input   tmp_122_round_float32_to_bf16_ieee_fu_4993_p_ready;
output  [31:0] tmp_124_round_float32_to_bf16_ieee_fu_4997_p_din1;
input  [15:0] tmp_124_round_float32_to_bf16_ieee_fu_4997_p_dout0;
input   tmp_124_round_float32_to_bf16_ieee_fu_4997_p_ready;
output  [31:0] tmp_126_round_float32_to_bf16_ieee_fu_5001_p_din1;
input  [15:0] tmp_126_round_float32_to_bf16_ieee_fu_5001_p_dout0;
input   tmp_126_round_float32_to_bf16_ieee_fu_5001_p_ready;
output  [31:0] tmp_128_round_float32_to_bf16_ieee_fu_5005_p_din1;
input  [15:0] tmp_128_round_float32_to_bf16_ieee_fu_5005_p_dout0;
input   tmp_128_round_float32_to_bf16_ieee_fu_5005_p_ready;
output  [31:0] tmp_130_round_float32_to_bf16_ieee_fu_5009_p_din1;
input  [15:0] tmp_130_round_float32_to_bf16_ieee_fu_5009_p_dout0;
input   tmp_130_round_float32_to_bf16_ieee_fu_5009_p_ready;
output  [31:0] tmp_132_round_float32_to_bf16_ieee_fu_5013_p_din1;
input  [15:0] tmp_132_round_float32_to_bf16_ieee_fu_5013_p_dout0;
input   tmp_132_round_float32_to_bf16_ieee_fu_5013_p_ready;
output  [31:0] tmp_134_round_float32_to_bf16_ieee_fu_5017_p_din1;
input  [15:0] tmp_134_round_float32_to_bf16_ieee_fu_5017_p_dout0;
input   tmp_134_round_float32_to_bf16_ieee_fu_5017_p_ready;
output  [31:0] tmp_136_round_float32_to_bf16_ieee_fu_5021_p_din1;
input  [15:0] tmp_136_round_float32_to_bf16_ieee_fu_5021_p_dout0;
input   tmp_136_round_float32_to_bf16_ieee_fu_5021_p_ready;
output  [31:0] tmp_138_round_float32_to_bf16_ieee_fu_5025_p_din1;
input  [15:0] tmp_138_round_float32_to_bf16_ieee_fu_5025_p_dout0;
input   tmp_138_round_float32_to_bf16_ieee_fu_5025_p_ready;
output  [31:0] tmp_140_round_float32_to_bf16_ieee_fu_5029_p_din1;
input  [15:0] tmp_140_round_float32_to_bf16_ieee_fu_5029_p_dout0;
input   tmp_140_round_float32_to_bf16_ieee_fu_5029_p_ready;
output  [31:0] tmp_142_round_float32_to_bf16_ieee_fu_5033_p_din1;
input  [15:0] tmp_142_round_float32_to_bf16_ieee_fu_5033_p_dout0;
input   tmp_142_round_float32_to_bf16_ieee_fu_5033_p_ready;
output  [31:0] tmp_144_round_float32_to_bf16_ieee_fu_5037_p_din1;
input  [15:0] tmp_144_round_float32_to_bf16_ieee_fu_5037_p_dout0;
input   tmp_144_round_float32_to_bf16_ieee_fu_5037_p_ready;
output  [31:0] tmp_146_round_float32_to_bf16_ieee_fu_5041_p_din1;
input  [15:0] tmp_146_round_float32_to_bf16_ieee_fu_5041_p_dout0;
input   tmp_146_round_float32_to_bf16_ieee_fu_5041_p_ready;
output  [31:0] tmp_148_round_float32_to_bf16_ieee_fu_5045_p_din1;
input  [15:0] tmp_148_round_float32_to_bf16_ieee_fu_5045_p_dout0;
input   tmp_148_round_float32_to_bf16_ieee_fu_5045_p_ready;
output  [31:0] tmp_150_round_float32_to_bf16_ieee_fu_5049_p_din1;
input  [15:0] tmp_150_round_float32_to_bf16_ieee_fu_5049_p_dout0;
input   tmp_150_round_float32_to_bf16_ieee_fu_5049_p_ready;
output  [31:0] tmp_152_round_float32_to_bf16_ieee_fu_5053_p_din1;
input  [15:0] tmp_152_round_float32_to_bf16_ieee_fu_5053_p_dout0;
input   tmp_152_round_float32_to_bf16_ieee_fu_5053_p_ready;
output  [31:0] tmp_154_round_float32_to_bf16_ieee_fu_5057_p_din1;
input  [15:0] tmp_154_round_float32_to_bf16_ieee_fu_5057_p_dout0;
input   tmp_154_round_float32_to_bf16_ieee_fu_5057_p_ready;
output  [31:0] tmp_156_round_float32_to_bf16_ieee_fu_5061_p_din1;
input  [15:0] tmp_156_round_float32_to_bf16_ieee_fu_5061_p_dout0;
input   tmp_156_round_float32_to_bf16_ieee_fu_5061_p_ready;
output  [31:0] tmp_94_round_float32_to_bf16_ieee_fu_5065_p_din1;
input  [15:0] tmp_94_round_float32_to_bf16_ieee_fu_5065_p_dout0;
input   tmp_94_round_float32_to_bf16_ieee_fu_5065_p_ready;
output  [31:0] tmp_96_round_float32_to_bf16_ieee_fu_5069_p_din1;
input  [15:0] tmp_96_round_float32_to_bf16_ieee_fu_5069_p_dout0;
input   tmp_96_round_float32_to_bf16_ieee_fu_5069_p_ready;
output  [31:0] tmp_98_round_float32_to_bf16_ieee_fu_5073_p_din1;
input  [15:0] tmp_98_round_float32_to_bf16_ieee_fu_5073_p_dout0;
input   tmp_98_round_float32_to_bf16_ieee_fu_5073_p_ready;

reg ap_idle;
reg exp_x_ce0;
reg exp_x_64_ce0;
reg exp_x_128_ce0;
reg exp_x_192_ce0;
reg exp_x_1_ce0;
reg exp_x_65_ce0;
reg exp_x_129_ce0;
reg exp_x_193_ce0;
reg exp_x_2_ce0;
reg exp_x_66_ce0;
reg exp_x_130_ce0;
reg exp_x_194_ce0;
reg exp_x_3_ce0;
reg exp_x_67_ce0;
reg exp_x_131_ce0;
reg exp_x_195_ce0;
reg exp_x_4_ce0;
reg exp_x_68_ce0;
reg exp_x_132_ce0;
reg exp_x_196_ce0;
reg exp_x_5_ce0;
reg exp_x_69_ce0;
reg exp_x_133_ce0;
reg exp_x_197_ce0;
reg exp_x_6_ce0;
reg exp_x_70_ce0;
reg exp_x_134_ce0;
reg exp_x_198_ce0;
reg exp_x_7_ce0;
reg exp_x_71_ce0;
reg exp_x_135_ce0;
reg exp_x_199_ce0;
reg exp_x_8_ce0;
reg exp_x_72_ce0;
reg exp_x_136_ce0;
reg exp_x_200_ce0;
reg exp_x_9_ce0;
reg exp_x_73_ce0;
reg exp_x_137_ce0;
reg exp_x_201_ce0;
reg exp_x_10_ce0;
reg exp_x_74_ce0;
reg exp_x_138_ce0;
reg exp_x_202_ce0;
reg exp_x_11_ce0;
reg exp_x_75_ce0;
reg exp_x_139_ce0;
reg exp_x_203_ce0;
reg exp_x_12_ce0;
reg exp_x_76_ce0;
reg exp_x_140_ce0;
reg exp_x_204_ce0;
reg exp_x_13_ce0;
reg exp_x_77_ce0;
reg exp_x_141_ce0;
reg exp_x_205_ce0;
reg exp_x_14_ce0;
reg exp_x_78_ce0;
reg exp_x_142_ce0;
reg exp_x_206_ce0;
reg exp_x_15_ce0;
reg exp_x_79_ce0;
reg exp_x_143_ce0;
reg exp_x_207_ce0;
reg exp_x_16_ce0;
reg exp_x_80_ce0;
reg exp_x_144_ce0;
reg exp_x_208_ce0;
reg exp_x_17_ce0;
reg exp_x_81_ce0;
reg exp_x_145_ce0;
reg exp_x_209_ce0;
reg exp_x_18_ce0;
reg exp_x_82_ce0;
reg exp_x_146_ce0;
reg exp_x_210_ce0;
reg exp_x_19_ce0;
reg exp_x_83_ce0;
reg exp_x_147_ce0;
reg exp_x_211_ce0;
reg exp_x_20_ce0;
reg exp_x_84_ce0;
reg exp_x_148_ce0;
reg exp_x_212_ce0;
reg exp_x_21_ce0;
reg exp_x_85_ce0;
reg exp_x_149_ce0;
reg exp_x_213_ce0;
reg exp_x_22_ce0;
reg exp_x_86_ce0;
reg exp_x_150_ce0;
reg exp_x_214_ce0;
reg exp_x_23_ce0;
reg exp_x_87_ce0;
reg exp_x_151_ce0;
reg exp_x_215_ce0;
reg exp_x_24_ce0;
reg exp_x_88_ce0;
reg exp_x_152_ce0;
reg exp_x_216_ce0;
reg exp_x_25_ce0;
reg exp_x_89_ce0;
reg exp_x_153_ce0;
reg exp_x_217_ce0;
reg exp_x_26_ce0;
reg exp_x_90_ce0;
reg exp_x_154_ce0;
reg exp_x_218_ce0;
reg exp_x_27_ce0;
reg exp_x_91_ce0;
reg exp_x_155_ce0;
reg exp_x_219_ce0;
reg exp_x_28_ce0;
reg exp_x_92_ce0;
reg exp_x_156_ce0;
reg exp_x_220_ce0;
reg exp_x_29_ce0;
reg exp_x_93_ce0;
reg exp_x_157_ce0;
reg exp_x_221_ce0;
reg exp_x_30_ce0;
reg exp_x_94_ce0;
reg exp_x_158_ce0;
reg exp_x_222_ce0;
reg exp_x_31_ce0;
reg exp_x_95_ce0;
reg exp_x_159_ce0;
reg exp_x_223_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln1212_fu_2764_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [5:0] lshr_ln4_reg_3712;
reg   [5:0] lshr_ln4_reg_3712_pp0_iter1_reg;
reg   [5:0] lshr_ln4_reg_3712_pp0_iter2_reg;
reg   [5:0] lshr_ln4_reg_3712_pp0_iter3_reg;
reg   [5:0] lshr_ln4_reg_3712_pp0_iter4_reg;
reg   [5:0] lshr_ln4_reg_3712_pp0_iter5_reg;
reg   [5:0] lshr_ln4_reg_3712_pp0_iter6_reg;
reg   [5:0] lshr_ln4_reg_3712_pp0_iter7_reg;
reg   [5:0] lshr_ln4_reg_3712_pp0_iter8_reg;
reg   [5:0] lshr_ln4_reg_3712_pp0_iter9_reg;
reg   [5:0] lshr_ln4_reg_3712_pp0_iter10_reg;
wire   [31:0] tmp_s_fu_2933_p9;
reg   [31:0] tmp_s_reg_4338;
wire   [31:0] tmp_95_fu_2952_p9;
reg   [31:0] tmp_95_reg_4343;
wire   [31:0] tmp_97_fu_2971_p9;
reg   [31:0] tmp_97_reg_4348;
wire   [31:0] tmp_99_fu_2990_p9;
reg   [31:0] tmp_99_reg_4353;
wire   [31:0] tmp_101_fu_3009_p9;
reg   [31:0] tmp_101_reg_4358;
wire   [31:0] tmp_103_fu_3028_p9;
reg   [31:0] tmp_103_reg_4363;
wire   [31:0] tmp_105_fu_3047_p9;
reg   [31:0] tmp_105_reg_4368;
wire   [31:0] tmp_107_fu_3066_p9;
reg   [31:0] tmp_107_reg_4373;
wire   [31:0] tmp_109_fu_3085_p9;
reg   [31:0] tmp_109_reg_4378;
wire   [31:0] tmp_111_fu_3104_p9;
reg   [31:0] tmp_111_reg_4383;
wire   [31:0] tmp_113_fu_3123_p9;
reg   [31:0] tmp_113_reg_4388;
wire   [31:0] tmp_115_fu_3142_p9;
reg   [31:0] tmp_115_reg_4393;
wire   [31:0] tmp_117_fu_3161_p9;
reg   [31:0] tmp_117_reg_4398;
wire   [31:0] tmp_119_fu_3180_p9;
reg   [31:0] tmp_119_reg_4403;
wire   [31:0] tmp_121_fu_3199_p9;
reg   [31:0] tmp_121_reg_4408;
wire   [31:0] tmp_123_fu_3218_p9;
reg   [31:0] tmp_123_reg_4413;
wire   [31:0] tmp_125_fu_3237_p9;
reg   [31:0] tmp_125_reg_4418;
wire   [31:0] tmp_127_fu_3256_p9;
reg   [31:0] tmp_127_reg_4423;
wire   [31:0] tmp_129_fu_3275_p9;
reg   [31:0] tmp_129_reg_4428;
wire   [31:0] tmp_131_fu_3294_p9;
reg   [31:0] tmp_131_reg_4433;
wire   [31:0] tmp_133_fu_3313_p9;
reg   [31:0] tmp_133_reg_4438;
wire   [31:0] tmp_135_fu_3332_p9;
reg   [31:0] tmp_135_reg_4443;
wire   [31:0] tmp_137_fu_3351_p9;
reg   [31:0] tmp_137_reg_4448;
wire   [31:0] tmp_139_fu_3370_p9;
reg   [31:0] tmp_139_reg_4453;
wire   [31:0] tmp_141_fu_3389_p9;
reg   [31:0] tmp_141_reg_4458;
wire   [31:0] tmp_143_fu_3408_p9;
reg   [31:0] tmp_143_reg_4463;
wire   [31:0] tmp_145_fu_3427_p9;
reg   [31:0] tmp_145_reg_4468;
wire   [31:0] tmp_147_fu_3446_p9;
reg   [31:0] tmp_147_reg_4473;
wire   [31:0] tmp_149_fu_3465_p9;
reg   [31:0] tmp_149_reg_4478;
wire   [31:0] tmp_151_fu_3484_p9;
reg   [31:0] tmp_151_reg_4483;
wire   [31:0] tmp_153_fu_3503_p9;
reg   [31:0] tmp_153_reg_4488;
wire   [31:0] tmp_155_fu_3522_p9;
reg   [31:0] tmp_155_reg_4493;
reg   [31:0] y_reg_4498;
reg   [31:0] y_1_reg_4503;
reg   [31:0] y_2_reg_4508;
reg   [31:0] y_3_reg_4513;
reg   [31:0] y_4_reg_4518;
reg   [31:0] y_5_reg_4523;
reg   [31:0] y_6_reg_4528;
reg   [31:0] y_7_reg_4533;
reg   [31:0] y_8_reg_4538;
reg   [31:0] y_9_reg_4543;
reg   [31:0] y_32_reg_4548;
reg   [31:0] y_33_reg_4553;
reg   [31:0] y_34_reg_4558;
reg   [31:0] y_35_reg_4563;
reg   [31:0] y_36_reg_4568;
reg   [31:0] y_37_reg_4573;
reg   [31:0] y_38_reg_4578;
reg   [31:0] y_39_reg_4583;
reg   [31:0] y_40_reg_4588;
reg   [31:0] y_41_reg_4593;
reg   [31:0] y_42_reg_4598;
reg   [31:0] y_43_reg_4603;
reg   [31:0] y_44_reg_4608;
reg   [31:0] y_45_reg_4613;
reg   [31:0] y_46_reg_4618;
reg   [31:0] y_47_reg_4623;
reg   [31:0] y_48_reg_4628;
reg   [31:0] y_49_reg_4633;
reg   [31:0] y_50_reg_4638;
reg   [31:0] y_51_reg_4643;
reg   [31:0] y_52_reg_4648;
reg   [31:0] y_53_reg_4653;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln1219_fu_2780_p1;
wire   [63:0] zext_ln1221_1_fu_3549_p1;
wire   [63:0] zext_ln1221_3_fu_3583_p1;
reg   [9:0] idx_fu_350;
wire   [9:0] add_ln1212_fu_2922_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_i;
wire   [4:0] lshr_ln3_fu_2770_p4;
wire   [11:0] zext_ln1221_fu_3541_p1;
wire   [11:0] add_ln1221_fu_3544_p2;
wire   [5:0] or_ln1221_fu_3569_p2;
wire   [11:0] zext_ln1221_2_fu_3574_p1;
wire   [11:0] add_ln1221_1_fu_3578_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1468(
    .din0(exp_x_q0),
    .din1(32'd0),
    .din2(exp_x_64_q0),
    .din3(32'd0),
    .din4(exp_x_128_q0),
    .din5(32'd0),
    .din6(exp_x_192_q0),
    .din7(select_ln1106_2),
    .dout(tmp_s_fu_2933_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1469(
    .din0(exp_x_1_q0),
    .din1(32'd0),
    .din2(exp_x_65_q0),
    .din3(32'd0),
    .din4(exp_x_129_q0),
    .din5(32'd0),
    .din6(exp_x_193_q0),
    .din7(select_ln1106_2),
    .dout(tmp_95_fu_2952_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1470(
    .din0(exp_x_2_q0),
    .din1(32'd0),
    .din2(exp_x_66_q0),
    .din3(32'd0),
    .din4(exp_x_130_q0),
    .din5(32'd0),
    .din6(exp_x_194_q0),
    .din7(select_ln1106_2),
    .dout(tmp_97_fu_2971_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1471(
    .din0(exp_x_3_q0),
    .din1(32'd0),
    .din2(exp_x_67_q0),
    .din3(32'd0),
    .din4(exp_x_131_q0),
    .din5(32'd0),
    .din6(exp_x_195_q0),
    .din7(select_ln1106_2),
    .dout(tmp_99_fu_2990_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1472(
    .din0(exp_x_4_q0),
    .din1(32'd0),
    .din2(exp_x_68_q0),
    .din3(32'd0),
    .din4(exp_x_132_q0),
    .din5(32'd0),
    .din6(exp_x_196_q0),
    .din7(select_ln1106_2),
    .dout(tmp_101_fu_3009_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1473(
    .din0(exp_x_5_q0),
    .din1(32'd0),
    .din2(exp_x_69_q0),
    .din3(32'd0),
    .din4(exp_x_133_q0),
    .din5(32'd0),
    .din6(exp_x_197_q0),
    .din7(select_ln1106_2),
    .dout(tmp_103_fu_3028_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1474(
    .din0(exp_x_6_q0),
    .din1(32'd0),
    .din2(exp_x_70_q0),
    .din3(32'd0),
    .din4(exp_x_134_q0),
    .din5(32'd0),
    .din6(exp_x_198_q0),
    .din7(select_ln1106_2),
    .dout(tmp_105_fu_3047_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1475(
    .din0(exp_x_7_q0),
    .din1(32'd0),
    .din2(exp_x_71_q0),
    .din3(32'd0),
    .din4(exp_x_135_q0),
    .din5(32'd0),
    .din6(exp_x_199_q0),
    .din7(select_ln1106_2),
    .dout(tmp_107_fu_3066_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1476(
    .din0(exp_x_8_q0),
    .din1(32'd0),
    .din2(exp_x_72_q0),
    .din3(32'd0),
    .din4(exp_x_136_q0),
    .din5(32'd0),
    .din6(exp_x_200_q0),
    .din7(select_ln1106_2),
    .dout(tmp_109_fu_3085_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1477(
    .din0(exp_x_9_q0),
    .din1(32'd0),
    .din2(exp_x_73_q0),
    .din3(32'd0),
    .din4(exp_x_137_q0),
    .din5(32'd0),
    .din6(exp_x_201_q0),
    .din7(select_ln1106_2),
    .dout(tmp_111_fu_3104_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1478(
    .din0(exp_x_10_q0),
    .din1(32'd0),
    .din2(exp_x_74_q0),
    .din3(32'd0),
    .din4(exp_x_138_q0),
    .din5(32'd0),
    .din6(exp_x_202_q0),
    .din7(select_ln1106_2),
    .dout(tmp_113_fu_3123_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1479(
    .din0(exp_x_11_q0),
    .din1(32'd0),
    .din2(exp_x_75_q0),
    .din3(32'd0),
    .din4(exp_x_139_q0),
    .din5(32'd0),
    .din6(exp_x_203_q0),
    .din7(select_ln1106_2),
    .dout(tmp_115_fu_3142_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1480(
    .din0(exp_x_12_q0),
    .din1(32'd0),
    .din2(exp_x_76_q0),
    .din3(32'd0),
    .din4(exp_x_140_q0),
    .din5(32'd0),
    .din6(exp_x_204_q0),
    .din7(select_ln1106_2),
    .dout(tmp_117_fu_3161_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1481(
    .din0(exp_x_13_q0),
    .din1(32'd0),
    .din2(exp_x_77_q0),
    .din3(32'd0),
    .din4(exp_x_141_q0),
    .din5(32'd0),
    .din6(exp_x_205_q0),
    .din7(select_ln1106_2),
    .dout(tmp_119_fu_3180_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1482(
    .din0(exp_x_14_q0),
    .din1(32'd0),
    .din2(exp_x_78_q0),
    .din3(32'd0),
    .din4(exp_x_142_q0),
    .din5(32'd0),
    .din6(exp_x_206_q0),
    .din7(select_ln1106_2),
    .dout(tmp_121_fu_3199_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1483(
    .din0(exp_x_15_q0),
    .din1(32'd0),
    .din2(exp_x_79_q0),
    .din3(32'd0),
    .din4(exp_x_143_q0),
    .din5(32'd0),
    .din6(exp_x_207_q0),
    .din7(select_ln1106_2),
    .dout(tmp_123_fu_3218_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1484(
    .din0(exp_x_16_q0),
    .din1(32'd0),
    .din2(exp_x_80_q0),
    .din3(32'd0),
    .din4(exp_x_144_q0),
    .din5(32'd0),
    .din6(exp_x_208_q0),
    .din7(select_ln1106_2),
    .dout(tmp_125_fu_3237_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1485(
    .din0(exp_x_17_q0),
    .din1(32'd0),
    .din2(exp_x_81_q0),
    .din3(32'd0),
    .din4(exp_x_145_q0),
    .din5(32'd0),
    .din6(exp_x_209_q0),
    .din7(select_ln1106_2),
    .dout(tmp_127_fu_3256_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1486(
    .din0(exp_x_18_q0),
    .din1(32'd0),
    .din2(exp_x_82_q0),
    .din3(32'd0),
    .din4(exp_x_146_q0),
    .din5(32'd0),
    .din6(exp_x_210_q0),
    .din7(select_ln1106_2),
    .dout(tmp_129_fu_3275_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1487(
    .din0(exp_x_19_q0),
    .din1(32'd0),
    .din2(exp_x_83_q0),
    .din3(32'd0),
    .din4(exp_x_147_q0),
    .din5(32'd0),
    .din6(exp_x_211_q0),
    .din7(select_ln1106_2),
    .dout(tmp_131_fu_3294_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1488(
    .din0(exp_x_20_q0),
    .din1(32'd0),
    .din2(exp_x_84_q0),
    .din3(32'd0),
    .din4(exp_x_148_q0),
    .din5(32'd0),
    .din6(exp_x_212_q0),
    .din7(select_ln1106_2),
    .dout(tmp_133_fu_3313_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1489(
    .din0(exp_x_21_q0),
    .din1(32'd0),
    .din2(exp_x_85_q0),
    .din3(32'd0),
    .din4(exp_x_149_q0),
    .din5(32'd0),
    .din6(exp_x_213_q0),
    .din7(select_ln1106_2),
    .dout(tmp_135_fu_3332_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1490(
    .din0(exp_x_22_q0),
    .din1(32'd0),
    .din2(exp_x_86_q0),
    .din3(32'd0),
    .din4(exp_x_150_q0),
    .din5(32'd0),
    .din6(exp_x_214_q0),
    .din7(select_ln1106_2),
    .dout(tmp_137_fu_3351_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1491(
    .din0(exp_x_23_q0),
    .din1(32'd0),
    .din2(exp_x_87_q0),
    .din3(32'd0),
    .din4(exp_x_151_q0),
    .din5(32'd0),
    .din6(exp_x_215_q0),
    .din7(select_ln1106_2),
    .dout(tmp_139_fu_3370_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1492(
    .din0(exp_x_24_q0),
    .din1(32'd0),
    .din2(exp_x_88_q0),
    .din3(32'd0),
    .din4(exp_x_152_q0),
    .din5(32'd0),
    .din6(exp_x_216_q0),
    .din7(select_ln1106_2),
    .dout(tmp_141_fu_3389_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1493(
    .din0(exp_x_25_q0),
    .din1(32'd0),
    .din2(exp_x_89_q0),
    .din3(32'd0),
    .din4(exp_x_153_q0),
    .din5(32'd0),
    .din6(exp_x_217_q0),
    .din7(select_ln1106_2),
    .dout(tmp_143_fu_3408_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1494(
    .din0(exp_x_26_q0),
    .din1(32'd0),
    .din2(exp_x_90_q0),
    .din3(32'd0),
    .din4(exp_x_154_q0),
    .din5(32'd0),
    .din6(exp_x_218_q0),
    .din7(select_ln1106_2),
    .dout(tmp_145_fu_3427_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1495(
    .din0(exp_x_27_q0),
    .din1(32'd0),
    .din2(exp_x_91_q0),
    .din3(32'd0),
    .din4(exp_x_155_q0),
    .din5(32'd0),
    .din6(exp_x_219_q0),
    .din7(select_ln1106_2),
    .dout(tmp_147_fu_3446_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1496(
    .din0(exp_x_28_q0),
    .din1(32'd0),
    .din2(exp_x_92_q0),
    .din3(32'd0),
    .din4(exp_x_156_q0),
    .din5(32'd0),
    .din6(exp_x_220_q0),
    .din7(select_ln1106_2),
    .dout(tmp_149_fu_3465_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1497(
    .din0(exp_x_29_q0),
    .din1(32'd0),
    .din2(exp_x_93_q0),
    .din3(32'd0),
    .din4(exp_x_157_q0),
    .din5(32'd0),
    .din6(exp_x_221_q0),
    .din7(select_ln1106_2),
    .dout(tmp_151_fu_3484_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1498(
    .din0(exp_x_30_q0),
    .din1(32'd0),
    .din2(exp_x_94_q0),
    .din3(32'd0),
    .din4(exp_x_158_q0),
    .din5(32'd0),
    .din6(exp_x_222_q0),
    .din7(select_ln1106_2),
    .dout(tmp_153_fu_3503_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1499(
    .din0(exp_x_31_q0),
    .din1(32'd0),
    .din2(exp_x_95_q0),
    .din3(32'd0),
    .din4(exp_x_159_q0),
    .din5(32'd0),
    .din6(exp_x_223_q0),
    .din7(select_ln1106_2),
    .dout(tmp_155_fu_3522_p9)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln1212_fu_2764_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            idx_fu_350 <= add_ln1212_fu_2922_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_350 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        lshr_ln4_reg_3712_pp0_iter10_reg <= lshr_ln4_reg_3712_pp0_iter9_reg;
        lshr_ln4_reg_3712_pp0_iter2_reg <= lshr_ln4_reg_3712_pp0_iter1_reg;
        lshr_ln4_reg_3712_pp0_iter3_reg <= lshr_ln4_reg_3712_pp0_iter2_reg;
        lshr_ln4_reg_3712_pp0_iter4_reg <= lshr_ln4_reg_3712_pp0_iter3_reg;
        lshr_ln4_reg_3712_pp0_iter5_reg <= lshr_ln4_reg_3712_pp0_iter4_reg;
        lshr_ln4_reg_3712_pp0_iter6_reg <= lshr_ln4_reg_3712_pp0_iter5_reg;
        lshr_ln4_reg_3712_pp0_iter7_reg <= lshr_ln4_reg_3712_pp0_iter6_reg;
        lshr_ln4_reg_3712_pp0_iter8_reg <= lshr_ln4_reg_3712_pp0_iter7_reg;
        lshr_ln4_reg_3712_pp0_iter9_reg <= lshr_ln4_reg_3712_pp0_iter8_reg;
        y_1_reg_4503 <= grp_fu_4825_p_dout0;
        y_2_reg_4508 <= grp_fu_4829_p_dout0;
        y_32_reg_4548 <= grp_fu_4861_p_dout0;
        y_33_reg_4553 <= grp_fu_4865_p_dout0;
        y_34_reg_4558 <= grp_fu_4869_p_dout0;
        y_35_reg_4563 <= grp_fu_4873_p_dout0;
        y_36_reg_4568 <= grp_fu_4877_p_dout0;
        y_37_reg_4573 <= grp_fu_4881_p_dout0;
        y_38_reg_4578 <= grp_fu_4885_p_dout0;
        y_39_reg_4583 <= grp_fu_4889_p_dout0;
        y_3_reg_4513 <= grp_fu_4833_p_dout0;
        y_40_reg_4588 <= grp_fu_4893_p_dout0;
        y_41_reg_4593 <= grp_fu_4897_p_dout0;
        y_42_reg_4598 <= grp_fu_4901_p_dout0;
        y_43_reg_4603 <= grp_fu_4905_p_dout0;
        y_44_reg_4608 <= grp_fu_4909_p_dout0;
        y_45_reg_4613 <= grp_fu_4913_p_dout0;
        y_46_reg_4618 <= grp_fu_4917_p_dout0;
        y_47_reg_4623 <= grp_fu_4921_p_dout0;
        y_48_reg_4628 <= grp_fu_4925_p_dout0;
        y_49_reg_4633 <= grp_fu_4929_p_dout0;
        y_4_reg_4518 <= grp_fu_4837_p_dout0;
        y_50_reg_4638 <= grp_fu_4933_p_dout0;
        y_51_reg_4643 <= grp_fu_4937_p_dout0;
        y_52_reg_4648 <= grp_fu_4941_p_dout0;
        y_53_reg_4653 <= grp_fu_4945_p_dout0;
        y_5_reg_4523 <= grp_fu_4841_p_dout0;
        y_6_reg_4528 <= grp_fu_4845_p_dout0;
        y_7_reg_4533 <= grp_fu_4849_p_dout0;
        y_8_reg_4538 <= grp_fu_4853_p_dout0;
        y_9_reg_4543 <= grp_fu_4857_p_dout0;
        y_reg_4498 <= grp_fu_4821_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        lshr_ln4_reg_3712_pp0_iter1_reg <= lshr_ln4_reg_3712;
        tmp_101_reg_4358 <= tmp_101_fu_3009_p9;
        tmp_103_reg_4363 <= tmp_103_fu_3028_p9;
        tmp_105_reg_4368 <= tmp_105_fu_3047_p9;
        tmp_107_reg_4373 <= tmp_107_fu_3066_p9;
        tmp_109_reg_4378 <= tmp_109_fu_3085_p9;
        tmp_111_reg_4383 <= tmp_111_fu_3104_p9;
        tmp_113_reg_4388 <= tmp_113_fu_3123_p9;
        tmp_115_reg_4393 <= tmp_115_fu_3142_p9;
        tmp_117_reg_4398 <= tmp_117_fu_3161_p9;
        tmp_119_reg_4403 <= tmp_119_fu_3180_p9;
        tmp_121_reg_4408 <= tmp_121_fu_3199_p9;
        tmp_123_reg_4413 <= tmp_123_fu_3218_p9;
        tmp_125_reg_4418 <= tmp_125_fu_3237_p9;
        tmp_127_reg_4423 <= tmp_127_fu_3256_p9;
        tmp_129_reg_4428 <= tmp_129_fu_3275_p9;
        tmp_131_reg_4433 <= tmp_131_fu_3294_p9;
        tmp_133_reg_4438 <= tmp_133_fu_3313_p9;
        tmp_135_reg_4443 <= tmp_135_fu_3332_p9;
        tmp_137_reg_4448 <= tmp_137_fu_3351_p9;
        tmp_139_reg_4453 <= tmp_139_fu_3370_p9;
        tmp_141_reg_4458 <= tmp_141_fu_3389_p9;
        tmp_143_reg_4463 <= tmp_143_fu_3408_p9;
        tmp_145_reg_4468 <= tmp_145_fu_3427_p9;
        tmp_147_reg_4473 <= tmp_147_fu_3446_p9;
        tmp_149_reg_4478 <= tmp_149_fu_3465_p9;
        tmp_151_reg_4483 <= tmp_151_fu_3484_p9;
        tmp_153_reg_4488 <= tmp_153_fu_3503_p9;
        tmp_155_reg_4493 <= tmp_155_fu_3522_p9;
        tmp_95_reg_4343 <= tmp_95_fu_2952_p9;
        tmp_97_reg_4348 <= tmp_97_fu_2971_p9;
        tmp_99_reg_4353 <= tmp_99_fu_2990_p9;
        tmp_s_reg_4338 <= tmp_s_fu_2933_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1212_fu_2764_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lshr_ln4_reg_3712 <= {{ap_sig_allocacmp_i[9:4]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1212_fu_2764_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i = 10'd0;
    end else begin
        ap_sig_allocacmp_i = idx_fu_350;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_10_ce0 = 1'b1;
    end else begin
        exp_x_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_11_ce0 = 1'b1;
    end else begin
        exp_x_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_128_ce0 = 1'b1;
    end else begin
        exp_x_128_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_129_ce0 = 1'b1;
    end else begin
        exp_x_129_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_12_ce0 = 1'b1;
    end else begin
        exp_x_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_130_ce0 = 1'b1;
    end else begin
        exp_x_130_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_131_ce0 = 1'b1;
    end else begin
        exp_x_131_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_132_ce0 = 1'b1;
    end else begin
        exp_x_132_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_133_ce0 = 1'b1;
    end else begin
        exp_x_133_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_134_ce0 = 1'b1;
    end else begin
        exp_x_134_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_135_ce0 = 1'b1;
    end else begin
        exp_x_135_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_136_ce0 = 1'b1;
    end else begin
        exp_x_136_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_137_ce0 = 1'b1;
    end else begin
        exp_x_137_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_138_ce0 = 1'b1;
    end else begin
        exp_x_138_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_139_ce0 = 1'b1;
    end else begin
        exp_x_139_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_13_ce0 = 1'b1;
    end else begin
        exp_x_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_140_ce0 = 1'b1;
    end else begin
        exp_x_140_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_141_ce0 = 1'b1;
    end else begin
        exp_x_141_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_142_ce0 = 1'b1;
    end else begin
        exp_x_142_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_143_ce0 = 1'b1;
    end else begin
        exp_x_143_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_144_ce0 = 1'b1;
    end else begin
        exp_x_144_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_145_ce0 = 1'b1;
    end else begin
        exp_x_145_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_146_ce0 = 1'b1;
    end else begin
        exp_x_146_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_147_ce0 = 1'b1;
    end else begin
        exp_x_147_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_148_ce0 = 1'b1;
    end else begin
        exp_x_148_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_149_ce0 = 1'b1;
    end else begin
        exp_x_149_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_14_ce0 = 1'b1;
    end else begin
        exp_x_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_150_ce0 = 1'b1;
    end else begin
        exp_x_150_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_151_ce0 = 1'b1;
    end else begin
        exp_x_151_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_152_ce0 = 1'b1;
    end else begin
        exp_x_152_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_153_ce0 = 1'b1;
    end else begin
        exp_x_153_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_154_ce0 = 1'b1;
    end else begin
        exp_x_154_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_155_ce0 = 1'b1;
    end else begin
        exp_x_155_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_156_ce0 = 1'b1;
    end else begin
        exp_x_156_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_157_ce0 = 1'b1;
    end else begin
        exp_x_157_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_158_ce0 = 1'b1;
    end else begin
        exp_x_158_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_159_ce0 = 1'b1;
    end else begin
        exp_x_159_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_15_ce0 = 1'b1;
    end else begin
        exp_x_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_16_ce0 = 1'b1;
    end else begin
        exp_x_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_17_ce0 = 1'b1;
    end else begin
        exp_x_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_18_ce0 = 1'b1;
    end else begin
        exp_x_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_192_ce0 = 1'b1;
    end else begin
        exp_x_192_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_193_ce0 = 1'b1;
    end else begin
        exp_x_193_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_194_ce0 = 1'b1;
    end else begin
        exp_x_194_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_195_ce0 = 1'b1;
    end else begin
        exp_x_195_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_196_ce0 = 1'b1;
    end else begin
        exp_x_196_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_197_ce0 = 1'b1;
    end else begin
        exp_x_197_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_198_ce0 = 1'b1;
    end else begin
        exp_x_198_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_199_ce0 = 1'b1;
    end else begin
        exp_x_199_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_19_ce0 = 1'b1;
    end else begin
        exp_x_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_1_ce0 = 1'b1;
    end else begin
        exp_x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_200_ce0 = 1'b1;
    end else begin
        exp_x_200_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_201_ce0 = 1'b1;
    end else begin
        exp_x_201_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_202_ce0 = 1'b1;
    end else begin
        exp_x_202_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_203_ce0 = 1'b1;
    end else begin
        exp_x_203_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_204_ce0 = 1'b1;
    end else begin
        exp_x_204_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_205_ce0 = 1'b1;
    end else begin
        exp_x_205_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_206_ce0 = 1'b1;
    end else begin
        exp_x_206_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_207_ce0 = 1'b1;
    end else begin
        exp_x_207_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_208_ce0 = 1'b1;
    end else begin
        exp_x_208_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_209_ce0 = 1'b1;
    end else begin
        exp_x_209_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_20_ce0 = 1'b1;
    end else begin
        exp_x_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_210_ce0 = 1'b1;
    end else begin
        exp_x_210_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_211_ce0 = 1'b1;
    end else begin
        exp_x_211_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_212_ce0 = 1'b1;
    end else begin
        exp_x_212_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_213_ce0 = 1'b1;
    end else begin
        exp_x_213_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_214_ce0 = 1'b1;
    end else begin
        exp_x_214_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_215_ce0 = 1'b1;
    end else begin
        exp_x_215_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_216_ce0 = 1'b1;
    end else begin
        exp_x_216_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_217_ce0 = 1'b1;
    end else begin
        exp_x_217_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_218_ce0 = 1'b1;
    end else begin
        exp_x_218_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_219_ce0 = 1'b1;
    end else begin
        exp_x_219_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_21_ce0 = 1'b1;
    end else begin
        exp_x_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_220_ce0 = 1'b1;
    end else begin
        exp_x_220_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_221_ce0 = 1'b1;
    end else begin
        exp_x_221_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_222_ce0 = 1'b1;
    end else begin
        exp_x_222_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_223_ce0 = 1'b1;
    end else begin
        exp_x_223_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_22_ce0 = 1'b1;
    end else begin
        exp_x_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_23_ce0 = 1'b1;
    end else begin
        exp_x_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_24_ce0 = 1'b1;
    end else begin
        exp_x_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_25_ce0 = 1'b1;
    end else begin
        exp_x_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_26_ce0 = 1'b1;
    end else begin
        exp_x_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_27_ce0 = 1'b1;
    end else begin
        exp_x_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_28_ce0 = 1'b1;
    end else begin
        exp_x_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_29_ce0 = 1'b1;
    end else begin
        exp_x_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_2_ce0 = 1'b1;
    end else begin
        exp_x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_30_ce0 = 1'b1;
    end else begin
        exp_x_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_31_ce0 = 1'b1;
    end else begin
        exp_x_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_3_ce0 = 1'b1;
    end else begin
        exp_x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_4_ce0 = 1'b1;
    end else begin
        exp_x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_5_ce0 = 1'b1;
    end else begin
        exp_x_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_64_ce0 = 1'b1;
    end else begin
        exp_x_64_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_65_ce0 = 1'b1;
    end else begin
        exp_x_65_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_66_ce0 = 1'b1;
    end else begin
        exp_x_66_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_67_ce0 = 1'b1;
    end else begin
        exp_x_67_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_68_ce0 = 1'b1;
    end else begin
        exp_x_68_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_69_ce0 = 1'b1;
    end else begin
        exp_x_69_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_6_ce0 = 1'b1;
    end else begin
        exp_x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_70_ce0 = 1'b1;
    end else begin
        exp_x_70_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_71_ce0 = 1'b1;
    end else begin
        exp_x_71_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_72_ce0 = 1'b1;
    end else begin
        exp_x_72_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_73_ce0 = 1'b1;
    end else begin
        exp_x_73_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_74_ce0 = 1'b1;
    end else begin
        exp_x_74_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_75_ce0 = 1'b1;
    end else begin
        exp_x_75_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_76_ce0 = 1'b1;
    end else begin
        exp_x_76_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_77_ce0 = 1'b1;
    end else begin
        exp_x_77_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_78_ce0 = 1'b1;
    end else begin
        exp_x_78_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_79_ce0 = 1'b1;
    end else begin
        exp_x_79_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_7_ce0 = 1'b1;
    end else begin
        exp_x_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_80_ce0 = 1'b1;
    end else begin
        exp_x_80_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_81_ce0 = 1'b1;
    end else begin
        exp_x_81_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_82_ce0 = 1'b1;
    end else begin
        exp_x_82_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_83_ce0 = 1'b1;
    end else begin
        exp_x_83_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_84_ce0 = 1'b1;
    end else begin
        exp_x_84_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_85_ce0 = 1'b1;
    end else begin
        exp_x_85_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_86_ce0 = 1'b1;
    end else begin
        exp_x_86_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_87_ce0 = 1'b1;
    end else begin
        exp_x_87_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_88_ce0 = 1'b1;
    end else begin
        exp_x_88_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_89_ce0 = 1'b1;
    end else begin
        exp_x_89_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_8_ce0 = 1'b1;
    end else begin
        exp_x_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_90_ce0 = 1'b1;
    end else begin
        exp_x_90_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_91_ce0 = 1'b1;
    end else begin
        exp_x_91_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_92_ce0 = 1'b1;
    end else begin
        exp_x_92_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_93_ce0 = 1'b1;
    end else begin
        exp_x_93_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_94_ce0 = 1'b1;
    end else begin
        exp_x_94_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_95_ce0 = 1'b1;
    end else begin
        exp_x_95_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_9_ce0 = 1'b1;
    end else begin
        exp_x_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_ce0 = 1'b1;
    end else begin
        exp_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 = zext_ln1221_3_fu_3583_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1 = zext_ln1221_1_fu_3549_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 = tmp_142_round_float32_to_bf16_ieee_fu_5033_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1 = tmp_110_round_float32_to_bf16_ieee_fu_4969_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 = zext_ln1221_3_fu_3583_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1 = zext_ln1221_1_fu_3549_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 = tmp_140_round_float32_to_bf16_ieee_fu_5029_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1 = tmp_108_round_float32_to_bf16_ieee_fu_4965_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 = zext_ln1221_3_fu_3583_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1 = zext_ln1221_1_fu_3549_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 = tmp_138_round_float32_to_bf16_ieee_fu_5025_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1 = tmp_106_round_float32_to_bf16_ieee_fu_4961_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 = zext_ln1221_3_fu_3583_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1 = zext_ln1221_1_fu_3549_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 = tmp_136_round_float32_to_bf16_ieee_fu_5021_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1 = tmp_104_round_float32_to_bf16_ieee_fu_4957_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 = zext_ln1221_3_fu_3583_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1 = zext_ln1221_1_fu_3549_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 = tmp_134_round_float32_to_bf16_ieee_fu_5017_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1 = tmp_102_round_float32_to_bf16_ieee_fu_4953_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 = zext_ln1221_3_fu_3583_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1 = zext_ln1221_1_fu_3549_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 = tmp_132_round_float32_to_bf16_ieee_fu_5013_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1 = tmp_100_round_float32_to_bf16_ieee_fu_4949_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 = zext_ln1221_3_fu_3583_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1 = zext_ln1221_1_fu_3549_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 = tmp_130_round_float32_to_bf16_ieee_fu_5009_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1 = tmp_98_round_float32_to_bf16_ieee_fu_5073_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 = zext_ln1221_3_fu_3583_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1 = zext_ln1221_1_fu_3549_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 = tmp_128_round_float32_to_bf16_ieee_fu_5005_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1 = tmp_96_round_float32_to_bf16_ieee_fu_5069_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 = zext_ln1221_3_fu_3583_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1 = zext_ln1221_1_fu_3549_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 = tmp_126_round_float32_to_bf16_ieee_fu_5001_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1 = tmp_94_round_float32_to_bf16_ieee_fu_5065_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 = zext_ln1221_3_fu_3583_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 = zext_ln1221_1_fu_3549_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 = tmp_144_round_float32_to_bf16_ieee_fu_5037_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 = tmp_112_round_float32_to_bf16_ieee_fu_4973_p_dout0;

assign add_ln1212_fu_2922_p2 = (ap_sig_allocacmp_i + 10'd32);

assign add_ln1221_1_fu_3578_p2 = (zext_ln1221_2_fu_3574_p1 + select_ln1106_1);

assign add_ln1221_fu_3544_p2 = (zext_ln1221_fu_3541_p1 + select_ln1106_1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign exp_x_10_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_11_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_128_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_129_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_12_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_130_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_131_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_132_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_133_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_134_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_135_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_136_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_137_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_138_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_139_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_13_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_140_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_141_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_142_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_143_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_144_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_145_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_146_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_147_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_148_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_149_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_14_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_150_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_151_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_152_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_153_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_154_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_155_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_156_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_157_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_158_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_159_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_15_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_16_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_17_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_18_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_192_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_193_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_194_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_195_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_196_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_197_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_198_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_199_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_19_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_1_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_200_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_201_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_202_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_203_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_204_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_205_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_206_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_207_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_208_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_209_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_20_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_210_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_211_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_212_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_213_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_214_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_215_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_216_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_217_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_218_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_219_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_21_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_220_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_221_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_222_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_223_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_22_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_23_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_24_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_25_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_26_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_27_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_28_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_29_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_2_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_30_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_31_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_3_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_4_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_5_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_64_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_65_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_66_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_67_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_68_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_69_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_6_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_70_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_71_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_72_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_73_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_74_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_75_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_76_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_77_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_78_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_79_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_7_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_80_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_81_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_82_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_83_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_84_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_85_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_86_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_87_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_88_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_89_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_8_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_90_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_91_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_92_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_93_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_94_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_95_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_9_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_address0 = zext_ln1219_fu_2780_p1;

assign grp_fu_4821_p_ce = 1'b1;

assign grp_fu_4821_p_din0 = tmp_s_reg_4338;

assign grp_fu_4821_p_din1 = sum_31;

assign grp_fu_4825_p_ce = 1'b1;

assign grp_fu_4825_p_din0 = tmp_95_reg_4343;

assign grp_fu_4825_p_din1 = sum_31;

assign grp_fu_4829_p_ce = 1'b1;

assign grp_fu_4829_p_din0 = tmp_97_reg_4348;

assign grp_fu_4829_p_din1 = sum_31;

assign grp_fu_4833_p_ce = 1'b1;

assign grp_fu_4833_p_din0 = tmp_99_reg_4353;

assign grp_fu_4833_p_din1 = sum_31;

assign grp_fu_4837_p_ce = 1'b1;

assign grp_fu_4837_p_din0 = tmp_101_reg_4358;

assign grp_fu_4837_p_din1 = sum_31;

assign grp_fu_4841_p_ce = 1'b1;

assign grp_fu_4841_p_din0 = tmp_103_reg_4363;

assign grp_fu_4841_p_din1 = sum_31;

assign grp_fu_4845_p_ce = 1'b1;

assign grp_fu_4845_p_din0 = tmp_105_reg_4368;

assign grp_fu_4845_p_din1 = sum_31;

assign grp_fu_4849_p_ce = 1'b1;

assign grp_fu_4849_p_din0 = tmp_107_reg_4373;

assign grp_fu_4849_p_din1 = sum_31;

assign grp_fu_4853_p_ce = 1'b1;

assign grp_fu_4853_p_din0 = tmp_109_reg_4378;

assign grp_fu_4853_p_din1 = sum_31;

assign grp_fu_4857_p_ce = 1'b1;

assign grp_fu_4857_p_din0 = tmp_111_reg_4383;

assign grp_fu_4857_p_din1 = sum_31;

assign grp_fu_4861_p_ce = 1'b1;

assign grp_fu_4861_p_din0 = tmp_113_reg_4388;

assign grp_fu_4861_p_din1 = sum_31;

assign grp_fu_4865_p_ce = 1'b1;

assign grp_fu_4865_p_din0 = tmp_115_reg_4393;

assign grp_fu_4865_p_din1 = sum_31;

assign grp_fu_4869_p_ce = 1'b1;

assign grp_fu_4869_p_din0 = tmp_117_reg_4398;

assign grp_fu_4869_p_din1 = sum_31;

assign grp_fu_4873_p_ce = 1'b1;

assign grp_fu_4873_p_din0 = tmp_119_reg_4403;

assign grp_fu_4873_p_din1 = sum_31;

assign grp_fu_4877_p_ce = 1'b1;

assign grp_fu_4877_p_din0 = tmp_121_reg_4408;

assign grp_fu_4877_p_din1 = sum_31;

assign grp_fu_4881_p_ce = 1'b1;

assign grp_fu_4881_p_din0 = tmp_123_reg_4413;

assign grp_fu_4881_p_din1 = sum_31;

assign grp_fu_4885_p_ce = 1'b1;

assign grp_fu_4885_p_din0 = tmp_125_reg_4418;

assign grp_fu_4885_p_din1 = sum_31;

assign grp_fu_4889_p_ce = 1'b1;

assign grp_fu_4889_p_din0 = tmp_127_reg_4423;

assign grp_fu_4889_p_din1 = sum_31;

assign grp_fu_4893_p_ce = 1'b1;

assign grp_fu_4893_p_din0 = tmp_129_reg_4428;

assign grp_fu_4893_p_din1 = sum_31;

assign grp_fu_4897_p_ce = 1'b1;

assign grp_fu_4897_p_din0 = tmp_131_reg_4433;

assign grp_fu_4897_p_din1 = sum_31;

assign grp_fu_4901_p_ce = 1'b1;

assign grp_fu_4901_p_din0 = tmp_133_reg_4438;

assign grp_fu_4901_p_din1 = sum_31;

assign grp_fu_4905_p_ce = 1'b1;

assign grp_fu_4905_p_din0 = tmp_135_reg_4443;

assign grp_fu_4905_p_din1 = sum_31;

assign grp_fu_4909_p_ce = 1'b1;

assign grp_fu_4909_p_din0 = tmp_137_reg_4448;

assign grp_fu_4909_p_din1 = sum_31;

assign grp_fu_4913_p_ce = 1'b1;

assign grp_fu_4913_p_din0 = tmp_139_reg_4453;

assign grp_fu_4913_p_din1 = sum_31;

assign grp_fu_4917_p_ce = 1'b1;

assign grp_fu_4917_p_din0 = tmp_141_reg_4458;

assign grp_fu_4917_p_din1 = sum_31;

assign grp_fu_4921_p_ce = 1'b1;

assign grp_fu_4921_p_din0 = tmp_143_reg_4463;

assign grp_fu_4921_p_din1 = sum_31;

assign grp_fu_4925_p_ce = 1'b1;

assign grp_fu_4925_p_din0 = tmp_145_reg_4468;

assign grp_fu_4925_p_din1 = sum_31;

assign grp_fu_4929_p_ce = 1'b1;

assign grp_fu_4929_p_din0 = tmp_147_reg_4473;

assign grp_fu_4929_p_din1 = sum_31;

assign grp_fu_4933_p_ce = 1'b1;

assign grp_fu_4933_p_din0 = tmp_149_reg_4478;

assign grp_fu_4933_p_din1 = sum_31;

assign grp_fu_4937_p_ce = 1'b1;

assign grp_fu_4937_p_din0 = tmp_151_reg_4483;

assign grp_fu_4937_p_din1 = sum_31;

assign grp_fu_4941_p_ce = 1'b1;

assign grp_fu_4941_p_din0 = tmp_153_reg_4488;

assign grp_fu_4941_p_din1 = sum_31;

assign grp_fu_4945_p_ce = 1'b1;

assign grp_fu_4945_p_din0 = tmp_155_reg_4493;

assign grp_fu_4945_p_din1 = sum_31;

assign icmp_ln1212_fu_2764_p2 = ((ap_sig_allocacmp_i < 10'd768) ? 1'b1 : 1'b0);

assign lshr_ln3_fu_2770_p4 = {{ap_sig_allocacmp_i[9:5]}};

assign or_ln1221_fu_3569_p2 = (lshr_ln4_reg_3712_pp0_iter10_reg | 6'd1);

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 = zext_ln1221_3_fu_3583_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1 = zext_ln1221_1_fu_3549_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 = tmp_146_round_float32_to_bf16_ieee_fu_5041_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1 = tmp_114_round_float32_to_bf16_ieee_fu_4977_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 = zext_ln1221_3_fu_3583_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1 = zext_ln1221_1_fu_3549_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 = tmp_148_round_float32_to_bf16_ieee_fu_5045_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1 = tmp_116_round_float32_to_bf16_ieee_fu_4981_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 = zext_ln1221_3_fu_3583_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1 = zext_ln1221_1_fu_3549_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 = tmp_150_round_float32_to_bf16_ieee_fu_5049_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1 = tmp_118_round_float32_to_bf16_ieee_fu_4985_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 = zext_ln1221_3_fu_3583_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1 = zext_ln1221_1_fu_3549_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 = tmp_152_round_float32_to_bf16_ieee_fu_5053_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1 = tmp_120_round_float32_to_bf16_ieee_fu_4989_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 = zext_ln1221_3_fu_3583_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1 = zext_ln1221_1_fu_3549_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 = tmp_154_round_float32_to_bf16_ieee_fu_5057_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1 = tmp_122_round_float32_to_bf16_ieee_fu_4993_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 = zext_ln1221_3_fu_3583_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1 = zext_ln1221_1_fu_3549_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 = tmp_156_round_float32_to_bf16_ieee_fu_5061_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1 = tmp_124_round_float32_to_bf16_ieee_fu_4997_p_dout0;

assign tmp_100_round_float32_to_bf16_ieee_fu_4949_p_din1 = y_3_reg_4513;

assign tmp_102_round_float32_to_bf16_ieee_fu_4953_p_din1 = y_4_reg_4518;

assign tmp_104_round_float32_to_bf16_ieee_fu_4957_p_din1 = y_5_reg_4523;

assign tmp_106_round_float32_to_bf16_ieee_fu_4961_p_din1 = y_6_reg_4528;

assign tmp_108_round_float32_to_bf16_ieee_fu_4965_p_din1 = y_7_reg_4533;

assign tmp_110_round_float32_to_bf16_ieee_fu_4969_p_din1 = y_8_reg_4538;

assign tmp_112_round_float32_to_bf16_ieee_fu_4973_p_din1 = y_9_reg_4543;

assign tmp_114_round_float32_to_bf16_ieee_fu_4977_p_din1 = y_32_reg_4548;

assign tmp_116_round_float32_to_bf16_ieee_fu_4981_p_din1 = y_33_reg_4553;

assign tmp_118_round_float32_to_bf16_ieee_fu_4985_p_din1 = y_34_reg_4558;

assign tmp_120_round_float32_to_bf16_ieee_fu_4989_p_din1 = y_35_reg_4563;

assign tmp_122_round_float32_to_bf16_ieee_fu_4993_p_din1 = y_36_reg_4568;

assign tmp_124_round_float32_to_bf16_ieee_fu_4997_p_din1 = y_37_reg_4573;

assign tmp_126_round_float32_to_bf16_ieee_fu_5001_p_din1 = y_38_reg_4578;

assign tmp_128_round_float32_to_bf16_ieee_fu_5005_p_din1 = y_39_reg_4583;

assign tmp_130_round_float32_to_bf16_ieee_fu_5009_p_din1 = y_40_reg_4588;

assign tmp_132_round_float32_to_bf16_ieee_fu_5013_p_din1 = y_41_reg_4593;

assign tmp_134_round_float32_to_bf16_ieee_fu_5017_p_din1 = y_42_reg_4598;

assign tmp_136_round_float32_to_bf16_ieee_fu_5021_p_din1 = y_43_reg_4603;

assign tmp_138_round_float32_to_bf16_ieee_fu_5025_p_din1 = y_44_reg_4608;

assign tmp_140_round_float32_to_bf16_ieee_fu_5029_p_din1 = y_45_reg_4613;

assign tmp_142_round_float32_to_bf16_ieee_fu_5033_p_din1 = y_46_reg_4618;

assign tmp_144_round_float32_to_bf16_ieee_fu_5037_p_din1 = y_47_reg_4623;

assign tmp_146_round_float32_to_bf16_ieee_fu_5041_p_din1 = y_48_reg_4628;

assign tmp_148_round_float32_to_bf16_ieee_fu_5045_p_din1 = y_49_reg_4633;

assign tmp_150_round_float32_to_bf16_ieee_fu_5049_p_din1 = y_50_reg_4638;

assign tmp_152_round_float32_to_bf16_ieee_fu_5053_p_din1 = y_51_reg_4643;

assign tmp_154_round_float32_to_bf16_ieee_fu_5057_p_din1 = y_52_reg_4648;

assign tmp_156_round_float32_to_bf16_ieee_fu_5061_p_din1 = y_53_reg_4653;

assign tmp_94_round_float32_to_bf16_ieee_fu_5065_p_din1 = y_reg_4498;

assign tmp_96_round_float32_to_bf16_ieee_fu_5069_p_din1 = y_1_reg_4503;

assign tmp_98_round_float32_to_bf16_ieee_fu_5073_p_din1 = y_2_reg_4508;

assign zext_ln1219_fu_2780_p1 = lshr_ln3_fu_2770_p4;

assign zext_ln1221_1_fu_3549_p1 = add_ln1221_fu_3544_p2;

assign zext_ln1221_2_fu_3574_p1 = or_ln1221_fu_3569_p2;

assign zext_ln1221_3_fu_3583_p1 = add_ln1221_1_fu_3578_p2;

assign zext_ln1221_fu_3541_p1 = lshr_ln4_reg_3712_pp0_iter10_reg;

endmodule //activation_accelerator_float_safe_softmax3_Pipeline_normalize_blocks
