
---------- Begin Simulation Statistics ----------
final_tick                               327281146000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1175651                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706424                       # Number of bytes of host memory used
host_op_rate                                  2627473                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   207.73                       # Real time elapsed on the host
host_tick_rate                             1575485953                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   244221912                       # Number of instructions simulated
sim_ops                                     545813994                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.327281                       # Number of seconds simulated
sim_ticks                                327281146000                       # Number of ticks simulated
system.cpu.Branches                          41172881                       # Number of branches fetched
system.cpu.committedInsts                   244221912                       # Number of instructions committed
system.cpu.committedOps                     545813994                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                   110531782                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            65                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    41047244                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            12                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   352970211                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            76                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        654562293                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               654562292.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads            155430810                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            69728543                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     26724433                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses              292594611                       # Number of float alu accesses
system.cpu.num_fp_insts                     292594611                       # number of float instructions
system.cpu.num_fp_register_reads            302648846                       # number of times the floating registers were read
system.cpu.num_fp_register_writes           260316918                       # number of times the floating registers were written
system.cpu.num_func_calls                    10495084                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses             345851486                       # Number of integer alu accesses
system.cpu.num_int_insts                    345851486                       # number of integer instructions
system.cpu.num_int_register_reads           721020065                       # number of times the integer registers were read
system.cpu.num_int_register_writes          192383439                       # number of times the integer registers were written
system.cpu.num_load_insts                   105702597                       # Number of load instructions
system.cpu.num_mem_refs                     146749841                       # number of memory refs
system.cpu.num_store_insts                   41047244                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  1298      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                 228894304     41.94%     41.94% # Class of executed instruction
system.cpu.op_class::IntMult                       15      0.00%     41.94% # Class of executed instruction
system.cpu.op_class::IntDiv                      1204      0.00%     41.94% # Class of executed instruction
system.cpu.op_class::FloatAdd                76845171     14.08%     56.02% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     56.02% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     56.02% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     56.02% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     56.02% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     56.02% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     56.02% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     56.02% # Class of executed instruction
system.cpu.op_class::SimdAdd                      456      0.00%     56.02% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     56.02% # Class of executed instruction
system.cpu.op_class::SimdAlu                 18408218      3.37%     59.39% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.39% # Class of executed instruction
system.cpu.op_class::SimdCvt                      986      0.00%     59.39% # Class of executed instruction
system.cpu.op_class::SimdMisc                    4728      0.00%     59.39% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.39% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.39% # Class of executed instruction
system.cpu.op_class::SimdShift                    125      0.00%     59.39% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.39% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     59.39% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.39% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd            20135936      3.69%     63.08% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.08% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.08% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt            39870464      7.30%     70.38% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv             5238784      0.96%     71.34% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     71.34% # Class of executed instruction
system.cpu.op_class::SimdFloatMult            9662464      1.77%     73.11% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     73.11% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     73.11% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     73.11% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     73.11% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     73.11% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     73.11% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     73.11% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     73.11% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     73.11% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     73.11% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     73.11% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     73.11% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     73.11% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     73.11% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     73.11% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     73.11% # Class of executed instruction
system.cpu.op_class::MemRead                 34451489      6.31%     79.43% # Class of executed instruction
system.cpu.op_class::MemWrite                19665438      3.60%     83.03% # Class of executed instruction
system.cpu.op_class::FloatMemRead            71251108     13.05%     96.08% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           21381806      3.92%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  545813994                       # Class of executed instruction
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2251                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          909                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         3291                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 327281146000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1775                       # Transaction distribution
system.membus.trans_dist::ReadExReq               476                       # Transaction distribution
system.membus.trans_dist::ReadExResp              476                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1775                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         4502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       144064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       144064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  144064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2251                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2251    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2251                       # Request fanout histogram
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 327281146000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1896                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          253                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          256                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             398                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              488                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             488                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           730                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1166                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         3959                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  5675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        63104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       122048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 185152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2384                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000839                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028958                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2382     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2384                       # Request fanout histogram
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 327281146000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  118                       # number of demand (read+write) hits
system.l2.demand_hits::total                      133                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  15                       # number of overall hits
system.l2.overall_hits::.cpu.data                 118                       # number of overall hits
system.l2.overall_hits::total                     133                       # number of overall hits
system.l2.demand_misses::.cpu.inst                715                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1536                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2251                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               715                       # number of overall misses
system.l2.overall_misses::.cpu.data              1536                       # number of overall misses
system.l2.overall_misses::total                  2251                       # number of overall misses
system.l2.demand_accesses::.cpu.inst              730                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1654                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2384                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             730                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1654                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2384                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.979452                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.928658                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.944211                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.979452                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.928658                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.944211                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          253                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              253                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          253                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          253                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          256                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              256                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          256                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          256                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             476                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 476                       # number of ReadExReq misses
system.l2.ReadExReq_accesses::.cpu.data           488                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               488                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.975410                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.975410                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_hits::.cpu.inst             15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          715                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              715                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_accesses::.cpu.inst          730                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            730                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.979452                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.979452                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_hits::.cpu.data           106                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               106                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1060                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1060                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.cpu.data         1166                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1166                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.909091                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.909091                       # miss rate for ReadSharedReq accesses
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 327281146000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2184.815052                       # Cycle average of tags in use
system.l2.tags.total_refs                        3291                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2251                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.462017                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       655.947480                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1528.867572                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.020018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.046657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.066675                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2251                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2185                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.068695                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     28579                       # Number of tag accesses
system.l2.tags.data_accesses                    28579                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 327281146000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          45760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          98304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             144064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        45760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         45760                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2251                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            139819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            300366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                440184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       139819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           139819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           139819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           300366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               440184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     125675960160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       125675960160                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        384.000000                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 327281146000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     125675960160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       125675960160                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        384.000000                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 327281146000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    327281146000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 327281146000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    352969481                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        352969481                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    352969481                       # number of overall hits
system.cpu.icache.overall_hits::total       352969481                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          730                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            730                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          730                       # number of overall misses
system.cpu.icache.overall_misses::total           730                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst    352970211                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    352970211                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    352970211                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    352970211                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          256                       # number of writebacks
system.cpu.icache.writebacks::total               256                       # number of writebacks
system.cpu.icache.replacements                    256                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    352969481                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       352969481                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          730                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           730                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst    352970211                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    352970211                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 327281146000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           458.976862                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           352970211                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               730                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          483520.836986                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   458.976862                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.896439                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.896439                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         705941152                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        705941152                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 327281146000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 327281146000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 327281146000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 327281146000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 327281146000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 327281146000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 327281146000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    151577372                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        151577372                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    151577372                       # number of overall hits
system.cpu.dcache.overall_hits::total       151577372                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1654                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1654                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1654                       # number of overall misses
system.cpu.dcache.overall_misses::total          1654                       # number of overall misses
system.cpu.dcache.demand_accesses::.cpu.data    151579026                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    151579026                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    151579026                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    151579026                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000011                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000011                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          253                       # number of writebacks
system.cpu.dcache.writebacks::total               253                       # number of writebacks
system.cpu.dcache.replacements                    651                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    110530616                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       110530616                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1166                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1166                       # number of ReadReq misses
system.cpu.dcache.ReadReq_accesses::.cpu.data    110531782                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    110531782                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000011                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_hits::.cpu.data     41046756                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       41046756                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          488                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          488                       # number of WriteReq misses
system.cpu.dcache.WriteReq_accesses::.cpu.data     41047244                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     41047244                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 327281146000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1001.940725                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           151579026                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1654                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          91643.909311                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1001.940725                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978458                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978458                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1003                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          987                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.979492                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         303159706                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        303159706                       # Number of data accesses

---------- End Simulation Statistics   ----------
