
---------- Begin Simulation Statistics ----------
final_tick                               607286911500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 197661                       # Simulator instruction rate (inst/s)
host_mem_usage                                 836832                       # Number of bytes of host memory used
host_op_rate                                   358030                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   505.92                       # Real time elapsed on the host
host_tick_rate                             1200366632                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     181133909                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.607287                       # Number of seconds simulated
sim_ticks                                607286911500                       # Number of ticks simulated
system.cpu.Branches                          13383322                       # Number of branches fetched
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     181133909                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                    14663935                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         12977                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    70529081                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        174858                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   139196139                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            75                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       1214573823                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 1214573823                       # Number of busy cycles
system.cpu.num_cc_register_reads             66390443                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            58331002                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     12357286                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               66123612                       # Number of float alu accesses
system.cpu.num_fp_insts                      66123612                       # number of float instructions
system.cpu.num_fp_register_reads             66151484                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               34720                       # number of times the floating registers were written
system.cpu.num_func_calls                      481405                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             180989369                       # Number of integer alu accesses
system.cpu.num_int_insts                    180989369                       # number of integer instructions
system.cpu.num_int_register_reads           393320991                       # number of times the integer registers were read
system.cpu.num_int_register_writes           97341112                       # number of times the integer registers were written
system.cpu.num_load_insts                    14663885                       # Number of load instructions
system.cpu.num_mem_refs                      85192965                       # number of memory refs
system.cpu.num_store_insts                   70529080                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 17650      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                  95763120     52.86%     52.87% # Class of executed instruction
system.cpu.op_class::IntMult                    94292      0.05%     52.92% # Class of executed instruction
system.cpu.op_class::IntDiv                     79926      0.04%     52.96% # Class of executed instruction
system.cpu.op_class::FloatAdd                    2238      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     52.96% # Class of executed instruction
system.cpu.op_class::SimdAlu                     4490      0.00%     52.97% # Class of executed instruction
system.cpu.op_class::SimdCmp                       12      0.00%     52.97% # Class of executed instruction
system.cpu.op_class::SimdCvt                     5116      0.00%     52.97% # Class of executed instruction
system.cpu.op_class::SimdMisc                   18029      0.01%     52.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  29      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   5      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  5      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.98% # Class of executed instruction
system.cpu.op_class::MemRead                 14661216      8.09%     61.07% # Class of executed instruction
system.cpu.op_class::MemWrite                 4442817      2.45%     63.52% # Class of executed instruction
system.cpu.op_class::FloatMemRead                2669      0.00%     63.52% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           66086263     36.48%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  181177877                       # Class of executed instruction
system.cpu.workload.numSyscalls                   146                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4142841                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8294608                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4155580                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2997                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8312950                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2998                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6651                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4141900                       # Transaction distribution
system.membus.trans_dist::CleanEvict              941                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4145116                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4145116                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6651                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12446375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     12446375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12446375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1061589376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1061589376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1061589376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4151767                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4151767    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4151767                       # Request fanout histogram
system.membus.reqLayer2.occupancy         41429841000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        38457480000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 607286911500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             10867                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8293432                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          682                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6870                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4146503                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4146503                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1448                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9419                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     12466742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12470320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       272640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1063354112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1063626752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4145404                       # Total snoops (count)
system.tol2bus.snoopTraffic                 530163200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8302774                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000361                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019011                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8299775     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2998      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8302774                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12460903000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       10389805000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3620000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 607286911500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  543                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 5060                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5603                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 543                       # number of overall hits
system.l2.overall_hits::.cpu.data                5060                       # number of overall hits
system.l2.overall_hits::total                    5603                       # number of overall hits
system.l2.demand_misses::.cpu.inst                905                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            4150862                       # number of demand (read+write) misses
system.l2.demand_misses::total                4151767                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               905                       # number of overall misses
system.l2.overall_misses::.cpu.data           4150862                       # number of overall misses
system.l2.overall_misses::total               4151767                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     81871000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 376563592500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     376645463500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     81871000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 376563592500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    376645463500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1448                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          4155922                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4157370                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1448                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         4155922                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4157370                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.625000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.998782                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998652                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.625000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.998782                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998652                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 90465.193370                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 90719.371663                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90719.316257                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 90465.193370                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 90719.371663                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90719.316257                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4141900                       # number of writebacks
system.l2.writebacks::total                   4141900                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           905                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       4150862                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4151767                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          905                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      4150862                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4151767                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     72821000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 335054972500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 335127793500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     72821000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 335054972500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 335127793500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.625000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.998782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998652                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.625000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.998782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998652                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 80465.193370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80719.371663                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80719.316257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 80465.193370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80719.371663                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80719.316257                       # average overall mshr miss latency
system.l2.replacements                        4145404                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4151532                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4151532                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4151532                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4151532                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          682                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              682                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          682                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          682                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          435                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           435                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1387                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1387                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         4145116                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4145116                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 376017488500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  376017488500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       4146503                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4146503                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999666                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999666                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 90713.381363                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90713.381363                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      4145116                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4145116                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 334566328500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 334566328500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999666                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999666                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 80713.381363                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80713.381363                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            543                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                543                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          905                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              905                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     81871000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     81871000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1448                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1448                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.625000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.625000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 90465.193370                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90465.193370                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          905                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          905                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     72821000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     72821000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.625000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.625000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 80465.193370                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80465.193370                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3673                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3673                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         5746                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5746                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    546104000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    546104000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         9419                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9419                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.610044                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.610044                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 95040.723982                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95040.723982                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         5746                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5746                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    488644000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    488644000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.610044                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.610044                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85040.723982                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85040.723982                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 607286911500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8101.176789                       # Cycle average of tags in use
system.l2.tags.total_refs                     8312514                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4153596                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.001281                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      50.204977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        30.840648                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8020.131164                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.979020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988913                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          394                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7739                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12466545                       # Number of tag accesses
system.l2.tags.data_accesses                 12466545                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 607286911500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         115840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      531310336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          531426176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       115840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        115840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    530163200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       530163200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         4150862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4151767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4141900                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4141900                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            190750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         874891795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             875082545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       190750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           190750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      873002843                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            873002843                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      873002843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           190750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        874891795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1748085387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8283800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   8301691.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003736349500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       515671                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       515671                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16221008                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7777535                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4151767                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4141900                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8303534                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8283800                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     33                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            518804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            518752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            518850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            519042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            519126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            518969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            518894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            518691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            518570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            518826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           519036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           519582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           518951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           519168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           519092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           519148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            517564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            517612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            517700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            517788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            517772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            517734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            517698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            517478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            517448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            517608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           517771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           518008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           517774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           517968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           517906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           517956                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 153899312750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                41517505000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            309589956500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18534.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37284.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7676495                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7684540                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8303534                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8283800                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4151752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4151749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 430648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 516712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 516219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 516200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 515908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 515906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 515737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 521635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 525331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 519453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 515696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 515675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 515671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 515671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 515671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 515671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  86780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1226245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    865.720635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   747.316635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   301.705139                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        33752      2.75%      2.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        83304      6.79%      9.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        22905      1.87%     11.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38727      3.16%     14.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        43306      3.53%     18.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        32514      2.65%     20.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        29966      2.44%     23.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        62009      5.06%     28.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       879762     71.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1226245                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       515671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.102323                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.065504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.122832                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        515667    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        515671                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       515671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.064089                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.059582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.402324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           501062     97.17%     97.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              685      0.13%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11996      2.33%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               64      0.01%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1141      0.22%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              722      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        515671                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              531424064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               530162240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               531426176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            530163200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       875.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       873.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    875.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    873.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  607284516500                       # Total gap between requests
system.mem_ctrls.avgGap                      73222.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       115840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    531308224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    530162240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 190750.035619695700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 874888317.101495742798                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 873001261.776740908623                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1810                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      8301724                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8283800                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     66678250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 309523278250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14677841667000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36838.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37284.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1771873.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4382389200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2329276125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         29647943220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        21623531580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     47938232160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     134978407110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     119532147360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       360431926755                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        593.511765                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 306094195250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  20278440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 280914276250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4373042940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2324323650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         29639053920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21617826120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     47938232160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     134821416000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     119664350400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       360378245190                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        593.423369                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 306306289500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  20278440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 280702182000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 607286911500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    139194691                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        139194691                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    139194691                       # number of overall hits
system.cpu.icache.overall_hits::total       139194691                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1448                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1448                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1448                       # number of overall misses
system.cpu.icache.overall_misses::total          1448                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     91236000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     91236000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     91236000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     91236000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    139196139                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    139196139                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    139196139                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    139196139                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63008.287293                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63008.287293                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63008.287293                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63008.287293                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          682                       # number of writebacks
system.cpu.icache.writebacks::total               682                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1448                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1448                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1448                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1448                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     89788000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     89788000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     89788000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     89788000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62008.287293                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62008.287293                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62008.287293                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62008.287293                       # average overall mshr miss latency
system.cpu.icache.replacements                    682                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    139194691                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       139194691                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1448                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1448                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     91236000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     91236000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    139196139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    139196139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63008.287293                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63008.287293                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1448                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1448                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     89788000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     89788000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62008.287293                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62008.287293                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 607286911500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           389.079500                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           139196139                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1448                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          96129.930249                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   389.079500                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.379960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.379960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          766                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          766                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.748047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         278393726                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        278393726                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 607286911500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 607286911500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 607286911500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 607286911500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 607286911500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 607286911500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 607286911500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     80993126                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         80993126                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     80993126                       # number of overall hits
system.cpu.dcache.overall_hits::total        80993126                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4155922                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4155922                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4155922                       # number of overall misses
system.cpu.dcache.overall_misses::total       4155922                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 387006536500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 387006536500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 387006536500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 387006536500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     85149048                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     85149048                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     85149048                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     85149048                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048808                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048808                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048808                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048808                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 93121.703559                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 93121.703559                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 93121.703559                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 93121.703559                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4151532                       # number of writebacks
system.cpu.dcache.writebacks::total           4151532                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      4155922                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4155922                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      4155922                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4155922                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 382850614500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 382850614500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 382850614500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 382850614500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048808                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048808                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048808                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048808                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 92121.703559                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92121.703559                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 92121.703559                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92121.703559                       # average overall mshr miss latency
system.cpu.dcache.replacements                4154898                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     14654516                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        14654516                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9419                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9419                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    608219500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    608219500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     14663935                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     14663935                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000642                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000642                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64573.680858                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64573.680858                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         9419                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9419                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    598800500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    598800500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000642                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000642                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63573.680858                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63573.680858                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     66338610                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       66338610                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4146503                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4146503                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 386398317000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 386398317000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     70485113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70485113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.058828                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.058828                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 93186.551897                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 93186.551897                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      4146503                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      4146503                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 382251814000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 382251814000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058828                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058828                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92186.551897                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92186.551897                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 607286911500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.416710                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85149048                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4155922                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.488606                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            187500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.416710                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997477                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997477                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          334                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          593                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         174454018                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        174454018                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 607286911500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 607286911500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
