
D0003E_Lab2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000002  00800100  0000024e  000002e2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000024e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000223  00800102  00800102  000002e4  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000002e4  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000314  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000090  00000000  00000000  00000354  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000010fb  00000000  00000000  000003e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000b73  00000000  00000000  000014df  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000005db  00000000  00000000  00002052  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000220  00000000  00000000  00002630  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000054d  00000000  00000000  00002850  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000009a3  00000000  00000000  00002d9d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000118  00000000  00000000  00003740  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2e 00 	jmp	0x5c	; 0x5c <__ctors_end>
   4:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
   8:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
   c:	0c 94 9b 00 	jmp	0x136	; 0x136 <__vector_3>
  10:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  14:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  18:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  1c:	0c 94 c0 00 	jmp	0x180	; 0x180 <__vector_7>
  20:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  24:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  28:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  2c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  30:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  34:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  38:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  3c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  40:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  44:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  48:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  4c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  50:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  54:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  58:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>

0000005c <__ctors_end>:
  5c:	11 24       	eor	r1, r1
  5e:	1f be       	out	0x3f, r1	; 63
  60:	cf ef       	ldi	r28, 0xFF	; 255
  62:	d4 e0       	ldi	r29, 0x04	; 4
  64:	de bf       	out	0x3e, r29	; 62
  66:	cd bf       	out	0x3d, r28	; 61

00000068 <__do_copy_data>:
  68:	11 e0       	ldi	r17, 0x01	; 1
  6a:	a0 e0       	ldi	r26, 0x00	; 0
  6c:	b1 e0       	ldi	r27, 0x01	; 1
  6e:	ee e4       	ldi	r30, 0x4E	; 78
  70:	f2 e0       	ldi	r31, 0x02	; 2
  72:	02 c0       	rjmp	.+4      	; 0x78 <__do_copy_data+0x10>
  74:	05 90       	lpm	r0, Z+
  76:	0d 92       	st	X+, r0
  78:	a2 30       	cpi	r26, 0x02	; 2
  7a:	b1 07       	cpc	r27, r17
  7c:	d9 f7       	brne	.-10     	; 0x74 <__do_copy_data+0xc>

0000007e <__do_clear_bss>:
  7e:	23 e0       	ldi	r18, 0x03	; 3
  80:	a2 e0       	ldi	r26, 0x02	; 2
  82:	b1 e0       	ldi	r27, 0x01	; 1
  84:	01 c0       	rjmp	.+2      	; 0x88 <.do_clear_bss_start>

00000086 <.do_clear_bss_loop>:
  86:	1d 92       	st	X+, r1

00000088 <.do_clear_bss_start>:
  88:	a5 32       	cpi	r26, 0x25	; 37
  8a:	b2 07       	cpc	r27, r18
  8c:	e1 f7       	brne	.-8      	; 0x86 <.do_clear_bss_loop>
  8e:	0e 94 4d 00 	call	0x9a	; 0x9a <main>
  92:	0c 94 25 01 	jmp	0x24a	; 0x24a <_exit>

00000096 <__bad_interrupt>:
  96:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000009a <main>:

int main() {
	return 0;
    spawn(computePrimes, 0);
    computePrimes(3);
}
  9a:	80 e0       	ldi	r24, 0x00	; 0
  9c:	90 e0       	ldi	r25, 0x00	; 0
  9e:	08 95       	ret

000000a0 <dispatch>:
    }
}

static thread dequeue(thread *queue) {
    thread p = *queue;
    if (*queue) {
  a0:	cf 93       	push	r28
  a2:	df 93       	push	r29
  a4:	00 d0       	rcall	.+0      	; 0xa6 <dispatch+0x6>
  a6:	cd b7       	in	r28, 0x3d	; 61
  a8:	de b7       	in	r29, 0x3e	; 62
  aa:	9a 83       	std	Y+2, r25	; 0x02
  ac:	89 83       	std	Y+1, r24	; 0x01
  ae:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
  b2:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
  b6:	06 96       	adiw	r24, 0x06	; 6
  b8:	0e 94 e4 00 	call	0x1c8	; 0x1c8 <setjmp>
  bc:	89 2b       	or	r24, r25
  be:	29 f0       	breq	.+10     	; 0xca <dispatch+0x2a>
  c0:	0f 90       	pop	r0
  c2:	0f 90       	pop	r0
  c4:	df 91       	pop	r29
  c6:	cf 91       	pop	r28
  c8:	08 95       	ret
  ca:	89 81       	ldd	r24, Y+1	; 0x01
  cc:	9a 81       	ldd	r25, Y+2	; 0x02
  ce:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
  d2:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
  d6:	61 e0       	ldi	r22, 0x01	; 1
  d8:	70 e0       	ldi	r23, 0x00	; 0
  da:	06 96       	adiw	r24, 0x06	; 6
  dc:	0e 94 04 01 	call	0x208	; 0x208 <longjmp>

000000e0 <yield>:
    enqueue(newp, &readyQ);
    ENABLE();
}

void yield(void) {
	DISABLE();
  e0:	f8 94       	cli
	enqueue(current, &readyQ);
  e2:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
  e6:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
    initialized = 1;
}


static void enqueue(thread p, thread *queue) {
    p->next = NULL;
  ea:	fc 01       	movw	r30, r24
  ec:	15 82       	std	Z+5, r1	; 0x05
  ee:	14 82       	std	Z+4, r1	; 0x04
    if (*queue == NULL) {
  f0:	a0 91 02 01 	lds	r26, 0x0102	; 0x800102 <__data_end>
  f4:	b0 91 03 01 	lds	r27, 0x0103	; 0x800103 <__data_end+0x1>
  f8:	10 97       	sbiw	r26, 0x00	; 0
  fa:	b9 f0       	breq	.+46     	; 0x12a <yield+0x4a>
  fc:	fd 01       	movw	r30, r26
  fe:	01 c0       	rjmp	.+2      	; 0x102 <yield+0x22>
        *queue = p;
    } else {
        thread q = *queue;
        while (q->next)
 100:	f9 01       	movw	r30, r18
 102:	24 81       	ldd	r18, Z+4	; 0x04
 104:	35 81       	ldd	r19, Z+5	; 0x05
 106:	21 15       	cp	r18, r1
 108:	31 05       	cpc	r19, r1
 10a:	d1 f7       	brne	.-12     	; 0x100 <yield+0x20>
            q = q->next;
        q->next = p;
 10c:	95 83       	std	Z+5, r25	; 0x05
 10e:	84 83       	std	Z+4, r24	; 0x04
 110:	14 96       	adiw	r26, 0x04	; 4
 112:	2d 91       	ld	r18, X+
 114:	3c 91       	ld	r19, X
 116:	15 97       	sbiw	r26, 0x05	; 5
 118:	cd 01       	movw	r24, r26
}

static thread dequeue(thread *queue) {
    thread p = *queue;
    if (*queue) {
        *queue = (*queue)->next;
 11a:	30 93 03 01 	sts	0x0103, r19	; 0x800103 <__data_end+0x1>
 11e:	20 93 02 01 	sts	0x0102, r18	; 0x800102 <__data_end>
}

void yield(void) {
	DISABLE();
	enqueue(current, &readyQ);
	dispatch(dequeue(&readyQ));
 122:	0e 94 50 00 	call	0xa0	; 0xa0 <dispatch>
	ENABLE();
 126:	78 94       	sei
}
 128:	08 95       	ret
    }
}

static thread dequeue(thread *queue) {
    thread p = *queue;
    if (*queue) {
 12a:	00 97       	sbiw	r24, 0x00	; 0
 12c:	09 f4       	brne	.+2      	; 0x130 <yield+0x50>
 12e:	ff cf       	rjmp	.-2      	; 0x12e <yield+0x4e>
 130:	20 e0       	ldi	r18, 0x00	; 0
 132:	30 e0       	ldi	r19, 0x00	; 0
 134:	f2 cf       	rjmp	.-28     	; 0x11a <yield+0x3a>

00000136 <__vector_3>:
thread readyQ  = NULL;
thread current = &initp;

int initialized = 0;

ISR(PCINT1_vect) {
 136:	1f 92       	push	r1
 138:	0f 92       	push	r0
 13a:	0f b6       	in	r0, 0x3f	; 63
 13c:	0f 92       	push	r0
 13e:	11 24       	eor	r1, r1
 140:	2f 93       	push	r18
 142:	3f 93       	push	r19
 144:	4f 93       	push	r20
 146:	5f 93       	push	r21
 148:	6f 93       	push	r22
 14a:	7f 93       	push	r23
 14c:	8f 93       	push	r24
 14e:	9f 93       	push	r25
 150:	af 93       	push	r26
 152:	bf 93       	push	r27
 154:	ef 93       	push	r30
 156:	ff 93       	push	r31
	uint16_t stick_down = PINB >> 7;
		
	if (stick_down==0) {
 158:	1f 9b       	sbis	0x03, 7	; 3
		yield();
 15a:	0e 94 70 00 	call	0xe0	; 0xe0 <yield>
	}
}
 15e:	ff 91       	pop	r31
 160:	ef 91       	pop	r30
 162:	bf 91       	pop	r27
 164:	af 91       	pop	r26
 166:	9f 91       	pop	r25
 168:	8f 91       	pop	r24
 16a:	7f 91       	pop	r23
 16c:	6f 91       	pop	r22
 16e:	5f 91       	pop	r21
 170:	4f 91       	pop	r20
 172:	3f 91       	pop	r19
 174:	2f 91       	pop	r18
 176:	0f 90       	pop	r0
 178:	0f be       	out	0x3f, r0	; 63
 17a:	0f 90       	pop	r0
 17c:	1f 90       	pop	r1
 17e:	18 95       	reti

00000180 <__vector_7>:

ISR(TIMER1_COMPA_vect) {
 180:	1f 92       	push	r1
 182:	0f 92       	push	r0
 184:	0f b6       	in	r0, 0x3f	; 63
 186:	0f 92       	push	r0
 188:	11 24       	eor	r1, r1
 18a:	2f 93       	push	r18
 18c:	3f 93       	push	r19
 18e:	4f 93       	push	r20
 190:	5f 93       	push	r21
 192:	6f 93       	push	r22
 194:	7f 93       	push	r23
 196:	8f 93       	push	r24
 198:	9f 93       	push	r25
 19a:	af 93       	push	r26
 19c:	bf 93       	push	r27
 19e:	ef 93       	push	r30
 1a0:	ff 93       	push	r31
	yield();
 1a2:	0e 94 70 00 	call	0xe0	; 0xe0 <yield>
}
 1a6:	ff 91       	pop	r31
 1a8:	ef 91       	pop	r30
 1aa:	bf 91       	pop	r27
 1ac:	af 91       	pop	r26
 1ae:	9f 91       	pop	r25
 1b0:	8f 91       	pop	r24
 1b2:	7f 91       	pop	r23
 1b4:	6f 91       	pop	r22
 1b6:	5f 91       	pop	r21
 1b8:	4f 91       	pop	r20
 1ba:	3f 91       	pop	r19
 1bc:	2f 91       	pop	r18
 1be:	0f 90       	pop	r0
 1c0:	0f be       	out	0x3f, r0	; 63
 1c2:	0f 90       	pop	r0
 1c4:	1f 90       	pop	r1
 1c6:	18 95       	reti

000001c8 <setjmp>:
 1c8:	dc 01       	movw	r26, r24
 1ca:	2d 92       	st	X+, r2
 1cc:	3d 92       	st	X+, r3
 1ce:	4d 92       	st	X+, r4
 1d0:	5d 92       	st	X+, r5
 1d2:	6d 92       	st	X+, r6
 1d4:	7d 92       	st	X+, r7
 1d6:	8d 92       	st	X+, r8
 1d8:	9d 92       	st	X+, r9
 1da:	ad 92       	st	X+, r10
 1dc:	bd 92       	st	X+, r11
 1de:	cd 92       	st	X+, r12
 1e0:	dd 92       	st	X+, r13
 1e2:	ed 92       	st	X+, r14
 1e4:	fd 92       	st	X+, r15
 1e6:	0d 93       	st	X+, r16
 1e8:	1d 93       	st	X+, r17
 1ea:	cd 93       	st	X+, r28
 1ec:	dd 93       	st	X+, r29
 1ee:	ff 91       	pop	r31
 1f0:	ef 91       	pop	r30
 1f2:	8d b7       	in	r24, 0x3d	; 61
 1f4:	8d 93       	st	X+, r24
 1f6:	8e b7       	in	r24, 0x3e	; 62
 1f8:	8d 93       	st	X+, r24
 1fa:	8f b7       	in	r24, 0x3f	; 63
 1fc:	8d 93       	st	X+, r24
 1fe:	ed 93       	st	X+, r30
 200:	fd 93       	st	X+, r31
 202:	88 27       	eor	r24, r24
 204:	99 27       	eor	r25, r25
 206:	09 94       	ijmp

00000208 <longjmp>:
 208:	dc 01       	movw	r26, r24
 20a:	cb 01       	movw	r24, r22
 20c:	81 30       	cpi	r24, 0x01	; 1
 20e:	91 05       	cpc	r25, r1
 210:	81 1d       	adc	r24, r1
 212:	2d 90       	ld	r2, X+
 214:	3d 90       	ld	r3, X+
 216:	4d 90       	ld	r4, X+
 218:	5d 90       	ld	r5, X+
 21a:	6d 90       	ld	r6, X+
 21c:	7d 90       	ld	r7, X+
 21e:	8d 90       	ld	r8, X+
 220:	9d 90       	ld	r9, X+
 222:	ad 90       	ld	r10, X+
 224:	bd 90       	ld	r11, X+
 226:	cd 90       	ld	r12, X+
 228:	dd 90       	ld	r13, X+
 22a:	ed 90       	ld	r14, X+
 22c:	fd 90       	ld	r15, X+
 22e:	0d 91       	ld	r16, X+
 230:	1d 91       	ld	r17, X+
 232:	cd 91       	ld	r28, X+
 234:	dd 91       	ld	r29, X+
 236:	ed 91       	ld	r30, X+
 238:	fd 91       	ld	r31, X+
 23a:	0d 90       	ld	r0, X+
 23c:	f8 94       	cli
 23e:	fe bf       	out	0x3e, r31	; 62
 240:	0f be       	out	0x3f, r0	; 63
 242:	ed bf       	out	0x3d, r30	; 61
 244:	ed 91       	ld	r30, X+
 246:	fd 91       	ld	r31, X+
 248:	09 94       	ijmp

0000024a <_exit>:
 24a:	f8 94       	cli

0000024c <__stop_program>:
 24c:	ff cf       	rjmp	.-2      	; 0x24c <__stop_program>
