// Seed: 2565288950
module module_0 (
    input wand module_0
    , id_8,
    input uwire id_1,
    input wire id_2,
    input supply0 id_3,
    input wire id_4,
    input uwire id_5,
    input supply1 id_6
);
  parameter id_9 = -1;
  wire id_10;
  assign id_8 = {id_6, 1, -1 - id_9};
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output wor id_0,
    output tri id_1,
    input wand id_2,
    output wand id_3,
    output tri id_4,
    input supply1 id_5,
    input wor id_6
    , id_14,
    output tri id_7,
    output wand id_8,
    input uwire id_9,
    input tri id_10,
    output uwire id_11,
    output supply1 id_12
);
  logic id_15;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_9,
      id_6,
      id_9,
      id_2,
      id_2
  );
endmodule
