{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 10 17:22:03 2010 " "Info: Processing started: Tue Aug 10 17:22:03 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RABBIT_DDS_FIFO_12ns -c RABBIT_DDS_FIFO_12ns " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RABBIT_DDS_FIFO_12ns -c RABBIT_DDS_FIFO_12ns" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RABBIT_DDS_FIFO_12ns.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RABBIT_DDS_FIFO_12ns.v" { { "Info" "ISGN_ENTITY_NAME" "1 RABBIT_DDS_FIFO_12ns " "Info: Found entity 1: RABBIT_DDS_FIFO_12ns" {  } { { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "RABBIT_DDS_FIFO_12ns " "Info: Elaborating entity \"RABBIT_DDS_FIFO_12ns\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DR_HOLD~reg0 data_in GND " "Warning: Reduced register \"DR_HOLD~reg0\" with stuck data_in port to stuck value GND" {  } { { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 20 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "OSK~reg0 data_in GND " "Warning: Reduced register \"OSK~reg0\" with stuck data_in port to stuck value GND" {  } { { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 18 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "CSB~reg0 data_in GND " "Warning: Reduced register \"CSB~reg0\" with stuck data_in port to stuck value GND" {  } { { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 19 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "OSK GND " "Warning: Pin \"OSK\" stuck at GND" {  } { { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 18 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "CSB GND " "Warning: Pin \"CSB\" stuck at GND" {  } { { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 19 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DR_HOLD GND " "Warning: Pin \"DR_HOLD\" stuck at GND" {  } { { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 20 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11427 " "Info: Implemented 11427 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "11411 " "Info: Implemented 11411 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Allocated 176 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 10 17:23:59 2010 " "Info: Processing ended: Tue Aug 10 17:23:59 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:56 " "Info: Elapsed time: 00:01:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 10 17:24:00 2010 " "Info: Processing started: Tue Aug 10 17:24:00 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RABBIT_DDS_FIFO_12ns -c RABBIT_DDS_FIFO_12ns " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off RABBIT_DDS_FIFO_12ns -c RABBIT_DDS_FIFO_12ns" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "RABBIT_DDS_FIFO_12ns EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"RABBIT_DDS_FIFO_12ns\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "15217 Top " "Info: Previous placement does not exist for 15217 of 15217 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ten_MHz_ext (placed in PIN P26 (CLK7, LVDSCLK3n, Input)) " "Info: Automatically promoted node ten_MHz_ext (placed in PIN P26 (CLK7, LVDSCLK3n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 8 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ten_MHz_ext" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:01 " "Info: Finished register packing: elapsed time is 00:00:01" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Info: Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "12.300 ns register register " "Info: Estimated most critical path is register to register delay of 12.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns N\[1\] 1 REG LAB_X42_Y16 461 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X42_Y16; Fanout = 461; REG Node = 'N\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[1] } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 361 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.275 ns) 1.875 ns Mux0~16878 2 COMB LAB_X56_Y12 1 " "Info: 2: + IC(1.600 ns) + CELL(0.275 ns) = 1.875 ns; Loc. = LAB_X56_Y12; Fanout = 1; COMB Node = 'Mux0~16878'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { N[1] Mux0~16878 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 535 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 2.436 ns Mux0~16879 3 COMB LAB_X56_Y12 1 " "Info: 3: + IC(0.290 ns) + CELL(0.271 ns) = 2.436 ns; Loc. = LAB_X56_Y12; Fanout = 1; COMB Node = 'Mux0~16879'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Mux0~16878 Mux0~16879 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 535 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 3.001 ns Mux0~16880 4 COMB LAB_X56_Y12 1 " "Info: 4: + IC(0.415 ns) + CELL(0.150 ns) = 3.001 ns; Loc. = LAB_X56_Y12; Fanout = 1; COMB Node = 'Mux0~16880'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Mux0~16879 Mux0~16880 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 535 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.271 ns) 4.654 ns Mux0~16883 5 COMB LAB_X57_Y22 1 " "Info: 5: + IC(1.382 ns) + CELL(0.271 ns) = 4.654 ns; Loc. = LAB_X57_Y22; Fanout = 1; COMB Node = 'Mux0~16883'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.653 ns" { Mux0~16880 Mux0~16883 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 535 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.225 ns) + CELL(0.438 ns) 6.317 ns Mux0~16915 6 COMB LAB_X56_Y10 1 " "Info: 6: + IC(1.225 ns) + CELL(0.438 ns) = 6.317 ns; Loc. = LAB_X56_Y10; Fanout = 1; COMB Node = 'Mux0~16915'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { Mux0~16883 Mux0~16915 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 535 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.209 ns) + CELL(0.150 ns) 7.676 ns Mux0~16916 7 COMB LAB_X57_Y17 1 " "Info: 7: + IC(1.209 ns) + CELL(0.150 ns) = 7.676 ns; Loc. = LAB_X57_Y17; Fanout = 1; COMB Node = 'Mux0~16916'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { Mux0~16915 Mux0~16916 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 535 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 8.237 ns Mux0~16959 8 COMB LAB_X57_Y17 1 " "Info: 8: + IC(0.290 ns) + CELL(0.271 ns) = 8.237 ns; Loc. = LAB_X57_Y17; Fanout = 1; COMB Node = 'Mux0~16959'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Mux0~16916 Mux0~16959 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 535 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 8.802 ns Mux0~17131 9 COMB LAB_X57_Y17 1 " "Info: 9: + IC(0.145 ns) + CELL(0.420 ns) = 8.802 ns; Loc. = LAB_X57_Y17; Fanout = 1; COMB Node = 'Mux0~17131'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Mux0~16959 Mux0~17131 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 535 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.420 ns) 10.625 ns Mux0~17132 10 COMB LAB_X41_Y21 1 " "Info: 10: + IC(1.403 ns) + CELL(0.420 ns) = 10.625 ns; Loc. = LAB_X41_Y21; Fanout = 1; COMB Node = 'Mux0~17132'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { Mux0~17131 Mux0~17132 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 535 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.150 ns) 11.651 ns Mux0~17130 11 COMB LAB_X38_Y21 1 " "Info: 11: + IC(0.876 ns) + CELL(0.150 ns) = 11.651 ns; Loc. = LAB_X38_Y21; Fanout = 1; COMB Node = 'Mux0~17130'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { Mux0~17132 Mux0~17130 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 535 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 12.216 ns SDIO~1153 12 COMB LAB_X38_Y21 1 " "Info: 12: + IC(0.415 ns) + CELL(0.150 ns) = 12.216 ns; Loc. = LAB_X38_Y21; Fanout = 1; COMB Node = 'SDIO~1153'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Mux0~17130 SDIO~1153 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.300 ns SDIO~reg0 13 REG LAB_X38_Y21 3 " "Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 12.300 ns; Loc. = LAB_X38_Y21; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SDIO~1153 SDIO~reg0 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 361 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.050 ns ( 24.80 % ) " "Info: Total cell delay = 3.050 ns ( 24.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.250 ns ( 75.20 % ) " "Info: Total interconnect delay = 9.250 ns ( 75.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "12.300 ns" { N[1] Mux0~16878 Mux0~16879 Mux0~16880 Mux0~16883 Mux0~16915 Mux0~16916 Mux0~16959 Mux0~17131 Mux0~17132 Mux0~17130 SDIO~1153 SDIO~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "18 74 " "Info: Average interconnect usage is 18% of the available device resources. Peak interconnect usage is 74%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X33_Y12 X43_Y23 " "Info: The peak interconnect region extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:20 " "Info: Fitter routing operations ending: elapsed time is 00:01:20" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "10 " "Warning: Found 10 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDIO 0 " "Info: Pin \"SDIO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCLK 0 " "Info: Pin \"SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_UPDATE 0 " "Info: Pin \"IO_UPDATE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DR_CTL 0 " "Info: Pin \"DR_CTL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OSK 0 " "Info: Pin \"OSK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CSB 0 " "Info: Pin \"CSB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DR_HOLD 0 " "Info: Pin \"DR_HOLD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "trigger 0 " "Info: Pin \"trigger\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_RESET 0 " "Info: Pin \"IO_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sweep_trigger_out 0 " "Info: Pin \"sweep_trigger_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OSK GND " "Info: Pin OSK has GND driving its datain port" {  } { { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 18 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OSK" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CSB GND " "Info: Pin CSB has GND driving its datain port" {  } { { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 19 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "CSB" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CSB } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CSB } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DR_HOLD GND " "Info: Pin DR_HOLD has GND driving its datain port" {  } { { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 20 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DR_HOLD" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR_HOLD } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR_HOLD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.fit.smsg " "Info: Generated suppressed messages file C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "290 " "Info: Allocated 290 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 10 17:26:29 2010 " "Info: Processing ended: Tue Aug 10 17:26:29 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:02:29 " "Info: Elapsed time: 00:02:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 10 17:26:29 2010 " "Info: Processing started: Tue Aug 10 17:26:29 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RABBIT_DDS_FIFO_12ns -c RABBIT_DDS_FIFO_12ns " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off RABBIT_DDS_FIFO_12ns -c RABBIT_DDS_FIFO_12ns" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Allocated 214 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 10 17:26:44 2010 " "Info: Processing ended: Tue Aug 10 17:26:44 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 10 17:26:44 2010 " "Info: Processing started: Tue Aug 10 17:26:44 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RABBIT_DDS_FIFO_12ns -c RABBIT_DDS_FIFO_12ns --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RABBIT_DDS_FIFO_12ns -c RABBIT_DDS_FIFO_12ns --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ten_MHz_ext " "Info: Assuming node \"ten_MHz_ext\" is an undefined clock" {  } { { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 8 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ten_MHz_ext" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "RABBIT_SCLOCK " "Info: Assuming node \"RABBIT_SCLOCK\" is an undefined clock" {  } { { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 10 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "RABBIT_SCLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ten_MHz_ext register N\[5\] register SDIO~reg0 86.5 MHz 11.561 ns Internal " "Info: Clock \"ten_MHz_ext\" has Internal fmax of 86.5 MHz between source register \"N\[5\]\" and destination register \"SDIO~reg0\" (period= 11.561 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.321 ns + Longest register register " "Info: + Longest register to register delay is 11.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns N\[5\] 1 REG LCFF_X42_Y16_N19 472 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y16_N19; Fanout = 472; REG Node = 'N\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[5] } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 361 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.901 ns) + CELL(0.150 ns) 2.051 ns Mux0~16194 2 COMB LCCOMB_X41_Y26_N22 1 " "Info: 2: + IC(1.901 ns) + CELL(0.150 ns) = 2.051 ns; Loc. = LCCOMB_X41_Y26_N22; Fanout = 1; COMB Node = 'Mux0~16194'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.051 ns" { N[5] Mux0~16194 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 535 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 2.446 ns Mux0~16195 3 COMB LCCOMB_X41_Y26_N4 1 " "Info: 3: + IC(0.245 ns) + CELL(0.150 ns) = 2.446 ns; Loc. = LCCOMB_X41_Y26_N4; Fanout = 1; COMB Node = 'Mux0~16195'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Mux0~16194 Mux0~16195 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 535 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 2.978 ns Mux0~16196 4 COMB LCCOMB_X41_Y26_N24 1 " "Info: 4: + IC(0.257 ns) + CELL(0.275 ns) = 2.978 ns; Loc. = LCCOMB_X41_Y26_N24; Fanout = 1; COMB Node = 'Mux0~16196'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { Mux0~16195 Mux0~16196 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 535 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.275 ns) 3.500 ns Mux0~16199 5 COMB LCCOMB_X41_Y26_N20 1 " "Info: 5: + IC(0.247 ns) + CELL(0.275 ns) = 3.500 ns; Loc. = LCCOMB_X41_Y26_N20; Fanout = 1; COMB Node = 'Mux0~16199'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { Mux0~16196 Mux0~16199 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 535 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.587 ns) + CELL(0.150 ns) 6.237 ns Mux0~16200 6 COMB LCCOMB_X34_Y19_N26 1 " "Info: 6: + IC(2.587 ns) + CELL(0.150 ns) = 6.237 ns; Loc. = LCCOMB_X34_Y19_N26; Fanout = 1; COMB Node = 'Mux0~16200'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { Mux0~16199 Mux0~16200 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 535 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.150 ns) 7.841 ns Mux0~16211 7 COMB LCCOMB_X46_Y15_N28 1 " "Info: 7: + IC(1.454 ns) + CELL(0.150 ns) = 7.841 ns; Loc. = LCCOMB_X46_Y15_N28; Fanout = 1; COMB Node = 'Mux0~16211'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { Mux0~16200 Mux0~16211 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 535 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 8.234 ns Mux0~16212 8 COMB LCCOMB_X46_Y15_N26 1 " "Info: 8: + IC(0.243 ns) + CELL(0.150 ns) = 8.234 ns; Loc. = LCCOMB_X46_Y15_N26; Fanout = 1; COMB Node = 'Mux0~16212'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Mux0~16211 Mux0~16212 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 535 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.537 ns) + CELL(0.150 ns) 9.921 ns Mux0~16724 9 COMB LCCOMB_X38_Y21_N22 1 " "Info: 9: + IC(1.537 ns) + CELL(0.150 ns) = 9.921 ns; Loc. = LCCOMB_X38_Y21_N22; Fanout = 1; COMB Node = 'Mux0~16724'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.687 ns" { Mux0~16212 Mux0~16724 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 535 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 10.313 ns Mux0~16725 10 COMB LCCOMB_X38_Y21_N24 1 " "Info: 10: + IC(0.242 ns) + CELL(0.150 ns) = 10.313 ns; Loc. = LCCOMB_X38_Y21_N24; Fanout = 1; COMB Node = 'Mux0~16725'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Mux0~16724 Mux0~16725 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 535 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.271 ns) 10.842 ns Mux0~17130 11 COMB LCCOMB_X38_Y21_N0 1 " "Info: 11: + IC(0.258 ns) + CELL(0.271 ns) = 10.842 ns; Loc. = LCCOMB_X38_Y21_N0; Fanout = 1; COMB Node = 'Mux0~17130'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { Mux0~16725 Mux0~17130 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 535 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 11.237 ns SDIO~1153 12 COMB LCCOMB_X38_Y21_N26 1 " "Info: 12: + IC(0.245 ns) + CELL(0.150 ns) = 11.237 ns; Loc. = LCCOMB_X38_Y21_N26; Fanout = 1; COMB Node = 'SDIO~1153'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Mux0~17130 SDIO~1153 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.321 ns SDIO~reg0 13 REG LCFF_X38_Y21_N27 3 " "Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 11.321 ns; Loc. = LCFF_X38_Y21_N27; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SDIO~1153 SDIO~reg0 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 361 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.105 ns ( 18.59 % ) " "Info: Total cell delay = 2.105 ns ( 18.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.216 ns ( 81.41 % ) " "Info: Total interconnect delay = 9.216 ns ( 81.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "11.321 ns" { N[5] Mux0~16194 Mux0~16195 Mux0~16196 Mux0~16199 Mux0~16200 Mux0~16211 Mux0~16212 Mux0~16724 Mux0~16725 Mux0~17130 SDIO~1153 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "11.321 ns" { N[5] Mux0~16194 Mux0~16195 Mux0~16196 Mux0~16199 Mux0~16200 Mux0~16211 Mux0~16212 Mux0~16724 Mux0~16725 Mux0~17130 SDIO~1153 SDIO~reg0 } { 0.000ns 1.901ns 0.245ns 0.257ns 0.247ns 2.587ns 1.454ns 0.243ns 1.537ns 0.242ns 0.258ns 0.245ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.026 ns - Smallest " "Info: - Smallest clock skew is -0.026 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext destination 2.653 ns + Shortest register " "Info: + Shortest clock path from clock \"ten_MHz_ext\" to destination register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 100 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 100; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.653 ns SDIO~reg0 3 REG LCFF_X38_Y21_N27 3 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X38_Y21_N27; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 361 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.90 % ) " "Info: Total cell delay = 1.536 ns ( 57.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.10 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.679 ns - Longest register " "Info: - Longest clock path from clock \"ten_MHz_ext\" to source register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 100 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 100; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.679 ns N\[5\] 3 REG LCFF_X42_Y16_N19 472 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X42_Y16_N19; Fanout = 472; REG Node = 'N\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { ten_MHz_ext~clkctrl N[5] } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 361 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[5] } { 0.000ns 0.000ns 0.113ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[5] } { 0.000ns 0.000ns 0.113ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 361 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 361 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "11.321 ns" { N[5] Mux0~16194 Mux0~16195 Mux0~16196 Mux0~16199 Mux0~16200 Mux0~16211 Mux0~16212 Mux0~16724 Mux0~16725 Mux0~17130 SDIO~1153 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "11.321 ns" { N[5] Mux0~16194 Mux0~16195 Mux0~16196 Mux0~16199 Mux0~16200 Mux0~16211 Mux0~16212 Mux0~16724 Mux0~16725 Mux0~17130 SDIO~1153 SDIO~reg0 } { 0.000ns 1.901ns 0.245ns 0.257ns 0.247ns 2.587ns 1.454ns 0.243ns 1.537ns 0.242ns 0.258ns 0.245ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.275ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[5] } { 0.000ns 0.000ns 0.113ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "RABBIT_SCLOCK register i\[10\] register memory_reg\[1371\] 109.78 MHz 9.109 ns Internal " "Info: Clock \"RABBIT_SCLOCK\" has Internal fmax of 109.78 MHz between source register \"i\[10\]\" and destination register \"memory_reg\[1371\]\" (period= 9.109 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.808 ns + Longest register register " "Info: + Longest register to register delay is 8.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i\[10\] 1 REG LCFF_X44_Y16_N21 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y16_N21; Fanout = 19; REG Node = 'i\[10\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[10] } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 1298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.275 ns) 1.971 ns Decoder2~12750 2 COMB LCCOMB_X42_Y17_N18 256 " "Info: 2: + IC(1.696 ns) + CELL(0.275 ns) = 1.971 ns; Loc. = LCCOMB_X42_Y17_N18; Fanout = 256; COMB Node = 'Decoder2~12750'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { i[10] Decoder2~12750 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 1310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.889 ns) + CELL(0.413 ns) 6.273 ns memory_reg~440705 3 COMB LCCOMB_X35_Y16_N26 1 " "Info: 3: + IC(3.889 ns) + CELL(0.413 ns) = 6.273 ns; Loc. = LCCOMB_X35_Y16_N26; Fanout = 1; COMB Node = 'memory_reg~440705'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.302 ns" { Decoder2~12750 memory_reg~440705 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.301 ns) + CELL(0.150 ns) 8.724 ns memory_reg~440706 4 COMB LCCOMB_X37_Y10_N4 1 " "Info: 4: + IC(2.301 ns) + CELL(0.150 ns) = 8.724 ns; Loc. = LCCOMB_X37_Y10_N4; Fanout = 1; COMB Node = 'memory_reg~440706'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { memory_reg~440705 memory_reg~440706 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.808 ns memory_reg\[1371\] 5 REG LCFF_X37_Y10_N5 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 8.808 ns; Loc. = LCFF_X37_Y10_N5; Fanout = 2; REG Node = 'memory_reg\[1371\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~440706 memory_reg[1371] } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 1298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.922 ns ( 10.47 % ) " "Info: Total cell delay = 0.922 ns ( 10.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.886 ns ( 89.53 % ) " "Info: Total interconnect delay = 7.886 ns ( 89.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.808 ns" { i[10] Decoder2~12750 memory_reg~440705 memory_reg~440706 memory_reg[1371] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.808 ns" { i[10] Decoder2~12750 memory_reg~440705 memory_reg~440706 memory_reg[1371] } { 0.000ns 1.696ns 3.889ns 2.301ns 0.000ns } { 0.000ns 0.275ns 0.413ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.087 ns - Smallest " "Info: - Smallest clock skew is -0.087 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RABBIT_SCLOCK destination 3.617 ns + Shortest register " "Info: + Shortest clock path from clock \"RABBIT_SCLOCK\" to destination register is 3.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns RABBIT_SCLOCK 1 CLK PIN_R20 3692 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3692; CLK Node = 'RABBIT_SCLOCK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_SCLOCK } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.258 ns) + CELL(0.537 ns) 3.617 ns memory_reg\[1371\] 2 REG LCFF_X37_Y10_N5 2 " "Info: 2: + IC(2.258 ns) + CELL(0.537 ns) = 3.617 ns; Loc. = LCFF_X37_Y10_N5; Fanout = 2; REG Node = 'memory_reg\[1371\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.795 ns" { RABBIT_SCLOCK memory_reg[1371] } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 1298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 37.57 % ) " "Info: Total cell delay = 1.359 ns ( 37.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.258 ns ( 62.43 % ) " "Info: Total interconnect delay = 2.258 ns ( 62.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.617 ns" { RABBIT_SCLOCK memory_reg[1371] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.617 ns" { RABBIT_SCLOCK RABBIT_SCLOCK~combout memory_reg[1371] } { 0.000ns 0.000ns 2.258ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RABBIT_SCLOCK source 3.704 ns - Longest register " "Info: - Longest clock path from clock \"RABBIT_SCLOCK\" to source register is 3.704 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns RABBIT_SCLOCK 1 CLK PIN_R20 3692 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3692; CLK Node = 'RABBIT_SCLOCK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_SCLOCK } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.345 ns) + CELL(0.537 ns) 3.704 ns i\[10\] 2 REG LCFF_X44_Y16_N21 19 " "Info: 2: + IC(2.345 ns) + CELL(0.537 ns) = 3.704 ns; Loc. = LCFF_X44_Y16_N21; Fanout = 19; REG Node = 'i\[10\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { RABBIT_SCLOCK i[10] } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 1298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 36.69 % ) " "Info: Total cell delay = 1.359 ns ( 36.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.345 ns ( 63.31 % ) " "Info: Total interconnect delay = 2.345 ns ( 63.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.704 ns" { RABBIT_SCLOCK i[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.704 ns" { RABBIT_SCLOCK RABBIT_SCLOCK~combout i[10] } { 0.000ns 0.000ns 2.345ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.617 ns" { RABBIT_SCLOCK memory_reg[1371] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.617 ns" { RABBIT_SCLOCK RABBIT_SCLOCK~combout memory_reg[1371] } { 0.000ns 0.000ns 2.258ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.704 ns" { RABBIT_SCLOCK i[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.704 ns" { RABBIT_SCLOCK RABBIT_SCLOCK~combout i[10] } { 0.000ns 0.000ns 2.345ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 1298 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 1298 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.808 ns" { i[10] Decoder2~12750 memory_reg~440705 memory_reg~440706 memory_reg[1371] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.808 ns" { i[10] Decoder2~12750 memory_reg~440705 memory_reg~440706 memory_reg[1371] } { 0.000ns 1.696ns 3.889ns 2.301ns 0.000ns } { 0.000ns 0.275ns 0.413ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.617 ns" { RABBIT_SCLOCK memory_reg[1371] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.617 ns" { RABBIT_SCLOCK RABBIT_SCLOCK~combout memory_reg[1371] } { 0.000ns 0.000ns 2.258ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.704 ns" { RABBIT_SCLOCK i[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.704 ns" { RABBIT_SCLOCK RABBIT_SCLOCK~combout i[10] } { 0.000ns 0.000ns 2.345ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "memory_reg\[1791\] RABBIT_SDATA RABBIT_SCLOCK 7.710 ns register " "Info: tsu for register \"memory_reg\[1791\]\" (data pin = \"RABBIT_SDATA\", clock pin = \"RABBIT_SCLOCK\") is 7.710 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.455 ns + Longest pin register " "Info: + Longest pin to register delay is 11.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns RABBIT_SDATA 1 PIN PIN_N24 3680 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 3680; PIN Node = 'RABBIT_SDATA'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_SDATA } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(10.109 ns) + CELL(0.420 ns) 11.371 ns memory_reg~441586 2 COMB LCCOMB_X29_Y24_N18 1 " "Info: 2: + IC(10.109 ns) + CELL(0.420 ns) = 11.371 ns; Loc. = LCCOMB_X29_Y24_N18; Fanout = 1; COMB Node = 'memory_reg~441586'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.529 ns" { RABBIT_SDATA memory_reg~441586 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.455 ns memory_reg\[1791\] 3 REG LCFF_X29_Y24_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 11.455 ns; Loc. = LCFF_X29_Y24_N19; Fanout = 2; REG Node = 'memory_reg\[1791\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~441586 memory_reg[1791] } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 1298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.346 ns ( 11.75 % ) " "Info: Total cell delay = 1.346 ns ( 11.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.109 ns ( 88.25 % ) " "Info: Total interconnect delay = 10.109 ns ( 88.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "11.455 ns" { RABBIT_SDATA memory_reg~441586 memory_reg[1791] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "11.455 ns" { RABBIT_SDATA RABBIT_SDATA~combout memory_reg~441586 memory_reg[1791] } { 0.000ns 0.000ns 10.109ns 0.000ns } { 0.000ns 0.842ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 1298 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RABBIT_SCLOCK destination 3.709 ns - Shortest register " "Info: - Shortest clock path from clock \"RABBIT_SCLOCK\" to destination register is 3.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns RABBIT_SCLOCK 1 CLK PIN_R20 3692 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3692; CLK Node = 'RABBIT_SCLOCK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_SCLOCK } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.350 ns) + CELL(0.537 ns) 3.709 ns memory_reg\[1791\] 2 REG LCFF_X29_Y24_N19 2 " "Info: 2: + IC(2.350 ns) + CELL(0.537 ns) = 3.709 ns; Loc. = LCFF_X29_Y24_N19; Fanout = 2; REG Node = 'memory_reg\[1791\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.887 ns" { RABBIT_SCLOCK memory_reg[1791] } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 1298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 36.64 % ) " "Info: Total cell delay = 1.359 ns ( 36.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.350 ns ( 63.36 % ) " "Info: Total interconnect delay = 2.350 ns ( 63.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.709 ns" { RABBIT_SCLOCK memory_reg[1791] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.709 ns" { RABBIT_SCLOCK RABBIT_SCLOCK~combout memory_reg[1791] } { 0.000ns 0.000ns 2.350ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "11.455 ns" { RABBIT_SDATA memory_reg~441586 memory_reg[1791] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "11.455 ns" { RABBIT_SDATA RABBIT_SDATA~combout memory_reg~441586 memory_reg[1791] } { 0.000ns 0.000ns 10.109ns 0.000ns } { 0.000ns 0.842ns 0.420ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.709 ns" { RABBIT_SCLOCK memory_reg[1791] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.709 ns" { RABBIT_SCLOCK RABBIT_SCLOCK~combout memory_reg[1791] } { 0.000ns 0.000ns 2.350ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ten_MHz_ext SCLK SCLK~reg0 8.679 ns register " "Info: tco from clock \"ten_MHz_ext\" to destination pin \"SCLK\" through register \"SCLK~reg0\" is 8.679 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.666 ns + Longest register " "Info: + Longest clock path from clock \"ten_MHz_ext\" to source register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 100 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 100; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.666 ns SCLK~reg0 3 REG LCFF_X29_Y23_N11 2 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X29_Y23_N11; Fanout = 2; REG Node = 'SCLK~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { ten_MHz_ext~clkctrl SCLK~reg0 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 361 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.61 % ) " "Info: Total cell delay = 1.536 ns ( 57.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.39 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SCLK~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SCLK~reg0 } { 0.000ns 0.000ns 0.113ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 361 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.763 ns + Longest register pin " "Info: + Longest register to pin delay is 5.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SCLK~reg0 1 REG LCFF_X29_Y23_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y23_N11; Fanout = 2; REG Node = 'SCLK~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK~reg0 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 361 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.111 ns) + CELL(2.652 ns) 5.763 ns SCLK 2 PIN PIN_J25 0 " "Info: 2: + IC(3.111 ns) + CELL(2.652 ns) = 5.763 ns; Loc. = PIN_J25; Fanout = 0; PIN Node = 'SCLK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.763 ns" { SCLK~reg0 SCLK } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 46.02 % ) " "Info: Total cell delay = 2.652 ns ( 46.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.111 ns ( 53.98 % ) " "Info: Total interconnect delay = 3.111 ns ( 53.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.763 ns" { SCLK~reg0 SCLK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.763 ns" { SCLK~reg0 SCLK } { 0.000ns 3.111ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SCLK~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SCLK~reg0 } { 0.000ns 0.000ns 0.113ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.763 ns" { SCLK~reg0 SCLK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.763 ns" { SCLK~reg0 SCLK } { 0.000ns 3.111ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "memory_reg\[3200\] RABBIT_SDATA RABBIT_SCLOCK -2.268 ns register " "Info: th for register \"memory_reg\[3200\]\" (data pin = \"RABBIT_SDATA\", clock pin = \"RABBIT_SCLOCK\") is -2.268 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RABBIT_SCLOCK destination 3.689 ns + Longest register " "Info: + Longest clock path from clock \"RABBIT_SCLOCK\" to destination register is 3.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns RABBIT_SCLOCK 1 CLK PIN_R20 3692 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3692; CLK Node = 'RABBIT_SCLOCK'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_SCLOCK } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.330 ns) + CELL(0.537 ns) 3.689 ns memory_reg\[3200\] 2 REG LCFF_X61_Y20_N17 2 " "Info: 2: + IC(2.330 ns) + CELL(0.537 ns) = 3.689 ns; Loc. = LCFF_X61_Y20_N17; Fanout = 2; REG Node = 'memory_reg\[3200\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { RABBIT_SCLOCK memory_reg[3200] } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 1298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 36.84 % ) " "Info: Total cell delay = 1.359 ns ( 36.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.330 ns ( 63.16 % ) " "Info: Total interconnect delay = 2.330 ns ( 63.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.689 ns" { RABBIT_SCLOCK memory_reg[3200] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.689 ns" { RABBIT_SCLOCK RABBIT_SCLOCK~combout memory_reg[3200] } { 0.000ns 0.000ns 2.330ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 1298 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.223 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns RABBIT_SDATA 1 PIN PIN_N24 3680 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 3680; PIN Node = 'RABBIT_SDATA'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { RABBIT_SDATA } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.882 ns) + CELL(0.415 ns) 6.139 ns memory_reg~445700 2 COMB LCCOMB_X61_Y20_N16 1 " "Info: 2: + IC(4.882 ns) + CELL(0.415 ns) = 6.139 ns; Loc. = LCCOMB_X61_Y20_N16; Fanout = 1; COMB Node = 'memory_reg~445700'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.297 ns" { RABBIT_SDATA memory_reg~445700 } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.223 ns memory_reg\[3200\] 3 REG LCFF_X61_Y20_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.223 ns; Loc. = LCFF_X61_Y20_N17; Fanout = 2; REG Node = 'memory_reg\[3200\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~445700 memory_reg[3200] } "NODE_NAME" } } { "RABBIT_DDS_FIFO_12ns.v" "" { Text "C:/altera/71/quartus/RABBIT_DDS_FIFO_12ns/RABBIT_DDS_FIFO_12ns.v" 1298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.341 ns ( 21.55 % ) " "Info: Total cell delay = 1.341 ns ( 21.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.882 ns ( 78.45 % ) " "Info: Total interconnect delay = 4.882 ns ( 78.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.223 ns" { RABBIT_SDATA memory_reg~445700 memory_reg[3200] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.223 ns" { RABBIT_SDATA RABBIT_SDATA~combout memory_reg~445700 memory_reg[3200] } { 0.000ns 0.000ns 4.882ns 0.000ns } { 0.000ns 0.842ns 0.415ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.689 ns" { RABBIT_SCLOCK memory_reg[3200] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.689 ns" { RABBIT_SCLOCK RABBIT_SCLOCK~combout memory_reg[3200] } { 0.000ns 0.000ns 2.330ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.223 ns" { RABBIT_SDATA memory_reg~445700 memory_reg[3200] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.223 ns" { RABBIT_SDATA RABBIT_SDATA~combout memory_reg~445700 memory_reg[3200] } { 0.000ns 0.000ns 4.882ns 0.000ns } { 0.000ns 0.842ns 0.415ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Allocated 188 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 10 17:26:50 2010 " "Info: Processing ended: Tue Aug 10 17:26:50 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Info: Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
