

================================================================
== Vivado HLS Report for 'ld_weights1'
================================================================
* Date:           Sun Oct 30 00:20:24 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  373|  373|  373|  373|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  372|  372|        62|          -|          -|     6|    no    |
        | + Loop 1.1      |   60|   60|        12|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1  |   10|   10|         2|          -|          -|     5|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    123|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     60|    -|
|Register         |        -|      -|      47|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      47|    183|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln182_1_fu_136_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln182_2_fu_157_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln182_3_fu_179_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln182_fu_114_p2    |     +    |      0|  0|  15|           6|           6|
    |i_fu_92_p2             |     +    |      0|  0|  12|           3|           1|
    |j_fu_126_p2            |     +    |      0|  0|  12|           3|           1|
    |k_fu_169_p2            |     +    |      0|  0|  12|           3|           1|
    |icmp_ln179_fu_86_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln180_fu_120_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln181_fu_163_p2   |   icmp   |      0|  0|   9|           3|           3|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 123|          48|          42|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  33|          6|    1|          6|
    |i_0_reg_53  |   9|          2|    3|          6|
    |j_0_reg_64  |   9|          2|    3|          6|
    |k_0_reg_75  |   9|          2|    3|          6|
    +------------+----+-----------+-----+-----------+
    |Total       |  60|         12|   10|         24|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |add_ln182_2_reg_210   |  9|   0|    9|          0|
    |add_ln182_reg_197     |  6|   0|    6|          0|
    |ap_CS_fsm             |  5|   0|    5|          0|
    |i_0_reg_53            |  3|   0|    3|          0|
    |i_reg_192             |  3|   0|    3|          0|
    |j_0_reg_64            |  3|   0|    3|          0|
    |j_reg_205             |  3|   0|    3|          0|
    |k_0_reg_75            |  3|   0|    3|          0|
    |k_reg_218             |  3|   0|    3|          0|
    |zext_ln182_6_reg_223  |  9|   0|   64|         55|
    +----------------------+---+----+-----+-----------+
    |Total                 | 47|   0|  102|         55|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   ld_weights1  | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   ld_weights1  | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   ld_weights1  | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   ld_weights1  | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   ld_weights1  | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   ld_weights1  | return value |
|weights1_address0        | out |    8|  ap_memory |    weights1    |     array    |
|weights1_ce0             | out |    1|  ap_memory |    weights1    |     array    |
|weights1_q0              |  in |   32|  ap_memory |    weights1    |     array    |
|weights1_buf_0_address0  | out |    8|  ap_memory | weights1_buf_0 |     array    |
|weights1_buf_0_ce0       | out |    1|  ap_memory | weights1_buf_0 |     array    |
|weights1_buf_0_we0       | out |    1|  ap_memory | weights1_buf_0 |     array    |
|weights1_buf_0_d0        | out |   32|  ap_memory | weights1_buf_0 |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

