Information: Corner Typical: no PVT mismatches. (PVT-032)
Warning: No valid clocks available in mode 'Normal'. Setting clock frequency to 1 GHz. (POW-034)
****************************************
Report : power
        -significant_digits 2
Design : dut_toplevel
Version: V-2023.12
Date   : Wed May 28 12:47:10 2025
****************************************
Information: Activity propagation will be performed for scenario Normal_Typical.
Information: Doing activity propagation for mode 'Normal' and corner 'Typical' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario Normal_Typical (POW-052)
Warning: No valid clocks available in mode 'Normal'. Setting clock frequency to 1 GHz. (POW-034)
Infomation: Fast mode activity propagation power.rtl_activity_annotation setup is ignored. Always use accurate mode.
Information: Running switching activity propagation with 12 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: The stitching and editing of coupling caps is turned OFF for design 'dut_toplevel.dlib:dut_toplevel/compile_flow.design'. (TIM-125)
Information: Design Average RC for design dut_toplevel  (NEX-011)
Information: r = 2.045109 ohm/um, via_r = 1.176629 ohm/cut, c = 0.133892 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.636572 ohm/um, via_r = 0.894180 ohm/cut, c = 0.130948 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'dut_toplevel'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1620, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1620, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
************************************************************
Mode: Normal
Corner: Typical
Scenario: Normal_Typical
Voltage: 0.80
Temperature: 25.00

Voltage Unit         : 1V
Capacitance Unit     : 1fF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW
Warning: No valid clocks available in mode 'Normal'. Setting clock frequency to 1 GHz. (POW-034)

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)
Warning: Power table extrapolation (extrapolation mode) for port D on cell dut_input_channel_control_2_INST/in_data_arb_r_reg[10] for parameter Tinp. Lowest table value = 0.003000, highest table value = 0.133000, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CK on cell dut_input_channel_control_2_INST/in_data_arb_r_reg[10] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.078049 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port D on cell dut_input_channel_control_2_INST/in_data_arb_r_reg[9] for parameter Tinp. Lowest table value = 0.003000, highest table value = 0.133000, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CK on cell dut_input_channel_control_2_INST/in_data_arb_r_reg[9] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.078049 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port D on cell dut_input_channel_control_2_INST/in_data_arb_r_reg[8] for parameter Tinp. Lowest table value = 0.003000, highest table value = 0.133000, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CK on cell dut_input_channel_control_2_INST/in_data_arb_r_reg[8] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.078049 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port D on cell dut_input_channel_control_2_INST/in_data_arb_r_reg[7] for parameter Tinp. Lowest table value = 0.003000, highest table value = 0.133000, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CK on cell dut_input_channel_control_2_INST/in_data_arb_r_reg[7] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.078049 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port D on cell dut_input_channel_control_2_INST/in_data_arb_r_reg[6] for parameter Tinp. Lowest table value = 0.003000, highest table value = 0.133000, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CK on cell dut_input_channel_control_1_INST/in_valid_arb_r_reg for parameter Tinp. Lowest table value = 0.003000, highest table value = 0.133000, value = 0.000362 (POW-046)

  Cell Internal Power    = 1.41e+07 pW ( 46.4%)
  Net Switching Power    = 1.63e+07 pW ( 53.6%)
Total Dynamic Power      = 3.04e+07 pW (100.0%)

Cell Leakage Power       = 3.35e+05 pW


  Attributes
  ----------
      u  -  User defined power group

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
register                  0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
sequential                1.12e+07               2.14e+06               1.75e+05               1.36e+07    ( 44.0%)         
combinational             2.90e+06               1.42e+07               1.60e+05               1.72e+07    ( 56.0%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     1.41e+07 pW            1.63e+07 pW            3.35e+05 pW            3.08e+07 pW
1
