<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: config_ss_tb</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_config_ss_tb'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_config_ss_tb')">config_ss_tb</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.89</td>
<td class="s9 cl rt"><a href="mod2061.html#Line" > 99.24</a></td>
<td class="s9 cl rt"><a href="mod2061.html#Cond" > 96.19</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2061.html#Branch" > 95.24</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_tb.sv')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_tb.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2061.html#inst_tag_253325"  onclick="showContent('inst_tag_253325')">config_ss_tb</a></td>
<td class="s9 cl rt"> 96.89</td>
<td class="s9 cl rt"><a href="mod2061.html#Line" > 99.24</a></td>
<td class="s9 cl rt"><a href="mod2061.html#Cond" > 96.19</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2061.html#Branch" > 95.24</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_config_ss_tb'>
<hr>
<a name="inst_tag_253325"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy25.html#tag_urg_inst_253325" >config_ss_tb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.89</td>
<td class="s9 cl rt"><a href="mod2061.html#Line" > 99.24</a></td>
<td class="s9 cl rt"><a href="mod2061.html#Cond" > 96.19</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2061.html#Branch" > 95.24</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.75</td>
<td class="s5 cl rt"> 58.16</td>
<td class="s5 cl rt"> 51.66</td>
<td class="s3 cl rt"> 34.81</td>
<td class="s1 cl rt"> 13.28</td>
<td class="s5 cl rt"> 52.20</td>
<td class="s7 cl rt"> 70.37</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<span class=inst>none</span>
<br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod733.html#inst_tag_71417" id="tag_urg_inst_71417">DUT</a></td>
<td class="s4 cl rt"> 42.74</td>
<td class="s5 cl rt"> 58.85</td>
<td class="s5 cl rt"> 53.41</td>
<td class="s3 cl rt"> 34.96</td>
<td class="s1 cl rt"> 13.33</td>
<td class="s5 cl rt"> 53.12</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1615.html#inst_tag_199824" id="tag_urg_inst_199824">axi_if</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod405.html#inst_tag_31989" id="tag_urg_inst_31989">brams</a></td>
<td class="s1 cl rt"> 16.30</td>
<td class="s2 cl rt"> 26.13</td>
<td class="s2 cl rt"> 21.16</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.93</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1257.html#inst_tag_145843" id="tag_urg_inst_145843">check</a></td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1971.html#inst_tag_243204" id="tag_urg_inst_243204">config_ss_env_intf</a></td>
<td class="s7 cl rt"> 78.58</td>
<td class="s9 cl rt"> 98.44</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 94.44</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod646.html#inst_tag_65954" id="tag_urg_inst_65954">ddr_axi0<img src="ex.gif" class="icon"></a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod670.html#inst_tag_67469" id="tag_urg_inst_67469">ddr_axi1<img src="ex.gif" class="icon"></a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod701.html#inst_tag_67926" id="tag_urg_inst_67926">ddr_axi2<img src="ex.gif" class="icon"></a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod539.html#inst_tag_38566" id="tag_urg_inst_38566">ddr_axi3<img src="ex.gif" class="icon"></a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod971.html#inst_tag_82558" id="tag_urg_inst_82558">ddr_axil_if<img src="ex.gif" class="icon"></a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod85.html#inst_tag_11995" id="tag_urg_inst_11995">ddr_model</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1497.html#inst_tag_177577" id="tag_urg_inst_177577">ethernet_phy_mon<img src="fx.gif" class="icon"></a></td>
<td class="s0 cl rt">  8.54</td>
<td class="s2 cl rt"> 20.89</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  5.13</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod254.html#inst_tag_26063" id="tag_urg_inst_26063">ethernet_phy_txrx<img src="fx.gif" class="icon"></a></td>
<td class="s1 cl rt"> 17.76</td>
<td class="s2 cl rt"> 26.67</td>
<td class="s1 cl rt"> 13.51</td>
<td class="s3 cl rt"> 34.21</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 14.39</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1615.html#inst_tag_199825" id="tag_urg_inst_199825">fpga_axi0_if</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1615.html#inst_tag_199826" id="tag_urg_inst_199826">fpga_axi1_if</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1675.html#inst_tag_203385" id="tag_urg_inst_203385">gpio_vif</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod562.html#inst_tag_38721" id="tag_urg_inst_38721">i2c_if</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1646.html#inst_tag_199931" id="tag_urg_inst_199931">mdio_pad</a></td>
<td class="s2 cl rt"> 24.44</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod574.html#inst_tag_45665" id="tag_urg_inst_45665">pcb_if</a></td>
<td class="s0 cl rt">  9.82</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod139_0.html#inst_tag_13124" id="tag_urg_inst_13124">phy_ethernet_if</a></td>
<td class="s7 cl rt"> 70.39</td>
<td class="s10 cl rt">100.00</td>
<td class="s4 cl rt"> 42.79</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 38.78</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2035.html#inst_tag_251498" id="tag_urg_inst_251498">pll_model</a></td>
<td class="s5 cl rt"> 58.36</td>
<td class="s9 cl rt"> 91.36</td>
<td class="s4 cl rt"> 47.62</td>
<td class="s1 cl rt"> 17.55</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.92</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1646.html#inst_tag_199925" id="tag_urg_inst_199925">spi_clk_pad</a></td>
<td class="s6 cl rt"> 64.44</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1646.html#inst_tag_199926" id="tag_urg_inst_199926">spi_csn_pad</a></td>
<td class="s5 cl rt"> 58.89</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1991.html#inst_tag_247933" id="tag_urg_inst_247933">spi_flash_model_inst</a></td>
<td class="s6 cl rt"> 64.53</td>
<td class="s7 cl rt"> 74.21</td>
<td class="s5 cl rt"> 57.59</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s6 cl rt"> 65.13</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1646.html#inst_tag_199929" id="tag_urg_inst_199929">spi_holdn_pad</a></td>
<td class="s5 cl rt"> 50.56</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1646.html#inst_tag_199928" id="tag_urg_inst_199928">spi_miso_pad</a></td>
<td class="s6 cl rt"> 61.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1646.html#inst_tag_199927" id="tag_urg_inst_199927">spi_mosi_pad</a></td>
<td class="s6 cl rt"> 64.44</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1646.html#inst_tag_199930" id="tag_urg_inst_199930">spi_wpn_pad</a></td>
<td class="s5 cl rt"> 50.56</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod121.html#inst_tag_12976" id="tag_urg_inst_12976">svt_ahb_vif_inst</a></td>
<td class="s6 cl rt"> 68.75</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1663.html#inst_tag_200345" id="tag_urg_inst_200345">svt_spi_vif_inst</a></td>
<td class="s7 cl rt"> 78.31</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 57.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.93</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod154.html#inst_tag_13255" id="tag_urg_inst_13255">uart0_if</a></td>
<td class="s7 cl rt"> 71.74</td>
<td class="s4 cl rt"> 43.48</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod154.html#inst_tag_13256" id="tag_urg_inst_13256">uart1_if</a></td>
<td class="s7 cl rt"> 71.74</td>
<td class="s4 cl rt"> 43.48</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_config_ss_tb'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2061.html" >config_ss_tb</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>264</td><td>262</td><td>99.24</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>87</td><td>46</td><td>46</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>136</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>137</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>138</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>139</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>140</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>141</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>143</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>144</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>145</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>146</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>147</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>149</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>150</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>151</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>152</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>154</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>155</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>157</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>159</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>160</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>161</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>162</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>163</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>164</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>165</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>166</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>167</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>168</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>169</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>170</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>171</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>172</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>173</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>174</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>175</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>176</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>177</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>178</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>179</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>220</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>247</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>327</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>328</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>332</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>333</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>337</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>338</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>351</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>369</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>370</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>381</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>399</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>417</td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>484</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>521</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>524</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>525</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>572</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>603</td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>660</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>962</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1042</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1045</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1052</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1058</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1063</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1614</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>1668</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>1719</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>1727</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
<span style="margin-left:8px;"></span>86                          initial begin
<span style="margin-left:8px;"></span>87         1/1              reference_clk         = 1'b0;
<span style="margin-left:8px;"></span>88         1/1              gmii_rx_clk           = 1'b0; 
<span style="margin-left:8px;"></span>89         1/1              gmii_tx_clk           = 1'b0; 
<span style="margin-left:8px;"></span>90         1/1              rgmii_rx_clk          = 1'b0; 
<span style="margin-left:8px;"></span>91         1/1              rgmii_tx_clk          = 1'b0; 
<span style="margin-left:8px;"></span>92         1/1              mii_100M_tx_clk       = 1'b0; 
<span style="margin-left:8px;"></span>93         1/1              mii_100M_rx_clk       = 1'b0; 
<span style="margin-left:8px;"></span>94         1/1              mii_10M_tx_clk        = 1'b0; 
<span style="margin-left:8px;"></span>95         1/1              mii_10M_rx_clk        = 1'b0; 
<span style="margin-left:8px;"></span>96         1/1              xgmii_tx_clk          = 1'b0; 
<span style="margin-left:8px;"></span>97         1/1              xgmii_rx_clk          = 1'b0;
<span style="margin-left:8px;"></span>98         1/1              ptp_system_clk        = 1'b0;
<span style="margin-left:8px;"></span>99         1/1              xlgmii_tx_clk         = 1'b0; 
<span style="margin-left:8px;"></span>100        1/1              xlgmii_rx_clk         = 1'b0;
<span style="margin-left:8px;"></span>101        1/1              xxgmii_tx_clk         = 1'b0;
<span style="margin-left:8px;"></span>102        1/1              xxgmii_rx_clk         = 1'b0;
<span style="margin-left:8px;"></span>103        1/1              tbi_tx_clk            = 1'b0; 
<span style="margin-left:8px;"></span>104        1/1              tbi_rx_clk            = 1'b0; 
<span style="margin-left:8px;"></span>105        1/1              rmii_tx_clk           = 1'b0;
<span style="margin-left:8px;"></span>106        1/1              rmii_rx_clk           = 1'b0;
<span style="margin-left:8px;"></span>107        1/1              gmii_rmii_tx_clk      = 1'b0; 
<span style="margin-left:8px;"></span>108        1/1              gmii_rmii_rx_clk      = 1'b0; 
<span style="margin-left:8px;"></span>109        1/1              xfbi_rx_clk           = 1'b0; 
<span style="margin-left:8px;"></span>110        1/1              xfbi_tx_clk           = 1'b0; 
<span style="margin-left:8px;"></span>111        1/1              xsbi_tx_clk           = 1'b0; 
<span style="margin-left:8px;"></span>112        1/1              xsbi_rx_clk           = 1'b0; 
<span style="margin-left:8px;"></span>113        1/1              gmii_mdc              = 1'b0; 
<span style="margin-left:8px;"></span>114        1/1              serial_tx_baser_clk   = 1'b0; 
<span style="margin-left:8px;"></span>115        1/1              serial_rx_baser_clk   = 1'b0;
<span style="margin-left:8px;"></span>116        1/1              serial_tx_basex_clk   = 1'b0; 
<span style="margin-left:8px;"></span>117        1/1              serial_rx_basex_clk   = 1'b0;
<span style="margin-left:8px;"></span>118        1/1              serial_tx_base4x_clk  = 1'b0; 
<span style="margin-left:8px;"></span>119        1/1              serial_rx_base4x_clk  = 1'b0; 
<span style="margin-left:8px;"></span>120        1/1              vsbi_rx_clk           = 1'b0; 
<span style="margin-left:8px;"></span>121        1/1              vsbi_tx_clk           = 1'b0; 
<span style="margin-left:8px;"></span>122        1/1              cgmii_tx_clk          = 1'b0; 
<span style="margin-left:8px;"></span>123        1/1              cgmii_rx_clk          = 1'b0; 
<span style="margin-left:8px;"></span>124        1/1              clk_66t_tx            = 1'b0;
<span style="margin-left:8px;"></span>125        1/1              clk_66t_rx            = 1'b0;
<span style="margin-left:8px;"></span>126        1/1              clk_40t_tx            = 1'b0;
<span style="margin-left:8px;"></span>127        1/1              clk_40t_rx            = 1'b0;
<span style="margin-left:8px;"></span>128        1/1              caui_64b_clk          = 1'b0;
<span style="margin-left:8px;"></span>129        1/1              mdio_clk              = 1'b0;
<span style="margin-left:8px;"></span>130        1/1              qsgmii_sync_status    = 1'b0;
<span style="margin-left:8px;"></span>131        1/1              qsgmii_sync_status_tx = 1'b0;
<span style="margin-left:8px;"></span>132        1/1              qsgmii_sync_status_rx = 1'b0;
<span style="margin-left:8px;"></span>133                       end 
<span style="margin-left:8px;"></span>134                         
<span style="margin-left:8px;"></span>135                       /** Clock Generation. */
<span style="margin-left:8px;"></span>136        2/2            always #`SVT_ETHERNET_XLGMII_CLOCK                      xlgmii_tx_clk        = ~xlgmii_tx_clk           ;
<span style="margin-left:8px;"></span>137        2/2            always #`SVT_ETHERNET_XLGMII_CLOCK                      xlgmii_rx_clk        = ~xlgmii_rx_clk           ;
<span style="margin-left:8px;"></span>138        2/2            always #`SVT_ETHERNET_XGMII_CLOCK                       xgmii_tx_clk         = ~xgmii_tx_clk            ; 
<span style="margin-left:8px;"></span>139        2/2            always #`SVT_ETHERNET_XGMII_CLOCK                       xgmii_rx_clk         = ~xgmii_rx_clk            ;
<span style="margin-left:8px;"></span>140        2/2            always #`SVT_ETHERNET_PTP_SYS_CLOCK 	                  ptp_system_clk       = ~ptp_system_clk          ; 
<span style="margin-left:8px;"></span>141        2/2            always #`SVT_ETHERNET_XXGMII_CLOCK                      xxgmii_tx_clk        = ~xxgmii_tx_clk           ;
<span style="margin-left:8px;"></span>142        2/2            always #`SVT_ETHERNET_XXGMII_CLOCK                      xxgmii_rx_clk        = ~xxgmii_rx_clk           ;
<span style="margin-left:8px;"></span>143        2/2            always #`SVT_ETHERNET_FBI_CLOCK                         xfbi_tx_clk          = ~xfbi_tx_clk             ;
<span style="margin-left:8px;"></span>144        2/2            always #`SVT_ETHERNET_FBI_CLOCK                         xfbi_rx_clk          = ~xfbi_rx_clk             ;
<span style="margin-left:8px;"></span>145        2/2            always #`SVT_ETHERNET_XSBI_CLOCK                        xsbi_tx_clk          = ~xsbi_tx_clk             ;
<span style="margin-left:8px;"></span>146        2/2            always #`SVT_ETHERNET_XSBI_CLOCK                        xsbi_rx_clk          = ~xsbi_rx_clk             ;
<span style="margin-left:8px;"></span>147        2/2            always #`SVT_ETHERNET_GMII_CLOCK                        gmii_tx_clk          = ~gmii_tx_clk             ;
<span style="margin-left:8px;"></span>148        2/2            always #`SVT_ETHERNET_GMII_CLOCK                        gmii_rx_clk          = ~gmii_rx_clk             ;
<span style="margin-left:8px;"></span>149        2/2            always #`SVT_ETHERNET_GMII_CLOCK                        rgmii_tx_clk         = ~rgmii_tx_clk            ;
<span style="margin-left:8px;"></span>150        2/2            always #`SVT_ETHERNET_GMII_CLOCK                        rgmii_rx_clk         = ~rgmii_rx_clk            ;
<span style="margin-left:8px;"></span>151        2/2            always #`SVT_ETHERNET_25MHZ_CLOCK                       mii_100M_tx_clk      = ~mii_100M_tx_clk         ;
<span style="margin-left:8px;"></span>152        2/2            always #`SVT_ETHERNET_25MHZ_CLOCK                       mii_100M_rx_clk      = ~mii_100M_rx_clk         ;
<span style="margin-left:8px;"></span>153        2/2            always #`SVT_ETHERNET_2PT5_MHZ_CLOCK                    mii_10M_tx_clk       = ~mii_10M_tx_clk          ;
<span style="margin-left:8px;"></span>154        2/2            always #`SVT_ETHERNET_2PT5_MHZ_CLOCK                    mii_10M_rx_clk       = ~mii_10M_rx_clk          ;
<span style="margin-left:8px;"></span>155        2/2            always #`SVT_ETHERNET_TBI_CLOCK                         tbi_tx_clk           = ~tbi_tx_clk              ;
<span style="margin-left:8px;"></span>156        2/2            always #`SVT_ETHERNET_TBI_CLOCK                         tbi_rx_clk           = ~tbi_rx_clk              ;
<span style="margin-left:8px;"></span>157        2/2            always #`SVT_ETHERNET_REFERENCE_CLOCK                   reference_clk        = ~reference_clk           ;
<span style="margin-left:8px;"></span>158        2/2            always #`SVT_ETHERNET_SERIAL_CAUI_25G_CLOCK             serial_caui_25g_clk_tx = ~serial_caui_25g_clk_tx;
<span style="margin-left:8px;"></span>159        2/2            always #`SVT_ETHERNET_SERIAL_CAUI_25G_CLOCK             serial_caui_25g_clk_rx = ~serial_caui_25g_clk_rx;
<span style="margin-left:8px;"></span>160        2/2            always #`SVT_ETHERNET_KR4_FEC_66_CLOCK                  clk_66t_tx             = ~clk_66t_tx            ;
<span style="margin-left:8px;"></span>161        2/2            always #`SVT_ETHERNET_KR4_FEC_66_CLOCK                  clk_66t_rx             = ~clk_66t_rx            ;
<span style="margin-left:8px;"></span>162        2/2            always #`SVT_ETHERNET_KR4_FEC_40_CLOCK                  clk_40t_tx             = ~clk_40t_tx            ;
<span style="margin-left:8px;"></span>163        2/2            always #`SVT_ETHERNET_KR4_FEC_40_CLOCK                  clk_40t_rx             = ~clk_40t_rx            ;
<span style="margin-left:8px;"></span>164        2/2            always #`SVT_ETHERNET_SERIAL_BASER_CLOCK                serial_tx_baser_clk    = ~serial_tx_baser_clk   ;
<span style="margin-left:8px;"></span>165        2/2            always #`SVT_ETHERNET_SERIAL_BASER_CLOCK                serial_rx_baser_clk    = ~serial_rx_baser_clk   ; 
<span style="margin-left:8px;"></span>166        2/2            always #`SVT_ETHERNET_SERIAL_BASE4X_CLOCK               serial_tx_base4x_clk   = ~serial_tx_base4x_clk  ;
<span style="margin-left:8px;"></span>167        2/2            always #`SVT_ETHERNET_SERIAL_BASE4X_CLOCK               serial_rx_base4x_clk   = ~serial_rx_base4x_clk  ; 
<span style="margin-left:8px;"></span>168        2/2            always #`SVT_ETHERNET_SERIAL_BASEX_CLOCK                serial_tx_basex_clk    = ~serial_tx_basex_clk   ;
<span style="margin-left:8px;"></span>169        2/2            always #`SVT_ETHERNET_SERIAL_BASEX_CLOCK                serial_rx_basex_clk    = ~serial_rx_basex_clk   ; 
<span style="margin-left:8px;"></span>170        2/2            always #`SVT_ETHERNET_RMII_CLOCK                        rmii_tx_clk            = ~rmii_tx_clk           ;
<span style="margin-left:8px;"></span>171        2/2            always #`SVT_ETHERNET_RMII_CLOCK                        rmii_rx_clk            = ~rmii_rx_clk           ;
<span style="margin-left:8px;"></span>172        2/2            always #`SVT_ETHERNET_GMII_RMII_CLOCK                   gmii_rmii_rx_clk       = ~gmii_rmii_rx_clk      ;
<span style="margin-left:8px;"></span>173        2/2            always #`SVT_ETHERNET_GMII_RMII_CLOCK                   gmii_rmii_tx_clk       = ~gmii_rmii_tx_clk      ;
<span style="margin-left:8px;"></span>174        2/2            always #`SVT_ETHERNET_VSBI_CLOCK                        vsbi_tx_clk            = ~vsbi_tx_clk           ;
<span style="margin-left:8px;"></span>175        2/2            always #`SVT_ETHERNET_VSBI_CLOCK                        vsbi_rx_clk            = ~vsbi_rx_clk           ;
<span style="margin-left:8px;"></span>176        2/2            always #`SVT_ETHERNET_CGMII_CLOCK                       cgmii_tx_clk           = ~cgmii_tx_clk          ;
<span style="margin-left:8px;"></span>177        2/2            always #`SVT_ETHERNET_CGMII_CLOCK                       cgmii_rx_clk           = ~cgmii_rx_clk          ;
<span style="margin-left:8px;"></span>178        2/2            always #`SVT_ETHERNET_MDIO_CLOCK                        mdio_clk               = ~mdio_clk              ;
<span style="margin-left:8px;"></span>179        2/2            always #`SVT_ETHERNET_CAUI_64B_PARALLEL_CLOCK           caui_64b_clk           = !(caui_64b_clk)        ;
<span style="margin-left:8px;"></span>180                          /** PHY Interface  Clocks */
<span style="margin-left:8px;"></span>181                       assign  phy_ethernet_if.cgmii_tx_clk           =  cgmii_tx_clk          ;
<span style="margin-left:8px;"></span>182                       assign  phy_ethernet_if.xgmii_tx_clk           =  xgmii_tx_clk          ; 
<span style="margin-left:8px;"></span>183                       assign  phy_ethernet_if.vsbi_rx_clk            =  vsbi_rx_clk           ;
<span style="margin-left:8px;"></span>184                       assign  phy_ethernet_if.rmii_tx_clk            =  rmii_tx_clk           ;
<span style="margin-left:8px;"></span>185                       assign  phy_ethernet_if.xlgmii_tx_clk          =  xlgmii_tx_clk         ;
<span style="margin-left:8px;"></span>186                       assign  phy_ethernet_if.serial_rx_basex_clk    =  serial_rx_basex_clk   ; 
<span style="margin-left:8px;"></span>187                       assign  phy_ethernet_if.gmii_tx_clk            =  gmii_tx_clk           ;
<span style="margin-left:8px;"></span>188                       assign  phy_ethernet_if.reference_clk          =  reference_clk         ;
<span style="margin-left:8px;"></span>189                       assign  phy_ethernet_if.serial_caui_25g_clk_tx =  serial_caui_25g_clk_tx;
<span style="margin-left:8px;"></span>190                       assign  phy_ethernet_if.serial_caui_25g_clk_rx =  serial_caui_25g_clk_rx;
<span style="margin-left:8px;"></span>191                       assign  phy_ethernet_if.xgmii_rx_clk           =  xgmii_rx_clk          ;
<span style="margin-left:8px;"></span>192                       assign  phy_ethernet_if.cgmii_rx_clk           =  cgmii_rx_clk          ;
<span style="margin-left:8px;"></span>193                       assign  phy_ethernet_if.vsbi_tx_clk            =  vsbi_tx_clk           ;
<span style="margin-left:8px;"></span>194                       assign  phy_ethernet_if.xsbi_rx_clk            =  xsbi_rx_clk           ;
<span style="margin-left:8px;"></span>195                       assign  phy_ethernet_if.xsbi_tx_clk            =  xsbi_tx_clk           ;
<span style="margin-left:8px;"></span>196                       assign  phy_ethernet_if.serial_tx_basex_clk    =  serial_tx_basex_clk   ;
<span style="margin-left:8px;"></span>197                       assign  phy_ethernet_if.xlgmii_rx_clk          =  xlgmii_rx_clk         ;
<span style="margin-left:8px;"></span>198                       assign  phy_ethernet_if.gmii_rx_clk            =  gmii_rx_clk           ;
<span style="margin-left:8px;"></span>199                       //assign  phy_ethernet_if.rgmii_tx_clk          =  rgmii_tx_clk         ;
<span style="margin-left:8px;"></span>200                       //assign  phy_ethernet_if.rgmii_rx_clk          =  rgmii_rx_clk         ;                                                                                             
<span style="margin-left:8px;"></span>201                       assign  phy_ethernet_if.mii_100M_tx_clk        =  mii_100M_tx_clk       ;
<span style="margin-left:8px;"></span>202                       assign  phy_ethernet_if.mii_100M_rx_clk        =  mii_100M_rx_clk       ;
<span style="margin-left:8px;"></span>203                       assign  phy_ethernet_if.mii_10M_tx_clk         =  mii_10M_tx_clk        ;
<span style="margin-left:8px;"></span>204                       assign  phy_ethernet_if.mii_10M_rx_clk         =  mii_10M_rx_clk        ;
<span style="margin-left:8px;"></span>205                       assign  phy_ethernet_if.serial_rx_baser_clk    =  serial_rx_baser_clk   ; 
<span style="margin-left:8px;"></span>206                       assign  phy_ethernet_if.gmii_rmii_tx_clk       =  gmii_rmii_tx_clk      ;
<span style="margin-left:8px;"></span>207                       assign  phy_ethernet_if.serial_tx_base4x_clk   =  serial_tx_base4x_clk  ;
<span style="margin-left:8px;"></span>208                     //  assign  phy_ethernet_if.mdio_clk               =  mdio_clk              ;
<span style="margin-left:8px;"></span>209                       assign  phy_ethernet_if.rmii_rx_clk            =  rmii_rx_clk           ;
<span style="margin-left:8px;"></span>210                       assign  phy_ethernet_if.serial_rx_base4x_clk   =  serial_rx_base4x_clk  ; 
<span style="margin-left:8px;"></span>211                       assign  phy_ethernet_if.serial_tx_baser_clk    =  serial_tx_baser_clk   ;
<span style="margin-left:8px;"></span>212                       assign  phy_ethernet_if.xfbi_tx_clk            =  xfbi_tx_clk           ;
<span style="margin-left:8px;"></span>213                       assign  phy_ethernet_if.gmii_rmii_rx_clk       =  gmii_rmii_rx_clk      ;
<span style="margin-left:8px;"></span>214                       assign  phy_ethernet_if.xfbi_rx_clk            =  xfbi_rx_clk           ;
<span style="margin-left:8px;"></span>215                     /////////////////////////////////////////////////////////////////////
<span style="margin-left:8px;"></span>216                     //assign phy_ethernet_if.reference_clk = gbe_ref_clk;
<span style="margin-left:8px;"></span>217                     svt_ethernet_txrx_if phy_ethernet_if(reference_clk);
<span style="margin-left:8px;"></span>218                     initial 
<span style="margin-left:8px;"></span>219                     begin
<span style="margin-left:8px;"></span>220        1/1            phy_ethernet_if.reset = 0;
<span style="margin-left:8px;"></span>221        3/3            repeat(1000) @(posedge phy_ethernet_if.gmii_rx_clk);
                        REPEAT_FALSE
<span style="margin-left:8px;"></span>222        1/1            phy_ethernet_if.reset = 1;
<span style="margin-left:8px;"></span>223        3/3            repeat( 1) @(posedge phy_ethernet_if.gmii_rx_clk);
                        REPEAT_FALSE
<span style="margin-left:8px;"></span>224        1/1            phy_ethernet_if.reset = 0;
<span style="margin-left:8px;"></span>225                     end
<span style="margin-left:8px;"></span>226                     
<span style="margin-left:8px;"></span>227                     /** The 2 instances below are necessary to be instantiated in the user's top level testbench */
<span style="margin-left:8px;"></span>228                     
<span style="margin-left:8px;"></span>229                     /** Instatiate SV Wrapper for Ethernet PHY Txrx Model and pass the VIP ethernet interface in the argument list */
<span style="margin-left:8px;"></span>230                     svt_ethernet_xxm_bfm_driver ethernet_phy_txrx(phy_ethernet_if);
<span style="margin-left:8px;"></span>231                       
<span style="margin-left:8px;"></span>232                     /** Instatiate SV Wrapper for Ethernet PHY Monitor Model and pass the VIP ethernet interface in the argument list */
<span style="margin-left:8px;"></span>233                     svt_ethernet_xxm_mon_chk_driver ethernet_phy_mon(phy_ethernet_if);
<span style="margin-left:8px;"></span>234                     `endif
<span style="margin-left:8px;"></span>235                     
<span style="margin-left:8px;"></span>236                     `ifdef BCPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>237                     svt_ahb_if svt_ahb_vif_inst();
<span style="margin-left:8px;"></span>238                     
<span style="margin-left:8px;"></span>239                       assign svt_ahb_vif_inst.hclk = config_ss_tb.DUT.config_ss.clk_bcpu;
<span style="margin-left:8px;"></span>240                       assign svt_ahb_vif_inst.hresetn = config_ss_tb.DUT.config_ss.rst_n_bcpu_bus;
<span style="margin-left:8px;"></span>241                       assign svt_ahb_vif_inst.master_if[0].hclk = config_ss_tb.DUT.config_ss.clk_bcpu;
<span style="margin-left:8px;"></span>242                       assign svt_ahb_vif_inst.master_if[0].hresetn = config_ss_tb.DUT.config_ss.rst_n_bcpu_bus;
<span style="margin-left:8px;"></span>243                       assign svt_ahb_vif_inst.master_if[0].hrdata = config_ss_tb.DUT.config_ss.bcpu_m0_hrdata;
<span style="margin-left:8px;"></span>244                       assign svt_ahb_vif_inst.master_if[0].hready = config_ss_tb.DUT.config_ss.bcpu_m0_hready;
<span style="margin-left:8px;"></span>245                       assign svt_ahb_vif_inst.master_if[0].hresp = config_ss_tb.DUT.config_ss.bcpu_m0_hresp;
<span style="margin-left:8px;"></span>246                       initial begin
<span style="margin-left:8px;"></span>247        1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_haddr  = svt_ahb_vif_inst.master_if[0].haddr;
<span style="margin-left:8px;"></span>248        1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hburst = svt_ahb_vif_inst.master_if[0].hburst;
<span style="margin-left:8px;"></span>249        1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hprot  = svt_ahb_vif_inst.master_if[0].hprot;
<span style="margin-left:8px;"></span>250        1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hsize  = svt_ahb_vif_inst.master_if[0].hsize;
<span style="margin-left:8px;"></span>251        1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_htrans = svt_ahb_vif_inst.master_if[0].htrans;
<span style="margin-left:8px;"></span>252        1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hwdata = svt_ahb_vif_inst.master_if[0].hwdata;
<span style="margin-left:8px;"></span>253        1/1              force config_ss_tb.DUT.config_ss.bcpu_m0_hwrite = svt_ahb_vif_inst.master_if[0].hwrite;
<span style="margin-left:8px;"></span>254                       end
<span style="margin-left:8px;"></span>255                     
<span style="margin-left:8px;"></span>256                     `endif
<span style="margin-left:8px;"></span>257                     
<span style="margin-left:8px;"></span>258                     //   bit comp_clk;
<span style="margin-left:8px;"></span>259                     
<span style="margin-left:8px;"></span>260                     // initial
<span style="margin-left:8px;"></span>261                     // begin
<span style="margin-left:8px;"></span>262                     //   comp_clk &lt;= 1'b0;
<span style="margin-left:8px;"></span>263                     //   @(posedge config_ss_tb.DUT.memory_ss.ddr_sys_clk);
<span style="margin-left:8px;"></span>264                     //   comp_clk &lt;= 1'b1;
<span style="margin-left:8px;"></span>265                     //   forever begin
<span style="margin-left:8px;"></span>266                     //       #2500ps  comp_clk = ~comp_clk;
<span style="margin-left:8px;"></span>267                     //   end
<span style="margin-left:8px;"></span>268                     // end
<span style="margin-left:8px;"></span>269                     
<span style="margin-left:8px;"></span>270                       `ifdef DDR3
<span style="margin-left:8px;"></span>271                       bit ddr_clk,phy_clk;
<span style="margin-left:8px;"></span>272                     initial begin
<span style="margin-left:8px;"></span>273                       force config_ss_tb.DUT.memory_ss.ddr_sys_clk = ddr_clk;
<span style="margin-left:8px;"></span>274                       force config_ss_tb.DUT.memory_ss.ddr_phy_clk = phy_clk;
<span style="margin-left:8px;"></span>275                     end
<span style="margin-left:8px;"></span>276                     
<span style="margin-left:8px;"></span>277                     initial begin
<span style="margin-left:8px;"></span>278                       ddr_clk &lt;= 1'b0;
<span style="margin-left:8px;"></span>279                       @(posedge config_ss_tb.DUT.config_ss.clk_ddr_ctl);
<span style="margin-left:8px;"></span>280                       ddr_clk &lt;= 1'b1;
<span style="margin-left:8px;"></span>281                       forever begin
<span style="margin-left:8px;"></span>282                         #938ps  ddr_clk = ~ddr_clk;
<span style="margin-left:8px;"></span>283                       end
<span style="margin-left:8px;"></span>284                     end
<span style="margin-left:8px;"></span>285                     
<span style="margin-left:8px;"></span>286                     initial begin
<span style="margin-left:8px;"></span>287                       phy_clk &lt;= 1'b0;
<span style="margin-left:8px;"></span>288                       @(posedge ddr_clk);
<span style="margin-left:8px;"></span>289                       #1ps;
<span style="margin-left:8px;"></span>290                       phy_clk &lt;= 1'b1;
<span style="margin-left:8px;"></span>291                       forever begin
<span style="margin-left:8px;"></span>292                         #469ps  phy_clk = ~phy_clk;
<span style="margin-left:8px;"></span>293                       end
<span style="margin-left:8px;"></span>294                     end
<span style="margin-left:8px;"></span>295                     `endif
<span style="margin-left:8px;"></span>296                     
<span style="margin-left:8px;"></span>297                     `ifdef BYPASS_PLL
<span style="margin-left:8px;"></span>298                     reg aresetn;
<span style="margin-left:8px;"></span>299                     bit CLOCK;
<span style="margin-left:8px;"></span>300                     
<span style="margin-left:8px;"></span>301                     bit clk_0;
<span style="margin-left:8px;"></span>302                     bit clk_1;
<span style="margin-left:8px;"></span>303                     //bit clk_133;
<span style="margin-left:8px;"></span>304                     
<span style="margin-left:8px;"></span>305                     	initial
<span style="margin-left:8px;"></span>306                     		begin
<span style="margin-left:8px;"></span>307                     			CLOCK   &lt;= 1'b0;
<span style="margin-left:8px;"></span>308                     			aresetn &lt;=  1'b0;
<span style="margin-left:8px;"></span>309                     			repeat(5) @(posedge CLOCK);
<span style="margin-left:8px;"></span>310                     			aresetn &lt;= 1'b1;
<span style="margin-left:8px;"></span>311                     		end
<span style="margin-left:8px;"></span>312                     
<span style="margin-left:8px;"></span>313                     	always #12.5 CLOCK = ~CLOCK;
<span style="margin-left:8px;"></span>314                     
<span style="margin-left:8px;"></span>315                     initial
<span style="margin-left:8px;"></span>316                     begin
<span style="margin-left:8px;"></span>317                       clk_0 &lt;= 1'b0;
<span style="margin-left:8px;"></span>318                       clk_1 &lt;= 1'b0;
<span style="margin-left:8px;"></span>319                     end
<span style="margin-left:8px;"></span>320                     always #0.935  clk_0 = ~clk_0;   //533MHz
<span style="margin-left:8px;"></span>321                     always #0.312  clk_1 = ~clk_1;   //1.6GHz
<span style="margin-left:8px;"></span>322                     `endif
<span style="margin-left:8px;"></span>323                     
<span style="margin-left:8px;"></span>324                     //GbE rgmii phy clocks
<span style="margin-left:8px;"></span>325                     bit clk_125mhz;
<span style="margin-left:8px;"></span>326                     initial
<span style="margin-left:8px;"></span>327        1/1          clk_125mhz &lt;= 1'b0;
<span style="margin-left:8px;"></span>328        2/2          always #4ns   clk_125mhz = ~clk_125mhz;
<span style="margin-left:8px;"></span>329                     
<span style="margin-left:8px;"></span>330                     bit clk_25mhz;
<span style="margin-left:8px;"></span>331                     initial
<span style="margin-left:8px;"></span>332        1/1          clk_25mhz &lt;= 1'b0;
<span style="margin-left:8px;"></span>333        2/2          always #20ns   clk_25mhz = ~clk_25mhz;
<span style="margin-left:8px;"></span>334                     
<span style="margin-left:8px;"></span>335                     bit clk_2_5mhz;
<span style="margin-left:8px;"></span>336                     initial
<span style="margin-left:8px;"></span>337        1/1          clk_2_5mhz &lt;= 1'b0;
<span style="margin-left:8px;"></span>338        2/2          always #200ns   clk_2_5mhz = ~clk_2_5mhz;
<span style="margin-left:8px;"></span>339                     
<span style="margin-left:8px;"></span>340                     `ifdef GBE_VIP_INCLUDE
<span style="margin-left:8px;"></span>341                     assign  phy_ethernet_if.rgmii_tx_clk          = (DUT.config_ss.gbe_u.gem_top_u.speed_mode == 2 ) ? clk_125mhz : 
<span style="margin-left:8px;"></span>342                                                                     (DUT.config_ss.gbe_u.gem_top_u.speed_mode == 1 ) ? clk_25mhz  :
<span style="margin-left:8px;"></span>343                                                                                                                        clk_2_5mhz ;
<span style="margin-left:8px;"></span>344                     assign  phy_ethernet_if.rgmii_rx_clk          = (DUT.config_ss.gbe_u.gem_top_u.speed_mode == 2 ) ? clk_125mhz : 
<span style="margin-left:8px;"></span>345                                                                     (DUT.config_ss.gbe_u.gem_top_u.speed_mode == 1 ) ? clk_25mhz  :
<span style="margin-left:8px;"></span>346                                                                                                                        clk_2_5mhz ;    
<span style="margin-left:8px;"></span>347                     `endif  
<span style="margin-left:8px;"></span>348                     
<span style="margin-left:8px;"></span>349                     initial
<span style="margin-left:8px;"></span>350                     begin
<span style="margin-left:8px;"></span>351        2/2            #5us;
<span style="margin-left:8px;"></span>352        1/1            $display(&quot;|-|DUT.config_ss.gbe_u.gem_top_u.speed_mode | %0d&quot;, DUT.config_ss.gbe_u.gem_top_u.speed_mode);
<span style="margin-left:8px;"></span>353                     end
<span style="margin-left:8px;"></span>354                     
<span style="margin-left:8px;"></span>355                     `ifdef UART_VIP_INCLUDE 
<span style="margin-left:8px;"></span>356                     // UART Interface 
<span style="margin-left:8px;"></span>357                     svt_uart_if uart0_if(DUT.config_ss.clk_uart);
<span style="margin-left:8px;"></span>358                     svt_uart_if uart1_if(DUT.config_ss.clk_uart);
<span style="margin-left:8px;"></span>359                     // UART VIP WRAPPERS
<span style="margin-left:8px;"></span>360                     
<span style="margin-left:8px;"></span>361                     svt_uart_bfm_wrapper  #(.UV_DEVICE_TYPE(`UV_DCE)) Bfm0 (uart0_if);
<span style="margin-left:8px;"></span>362                     svt_uart_bfm_wrapper  #(.UV_DEVICE_TYPE(`UV_DCE)) Bfm1 (uart1_if);
<span style="margin-left:8px;"></span>363                     
<span style="margin-left:8px;"></span>364                     assign uart0_if.rst = ~config_ss_tb.DUT.config_ss.uart0.presetn;
<span style="margin-left:8px;"></span>365                     assign uart1_if.rst = ~config_ss_tb.DUT.config_ss.uart1.presetn;
<span style="margin-left:8px;"></span>366                     `endif
<span style="margin-left:8px;"></span>367                     
<span style="margin-left:8px;"></span>368                     bit clk_1066;
<span style="margin-left:8px;"></span>369        1/1          initial clk_1066 &lt;= 1'b0;
<span style="margin-left:8px;"></span>370        2/2          always #469ps clk_1066 = ~clk_1066;
<span style="margin-left:8px;"></span>371                     
<span style="margin-left:8px;"></span>372                     `ifdef ACPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>373                     v_ip_axi_if #(.AXI_DATA_WIDTH(64)) axi_if(
<span style="margin-left:8px;"></span>374                       .aclk     (DUT.config_ss_clk_acpu_sig),//(clk_0), //(config_ss_env_intf.rs_pll_intf.clk_fout[3]),
<span style="margin-left:8px;"></span>375                       .aresetn  (DUT.config_ss_rst_n_acpu_sig)
<span style="margin-left:8px;"></span>376                     );
<span style="margin-left:8px;"></span>377                     
<span style="margin-left:8px;"></span>378                     
<span style="margin-left:8px;"></span>379                     
<span style="margin-left:8px;"></span>380                     initial begin
<span style="margin-left:8px;"></span>381        1/1            force DUT.acpu_awid_sig    = axi_if.awid;
<span style="margin-left:8px;"></span>382        1/1            force DUT.acpu_awaddr_sig  = axi_if.awaddr;
<span style="margin-left:8px;"></span>383        1/1            force DUT.acpu_awlen_sig   = axi_if.awlen;
<span style="margin-left:8px;"></span>384        1/1            force DUT.acpu_awsize_sig  = axi_if.awsize;
<span style="margin-left:8px;"></span>385        1/1            force DUT.acpu_awburst_sig = axi_if.awburst;
<span style="margin-left:8px;"></span>386        1/1            force DUT.acpu_awlock_sig  = axi_if.awlock;
<span style="margin-left:8px;"></span>387        1/1            force DUT.acpu_awcache_sig = axi_if.awcache;
<span style="margin-left:8px;"></span>388        1/1            force DUT.acpu_awprot_sig  = axi_if.awprot;
<span style="margin-left:8px;"></span>389                     //force DUT.acpu_m0_awqos   = axi_if.awqos;
<span style="margin-left:8px;"></span>390                     //force DUT.acpu_m0_awregion= axi_if.awregion;
<span style="margin-left:8px;"></span>391                     //force DUT.acpu_m0_awuser  = axi_if.awuser;
<span style="margin-left:8px;"></span>392        1/1          		force DUT.acpu_awvalid_sig = axi_if.awvalid;
<span style="margin-left:8px;"></span>393                     end
<span style="margin-left:8px;"></span>394                     
<span style="margin-left:8px;"></span>395                     assign axi_if.awready = DUT.flexnoc_acpu_axi_m0_aw_ready_sig;
<span style="margin-left:8px;"></span>396                     
<span style="margin-left:8px;"></span>397                     initial begin
<span style="margin-left:8px;"></span>398                     //force DUT.acpu_m0_wid     = axi_if.wid;
<span style="margin-left:8px;"></span>399        1/1          		force DUT.acpu_wdata_sig   = axi_if.wdata;
<span style="margin-left:8px;"></span>400                     //  force DUT.acpu_wstrb_sig   = 'hffff_ffff;
<span style="margin-left:8px;"></span>401        1/1          		force DUT.acpu_wstrb_sig   = axi_if.wstrb[7:0];
<span style="margin-left:8px;"></span>402                     
<span style="margin-left:8px;"></span>403                     //force DUT.acpu_m0_wstrb   = axi_if.wstrb;
<span style="margin-left:8px;"></span>404        1/1          		force DUT.acpu_wlast_sig   = axi_if.wlast;
<span style="margin-left:8px;"></span>405                     //force DUT.acpu_wuser_sig   = axi_if.wuser;
<span style="margin-left:8px;"></span>406        1/1          		force DUT.acpu_wvalid_sig  = axi_if.wvalid;
<span style="margin-left:8px;"></span>407                     	end
<span style="margin-left:8px;"></span>408                     
<span style="margin-left:8px;"></span>409                     	assign axi_if.wready = DUT.flexnoc_acpu_axi_m0_w_ready_sig;
<span style="margin-left:8px;"></span>410                     
<span style="margin-left:8px;"></span>411                     	assign axi_if.bid   = DUT.flexnoc_acpu_axi_m0_b_id_sig;
<span style="margin-left:8px;"></span>412                     	assign axi_if.bresp = DUT.flexnoc_acpu_axi_m0_b_resp_sig;
<span style="margin-left:8px;"></span>413                     //assign axi_if.buser   = 64'b0;
<span style="margin-left:8px;"></span>414                     	assign axi_if.bvalid = DUT.flexnoc_acpu_axi_m0_b_valid_sig;
<span style="margin-left:8px;"></span>415                     
<span style="margin-left:8px;"></span>416                     	initial begin
<span style="margin-left:8px;"></span>417        1/1          		force DUT.acpu_bready_sig  = axi_if.bready;
<span style="margin-left:8px;"></span>418        1/1          		force DUT.acpu_arid_sig    = axi_if.arid;
<span style="margin-left:8px;"></span>419        1/1          		force DUT.acpu_araddr_sig  = axi_if.araddr;
<span style="margin-left:8px;"></span>420        1/1          		force DUT.acpu_arlen_sig   = axi_if.arlen;
<span style="margin-left:8px;"></span>421        1/1          		force DUT.acpu_arsize_sig  = axi_if.arsize;
<span style="margin-left:8px;"></span>422        1/1          		force DUT.acpu_arburst_sig = axi_if.arburst;
<span style="margin-left:8px;"></span>423        1/1          		force DUT.acpu_arlock_sig  = axi_if.arlock;
<span style="margin-left:8px;"></span>424        1/1          		force DUT.acpu_arcache_sig = axi_if.arcache;
<span style="margin-left:8px;"></span>425        1/1          		force DUT.acpu_arprot_sig  = axi_if.arprot;
<span style="margin-left:8px;"></span>426                     		// assign DUT.acpu_m0_arqos   = axi_if.arqos;
<span style="margin-left:8px;"></span>427                     		// assign DUT.acpu_m0_arregion= axi_if.arregion;
<span style="margin-left:8px;"></span>428                     		//assign DUT.acpu_m0_aruser  = axi_if.aruser;
<span style="margin-left:8px;"></span>429        1/1          		force DUT.acpu_arvalid_sig = axi_if.arvalid;
<span style="margin-left:8px;"></span>430        1/1          		force DUT.acpu_rready_sig  = axi_if.rready;
<span style="margin-left:8px;"></span>431                     	end
<span style="margin-left:8px;"></span>432                     
<span style="margin-left:8px;"></span>433                     	assign axi_if.arready = DUT.flexnoc_acpu_axi_m0_ar_ready_sig;
<span style="margin-left:8px;"></span>434                     
<span style="margin-left:8px;"></span>435                     	assign axi_if.rid    = DUT.flexnoc_acpu_axi_m0_r_id_sig;
<span style="margin-left:8px;"></span>436                     	assign axi_if.rdata  = DUT.flexnoc_acpu_axi_m0_r_data_sig;
<span style="margin-left:8px;"></span>437                     	assign axi_if.rresp  = DUT.flexnoc_acpu_axi_m0_r_resp_sig;
<span style="margin-left:8px;"></span>438                     	assign axi_if.rlast  = DUT.flexnoc_acpu_axi_m0_r_last_sig;
<span style="margin-left:8px;"></span>439                     	assign axi_if.ruser  = 0;
<span style="margin-left:8px;"></span>440                     	assign axi_if.rvalid = DUT.flexnoc_acpu_axi_m0_r_valid_sig;
<span style="margin-left:8px;"></span>441                     
<span style="margin-left:8px;"></span>442                     `endif
<span style="margin-left:8px;"></span>443                     
<span style="margin-left:8px;"></span>444                     /** SPI data and control signals signals  */
<span style="margin-left:8px;"></span>445                       wire spi_clk_in;
<span style="margin-left:8px;"></span>446                       wire spi_cs_n_in;
<span style="margin-left:8px;"></span>447                       wire spi_mosi_in;
<span style="margin-left:8px;"></span>448                       wire spi_miso_in;
<span style="margin-left:8px;"></span>449                       wire spi_hold_n_in;
<span style="margin-left:8px;"></span>450                       wire spi_wp_n_in;
<span style="margin-left:8px;"></span>451                     
<span style="margin-left:8px;"></span>452                       wire spi_clk_out;
<span style="margin-left:8px;"></span>453                       wire spi_cs_n_out;
<span style="margin-left:8px;"></span>454                     
<span style="margin-left:8px;"></span>455                       wire spi_clk_oe;
<span style="margin-left:8px;"></span>456                       wire spi_cs_n_oe;
<span style="margin-left:8px;"></span>457                       wire spi_mosi_oe;
<span style="margin-left:8px;"></span>458                       wire spi_miso_oe;
<span style="margin-left:8px;"></span>459                       wire spi_hold_n_oe;
<span style="margin-left:8px;"></span>460                       wire spi_wp_n_oe;
<span style="margin-left:8px;"></span>461                     
<span style="margin-left:8px;"></span>462                       wire  spi_clk;
<span style="margin-left:8px;"></span>463                       wire  spi_cs_n;
<span style="margin-left:8px;"></span>464                       wire  spi_mosi;
<span style="margin-left:8px;"></span>465                       wire  spi_miso;
<span style="margin-left:8px;"></span>466                       wire  spi_wp_n;
<span style="margin-left:8px;"></span>467                       wire  spi_hold_n;
<span style="margin-left:8px;"></span>468                     
<span style="margin-left:8px;"></span>469                     `ifdef SPI_VIP_INCLUDE
<span style="margin-left:8px;"></span>470                       assign spi_cs_n_out   = DUT.config_ss.spi_cs_n_out;
<span style="margin-left:8px;"></span>471                       assign spi_mosi_out   = DUT.config_ss.spi_mosi_out;
<span style="margin-left:8px;"></span>472                       assign spi_miso_out   = DUT.config_ss.spi_miso_out;
<span style="margin-left:8px;"></span>473                       assign spi_hold_n_out = DUT.config_ss.spi_hold_n_out;
<span style="margin-left:8px;"></span>474                       assign spi_wp_n_out   = DUT.config_ss.spi_wp_n_out;
<span style="margin-left:8px;"></span>475                       
<span style="margin-left:8px;"></span>476                       assign spi_cs_n_oe    = DUT.config_ss.spi_cs_n_oe;
<span style="margin-left:8px;"></span>477                       assign spi_mosi_oe    = DUT.config_ss.spi_mosi_oe;
<span style="margin-left:8px;"></span>478                       assign spi_miso_oe    = DUT.config_ss.spi_miso_oe;
<span style="margin-left:8px;"></span>479                       assign spi_hold_n_oe  = DUT.config_ss.spi_hold_n_oe;
<span style="margin-left:8px;"></span>480                       assign spi_wp_n_oe    = DUT.config_ss.spi_wp_n_oe;
<span style="margin-left:8px;"></span>481                     
<span style="margin-left:8px;"></span>482                       initial
<span style="margin-left:8px;"></span>483                       begin
<span style="margin-left:8px;"></span>484        1/1              force DUT.config_ss.spi_cs_n_in   = spi_cs_n_in   ;
<span style="margin-left:8px;"></span>485        1/1              force DUT.config_ss.spi_mosi_in   = spi_mosi_in   ;
<span style="margin-left:8px;"></span>486        1/1              force DUT.config_ss.spi_miso_in   = spi_miso_in   ;
<span style="margin-left:8px;"></span>487        1/1              force DUT.config_ss.spi_hold_n_in = spi_hold_n_in ;
<span style="margin-left:8px;"></span>488        1/1              force DUT.config_ss.spi_wp_n_in   = spi_wp_n_in   ;
<span style="margin-left:8px;"></span>489                       end
<span style="margin-left:8px;"></span>490                     `endif
<span style="margin-left:8px;"></span>491                     
<span style="margin-left:8px;"></span>492                       tb_inout_pad spi_clk_pad 	  (.O(spi_clk_in),    .I(spi_clk_out),    .IO(spi_clk),    .E(spi_clk_oe),    .PU(1'b0), .PD(1'b1));
<span style="margin-left:8px;"></span>493                       tb_inout_pad spi_csn_pad	  (.O(spi_cs_n_in),   .I(spi_cs_n_out),   .IO(spi_cs_n),   .E(spi_cs_n_oe),   .PU(1'b1), .PD(1'b0));
<span style="margin-left:8px;"></span>494                       tb_inout_pad spi_mosi_pad	  (.O(spi_mosi_in),   .I(spi_mosi_out),   .IO(spi_mosi),   .E(spi_mosi_oe),   .PU(1'b0), .PD(1'b1));
<span style="margin-left:8px;"></span>495                       tb_inout_pad spi_miso_pad	  (.O(spi_miso_in),   .I(spi_miso_out),   .IO(spi_miso),   .E(spi_miso_oe),   .PU(1'b0), .PD(1'b1));
<span style="margin-left:8px;"></span>496                       tb_inout_pad spi_holdn_pad	(.O(spi_hold_n_in), .I(spi_hold_n_out), .IO(spi_hold_n), .E(spi_hold_n_oe), .PU(1'b1), .PD(1'b0));
<span style="margin-left:8px;"></span>497                       tb_inout_pad spi_wpn_pad  	(.O(spi_wp_n_in),   .I(spi_wp_n_out),   .IO(spi_wp_n),   .E(spi_wp_n_oe),   .PU(1'b1), .PD(1'b0));
<span style="margin-left:8px;"></span>498                     
<span style="margin-left:8px;"></span>499                       spi_flash spi_flash_model_inst(
<span style="margin-left:8px;"></span>500                         .SCLK   (spi_clk_out   ),
<span style="margin-left:8px;"></span>501                         .CS     (spi_cs_n_out  ),
<span style="margin-left:8px;"></span>502                         .SI     (spi_mosi      ),
<span style="margin-left:8px;"></span>503                         .SO     (spi_miso      ),
<span style="margin-left:8px;"></span>504                         .WP     (spi_wp_n      ),
<span style="margin-left:8px;"></span>505                         .RESET  (config_ss_tb.DUT.config_ss.rst_n_per),
<span style="margin-left:8px;"></span>506                         .SIO3   (spi_hold_n    )
<span style="margin-left:8px;"></span>507                       );  
<span style="margin-left:8px;"></span>508                       
<span style="margin-left:8px;"></span>509                     `ifdef SPI_VIP_INCLUDE
<span style="margin-left:8px;"></span>510                       assign spi_clk       = svt_spi_vif_inst.sclk;
<span style="margin-left:8px;"></span>511                       assign spi_cs_n      = svt_spi_vif_inst.ss_n[0];
<span style="margin-left:8px;"></span>512                       assign spi_mosi      = (~svt_spi_vif_inst.oe_n[0] ? svt_spi_vif_inst.mosi[0] : 'hz);
<span style="margin-left:8px;"></span>513                     `endif
<span style="margin-left:8px;"></span>514                     
<span style="margin-left:8px;"></span>515                     `ifdef FPGA_BFMs_INCLUDE
<span style="margin-left:8px;"></span>516                     bit fpga_clk0;
<span style="margin-left:8px;"></span>517                     bit fpga_clk1;
<span style="margin-left:8px;"></span>518                     
<span style="margin-left:8px;"></span>519                     initial
<span style="margin-left:8px;"></span>520                     begin
<span style="margin-left:8px;"></span>521        1/1            fpga_clk0 &lt;= 1'b0;
<span style="margin-left:8px;"></span>522        1/1            fpga_clk1 &lt;= 1'b0;
<span style="margin-left:8px;"></span>523                     end
<span style="margin-left:8px;"></span>524        2/2          always #1.25ns  fpga_clk0 = ~fpga_clk0;   //400MHz
<span style="margin-left:8px;"></span>525        2/2          always #1.25ns  fpga_clk1 = ~fpga_clk1;   //400MHz
<span style="margin-left:8px;"></span>526                     
<span style="margin-left:8px;"></span>527                     v_ip_axi_if #(.AXI_DATA_WIDTH(64)) fpga_axi0_if(
<span style="margin-left:8px;"></span>528                       .aclk     (fpga_clk0),
<span style="margin-left:8px;"></span>529                       .aresetn  (DUT.rst_n_fpga0)
<span style="margin-left:8px;"></span>530                     );
<span style="margin-left:8px;"></span>531                     
<span style="margin-left:8px;"></span>532                     v_ip_axi_if #(.AXI_DATA_WIDTH(32)) fpga_axi1_if(
<span style="margin-left:8px;"></span>533                       .aclk     (fpga_clk1),
<span style="margin-left:8px;"></span>534                       .aresetn  (DUT.rst_n_fpga1)
<span style="margin-left:8px;"></span>535                     );
<span style="margin-left:8px;"></span>536                     `endif
<span style="margin-left:8px;"></span>537                     
<span style="margin-left:8px;"></span>538                     	/** Instantiate SV Interface for Master and connect the system clock */
<span style="margin-left:8px;"></span>539                     	uvc_i2c_if i2c_if ();
<span style="margin-left:8px;"></span>540                       `ifdef GPT_VIP_INCLUDE
<span style="margin-left:8px;"></span>541                         gpt_intf   gpt_if ();
<span style="margin-left:8px;"></span>542                       `endif
<span style="margin-left:8px;"></span>543                     //Connecting the VIP to XMR of GPT
<span style="margin-left:8px;"></span>544                       assign gpt_if.clk    = config_ss_tb.DUT.config_ss.clk_apb_ug;
<span style="margin-left:8px;"></span>545                       assign gpt_if.extclk    = config_ss_tb.DUT.config_ss.clk_apb_ug;
<span style="margin-left:8px;"></span>546                       assign gpt_if.gpt_intr  =config_ss_tb.DUT.config_ss.gpt.pit_intr;
<span style="margin-left:8px;"></span>547                       assign gpt_if.ch0_pwm   =config_ss_tb.DUT.config_ss.gpt.ch0_pwm;
<span style="margin-left:8px;"></span>548                       assign gpt_if.ch0_pwmoe =config_ss_tb.DUT.config_ss.gpt.ch0_pwmoe;
<span style="margin-left:8px;"></span>549                       assign gpt_if.ch1_pwm   =config_ss_tb.DUT.config_ss.gpt.ch1_pwm;
<span style="margin-left:8px;"></span>550                       assign gpt_if.ch1_pwmoe =config_ss_tb.DUT.config_ss.gpt.ch1_pwmoe;
<span style="margin-left:8px;"></span>551                       assign gpt_if.ch2_pwm   =config_ss_tb.DUT.config_ss.gpt.ch2_pwm;
<span style="margin-left:8px;"></span>552                       assign gpt_if.ch2_pwmoe =config_ss_tb.DUT.config_ss.gpt.ch2_pwmoe;
<span style="margin-left:8px;"></span>553                       assign gpt_if.ch3_pwm   =config_ss_tb.DUT.config_ss.gpt.ch3_pwm;
<span style="margin-left:8px;"></span>554                       assign gpt_if.ch3_pwmoe =config_ss_tb.DUT.config_ss.gpt.ch3_pwmoe;
<span style="margin-left:8px;"></span>555                     
<span style="margin-left:8px;"></span>556                     /** I2C data and control signals signals  */
<span style="margin-left:8px;"></span>557                     	logic scl_o        ;
<span style="margin-left:8px;"></span>558                     	logic sda_o        ;
<span style="margin-left:8px;"></span>559                     	logic scl_i        ;
<span style="margin-left:8px;"></span>560                     	logic sda_i        ;
<span style="margin-left:8px;"></span>561                     
<span style="margin-left:8px;"></span>562                     //`ifdef I2C_VIP_INCLUDE
<span style="margin-left:8px;"></span>563                     	assign i2c_if.clk    = config_ss_tb.DUT.config_ss.clk_i2c;
<span style="margin-left:8px;"></span>564                     	assign i2c_if.resetn = DUT.config_ss_rst_n_acpu_sig;
<span style="margin-left:8px;"></span>565                     	assign i2c_if.scl    = (scl_o==0)? 1'b0 : 1'bz;
<span style="margin-left:8px;"></span>566                     	assign scl_i         = i2c_if.scl;
<span style="margin-left:8px;"></span>567                     	assign i2c_if.sda    = (sda_o==0)? 1'b0: 1'bz;
<span style="margin-left:8px;"></span>568                     	assign sda_i         = i2c_if.sda;
<span style="margin-left:8px;"></span>569                       assign i2c_if.sda_o  = sda_o;
<span style="margin-left:8px;"></span>570                       assign i2c_if.i2c_intr = config_ss_tb.DUT.config_ss.i2c_irq;
<span style="margin-left:8px;"></span>571                       initial begin
<span style="margin-left:8px;"></span>572        1/1          	force sda_o = DUT.config_ss.sda_o;
<span style="margin-left:8px;"></span>573        1/1          	force DUT.config_ss.sda_i = sda_i;
<span style="margin-left:8px;"></span>574                       end
<span style="margin-left:8px;"></span>575                     //`endif
<span style="margin-left:8px;"></span>576                     
<span style="margin-left:8px;"></span>577                     	pullup p1 (i2c_if.sda);
<span style="margin-left:8px;"></span>578                     	pullup p2 (i2c_if.scl);
<span style="margin-left:8px;"></span>579                     
<span style="margin-left:8px;"></span>580                       logic ph_s, ph_d, ph_a, ph_p;
<span style="margin-left:8px;"></span>581                       assign ph_s = DUT.config_ss.i2c_u.u_apbslv.phase_S;
<span style="margin-left:8px;"></span>582                       assign ph_d = DUT.config_ss.i2c_u.u_apbslv.phase_dat;
<span style="margin-left:8px;"></span>583                       assign ph_a = DUT.config_ss.i2c_u.u_apbslv.phase_adr;
<span style="margin-left:8px;"></span>584                       assign ph_p = DUT.config_ss.i2c_u.u_apbslv.phase_P;
<span style="margin-left:8px;"></span>585                       i2c_checker check(
<span style="margin-left:8px;"></span>586                     	.clk(i2c_if.clk), .reset(i2c_if.resetn),
<span style="margin-left:8px;"></span>587                     	.phase_start(ph_s), .phase_data(ph_d), .phase_addr(ph_a), .phase_stop(ph_p),
<span style="margin-left:8px;"></span>588                     	.start_cond(i2c_if.start_cond), .stop_cond(i2c_if.stop_cond)
<span style="margin-left:8px;"></span>589                     	);
<span style="margin-left:8px;"></span>590                     
<span style="margin-left:8px;"></span>591                       gpio_if gpio_vif (.pclk(DUT.config_ss.gpio.pclk),
<span style="margin-left:8px;"></span>592                                         .ext_clk(DUT.config_ss.gpio.pclk),
<span style="margin-left:8px;"></span>593                                         .p_resetn(DUT.config_ss.gpio.presetn)
<span style="margin-left:8px;"></span>594                                       );
<span style="margin-left:8px;"></span>595                     
<span style="margin-left:8px;"></span>596                       // GPIO pad pins
<span style="margin-left:8px;"></span>597                       wire [31:0] PE, IE, C, DS0, DS1, I, OEN, PS, SL, ST0, ST1, HE, DS2, ST,PU, PD;
<span style="margin-left:8px;"></span>598                       wire [31:0] PAD;
<span style="margin-left:8px;"></span>599                     
<span style="margin-left:8px;"></span>600                     	bit [31:0] seed;
<span style="margin-left:8px;"></span>601                     
<span style="margin-left:8px;"></span>602                     	initial begin
<span style="margin-left:8px;"></span>603        1/1          		seed = $get_initial_random_seed();
<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC" onclick="var macroSpan=$(this).next().next('#macro_-1393352816_604');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC';} else {macroSpan.css('display', 'none');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAV0lEQVQoU4VP2w3AIAi8dg3ngwVwDSZAR3MVak2KiamJ98Pd5Xjh+dBaC7rUayi8YGa4O0opQ07cwVJKqLUi57wPhKuqIKL/hKVttyI8EYGZzcjxSJze7GaHXHvKclWLAAAAAElFTkSuQmCC';}">604        <span onclick="var macroSpan=$(this).next('#macro_-1393352816_604');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');} else {macroSpan.css('display', 'none');}">2/2          		`uvm_info(&quot;DBG&quot;, $sformatf(&quot;SEED = %0d&quot;, seed), UVM_NONE)<br/></span><span id="macro_-1393352816_604" style="background-color:#F0F0F0; display:block;"><span style="margin-left:8px;"></span><a href="/nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/etc/uvm-1.2/macros/uvm_message_defines.svh" target="_blank">uvm_info("DBG", $sformatf("SEED = %0d", seed), UVM_NONE):</a>
<span style="margin-left:8px;"></span>604.1                   `ifdef ZEMI4UVM 
<span style="margin-left:8px;"></span>604.2                         (* zemi4_uvm_attribute=1 *) 
<span style="margin-left:8px;"></span>604.3                      `endif 
<span style="margin-left:8px;"></span>604.4                      begin 
<span style="margin-left:8px;"></span>604.5                        if (uvm_report_enabled(UVM_NONE,UVM_INFO,&quot;DBG&quot;)) 
<span style="margin-left:8px;"></span>604.6      1/1                 uvm_report_info (&quot;DBG&quot;, $sformatf(&quot;SEED = %0d&quot;, seed), UVM_NONE, &quot;/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/config_ss_tb.sv&quot;, 604, &quot;&quot;, 1); 
<span style="margin-left:8px;"></span>604.7                      end</span>                   <font color = "red">==>  MISSING_ELSE</font>
<span style="margin-left:8px;"></span>605                     
<span style="margin-left:8px;"></span>606        1/1          		config_ss_env_intf.wait_init();
<span style="margin-left:8px;"></span>607                     
<span style="margin-left:8px;"></span>608        1/1          		uvm_config_db#(virtual config_ss_env_if)::set(uvm_root::get(), &quot;uvm_test_top&quot;, &quot;config_ss_vif&quot;, config_ss_env_intf);
<span style="margin-left:8px;"></span>609                     
<span style="margin-left:8px;"></span>610                       `ifdef UART_VIP_INCLUDE
<span style="margin-left:8px;"></span>611        1/1              uvm_config_db#(virtual svt_uart_if)::set(null,&quot;*.env.uart0_env&quot;,&quot;uart_vif&quot;, uart0_if);
<span style="margin-left:8px;"></span>612        1/1              uvm_config_db#(virtual svt_uart_if)::set(null,&quot;*.env.uart1_env&quot;,&quot;uart_vif&quot;, uart1_if);
<span style="margin-left:8px;"></span>613                       `endif
<span style="margin-left:8px;"></span>614                     
<span style="margin-left:8px;"></span>615                       `ifdef ACPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>616                         // axi vif set
<span style="margin-left:8px;"></span>617        1/1              uvm_config_db#(virtual v_ip_axi_if #(.AXI_DATA_WIDTH(64)))::set(uvm_root::get(), &quot;uvm_test_top.env&quot;, &quot;axi_if&quot;, axi_if);
<span style="margin-left:8px;"></span>618                       `endif
<span style="margin-left:8px;"></span>619                       
<span style="margin-left:8px;"></span>620                       `ifdef FPGA_BFMs_INCLUDE
<span style="margin-left:8px;"></span>621                         // FPGA vifs set
<span style="margin-left:8px;"></span>622        1/1              uvm_config_db#(virtual v_ip_axi_if #(.AXI_DATA_WIDTH(64)))::set(uvm_root::get(), &quot;uvm_test_top.env&quot;, &quot;fpga_axi0_if&quot;, fpga_axi0_if);
<span style="margin-left:8px;"></span>623        1/1              uvm_config_db#(virtual v_ip_axi_if #(.AXI_DATA_WIDTH(32)))::set(uvm_root::get(), &quot;uvm_test_top.env&quot;, &quot;fpga_axi1_if&quot;, fpga_axi1_if);
<span style="margin-left:8px;"></span>624                       `endif
<span style="margin-left:8px;"></span>625                         
<span style="margin-left:8px;"></span>626                       `ifdef BCPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>627        1/1          		uvm_config_db#(virtual svt_ahb_if)::set(uvm_root::get(), &quot;uvm_test_top.env.ahb_system_env&quot;, &quot;vif&quot;, svt_ahb_vif_inst);
<span style="margin-left:8px;"></span>628                       `endif
<span style="margin-left:8px;"></span>629                     		/** Set the Master Interface to factory */
<span style="margin-left:8px;"></span>630        1/1          		uvm_config_db#(virtual uvc_i2c_if)::set(uvm_root::get(), &quot;uvm_test_top.env.i2c_env&quot;, &quot;vif&quot;, i2c_if);
<span style="margin-left:8px;"></span>631                     
<span style="margin-left:8px;"></span>632                     `ifdef GPT_VIP_INCLUDE
<span style="margin-left:8px;"></span>633        1/1              uvm_config_db#(virtual  gpt_intf)::set(uvm_root::get(), &quot;uvm_test_top.env.gpt_env&quot;, &quot;vif&quot;, gpt_if);
<span style="margin-left:8px;"></span>634                     `endif
<span style="margin-left:8px;"></span>635                     
<span style="margin-left:8px;"></span>636                     `ifdef GBE_VIP_INCLUDE
<span style="margin-left:8px;"></span>637        1/1              uvm_config_db#(virtual svt_ethernet_txrx_if)::set(uvm_root::get(),&quot;uvm_test_top.env.gbe_phy_agnt&quot;, &quot;if_port&quot;, phy_ethernet_if);
<span style="margin-left:8px;"></span>638                     `endif
<span style="margin-left:8px;"></span>639                     
<span style="margin-left:8px;"></span>640                         // GPIO interface
<span style="margin-left:8px;"></span>641        1/1              uvm_config_db #(virtual gpio_if):: set(uvm_root::get(),&quot;*&quot;,&quot;gpio_vif&quot;,gpio_vif);
<span style="margin-left:8px;"></span>642                     
<span style="margin-left:8px;"></span>643                     `ifdef SPI_VIP_INCLUDE
<span style="margin-left:8px;"></span>644        1/1          		uvm_config_db#(virtual svt_spi_if)::set(uvm_root::get(), &quot;uvm_test_top.env.spi_agnt&quot;, &quot;vif&quot;, svt_spi_vif_inst);
<span style="margin-left:8px;"></span>645                     `endif
<span style="margin-left:8px;"></span>646                         // FCB is no longer used for FPGA configuration, the ccff interface is used
<span style="margin-left:8px;"></span>647        1/1          		uvm_config_db#(virtual fcb_config_interface)::set(uvm_root::get(), &quot;uvm_test_top.env.fcb_config&quot;, &quot;vif&quot;, fcb_config_if);
<span style="margin-left:8px;"></span>648        1/1          		uvm_config_db#(virtual pcb_interface)::set(uvm_root::get(),&quot;uvm_test_top.env.pcb.mon&quot;,&quot;vif&quot;,pcb_if);
<span style="margin-left:8px;"></span>649        1/1          		run_test();
<span style="margin-left:8px;"></span>650                     	end
<span style="margin-left:8px;"></span>651                       
<span style="margin-left:8px;"></span>652                       // FCB is no longer used for FPGA configuration, the ccff interface is used
<span style="margin-left:8px;"></span>653                       // initial
<span style="margin-left:8px;"></span>654                       // begin
<span style="margin-left:8px;"></span>655                       //   `uvm_info(&quot;FCB CONFIG DONE TRIG WAIT&quot;,&quot;&quot;, UVM_LOW)
<span style="margin-left:8px;"></span>656                       //   wait(DUT.soc_fpga_intf_u.fcb_u.cfg_done_o);
<span style="margin-left:8px;"></span>657                       //   `uvm_info(&quot;FCB CONFIG DONE TRIGGERED&quot;,&quot;&quot;, UVM_LOW)
<span style="margin-left:8px;"></span>658                       // end
<span style="margin-left:8px;"></span>659                     
<span style="margin-left:8px;"></span>660        1/1          	initial $timeformat(-9, 1, &quot;ns&quot;, 4);
<span style="margin-left:8px;"></span>661                     
<span style="margin-left:8px;"></span>662                     `ifndef ACPU_BFM_INCLUDE  
<span style="margin-left:8px;"></span>663                       acpu_mem_init acpu_mem_init ();
<span style="margin-left:8px;"></span>664                     
<span style="margin-left:8px;"></span>665                     `ifdef NDS_AXI_ARUSER_SUPPORT
<span style="margin-left:8px;"></span>666                       `ifdef NDS_AXI_ARUSER_WIDTH
<span style="margin-left:8px;"></span>667                         parameter NDS_AXI_ARUSER_WIDTH = `NDS_AXI_ARUSER_WIDTH;
<span style="margin-left:8px;"></span>668                       `else
<span style="margin-left:8px;"></span>669                         parameter NDS_AXI_ARUSER_WIDTH = 1;
<span style="margin-left:8px;"></span>670                       `endif
<span style="margin-left:8px;"></span>671                     `else
<span style="margin-left:8px;"></span>672                       parameter NDS_AXI_ARUSER_WIDTH = 0;
<span style="margin-left:8px;"></span>673                     `endif
<span style="margin-left:8px;"></span>674                     
<span style="margin-left:8px;"></span>675                     `ifdef NDS_AXI_AWUSER_SUPPORT
<span style="margin-left:8px;"></span>676                       `ifdef NDS_AXI_AWUSER_WIDTH
<span style="margin-left:8px;"></span>677                         parameter NDS_AXI_AWUSER_WIDTH = `NDS_AXI_AWUSER_WIDTH;
<span style="margin-left:8px;"></span>678                       `else
<span style="margin-left:8px;"></span>679                         parameter NDS_AXI_AWUSER_WIDTH = 1;
<span style="margin-left:8px;"></span>680                       `endif
<span style="margin-left:8px;"></span>681                     `else
<span style="margin-left:8px;"></span>682                       parameter NDS_AXI_AWUSER_WIDTH = 0;
<span style="margin-left:8px;"></span>683                     `endif
<span style="margin-left:8px;"></span>684                     
<span style="margin-left:8px;"></span>685                     axi_monitor #(
<span style="margin-left:8px;"></span>686                     	.ADDR_WIDTH      (32                            ), //NDS_BIU_ADDR_WIDTH
<span style="margin-left:8px;"></span>687                     	.ARUSER_WIDTH    (NDS_AXI_ARUSER_WIDTH          ),
<span style="margin-left:8px;"></span>688                     	.AWUSER_WIDTH    (NDS_AXI_AWUSER_WIDTH          ),
<span style="margin-left:8px;"></span>689                     	.AXI4            (1                             ),
<span style="margin-left:8px;"></span>690                     	.DATA_WIDTH      (3                             ), //$clog2(`NDS_BIU_DATA_WIDTH/8) log2 64/8  = 3
<span style="margin-left:8px;"></span>691                     	.ID_WIDTH        (4                             ), //`ATCBMC300_ID_WIDTH
<span style="margin-left:8px;"></span>692                     	.MASTER_ID       (10                            ),
<span style="margin-left:8px;"></span>693                     	.WAIT_ARREADY    (150                           ),
<span style="margin-left:8px;"></span>694                     	.WAIT_AWREADY    (150                           ),
<span style="margin-left:8px;"></span>695                     	.WAIT_READ_DATA_LIMIT(300                       ),
<span style="margin-left:8px;"></span>696                     	.WAIT_RREADY     (150                           ),
<span style="margin-left:8px;"></span>697                     	.WAIT_WREADY     (150                           )
<span style="margin-left:8px;"></span>698                     ) axi_monitor (
<span style="margin-left:8px;"></span>699                     	.aclk    (config_ss_tb.DUT.acpu.u_kv_core_top0.lm_clk         ),
<span style="margin-left:8px;"></span>700                     	.aresetn (config_ss_tb.DUT.acpu.u_kv_core_top0.core_reset_n   ),
<span style="margin-left:8px;"></span>701                     	.awid    (config_ss_tb.DUT.acpu.u_kv_core_top0.awid           ),
<span style="margin-left:8px;"></span>702                     	.awaddr  (config_ss_tb.DUT.acpu.u_kv_core_top0.awaddr         ),
<span style="margin-left:8px;"></span>703                     	.awlen   (config_ss_tb.DUT.acpu.u_kv_core_top0.awlen          ),
<span style="margin-left:8px;"></span>704                     	.awsize  (config_ss_tb.DUT.acpu.u_kv_core_top0.awsize         ),
<span style="margin-left:8px;"></span>705                     	.awburst (config_ss_tb.DUT.acpu.u_kv_core_top0.awburst        ),
<span style="margin-left:8px;"></span>706                     	.awlock  ({1'b0,config_ss_tb.DUT.acpu.u_kv_core_top0.awlock}  ),
<span style="margin-left:8px;"></span>707                     	.awcache (config_ss_tb.DUT.acpu.u_kv_core_top0.awcache        ),
<span style="margin-left:8px;"></span>708                     	.awprot  (config_ss_tb.DUT.acpu.u_kv_core_top0.awprot         ),
<span style="margin-left:8px;"></span>709                     	.awvalid (config_ss_tb.DUT.acpu.u_kv_core_top0.awvalid        ),
<span style="margin-left:8px;"></span>710                     	.awready (config_ss_tb.DUT.acpu.u_kv_core_top0.awready        ),
<span style="margin-left:8px;"></span>711                        `ifdef NDS_AXI_AWREGION_SUPPORT
<span style="margin-left:8px;"></span>712                     	.awregion(4'h0),
<span style="margin-left:8px;"></span>713                        `endif
<span style="margin-left:8px;"></span>714                        `ifdef NDS_AXI_AWQOS_SUPPORT
<span style="margin-left:8px;"></span>715                     	.awqos   (4'h0),
<span style="margin-left:8px;"></span>716                        `endif
<span style="margin-left:8px;"></span>717                        `ifdef NDS_AXI_AWUSER_SUPPORT
<span style="margin-left:8px;"></span>718                     	.awuser  ('h0),
<span style="margin-left:8px;"></span>719                        `endif
<span style="margin-left:8px;"></span>720                     	.wid     ({4{1'b0}}), //{config_ss_tb.DUT.acpu.u_kv_core_top0.awid[3:0]}
<span style="margin-left:8px;"></span>721                     	.wdata   (config_ss_tb.DUT.acpu.u_kv_core_top0.wdata          ),
<span style="margin-left:8px;"></span>722                     	.wstrb   (config_ss_tb.DUT.acpu.u_kv_core_top0.wstrb          ),
<span style="margin-left:8px;"></span>723                     	.wlast   (config_ss_tb.DUT.acpu.u_kv_core_top0.wlast          ),
<span style="margin-left:8px;"></span>724                     	.wvalid  (config_ss_tb.DUT.acpu.u_kv_core_top0.wvalid         ),
<span style="margin-left:8px;"></span>725                     	.wready  (config_ss_tb.DUT.acpu.u_kv_core_top0.wready         ),
<span style="margin-left:8px;"></span>726                        `ifdef NDS_AXI_WUSER_SUPPORT
<span style="margin-left:8px;"></span>727                     	.wuser   ('h0),
<span style="margin-left:8px;"></span>728                        `endif
<span style="margin-left:8px;"></span>729                     	.bid     (config_ss_tb.DUT.acpu.u_kv_core_top0.bid            ),
<span style="margin-left:8px;"></span>730                     	.bresp   (config_ss_tb.DUT.acpu.u_kv_core_top0.bresp          ),
<span style="margin-left:8px;"></span>731                     	.bvalid  (config_ss_tb.DUT.acpu.u_kv_core_top0.bvalid         ),
<span style="margin-left:8px;"></span>732                     	.bready  (config_ss_tb.DUT.acpu.u_kv_core_top0.bready         ),
<span style="margin-left:8px;"></span>733                        `ifdef NDS_AXI_BUSER_SUPPORT
<span style="margin-left:8px;"></span>734                     	.buser   ('h0),
<span style="margin-left:8px;"></span>735                        `endif
<span style="margin-left:8px;"></span>736                     	.arid    (config_ss_tb.DUT.acpu.u_kv_core_top0.arid           ),
<span style="margin-left:8px;"></span>737                     	.araddr  (config_ss_tb.DUT.acpu.u_kv_core_top0.araddr         ),
<span style="margin-left:8px;"></span>738                     	.arlen   (config_ss_tb.DUT.acpu.u_kv_core_top0.arlen          ),
<span style="margin-left:8px;"></span>739                     	.arsize  (config_ss_tb.DUT.acpu.u_kv_core_top0.arsize         ),
<span style="margin-left:8px;"></span>740                     	.arburst (config_ss_tb.DUT.acpu.u_kv_core_top0.arburst        ),
<span style="margin-left:8px;"></span>741                     	.arlock  ({1'b0,config_ss_tb.DUT.acpu.u_kv_core_top0.arlock}  ),
<span style="margin-left:8px;"></span>742                     	.arcache (config_ss_tb.DUT.acpu.u_kv_core_top0.arcache        ),
<span style="margin-left:8px;"></span>743                     	.arprot  (config_ss_tb.DUT.acpu.u_kv_core_top0.arprot         ),
<span style="margin-left:8px;"></span>744                     	.arvalid (config_ss_tb.DUT.acpu.u_kv_core_top0.arvalid        ),
<span style="margin-left:8px;"></span>745                     	.arready (config_ss_tb.DUT.acpu.u_kv_core_top0.arready        ),
<span style="margin-left:8px;"></span>746                        `ifdef NDS_AXI_ARREGION_SUPPORT
<span style="margin-left:8px;"></span>747                     	.arregion('h0),
<span style="margin-left:8px;"></span>748                        `endif
<span style="margin-left:8px;"></span>749                        `ifdef NDS_AXI_ARQOS_SUPPORT
<span style="margin-left:8px;"></span>750                     	.arqos   ('h0),
<span style="margin-left:8px;"></span>751                        `endif
<span style="margin-left:8px;"></span>752                        `ifdef NDS_AXI_ARUSER_SUPPORT
<span style="margin-left:8px;"></span>753                     	.aruser  ('h0),
<span style="margin-left:8px;"></span>754                        `endif
<span style="margin-left:8px;"></span>755                     	.rid     (config_ss_tb.DUT.acpu.u_kv_core_top0.rid            ),
<span style="margin-left:8px;"></span>756                     	.rdata   (config_ss_tb.DUT.acpu.u_kv_core_top0.rdata          ),
<span style="margin-left:8px;"></span>757                     	.rresp   (config_ss_tb.DUT.acpu.u_kv_core_top0.rresp          ),
<span style="margin-left:8px;"></span>758                     	.rlast   (config_ss_tb.DUT.acpu.u_kv_core_top0.rlast          ),
<span style="margin-left:8px;"></span>759                     	.rvalid  (config_ss_tb.DUT.acpu.u_kv_core_top0.rvalid         ),
<span style="margin-left:8px;"></span>760                        `ifdef NDS_AXI_RUSER_SUPPORT
<span style="margin-left:8px;"></span>761                     	.ruser   ('h0),
<span style="margin-left:8px;"></span>762                        `endif
<span style="margin-left:8px;"></span>763                     	.rready  (config_ss_tb.DUT.acpu.u_kv_core_top0.rready         )
<span style="margin-left:8px;"></span>764                     );
<span style="margin-left:8px;"></span>765                     
<span style="margin-left:8px;"></span>766                     `ifdef NDS_AE350_MULTI_HART
<span style="margin-left:8px;"></span>767                       `ifdef AE350_ONLY_HART0_RESETRUN
<span style="margin-left:8px;"></span>768                         `ifdef NDS_HART0_RUN
<span style="margin-left:8px;"></span>769                           parameter RUN_HART_NUM = 1;
<span style="margin-left:8px;"></span>770                         `else
<span style="margin-left:8px;"></span>771                           parameter RUN_HART_NUM = 2;
<span style="margin-left:8px;"></span>772                         `endif
<span style="margin-left:8px;"></span>773                       `else
<span style="margin-left:8px;"></span>774                         parameter RUN_HART_NUM = `NDS_NHART;
<span style="margin-left:8px;"></span>775                       `endif
<span style="margin-left:8px;"></span>776                     `else
<span style="margin-left:8px;"></span>777                       parameter RUN_HART_NUM = 1;
<span style="margin-left:8px;"></span>778                     `endif
<span style="margin-left:8px;"></span>779                     
<span style="margin-left:8px;"></span>780                     wire [31:0] sys2hbmc_haddr;
<span style="margin-left:8px;"></span>781                     wire [2:0] sys2hbmc_hburst;
<span style="margin-left:8px;"></span>782                     wire [3:0] sys2hbmc_hprot;
<span style="margin-left:8px;"></span>783                     wire [2:0] sys2hbmc_hsize;
<span style="margin-left:8px;"></span>784                     wire [1:0] sys2hbmc_htrans;
<span style="margin-left:8px;"></span>785                     wire [63:0] sys2hbmc_hwdata;
<span style="margin-left:8px;"></span>786                     wire sys2hbmc_hwrite;
<span style="margin-left:8px;"></span>787                     wire hbmc2sys_hready;
<span style="margin-left:8px;"></span>788                     wire [63:0] hbmc2sys_hrdata;
<span style="margin-left:8px;"></span>789                     wire [1:0] hbmc2sys_hresp;
<span style="margin-left:8px;"></span>790                     
<span style="margin-left:8px;"></span>791                     atcaxi2ahb200 #(
<span style="margin-left:8px;"></span>792                     	.ADDR_WIDTH      (32),
<span style="margin-left:8px;"></span>793                     	.DATA_WIDTH      (64),
<span style="margin-left:8px;"></span>794                     	.ID_WIDTH        (4)
<span style="margin-left:8px;"></span>795                     ) axi2ahb_hbmc (
<span style="margin-left:8px;"></span>796                     	.araddr (config_ss_tb.DUT.acpu.u_kv_core_top0.araddr  ),
<span style="margin-left:8px;"></span>797                     	.arburst(config_ss_tb.DUT.acpu.u_kv_core_top0.arburst ),
<span style="margin-left:8px;"></span>798                     	.arcache(config_ss_tb.DUT.acpu.u_kv_core_top0.arcache ),
<span style="margin-left:8px;"></span>799                     	.arid   (config_ss_tb.DUT.acpu.u_kv_core_top0.arid    ),
<span style="margin-left:8px;"></span>800                     	.arlen  (config_ss_tb.DUT.acpu.u_kv_core_top0.arlen   ),
<span style="margin-left:8px;"></span>801                     	.arlock (config_ss_tb.DUT.acpu.u_kv_core_top0.arlock  ),
<span style="margin-left:8px;"></span>802                     	.arprot (config_ss_tb.DUT.acpu.u_kv_core_top0.arprot  ),
<span style="margin-left:8px;"></span>803                     	.arready(),
<span style="margin-left:8px;"></span>804                     	.arsize (config_ss_tb.DUT.acpu.u_kv_core_top0.arsize  ),
<span style="margin-left:8px;"></span>805                     	.arvalid(config_ss_tb.DUT.acpu.u_kv_core_top0.arvalid ),
<span style="margin-left:8px;"></span>806                     	.awaddr (config_ss_tb.DUT.acpu.u_kv_core_top0.awaddr  ),
<span style="margin-left:8px;"></span>807                     	.awburst(config_ss_tb.DUT.acpu.u_kv_core_top0.awburst ),
<span style="margin-left:8px;"></span>808                     	.awcache(config_ss_tb.DUT.acpu.u_kv_core_top0.awcache ),
<span style="margin-left:8px;"></span>809                     	.awid   (config_ss_tb.DUT.acpu.u_kv_core_top0.awid    ),
<span style="margin-left:8px;"></span>810                     	.awlen  (config_ss_tb.DUT.acpu.u_kv_core_top0.awlen   ),
<span style="margin-left:8px;"></span>811                     	.awlock (config_ss_tb.DUT.acpu.u_kv_core_top0.awlock  ),
<span style="margin-left:8px;"></span>812                     	.awprot (config_ss_tb.DUT.acpu.u_kv_core_top0.awprot  ),
<span style="margin-left:8px;"></span>813                     	.awready(),
<span style="margin-left:8px;"></span>814                     	.awsize (config_ss_tb.DUT.acpu.u_kv_core_top0.awsize  ),
<span style="margin-left:8px;"></span>815                     	.awvalid(config_ss_tb.DUT.acpu.u_kv_core_top0.awvalid ),
<span style="margin-left:8px;"></span>816                     	.bid    (),
<span style="margin-left:8px;"></span>817                     	.bready (config_ss_tb.DUT.acpu.u_kv_core_top0.bready  ),
<span style="margin-left:8px;"></span>818                     	.bresp  (),
<span style="margin-left:8px;"></span>819                     	.bvalid (),
<span style="margin-left:8px;"></span>820                     	.rdata  (),
<span style="margin-left:8px;"></span>821                     	.rid    (),
<span style="margin-left:8px;"></span>822                     	.rlast  (),
<span style="margin-left:8px;"></span>823                     	.rready (config_ss_tb.DUT.acpu.u_kv_core_top0.rready  ),
<span style="margin-left:8px;"></span>824                     	.rresp  (),
<span style="margin-left:8px;"></span>825                     	.rvalid (),
<span style="margin-left:8px;"></span>826                     	.wdata  (config_ss_tb.DUT.acpu.u_kv_core_top0.wdata   ),
<span style="margin-left:8px;"></span>827                     	.wlast  (config_ss_tb.DUT.acpu.u_kv_core_top0.wlast   ),
<span style="margin-left:8px;"></span>828                     	.wready (),
<span style="margin-left:8px;"></span>829                     	.wstrb  (config_ss_tb.DUT.acpu.u_kv_core_top0.wstrb   ),
<span style="margin-left:8px;"></span>830                     	.wvalid (config_ss_tb.DUT.acpu.u_kv_core_top0.wvalid  ),
<span style="margin-left:8px;"></span>831                     	.hclk   (config_ss_tb.DUT.acpu.u_kv_core_top0.lm_clk  ), //hclk
<span style="margin-left:8px;"></span>832                     	.hresetn(config_ss_tb.DUT.acpu.u_kv_core_top0.core_reset_n), //hresetn
<span style="margin-left:8px;"></span>833                     	.aclk   (config_ss_tb.DUT.acpu.u_kv_core_top0.lm_clk      ),
<span style="margin-left:8px;"></span>834                     	.aresetn(config_ss_tb.DUT.acpu.u_kv_core_top0.core_reset_n),
<span style="margin-left:8px;"></span>835                     	.haddr  (sys2hbmc_haddr   ),
<span style="margin-left:8px;"></span>836                     	.hburst (sys2hbmc_hburst  ),
<span style="margin-left:8px;"></span>837                     	.hprot  (sys2hbmc_hprot   ),
<span style="margin-left:8px;"></span>838                     	.hrdata (hbmc2sys_hrdata  ),
<span style="margin-left:8px;"></span>839                     	.hready (hbmc2sys_hready  ),
<span style="margin-left:8px;"></span>840                     	.hresp  (hbmc2sys_hresp[0]),
<span style="margin-left:8px;"></span>841                     	.hsize  (sys2hbmc_hsize   ),
<span style="margin-left:8px;"></span>842                     	.htrans (sys2hbmc_htrans  ),
<span style="margin-left:8px;"></span>843                     	.hwdata (sys2hbmc_hwdata  ),
<span style="margin-left:8px;"></span>844                     	.hwrite (sys2hbmc_hwrite  )
<span style="margin-left:8px;"></span>845                     );
<span style="margin-left:8px;"></span>846                     
<span style="margin-left:8px;"></span>847                     acpu_ahb_sim_control #(
<span style="margin-left:8px;"></span>848                     	.BASE            (20'h80000   ),
<span style="margin-left:8px;"></span>849                     	.HMASTER_START   (4'd0        ),
<span style="margin-left:8px;"></span>850                     	.RUN_HART_NUM    (RUN_HART_NUM)
<span style="margin-left:8px;"></span>851                     ) acpu_sim_control (
<span style="margin-left:8px;"></span>852                     	.hclk   (config_ss_tb.DUT.acpu.u_kv_core_top0.lm_clk       ),
<span style="margin-left:8px;"></span>853                     	.hresetn(config_ss_tb.DUT.acpu.u_kv_core_top0.core_reset_n ),
<span style="margin-left:8px;"></span>854                     	.haddr  (sys2hbmc_haddr    ),
<span style="margin-left:8px;"></span>855                     	.htrans (sys2hbmc_htrans   ),
<span style="margin-left:8px;"></span>856                     	.hwrite (sys2hbmc_hwrite   ),
<span style="margin-left:8px;"></span>857                     	.hsize  (sys2hbmc_hsize    ),
<span style="margin-left:8px;"></span>858                     	.hburst (sys2hbmc_hburst   ),
<span style="margin-left:8px;"></span>859                     	.hprot  (sys2hbmc_hprot    ),
<span style="margin-left:8px;"></span>860                     	.hwdata (sys2hbmc_hwdata   ),
<span style="margin-left:8px;"></span>861                     	.hreadyi(1'h1),
<span style="margin-left:8px;"></span>862                     	.hsel   (1'h1),
<span style="margin-left:8px;"></span>863                     	.hmaster(4'h0),
<span style="margin-left:8px;"></span>864                     	.hrdata (hbmc2sys_hrdata),
<span style="margin-left:8px;"></span>865                     	.hresp  (hbmc2sys_hresp ),
<span style="margin-left:8px;"></span>866                     	.hready (hbmc2sys_hready),
<span style="margin-left:8px;"></span>867                     	.hsplit (),
<span style="margin-left:8px;"></span>868                       .test_finished(config_ss_env_intf.acpu_test_finished)
<span style="margin-left:8px;"></span>869                     );
<span style="margin-left:8px;"></span>870                     
<span style="margin-left:8px;"></span>871                     `endif
<span style="margin-left:8px;"></span>872                     
<span style="margin-left:8px;"></span>873                     `ifndef BCPU_BFM_INCLUDE  
<span style="margin-left:8px;"></span>874                       bcpu_mem_init bcpu_mem_init ();
<span style="margin-left:8px;"></span>875                       
<span style="margin-left:8px;"></span>876                       defparam ahb_monitor_dmi.ADDR_WIDTH = 32;
<span style="margin-left:8px;"></span>877                       defparam ahb_monitor_dmi.ID = 3;
<span style="margin-left:8px;"></span>878                       defparam ahb_monitor_dmi.AHB_LITE = 1;
<span style="margin-left:8px;"></span>879                       defparam ahb_monitor_dmi.FORBID_UNKNOWN_READ_DATA = 1;
<span style="margin-left:8px;"></span>880                     
<span style="margin-left:8px;"></span>881                       ahb_monitor ahb_monitor_dmi (
<span style="margin-left:8px;"></span>882                         .hclk       (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.core_clk          ), 
<span style="margin-left:8px;"></span>883                         .hresetn    (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.core_reset_n      ), 
<span style="margin-left:8px;"></span>884                         .hmaster    (4'd0                                                           ),
<span style="margin-left:8px;"></span>885                         .hmastlock  (1'b0                                                           ),
<span style="margin-left:8px;"></span>886                         .hselx      (32'h1                                                          ),
<span style="margin-left:8px;"></span>887                         .haddr      (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.haddr             ),
<span style="margin-left:8px;"></span>888                         .htrans     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.htrans            ),
<span style="margin-left:8px;"></span>889                         .hwrite     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hwrite            ),
<span style="margin-left:8px;"></span>890                         .hsize      (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hsize             ),
<span style="margin-left:8px;"></span>891                         .hburst     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hburst            ),
<span style="margin-left:8px;"></span>892                         .hprot      (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hprot             ),
<span style="margin-left:8px;"></span>893                         .hwdata     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hwdata            ), 
<span style="margin-left:8px;"></span>894                         .hrdata     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hrdata            ),
<span style="margin-left:8px;"></span>895                         .hready     (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hready            ),
<span style="margin-left:8px;"></span>896                         .hresp      ({1'b0,config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hresp}      ),
<span style="margin-left:8px;"></span>897                         .hllsc_req  (1'b0                                                           ),
<span style="margin-left:8px;"></span>898                         .hllsc_error(1'b0                                                           ),
<span style="margin-left:8px;"></span>899                         .hm0_hbusreq(1'b0                                                           ),
<span style="margin-left:8px;"></span>900                         .hm0_hlock  (1'b0                                                           ),
<span style="margin-left:8px;"></span>901                         .hm1_hbusreq(1'b0                                                           ),
<span style="margin-left:8px;"></span>902                         .hm1_hlock  (1'b0                                                           ),
<span style="margin-left:8px;"></span>903                         .hm2_hbusreq(1'b0                                                           ),
<span style="margin-left:8px;"></span>904                         .hm2_hlock  (1'b0                                                           ),
<span style="margin-left:8px;"></span>905                         .hm3_hbusreq(1'b0                                                           ),
<span style="margin-left:8px;"></span>906                         .hm3_hlock  (1'b0                                                           )
<span style="margin-left:8px;"></span>907                       );
<span style="margin-left:8px;"></span>908                     
<span style="margin-left:8px;"></span>909                       defparam bcpu_sim_control.BASE = 32'h80000;
<span style="margin-left:8px;"></span>910                       defparam bcpu_sim_control.HMASTER_START = 4'd0;
<span style="margin-left:8px;"></span>911                       bcpu_ahb_sim_control bcpu_sim_control (
<span style="margin-left:8px;"></span>912                         .hclk   (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.core_clk              ),
<span style="margin-left:8px;"></span>913                         .hresetn(config_ss_tb.DUT.config_ss.bcpu.n22_core_top.core_reset_n          ),
<span style="margin-left:8px;"></span>914                         .haddr  (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.haddr                 ),
<span style="margin-left:8px;"></span>915                         .htrans (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.htrans                ),
<span style="margin-left:8px;"></span>916                         .hwrite (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hwrite                ),
<span style="margin-left:8px;"></span>917                         .hsize  (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hsize                 ),
<span style="margin-left:8px;"></span>918                         .hburst (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hburst                ),
<span style="margin-left:8px;"></span>919                         .hprot  (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hprot                 ),
<span style="margin-left:8px;"></span>920                         .hwdata (config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hwdata                ),
<span style="margin-left:8px;"></span>921                         .hreadyi(config_ss_tb.DUT.config_ss.bcpu.n22_core_top.hready                ),
<span style="margin-left:8px;"></span>922                         .hsel   (1'b1                                                               ),
<span style="margin-left:8px;"></span>923                         .hmaster(4'h0                                                               ),
<span style="margin-left:8px;"></span>924                         .hrdata (                                                                   ),
<span style="margin-left:8px;"></span>925                         .hresp  (                                                                   ),
<span style="margin-left:8px;"></span>926                         .hready (                                                                   ),
<span style="margin-left:8px;"></span>927                         .hsplit (                                                                   ),
<span style="margin-left:8px;"></span>928                         .test_finished(config_ss_env_intf.bcpu_test_finished                        )
<span style="margin-left:8px;"></span>929                       );
<span style="margin-left:8px;"></span>930                     
<span style="margin-left:8px;"></span>931                     `endif
<span style="margin-left:8px;"></span>932                     
<span style="margin-left:8px;"></span>933                     	`include &quot;config_ss_sys_intf_inc.sv&quot;
<span style="margin-left:8px;"></span>934                     
<span style="margin-left:8px;"></span>935                     	//`include &quot;config_ss_periph_intf_inc.sv&quot;
<span style="margin-left:8px;"></span>936                       logic clk_soc_pll_ref;
<span style="margin-left:8px;"></span>937                     
<span style="margin-left:8px;"></span>938                       pll pll_model (
<span style="margin-left:8px;"></span>939                         .fref       (clk_soc_pll_ref                              ),
<span style="margin-left:8px;"></span>940                         .rst_por    (config_ss_env_intf.rs_pll_intf.rst_por       ),
<span style="margin-left:8px;"></span>941                         //input logic [5:0] refdiv ( ), // 4’b0011=divide-by-4
<span style="margin-left:8px;"></span>942                         .postdiv0   (config_ss_env_intf.rs_pll_intf.ctl_postdiv0  ), // 4’b0011=divide-by-4
<span style="margin-left:8px;"></span>943                         .postdiv1   (config_ss_env_intf.rs_pll_intf.ctl_postdiv1  ),
<span style="margin-left:8px;"></span>944                         .postdiv2   ('0 ),
<span style="margin-left:8px;"></span>945                         .postdiv3   ('0 ),
<span style="margin-left:8px;"></span>946                         .fbdiv      (config_ss_env_intf.rs_pll_intf.ctl_fbdiv     ), // 2’b11=divide-by-12 2’b10=divide-by-8 2’b01=divide-by-6 2’b00=divide-by-4
<span style="margin-left:8px;"></span>947                     
<span style="margin-left:8px;"></span>948                         .fouten     (config_ss_env_intf.rs_pll_intf.ctl_fouten    ),
<span style="margin-left:8px;"></span>949                         .fout       (config_ss_env_intf.rs_pll_intf.clk_fout      ),
<span style="margin-left:8px;"></span>950                     
<span style="margin-left:8px;"></span>951                         //.foutvco    (config_ss_env_intf.rs_pll_intf.ctl_foutvcobyp), // AI: ND: ask design team about this signal ??
<span style="margin-left:8px;"></span>952                         .foutvcoen  (config_ss_env_intf.rs_pll_intf.ctl_foutvcoen ),
<span style="margin-left:8px;"></span>953                         .lock       (config_ss_env_intf.rs_pll_intf.status_lock   ),
<span style="margin-left:8px;"></span>954                         .pllen      (config_ss_env_intf.rs_pll_intf.ctl_pllen     ) // 0 - FREF bypassed to all Outputs                                         ( except FOUTVCO) ( ) 1 -&gt;Entire PLL is enabled
<span style="margin-left:8px;"></span>955                       );
<span style="margin-left:8px;"></span>956                     
<span style="margin-left:8px;"></span>957                     `ifdef UART_VIP_INCLUDE 
<span style="margin-left:8px;"></span>958                     initial begin
<span style="margin-left:8px;"></span>959                     
<span style="margin-left:8px;"></span>960                     `ifdef UART_VIP_INCLUDE 
<span style="margin-left:8px;"></span>961                     
<span style="margin-left:8px;"></span>962        1/1                force DUT.config_ss.uart0.uart_sin  = uart0_if.sin;
<span style="margin-left:8px;"></span>963        1/1                force uart0_if.sout  = DUT.config_ss.uart0.uart_sout; 
<span style="margin-left:8px;"></span>964        1/1                force DUT.config_ss.uart0.uart_ctsn = uart0_if.rts;
<span style="margin-left:8px;"></span>965        1/1                force uart0_if.cts = ~DUT.config_ss.uart0.uart_rtsn;
<span style="margin-left:8px;"></span>966                     `else
<span style="margin-left:8px;"></span>967                           
<span style="margin-left:8px;"></span>968                           force lb0_sout = DUT.config_ss.uart0.uart_sout; 
<span style="margin-left:8px;"></span>969                           force DUT.config_ss.uart0.uart_sin = lb1_sout;
<span style="margin-left:8px;"></span>970                           force DUT.config_ss.uart0.uart_ctsn= lb1_rts ;
<span style="margin-left:8px;"></span>971                           force lb0_rts = DUT.config_ss.uart0.uart_rtsn;
<span style="margin-left:8px;"></span>972                           
<span style="margin-left:8px;"></span>973                     `endif                 
<span style="margin-left:8px;"></span>974                     
<span style="margin-left:8px;"></span>975                     //     UART1 interface signals
<span style="margin-left:8px;"></span>976                     `ifdef UART_VIP_INCLUDE 
<span style="margin-left:8px;"></span>977                     
<span style="margin-left:8px;"></span>978        1/1                force DUT.config_ss.uart1.uart_sin  = uart1_if.sin;
<span style="margin-left:8px;"></span>979        1/1                force uart1_if.sout = DUT.config_ss.uart1.uart_sout;
<span style="margin-left:8px;"></span>980        1/1                force DUT.config_ss.uart1.uart_ctsn = uart1_if.rts;
<span style="margin-left:8px;"></span>981        1/1                force uart1_if.cts = ~DUT.config_ss.uart1.uart_rtsn;      
<span style="margin-left:8px;"></span>982                     `else      
<span style="margin-left:8px;"></span>983                           
<span style="margin-left:8px;"></span>984                           force lb1_sout = DUT.config_ss.uart1.uart_sout;
<span style="margin-left:8px;"></span>985                           force DUT.config_ss.uart1.uart_sin  = lb0_sout;
<span style="margin-left:8px;"></span>986                           force DUT.config_ss.uart1.uart_ctsn = lb0_rts;
<span style="margin-left:8px;"></span>987                           force lb1_rts = DUT.config_ss.uart1.uart_rtsn;
<span style="margin-left:8px;"></span>988                           
<span style="margin-left:8px;"></span>989                     `endif 
<span style="margin-left:8px;"></span>990                     
<span style="margin-left:8px;"></span>991                     end
<span style="margin-left:8px;"></span>992                     `endif
<span style="margin-left:8px;"></span>993                     
<span style="margin-left:8px;"></span>994                     `ifdef DDR_PHY_CLK
<span style="margin-left:8px;"></span>995                     always@(config_ss_env_intf.rs_pll_intf.rst_por)
<span style="margin-left:8px;"></span>996                     begin
<span style="margin-left:8px;"></span>997                       if(config_ss_env_intf.rs_pll_intf.rst_por)
<span style="margin-left:8px;"></span>998                      	 $assertkill;
<span style="margin-left:8px;"></span>999                     end
<span style="margin-left:8px;"></span>1000                      `endif
<span style="margin-left:8px;"></span>1001                    
<span style="margin-left:8px;"></span>1002                      reg   [ 3:0] rgmii_rxd_buff   ;
<span style="margin-left:8px;"></span>1003                      reg          rgmii_rx_ctl_buff;
<span style="margin-left:8px;"></span>1004                      bit          buffer_en = 0    ;
<span style="margin-left:8px;"></span>1005                    
<span style="margin-left:8px;"></span>1006                    	logic [ 3:0] rgmii_txd        ;
<span style="margin-left:8px;"></span>1007                    	logic        rgmii_tx_ctl     ;
<span style="margin-left:8px;"></span>1008                    	logic [ 3:0] rgmii_rxd        ;
<span style="margin-left:8px;"></span>1009                    	logic        rgmii_rx_ctl     ;
<span style="margin-left:8px;"></span>1010                      logic        rgmii_rxc        ; 
<span style="margin-left:8px;"></span>1011                    	logic        rgmii_rx_ctl_vip ;
<span style="margin-left:8px;"></span>1012                      logic [ 3:0] rgmii_rxd_vip    ; 
<span style="margin-left:8px;"></span>1013                    
<span style="margin-left:8px;"></span>1014                      assign rgmii_rxc     =  (DUT.config_ss.gbe_u.gem_top_u.speed_mode == 2 )        ? clk_125mhz        : 
<span style="margin-left:8px;"></span>1015                                              (DUT.config_ss.gbe_u.gem_top_u.speed_mode == 1 )        ? clk_25mhz         :
<span style="margin-left:8px;"></span>1016                                                                                                        clk_2_5mhz        ;
<span style="margin-left:8px;"></span>1017                      assign rgmii_rxd     =  !DUT.config_ss.gbe_u.gem_top_u.loopback                 ? rgmii_rxd_vip     : 
<span style="margin-left:8px;"></span>1018                                               DUT.config_ss.gbe_u.gem_top_u.half_duplex &amp;&amp; buffer_en ? rgmii_rxd_buff    :
<span style="margin-left:8px;"></span>1019                                                                                                        rgmii_txd         ;
<span style="margin-left:8px;"></span>1020                      assign rgmii_rx_ctl  =  !DUT.config_ss.gbe_u.gem_top_u.loopback                 ? rgmii_rx_ctl_vip  :
<span style="margin-left:8px;"></span>1021                                               DUT.config_ss.gbe_u.gem_top_u.half_duplex &amp;&amp; buffer_en ? rgmii_rx_ctl_buff : 
<span style="margin-left:8px;"></span>1022                                                                                                        rgmii_tx_ctl      ;                                                               
<span style="margin-left:8px;"></span>1023                    `ifdef GBE_VIP_INCLUDE  
<span style="margin-left:8px;"></span>1024                      assign phy_ethernet_if.rx_lane[3:0]    = !DUT.config_ss.gbe_u.gem_top_u.loopback ? rgmii_txd    : '0;
<span style="margin-left:8px;"></span>1025                      assign phy_ethernet_if.rx_lane[4]      = !DUT.config_ss.gbe_u.gem_top_u.loopback ? rgmii_tx_ctl : '0;
<span style="margin-left:8px;"></span>1026                    
<span style="margin-left:8px;"></span>1027                      assign rgmii_rxd_vip    = phy_ethernet_if.tx_lane[3:0];
<span style="margin-left:8px;"></span>1028                      assign rgmii_rx_ctl_vip = phy_ethernet_if.tx_lane[4]  ;
<span style="margin-left:8px;"></span>1029                     `else
<span style="margin-left:8px;"></span>1030                      assign rgmii_rxd_vip    = '0;
<span style="margin-left:8px;"></span>1031                      assign rgmii_rx_ctl_vip = '0;
<span style="margin-left:8px;"></span>1032                    `endif                                                                         
<span style="margin-left:8px;"></span>1033                    
<span style="margin-left:8px;"></span>1034                    bit [3:0] ethpkt_Queue[$];
<span style="margin-left:8px;"></span>1035                    bit [31:0] cnt;
<span style="margin-left:8px;"></span>1036                    reg rgmii_tx_ctl_reg;
<span style="margin-left:8px;"></span>1037                    bit tx_done;
<span style="margin-left:8px;"></span>1038                    reg rx_send_en;
<span style="margin-left:8px;"></span>1039                    
<span style="margin-left:8px;"></span>1040                    assign tx_done = rgmii_tx_ctl_reg &amp; !rgmii_tx_ctl;
<span style="margin-left:8px;"></span>1041                    always@(posedge DUT.rgmii_rxc or negedge DUT.rgmii_rxc)
<span style="margin-left:8px;"></span>1042       1/1            rgmii_tx_ctl_reg &lt;= rgmii_tx_ctl; 
<span style="margin-left:8px;"></span>1043                    
<span style="margin-left:8px;"></span>1044                    always@(posedge DUT.rgmii_rxc or negedge DUT.rgmii_rxc)
<span style="margin-left:8px;"></span>1045       1/1            if(tx_done)
<span style="margin-left:8px;"></span>1046       1/1              cnt &lt;= 100;
<span style="margin-left:8px;"></span>1047       1/1            else if (cnt &gt; '0)
<span style="margin-left:8px;"></span>1048       1/1              cnt &lt;= cnt - 1'b1;  
                        MISSING_ELSE
<span style="margin-left:8px;"></span>1049                    
<span style="margin-left:8px;"></span>1050                    
<span style="margin-left:8px;"></span>1051                    always@(posedge DUT.rgmii_rxc or negedge DUT.rgmii_rxc)
<span style="margin-left:8px;"></span>1052       1/1            if ((cnt == 32'd1) &amp;&amp; (ethpkt_Queue.size()&gt;0) &amp;&amp; DUT.config_ss.gbe_u.gem_top_u.half_duplex)
<span style="margin-left:8px;"></span>1053       1/1              rx_send_en &lt;= 1'b1;
<span style="margin-left:8px;"></span>1054       1/1            else if(ethpkt_Queue.size() == 0)
<span style="margin-left:8px;"></span>1055       1/1              rx_send_en &lt;= 1'b0;
                        MISSING_ELSE
<span style="margin-left:8px;"></span>1056                    
<span style="margin-left:8px;"></span>1057                    always@(posedge DUT.rgmii_rxc or negedge DUT.rgmii_rxc)
<span style="margin-left:8px;"></span>1058       1/1            if(rgmii_tx_ctl &amp;&amp; DUT.config_ss.gbe_u.gem_top_u.half_duplex)
<span style="margin-left:8px;"></span>1059       1/1              ethpkt_Queue.push_back(rgmii_txd);
                        MISSING_ELSE
<span style="margin-left:8px;"></span>1060                    
<span style="margin-left:8px;"></span>1061                    
<span style="margin-left:8px;"></span>1062                    always@(posedge DUT.rgmii_rxc or negedge DUT.rgmii_rxc)
<span style="margin-left:8px;"></span>1063       1/1            if(rx_send_en &amp;&amp; ethpkt_Queue.size()&gt;0 &amp;&amp; !rgmii_tx_ctl &amp;&amp; DUT.config_ss.gbe_u.gem_top_u.half_duplex)
<span style="margin-left:8px;"></span>1064                      begin
<span style="margin-left:8px;"></span>1065       1/1              rgmii_rxd_buff    &lt;= ethpkt_Queue.pop_front();
<span style="margin-left:8px;"></span>1066       1/1              rgmii_rx_ctl_buff &lt;= 1'b1;
<span style="margin-left:8px;"></span>1067                      end
<span style="margin-left:8px;"></span>1068                      else
<span style="margin-left:8px;"></span>1069                      begin
<span style="margin-left:8px;"></span>1070       1/1              rgmii_rxd_buff    &lt;= 4'h0;
<span style="margin-left:8px;"></span>1071       1/1              rgmii_rx_ctl_buff &lt;= 1'b0;
<span style="margin-left:8px;"></span>1072                      end
<span style="margin-left:8px;"></span>1073                    
<span style="margin-left:8px;"></span>1074                    
<span style="margin-left:8px;"></span>1075                    wire mdio_in,mdio_en,mdio_out,mdio_mdc;
<span style="margin-left:8px;"></span>1076                    `ifdef GBE_VIP_INCLUDE
<span style="margin-left:8px;"></span>1077                    tb_inout_pad mdio_pad (.O(mdio_in),    .I(mdio_out),    .IO(phy_ethernet_if.mdio_dinout),    .E(mdio_en),    .PU(1'b1), .PD(1'b0));
<span style="margin-left:8px;"></span>1078                    assign phy_ethernet_if.mdio_clk = mdio_mdc;
<span style="margin-left:8px;"></span>1079                    assign mdio_in = phy_ethernet_if.mdio_dinout;
<span style="margin-left:8px;"></span>1080                    `else
<span style="margin-left:8px;"></span>1081                    assign mdio_in = 1'b1;
<span style="margin-left:8px;"></span>1082                    `endif
<span style="margin-left:8px;"></span>1083                    //assign mdio = (mdio_en &amp; ~mdio_out)?1'b0:1'bz;
<span style="margin-left:8px;"></span>1084                    //assign mdio = mdio_en ? mdio_out : 1'bz;
<span style="margin-left:8px;"></span>1085                      soc_ss DUT (
<span style="margin-left:8px;"></span>1086                        .clk_sel0                   (bit'(config_ss_env_intf.clk_sel[0])),
<span style="margin-left:8px;"></span>1087                        .clk_sel1                   (bit'(config_ss_env_intf.clk_sel[1])),
<span style="margin-left:8px;"></span>1088                        .clk_osc                    (config_ss_env_intf.clk_osc_intf.clock),
<span style="margin-left:8px;"></span>1089                        .clk_xtal_ref               (config_ss_env_intf.rs_pll_intf.fref),
<span style="margin-left:8px;"></span>1090                        .clk_pll_soc_ref            (clk_soc_pll_ref),
<span style="margin-left:8px;"></span>1091                        .rst_n_poweron              (config_ss_env_intf.rs_pll_intf.rst_por),
<span style="margin-left:8px;"></span>1092                      `ifdef BYPASS_PLL
<span style="margin-left:8px;"></span>1093                          .clk_soc_pll0           (clk_0), //(config_ss_env_intf.rs_pll_intf.clk_fout[3]),
<span style="margin-left:8px;"></span>1094                          .clk_soc_pll1           (clk_1), //(config_ss_env_intf.rs_pll_intf.clk_fout[1]),
<span style="margin-left:8px;"></span>1095                      `else
<span style="margin-left:8px;"></span>1096                          .clk_soc_pll0           (config_ss_env_intf.rs_pll_intf.clk_fout[0]),
<span style="margin-left:8px;"></span>1097                          .clk_soc_pll1           (config_ss_env_intf.rs_pll_intf.clk_fout[1]),
<span style="margin-left:8px;"></span>1098                      `endif
<span style="margin-left:8px;"></span>1099                    `ifdef FPGA_BFMs_INCLUDE      
<span style="margin-left:8px;"></span>1100                          // input FPGA clocks
<span style="margin-left:8px;"></span>1101                          .clk_fpga0              (fpga_clk0),
<span style="margin-left:8px;"></span>1102                          .clk_fpga1              (fpga_clk1),
<span style="margin-left:8px;"></span>1103                          .clk_fpga_fabric_m0     (fpga_clk0),
<span style="margin-left:8px;"></span>1104                          .clk_fpga_fabric_m1     (fpga_clk1),     
<span style="margin-left:8px;"></span>1105                    `else     
<span style="margin-left:8px;"></span>1106                          // input FPGA clocks
<span style="margin-left:8px;"></span>1107                          .clk_fpga0              (config_ss_env_intf.clk_fpga0_intf.clock),
<span style="margin-left:8px;"></span>1108                          .clk_fpga1              (config_ss_env_intf.clk_fpga1_intf.clock),
<span style="margin-left:8px;"></span>1109                          .clk_fpga_fabric_m0     (config_ss_env_intf.clk_fpga0_intf.clock),
<span style="margin-left:8px;"></span>1110                          .clk_fpga_fabric_m1     (config_ss_env_intf.clk_fpga1_intf.clock),
<span style="margin-left:8px;"></span>1111                    `endif       
<span style="margin-left:8px;"></span>1112                          .clk_fpga_s             (config_ss_env_intf.clk_fpga_s_intf.clock),
<span style="margin-left:8px;"></span>1113                          .clk_fpga_fabric_s0     (config_ss_env_intf.clk_fpga_s_intf.clock),
<span style="margin-left:8px;"></span>1114                          .clk_fpga_fabric_fcb_pcb(fpga_clk0),
<span style="margin-left:8px;"></span>1115                          .clk_fpga_fabric_irq    (fpga_clk0),
<span style="margin-left:8px;"></span>1116                          .clk_fpga_fabric_dma    (fpga_clk0),
<span style="margin-left:8px;"></span>1117                          .clk_fpga_fabric_ace    (fpga_clk0),
<span style="margin-left:8px;"></span>1118                          .rst_n_fpga_fabric_m0   (config_ss_env_intf.rs_pll_intf.rst_por), 
<span style="margin-left:8px;"></span>1119                          .rst_n_fpga_fabric_m1   (config_ss_env_intf.rs_pll_intf.rst_por),
<span style="margin-left:8px;"></span>1120                          .rst_n_fpga_fabric_s0   (config_ss_env_intf.rs_pll_intf.rst_por),
<span style="margin-left:8px;"></span>1121                          .rst_n_fpga_fabric_fcb_pcb(config_ss_env_intf.rs_pll_intf.rst_por),
<span style="margin-left:8px;"></span>1122                          .rst_n_fpga_fabric_irq  (config_ss_env_intf.rs_pll_intf.rst_por),
<span style="margin-left:8px;"></span>1123                          .rst_n_fpga_fabric_dma  (config_ss_env_intf.rs_pll_intf.rst_por),
<span style="margin-left:8px;"></span>1124                          .rst_n_fpga_fabric_ace  (config_ss_env_intf.rs_pll_intf.rst_por),      
<span style="margin-left:8px;"></span>1125                          //
<span style="margin-left:8px;"></span>1126                          .test_mode              (config_ss_env_intf.test_mode),
<span style="margin-left:8px;"></span>1127                          // pll control signals
<span style="margin-left:8px;"></span>1128                          .soc_pll_ctl_dacen         (config_ss_env_intf.rs_pll_intf.ctl_dacen),
<span style="margin-left:8px;"></span>1129                          .soc_pll_ctl_dskewcalbyp   (config_ss_env_intf.rs_pll_intf.ctl_dskewcalbyp ),
<span style="margin-left:8px;"></span>1130                          .soc_pll_ctl_dskewcalcnt   (config_ss_env_intf.rs_pll_intf.ctl_dskewcalcnt ),
<span style="margin-left:8px;"></span>1131                          .soc_pll_ctl_dskewcalen    (config_ss_env_intf.rs_pll_intf.ctl_dskewcalen  ),
<span style="margin-left:8px;"></span>1132                          .soc_pll_ctl_dskewcalin    (config_ss_env_intf.rs_pll_intf.ctl_dskewcalin  ),
<span style="margin-left:8px;"></span>1133                          .soc_pll_ctl_dskewfastcal  (config_ss_env_intf.rs_pll_intf.ctl_dskewfastcal),
<span style="margin-left:8px;"></span>1134                          .soc_pll_ctl_dsmen         (config_ss_env_intf.rs_pll_intf.ctl_dsmen       ),
<span style="margin-left:8px;"></span>1135                          .soc_pll_ctl_pllen         (config_ss_env_intf.rs_pll_intf.ctl_pllen       ),
<span style="margin-left:8px;"></span>1136                          .soc_pll_ctl_fouten        (config_ss_env_intf.rs_pll_intf.ctl_fouten      ),
<span style="margin-left:8px;"></span>1137                          .soc_pll_ctl_foutvcobyp    (config_ss_env_intf.rs_pll_intf.ctl_foutvcobyp  ),
<span style="margin-left:8px;"></span>1138                          .soc_pll_ctl_foutvcoen     (config_ss_env_intf.rs_pll_intf.ctl_foutvcoen   ),
<span style="margin-left:8px;"></span>1139                          .soc_pll_ctl_refdiv        (config_ss_env_intf.rs_pll_intf.ctl_refdiv      ),
<span style="margin-left:8px;"></span>1140                          .soc_pll_ctl_frac          (config_ss_env_intf.rs_pll_intf.ctl_frac        ),
<span style="margin-left:8px;"></span>1141                          .soc_pll_ctl_postdiv0      (config_ss_env_intf.rs_pll_intf.ctl_postdiv0    ),
<span style="margin-left:8px;"></span>1142                          .soc_pll_ctl_postdiv1      (config_ss_env_intf.rs_pll_intf.ctl_postdiv1    ),
<span style="margin-left:8px;"></span>1143                          .soc_pll_ctl_fbdiv         (config_ss_env_intf.rs_pll_intf.ctl_fbdiv       ),
<span style="margin-left:8px;"></span>1144                          // pll status signals
<span style="margin-left:8px;"></span>1145                          .soc_pll_status_dskewcalout (config_ss_env_intf.rs_pll_intf.status_dskewcalout ),
<span style="margin-left:8px;"></span>1146                          .soc_pll_status_dskewcallock(config_ss_env_intf.rs_pll_intf.status_dskewcallock),
<span style="margin-left:8px;"></span>1147                    `ifdef BYPASS_PLL
<span style="margin-left:8px;"></span>1148                          .soc_pll_status_lock        (aresetn),
<span style="margin-left:8px;"></span>1149                    `else
<span style="margin-left:8px;"></span>1150                          .soc_pll_status_lock        (config_ss_env_intf.rs_pll_intf.status_lock        ),
<span style="margin-left:8px;"></span>1151                    `endif
<span style="margin-left:8px;"></span>1152                    
<span style="margin-left:8px;"></span>1153                          // I2C interface signals
<span style="margin-left:8px;"></span>1154                          .scl_o                      (scl_o),
<span style="margin-left:8px;"></span>1155                          .scl_i                      (scl_i),
<span style="margin-left:8px;"></span>1156                          // QSPI interface signals
<span style="margin-left:8px;"></span>1157                          .spi_clk_in                 (spi_clk_in  ),
<span style="margin-left:8px;"></span>1158                          .spi_clk_oe                 (spi_clk_oe  ),
<span style="margin-left:8px;"></span>1159                          .spi_clk_out                (spi_clk_out ),
<span style="margin-left:8px;"></span>1160                          // GPIO interface signals
<span style="margin-left:8px;"></span>1161                          .gpio_pulldown              (gpio_vif.gpio_pulldown ),
<span style="margin-left:8px;"></span>1162                          .gpio_pullup                (gpio_vif.gpio_pullup ),
<span style="margin-left:8px;"></span>1163                    `ifdef GPT_VIP_INCLUDE
<span style="margin-left:8px;"></span>1164                          .pit_pause                  (gpt_if.gpt_pause ),
<span style="margin-left:8px;"></span>1165                          .rtc_clk                    (gpt_if.extclk),
<span style="margin-left:8px;"></span>1166                    `else
<span style="margin-left:8px;"></span>1167                          .pit_pause                  ( '0 ),
<span style="margin-left:8px;"></span>1168                    `endif
<span style="margin-left:8px;"></span>1169                          // GbE interface signals
<span style="margin-left:8px;"></span>1170                          .rgmii_txd                  (rgmii_txd    ),
<span style="margin-left:8px;"></span>1171                          .rgmii_tx_ctl               (rgmii_tx_ctl ),
<span style="margin-left:8px;"></span>1172                          .rgmii_rxd                  (rgmii_rxd    ),
<span style="margin-left:8px;"></span>1173                          .rgmii_rx_ctl               (rgmii_rx_ctl ),
<span style="margin-left:8px;"></span>1174                          .rgmii_rxc                  (rgmii_rxc    ),
<span style="margin-left:8px;"></span>1175                    
<span style="margin-left:8px;"></span>1176                          .mdio_mdc                   (mdio_mdc),    
<span style="margin-left:8px;"></span>1177                          .mdio_in                    (mdio_in),
<span style="margin-left:8px;"></span>1178                          .mdio_out                   (mdio_out),            
<span style="margin-left:8px;"></span>1179                          .mdio_en                    (mdio_en),
<span style="margin-left:8px;"></span>1180                          
<span style="margin-left:8px;"></span>1181                          // USB interface signals
<span style="margin-left:8px;"></span>1182                          .usb_dp                     (),
<span style="margin-left:8px;"></span>1183                          .usb_dn                     (),
<span style="margin-left:8px;"></span>1184                          .usb_xtal_in                ( '0 ),
<span style="margin-left:8px;"></span>1185                          // configuration interface signals
<span style="margin-left:8px;"></span>1186                        
<span style="margin-left:8px;"></span>1187                           //FCB
<span style="margin-left:8px;"></span>1188                           .fcb_clk_o                 (),
<span style="margin-left:8px;"></span>1189                           .fcb_data_o                (),
<span style="margin-left:8px;"></span>1190                           .fcb_cmd_o                 (),
<span style="margin-left:8px;"></span>1191                           .fcb_clk_i                 ('{default : 'h0}),
<span style="margin-left:8px;"></span>1192                           .fcb_data_i                ('{default : 'h0}),
<span style="margin-left:8px;"></span>1193                           .fcb_rst_n                 (),
<span style="margin-left:8px;"></span>1194                           //ICB
<span style="margin-left:8px;"></span>1195                           .icb_clk_o                 (),
<span style="margin-left:8px;"></span>1196                           .icb_data_o                (),
<span style="margin-left:8px;"></span>1197                           .icb_cmd_o                 (),
<span style="margin-left:8px;"></span>1198                           .icb_clk_i                 ('{default : 'h0}),
<span style="margin-left:8px;"></span>1199                           .icb_data_i                ('{default : 'h0}),
<span style="margin-left:8px;"></span>1200                           .icb_rst_n                 (),
<span style="margin-left:8px;"></span>1201                           //PCB
<span style="margin-left:8px;"></span>1202                           .pl_data_o                 (pcb_if.pl_data_o),
<span style="margin-left:8px;"></span>1203                           .pl_addr_o                 (pcb_if.pl_addr_o),
<span style="margin-left:8px;"></span>1204                           .pl_ena_o                  (pcb_if.pl_ena_o),
<span style="margin-left:8px;"></span>1205                           .pl_clk_o                  (pcb_if.pl_clk_o),
<span style="margin-left:8px;"></span>1206                           .pl_ren_o                  (pcb_if.pl_ren_o),
<span style="margin-left:8px;"></span>1207                           .pl_wen_o                  (pcb_if.pl_wen_o),
<span style="margin-left:8px;"></span>1208                           .pl_data_i                 (pcb_if.pl_data_i),
<span style="margin-left:8px;"></span>1209                           .pl_init_o                 (pcb_if.pl_init_o),
<span style="margin-left:8px;"></span>1210                          // ccb
<span style="margin-left:8px;"></span>1211                           .ccb_pll0_dskewcalin       (),
<span style="margin-left:8px;"></span>1212                           .ccb_pll0_pllen            (),
<span style="margin-left:8px;"></span>1213                           .ccb_pll0_dsmen            (),
<span style="margin-left:8px;"></span>1214                           .ccb_pll0_dskewfastcal     (),
<span style="margin-left:8px;"></span>1215                           .ccb_pll0_dskewcalen       (),
<span style="margin-left:8px;"></span>1216                           .ccb_pll0_dskewcalcnt      (),
<span style="margin-left:8px;"></span>1217                           .ccb_pll0_dskewcalbyp      (),
<span style="margin-left:8px;"></span>1218                           .ccb_pll0_dacen            (),
<span style="margin-left:8px;"></span>1219                           .ccb_pll0_refdiv           (),
<span style="margin-left:8px;"></span>1220                           .ccb_pll0_foutvcoen        (),
<span style="margin-left:8px;"></span>1221                           .ccb_pll0_foutvcobyp       (),
<span style="margin-left:8px;"></span>1222                           .ccb_pll0_fouten           (),
<span style="margin-left:8px;"></span>1223                           .ccb_pll0_frac             (),
<span style="margin-left:8px;"></span>1224                           .ccb_pll0_fbdiv            (),
<span style="margin-left:8px;"></span>1225                           .ccb_pll0_postdiv3         (),
<span style="margin-left:8px;"></span>1226                           .ccb_pll0_postdiv2         (),
<span style="margin-left:8px;"></span>1227                           .ccb_pll0_postdiv1         (),
<span style="margin-left:8px;"></span>1228                           .ccb_pll0_postdiv0         (),
<span style="margin-left:8px;"></span>1229                           .ccb_pll0_lock             ('h0),
<span style="margin-left:8px;"></span>1230                           .ccb_pll0_dskewcallock     ('h0),
<span style="margin-left:8px;"></span>1231                           .ccb_pll0_dskewcalout      ('h0),
<span style="margin-left:8px;"></span>1232                           .ccb_pll1_dskewcalin       (),
<span style="margin-left:8px;"></span>1233                           .ccb_pll1_pllen            (),
<span style="margin-left:8px;"></span>1234                           .ccb_pll1_dsmen            (),
<span style="margin-left:8px;"></span>1235                           .ccb_pll1_dskewfastcal     (),
<span style="margin-left:8px;"></span>1236                           .ccb_pll1_dskewcalen       (),
<span style="margin-left:8px;"></span>1237                           .ccb_pll1_dskewcalcnt      (),
<span style="margin-left:8px;"></span>1238                           .ccb_pll1_dskewcalbyp      (),
<span style="margin-left:8px;"></span>1239                           .ccb_pll1_dacen            (),
<span style="margin-left:8px;"></span>1240                           .ccb_pll1_refdiv           (),
<span style="margin-left:8px;"></span>1241                           .ccb_pll1_foutvcoen        (),
<span style="margin-left:8px;"></span>1242                           .ccb_pll1_foutvcobyp       (),
<span style="margin-left:8px;"></span>1243                           .ccb_pll1_fouten           (),
<span style="margin-left:8px;"></span>1244                           .ccb_pll1_frac             (),
<span style="margin-left:8px;"></span>1245                           .ccb_pll1_fbdiv            (),
<span style="margin-left:8px;"></span>1246                           .ccb_pll1_postdiv3         (),
<span style="margin-left:8px;"></span>1247                           .ccb_pll1_postdiv2         (),
<span style="margin-left:8px;"></span>1248                           .ccb_pll1_postdiv1         (),
<span style="margin-left:8px;"></span>1249                           .ccb_pll1_postdiv0         (),
<span style="margin-left:8px;"></span>1250                           .ccb_pll1_lock             ('h0),
<span style="margin-left:8px;"></span>1251                           .ccb_pll1_dskewcallock     ('h0),
<span style="margin-left:8px;"></span>1252                           .ccb_pll1_dskewcalout      ('h0),
<span style="margin-left:8px;"></span>1253                           .ccb_pll2_dskewcalin       (),
<span style="margin-left:8px;"></span>1254                           .ccb_pll2_pllen            (),
<span style="margin-left:8px;"></span>1255                           .ccb_pll2_dsmen            (),
<span style="margin-left:8px;"></span>1256                           .ccb_pll2_dskewfastcal     (),
<span style="margin-left:8px;"></span>1257                           .ccb_pll2_dskewcalen       (),
<span style="margin-left:8px;"></span>1258                           .ccb_pll2_dskewcalcnt      (),
<span style="margin-left:8px;"></span>1259                           .ccb_pll2_dskewcalbyp      (),
<span style="margin-left:8px;"></span>1260                           .ccb_pll2_dacen            (),
<span style="margin-left:8px;"></span>1261                           .ccb_pll2_refdiv           (),
<span style="margin-left:8px;"></span>1262                           .ccb_pll2_foutvcoen        (),
<span style="margin-left:8px;"></span>1263                           .ccb_pll2_foutvcobyp       (),
<span style="margin-left:8px;"></span>1264                           .ccb_pll2_fouten           (),
<span style="margin-left:8px;"></span>1265                           .ccb_pll2_frac             (),
<span style="margin-left:8px;"></span>1266                           .ccb_pll2_fbdiv            (),
<span style="margin-left:8px;"></span>1267                           .ccb_pll2_postdiv3         (),
<span style="margin-left:8px;"></span>1268                           .ccb_pll2_postdiv2         (),
<span style="margin-left:8px;"></span>1269                           .ccb_pll2_postdiv1         (),
<span style="margin-left:8px;"></span>1270                           .ccb_pll2_postdiv0         (),
<span style="margin-left:8px;"></span>1271                           .ccb_pll2_lock             ('h0),
<span style="margin-left:8px;"></span>1272                           .ccb_pll2_dskewcallock     ('h0),
<span style="margin-left:8px;"></span>1273                           .ccb_pll2_dskewcalout      ('h0),
<span style="margin-left:8px;"></span>1274                           .ccb_pll3_dskewcalin       (),
<span style="margin-left:8px;"></span>1275                           .ccb_pll3_pllen            (),
<span style="margin-left:8px;"></span>1276                           .ccb_pll3_dsmen            (),
<span style="margin-left:8px;"></span>1277                           .ccb_pll3_dskewfastcal     (),
<span style="margin-left:8px;"></span>1278                           .ccb_pll3_dskewcalen       (),
<span style="margin-left:8px;"></span>1279                           .ccb_pll3_dskewcalcnt      (),
<span style="margin-left:8px;"></span>1280                           .ccb_pll3_dskewcalbyp      (),
<span style="margin-left:8px;"></span>1281                           .ccb_pll3_dacen            (),
<span style="margin-left:8px;"></span>1282                           .ccb_pll3_refdiv           (),
<span style="margin-left:8px;"></span>1283                           .ccb_pll3_foutvcoen        (),
<span style="margin-left:8px;"></span>1284                           .ccb_pll3_foutvcobyp       (),
<span style="margin-left:8px;"></span>1285                           .ccb_pll3_fouten           (),
<span style="margin-left:8px;"></span>1286                           .ccb_pll3_frac             (),
<span style="margin-left:8px;"></span>1287                           .ccb_pll3_fbdiv            (),
<span style="margin-left:8px;"></span>1288                           .ccb_pll3_postdiv3         (),
<span style="margin-left:8px;"></span>1289                           .ccb_pll3_postdiv2         (),
<span style="margin-left:8px;"></span>1290                           .ccb_pll3_postdiv1         (),
<span style="margin-left:8px;"></span>1291                           .ccb_pll3_postdiv0         (),
<span style="margin-left:8px;"></span>1292                           .ccb_pll3_lock             ('h0),
<span style="margin-left:8px;"></span>1293                           .ccb_pll3_dskewcallock     ('h0),
<span style="margin-left:8px;"></span>1294                           .ccb_pll3_dskewcalout      ('h0),      
<span style="margin-left:8px;"></span>1295                    
<span style="margin-left:8px;"></span>1296                       // .cfg_blsr_region_0_o     (fcb_config_if.cfg_blsr_region_0_i), 
<span style="margin-left:8px;"></span>1297                       // .cfg_wlsr_region_0_o     (fcb_config_if.cfg_wlsr_region_0_i), 
<span style="margin-left:8px;"></span>1298                       // .cfg_done_o              (fcb_config_if.cfg_done_i), 
<span style="margin-left:8px;"></span>1299                       // .cfg_rst_no              (fcb_config_if.cfg_rst_ni), 
<span style="margin-left:8px;"></span>1300                       // .cfg_blsr_region_0_clk_o (fcb_config_if.cfg_blsr_region_0_clk_i), 
<span style="margin-left:8px;"></span>1301                       // .cfg_wlsr_region_0_clk_o (fcb_config_if.cfg_wlsr_region_0_clk_i), 
<span style="margin-left:8px;"></span>1302                       // .cfg_blsr_region_0_wen_o (fcb_config_if.cfg_blsr_region_0_wen_i), 
<span style="margin-left:8px;"></span>1303                       // .cfg_blsr_region_0_ren_o (fcb_config_if.cfg_blsr_region_0_ren_i), 
<span style="margin-left:8px;"></span>1304                       // .cfg_wlsr_region_0_wen_o (fcb_config_if.cfg_wlsr_region_0_wen_i),
<span style="margin-left:8px;"></span>1305                       // .cfg_wlsr_region_0_ren_o (fcb_config_if.cfg_wlsr_region_0_ren_i),
<span style="margin-left:8px;"></span>1306                       // //Inputs
<span style="margin-left:8px;"></span>1307                       // .cfg_blsr_region_0_i     (fcb_config_if.cfg_blsr_region_0_o), 
<span style="margin-left:8px;"></span>1308                       // .cfg_wlsr_region_0_i     (fcb_config_if.cfg_wlsr_region_0_o), 
<span style="margin-left:8px;"></span>1309                    
<span style="margin-left:8px;"></span>1310                          // JTAG intf
<span style="margin-left:8px;"></span>1311                          .jtag_control (),
<span style="margin-left:8px;"></span>1312                          .acpu_jtag_tck (0),
<span style="margin-left:8px;"></span>1313                          .acpu_jtag_tdi (0),
<span style="margin-left:8px;"></span>1314                          .acpu_jtag_tdo (),
<span style="margin-left:8px;"></span>1315                          .acpu_jtag_tms (),
<span style="margin-left:8px;"></span>1316                          .bcpu_jtag_tck (0),
<span style="margin-left:8px;"></span>1317                          .bcpu_jtag_tdi (0),
<span style="margin-left:8px;"></span>1318                          .bcpu_jtag_tdo (),
<span style="margin-left:8px;"></span>1319                          .bcpu_jtag_tms (),
<span style="margin-left:8px;"></span>1320                        // ATB interface
<span style="margin-left:8px;"></span>1321                        .atclk                      ( '0 ),
<span style="margin-left:8px;"></span>1322                        .atclken                    ( '0 ),
<span style="margin-left:8px;"></span>1323                        .atresetn                   ( '0 ),
<span style="margin-left:8px;"></span>1324                        .atbytes                    ( ),
<span style="margin-left:8px;"></span>1325                        .atdata                     ( ),
<span style="margin-left:8px;"></span>1326                        .atid                       ( ),
<span style="margin-left:8px;"></span>1327                        .atready                    ( '0 ),
<span style="margin-left:8px;"></span>1328                        .atvalid                    ( ),
<span style="margin-left:8px;"></span>1329                        .afvalid                    ( '0 ),
<span style="margin-left:8px;"></span>1330                        .afready                    ( ),
<span style="margin-left:8px;"></span>1331                        // DDR interface
<span style="margin-left:8px;"></span>1332                        .pad_mem_ctl  		(ddr_model.mem_CTL),		
<span style="margin-left:8px;"></span>1333                        .pad_mem_clk  		(ddr_model.mem_CLK),
<span style="margin-left:8px;"></span>1334                        .pad_mem_clk_n		(ddr_model.mem_CLK_N),
<span style="margin-left:8px;"></span>1335                        .pad_mem_dm   		(ddr_model.mem_DM),
<span style="margin-left:8px;"></span>1336                        .pad_mem_dq   		(ddr_model.mem_DQ),
<span style="margin-left:8px;"></span>1337                        .pad_mem_dqs  		(ddr_model.mem_DQS),
<span style="margin-left:8px;"></span>1338                        .pad_mem_dqs_n		(ddr_model.mem_DQS_N),
<span style="margin-left:8px;"></span>1339                        `ifdef DDR3
<span style="margin-left:8px;"></span>1340                        .dti_ext_vref               ( '1 ),
<span style="margin-left:8px;"></span>1341                        `elsif LPDDR3
<span style="margin-left:8px;"></span>1342                        .dti_ext_vref               ( '1 ),
<span style="margin-left:8px;"></span>1343                        `else
<span style="margin-left:8px;"></span>1344                        .dti_ext_vref               ( '0 ),
<span style="margin-left:8px;"></span>1345                        `endif
<span style="margin-left:8px;"></span>1346                        .clockdr_ctl                ( '0 ),
<span style="margin-left:8px;"></span>1347                        .clockdr_clk                ( '0 ),
<span style="margin-left:8px;"></span>1348                        .clockdr_dm                 ( '0 ),
<span style="margin-left:8px;"></span>1349                        .clockdr_dq                 ( '0 ),
<span style="margin-left:8px;"></span>1350                        .clockdr_dqs                ( '0 ),
<span style="margin-left:8px;"></span>1351                        .jtag_si_ctl                ( '0 ),
<span style="margin-left:8px;"></span>1352                        .jtag_si_clk                ( '0 ),
<span style="margin-left:8px;"></span>1353                        .jtag_si_dm                 ( '0 ),
<span style="margin-left:8px;"></span>1354                        .jtag_si_dq                 ( '0 ),
<span style="margin-left:8px;"></span>1355                        .jtag_si_dqs                ( '0 ),
<span style="margin-left:8px;"></span>1356                        .jtag_so_ctl                (),
<span style="margin-left:8px;"></span>1357                        .jtag_so_clk                (),
<span style="margin-left:8px;"></span>1358                        .jtag_so_dm                 (),
<span style="margin-left:8px;"></span>1359                        .jtag_so_dq                 (),
<span style="margin-left:8px;"></span>1360                        .jtag_so_dqs                (),
<span style="margin-left:8px;"></span>1361                        .si_clk                     ( '0 ),
<span style="margin-left:8px;"></span>1362                        .si_ctl                     ( '0 ),
<span style="margin-left:8px;"></span>1363                        .si_dm                      ( '0 ),
<span style="margin-left:8px;"></span>1364                        .si_dq                      ( '0 ),
<span style="margin-left:8px;"></span>1365                        .si_rd                      ( '0 ),
<span style="margin-left:8px;"></span>1366                        .si_wr                      ( '0 ),
<span style="margin-left:8px;"></span>1367                        .so_clk                     (),
<span style="margin-left:8px;"></span>1368                        .so_ctl                     (),
<span style="margin-left:8px;"></span>1369                        .so_dm                      (),
<span style="margin-left:8px;"></span>1370                        .so_dq                      (),
<span style="margin-left:8px;"></span>1371                        .so_rd                      (),
<span style="margin-left:8px;"></span>1372                        .so_wr                      (),
<span style="margin-left:8px;"></span>1373                        .t_cgctl_ctl                ( '0  ),
<span style="margin-left:8px;"></span>1374                        .t_cgctl_dq                 ( '0  ),
<span style="margin-left:8px;"></span>1375                        .t_rctl_ctl                 ( '0  ),
<span style="margin-left:8px;"></span>1376                        .t_rctl_dq                  ( '0  ),
<span style="margin-left:8px;"></span>1377                        .mode_ctl                   ( '0 ),
<span style="margin-left:8px;"></span>1378                        .mode_clk                   ( '0 ),
<span style="margin-left:8px;"></span>1379                        .mode_dm                    ( '0 ),
<span style="margin-left:8px;"></span>1380                        .mode_dq                    ( '0 ),
<span style="margin-left:8px;"></span>1381                        .mode_dqs                   ( '0 ),
<span style="margin-left:8px;"></span>1382                        .mode_i_dm                  ( '0 ),
<span style="margin-left:8px;"></span>1383                        .mode_i_dq                  ( '0 ),
<span style="margin-left:8px;"></span>1384                        .mode_i_dqs                 ( '0 ),
<span style="margin-left:8px;"></span>1385                        .pad_ref                    ( '0 ),
<span style="margin-left:8px;"></span>1386                        .se                         ( '0 ),
<span style="margin-left:8px;"></span>1387                        .se_ck                      ( '0 ),
<span style="margin-left:8px;"></span>1388                        .shiftdr_ctl                ( '0 ),
<span style="margin-left:8px;"></span>1389                        .shiftdr_clk                ( '0 ),
<span style="margin-left:8px;"></span>1390                        .shiftdr_dm                 ( '0 ),
<span style="margin-left:8px;"></span>1391                        .shiftdr_dq                 ( '0 ),
<span style="margin-left:8px;"></span>1392                        .shiftdr_dqs                ( '0 ),
<span style="margin-left:8px;"></span>1393                        .updatedr_ctl               ( '0 ),
<span style="margin-left:8px;"></span>1394                        .updatedr_clk               ( '0 ),
<span style="margin-left:8px;"></span>1395                        .updatedr_dm                ( '0 ),
<span style="margin-left:8px;"></span>1396                        .updatedr_dq                ( '0 ),
<span style="margin-left:8px;"></span>1397                        .updatedr_dqs               ( '0 ),
<span style="margin-left:8px;"></span>1398                        .pad_comp                   (),
<span style="margin-left:8px;"></span>1399                        .yc_clk                     (),
<span style="margin-left:8px;"></span>1400                        .yc_ctl                     (),
<span style="margin-left:8px;"></span>1401                        .y_dm                       (),
<span style="margin-left:8px;"></span>1402                        .y_dq                       (),
<span style="margin-left:8px;"></span>1403                        .y_dqs                      (),
<span style="margin-left:8px;"></span>1404                        .vdd                        ( '1 ),
<span style="margin-left:8px;"></span>1405                        .vddo                       ( '1 ),
<span style="margin-left:8px;"></span>1406                        .vss                        ( '0 ),
<span style="margin-left:8px;"></span>1407                    
<span style="margin-left:8px;"></span>1408                        // FPGA signals
<span style="margin-left:8px;"></span>1409                        //interrupts
<span style="margin-left:8px;"></span>1410                        .fpga_irq_src               ( '0 ),
<span style="margin-left:8px;"></span>1411                        .fpga_irq_set               ( ),
<span style="margin-left:8px;"></span>1412                        // DMA request/acknowledge pairs for FPGA hardware handshake
<span style="margin-left:8px;"></span>1413                        .dma_req_fpga               ( '0 ),
<span style="margin-left:8px;"></span>1414                        .dma_ack_fpga               ( ),
<span style="margin-left:8px;"></span>1415                        // FPGA AHB Slave
<span style="margin-left:8px;"></span>1416                        .fpga_ahb_s0_haddr          ( ),
<span style="margin-left:8px;"></span>1417                        .fpga_ahb_s0_hburst         ( ),
<span style="margin-left:8px;"></span>1418                        .fpga_ahb_s0_hmastlock      ( ),
<span style="margin-left:8px;"></span>1419                        .fpga_ahb_s0_hprot          ( ),
<span style="margin-left:8px;"></span>1420                        .fpga_ahb_s0_hrdata         ( '0 ),
<span style="margin-left:8px;"></span>1421                        .fpga_ahb_s0_hready         ( '0 ),
<span style="margin-left:8px;"></span>1422                        .fpga_ahb_s0_hresp          ( '0 ),
<span style="margin-left:8px;"></span>1423                        .fpga_ahb_s0_hsel           ( ),
<span style="margin-left:8px;"></span>1424                        .fpga_ahb_s0_hsize          ( ),
<span style="margin-left:8px;"></span>1425                        .fpga_ahb_s0_htrans         ( ),
<span style="margin-left:8px;"></span>1426                        .fpga_ahb_s0_hwbe           ( ),
<span style="margin-left:8px;"></span>1427                        .fpga_ahb_s0_hwdata         ( ),
<span style="margin-left:8px;"></span>1428                        .fpga_ahb_s0_hwrite         ( ),
<span style="margin-left:8px;"></span>1429                    `ifdef FPGA_BFMs_INCLUDE
<span style="margin-left:8px;"></span>1430                        // FPGA AXI Master 0
<span style="margin-left:8px;"></span>1431                        .fpga_axi_m0_ar_addr        ( fpga_axi0_if.araddr ),
<span style="margin-left:8px;"></span>1432                        .fpga_axi_m0_ar_burst       ( fpga_axi0_if.arburst ),
<span style="margin-left:8px;"></span>1433                        .fpga_axi_m0_ar_cache       ( fpga_axi0_if.arcache ),
<span style="margin-left:8px;"></span>1434                        .fpga_axi_m0_ar_id          ( fpga_axi0_if.arid   ),
<span style="margin-left:8px;"></span>1435                        .fpga_axi_m0_ar_len         ( fpga_axi0_if.arlen  ),
<span style="margin-left:8px;"></span>1436                        .fpga_axi_m0_ar_lock        ( fpga_axi0_if.arlock ),
<span style="margin-left:8px;"></span>1437                        .fpga_axi_m0_ar_prot        ( fpga_axi0_if.arprot ),
<span style="margin-left:8px;"></span>1438                        .fpga_axi_m0_ar_ready       (fpga_axi0_if.arready ),
<span style="margin-left:8px;"></span>1439                        .fpga_axi_m0_ar_size        ( fpga_axi0_if.arsize ),
<span style="margin-left:8px;"></span>1440                        .fpga_axi_m0_ar_valid       ( fpga_axi0_if.arvalid ),
<span style="margin-left:8px;"></span>1441                        .fpga_axi_m0_aw_addr        ( fpga_axi0_if.awaddr  ),
<span style="margin-left:8px;"></span>1442                        .fpga_axi_m0_aw_burst       ( fpga_axi0_if.awburst ),
<span style="margin-left:8px;"></span>1443                        .fpga_axi_m0_aw_cache       ( fpga_axi0_if.awcache ),
<span style="margin-left:8px;"></span>1444                        .fpga_axi_m0_aw_id          ( fpga_axi0_if.awid    ),
<span style="margin-left:8px;"></span>1445                        .fpga_axi_m0_aw_len         ( fpga_axi0_if.awlen   ),
<span style="margin-left:8px;"></span>1446                        .fpga_axi_m0_aw_lock        ( fpga_axi0_if.awlock  ),
<span style="margin-left:8px;"></span>1447                        .fpga_axi_m0_aw_prot        ( fpga_axi0_if.awprot  ),
<span style="margin-left:8px;"></span>1448                        .fpga_axi_m0_aw_ready       ( fpga_axi0_if.awready ),
<span style="margin-left:8px;"></span>1449                        .fpga_axi_m0_aw_size        ( fpga_axi0_if.awsize  ),
<span style="margin-left:8px;"></span>1450                        .fpga_axi_m0_aw_valid       ( fpga_axi0_if.awvalid ),
<span style="margin-left:8px;"></span>1451                        .fpga_axi_m0_b_id           ( fpga_axi0_if.bid     ),
<span style="margin-left:8px;"></span>1452                        .fpga_axi_m0_b_ready        ( fpga_axi0_if.bready  ),
<span style="margin-left:8px;"></span>1453                        .fpga_axi_m0_b_resp         ( fpga_axi0_if.bresp   ),
<span style="margin-left:8px;"></span>1454                        .fpga_axi_m0_b_valid        ( fpga_axi0_if.bvalid  ),
<span style="margin-left:8px;"></span>1455                        .fpga_axi_m0_r_data         ( fpga_axi0_if.rdata   ),
<span style="margin-left:8px;"></span>1456                        .fpga_axi_m0_r_id           ( fpga_axi0_if.rid     ),
<span style="margin-left:8px;"></span>1457                        .fpga_axi_m0_r_last         ( fpga_axi0_if.rlast   ),
<span style="margin-left:8px;"></span>1458                        .fpga_axi_m0_r_ready        ( fpga_axi0_if.rready  ),
<span style="margin-left:8px;"></span>1459                        .fpga_axi_m0_r_resp         ( fpga_axi0_if.rresp   ),
<span style="margin-left:8px;"></span>1460                        .fpga_axi_m0_r_valid        ( fpga_axi0_if.rvalid  ),
<span style="margin-left:8px;"></span>1461                        .fpga_axi_m0_w_data         ( fpga_axi0_if.wdata   ),
<span style="margin-left:8px;"></span>1462                        .fpga_axi_m0_w_last         ( fpga_axi0_if.wlast   ),
<span style="margin-left:8px;"></span>1463                        .fpga_axi_m0_w_ready        ( fpga_axi0_if.wready  ),
<span style="margin-left:8px;"></span>1464                        .fpga_axi_m0_w_strb         ( fpga_axi0_if.wstrb   ),
<span style="margin-left:8px;"></span>1465                        .fpga_axi_m0_w_valid        ( fpga_axi0_if.wvalid  ),
<span style="margin-left:8px;"></span>1466                        // FPGA AXI Master 1
<span style="margin-left:8px;"></span>1467                        .fpga_axi_m1_ar_addr        (  fpga_axi1_if.araddr  ),
<span style="margin-left:8px;"></span>1468                        .fpga_axi_m1_ar_burst       (  fpga_axi1_if.arburst ),
<span style="margin-left:8px;"></span>1469                        .fpga_axi_m1_ar_cache       (  fpga_axi1_if.arcache ),
<span style="margin-left:8px;"></span>1470                        .fpga_axi_m1_ar_id          (  fpga_axi1_if.arid    ),
<span style="margin-left:8px;"></span>1471                        .fpga_axi_m1_ar_len         (  fpga_axi1_if.arlen   ),
<span style="margin-left:8px;"></span>1472                        .fpga_axi_m1_ar_lock        (  fpga_axi1_if.arlock  ),
<span style="margin-left:8px;"></span>1473                        .fpga_axi_m1_ar_prot        (  fpga_axi1_if.arprot  ),
<span style="margin-left:8px;"></span>1474                        .fpga_axi_m1_ar_ready       (  fpga_axi1_if.arready  ),
<span style="margin-left:8px;"></span>1475                        .fpga_axi_m1_ar_size        (  fpga_axi1_if.arsize  ),
<span style="margin-left:8px;"></span>1476                        .fpga_axi_m1_ar_valid       (  fpga_axi1_if.arvalid ),
<span style="margin-left:8px;"></span>1477                        .fpga_axi_m1_aw_addr        (  fpga_axi1_if.awaddr  ),
<span style="margin-left:8px;"></span>1478                        .fpga_axi_m1_aw_burst       (  fpga_axi1_if.awburst ),
<span style="margin-left:8px;"></span>1479                        .fpga_axi_m1_aw_cache       (  fpga_axi1_if.awcache ),
<span style="margin-left:8px;"></span>1480                        .fpga_axi_m1_aw_id          (  fpga_axi1_if.awid    ),
<span style="margin-left:8px;"></span>1481                        .fpga_axi_m1_aw_len         (  fpga_axi1_if.awlen   ),
<span style="margin-left:8px;"></span>1482                        .fpga_axi_m1_aw_lock        (  fpga_axi1_if.awlock  ),
<span style="margin-left:8px;"></span>1483                        .fpga_axi_m1_aw_prot        (  fpga_axi1_if.awprot  ),
<span style="margin-left:8px;"></span>1484                        .fpga_axi_m1_aw_ready       (  fpga_axi1_if.awready ),
<span style="margin-left:8px;"></span>1485                        .fpga_axi_m1_aw_size        (  fpga_axi1_if.awsize  ),
<span style="margin-left:8px;"></span>1486                        .fpga_axi_m1_aw_valid       (  fpga_axi1_if.awvalid ),
<span style="margin-left:8px;"></span>1487                        .fpga_axi_m1_b_id           (  fpga_axi1_if.bid     ),
<span style="margin-left:8px;"></span>1488                        .fpga_axi_m1_b_ready        (  fpga_axi1_if.bready  ),
<span style="margin-left:8px;"></span>1489                        .fpga_axi_m1_b_resp         (  fpga_axi1_if.bresp   ),
<span style="margin-left:8px;"></span>1490                        .fpga_axi_m1_b_valid        (  fpga_axi1_if.bvalid  ),
<span style="margin-left:8px;"></span>1491                        .fpga_axi_m1_r_data         (  fpga_axi1_if.rdata   ),
<span style="margin-left:8px;"></span>1492                        .fpga_axi_m1_r_id           (  fpga_axi1_if.rid     ),
<span style="margin-left:8px;"></span>1493                        .fpga_axi_m1_r_last         (  fpga_axi1_if.rlast   ),
<span style="margin-left:8px;"></span>1494                        .fpga_axi_m1_r_ready        (  fpga_axi1_if.rready  ),
<span style="margin-left:8px;"></span>1495                        .fpga_axi_m1_r_resp         (  fpga_axi1_if.rresp   ),
<span style="margin-left:8px;"></span>1496                        .fpga_axi_m1_r_valid        (  fpga_axi1_if.rvalid  ),
<span style="margin-left:8px;"></span>1497                        .fpga_axi_m1_w_data         (  fpga_axi1_if.wdata   ),
<span style="margin-left:8px;"></span>1498                        .fpga_axi_m1_w_last         (  fpga_axi1_if.wlast   ),
<span style="margin-left:8px;"></span>1499                        .fpga_axi_m1_w_ready        (  fpga_axi1_if.wready  ),
<span style="margin-left:8px;"></span>1500                        .fpga_axi_m1_w_strb         (  fpga_axi1_if.wstrb   ),
<span style="margin-left:8px;"></span>1501                        .fpga_axi_m1_w_valid        (  fpga_axi1_if.wvalid  ),
<span style="margin-left:8px;"></span>1502                    `else        
<span style="margin-left:8px;"></span>1503                        // FPGA AXI Master 0
<span style="margin-left:8px;"></span>1504                        .fpga_axi_m0_ar_addr        ( '0 ),
<span style="margin-left:8px;"></span>1505                        .fpga_axi_m0_ar_burst       ( '0 ),
<span style="margin-left:8px;"></span>1506                        .fpga_axi_m0_ar_cache       ( '0 ),
<span style="margin-left:8px;"></span>1507                        .fpga_axi_m0_ar_id          ( '0 ),
<span style="margin-left:8px;"></span>1508                        .fpga_axi_m0_ar_len         ( '0 ),
<span style="margin-left:8px;"></span>1509                        .fpga_axi_m0_ar_lock        ( '0 ),
<span style="margin-left:8px;"></span>1510                        .fpga_axi_m0_ar_prot        ( '0 ),
<span style="margin-left:8px;"></span>1511                        .fpga_axi_m0_ar_ready       ( ),
<span style="margin-left:8px;"></span>1512                        .fpga_axi_m0_ar_size        ( '0 ),
<span style="margin-left:8px;"></span>1513                        .fpga_axi_m0_ar_valid       ( '0 ),
<span style="margin-left:8px;"></span>1514                        .fpga_axi_m0_aw_addr        ( '0 ),
<span style="margin-left:8px;"></span>1515                        .fpga_axi_m0_aw_burst       ( '0 ),
<span style="margin-left:8px;"></span>1516                        .fpga_axi_m0_aw_cache       ( '0 ),
<span style="margin-left:8px;"></span>1517                        .fpga_axi_m0_aw_id          ( '0 ),
<span style="margin-left:8px;"></span>1518                        .fpga_axi_m0_aw_len         ( '0 ),
<span style="margin-left:8px;"></span>1519                        .fpga_axi_m0_aw_lock        ( '0 ),
<span style="margin-left:8px;"></span>1520                        .fpga_axi_m0_aw_prot        ( '0 ),
<span style="margin-left:8px;"></span>1521                        .fpga_axi_m0_aw_ready       ( ),
<span style="margin-left:8px;"></span>1522                        .fpga_axi_m0_aw_size        ( '0 ),
<span style="margin-left:8px;"></span>1523                        .fpga_axi_m0_aw_valid       ( '0 ),
<span style="margin-left:8px;"></span>1524                        .fpga_axi_m0_b_id           ( ),
<span style="margin-left:8px;"></span>1525                        .fpga_axi_m0_b_ready        ( '0 ),
<span style="margin-left:8px;"></span>1526                        .fpga_axi_m0_b_resp         ( ),
<span style="margin-left:8px;"></span>1527                        .fpga_axi_m0_b_valid        ( ),
<span style="margin-left:8px;"></span>1528                        .fpga_axi_m0_r_data         ( ),
<span style="margin-left:8px;"></span>1529                        .fpga_axi_m0_r_id           ( ),
<span style="margin-left:8px;"></span>1530                        .fpga_axi_m0_r_last         ( ),
<span style="margin-left:8px;"></span>1531                        .fpga_axi_m0_r_ready        ( '0 ),
<span style="margin-left:8px;"></span>1532                        .fpga_axi_m0_r_resp         ( ),
<span style="margin-left:8px;"></span>1533                        .fpga_axi_m0_r_valid        ( ),
<span style="margin-left:8px;"></span>1534                        .fpga_axi_m0_w_data         ( '0 ),
<span style="margin-left:8px;"></span>1535                        .fpga_axi_m0_w_last         ( '0 ),
<span style="margin-left:8px;"></span>1536                        .fpga_axi_m0_w_ready        ( ),
<span style="margin-left:8px;"></span>1537                        .fpga_axi_m0_w_strb         ( '0 ),
<span style="margin-left:8px;"></span>1538                        .fpga_axi_m0_w_valid        ( '0 ),
<span style="margin-left:8px;"></span>1539                        // FPGA AXI Master 0
<span style="margin-left:8px;"></span>1540                        .fpga_axi_m1_ar_addr        ( '0 ),
<span style="margin-left:8px;"></span>1541                        .fpga_axi_m1_ar_burst       ( '0 ),
<span style="margin-left:8px;"></span>1542                        .fpga_axi_m1_ar_cache       ( '0 ),
<span style="margin-left:8px;"></span>1543                        .fpga_axi_m1_ar_id          ( '0 ),
<span style="margin-left:8px;"></span>1544                        .fpga_axi_m1_ar_len         ( '0 ),
<span style="margin-left:8px;"></span>1545                        .fpga_axi_m1_ar_lock        ( '0 ),
<span style="margin-left:8px;"></span>1546                        .fpga_axi_m1_ar_prot        ( '0 ),
<span style="margin-left:8px;"></span>1547                        .fpga_axi_m1_ar_ready       ( ),
<span style="margin-left:8px;"></span>1548                        .fpga_axi_m1_ar_size        ( '0 ),
<span style="margin-left:8px;"></span>1549                        .fpga_axi_m1_ar_valid       ( '0 ),
<span style="margin-left:8px;"></span>1550                        .fpga_axi_m1_aw_addr        ( '0 ),
<span style="margin-left:8px;"></span>1551                        .fpga_axi_m1_aw_burst       ( '0 ),
<span style="margin-left:8px;"></span>1552                        .fpga_axi_m1_aw_cache       ( '0 ),
<span style="margin-left:8px;"></span>1553                        .fpga_axi_m1_aw_id          ( '0 ),
<span style="margin-left:8px;"></span>1554                        .fpga_axi_m1_aw_len         ( '0 ),
<span style="margin-left:8px;"></span>1555                        .fpga_axi_m1_aw_lock        ( '0 ),
<span style="margin-left:8px;"></span>1556                        .fpga_axi_m1_aw_prot        ( '0 ),
<span style="margin-left:8px;"></span>1557                        .fpga_axi_m1_aw_ready       ( ),
<span style="margin-left:8px;"></span>1558                        .fpga_axi_m1_aw_size        ( '0 ),
<span style="margin-left:8px;"></span>1559                        .fpga_axi_m1_aw_valid       ( '0 ),
<span style="margin-left:8px;"></span>1560                        .fpga_axi_m1_b_id           ( ),
<span style="margin-left:8px;"></span>1561                        .fpga_axi_m1_b_ready        ( '0 ),
<span style="margin-left:8px;"></span>1562                        .fpga_axi_m1_b_resp         ( ),
<span style="margin-left:8px;"></span>1563                        .fpga_axi_m1_b_valid        ( ),
<span style="margin-left:8px;"></span>1564                        .fpga_axi_m1_r_data         ( ),
<span style="margin-left:8px;"></span>1565                        .fpga_axi_m1_r_id           ( ),
<span style="margin-left:8px;"></span>1566                        .fpga_axi_m1_r_last         ( ),
<span style="margin-left:8px;"></span>1567                        .fpga_axi_m1_r_ready        ( '0 ),
<span style="margin-left:8px;"></span>1568                        .fpga_axi_m1_r_resp         ( ),
<span style="margin-left:8px;"></span>1569                        .fpga_axi_m1_r_valid        ( ),
<span style="margin-left:8px;"></span>1570                        .fpga_axi_m1_w_data         ( '0 ),
<span style="margin-left:8px;"></span>1571                        .fpga_axi_m1_w_last         ( '0 ),
<span style="margin-left:8px;"></span>1572                        .fpga_axi_m1_w_ready        ( ),
<span style="margin-left:8px;"></span>1573                        .fpga_axi_m1_w_strb         ( '0 ),
<span style="margin-left:8px;"></span>1574                        .fpga_axi_m1_w_valid        ( '0 ),
<span style="margin-left:8px;"></span>1575                    `endif
<span style="margin-left:8px;"></span>1576                        .pad_c                      (C   ),
<span style="margin-left:8px;"></span>1577                        .pad_st                     (ST  ),
<span style="margin-left:8px;"></span>1578                        .pad_pull_en                (PE  ),
<span style="margin-left:8px;"></span>1579                        .pad_pull_dir               (PS  ),
<span style="margin-left:8px;"></span>1580                        .pad_i                      (I   ),
<span style="margin-left:8px;"></span>1581                        .pad_ie                     (    ),
<span style="margin-left:8px;"></span>1582                        .pad_oen                    (OEN ),
<span style="margin-left:8px;"></span>1583                        .pad_ds0                    (DS0 ),
<span style="margin-left:8px;"></span>1584                        .pad_ds1                    (DS1 ),
<span style="margin-left:8px;"></span>1585                        .pad_ds2                    (DS2 )
<span style="margin-left:8px;"></span>1586                      );
<span style="margin-left:8px;"></span>1587                    //---------------------------------------------------------------------------
<span style="margin-left:8px;"></span>1588                    // PL outputs
<span style="margin-left:8px;"></span>1589                    //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>1590                      logic PL_INIT_o, PL_ENA_o, PL_REN_o, PL_CLK_o;
<span style="margin-left:8px;"></span>1591                      logic [1:0]  PL_WEN_o;
<span style="margin-left:8px;"></span>1592                      logic [31:0] PL_ADDR_o;
<span style="margin-left:8px;"></span>1593                    
<span style="margin-left:8px;"></span>1594                      bit pad_io_mux_ctrl = 1'b1;
<span style="margin-left:8px;"></span>1595                      // PADs Configuration and Integration As per TMSC-GPIO Model
<span style="margin-left:8px;"></span>1596                      assign HE 	= `he_PadStatus;
<span style="margin-left:8px;"></span>1597                      assign ST1 	= `st0_PadStatus;
<span style="margin-left:8px;"></span>1598                      assign ST0 	= `st0_PadStatus;
<span style="margin-left:8px;"></span>1599                      assign SL 	= `sl_PadStatus;
<span style="margin-left:8px;"></span>1600                      assign IE   = `ie_PadStatus;
<span style="margin-left:8px;"></span>1601                    
<span style="margin-left:8px;"></span>1602                      // GPIO Model Instantiation as per 32 - GPIO PADs Registers
<span style="margin-left:8px;"></span>1603                      reg [31:0] pads;
<span style="margin-left:8px;"></span>1604                      reg uart0_sin, uart1_sin;
<span style="margin-left:8px;"></span>1605                    // `ifdef SPI_VIP_INCLUDE
<span style="margin-left:8px;"></span>1606                    //   assign spi_flash_model_inst.CS   = PAD[6];
<span style="margin-left:8px;"></span>1607                    //   assign spi_flash_model_inst.SI   = PAD[7];
<span style="margin-left:8px;"></span>1608                    //   assign spi_flash_model_inst.SO   = PAD[8];
<span style="margin-left:8px;"></span>1609                    //   assign spi_flash_model_inst.WP   = PAD[9];
<span style="margin-left:8px;"></span>1610                    //   assign spi_flash_model_inst.SIO3 = PAD[11];
<span style="margin-left:8px;"></span>1611                    //   `endif
<span style="margin-left:8px;"></span>1612                      
<span style="margin-left:8px;"></span>1613                      always @ (*) begin
<span style="margin-left:8px;"></span>1614       1/1              if (pad_io_mux_ctrl == 1) begin
<span style="margin-left:8px;"></span>1615                          `ifdef UART_VIP_INCLUDE
<span style="margin-left:8px;"></span>1616       1/1                    pads[0] = uart0_if.sout;
<span style="margin-left:8px;"></span>1617       1/1                    uart0_sin = PAD[1];
<span style="margin-left:8px;"></span>1618       1/1                    pads[2] = uart1_if.sout;
<span style="margin-left:8px;"></span>1619       1/1                    uart1_sin = PAD[3];
<span style="margin-left:8px;"></span>1620                          `endif
<span style="margin-left:8px;"></span>1621                          `ifdef I2C_VIP_INCLUDE
<span style="margin-left:8px;"></span>1622                              pads[11] = i2c_if.sda;
<span style="margin-left:8px;"></span>1623                              i2c_if.sda = PAD[11];
<span style="margin-left:8px;"></span>1624                          `endif
<span style="margin-left:8px;"></span>1625                          // `ifdef SPI_VIP_INCLUDE
<span style="margin-left:8px;"></span>1626                          
<span style="margin-left:8px;"></span>1627                          //     pads[6] = spi_flash_model_inst.CS;
<span style="margin-left:8px;"></span>1628                          //     //spi_flash_model_inst.CS = PAD[6];
<span style="margin-left:8px;"></span>1629                          //     pads[7] = spi_flash_model_inst.SI ;
<span style="margin-left:8px;"></span>1630                          //     //spi_flash_model_inst.SI = PAD[7];
<span style="margin-left:8px;"></span>1631                          //     pads[8] =  spi_flash_model_inst.SO ;
<span style="margin-left:8px;"></span>1632                          //     //spi_flash_model_inst.SO =  PAD[8];
<span style="margin-left:8px;"></span>1633                          //     pads[9] =  spi_flash_model_inst.WP ;
<span style="margin-left:8px;"></span>1634                          //     //spi_flash_model_inst.WP =  PAD[9];
<span style="margin-left:8px;"></span>1635                          //     pads[11] = spi_flash_model_inst.SIO3;
<span style="margin-left:8px;"></span>1636                          //     //spi_flash_model_inst.SIO3 = PAD[11];
<span style="margin-left:8px;"></span>1637                          // `endif
<span style="margin-left:8px;"></span>1638                          `ifdef GPT_VIP_INCLUDE
<span style="margin-left:8px;"></span>1639                            // GPT VIP Instance Not available at the moment in Config TB Top
<span style="margin-left:8px;"></span>1640                          `endif
<span style="margin-left:8px;"></span>1641                        end
<span style="margin-left:8px;"></span>1642                        else begin
<span style="margin-left:8px;"></span>1643       1/1                for (int j = 0; j &lt; 32; j++) begin
<span style="margin-left:8px;"></span>1644       1/1                  pads[j] = gpio_vif.o_gpio_pads[j];
<span style="margin-left:8px;"></span>1645       1/1                  gpio_vif.i_gpio_pads[j] = PAD[j];
<span style="margin-left:8px;"></span>1646                          end
<span style="margin-left:8px;"></span>1647                        end
<span style="margin-left:8px;"></span>1648                      end
<span style="margin-left:8px;"></span>1649                     `ifdef UART_VIP_INCLUDE
<span style="margin-left:8px;"></span>1650                        assign uart0_if.sin = uart0_sin;
<span style="margin-left:8px;"></span>1651                        assign uart1_if.sin = uart1_sin;
<span style="margin-left:8px;"></span>1652                      `endif 
<span style="margin-left:8px;"></span>1653                      generate
<span style="margin-left:8px;"></span>1654                        for (genvar i = 0; i &lt; 32; i=i+1) begin: mod_gen
<span style="margin-left:8px;"></span>1655                          PRWDWUWHWSWDGE_H_G gpio_pads( .PAD(PAD[i]),.PE(PE[i]),.IE(IE[i]),.C(C[i]),.DS0(DS0[i]),.DS1(DS1[i]),
<span style="margin-left:8px;"></span>1656                                                        .I(I[i]),.OEN(OEN[i]),.PS(PS[i]),.SL(SL[i]),.ST0(ST0[i]),.ST1(ST1[i]),
<span style="margin-left:8px;"></span>1657                                                        .HE(HE[i]));
<span style="margin-left:8px;"></span>1658                          assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
<span style="margin-left:8px;"></span>1659                          //assign gpio_vif.i_gpio_pads[i] =  pad_io_mux_ctrl ? gpio_vif.i_gpio_pads[i] : PAD[i];
<span style="margin-left:8px;"></span>1660                        end
<span style="margin-left:8px;"></span>1661                      endgenerate
<span style="margin-left:8px;"></span>1662                      
<span style="margin-left:8px;"></span>1663                      // GPIO PAD pin assignment force for test bcpu_bfm_gpio_config_loopback_test
<span style="margin-left:8px;"></span>1664                      bit switch_loopback;
<span style="margin-left:8px;"></span>1665                      bit [15:0] temp_gpio_pad_data;
<span style="margin-left:8px;"></span>1666                    
<span style="margin-left:8px;"></span>1667                      initial begin
<span style="margin-left:8px;"></span>1668       2/2              wait(switch_loopback);
<span style="margin-left:8px;"></span>1669       1/1              force DUT.config_ss.gpio.gpio_out = PAD[15:0] &lt;&lt; 16;
<span style="margin-left:8px;"></span>1670       <font color = "red">1/2     ==>      wait(!switch_loopback);</font>
<span style="margin-left:8px;"></span>1671       <font color = "red">0/1     ==>      release DUT.config_ss.gpio.gpio_out;</font>
<span style="margin-left:8px;"></span>1672                      end
<span style="margin-left:8px;"></span>1673                    
<span style="margin-left:8px;"></span>1674                    //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>1675                    // Failing bist
<span style="margin-left:8px;"></span>1676                    //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>1677                      bit fail_bist=0;
<span style="margin-left:8px;"></span>1678                      logic [35:0] PL_DATA_o;
<span style="margin-left:8px;"></span>1679                      assign pcb_if.pl_data_i = fail_bist? $urandom():PL_DATA_o;
<span style="margin-left:8px;"></span>1680                    
<span style="margin-left:8px;"></span>1681                    //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>1682                    // Providing paddr and pclk to pcb assertions
<span style="margin-left:8px;"></span>1683                    //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>1684                      //assign pcb_if.paddr = apb_if_0.paddr;
<span style="margin-left:8px;"></span>1685                      assign pcb_if.pclk = DUT.soc_fpga_intf_u.config_controller_u.clk;
<span style="margin-left:8px;"></span>1686                    //-----------------------------------------------------------------------------  
<span style="margin-left:8px;"></span>1687                    // BRAM Model
<span style="margin-left:8px;"></span>1688                    //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>1689                      bram_dchain2x2_model brams(
<span style="margin-left:8px;"></span>1690                        .GRESET_i(~DUT.soc_fpga_intf_u.config_controller_u.fcb_rst_n),
<span style="margin-left:8px;"></span>1691                    	  .PL_DATA_i(pcb_if.pl_data_o),
<span style="margin-left:8px;"></span>1692                    	  .PL_ADDR_i(pcb_if.pl_addr_o),
<span style="margin-left:8px;"></span>1693                    	  .PL_ENA_i (pcb_if.pl_ena_o),
<span style="margin-left:8px;"></span>1694                    	  .PL_CLK_i (pcb_if.pl_clk_o),
<span style="margin-left:8px;"></span>1695                    	  .PL_REN_i (pcb_if.pl_ren_o),
<span style="margin-left:8px;"></span>1696                    	  .PL_WEN_i (pcb_if.pl_wen_o),
<span style="margin-left:8px;"></span>1697                    	  .PL_INIT_i(pcb_if.pl_init_o),
<span style="margin-left:8px;"></span>1698                    	  .PL_DATA_o(PL_DATA_o)
<span style="margin-left:8px;"></span>1699                    );
<span style="margin-left:8px;"></span>1700                      
<span style="margin-left:8px;"></span>1701                    `ifdef VCD
<span style="margin-left:8px;"></span>1702                    initial
<span style="margin-left:8px;"></span>1703                    begin
<span style="margin-left:8px;"></span>1704                      $dumpfile(&quot;tb_waves.vcd&quot;);
<span style="margin-left:8px;"></span>1705                      $dumpvars();
<span style="margin-left:8px;"></span>1706                    end
<span style="margin-left:8px;"></span>1707                    `endif
<span style="margin-left:8px;"></span>1708                    
<span style="margin-left:8px;"></span>1709                    `ifdef FSDB
<span style="margin-left:8px;"></span>1710                    initial begin
<span style="margin-left:8px;"></span>1711                     $fsdbDumpfile(&quot;tb_waves.fsdb&quot;);
<span style="margin-left:8px;"></span>1712                     $fsdbDumpvars(0,&quot;+struct&quot;,&quot;+mda&quot;,&quot;+all&quot;);
<span style="margin-left:8px;"></span>1713                    end
<span style="margin-left:8px;"></span>1714                    `endif
<span style="margin-left:8px;"></span>1715                    
<span style="margin-left:8px;"></span>1716                    `ifdef VPD 
<span style="margin-left:8px;"></span>1717                    initial 
<span style="margin-left:8px;"></span>1718                    begin 
<span style="margin-left:8px;"></span>1719       1/1            $vcdplusfile(&quot;tb_waves.vpd&quot;); 
<span style="margin-left:8px;"></span>1720       1/1            $vcdpluson(0,config_ss_tb); 
<span style="margin-left:8px;"></span>1721                    end
<span style="margin-left:8px;"></span>1722                    `endif
<span style="margin-left:8px;"></span>1723                    // integer i;
<span style="margin-left:8px;"></span>1724                    
<span style="margin-left:8px;"></span>1725                    initial begin
<span style="margin-left:8px;"></span>1726                      //force config_ss_tb.DUT.memory_ss.sramb0_awlen[7:4] = 4'h0;
<span style="margin-left:8px;"></span>1727       1/1            for (int i = 0; i &lt; 128 ; i=i+1)
<span style="margin-left:8px;"></span>1728       1/1              config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.w_data_fifo.mem[i] = 'b0;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2061.html" >config_ss_tb</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>105</td><td>101</td><td>96.19</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>105</td><td>101</td><td>96.19</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       341
 EXPRESSION 
 Number  Term
      1  (config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.speed_mode == 4'h2) ? clk_125mhz : ((config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.speed_mode == 4'b1) ? clk_25mhz : clk_2_5mhz))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       341
 SUB-EXPRESSION ((config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.speed_mode == 4'b1) ? clk_25mhz : clk_2_5mhz)
                 -------------------------------1-------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       344
 EXPRESSION 
 Number  Term
      1  (config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.speed_mode == 4'h2) ? clk_125mhz : ((config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.speed_mode == 4'b1) ? clk_25mhz : clk_2_5mhz))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       344
 SUB-EXPRESSION ((config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.speed_mode == 4'b1) ? clk_25mhz : clk_2_5mhz)
                 -------------------------------1-------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       512
 EXPRESSION (((~config_ss_tb.svt_spi_vif_inst.oe_n[0])) ? config_ss_tb.svt_spi_vif_inst.mosi[0] : 'hzzzzzzzz)
             ---------------------1--------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       565
 EXPRESSION ((scl_o == 1'b0) ? 1'b0 : 1'bz)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       567
 EXPRESSION ((sda_o == 1'b0) ? 1'b0 : 1'bz)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1014
 EXPRESSION 
 Number  Term
      1  (config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.speed_mode == 4'h2) ? clk_125mhz : ((config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.speed_mode == 4'b1) ? clk_25mhz : clk_2_5mhz))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1014
 SUB-EXPRESSION ((config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.speed_mode == 4'b1) ? clk_25mhz : clk_2_5mhz)
                 -------------------------------1-------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1017
 EXPRESSION 
 Number  Term
      1  ((!config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.loopback)) ? rgmii_rxd_vip : ((config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.half_duplex &amp;&amp; buffer_en) ? rgmii_rxd_buff : rgmii_txd))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1017
 SUB-EXPRESSION ((config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.half_duplex &amp;&amp; buffer_en) ? rgmii_rxd_buff : rgmii_txd)
                 ----------------------------------1----------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1017
 SUB-EXPRESSION (config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.half_duplex &amp;&amp; buffer_en)
                 ---------------------------1--------------------------    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1020
 EXPRESSION 
 Number  Term
      1  ((!config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.loopback)) ? rgmii_rx_ctl_vip : ((config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.half_duplex &amp;&amp; buffer_en) ? rgmii_rx_ctl_buff : rgmii_tx_ctl))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1020
 SUB-EXPRESSION ((config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.half_duplex &amp;&amp; buffer_en) ? rgmii_rx_ctl_buff : rgmii_tx_ctl)
                 ----------------------------------1----------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1020
 SUB-EXPRESSION (config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.half_duplex &amp;&amp; buffer_en)
                 ---------------------------1--------------------------    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1024
 EXPRESSION (((!config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.loopback)) ? rgmii_txd : '0)
             ----------------------------1---------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1025
 EXPRESSION (((!config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.loopback)) ? rgmii_tx_ctl : '0)
             ----------------------------1---------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1058
 EXPRESSION (rgmii_tx_ctl &amp;&amp; config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.half_duplex)
             ------1-----    ---------------------------2--------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[0] ? pads[0] : 'z)
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[1] ? pads[1] : 'z)
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[2] ? pads[2] : 'z)
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[3] ? pads[3] : 'z)
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[4] ? pads[4] : 'z)
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[5] ? pads[5] : 'z)
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[6] ? pads[6] : 'z)
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[7] ? pads[7] : 'z)
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[8] ? pads[8] : 'z)
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[9] ? pads[9] : 'z)
             -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[10] ? pads[10] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[11] ? pads[11] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[12] ? pads[12] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[13] ? pads[13] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[14] ? pads[14] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[15] ? pads[15] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[16] ? pads[16] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[17] ? pads[17] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[18] ? pads[18] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[19] ? pads[19] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[20] ? pads[20] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[21] ? pads[21] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[22] ? pads[22] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[23] ? pads[23] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[24] ? pads[24] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[25] ? pads[25] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[26] ? pads[26] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[27] ? pads[27] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[28] ? pads[28] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[29] ? pads[29] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[30] ? pads[30] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1658
 EXPRESSION (config_ss_tb.DUT.pad_oen[31] ? pads[31] : 'z)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1679
 EXPRESSION (fail_bist ? $urandom : PL_DATA_o)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2061.html" >config_ss_tb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">105</td>
<td class="rt">100</td>
<td class="rt">95.24 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">341</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">344</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">512</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">565</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">567</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">1014</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1017</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1020</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1024</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1025</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1679</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1658</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">604</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1045</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1052</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1058</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1063</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1614</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
341        assign  phy_ethernet_if.rgmii_tx_clk          = (DUT.config_ss.gbe_u.gem_top_u.speed_mode == 2 ) ? clk_125mhz : 
                                                                                                            <font color = "red">-1-</font>  
                                                                                                            <font color = "red">==></font>  
342                                                        (DUT.config_ss.gbe_u.gem_top_u.speed_mode == 1 ) ? clk_25mhz  :
                                                                                                            <font color = "green">-2-</font>  
                                                                                                            <font color = "green">==></font>  
                                                                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
344        assign  phy_ethernet_if.rgmii_rx_clk          = (DUT.config_ss.gbe_u.gem_top_u.speed_mode == 2 ) ? clk_125mhz : 
                                                                                                            <font color = "red">-1-</font>  
                                                                                                            <font color = "red">==></font>  
345                                                        (DUT.config_ss.gbe_u.gem_top_u.speed_mode == 1 ) ? clk_25mhz  :
                                                                                                            <font color = "green">-2-</font>  
                                                                                                            <font color = "green">==></font>  
                                                                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
512          assign spi_mosi      = (~svt_spi_vif_inst.oe_n[0] ? svt_spi_vif_inst.mosi[0] : 'hz);
                                                               <font color = "green">-1-</font>  
                                                               <font color = "green">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
565        	assign i2c_if.scl    = (scl_o==0)? 1'b0 : 1'bz;
           	                                 <font color = "green">-1-</font>  
           	                                 <font color = "green">==></font>  
           	                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
567        	assign i2c_if.sda    = (sda_o==0)? 1'b0: 1'bz;
           	                                 <font color = "green">-1-</font>  
           	                                 <font color = "green">==></font>  
           	                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1014         assign rgmii_rxc     =  (DUT.config_ss.gbe_u.gem_top_u.speed_mode == 2 )        ? clk_125mhz        : 
                                                                                             <font color = "red">-1-</font>  
                                                                                             <font color = "red">==></font>  
1015                                 (DUT.config_ss.gbe_u.gem_top_u.speed_mode == 1 )        ? clk_25mhz         :
                                                                                             <font color = "green">-2-</font>  
                                                                                             <font color = "green">==></font>  
                                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1017         assign rgmii_rxd     =  !DUT.config_ss.gbe_u.gem_top_u.loopback                 ? rgmii_rxd_vip     : 
                                                                                             <font color = "green">-1-</font>  
                                                                                             <font color = "green">==></font>  
1018                                  DUT.config_ss.gbe_u.gem_top_u.half_duplex && buffer_en ? rgmii_rxd_buff    :
                                                                                             <font color = "green">-2-</font>  
                                                                                             <font color = "green">==></font>  
                                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1020         assign rgmii_rx_ctl  =  !DUT.config_ss.gbe_u.gem_top_u.loopback                 ? rgmii_rx_ctl_vip  :
                                                                                             <font color = "green">-1-</font>  
                                                                                             <font color = "green">==></font>  
1021                                  DUT.config_ss.gbe_u.gem_top_u.half_duplex && buffer_en ? rgmii_rx_ctl_buff : 
                                                                                             <font color = "green">-2-</font>  
                                                                                             <font color = "green">==></font>  
                                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1024         assign phy_ethernet_if.rx_lane[3:0]    = !DUT.config_ss.gbe_u.gem_top_u.loopback ? rgmii_txd    : '0;
                                                                                              <font color = "green">-1-</font>  
                                                                                              <font color = "green">==></font>  
                                                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1025         assign phy_ethernet_if.rx_lane[4]      = !DUT.config_ss.gbe_u.gem_top_u.loopback ? rgmii_tx_ctl : '0;
                                                                                              <font color = "green">-1-</font>  
                                                                                              <font color = "green">==></font>  
                                                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1679         assign pcb_if.pl_data_i = fail_bist? $urandom():PL_DATA_o;
                                                <font color = "red">-1-</font>  
                                                <font color = "red">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                <font color = "green">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[1]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[2]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[3]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[4]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[5]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[6]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[7]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[8]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[9]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[10]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[11]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[12]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                <font color = "green">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[14]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[15]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[16]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[17]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[18]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[19]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[20]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[21]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[22]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[23]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[24]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[25]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                <font color = "green">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[27]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[28]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[29]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[30]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658             assign PAD[i] = DUT.pad_oen[i] ? pads[i]: 'z;
                                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (config_ss_tb.DUT.pad_oen[31]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
604        		`uvm_info("DBG", $sformatf("SEED = %0d", seed), UVM_NONE)
           		<font color = "red">-1-</font>                                                         
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1045         if(tx_done)
             <font color = "green">-1-</font>  
1046           cnt <= 100;
           <font color = "green">    ==></font>
1047         else if (cnt > '0)
                  <font color = "green">-2-</font>  
1048           cnt <= cnt - 1'b1;  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1052         if ((cnt == 32'd1) && (ethpkt_Queue.size()>0) && DUT.config_ss.gbe_u.gem_top_u.half_duplex)
             <font color = "green">-1-</font>  
1053           rx_send_en <= 1'b1;
           <font color = "green">    ==></font>
1054         else if(ethpkt_Queue.size() == 0)
                  <font color = "green">-2-</font>  
1055           rx_send_en <= 1'b0;
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1058         if(rgmii_tx_ctl && DUT.config_ss.gbe_u.gem_top_u.half_duplex)
             <font color = "green">-1-</font>  
1059           ethpkt_Queue.push_back(rgmii_txd);
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1063         if(rx_send_en && ethpkt_Queue.size()>0 && !rgmii_tx_ctl && DUT.config_ss.gbe_u.gem_top_u.half_duplex)
             <font color = "green">-1-</font>  
1064         begin
1065           rgmii_rxd_buff    <= ethpkt_Queue.pop_front();
           <font color = "green">    ==></font>
1066           rgmii_rx_ctl_buff <= 1'b1;
1067         end
1068         else
1069         begin
1070           rgmii_rxd_buff    <= 4'h0;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1614           if (pad_io_mux_ctrl == 1) begin
               <font color = "green">-1-</font>  
1615             `ifdef UART_VIP_INCLUDE
1616                 pads[0] = uart0_if.sout;
           <font color = "green">          ==></font>
1617                 uart0_sin = PAD[1];
1618                 pads[2] = uart1_if.sout;
1619                 uart1_sin = PAD[3];
1620             `endif
1621             `ifdef I2C_VIP_INCLUDE
1622                 pads[11] = i2c_if.sda;
1623                 i2c_if.sda = PAD[11];
1624             `endif
1625             // `ifdef SPI_VIP_INCLUDE
1626             
1627             //     pads[6] = spi_flash_model_inst.CS;
1628             //     //spi_flash_model_inst.CS = PAD[6];
1629             //     pads[7] = spi_flash_model_inst.SI ;
1630             //     //spi_flash_model_inst.SI = PAD[7];
1631             //     pads[8] =  spi_flash_model_inst.SO ;
1632             //     //spi_flash_model_inst.SO =  PAD[8];
1633             //     pads[9] =  spi_flash_model_inst.WP ;
1634             //     //spi_flash_model_inst.WP =  PAD[9];
1635             //     pads[11] = spi_flash_model_inst.SIO3;
1636             //     //spi_flash_model_inst.SIO3 = PAD[11];
1637             // `endif
1638             `ifdef GPT_VIP_INCLUDE
1639               // GPT VIP Instance Not available at the moment in Config TB Top
1640             `endif
1641           end
1642           else begin
1643             for (int j = 0; j < 32; j++) begin
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_253325">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_config_ss_tb">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
