\hypertarget{classdpram__dclk_1_1rtl}{}\doxysection{rtl Architecture Reference}
\label{classdpram__dclk_1_1rtl}\index{rtl@{rtl}}
\doxysubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdpram__dclk_1_1rtl_a1c389d7a29c74b4630b0cd981fbe2c7a}\label{classdpram__dclk_1_1rtl_a1c389d7a29c74b4630b0cd981fbe2c7a}} 
\mbox{\hyperlink{classdpram__dclk_1_1rtl_a1c389d7a29c74b4630b0cd981fbe2c7a}{R\+E\+A\+D\+\_\+\+P\+R\+OC}}{\bfseries  ( {\bfseries \textcolor{vhdlchar}{i\+Rd\+\_\+clk}\textcolor{vhdlchar}{ }} )}
\item 
\mbox{\Hypertarget{classdpram__dclk_1_1rtl_acec12b1277eeaf015f0d894f7c3e002b}\label{classdpram__dclk_1_1rtl_acec12b1277eeaf015f0d894f7c3e002b}} 
\mbox{\hyperlink{classdpram__dclk_1_1rtl_acec12b1277eeaf015f0d894f7c3e002b}{W\+R\+I\+T\+E\+\_\+\+P\+R\+OC}}{\bfseries  ( {\bfseries \textcolor{vhdlchar}{i\+Wr\+\_\+clk}\textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\doxysubsection*{Types}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdpram__dclk_1_1rtl_ac026f8058c22474744f701c84ce9410f}\label{classdpram__dclk_1_1rtl_ac026f8058c22474744f701c84ce9410f}} 
{\bfseries \mbox{\hyperlink{classdpram__dclk_1_1rtl_ac026f8058c22474744f701c84ce9410f}{ram\+\_\+type}}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{A\+D\+D\+R\+\_\+\+N\+B\+I\+TS}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{D\+A\+T\+A\+\_\+\+N\+B\+I\+TS}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}
\doxysubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdpram__dclk_1_1rtl_af17b50ae5faba5fd41557e20c217eaac}\label{classdpram__dclk_1_1rtl_af17b50ae5faba5fd41557e20c217eaac}} 
\mbox{\hyperlink{classdpram__dclk_1_1rtl_af17b50ae5faba5fd41557e20c217eaac}{M\+EM}} {\bfseries \textcolor{vhdlchar}{ram\+\_\+type}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line 28 of file dpram\+\_\+dclk.\+vhd.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/serg/ws/eda/fifo/\+H\+D\+L/\+R\+T\+L/\mbox{\hyperlink{dpram__dclk_8vhd}{dpram\+\_\+dclk.\+vhd}}\end{DoxyCompactItemize}
