Running: H:\0\xi\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/MicSeltene/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/MICHAEL/tdm_display_circuit_test_bench_isim_beh.exe -prj C:/Users/MicSeltene/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/MICHAEL/tdm_display_circuit_test_bench_beh.prj work.tdm_display_circuit_test_bench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/MicSeltene/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/MICHAEL/tri_buff.vhd" into library work
Parsing VHDL file "C:/Users/MicSeltene/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/MICHAEL/T_flipflop.vhd" into library work
Parsing VHDL file "C:/Users/MicSeltene/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/MICHAEL/sixteen_x_7_decoder_rom.vhd" into library work
Parsing VHDL file "C:/Users/MicSeltene/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/MICHAEL/nbit_tristate_buffer.vhd" into library work
Parsing VHDL file "C:/Users/MicSeltene/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/MICHAEL/tdm_display_circuit.vhd" into library work
Parsing VHDL file "C:/Users/MicSeltene/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/MICHAEL/tdm_display_circuit_test_bench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity T_flipflop [t_flipflop_default]
Compiling architecture behavioral of entity tri_buff [tri_buff_default]
Compiling architecture behavioral of entity nbit_tristate_buffer [\nbit_tristate_buffer(4)\]
Compiling architecture behavioral of entity sixteen_x_7_decoder_rom [sixteen_x_7_decoder_rom_default]
Compiling architecture behavioral of entity tdm_display_circuit [\tdm_display_circuit(4)\]
Compiling architecture behavior of entity tdm_display_circuit_test_bench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 15 VHDL Units
Built simulation executable C:/Users/MicSeltene/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/MICHAEL/tdm_display_circuit_test_bench_isim_beh.exe
Fuse Memory Usage: 33004 KB
Fuse CPU Usage: 483 ms
