

================================================================
== Vivado HLS Report for 'nnet'
================================================================
* Date:           Wed Apr 25 19:19:56 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.22|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1255479|  1255479|  1255479|  1255479|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+--------+--------+--------+--------+---------+
        |                        |             |     Latency     |     Interval    | Pipeline|
        |        Instance        |    Module   |   min  |   max  |   min  |   max  |   Type  |
        +------------------------+-------------+--------+--------+--------+--------+---------+
        |grp_conv_layer2_fu_323  |conv_layer2  |  387137|  387137|  387137|  387137|   none  |
        |grp_conv_layer1_fu_335  |conv_layer1  |  505089|  505089|  505089|  505089|   none  |
        |grp_pool_layer1_fu_347  |pool_layer1  |   30033|   30033|   30033|   30033|   none  |
        |grp_pool_layer2_fu_355  |pool_layer2  |   11169|   11169|   11169|   11169|   none  |
        |grp_flatten_fu_363      |flatten      |    1237|    1237|    1237|    1237|   none  |
        +------------------------+-------------+--------+--------+--------+--------+---------+

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  276840|  276840|      2307|          -|          -|   120|    no    |
        | + Loop 1.1  |    2304|    2304|         4|          -|          -|   576|    no    |
        |- Loop 2     |   40572|   40572|       483|          -|          -|    84|    no    |
        | + Loop 2.1  |     480|     480|         4|          -|          -|   120|    no    |
        |- Loop 3     |    3390|    3390|       339|          -|          -|    10|    no    |
        | + Loop 3.1  |     336|     336|         4|          -|          -|    84|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      1|       0|    558|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|      2|    1002|   2227|
|Memory           |      165|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    493|
|Register         |        -|      -|     508|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      169|      5|    1510|   3278|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       60|      2|       1|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+-----+-----+
    |        Instance        |    Module   | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------+-------------+---------+-------+-----+-----+
    |grp_conv_layer1_fu_335  |conv_layer1  |        3|      1|  318|  515|
    |grp_conv_layer2_fu_323  |conv_layer2  |        1|      1|  363|  609|
    |grp_flatten_fu_363      |flatten      |        0|      0|   60|  227|
    |grp_pool_layer1_fu_347  |pool_layer1  |        0|      0|  133|  451|
    |grp_pool_layer2_fu_355  |pool_layer2  |        0|      0|  128|  425|
    +------------------------+-------------+---------+-------+-----+-----+
    |Total                   |             |        4|      2| 1002| 2227|
    +------------------------+-------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |nnet_mul_mul_24s_hbi_U20  |nnet_mul_mul_24s_hbi  |  i0 * i1  |
    |nnet_mul_mul_24s_lbW_U19  |nnet_mul_mul_24s_lbW  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |fc_layer1_weights_V_U  |nnet_fc_layer1_weibs  |      144|  0|   0|  69120|   18|     1|      1244160|
    |fc_layer2_weights_V_U  |nnet_fc_layer2_wejbC  |       19|  0|   0|  10080|   19|     1|       191520|
    |fc_layer3_weights_V_U  |nnet_fc_layer3_wekbM  |        2|  0|   0|    840|   20|     1|        16800|
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total                  |                      |      165|  0|   0|  80040|   57|     3|      1452480|
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |p_Val2_7_fu_699_p2     |     *    |      1|  0|  40|          24|          20|
    |i_3_fu_511_p2          |     +    |      0|  0|  15|           7|           1|
    |i_4_fu_621_p2          |     +    |      0|  0|  13|           4|           1|
    |i_fu_377_p2            |     +    |      0|  0|  15|           7|           1|
    |j_3_fu_532_p2          |     +    |      0|  0|  15|           7|           1|
    |j_4_fu_642_p2          |     +    |      0|  0|  15|           7|           1|
    |j_fu_398_p2            |     +    |      0|  0|  17|          10|           1|
    |next_mul_fu_543_p2     |     +    |      0|  0|  21|          14|           7|
    |p_Val2_2_fu_466_p2     |     +    |      0|  0|  51|          44|          44|
    |p_Val2_5_fu_576_p2     |     +    |      0|  0|  51|          44|          44|
    |p_Val2_8_fu_716_p2     |     +    |      0|  0|  51|          44|          44|
    |tmp_36_fu_439_p2       |     +    |      0|  0|  11|          18|          18|
    |tmp_38_fu_549_p2       |     +    |      0|  0|  21|          14|          14|
    |tmp_42_fu_677_p2       |     +    |      0|  0|  11|          11|          11|
    |tmp_43_fu_683_p2       |     +    |      0|  0|  11|          11|          11|
    |tmp_35_fu_433_p2       |     -    |      0|  0|  11|          18|          18|
    |exitcond5_i_fu_615_p2  |   icmp   |      0|  0|   9|           4|           4|
    |exitcond6_i_fu_505_p2  |   icmp   |      0|  0|  11|           7|           7|
    |exitcond7_i_fu_371_p2  |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_i1_fu_526_p2  |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_i2_fu_636_p2  |   icmp   |      0|  0|  11|           7|           7|
    |exitcond_i_fu_392_p2   |   icmp   |      0|  0|  13|          10|          10|
    |tmp_i_i1_fu_596_p2     |   icmp   |      0|  0|  18|          24|           1|
    |tmp_i_i2_fu_736_p2     |   icmp   |      0|  0|  18|          24|           1|
    |tmp_i_i_fu_486_p2      |   icmp   |      0|  0|  18|          24|           1|
    |a_V_i_i1_fu_602_p3     |  select  |      0|  0|  23|           1|          23|
    |a_V_i_i2_fu_742_p3     |  select  |      0|  0|  23|           1|          23|
    |a_V_i_i_fu_492_p3      |  select  |      0|  0|  23|           1|          23|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      1|  0| 558|         401|         347|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                   |  133|         29|    1|         29|
    |conv_layer1_out_V_address0  |   15|          3|   13|         39|
    |conv_layer1_out_V_ce0       |   15|          3|    1|          3|
    |conv_layer1_out_V_we0       |    9|          2|    1|          2|
    |conv_layer2_out_V_address0  |   15|          3|   12|         36|
    |conv_layer2_out_V_ce0       |   15|          3|    1|          3|
    |conv_layer2_out_V_we0       |    9|          2|    1|          2|
    |fc_layer1_out_V_address0    |   15|          3|    7|         21|
    |fc_layer1_out_V_d0          |   15|          3|   24|         72|
    |fc_layer2_out_V_address0    |   15|          3|    7|         21|
    |fc_layer2_out_V_d0          |   15|          3|   24|         72|
    |fc_layer3_out_V_d0          |   15|          3|   24|         72|
    |flatten_out_V_address0      |   15|          3|   10|         30|
    |flatten_out_V_ce0           |   15|          3|    1|          3|
    |flatten_out_V_we0           |    9|          2|    1|          2|
    |i_i1_reg_288                |    9|          2|    4|          8|
    |i_i8_reg_242                |    9|          2|    7|         14|
    |i_i_reg_207                 |    9|          2|    7|         14|
    |j_i1_reg_266                |    9|          2|    7|         14|
    |j_i2_reg_312                |    9|          2|    7|         14|
    |j_i_reg_231                 |    9|          2|   10|         20|
    |p_Val2_3_reg_253            |    9|          2|   24|         48|
    |p_Val2_6_reg_299            |    9|          2|   24|         48|
    |p_Val2_s_reg_218            |    9|          2|   24|         48|
    |phi_mul_reg_277             |    9|          2|   14|         28|
    |pool_layer1_out_V_address0  |   15|          3|   11|         33|
    |pool_layer1_out_V_ce0       |   15|          3|    1|          3|
    |pool_layer1_out_V_we0       |    9|          2|    1|          2|
    |pool_layer2_out_V_address0  |   15|          3|   10|         30|
    |pool_layer2_out_V_ce0       |   15|          3|    1|          3|
    |pool_layer2_out_V_we0       |    9|          2|    1|          2|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  493|        104|  281|        736|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  28|   0|   28|          0|
    |ap_reg_grp_conv_layer1_fu_335_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_conv_layer2_fu_323_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_flatten_fu_363_ap_start      |   1|   0|    1|          0|
    |ap_reg_grp_pool_layer1_fu_347_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_pool_layer2_fu_355_ap_start  |   1|   0|    1|          0|
    |fc_layer1_out_V_addr_reg_780            |   7|   0|    7|          0|
    |fc_layer1_out_V_load_reg_869            |  24|   0|   24|          0|
    |fc_layer1_weights_V_1_reg_803           |  18|   0|   18|          0|
    |fc_layer2_out_V_addr_reg_836            |   7|   0|    7|          0|
    |fc_layer2_out_V_load_reg_925            |  24|   0|   24|          0|
    |fc_layer2_weights_V_1_reg_864           |  19|   0|   19|          0|
    |fc_layer3_out_V_addr_reg_897            |   4|   0|    4|          0|
    |fc_layer3_weights_V_1_reg_920           |  20|   0|   20|          0|
    |flatten_out_V_load_reg_808              |  24|   0|   24|          0|
    |i_3_reg_826                             |   7|   0|    7|          0|
    |i_4_reg_887                             |   4|   0|    4|          0|
    |i_i1_reg_288                            |   4|   0|    4|          0|
    |i_i8_reg_242                            |   7|   0|    7|          0|
    |i_i_reg_207                             |   7|   0|    7|          0|
    |i_reg_770                               |   7|   0|    7|          0|
    |j_3_reg_844                             |   7|   0|    7|          0|
    |j_4_reg_905                             |   7|   0|    7|          0|
    |j_i1_reg_266                            |   7|   0|    7|          0|
    |j_i2_reg_312                            |   7|   0|    7|          0|
    |j_i_reg_231                             |  10|   0|   10|          0|
    |j_reg_788                               |  10|   0|   10|          0|
    |next_mul_reg_849                        |  14|   0|   14|          0|
    |p_Val2_1_reg_813                        |  41|   0|   41|          0|
    |p_Val2_3_reg_253                        |  24|   0|   24|          0|
    |p_Val2_4_reg_874                        |  42|   0|   42|          0|
    |p_Val2_6_reg_299                        |  24|   0|   24|          0|
    |p_Val2_7_reg_930                        |  43|   0|   43|          0|
    |p_Val2_s_reg_218                        |  24|   0|   24|          0|
    |phi_mul_reg_277                         |  14|   0|   14|          0|
    |tmp_i1_cast_reg_892                     |   4|   0|   11|          7|
    |tmp_i9_cast_reg_831                     |   7|   0|   14|          7|
    |tmp_i_cast_reg_775                      |   7|   0|   18|         11|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 508|   0|  533|         25|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |        nnet       | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |        nnet       | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |        nnet       | return value |
|ap_done                     | out |    1| ap_ctrl_hs |        nnet       | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |        nnet       | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |        nnet       | return value |
|conv_layer1_out_V_address0  | out |   13|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer1_out_V_ce0       | out |    1|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer1_out_V_we0       | out |    1|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer1_out_V_d0        | out |   24|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer1_out_V_q0        |  in |   24|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer2_out_V_address0  | out |   12|  ap_memory | conv_layer2_out_V |     array    |
|conv_layer2_out_V_ce0       | out |    1|  ap_memory | conv_layer2_out_V |     array    |
|conv_layer2_out_V_we0       | out |    1|  ap_memory | conv_layer2_out_V |     array    |
|conv_layer2_out_V_d0        | out |   24|  ap_memory | conv_layer2_out_V |     array    |
|conv_layer2_out_V_q0        |  in |   24|  ap_memory | conv_layer2_out_V |     array    |
|pool_layer1_out_V_address0  | out |   11|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_ce0       | out |    1|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_we0       | out |    1|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_d0        | out |   24|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_q0        |  in |   24|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer2_out_V_address0  | out |   10|  ap_memory | pool_layer2_out_V |     array    |
|pool_layer2_out_V_ce0       | out |    1|  ap_memory | pool_layer2_out_V |     array    |
|pool_layer2_out_V_we0       | out |    1|  ap_memory | pool_layer2_out_V |     array    |
|pool_layer2_out_V_d0        | out |   24|  ap_memory | pool_layer2_out_V |     array    |
|pool_layer2_out_V_q0        |  in |   24|  ap_memory | pool_layer2_out_V |     array    |
|flatten_out_V_address0      | out |   10|  ap_memory |   flatten_out_V   |     array    |
|flatten_out_V_ce0           | out |    1|  ap_memory |   flatten_out_V   |     array    |
|flatten_out_V_we0           | out |    1|  ap_memory |   flatten_out_V   |     array    |
|flatten_out_V_d0            | out |   24|  ap_memory |   flatten_out_V   |     array    |
|flatten_out_V_q0            |  in |   24|  ap_memory |   flatten_out_V   |     array    |
|fc_layer1_out_V_address0    | out |    7|  ap_memory |  fc_layer1_out_V  |     array    |
|fc_layer1_out_V_ce0         | out |    1|  ap_memory |  fc_layer1_out_V  |     array    |
|fc_layer1_out_V_we0         | out |    1|  ap_memory |  fc_layer1_out_V  |     array    |
|fc_layer1_out_V_d0          | out |   24|  ap_memory |  fc_layer1_out_V  |     array    |
|fc_layer1_out_V_q0          |  in |   24|  ap_memory |  fc_layer1_out_V  |     array    |
|fc_layer2_out_V_address0    | out |    7|  ap_memory |  fc_layer2_out_V  |     array    |
|fc_layer2_out_V_ce0         | out |    1|  ap_memory |  fc_layer2_out_V  |     array    |
|fc_layer2_out_V_we0         | out |    1|  ap_memory |  fc_layer2_out_V  |     array    |
|fc_layer2_out_V_d0          | out |   24|  ap_memory |  fc_layer2_out_V  |     array    |
|fc_layer2_out_V_q0          |  in |   24|  ap_memory |  fc_layer2_out_V  |     array    |
|fc_layer3_out_V_address0    | out |    4|  ap_memory |  fc_layer3_out_V  |     array    |
|fc_layer3_out_V_ce0         | out |    1|  ap_memory |  fc_layer3_out_V  |     array    |
|fc_layer3_out_V_we0         | out |    1|  ap_memory |  fc_layer3_out_V  |     array    |
|fc_layer3_out_V_d0          | out |   24|  ap_memory |  fc_layer3_out_V  |     array    |
+----------------------------+-----+-----+------------+-------------------+--------------+

