@W: MT530 :"d:\chang\_74hc194\hdl\hc194.v":10:4:10:9|Found inferred clock _74HC194|CLK which controls 4 sequential elements including Q[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
