Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Tue Nov 19 04:57:27 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt pong_impl_1.twr pong_impl_1.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock vga_driver/vga_clock/lscc_pll_inst/clk
        2.2  Clock vga_driver/pll_clock
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "vga_driver/vga_clock/lscc_pll_inst/clk"
=======================
create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]

Single Clock Domain
-----------------------------------------------------------------------------------------------------------
Clock vga_driver/vga_clock/lscc_pll_inst/clk|                    |       Period       |     Frequency      
-----------------------------------------------------------------------------------------------------------
 From vga_driver/vga_clock/lscc_pll_inst/clk|             Target |          83.333 ns |         12.000 MHz 
                                            | Actual (all paths) |          20.830 ns |         48.008 MHz 
-----------------------------------------------------------------------------------------------------------

Clock Domain Crossing
----------------------------------------------------------------------------------------------------------
Clock vga_driver/vga_clock/lscc_pll_inst/clk|   Worst Time Between Edges   |           Comment            
----------------------------------------------------------------------------------------------------------
 From vga_driver/pll_clock                  |                         ---- |                      No path 
----------------------------------------------------------------------------------------------------------

2.2 Clock "vga_driver/pll_clock"
=======================
create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
       Clock vga_driver/pll_clock       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_driver/pll_clock              |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          25.613 ns |         39.043 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
       Clock vga_driver/pll_clock       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_driver/vga_clock/lscc_pll_inst/clk                                                              
                                        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 10.0092%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {vga_driver/vga_cloc                                                                                                    
k/lscc_pll_inst/clk} -period 83.3333333                                                                                                    
333333 [get_nets clk]                   |   83.333 ns |   69.226 ns |    6   |   20.830 ns |  48.008 MHz |       23       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_drive                                                                                                    
r/pll_clock} -source [get_pins {vga_dri                                                                                                    
ver/vga_clock/lscc_pll_inst/u_PLL_B/REF                                                                                                    
ERENCECLK}] -multiply_by 67 -divide_by                                                                                                     
32 [get_pins {vga_driver/vga_clock/lscc                                                                                                    
_pll_inst/u_PLL_B/OUTGLOBAL }]          |   39.800 ns |   14.187 ns |   14   |   25.613 ns |  39.043 MHz |       28       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/v_count__i9/D                 |   14.188 ns 
vga_driver/v_count__i7/D                 |   14.188 ns 
vga_driver/v_count__i5/D                 |   14.188 ns 
vga_driver/v_count__i3/D                 |   14.188 ns 
vga_driver/v_count__i8/D                 |   14.241 ns 
vga_driver/v_count__i6/D                 |   14.241 ns 
vga_driver/v_count__i4/D                 |   14.241 ns 
vga_driver/v_count__i0/D                 |   14.241 ns 
vga_driver/v_count__i2/D                 |   14.241 ns 
vga_driver/v_count__i1/D                 |   14.506 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {vga_driver/vga_cloc                                                                                                    
k/lscc_pll_inst/clk} -period 83.3333333                                                                                                    
333333 [get_nets clk]                   |    0.000 ns |    3.417 ns |    2   |        ---- |        ---- |       23       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_drive                                                                                                    
r/pll_clock} -source [get_pins {vga_dri                                                                                                    
ver/vga_clock/lscc_pll_inst/u_PLL_B/REF                                                                                                    
ERENCECLK}] -multiply_by 67 -divide_by                                                                                                     
32 [get_pins {vga_driver/vga_clock/lscc                                                                                                    
_pll_inst/u_PLL_B/OUTGLOBAL }]          |    0.000 ns |    3.112 ns |    2   |        ---- |        ---- |       28       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/vga_hsync/D                   |    3.112 ns 
vga_driver/h_count_388__i9/D             |    3.417 ns 
vga_driver/h_count_388__i1/D             |    3.417 ns 
vga_driver/h_count_388__i7/D             |    3.417 ns 
vga_driver/h_count_388__i8/D             |    3.417 ns 
vga_driver/h_count_388__i5/D             |    3.417 ns 
vga_driver/h_count_388__i6/D             |    3.417 ns 
vga_driver/h_count_388__i3/D             |    3.417 ns 
vga_driver/h_count_388__i4/D             |    3.417 ns 
vga_driver/h_count_388__i2/D             |    3.417 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
player_two_up                           |                     input
player_one_up                           |                     input
player_two_down                         |                     input
enter                                   |                     input
player_one_down                         |                     input
r                                       |                    output
g                                       |                    output
b                                       |                    output
hsync                                   |                    output
vsync                                   |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        10
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
timer_391__i1                           |                  No Clock
timer_391__i2                           |                  No Clock
timer_391__i0                           |                  No Clock
pos_y_i9                                |                  No Clock
pos_y_i7                                |                  No Clock
pos_y_i8                                |                  No Clock
pos_y_i3                                |                  No Clock
pos_y_i4                                |                  No Clock
pos_y_i1                                |                  No Clock
pos_y_i2                                |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       631
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
23 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 83.3333 ns
Period margin    : 62.5033 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i13/Q
Path End         : tick_c/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 6
Delay Ratio      : 73.2% (route), 26.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.226 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.644

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.908
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             19.418

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_387__i13/CK->timer_clock_387__i13/Q
                                          SLICE_R16C20D   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[13]                                           NET DELAY        2.146         9.047  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE_R17C20A   A0_TO_F0_DELAY   0.450         9.497  1       
n6_adj_1018                                               NET DELAY        3.086        12.583  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R15C20A   B1_TO_F1_DELAY   0.477        13.060  1       
n6674                                                     NET DELAY        0.305        13.365  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE_R15C20B   C0_TO_F0_DELAY   0.477        13.842  1       
n12_adj_991                                               NET DELAY        0.305        14.147  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE_R15C20B   C1_TO_F1_DELAY   0.450        14.597  9       
n2660                                                     NET DELAY        4.344        18.941  1       
i1_2_lut_adj_88/B->i1_2_lut_adj_88/Z      SLICE_R16C15D   A0_TO_F0_DELAY   0.477        19.418  1       
n2407                                                     NET DELAY        0.000        19.418  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i13/Q
Path End         : {timer_clock_387__i7/SR   timer_clock_387__i8/SR}
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 75.1% (route), 24.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.782 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.021
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             18.531

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_387__i13/CK->timer_clock_387__i13/Q
                                          SLICE_R16C20D   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[13]                                           NET DELAY        2.146         9.047  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE_R17C20A   A0_TO_F0_DELAY   0.450         9.497  1       
n6_adj_1018                                               NET DELAY        3.086        12.583  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R15C20A   B1_TO_F1_DELAY   0.477        13.060  1       
n6674                                                     NET DELAY        0.305        13.365  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE_R15C20B   C0_TO_F0_DELAY   0.477        13.842  1       
n12_adj_991                                               NET DELAY        0.305        14.147  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE_R15C20B   C1_TO_F1_DELAY   0.450        14.597  9       
n2660                                                     NET DELAY        3.934        18.531  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i13/Q
Path End         : {timer_clock_387__i9/SR   timer_clock_387__i10/SR}
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 75.1% (route), 24.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.782 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.021
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             18.531

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_387__i13/CK->timer_clock_387__i13/Q
                                          SLICE_R16C20D   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[13]                                           NET DELAY        2.146         9.047  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE_R17C20A   A0_TO_F0_DELAY   0.450         9.497  1       
n6_adj_1018                                               NET DELAY        3.086        12.583  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R15C20A   B1_TO_F1_DELAY   0.477        13.060  1       
n6674                                                     NET DELAY        0.305        13.365  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE_R15C20B   C0_TO_F0_DELAY   0.477        13.842  1       
n12_adj_991                                               NET DELAY        0.305        14.147  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE_R15C20B   C1_TO_F1_DELAY   0.450        14.597  9       
n2660                                                     NET DELAY        3.934        18.531  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i13/Q
Path End         : {timer_clock_387__i11/SR   timer_clock_387__i12/SR}
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 75.1% (route), 24.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.782 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.021
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             18.531

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_387__i13/CK->timer_clock_387__i13/Q
                                          SLICE_R16C20D   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[13]                                           NET DELAY        2.146         9.047  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE_R17C20A   A0_TO_F0_DELAY   0.450         9.497  1       
n6_adj_1018                                               NET DELAY        3.086        12.583  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R15C20A   B1_TO_F1_DELAY   0.477        13.060  1       
n6674                                                     NET DELAY        0.305        13.365  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE_R15C20B   C0_TO_F0_DELAY   0.477        13.842  1       
n12_adj_991                                               NET DELAY        0.305        14.147  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE_R15C20B   C1_TO_F1_DELAY   0.450        14.597  9       
n2660                                                     NET DELAY        3.934        18.531  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i13/Q
Path End         : timer_clock_387__i13/SR
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 75.1% (route), 24.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.782 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          13.021
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             18.531

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_387__i13/CK->timer_clock_387__i13/Q
                                          SLICE_R16C20D   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[13]                                           NET DELAY        2.146         9.047  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE_R17C20A   A0_TO_F0_DELAY   0.450         9.497  1       
n6_adj_1018                                               NET DELAY        3.086        12.583  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R15C20A   B1_TO_F1_DELAY   0.477        13.060  1       
n6674                                                     NET DELAY        0.305        13.365  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE_R15C20B   C0_TO_F0_DELAY   0.477        13.842  1       
n12_adj_991                                               NET DELAY        0.305        14.147  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE_R15C20B   C1_TO_F1_DELAY   0.450        14.597  9       
n2660                                                     NET DELAY        3.934        18.531  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i13/Q
Path End         : {timer_clock_387__i1/SR   timer_clock_387__i2/SR}
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 73.9% (route), 26.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 70.378 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          12.425
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             17.935

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_387__i13/CK->timer_clock_387__i13/Q
                                          SLICE_R16C20D   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[13]                                           NET DELAY        2.146         9.047  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE_R17C20A   A0_TO_F0_DELAY   0.450         9.497  1       
n6_adj_1018                                               NET DELAY        3.086        12.583  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R15C20A   B1_TO_F1_DELAY   0.477        13.060  1       
n6674                                                     NET DELAY        0.305        13.365  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE_R15C20B   C0_TO_F0_DELAY   0.477        13.842  1       
n12_adj_991                                               NET DELAY        0.305        14.147  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE_R15C20B   C1_TO_F1_DELAY   0.450        14.597  9       
n2660                                                     NET DELAY        3.338        17.935  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i13/Q
Path End         : {timer_clock_387__i3/SR   timer_clock_387__i4/SR}
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 73.9% (route), 26.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 70.378 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          12.425
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             17.935

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_387__i13/CK->timer_clock_387__i13/Q
                                          SLICE_R16C20D   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[13]                                           NET DELAY        2.146         9.047  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE_R17C20A   A0_TO_F0_DELAY   0.450         9.497  1       
n6_adj_1018                                               NET DELAY        3.086        12.583  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R15C20A   B1_TO_F1_DELAY   0.477        13.060  1       
n6674                                                     NET DELAY        0.305        13.365  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE_R15C20B   C0_TO_F0_DELAY   0.477        13.842  1       
n12_adj_991                                               NET DELAY        0.305        14.147  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE_R15C20B   C1_TO_F1_DELAY   0.450        14.597  9       
n2660                                                     NET DELAY        3.338        17.935  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i13/Q
Path End         : {timer_clock_387__i5/SR   timer_clock_387__i6/SR}
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 73.9% (route), 26.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 70.378 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          12.425
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             17.935

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_387__i13/CK->timer_clock_387__i13/Q
                                          SLICE_R16C20D   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[13]                                           NET DELAY        2.146         9.047  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE_R17C20A   A0_TO_F0_DELAY   0.450         9.497  1       
n6_adj_1018                                               NET DELAY        3.086        12.583  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R15C20A   B1_TO_F1_DELAY   0.477        13.060  1       
n6674                                                     NET DELAY        0.305        13.365  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE_R15C20B   C0_TO_F0_DELAY   0.477        13.842  1       
n12_adj_991                                               NET DELAY        0.305        14.147  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE_R15C20B   C1_TO_F1_DELAY   0.450        14.597  9       
n2660                                                     NET DELAY        3.338        17.935  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i13/Q
Path End         : timer_clock_387__i0/SR
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 73.9% (route), 26.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 70.378 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.313

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                          12.425
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             17.935

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_387__i13/CK->timer_clock_387__i13/Q
                                          SLICE_R16C20D   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[13]                                           NET DELAY        2.146         9.047  1       
i1_2_lut/A->i1_2_lut/Z                    SLICE_R17C20A   A0_TO_F0_DELAY   0.450         9.497  1       
n6_adj_1018                                               NET DELAY        3.086        12.583  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R15C20A   B1_TO_F1_DELAY   0.477        13.060  1       
n6674                                                     NET DELAY        0.305        13.365  1       
i5_4_lut/D->i5_4_lut/Z                    SLICE_R15C20B   C0_TO_F0_DELAY   0.477        13.842  1       
n12_adj_991                                               NET DELAY        0.305        14.147  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE_R15C20B   C1_TO_F1_DELAY   0.450        14.597  9       
n2660                                                     NET DELAY        3.338        17.935  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i0/Q
Path End         : timer_clock_387__i13/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 15
Delay Ratio      : 36.9% (route), 63.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 74.342 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  88.644

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   5.510
+ Data Path Delay                                                           8.792
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             14.302

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_387__i0/CK->timer_clock_387__i0/Q
                                          SLICE_R16C19A   CLK_TO_Q1_DELAY      1.391         6.901  2       
timer_clock[0]                                            NET DELAY            2.026         8.927  1       
timer_clock_387_add_4_1/C1->timer_clock_387_add_4_1/CO1
                                          SLICE_R16C19A   C1_TO_COUT1_DELAY    0.344         9.271  2       
n4494                                                     NET DELAY            0.000         9.271  1       
timer_clock_387_add_4_3/CI0->timer_clock_387_add_4_3/CO0
                                          SLICE_R16C19B   CIN0_TO_COUT0_DELAY  0.278         9.549  2       
n9557                                                     NET DELAY            0.000         9.549  1       
timer_clock_387_add_4_3/CI1->timer_clock_387_add_4_3/CO1
                                          SLICE_R16C19B   CIN1_TO_COUT1_DELAY  0.278         9.827  2       
n4496                                                     NET DELAY            0.000         9.827  1       
timer_clock_387_add_4_5/CI0->timer_clock_387_add_4_5/CO0
                                          SLICE_R16C19C   CIN0_TO_COUT0_DELAY  0.278        10.105  2       
n9560                                                     NET DELAY            0.000        10.105  1       
timer_clock_387_add_4_5/CI1->timer_clock_387_add_4_5/CO1
                                          SLICE_R16C19C   CIN1_TO_COUT1_DELAY  0.278        10.383  2       
n4498                                                     NET DELAY            0.000        10.383  1       
timer_clock_387_add_4_7/CI0->timer_clock_387_add_4_7/CO0
                                          SLICE_R16C19D   CIN0_TO_COUT0_DELAY  0.278        10.661  2       
n9563                                                     NET DELAY            0.000        10.661  1       
timer_clock_387_add_4_7/CI1->timer_clock_387_add_4_7/CO1
                                          SLICE_R16C19D   CIN1_TO_COUT1_DELAY  0.278        10.939  2       
n4500                                                     NET DELAY            0.556        11.495  1       
timer_clock_387_add_4_9/CI0->timer_clock_387_add_4_9/CO0
                                          SLICE_R16C20A   CIN0_TO_COUT0_DELAY  0.278        11.773  2       
n9566                                                     NET DELAY            0.000        11.773  1       
timer_clock_387_add_4_9/CI1->timer_clock_387_add_4_9/CO1
                                          SLICE_R16C20A   CIN1_TO_COUT1_DELAY  0.278        12.051  2       
n4502                                                     NET DELAY            0.000        12.051  1       
timer_clock_387_add_4_11/CI0->timer_clock_387_add_4_11/CO0
                                          SLICE_R16C20B   CIN0_TO_COUT0_DELAY  0.278        12.329  2       
n9569                                                     NET DELAY            0.000        12.329  1       
timer_clock_387_add_4_11/CI1->timer_clock_387_add_4_11/CO1
                                          SLICE_R16C20B   CIN1_TO_COUT1_DELAY  0.278        12.607  2       
n4504                                                     NET DELAY            0.000        12.607  1       
timer_clock_387_add_4_13/CI0->timer_clock_387_add_4_13/CO0
                                          SLICE_R16C20C   CIN0_TO_COUT0_DELAY  0.278        12.885  2       
n9572                                                     NET DELAY            0.000        12.885  1       
timer_clock_387_add_4_13/CI1->timer_clock_387_add_4_13/CO1
                                          SLICE_R16C20C   CIN1_TO_COUT1_DELAY  0.278        13.163  2       
n4506                                                     NET DELAY            0.662        13.825  1       
timer_clock_387_add_4_15/D0->timer_clock_387_add_4_15/S0
                                          SLICE_R16C20D   D0_TO_F0_DELAY       0.477        14.302  1       
n62_2                                                     NET DELAY            0.000        14.302  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
28 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i6/Q
Path End         : vga_driver/v_count__i3/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 14.187 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        25.414
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.438

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_388__i5/CK   vga_driver/h_count_388__i6/CK}->vga_driver/h_count_388__i6/Q
                                          SLICE_R15C8D    CLK_TO_Q1_DELAY      1.391        12.415  7       
vga_driver/h_count[6]                                     NET DELAY            3.814        16.229  1       
vga_driver/i2_2_lut_3_lut/B->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R15C11C   A0_TO_F0_DELAY       0.450        16.679  1       
vga_driver/n2465                                          NET DELAY            2.490        19.169  1       
vga_driver/i6109_4_lut/B->vga_driver/i6109_4_lut/Z
                                          SLICE_R15C10B   B0_TO_F0_DELAY       0.450        19.619  2       
vga_driver/vga_hsync_N_164                                NET DELAY            3.033        22.652  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R13C10A   C1_TO_COUT1_DELAY    0.344        22.996  2       
vga_driver/n4547                                          NET DELAY            0.000        22.996  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R13C10B   CIN0_TO_COUT0_DELAY  0.278        23.274  2       
vga_driver/n9608                                          NET DELAY            0.000        23.274  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R13C10B   CIN1_TO_COUT1_DELAY  0.278        23.552  2       
vga_driver/n4549                                          NET DELAY            0.000        23.552  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R13C10C   CIN0_TO_COUT0_DELAY  0.278        23.830  2       
vga_driver/n9611                                          NET DELAY            0.000        23.830  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R13C10C   CIN1_TO_COUT1_DELAY  0.278        24.108  2       
vga_driver/n4551                                          NET DELAY            0.000        24.108  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R13C10D   CIN0_TO_COUT0_DELAY  0.278        24.386  2       
vga_driver/n9614                                          NET DELAY            0.000        24.386  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R13C10D   CIN1_TO_COUT1_DELAY  0.278        24.664  2       
vga_driver/n4553                                          NET DELAY            1.219        25.883  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R13C11A   D0_TO_F0_DELAY       0.450        26.333  3       
vga_vsync_N_180[7]                                        NET DELAY            3.086        29.419  1       
vga_driver/i6_4_lut_adj_85/A->vga_driver/i6_4_lut_adj_85/Z
                                          SLICE_R13C9B    B1_TO_F1_DELAY       0.450        29.869  1       
vga_driver/n16                                            NET DELAY            2.556        32.425  1       
vga_driver/i2406_4_lut/D->vga_driver/i2406_4_lut/Z
                                          SLICE_R14C9C    A1_TO_F1_DELAY       0.450        32.875  10      
n2699                                                     NET DELAY            3.086        35.961  1       
i1441_2_lut/A->i1441_2_lut/Z              SLICE_R13C9C    B0_TO_F0_DELAY       0.477        36.438  1       
n2708                                                     NET DELAY            0.000        36.438  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i6/Q
Path End         : vga_driver/v_count__i5/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 14.187 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        25.414
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.438

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_388__i5/CK   vga_driver/h_count_388__i6/CK}->vga_driver/h_count_388__i6/Q
                                          SLICE_R15C8D    CLK_TO_Q1_DELAY      1.391        12.415  7       
vga_driver/h_count[6]                                     NET DELAY            3.814        16.229  1       
vga_driver/i2_2_lut_3_lut/B->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R15C11C   A0_TO_F0_DELAY       0.450        16.679  1       
vga_driver/n2465                                          NET DELAY            2.490        19.169  1       
vga_driver/i6109_4_lut/B->vga_driver/i6109_4_lut/Z
                                          SLICE_R15C10B   B0_TO_F0_DELAY       0.450        19.619  2       
vga_driver/vga_hsync_N_164                                NET DELAY            3.033        22.652  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R13C10A   C1_TO_COUT1_DELAY    0.344        22.996  2       
vga_driver/n4547                                          NET DELAY            0.000        22.996  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R13C10B   CIN0_TO_COUT0_DELAY  0.278        23.274  2       
vga_driver/n9608                                          NET DELAY            0.000        23.274  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R13C10B   CIN1_TO_COUT1_DELAY  0.278        23.552  2       
vga_driver/n4549                                          NET DELAY            0.000        23.552  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R13C10C   CIN0_TO_COUT0_DELAY  0.278        23.830  2       
vga_driver/n9611                                          NET DELAY            0.000        23.830  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R13C10C   CIN1_TO_COUT1_DELAY  0.278        24.108  2       
vga_driver/n4551                                          NET DELAY            0.000        24.108  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R13C10D   CIN0_TO_COUT0_DELAY  0.278        24.386  2       
vga_driver/n9614                                          NET DELAY            0.000        24.386  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R13C10D   CIN1_TO_COUT1_DELAY  0.278        24.664  2       
vga_driver/n4553                                          NET DELAY            1.219        25.883  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R13C11A   D0_TO_F0_DELAY       0.450        26.333  3       
vga_vsync_N_180[7]                                        NET DELAY            3.086        29.419  1       
vga_driver/i6_4_lut_adj_85/A->vga_driver/i6_4_lut_adj_85/Z
                                          SLICE_R13C9B    B1_TO_F1_DELAY       0.450        29.869  1       
vga_driver/n16                                            NET DELAY            2.556        32.425  1       
vga_driver/i2406_4_lut/D->vga_driver/i2406_4_lut/Z
                                          SLICE_R14C9C    A1_TO_F1_DELAY       0.450        32.875  10      
n2699                                                     NET DELAY            3.086        35.961  1       
i1444_2_lut/A->i1444_2_lut/Z              SLICE_R13C9D    B0_TO_F0_DELAY       0.477        36.438  1       
n2711                                                     NET DELAY            0.000        36.438  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i6/Q
Path End         : vga_driver/v_count__i7/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 14.187 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        25.414
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.438

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_388__i5/CK   vga_driver/h_count_388__i6/CK}->vga_driver/h_count_388__i6/Q
                                          SLICE_R15C8D    CLK_TO_Q1_DELAY      1.391        12.415  7       
vga_driver/h_count[6]                                     NET DELAY            3.814        16.229  1       
vga_driver/i2_2_lut_3_lut/B->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R15C11C   A0_TO_F0_DELAY       0.450        16.679  1       
vga_driver/n2465                                          NET DELAY            2.490        19.169  1       
vga_driver/i6109_4_lut/B->vga_driver/i6109_4_lut/Z
                                          SLICE_R15C10B   B0_TO_F0_DELAY       0.450        19.619  2       
vga_driver/vga_hsync_N_164                                NET DELAY            3.033        22.652  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R13C10A   C1_TO_COUT1_DELAY    0.344        22.996  2       
vga_driver/n4547                                          NET DELAY            0.000        22.996  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R13C10B   CIN0_TO_COUT0_DELAY  0.278        23.274  2       
vga_driver/n9608                                          NET DELAY            0.000        23.274  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R13C10B   CIN1_TO_COUT1_DELAY  0.278        23.552  2       
vga_driver/n4549                                          NET DELAY            0.000        23.552  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R13C10C   CIN0_TO_COUT0_DELAY  0.278        23.830  2       
vga_driver/n9611                                          NET DELAY            0.000        23.830  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R13C10C   CIN1_TO_COUT1_DELAY  0.278        24.108  2       
vga_driver/n4551                                          NET DELAY            0.000        24.108  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R13C10D   CIN0_TO_COUT0_DELAY  0.278        24.386  2       
vga_driver/n9614                                          NET DELAY            0.000        24.386  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R13C10D   CIN1_TO_COUT1_DELAY  0.278        24.664  2       
vga_driver/n4553                                          NET DELAY            1.219        25.883  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R13C11A   D0_TO_F0_DELAY       0.450        26.333  3       
vga_vsync_N_180[7]                                        NET DELAY            3.086        29.419  1       
vga_driver/i6_4_lut_adj_85/A->vga_driver/i6_4_lut_adj_85/Z
                                          SLICE_R13C9B    B1_TO_F1_DELAY       0.450        29.869  1       
vga_driver/n16                                            NET DELAY            2.556        32.425  1       
vga_driver/i2406_4_lut/D->vga_driver/i2406_4_lut/Z
                                          SLICE_R14C9C    A1_TO_F1_DELAY       0.450        32.875  10      
n2699                                                     NET DELAY            3.086        35.961  1       
i1446_2_lut/A->i1446_2_lut/Z              SLICE_R13C11C   B0_TO_F0_DELAY       0.477        36.438  1       
n2713                                                     NET DELAY            0.000        36.438  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i6/Q
Path End         : vga_driver/v_count__i9/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 14.187 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        25.414
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.438

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_388__i5/CK   vga_driver/h_count_388__i6/CK}->vga_driver/h_count_388__i6/Q
                                          SLICE_R15C8D    CLK_TO_Q1_DELAY      1.391        12.415  7       
vga_driver/h_count[6]                                     NET DELAY            3.814        16.229  1       
vga_driver/i2_2_lut_3_lut/B->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R15C11C   A0_TO_F0_DELAY       0.450        16.679  1       
vga_driver/n2465                                          NET DELAY            2.490        19.169  1       
vga_driver/i6109_4_lut/B->vga_driver/i6109_4_lut/Z
                                          SLICE_R15C10B   B0_TO_F0_DELAY       0.450        19.619  2       
vga_driver/vga_hsync_N_164                                NET DELAY            3.033        22.652  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R13C10A   C1_TO_COUT1_DELAY    0.344        22.996  2       
vga_driver/n4547                                          NET DELAY            0.000        22.996  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R13C10B   CIN0_TO_COUT0_DELAY  0.278        23.274  2       
vga_driver/n9608                                          NET DELAY            0.000        23.274  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R13C10B   CIN1_TO_COUT1_DELAY  0.278        23.552  2       
vga_driver/n4549                                          NET DELAY            0.000        23.552  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R13C10C   CIN0_TO_COUT0_DELAY  0.278        23.830  2       
vga_driver/n9611                                          NET DELAY            0.000        23.830  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R13C10C   CIN1_TO_COUT1_DELAY  0.278        24.108  2       
vga_driver/n4551                                          NET DELAY            0.000        24.108  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R13C10D   CIN0_TO_COUT0_DELAY  0.278        24.386  2       
vga_driver/n9614                                          NET DELAY            0.000        24.386  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R13C10D   CIN1_TO_COUT1_DELAY  0.278        24.664  2       
vga_driver/n4553                                          NET DELAY            1.219        25.883  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R13C11A   D0_TO_F0_DELAY       0.450        26.333  3       
vga_vsync_N_180[7]                                        NET DELAY            3.086        29.419  1       
vga_driver/i6_4_lut_adj_85/A->vga_driver/i6_4_lut_adj_85/Z
                                          SLICE_R13C9B    B1_TO_F1_DELAY       0.450        29.869  1       
vga_driver/n16                                            NET DELAY            2.556        32.425  1       
vga_driver/i2406_4_lut/D->vga_driver/i2406_4_lut/Z
                                          SLICE_R14C9C    A1_TO_F1_DELAY       0.450        32.875  10      
n2699                                                     NET DELAY            3.086        35.961  1       
i1448_2_lut/A->i1448_2_lut/Z              SLICE_R13C11D   B0_TO_F0_DELAY       0.477        36.438  1       
n2715                                                     NET DELAY            0.000        36.438  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i6/Q
Path End         : vga_driver/v_count__i2/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 75.8% (route), 24.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 14.240 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        25.361
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.385

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_388__i5/CK   vga_driver/h_count_388__i6/CK}->vga_driver/h_count_388__i6/Q
                                          SLICE_R15C8D    CLK_TO_Q1_DELAY      1.391        12.415  7       
vga_driver/h_count[6]                                     NET DELAY            3.814        16.229  1       
vga_driver/i2_2_lut_3_lut/B->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R15C11C   A0_TO_F0_DELAY       0.450        16.679  1       
vga_driver/n2465                                          NET DELAY            2.490        19.169  1       
vga_driver/i6109_4_lut/B->vga_driver/i6109_4_lut/Z
                                          SLICE_R15C10B   B0_TO_F0_DELAY       0.450        19.619  2       
vga_driver/vga_hsync_N_164                                NET DELAY            3.033        22.652  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R13C10A   C1_TO_COUT1_DELAY    0.344        22.996  2       
vga_driver/n4547                                          NET DELAY            0.000        22.996  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R13C10B   CIN0_TO_COUT0_DELAY  0.278        23.274  2       
vga_driver/n9608                                          NET DELAY            0.000        23.274  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R13C10B   CIN1_TO_COUT1_DELAY  0.278        23.552  2       
vga_driver/n4549                                          NET DELAY            0.000        23.552  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R13C10C   CIN0_TO_COUT0_DELAY  0.278        23.830  2       
vga_driver/n9611                                          NET DELAY            0.000        23.830  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R13C10C   CIN1_TO_COUT1_DELAY  0.278        24.108  2       
vga_driver/n4551                                          NET DELAY            0.000        24.108  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R13C10D   CIN0_TO_COUT0_DELAY  0.278        24.386  2       
vga_driver/n9614                                          NET DELAY            0.000        24.386  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R13C10D   CIN1_TO_COUT1_DELAY  0.278        24.664  2       
vga_driver/n4553                                          NET DELAY            1.219        25.883  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R13C11A   D0_TO_F0_DELAY       0.450        26.333  3       
vga_vsync_N_180[7]                                        NET DELAY            3.086        29.419  1       
vga_driver/i6_4_lut_adj_85/A->vga_driver/i6_4_lut_adj_85/Z
                                          SLICE_R13C9B    B1_TO_F1_DELAY       0.450        29.869  1       
vga_driver/n16                                            NET DELAY            2.556        32.425  1       
vga_driver/i2406_4_lut/D->vga_driver/i2406_4_lut/Z
                                          SLICE_R14C9C    A1_TO_F1_DELAY       0.450        32.875  10      
n2699                                                     NET DELAY            3.033        35.908  1       
i1433_2_lut/A->i1433_2_lut/Z              SLICE_R13C9C    C1_TO_F1_DELAY       0.477        36.385  1       
n2700                                                     NET DELAY            0.000        36.385  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i6/Q
Path End         : vga_driver/v_count__i0/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 75.8% (route), 24.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 14.240 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        25.361
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.385

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_388__i5/CK   vga_driver/h_count_388__i6/CK}->vga_driver/h_count_388__i6/Q
                                          SLICE_R15C8D    CLK_TO_Q1_DELAY      1.391        12.415  7       
vga_driver/h_count[6]                                     NET DELAY            3.814        16.229  1       
vga_driver/i2_2_lut_3_lut/B->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R15C11C   A0_TO_F0_DELAY       0.450        16.679  1       
vga_driver/n2465                                          NET DELAY            2.490        19.169  1       
vga_driver/i6109_4_lut/B->vga_driver/i6109_4_lut/Z
                                          SLICE_R15C10B   B0_TO_F0_DELAY       0.450        19.619  2       
vga_driver/vga_hsync_N_164                                NET DELAY            3.033        22.652  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R13C10A   C1_TO_COUT1_DELAY    0.344        22.996  2       
vga_driver/n4547                                          NET DELAY            0.000        22.996  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R13C10B   CIN0_TO_COUT0_DELAY  0.278        23.274  2       
vga_driver/n9608                                          NET DELAY            0.000        23.274  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R13C10B   CIN1_TO_COUT1_DELAY  0.278        23.552  2       
vga_driver/n4549                                          NET DELAY            0.000        23.552  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R13C10C   CIN0_TO_COUT0_DELAY  0.278        23.830  2       
vga_driver/n9611                                          NET DELAY            0.000        23.830  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R13C10C   CIN1_TO_COUT1_DELAY  0.278        24.108  2       
vga_driver/n4551                                          NET DELAY            0.000        24.108  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R13C10D   CIN0_TO_COUT0_DELAY  0.278        24.386  2       
vga_driver/n9614                                          NET DELAY            0.000        24.386  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R13C10D   CIN1_TO_COUT1_DELAY  0.278        24.664  2       
vga_driver/n4553                                          NET DELAY            1.219        25.883  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R13C11A   D0_TO_F0_DELAY       0.450        26.333  3       
vga_vsync_N_180[7]                                        NET DELAY            3.086        29.419  1       
vga_driver/i6_4_lut_adj_85/A->vga_driver/i6_4_lut_adj_85/Z
                                          SLICE_R13C9B    B1_TO_F1_DELAY       0.450        29.869  1       
vga_driver/n16                                            NET DELAY            2.556        32.425  1       
vga_driver/i2406_4_lut/D->vga_driver/i2406_4_lut/Z
                                          SLICE_R14C9C    A1_TO_F1_DELAY       0.450        32.875  10      
n2699                                                     NET DELAY            3.033        35.908  1       
i1434_2_lut/A->i1434_2_lut/Z              SLICE_R14C9B    C1_TO_F1_DELAY       0.477        36.385  1       
n2701                                                     NET DELAY            0.000        36.385  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i6/Q
Path End         : vga_driver/v_count__i4/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 75.8% (route), 24.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 14.240 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        25.361
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.385

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_388__i5/CK   vga_driver/h_count_388__i6/CK}->vga_driver/h_count_388__i6/Q
                                          SLICE_R15C8D    CLK_TO_Q1_DELAY      1.391        12.415  7       
vga_driver/h_count[6]                                     NET DELAY            3.814        16.229  1       
vga_driver/i2_2_lut_3_lut/B->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R15C11C   A0_TO_F0_DELAY       0.450        16.679  1       
vga_driver/n2465                                          NET DELAY            2.490        19.169  1       
vga_driver/i6109_4_lut/B->vga_driver/i6109_4_lut/Z
                                          SLICE_R15C10B   B0_TO_F0_DELAY       0.450        19.619  2       
vga_driver/vga_hsync_N_164                                NET DELAY            3.033        22.652  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R13C10A   C1_TO_COUT1_DELAY    0.344        22.996  2       
vga_driver/n4547                                          NET DELAY            0.000        22.996  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R13C10B   CIN0_TO_COUT0_DELAY  0.278        23.274  2       
vga_driver/n9608                                          NET DELAY            0.000        23.274  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R13C10B   CIN1_TO_COUT1_DELAY  0.278        23.552  2       
vga_driver/n4549                                          NET DELAY            0.000        23.552  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R13C10C   CIN0_TO_COUT0_DELAY  0.278        23.830  2       
vga_driver/n9611                                          NET DELAY            0.000        23.830  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R13C10C   CIN1_TO_COUT1_DELAY  0.278        24.108  2       
vga_driver/n4551                                          NET DELAY            0.000        24.108  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R13C10D   CIN0_TO_COUT0_DELAY  0.278        24.386  2       
vga_driver/n9614                                          NET DELAY            0.000        24.386  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R13C10D   CIN1_TO_COUT1_DELAY  0.278        24.664  2       
vga_driver/n4553                                          NET DELAY            1.219        25.883  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R13C11A   D0_TO_F0_DELAY       0.450        26.333  3       
vga_vsync_N_180[7]                                        NET DELAY            3.086        29.419  1       
vga_driver/i6_4_lut_adj_85/A->vga_driver/i6_4_lut_adj_85/Z
                                          SLICE_R13C9B    B1_TO_F1_DELAY       0.450        29.869  1       
vga_driver/n16                                            NET DELAY            2.556        32.425  1       
vga_driver/i2406_4_lut/D->vga_driver/i2406_4_lut/Z
                                          SLICE_R14C9C    A1_TO_F1_DELAY       0.450        32.875  10      
n2699                                                     NET DELAY            3.033        35.908  1       
i1442_2_lut/A->i1442_2_lut/Z              SLICE_R13C9D    C1_TO_F1_DELAY       0.477        36.385  1       
n2709                                                     NET DELAY            0.000        36.385  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i6/Q
Path End         : vga_driver/v_count__i6/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 75.8% (route), 24.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 14.240 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        25.361
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.385

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_388__i5/CK   vga_driver/h_count_388__i6/CK}->vga_driver/h_count_388__i6/Q
                                          SLICE_R15C8D    CLK_TO_Q1_DELAY      1.391        12.415  7       
vga_driver/h_count[6]                                     NET DELAY            3.814        16.229  1       
vga_driver/i2_2_lut_3_lut/B->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R15C11C   A0_TO_F0_DELAY       0.450        16.679  1       
vga_driver/n2465                                          NET DELAY            2.490        19.169  1       
vga_driver/i6109_4_lut/B->vga_driver/i6109_4_lut/Z
                                          SLICE_R15C10B   B0_TO_F0_DELAY       0.450        19.619  2       
vga_driver/vga_hsync_N_164                                NET DELAY            3.033        22.652  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R13C10A   C1_TO_COUT1_DELAY    0.344        22.996  2       
vga_driver/n4547                                          NET DELAY            0.000        22.996  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R13C10B   CIN0_TO_COUT0_DELAY  0.278        23.274  2       
vga_driver/n9608                                          NET DELAY            0.000        23.274  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R13C10B   CIN1_TO_COUT1_DELAY  0.278        23.552  2       
vga_driver/n4549                                          NET DELAY            0.000        23.552  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R13C10C   CIN0_TO_COUT0_DELAY  0.278        23.830  2       
vga_driver/n9611                                          NET DELAY            0.000        23.830  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R13C10C   CIN1_TO_COUT1_DELAY  0.278        24.108  2       
vga_driver/n4551                                          NET DELAY            0.000        24.108  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R13C10D   CIN0_TO_COUT0_DELAY  0.278        24.386  2       
vga_driver/n9614                                          NET DELAY            0.000        24.386  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R13C10D   CIN1_TO_COUT1_DELAY  0.278        24.664  2       
vga_driver/n4553                                          NET DELAY            1.219        25.883  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R13C11A   D0_TO_F0_DELAY       0.450        26.333  3       
vga_vsync_N_180[7]                                        NET DELAY            3.086        29.419  1       
vga_driver/i6_4_lut_adj_85/A->vga_driver/i6_4_lut_adj_85/Z
                                          SLICE_R13C9B    B1_TO_F1_DELAY       0.450        29.869  1       
vga_driver/n16                                            NET DELAY            2.556        32.425  1       
vga_driver/i2406_4_lut/D->vga_driver/i2406_4_lut/Z
                                          SLICE_R14C9C    A1_TO_F1_DELAY       0.450        32.875  10      
n2699                                                     NET DELAY            3.033        35.908  1       
i1445_2_lut/A->i1445_2_lut/Z              SLICE_R13C11C   C1_TO_F1_DELAY       0.477        36.385  1       
n2712                                                     NET DELAY            0.000        36.385  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i6/Q
Path End         : vga_driver/v_count__i8/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 75.8% (route), 24.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 14.240 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        25.361
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.385

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_388__i5/CK   vga_driver/h_count_388__i6/CK}->vga_driver/h_count_388__i6/Q
                                          SLICE_R15C8D    CLK_TO_Q1_DELAY      1.391        12.415  7       
vga_driver/h_count[6]                                     NET DELAY            3.814        16.229  1       
vga_driver/i2_2_lut_3_lut/B->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R15C11C   A0_TO_F0_DELAY       0.450        16.679  1       
vga_driver/n2465                                          NET DELAY            2.490        19.169  1       
vga_driver/i6109_4_lut/B->vga_driver/i6109_4_lut/Z
                                          SLICE_R15C10B   B0_TO_F0_DELAY       0.450        19.619  2       
vga_driver/vga_hsync_N_164                                NET DELAY            3.033        22.652  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R13C10A   C1_TO_COUT1_DELAY    0.344        22.996  2       
vga_driver/n4547                                          NET DELAY            0.000        22.996  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R13C10B   CIN0_TO_COUT0_DELAY  0.278        23.274  2       
vga_driver/n9608                                          NET DELAY            0.000        23.274  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R13C10B   CIN1_TO_COUT1_DELAY  0.278        23.552  2       
vga_driver/n4549                                          NET DELAY            0.000        23.552  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R13C10C   CIN0_TO_COUT0_DELAY  0.278        23.830  2       
vga_driver/n9611                                          NET DELAY            0.000        23.830  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R13C10C   CIN1_TO_COUT1_DELAY  0.278        24.108  2       
vga_driver/n4551                                          NET DELAY            0.000        24.108  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R13C10D   CIN0_TO_COUT0_DELAY  0.278        24.386  2       
vga_driver/n9614                                          NET DELAY            0.000        24.386  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R13C10D   CIN1_TO_COUT1_DELAY  0.278        24.664  2       
vga_driver/n4553                                          NET DELAY            1.219        25.883  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R13C11A   D0_TO_F0_DELAY       0.450        26.333  3       
vga_vsync_N_180[7]                                        NET DELAY            3.086        29.419  1       
vga_driver/i6_4_lut_adj_85/A->vga_driver/i6_4_lut_adj_85/Z
                                          SLICE_R13C9B    B1_TO_F1_DELAY       0.450        29.869  1       
vga_driver/n16                                            NET DELAY            2.556        32.425  1       
vga_driver/i2406_4_lut/D->vga_driver/i2406_4_lut/Z
                                          SLICE_R14C9C    A1_TO_F1_DELAY       0.450        32.875  10      
n2699                                                     NET DELAY            3.033        35.908  1       
i1447_2_lut/A->i1447_2_lut/Z              SLICE_R13C11D   C1_TO_F1_DELAY       0.477        36.385  1       
n2714                                                     NET DELAY            0.000        36.385  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i6/Q
Path End         : vga_driver/v_count__i1/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 14
Delay Ratio      : 75.6% (route), 24.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 14.505 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                50.625

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                        25.096
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.120

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_388__i5/CK   vga_driver/h_count_388__i6/CK}->vga_driver/h_count_388__i6/Q
                                          SLICE_R15C8D    CLK_TO_Q1_DELAY      1.391        12.415  7       
vga_driver/h_count[6]                                     NET DELAY            3.814        16.229  1       
vga_driver/i2_2_lut_3_lut/B->vga_driver/i2_2_lut_3_lut/Z
                                          SLICE_R15C11C   A0_TO_F0_DELAY       0.450        16.679  1       
vga_driver/n2465                                          NET DELAY            2.490        19.169  1       
vga_driver/i6109_4_lut/B->vga_driver/i6109_4_lut/Z
                                          SLICE_R15C10B   B0_TO_F0_DELAY       0.450        19.619  2       
vga_driver/vga_hsync_N_164                                NET DELAY            3.033        22.652  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE_R13C10A   C1_TO_COUT1_DELAY    0.344        22.996  2       
vga_driver/n4547                                          NET DELAY            0.000        22.996  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE_R13C10B   CIN0_TO_COUT0_DELAY  0.278        23.274  2       
vga_driver/n9608                                          NET DELAY            0.000        23.274  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE_R13C10B   CIN1_TO_COUT1_DELAY  0.278        23.552  2       
vga_driver/n4549                                          NET DELAY            0.000        23.552  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE_R13C10C   CIN0_TO_COUT0_DELAY  0.278        23.830  2       
vga_driver/n9611                                          NET DELAY            0.000        23.830  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE_R13C10C   CIN1_TO_COUT1_DELAY  0.278        24.108  2       
vga_driver/n4551                                          NET DELAY            0.000        24.108  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE_R13C10D   CIN0_TO_COUT0_DELAY  0.278        24.386  2       
vga_driver/n9614                                          NET DELAY            0.000        24.386  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE_R13C10D   CIN1_TO_COUT1_DELAY  0.278        24.664  2       
vga_driver/n4553                                          NET DELAY            1.219        25.883  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          SLICE_R13C11A   D0_TO_F0_DELAY       0.450        26.333  3       
vga_vsync_N_180[7]                                        NET DELAY            3.086        29.419  1       
vga_driver/i6_4_lut_adj_85/A->vga_driver/i6_4_lut_adj_85/Z
                                          SLICE_R13C9B    B1_TO_F1_DELAY       0.450        29.869  1       
vga_driver/n16                                            NET DELAY            2.556        32.425  1       
vga_driver/i2406_4_lut/D->vga_driver/i2406_4_lut/Z
                                          SLICE_R14C9C    A1_TO_F1_DELAY       0.450        32.875  10      
n2699                                                     NET DELAY            2.768        35.643  1       
i1443_2_lut/A->i1443_2_lut/Z              SLICE_R14C9B    D0_TO_F0_DELAY       0.477        36.120  1       
n2710                                                     NET DELAY            0.000        36.120  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
23 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i0/Q
Path End         : timer_clock_387__i0/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_387__i0/CK->timer_clock_387__i0/Q
                                          SLICE_R16C19A   CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[0]                                            NET DELAY        1.576         8.477  1       
timer_clock_387_add_4_1/C1->timer_clock_387_add_4_1/S1
                                          SLICE_R16C19A   C1_TO_F1_DELAY   0.450         8.927  1       
n75                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i2/Q
Path End         : timer_clock_387__i2/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_387__i1/CK   timer_clock_387__i2/CK}->timer_clock_387__i2/Q
                                          SLICE_R16C19B   CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[2]                                            NET DELAY        1.576         8.477  1       
timer_clock_387_add_4_3/C1->timer_clock_387_add_4_3/S1
                                          SLICE_R16C19B   C1_TO_F1_DELAY   0.450         8.927  1       
n73                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i1/Q
Path End         : timer_clock_387__i1/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_387__i1/CK   timer_clock_387__i2/CK}->timer_clock_387__i1/Q
                                          SLICE_R16C19B   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[1]                                            NET DELAY        1.576         8.477  1       
timer_clock_387_add_4_3/C0->timer_clock_387_add_4_3/S0
                                          SLICE_R16C19B   C0_TO_F0_DELAY   0.450         8.927  1       
n74                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i4/Q
Path End         : timer_clock_387__i4/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_387__i3/CK   timer_clock_387__i4/CK}->timer_clock_387__i4/Q
                                          SLICE_R16C19C   CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[4]                                            NET DELAY        1.576         8.477  1       
timer_clock_387_add_4_5/C1->timer_clock_387_add_4_5/S1
                                          SLICE_R16C19C   C1_TO_F1_DELAY   0.450         8.927  1       
n71                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i3/Q
Path End         : timer_clock_387__i3/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_387__i3/CK   timer_clock_387__i4/CK}->timer_clock_387__i3/Q
                                          SLICE_R16C19C   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[3]                                            NET DELAY        1.576         8.477  1       
timer_clock_387_add_4_5/C0->timer_clock_387_add_4_5/S0
                                          SLICE_R16C19C   C0_TO_F0_DELAY   0.450         8.927  1       
n72                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i6/Q
Path End         : timer_clock_387__i6/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_387__i5/CK   timer_clock_387__i6/CK}->timer_clock_387__i6/Q
                                          SLICE_R16C19D   CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[6]                                            NET DELAY        1.576         8.477  1       
timer_clock_387_add_4_7/C1->timer_clock_387_add_4_7/S1
                                          SLICE_R16C19D   C1_TO_F1_DELAY   0.450         8.927  1       
n69                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i5/Q
Path End         : timer_clock_387__i5/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_387__i5/CK   timer_clock_387__i6/CK}->timer_clock_387__i5/Q
                                          SLICE_R16C19D   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[5]                                            NET DELAY        1.576         8.477  1       
timer_clock_387_add_4_7/C0->timer_clock_387_add_4_7/S0
                                          SLICE_R16C19D   C0_TO_F0_DELAY   0.450         8.927  1       
n70                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i8/Q
Path End         : timer_clock_387__i8/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_387__i7/CK   timer_clock_387__i8/CK}->timer_clock_387__i8/Q
                                          SLICE_R16C20A   CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[8]                                            NET DELAY        1.576         8.477  1       
timer_clock_387_add_4_9/C1->timer_clock_387_add_4_9/S1
                                          SLICE_R16C20A   C1_TO_F1_DELAY   0.450         8.927  1       
n67_2                                                     NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i7/Q
Path End         : timer_clock_387__i7/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_387__i7/CK   timer_clock_387__i8/CK}->timer_clock_387__i7/Q
                                          SLICE_R16C20A   CLK_TO_Q0_DELAY  1.391         6.901  2       
timer_clock[7]                                            NET DELAY        1.576         8.477  1       
timer_clock_387_add_4_9/C0->timer_clock_387_add_4_9/S0
                                          SLICE_R16C20A   C0_TO_F0_DELAY   0.450         8.927  1       
n68                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_387__i10/Q
Path End         : timer_clock_387__i10/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    5.510
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   5.510

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  5.510
+ Data Path Delay                                                          3.417
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_387__i9/CK   timer_clock_387__i10/CK}->timer_clock_387__i10/Q
                                          SLICE_R16C20B   CLK_TO_Q1_DELAY  1.391         6.901  2       
timer_clock[10]                                           NET DELAY        1.576         8.477  1       
timer_clock_387_add_4_11/C1->timer_clock_387_add_4_11/S1
                                          SLICE_R16C20B   C1_TO_F1_DELAY   0.450         8.927  1       
n65                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
28 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/vga_hsync/Q
Path End         : vga_driver/vga_hsync/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.112
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.136

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/vga_hsync/CK->vga_driver/vga_hsync/Q
                                          SLICE_R15C10C   CLK_TO_Q1_DELAY  1.391        12.415  2       
hsync_c                                                   NET DELAY        1.271        13.686  1       
i1468_4_lut/B->i1468_4_lut/Z              SLICE_R15C10C   D1_TO_F1_DELAY   0.450        14.136  1       
n2735                                                     NET DELAY        0.000        14.136  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i0/Q
Path End         : vga_driver/h_count_388__i0/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/h_count_388__i0/CK->vga_driver/h_count_388__i0/Q
                                          SLICE_R15C8A    CLK_TO_Q1_DELAY  1.391        12.415  8       
h_count[0]                                                NET DELAY        1.576        13.991  1       
vga_driver/h_count_388_add_4_1/C1->vga_driver/h_count_388_add_4_1/S1
                                          SLICE_R15C8A    C1_TO_F1_DELAY   0.450        14.441  1       
vga_driver/n45[0]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i2/Q
Path End         : vga_driver/h_count_388__i2/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_388__i1/CK   vga_driver/h_count_388__i2/CK}->vga_driver/h_count_388__i2/Q
                                          SLICE_R15C8B    CLK_TO_Q1_DELAY  1.391        12.415  9       
h_count[2]                                                NET DELAY        1.576        13.991  1       
vga_driver/h_count_388_add_4_3/C1->vga_driver/h_count_388_add_4_3/S1
                                          SLICE_R15C8B    C1_TO_F1_DELAY   0.450        14.441  1       
vga_driver/n45[2]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i1/Q
Path End         : vga_driver/h_count_388__i1/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_388__i1/CK   vga_driver/h_count_388__i2/CK}->vga_driver/h_count_388__i1/Q
                                          SLICE_R15C8B    CLK_TO_Q0_DELAY  1.391        12.415  7       
h_count[1]                                                NET DELAY        1.576        13.991  1       
vga_driver/h_count_388_add_4_3/C0->vga_driver/h_count_388_add_4_3/S0
                                          SLICE_R15C8B    C0_TO_F0_DELAY   0.450        14.441  1       
vga_driver/n45[1]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i4/Q
Path End         : vga_driver/h_count_388__i4/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_388__i3/CK   vga_driver/h_count_388__i4/CK}->vga_driver/h_count_388__i4/Q
                                          SLICE_R15C8C    CLK_TO_Q1_DELAY  1.391        12.415  6       
vga_driver/h_count[4]                                     NET DELAY        1.576        13.991  1       
vga_driver/h_count_388_add_4_5/C1->vga_driver/h_count_388_add_4_5/S1
                                          SLICE_R15C8C    C1_TO_F1_DELAY   0.450        14.441  1       
vga_driver/n45[4]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i3/Q
Path End         : vga_driver/h_count_388__i3/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_388__i3/CK   vga_driver/h_count_388__i4/CK}->vga_driver/h_count_388__i3/Q
                                          SLICE_R15C8C    CLK_TO_Q0_DELAY  1.391        12.415  8       
h_count[3]                                                NET DELAY        1.576        13.991  1       
vga_driver/h_count_388_add_4_5/C0->vga_driver/h_count_388_add_4_5/S0
                                          SLICE_R15C8C    C0_TO_F0_DELAY   0.450        14.441  1       
vga_driver/n45[3]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i6/Q
Path End         : vga_driver/h_count_388__i6/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_388__i5/CK   vga_driver/h_count_388__i6/CK}->vga_driver/h_count_388__i6/Q
                                          SLICE_R15C8D    CLK_TO_Q1_DELAY  1.391        12.415  7       
vga_driver/h_count[6]                                     NET DELAY        1.576        13.991  1       
vga_driver/h_count_388_add_4_7/C1->vga_driver/h_count_388_add_4_7/S1
                                          SLICE_R15C8D    C1_TO_F1_DELAY   0.450        14.441  1       
vga_driver/n45[6]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i5/Q
Path End         : vga_driver/h_count_388__i5/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_388__i5/CK   vga_driver/h_count_388__i6/CK}->vga_driver/h_count_388__i5/Q
                                          SLICE_R15C8D    CLK_TO_Q0_DELAY  1.391        12.415  7       
vga_driver/h_count[5]                                     NET DELAY        1.576        13.991  1       
vga_driver/h_count_388_add_4_7/C0->vga_driver/h_count_388_add_4_7/S0
                                          SLICE_R15C8D    C0_TO_F0_DELAY   0.450        14.441  1       
vga_driver/n45[5]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i8/Q
Path End         : vga_driver/h_count_388__i8/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_388__i7/CK   vga_driver/h_count_388__i8/CK}->vga_driver/h_count_388__i8/Q
                                          SLICE_R15C9A    CLK_TO_Q1_DELAY  1.391        12.415  6       
vga_driver/h_count[8]                                     NET DELAY        1.576        13.991  1       
vga_driver/h_count_388_add_4_9/C1->vga_driver/h_count_388_add_4_9/S1
                                          SLICE_R15C9A    C1_TO_F1_DELAY   0.450        14.441  1       
vga_driver/n45[8]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_388__i7/Q
Path End         : vga_driver/h_count_388__i7/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                 11.024
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                11.024

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                11.024
+ Data Path Delay                                         3.417
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_388__i7/CK   vga_driver/h_count_388__i8/CK}->vga_driver/h_count_388__i7/Q
                                          SLICE_R15C9A    CLK_TO_Q0_DELAY  1.391        12.415  6       
vga_driver/h_count[7]                                     NET DELAY        1.576        13.991  1       
vga_driver/h_count_388_add_4_9/C0->vga_driver/h_count_388_add_4_9/S0
                                          SLICE_R15C9A    C0_TO_F0_DELAY   0.450        14.441  1       
vga_driver/n45[7]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  10      
clk                                                          NET DELAY      5.364         5.364  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  13      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  13      
vga_driver/pll_clock                                         NET DELAY      5.510        11.024  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

