
Bachelor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000088c0  08000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  080088c0  0c0088c0  000108c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000168  080088d0  0c0088d0  000108d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  10000000  10000000  00020000  2**0
                  ALLOC
  4 .data         00000018  20000000  0c008a40  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00002198  20000018  0c008a58  00018018  2**2
                  ALLOC
  6 .debug_aranges 000007c0  00000000  00000000  00018018  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000b2c8  00000000  00000000  000187d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001ce3  00000000  00000000  00023aa0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000a736  00000000  00000000  00025783  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00001860  00000000  00000000  0002febc  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0009b99a  00000000  00000000  0003171c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000025ee  00000000  00000000  000cd0b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000650  00000000  00000000  000cf6a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 000006fd  00000000  00000000  000cfcf8  2**0
                  CONTENTS, READONLY
 15 .debug_macro  0001b1ba  00000000  00000000  000d03f5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 10 01 02 00 08 79 3a 00 08 7b 3a 00 08     ........y:..{:..
 8000010:	7d 3a 00 08 7f 3a 00 08 81 3a 00 08 00 00 00 00     }:...:...:......
	...
 800002c:	83 3a 00 08 85 3a 00 08 00 00 00 00 87 3a 00 08     .:...:.......:..
 800003c:	91 55 00 08 8b 3a 00 08 8d 3a 00 08 8f 3a 00 08     .U...:...:...:..
 800004c:	91 3a 00 08 93 3a 00 08 95 3a 00 08 97 3a 00 08     .:...:...:...:..
 800005c:	99 3a 00 08 9b 3a 00 08 00 00 00 00 00 00 00 00     .:...:..........
 800006c:	00 00 00 00 9d 3a 00 08 00 00 00 00 9f 3a 00 08     .....:.......:..
 800007c:	a1 3a 00 08 a3 3a 00 08 a5 3a 00 08 a7 3a 00 08     .:...:...:...:..
 800008c:	a9 3a 00 08 ab 3a 00 08 ad 3a 00 08 af 3a 00 08     .:...:...:...:..
 800009c:	b1 3a 00 08 b3 3a 00 08 b5 3a 00 08 b7 3a 00 08     .:...:...:...:..
 80000ac:	b9 3a 00 08 bb 3a 00 08 bd 3a 00 08 bf 3a 00 08     .:...:...:...:..
 80000bc:	c1 3a 00 08 c3 3a 00 08 c5 3a 00 08 c7 3a 00 08     .:...:...:...:..
 80000cc:	c9 3a 00 08 cb 3a 00 08 cd 3a 00 08 cf 3a 00 08     .:...:...:...:..
 80000dc:	d1 3a 00 08 d3 3a 00 08 d5 3a 00 08 d7 3a 00 08     .:...:...:...:..
 80000ec:	d9 3a 00 08 db 3a 00 08 dd 3a 00 08 df 3a 00 08     .:...:...:...:..
 80000fc:	e1 3a 00 08 e3 3a 00 08 e5 3a 00 08 e7 3a 00 08     .:...:...:...:..
 800010c:	e9 3a 00 08 eb 3a 00 08 ed 3a 00 08 ef 3a 00 08     .:...:...:...:..
 800011c:	f1 3a 00 08 f3 3a 00 08 f5 3a 00 08 f7 3a 00 08     .:...:...:...:..
 800012c:	f9 3a 00 08 fb 3a 00 08 fd 3a 00 08 ff 3a 00 08     .:...:...:...:..
 800013c:	01 3b 00 08 03 3b 00 08 05 3b 00 08 07 3b 00 08     .;...;...;...;..
 800014c:	09 3b 00 08 0b 3b 00 08 0d 3b 00 08 0f 3b 00 08     .;...;...;...;..
 800015c:	11 3b 00 08 00 00 00 00 00 00 00 00 00 00 00 00     .;..............
 800016c:	00 00 00 00 13 3b 00 08 15 3b 00 08 17 3b 00 08     .....;...;...;..
 800017c:	19 3b 00 08 1b 3b 00 08 1d 3b 00 08 1f 3b 00 08     .;...;...;...;..
 800018c:	21 3b 00 08 23 3b 00 08 25 3b 00 08 27 3b 00 08     !;..#;..%;..';..
 800019c:	29 3b 00 08 2b 3b 00 08 2d 3b 00 08 2f 3b 00 08     );..+;..-;../;..
 80001ac:	31 3b 00 08 33 3b 00 08 35 3b 00 08 37 3b 00 08     1;..3;..5;..7;..
 80001bc:	39 3b 00 08 3b 3b 00 08 3d 3b 00 08 3f 3b 00 08     9;..;;..=;..?;..
 80001cc:	41 3b 00 08 43 3b 00 08 45 3b 00 08 47 3b 00 08     A;..C;..E;..G;..
 80001dc:	00 00 00 00 49 3b 00 08 4b 3b 00 08 4d 3b 00 08     ....I;..K;..M;..
 80001ec:	4f 3b 00 08 51 3b 00 08 00 00 00 00 53 3b 00 08     O;..Q;......S;..
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b817 	b.w	800023e <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	10000800 	.word	0x10000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	08003b5d 	.word	0x08003b5d

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	08006835 	.word	0x08006835

0800021c <__COPY_FLASH2RAM>:
   .section .Xmc4500.postreset,"x",%progbits
__COPY_FLASH2RAM:
   .fnstart:
   
   /* Is there anything to be copied? */
   CMP R2,#0
 800021c:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 800021e:	f000 800d 	beq.w	800023c <SKIPCOPY>

08000222 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000222:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000226 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000226:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000228:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800022a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800022c:	f000 8006 	beq.w	800023c <SKIPCOPY>
   ADD R0,#4
 8000230:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000234:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000238:	f7ff bff5 	b.w	8000226 <COPYLOOP>

0800023c <SKIPCOPY>:
   
SKIPCOPY:
   BX LR
 800023c:	4770      	bx	lr

0800023e <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <SKIPCLEAR+0x1c>)
   LDR R1, =__Xmc4500_sData
 8000240:	4914      	ldr	r1, [pc, #80]	; (8000294 <SKIPCLEAR+0x20>)
   LDR R2, =__Xmc4500_Data_Size
 8000242:	4a15      	ldr	r2, [pc, #84]	; (8000298 <SKIPCLEAR+0x24>)
   BL __COPY_FLASH2RAM
 8000244:	f7ff ffea 	bl	800021c <__COPY_FLASH2RAM>

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 8000248:	4814      	ldr	r0, [pc, #80]	; (800029c <SKIPCLEAR+0x28>)
   LDR R1, =__ram_code_start
 800024a:	4915      	ldr	r1, [pc, #84]	; (80002a0 <SKIPCLEAR+0x2c>)
   LDR R2, =__ram_code_size
 800024c:	4a15      	ldr	r2, [pc, #84]	; (80002a4 <SKIPCLEAR+0x30>)
   BL __COPY_FLASH2RAM
 800024e:	f7ff ffe5 	bl	800021c <__COPY_FLASH2RAM>

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 8000252:	4815      	ldr	r0, [pc, #84]	; (80002a8 <SKIPCLEAR+0x34>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 8000254:	4915      	ldr	r1, [pc, #84]	; (80002ac <SKIPCLEAR+0x38>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000256:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000258:	f000 800c 	beq.w	8000274 <SKIPCLEAR>

0800025c <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 800025c:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000260:	f04f 0200 	mov.w	r2, #0

08000264 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000264:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 8000266:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 8000268:	f000 8004 	beq.w	8000274 <SKIPCLEAR>
   ADD R0,#4
 800026c:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000270:	f7ff bff8 	b.w	8000264 <CLEARLOOP>

08000274 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000274:	480e      	ldr	r0, [pc, #56]	; (80002b0 <SKIPCLEAR+0x3c>)
   LDR R1, =SCB_VTOR
 8000276:	490f      	ldr	r1, [pc, #60]	; (80002b4 <SKIPCLEAR+0x40>)
   STR R0,[R1]
 8000278:	6008      	str	r0, [r1, #0]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 800027a:	480f      	ldr	r0, [pc, #60]	; (80002b8 <SKIPCLEAR+0x44>)
   BLX R0
 800027c:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 800027e:	f8df d03c 	ldr.w	sp, [pc, #60]	; 80002bc <SKIPCLEAR+0x48>
   MOV R0,#0
 8000282:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 8000286:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 800028a:	f8df f034 	ldr.w	pc, [pc, #52]	; 80002c0 <SKIPCLEAR+0x4c>
 800028e:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000290:	0c008a40 	.word	0x0c008a40
   LDR R1, =__Xmc4500_sData
 8000294:	20000000 	.word	0x20000000
   LDR R2, =__Xmc4500_Data_Size
 8000298:	00000018 	.word	0x00000018
   BL __COPY_FLASH2RAM

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 800029c:	0c008a58 	.word	0x0c008a58
   LDR R1, =__ram_code_start
 80002a0:	10000800 	.word	0x10000800
   LDR R2, =__ram_code_size
 80002a4:	00000000 	.word	0x00000000
   BL __COPY_FLASH2RAM

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a8:	20000018 	.word	0x20000018
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002ac:	00002198 	.word	0x00002198
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002b0:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b4:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	08007af5 	.word	0x08007af5
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	10000800 	.word	0x10000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	080033cd 	.word	0x080033cd
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <initVariables>:
uint32_t Status;

char initStatus;

void initVariables(void)
{
 80002c8:	b480      	push	{r7}
 80002ca:	b091      	sub	sp, #68	; 0x44
 80002cc:	af00      	add	r7, sp, #0
	lengthReceive = 0;
 80002ce:	f240 4368 	movw	r3, #1128	; 0x468
 80002d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002d6:	f04f 0200 	mov.w	r2, #0
 80002da:	601a      	str	r2, [r3, #0]
	statusRxFifoFilling = 0;
 80002dc:	f240 03b4 	movw	r3, #180	; 0xb4
 80002e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002e4:	f04f 0200 	mov.w	r2, #0
 80002e8:	601a      	str	r2, [r3, #0]
	howManyRead = 0;
 80002ea:	f240 535c 	movw	r3, #1372	; 0x55c
 80002ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002f2:	f04f 0200 	mov.w	r2, #0
 80002f6:	601a      	str	r2, [r3, #0]
	stageOfInitializationBt = 0;
 80002f8:	f240 53f4 	movw	r3, #1524	; 0x5f4
 80002fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000300:	f04f 0200 	mov.w	r2, #0
 8000304:	601a      	str	r2, [r3, #0]
	lastStageOfInitializationBt = 0;
 8000306:	f240 03c0 	movw	r3, #192	; 0xc0
 800030a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800030e:	f04f 0200 	mov.w	r2, #0
 8000312:	601a      	str	r2, [r3, #0]
	statusSent = 0;
 8000314:	f240 0388 	movw	r3, #136	; 0x88
 8000318:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800031c:	f04f 0200 	mov.w	r2, #0
 8000320:	601a      	str	r2, [r3, #0]

	initStatus  = 0;
 8000322:	f240 531c 	movw	r3, #1308	; 0x51c
 8000326:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800032a:	f04f 0200 	mov.w	r2, #0
 800032e:	701a      	strb	r2, [r3, #0]

	k = 0;
 8000330:	f240 03cc 	movw	r3, #204	; 0xcc
 8000334:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000338:	f04f 0200 	mov.w	r2, #0
 800033c:	601a      	str	r2, [r3, #0]
	z = 0;
 800033e:	f240 5324 	movw	r3, #1316	; 0x524
 8000342:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000346:	f04f 0200 	mov.w	r2, #0
 800034a:	601a      	str	r2, [r3, #0]
	l = 0;
 800034c:	f240 03c8 	movw	r3, #200	; 0xc8
 8000350:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000354:	f04f 0200 	mov.w	r2, #0
 8000358:	601a      	str	r2, [r3, #0]
	m = 0;
 800035a:	f240 53e8 	movw	r3, #1512	; 0x5e8
 800035e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000362:	f04f 0200 	mov.w	r2, #0
 8000366:	601a      	str	r2, [r3, #0]

	handle_t TimerIdReceive = 0;
 8000368:	f04f 0300 	mov.w	r3, #0
 800036c:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t StatusReceive = SYSTM001_ERROR;
 800036e:	f04f 0302 	mov.w	r3, #2
 8000372:	63bb      	str	r3, [r7, #56]	; 0x38

	handle_t TimerIDSetConnection = 0;
 8000374:	f04f 0300 	mov.w	r3, #0
 8000378:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t statusSetConnection = SYSTM001_ERROR;
 800037a:	f04f 0302 	mov.w	r3, #2
 800037e:	633b      	str	r3, [r7, #48]	; 0x30
	char turnOnSendingReceiving = 0;
 8000380:	f04f 0300 	mov.w	r3, #0
 8000384:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	char sendStatus = 0;
 8000388:	f04f 0300 	mov.w	r3, #0
 800038c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	char readStatus = 0;
 8000390:	f04f 0300 	mov.w	r3, #0
 8000394:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

	handle_t receiveID = 0;
 8000398:	f04f 0300 	mov.w	r3, #0
 800039c:	62bb      	str	r3, [r7, #40]	; 0x28
	handle_t transmitID = 0;
 800039e:	f04f 0300 	mov.w	r3, #0
 80003a2:	627b      	str	r3, [r7, #36]	; 0x24

	uint32_t receiveStatus = SYSTM001_ERROR;
 80003a4:	f04f 0302 	mov.w	r3, #2
 80003a8:	623b      	str	r3, [r7, #32]
	uint32_t transmitStatus = SYSTM001_ERROR;
 80003aa:	f04f 0302 	mov.w	r3, #2
 80003ae:	61fb      	str	r3, [r7, #28]

	handle_t emergencySentID = 0;
 80003b0:	f04f 0300 	mov.w	r3, #0
 80003b4:	61bb      	str	r3, [r7, #24]
	handle_t emergencyReadID = 0;
 80003b6:	f04f 0300 	mov.w	r3, #0
 80003ba:	617b      	str	r3, [r7, #20]

	uint32_t emergencySentStatus = SYSTM001_ERROR;
 80003bc:	f04f 0302 	mov.w	r3, #2
 80003c0:	613b      	str	r3, [r7, #16]
	uint32_t emergencyReadStatus = SYSTM001_ERROR;
 80003c2:	f04f 0302 	mov.w	r3, #2
 80003c6:	60fb      	str	r3, [r7, #12]

	handle_t TimerId = 0;
 80003c8:	f04f 0300 	mov.w	r3, #0
 80003cc:	60bb      	str	r3, [r7, #8]
	uint32_t Status = SYSTM001_ERROR;
 80003ce:	f04f 0302 	mov.w	r3, #2
 80003d2:	607b      	str	r3, [r7, #4]
}
 80003d4:	f107 0744 	add.w	r7, r7, #68	; 0x44
 80003d8:	46bd      	mov	sp, r7
 80003da:	bc80      	pop	{r7}
 80003dc:	4770      	bx	lr
 80003de:	bf00      	nop

080003e0 <timerHandler>:

void timerHandler(void *T)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b086      	sub	sp, #24
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	6078      	str	r0, [r7, #4]
	char *command1 = commandsInitBt[stageOfInitializationBt];
 80003e8:	f240 53f4 	movw	r3, #1524	; 0x5f4
 80003ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	f04f 0264 	mov.w	r2, #100	; 0x64
 80003f6:	fb02 f203 	mul.w	r2, r2, r3
 80003fa:	f240 1338 	movw	r3, #312	; 0x138
 80003fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000402:	18d3      	adds	r3, r2, r3
 8000404:	617b      	str	r3, [r7, #20]
	volatile int length = strlen(command1);
 8000406:	6978      	ldr	r0, [r7, #20]
 8000408:	f007 fd4e 	bl	8007ea8 <strlen>
 800040c:	4603      	mov	r3, r0
 800040e:	60fb      	str	r3, [r7, #12]

	send(command1, length);
 8000410:	68fb      	ldr	r3, [r7, #12]
 8000412:	6978      	ldr	r0, [r7, #20]
 8000414:	4619      	mov	r1, r3
 8000416:	f000 fbaf 	bl	8000b78 <send>

	while((UART001_GetFlagStatus(&UART001_Handle0,UART001_TRANSFER_STATUS_BUSY_FLAG )==UART001_SET))
 800041a:	e002      	b.n	8000422 <timerHandler+0x42>
	{
		int h = 0;
 800041c:	f04f 0300 	mov.w	r3, #0
 8000420:	613b      	str	r3, [r7, #16]
	char *command1 = commandsInitBt[stageOfInitializationBt];
	volatile int length = strlen(command1);

	send(command1, length);

	while((UART001_GetFlagStatus(&UART001_Handle0,UART001_TRANSFER_STATUS_BUSY_FLAG )==UART001_SET))
 8000422:	f648 10c4 	movw	r0, #35268	; 0x89c4
 8000426:	f6c0 0000 	movt	r0, #2048	; 0x800
 800042a:	f04f 0109 	mov.w	r1, #9
 800042e:	f004 fdbb 	bl	8004fa8 <UART001_GetFlagStatus>
 8000432:	4603      	mov	r3, r0
 8000434:	2b02      	cmp	r3, #2
 8000436:	d0f1      	beq.n	800041c <timerHandler+0x3c>
	{
		int h = 0;
	}
	l++;
 8000438:	f240 03c8 	movw	r3, #200	; 0xc8
 800043c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	f103 0201 	add.w	r2, r3, #1
 8000446:	f240 03c8 	movw	r3, #200	; 0xc8
 800044a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800044e:	601a      	str	r2, [r3, #0]
	//potem trzeba poprosic od przes³anie odpowiedzi przez RTS
	askAboutSending();
 8000450:	f000 f876 	bl	8000540 <askAboutSending>
	TimerIdReceive = SYSTM001_CreateTimer(200,SYSTM001_ONE_SHOT,timerReceiveHandler,NULL);
 8000454:	f04f 00c8 	mov.w	r0, #200	; 0xc8
 8000458:	f04f 0100 	mov.w	r1, #0
 800045c:	f240 72b5 	movw	r2, #1973	; 0x7b5
 8000460:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000464:	f04f 0300 	mov.w	r3, #0
 8000468:	f005 f8f2 	bl	8005650 <SYSTM001_CreateTimer>
 800046c:	4602      	mov	r2, r0
 800046e:	f240 436c 	movw	r3, #1132	; 0x46c
 8000472:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000476:	601a      	str	r2, [r3, #0]
	if(TimerIdReceive != 0)
 8000478:	f240 436c 	movw	r3, #1132	; 0x46c
 800047c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	2b00      	cmp	r3, #0
 8000484:	d00d      	beq.n	80004a2 <timerHandler+0xc2>
	{
		StatusReceive = SYSTM001_StartTimer(TimerIdReceive);
 8000486:	f240 436c 	movw	r3, #1132	; 0x46c
 800048a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	4618      	mov	r0, r3
 8000492:	f005 f9ad 	bl	80057f0 <SYSTM001_StartTimer>
 8000496:	4602      	mov	r2, r0
 8000498:	f240 5320 	movw	r3, #1312	; 0x520
 800049c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004a0:	601a      	str	r2, [r3, #0]
	}
}
 80004a2:	f107 0718 	add.w	r7, r7, #24
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bd80      	pop	{r7, pc}
 80004aa:	bf00      	nop

080004ac <sendBluetooth>:

void sendBluetooth(char *command1, char *answer)
{
 80004ac:	b480      	push	{r7}
 80004ae:	b083      	sub	sp, #12
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
 80004b4:	6039      	str	r1, [r7, #0]

}
 80004b6:	f107 070c 	add.w	r7, r7, #12
 80004ba:	46bd      	mov	sp, r7
 80004bc:	bc80      	pop	{r7}
 80004be:	4770      	bx	lr

080004c0 <checkFunction>:


int checkFunction(char answer[])
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b082      	sub	sp, #8
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
	lengthReceive = strlen(answer);
 80004c8:	6878      	ldr	r0, [r7, #4]
 80004ca:	f007 fced 	bl	8007ea8 <strlen>
 80004ce:	4603      	mov	r3, r0
 80004d0:	461a      	mov	r2, r3
 80004d2:	f240 4368 	movw	r3, #1128	; 0x468
 80004d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004da:	601a      	str	r2, [r3, #0]
	if(strcmp(answer, (char*)readData) == 0)
 80004dc:	6878      	ldr	r0, [r7, #4]
 80004de:	f240 5174 	movw	r1, #1396	; 0x574
 80004e2:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80004e6:	f007 fbf1 	bl	8007ccc <strcmp>
 80004ea:	4603      	mov	r3, r0
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d102      	bne.n	80004f6 <checkFunction+0x36>
	{
		return 0;
 80004f0:	f04f 0300 	mov.w	r3, #0
 80004f4:	e001      	b.n	80004fa <checkFunction+0x3a>
	}

	return 1;
 80004f6:	f04f 0301 	mov.w	r3, #1
}
 80004fa:	4618      	mov	r0, r3
 80004fc:	f107 0708 	add.w	r7, r7, #8
 8000500:	46bd      	mov	sp, r7
 8000502:	bd80      	pop	{r7, pc}

08000504 <emptyReadData>:

void emptyReadData(void)
{
 8000504:	b480      	push	{r7}
 8000506:	b083      	sub	sp, #12
 8000508:	af00      	add	r7, sp, #0
	volatile int j = 0;
 800050a:	f04f 0300 	mov.w	r3, #0
 800050e:	607b      	str	r3, [r7, #4]

	for(j = 0; j < MAX_READ_DATA; j++)
 8000510:	f04f 0300 	mov.w	r3, #0
 8000514:	607b      	str	r3, [r7, #4]
 8000516:	e00b      	b.n	8000530 <emptyReadData+0x2c>
	{
		readData[j] = '\0';
 8000518:	687a      	ldr	r2, [r7, #4]
 800051a:	f240 5374 	movw	r3, #1396	; 0x574
 800051e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000522:	f04f 0100 	mov.w	r1, #0
 8000526:	5499      	strb	r1, [r3, r2]

void emptyReadData(void)
{
	volatile int j = 0;

	for(j = 0; j < MAX_READ_DATA; j++)
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	f103 0301 	add.w	r3, r3, #1
 800052e:	607b      	str	r3, [r7, #4]
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	2b45      	cmp	r3, #69	; 0x45
 8000534:	ddf0      	ble.n	8000518 <emptyReadData+0x14>
	{
		readData[j] = '\0';
	}
}
 8000536:	f107 070c 	add.w	r7, r7, #12
 800053a:	46bd      	mov	sp, r7
 800053c:	bc80      	pop	{r7}
 800053e:	4770      	bx	lr

08000540 <askAboutSending>:

void askAboutSending(void)
{
 8000540:	b480      	push	{r7}
 8000542:	af00      	add	r7, sp, #0
	IO004_SetOutputValue(IO004_Handle2, START_ASKING);
 8000544:	f648 2308 	movw	r3, #35336	; 0x8a08
 8000548:	f6c0 0300 	movt	r3, #2048	; 0x800
 800054c:	685a      	ldr	r2, [r3, #4]
 800054e:	f648 2308 	movw	r3, #35336	; 0x8a08
 8000552:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000556:	785b      	ldrb	r3, [r3, #1]
 8000558:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800055c:	fa01 f303 	lsl.w	r3, r1, r3
 8000560:	6053      	str	r3, [r2, #4]
}
 8000562:	46bd      	mov	sp, r7
 8000564:	bc80      	pop	{r7}
 8000566:	4770      	bx	lr

08000568 <stopAskingAboutSending>:

void stopAskingAboutSending(void)
{
 8000568:	b480      	push	{r7}
 800056a:	af00      	add	r7, sp, #0
	IO004_SetOutputValue(IO004_Handle2, STOP_ASKING);
 800056c:	f648 2308 	movw	r3, #35336	; 0x8a08
 8000570:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000574:	685a      	ldr	r2, [r3, #4]
 8000576:	f648 2308 	movw	r3, #35336	; 0x8a08
 800057a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800057e:	785b      	ldrb	r3, [r3, #1]
 8000580:	f04f 0101 	mov.w	r1, #1
 8000584:	fa01 f303 	lsl.w	r3, r1, r3
 8000588:	6053      	str	r3, [r2, #4]
}
 800058a:	46bd      	mov	sp, r7
 800058c:	bc80      	pop	{r7}
 800058e:	4770      	bx	lr

08000590 <statusRtsFlowControl>:

int statusRtsFlowControl(void)
{
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0
	return IO004_ReadPin(IO004_Handle2);
 8000594:	f648 2308 	movw	r3, #35336	; 0x8a08
 8000598:	f6c0 0300 	movt	r3, #2048	; 0x800
 800059c:	685b      	ldr	r3, [r3, #4]
 800059e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80005a0:	f648 2308 	movw	r3, #35336	; 0x8a08
 80005a4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80005a8:	785b      	ldrb	r3, [r3, #1]
 80005aa:	fa22 f303 	lsr.w	r3, r2, r3
 80005ae:	f003 0301 	and.w	r3, r3, #1
}
 80005b2:	4618      	mov	r0, r3
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bc80      	pop	{r7}
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <checkStatusCts>:

int checkStatusCts(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
	return IO004_ReadPin(IO004_Handle3);
 80005c0:	f648 2310 	movw	r3, #35344	; 0x8a10
 80005c4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80005c8:	685b      	ldr	r3, [r3, #4]
 80005ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80005cc:	f648 2310 	movw	r3, #35344	; 0x8a10
 80005d0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80005d4:	785b      	ldrb	r3, [r3, #1]
 80005d6:	fa22 f303 	lsr.w	r3, r2, r3
 80005da:	f003 0301 	and.w	r3, r3, #1
}
 80005de:	4618      	mov	r0, r3
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bc80      	pop	{r7}
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <copyCheckAnswers>:

void copyCheckAnswers(void)
{
 80005e8:	b480      	push	{r7}
 80005ea:	af00      	add	r7, sp, #0
	strcpy(checkAnswersBt[0], "ROK\r\n");
 80005ec:	f240 53fc 	movw	r3, #1532	; 0x5fc
 80005f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005f4:	f648 02d0 	movw	r2, #35024	; 0x88d0
 80005f8:	f6c0 0200 	movt	r2, #2048	; 0x800
 80005fc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000600:	6018      	str	r0, [r3, #0]
 8000602:	f103 0304 	add.w	r3, r3, #4
 8000606:	8019      	strh	r1, [r3, #0]
	strcpy(checkAnswersBt[1], "OK\r\n");
 8000608:	4a21      	ldr	r2, [pc, #132]	; (8000690 <copyCheckAnswers+0xa8>)
 800060a:	f648 03d8 	movw	r3, #35032	; 0x88d8
 800060e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000612:	6818      	ldr	r0, [r3, #0]
 8000614:	6010      	str	r0, [r2, #0]
 8000616:	791b      	ldrb	r3, [r3, #4]
 8000618:	7113      	strb	r3, [r2, #4]
	strcpy(checkAnswersBt[2], "OK\r\n");
 800061a:	4a1e      	ldr	r2, [pc, #120]	; (8000694 <copyCheckAnswers+0xac>)
 800061c:	f648 03d8 	movw	r3, #35032	; 0x88d8
 8000620:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000624:	6818      	ldr	r0, [r3, #0]
 8000626:	6010      	str	r0, [r2, #0]
 8000628:	791b      	ldrb	r3, [r3, #4]
 800062a:	7113      	strb	r3, [r2, #4]
	strcpy(checkAnswersBt[3], "OK\r\n");
 800062c:	4a1a      	ldr	r2, [pc, #104]	; (8000698 <copyCheckAnswers+0xb0>)
 800062e:	f648 03d8 	movw	r3, #35032	; 0x88d8
 8000632:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000636:	6818      	ldr	r0, [r3, #0]
 8000638:	6010      	str	r0, [r2, #0]
 800063a:	791b      	ldrb	r3, [r3, #4]
 800063c:	7113      	strb	r3, [r2, #4]
	strcpy(checkAnswersBt[4], "OK\r\n");
 800063e:	4b17      	ldr	r3, [pc, #92]	; (800069c <copyCheckAnswers+0xb4>)
 8000640:	f648 02d8 	movw	r2, #35032	; 0x88d8
 8000644:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000648:	e892 0003 	ldmia.w	r2, {r0, r1}
 800064c:	6018      	str	r0, [r3, #0]
 800064e:	f103 0304 	add.w	r3, r3, #4
 8000652:	7019      	strb	r1, [r3, #0]
	strcpy(checkAnswersBt[5], "OK\r\n");
 8000654:	4a12      	ldr	r2, [pc, #72]	; (80006a0 <copyCheckAnswers+0xb8>)
 8000656:	f648 03d8 	movw	r3, #35032	; 0x88d8
 800065a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800065e:	6818      	ldr	r0, [r3, #0]
 8000660:	6010      	str	r0, [r2, #0]
 8000662:	791b      	ldrb	r3, [r3, #4]
 8000664:	7113      	strb	r3, [r2, #4]
	strcpy(checkAnswersBt[6], "OK\r\n");
 8000666:	4a0f      	ldr	r2, [pc, #60]	; (80006a4 <copyCheckAnswers+0xbc>)
 8000668:	f648 03d8 	movw	r3, #35032	; 0x88d8
 800066c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000670:	6818      	ldr	r0, [r3, #0]
 8000672:	6010      	str	r0, [r2, #0]
 8000674:	791b      	ldrb	r3, [r3, #4]
 8000676:	7113      	strb	r3, [r2, #4]
	strcpy(checkAnswersBt[7], "OK\r\n");
 8000678:	4a0b      	ldr	r2, [pc, #44]	; (80006a8 <copyCheckAnswers+0xc0>)
 800067a:	f648 03d8 	movw	r3, #35032	; 0x88d8
 800067e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000682:	6818      	ldr	r0, [r3, #0]
 8000684:	6010      	str	r0, [r2, #0]
 8000686:	791b      	ldrb	r3, [r3, #4]
 8000688:	7113      	strb	r3, [r2, #4]
}
 800068a:	46bd      	mov	sp, r7
 800068c:	bc80      	pop	{r7}
 800068e:	4770      	bx	lr
 8000690:	20000603 	.word	0x20000603
 8000694:	2000060a 	.word	0x2000060a
 8000698:	20000611 	.word	0x20000611
 800069c:	20000618 	.word	0x20000618
 80006a0:	2000061f 	.word	0x2000061f
 80006a4:	20000626 	.word	0x20000626
 80006a8:	2000062d 	.word	0x2000062d

080006ac <copyCommands>:

void copyCommands(void)
{
 80006ac:	b5b0      	push	{r4, r5, r7, lr}
 80006ae:	af00      	add	r7, sp, #0
	strcpy(commandsInitBt[0], "AT+JRES\r\n");
 80006b0:	f240 1338 	movw	r3, #312	; 0x138
 80006b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006b8:	f648 02e0 	movw	r2, #35040	; 0x88e0
 80006bc:	f6c0 0200 	movt	r2, #2048	; 0x800
 80006c0:	ca07      	ldmia	r2, {r0, r1, r2}
 80006c2:	c303      	stmia	r3!, {r0, r1}
 80006c4:	801a      	strh	r2, [r3, #0]
	strcpy(commandsInitBt[1], "AT+JSEC=4,1,04,1111,0,0\r\n");
 80006c6:	4a2d      	ldr	r2, [pc, #180]	; (800077c <copyCommands+0xd0>)
 80006c8:	f648 03ec 	movw	r3, #35052	; 0x88ec
 80006cc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80006d0:	4614      	mov	r4, r2
 80006d2:	461d      	mov	r5, r3
 80006d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006d8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006dc:	c403      	stmia	r4!, {r0, r1}
 80006de:	8022      	strh	r2, [r4, #0]
	strcpy(commandsInitBt[2], "AT+JSLN=07,Chmura1\r\n");
 80006e0:	4a27      	ldr	r2, [pc, #156]	; (8000780 <copyCommands+0xd4>)
 80006e2:	f648 1308 	movw	r3, #35080	; 0x8908
 80006e6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80006ea:	4614      	mov	r4, r2
 80006ec:	461d      	mov	r5, r3
 80006ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006f2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80006f6:	6020      	str	r0, [r4, #0]
 80006f8:	f104 0404 	add.w	r4, r4, #4
 80006fc:	7021      	strb	r1, [r4, #0]
	strcpy(commandsInitBt[3], "AT+JRLS=32,13,0000110100001000800000805F9B34FB,Serial port 1,01,C20200\r\n");
 80006fe:	4a21      	ldr	r2, [pc, #132]	; (8000784 <copyCommands+0xd8>)
 8000700:	f648 1320 	movw	r3, #35104	; 0x8920
 8000704:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000708:	4611      	mov	r1, r2
 800070a:	461a      	mov	r2, r3
 800070c:	f04f 0349 	mov.w	r3, #73	; 0x49
 8000710:	4608      	mov	r0, r1
 8000712:	4611      	mov	r1, r2
 8000714:	461a      	mov	r2, r3
 8000716:	f007 fa37 	bl	8007b88 <memcpy>
	strcpy(commandsInitBt[4], "AT+JAAC=1\r\n");
 800071a:	4a1b      	ldr	r2, [pc, #108]	; (8000788 <copyCommands+0xdc>)
 800071c:	f648 136c 	movw	r3, #35180	; 0x896c
 8000720:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000724:	4614      	mov	r4, r2
 8000726:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800072a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	strcpy(commandsInitBt[5], "AT+JDIS=3\r\n");
 800072e:	4a17      	ldr	r2, [pc, #92]	; (800078c <copyCommands+0xe0>)
 8000730:	f648 1378 	movw	r3, #35192	; 0x8978
 8000734:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000738:	4614      	mov	r4, r2
 800073a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800073e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	strcpy(commandsInitBt[6], "AT+JGPC=FFFD,0000,0000,0000,FFFD\r\n");
 8000742:	4a13      	ldr	r2, [pc, #76]	; (8000790 <copyCommands+0xe4>)
 8000744:	f648 1384 	movw	r3, #35204	; 0x8984
 8000748:	f6c0 0300 	movt	r3, #2048	; 0x800
 800074c:	4614      	mov	r4, r2
 800074e:	461d      	mov	r5, r3
 8000750:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000752:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000754:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000756:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000758:	682b      	ldr	r3, [r5, #0]
 800075a:	461a      	mov	r2, r3
 800075c:	8022      	strh	r2, [r4, #0]
 800075e:	f104 0402 	add.w	r4, r4, #2
 8000762:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000766:	7023      	strb	r3, [r4, #0]
	strcpy(commandsInitBt[7], "AT+JSCR\r\n");
 8000768:	4b0a      	ldr	r3, [pc, #40]	; (8000794 <copyCommands+0xe8>)
 800076a:	f648 12a8 	movw	r2, #35240	; 0x89a8
 800076e:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000772:	ca07      	ldmia	r2, {r0, r1, r2}
 8000774:	c303      	stmia	r3!, {r0, r1}
 8000776:	801a      	strh	r2, [r3, #0]
}
 8000778:	bdb0      	pop	{r4, r5, r7, pc}
 800077a:	bf00      	nop
 800077c:	2000019c 	.word	0x2000019c
 8000780:	20000200 	.word	0x20000200
 8000784:	20000264 	.word	0x20000264
 8000788:	200002c8 	.word	0x200002c8
 800078c:	2000032c 	.word	0x2000032c
 8000790:	20000390 	.word	0x20000390
 8000794:	200003f4 	.word	0x200003f4

08000798 <initCommandsAndAnswers>:

void initCommandsAndAnswers(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
	copyCheckAnswers();
 800079c:	f7ff ff24 	bl	80005e8 <copyCheckAnswers>
	copyCommands();
 80007a0:	f7ff ff84 	bl	80006ac <copyCommands>
}
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop

080007a8 <initFlowControl>:

void initFlowControl(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
	stopAskingAboutSending();
 80007ac:	f7ff fedc 	bl	8000568 <stopAskingAboutSending>
}
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop

080007b4 <timerReceiveHandler>:


void timerReceiveHandler(void *T)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b082      	sub	sp, #8
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
	//askAboutSending();
	m++;
 80007bc:	f240 53e8 	movw	r3, #1512	; 0x5e8
 80007c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	f103 0201 	add.w	r2, r3, #1
 80007ca:	f240 53e8 	movw	r3, #1512	; 0x5e8
 80007ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007d2:	601a      	str	r2, [r3, #0]

	read();
 80007d4:	f000 f962 	bl	8000a9c <read>

	if(!checkFunction(checkAnswersBt[stageOfInitializationBt]))
 80007d8:	f240 53f4 	movw	r3, #1524	; 0x5f4
 80007dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007e0:	681a      	ldr	r2, [r3, #0]
 80007e2:	4613      	mov	r3, r2
 80007e4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80007e8:	1a9b      	subs	r3, r3, r2
 80007ea:	f240 52fc 	movw	r2, #1532	; 0x5fc
 80007ee:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80007f2:	189b      	adds	r3, r3, r2
 80007f4:	4618      	mov	r0, r3
 80007f6:	f7ff fe63 	bl	80004c0 <checkFunction>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d10b      	bne.n	8000818 <timerReceiveHandler+0x64>
	{
		stageOfInitializationBt++;
 8000800:	f240 53f4 	movw	r3, #1524	; 0x5f4
 8000804:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	f103 0201 	add.w	r2, r3, #1
 800080e:	f240 53f4 	movw	r3, #1524	; 0x5f4
 8000812:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000816:	601a      	str	r2, [r3, #0]
	}
	statusSent = 1;
 8000818:	f240 0388 	movw	r3, #136	; 0x88
 800081c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000820:	f04f 0201 	mov.w	r2, #1
 8000824:	601a      	str	r2, [r3, #0]
}
 8000826:	f107 0708 	add.w	r7, r7, #8
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop

08000830 <connectStatus>:

int connectStatus(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
	return IO004_ReadPin(IO004_Handle4);
 8000834:	f648 2318 	movw	r3, #35352	; 0x8a18
 8000838:	f6c0 0300 	movt	r3, #2048	; 0x800
 800083c:	685b      	ldr	r3, [r3, #4]
 800083e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000840:	f648 2318 	movw	r3, #35352	; 0x8a18
 8000844:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000848:	785b      	ldrb	r3, [r3, #1]
 800084a:	fa22 f303 	lsr.w	r3, r2, r3
 800084e:	f003 0301 	and.w	r3, r3, #1
}
 8000852:	4618      	mov	r0, r3
 8000854:	46bd      	mov	sp, r7
 8000856:	bc80      	pop	{r7}
 8000858:	4770      	bx	lr
 800085a:	bf00      	nop

0800085c <timerHandlerConnectionSet>:

void timerHandlerConnectionSet(void *T)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b086      	sub	sp, #24
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
	char *command1 = commandsInitBt[lastStageOfInitializationBt];
 8000864:	f240 03c0 	movw	r3, #192	; 0xc0
 8000868:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	f04f 0264 	mov.w	r2, #100	; 0x64
 8000872:	fb02 f203 	mul.w	r2, r2, r3
 8000876:	f240 1338 	movw	r3, #312	; 0x138
 800087a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800087e:	18d3      	adds	r3, r2, r3
 8000880:	617b      	str	r3, [r7, #20]
	volatile int length = strlen(command1);
 8000882:	6978      	ldr	r0, [r7, #20]
 8000884:	f007 fb10 	bl	8007ea8 <strlen>
 8000888:	4603      	mov	r3, r0
 800088a:	60fb      	str	r3, [r7, #12]

	send(command1, length);
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	6978      	ldr	r0, [r7, #20]
 8000890:	4619      	mov	r1, r3
 8000892:	f000 f971 	bl	8000b78 <send>

	while((UART001_GetFlagStatus(&UART001_Handle0,UART001_TRANSFER_STATUS_BUSY_FLAG )==UART001_SET))
 8000896:	e002      	b.n	800089e <timerHandlerConnectionSet+0x42>
	{
		int h = 0;
 8000898:	f04f 0300 	mov.w	r3, #0
 800089c:	613b      	str	r3, [r7, #16]
	char *command1 = commandsInitBt[lastStageOfInitializationBt];
	volatile int length = strlen(command1);

	send(command1, length);

	while((UART001_GetFlagStatus(&UART001_Handle0,UART001_TRANSFER_STATUS_BUSY_FLAG )==UART001_SET))
 800089e:	f648 10c4 	movw	r0, #35268	; 0x89c4
 80008a2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80008a6:	f04f 0109 	mov.w	r1, #9
 80008aa:	f004 fb7d 	bl	8004fa8 <UART001_GetFlagStatus>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b02      	cmp	r3, #2
 80008b2:	d0f1      	beq.n	8000898 <timerHandlerConnectionSet+0x3c>
	{
		int h = 0;
	}
	l++;
 80008b4:	f240 03c8 	movw	r3, #200	; 0xc8
 80008b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	f103 0201 	add.w	r2, r3, #1
 80008c2:	f240 03c8 	movw	r3, #200	; 0xc8
 80008c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008ca:	601a      	str	r2, [r3, #0]
	//potem trzeba poprosic od przes³anie odpowiedzi przez RTS
	askAboutSending();
 80008cc:	f7ff fe38 	bl	8000540 <askAboutSending>
	TimerIdReceive = SYSTM001_CreateTimer(200,SYSTM001_ONE_SHOT,timerReceiveHandler1,NULL);
 80008d0:	f04f 00c8 	mov.w	r0, #200	; 0xc8
 80008d4:	f04f 0100 	mov.w	r1, #0
 80008d8:	f640 1229 	movw	r2, #2345	; 0x929
 80008dc:	f6c0 0200 	movt	r2, #2048	; 0x800
 80008e0:	f04f 0300 	mov.w	r3, #0
 80008e4:	f004 feb4 	bl	8005650 <SYSTM001_CreateTimer>
 80008e8:	4602      	mov	r2, r0
 80008ea:	f240 436c 	movw	r3, #1132	; 0x46c
 80008ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008f2:	601a      	str	r2, [r3, #0]

	if(TimerIdReceive != 0)
 80008f4:	f240 436c 	movw	r3, #1132	; 0x46c
 80008f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d00d      	beq.n	800091e <timerHandlerConnectionSet+0xc2>
	{
		StatusReceive = SYSTM001_StartTimer(TimerIdReceive);
 8000902:	f240 436c 	movw	r3, #1132	; 0x46c
 8000906:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4618      	mov	r0, r3
 800090e:	f004 ff6f 	bl	80057f0 <SYSTM001_StartTimer>
 8000912:	4602      	mov	r2, r0
 8000914:	f240 5320 	movw	r3, #1312	; 0x520
 8000918:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800091c:	601a      	str	r2, [r3, #0]
	}
}
 800091e:	f107 0718 	add.w	r7, r7, #24
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop

08000928 <timerReceiveHandler1>:


void timerReceiveHandler1(void *T)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
	//askAboutSending();
	m++;
 8000930:	f240 53e8 	movw	r3, #1512	; 0x5e8
 8000934:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	f103 0201 	add.w	r2, r3, #1
 800093e:	f240 53e8 	movw	r3, #1512	; 0x5e8
 8000942:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000946:	601a      	str	r2, [r3, #0]

	read();
 8000948:	f000 f8a8 	bl	8000a9c <read>

	if(!checkFunction(checkAnswersBt[lastStageOfInitializationBt]))
 800094c:	f240 03c0 	movw	r3, #192	; 0xc0
 8000950:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000954:	681a      	ldr	r2, [r3, #0]
 8000956:	4613      	mov	r3, r2
 8000958:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095c:	1a9b      	subs	r3, r3, r2
 800095e:	f240 52fc 	movw	r2, #1532	; 0x5fc
 8000962:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000966:	189b      	adds	r3, r3, r2
 8000968:	4618      	mov	r0, r3
 800096a:	f7ff fda9 	bl	80004c0 <checkFunction>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d10b      	bne.n	800098c <timerReceiveHandler1+0x64>
	{
		lastStageOfInitializationBt++;
 8000974:	f240 03c0 	movw	r3, #192	; 0xc0
 8000978:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	f103 0201 	add.w	r2, r3, #1
 8000982:	f240 03c0 	movw	r3, #192	; 0xc0
 8000986:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800098a:	601a      	str	r2, [r3, #0]
	}

	statusSent = 1;
 800098c:	f240 0388 	movw	r3, #136	; 0x88
 8000990:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000994:	f04f 0201 	mov.w	r2, #1
 8000998:	601a      	str	r2, [r3, #0]
}
 800099a:	f107 0708 	add.w	r7, r7, #8
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop

080009a4 <receive>:

void receive(void *T)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
	if(sendStatus == 0)
 80009ac:	f240 03b9 	movw	r3, #185	; 0xb9
 80009b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d111      	bne.n	80009de <receive+0x3a>
	{
		askAboutSending();
 80009ba:	f7ff fdc1 	bl	8000540 <askAboutSending>
		readStatus = 1;
 80009be:	f240 5338 	movw	r3, #1336	; 0x538
 80009c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009c6:	f04f 0201 	mov.w	r2, #1
 80009ca:	701a      	strb	r2, [r3, #0]
		read();
 80009cc:	f000 f866 	bl	8000a9c <read>
		readStatus = 0;
 80009d0:	f240 5338 	movw	r3, #1336	; 0x538
 80009d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009d8:	f04f 0200 	mov.w	r2, #0
 80009dc:	701a      	strb	r2, [r3, #0]
	}
}
 80009de:	f107 0708 	add.w	r7, r7, #8
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop

080009e8 <transmit>:

void transmit(void *T)
{
 80009e8:	b590      	push	{r4, r7, lr}
 80009ea:	b08b      	sub	sp, #44	; 0x2c
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
	char kommando[20]/* = "DupaMateusz"*/;

	if(lk[0] != '\0')
 80009f0:	f240 53bc 	movw	r3, #1468	; 0x5bc
 80009f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d049      	beq.n	8000a92 <transmit+0xaa>
	{
		int licznik = 0;
 80009fe:	f04f 0300 	mov.w	r3, #0
 8000a02:	627b      	str	r3, [r7, #36]	; 0x24
		for(licznik = 0; licznik < strlen(lk); licznik++)
 8000a04:	f04f 0300 	mov.w	r3, #0
 8000a08:	627b      	str	r3, [r7, #36]	; 0x24
 8000a0a:	e00f      	b.n	8000a2c <transmit+0x44>
		{
			kommando[licznik] = lk[licznik];
 8000a0c:	f240 53bc 	movw	r3, #1468	; 0x5bc
 8000a10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a16:	189b      	adds	r3, r3, r2
 8000a18:	781a      	ldrb	r2, [r3, #0]
 8000a1a:	f107 010c 	add.w	r1, r7, #12
 8000a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a20:	18cb      	adds	r3, r1, r3
 8000a22:	701a      	strb	r2, [r3, #0]
	char kommando[20]/* = "DupaMateusz"*/;

	if(lk[0] != '\0')
	{
		int licznik = 0;
		for(licznik = 0; licznik < strlen(lk); licznik++)
 8000a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a26:	f103 0301 	add.w	r3, r3, #1
 8000a2a:	627b      	str	r3, [r7, #36]	; 0x24
 8000a2c:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8000a2e:	f240 50bc 	movw	r0, #1468	; 0x5bc
 8000a32:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000a36:	f007 fa37 	bl	8007ea8 <strlen>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	429c      	cmp	r4, r3
 8000a3e:	d3e5      	bcc.n	8000a0c <transmit+0x24>
		{
			kommando[licznik] = lk[licznik];
		}
		kommando[licznik] = '\0';
 8000a40:	f107 020c 	add.w	r2, r7, #12
 8000a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a46:	18d3      	adds	r3, r2, r3
 8000a48:	f04f 0200 	mov.w	r2, #0
 8000a4c:	701a      	strb	r2, [r3, #0]

		int len = strlen(kommando);
 8000a4e:	f107 030c 	add.w	r3, r7, #12
 8000a52:	4618      	mov	r0, r3
 8000a54:	f007 fa28 	bl	8007ea8 <strlen>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	623b      	str	r3, [r7, #32]

		if(readStatus == 0)
 8000a5c:	f240 5338 	movw	r3, #1336	; 0x538
 8000a60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d113      	bne.n	8000a92 <transmit+0xaa>
		{
			sendStatus = 1;
 8000a6a:	f240 03b9 	movw	r3, #185	; 0xb9
 8000a6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a72:	f04f 0201 	mov.w	r2, #1
 8000a76:	701a      	strb	r2, [r3, #0]
			send(kommando, len);
 8000a78:	f107 030c 	add.w	r3, r7, #12
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	6a39      	ldr	r1, [r7, #32]
 8000a80:	f000 f87a 	bl	8000b78 <send>
			sendStatus = 0;
 8000a84:	f240 03b9 	movw	r3, #185	; 0xb9
 8000a88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a8c:	f04f 0200 	mov.w	r2, #0
 8000a90:	701a      	strb	r2, [r3, #0]
		}
	}

}
 8000a92:	f107 072c 	add.w	r7, r7, #44	; 0x2c
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd90      	pop	{r4, r7, pc}
 8000a9a:	bf00      	nop

08000a9c <read>:

void read(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
	emptyReadData();
 8000aa0:	f7ff fd30 	bl	8000504 <emptyReadData>
	if(((UART001_GetFlagStatus(&UART001_Handle0,UART001_FIFO_STD_RECV_BUF_FLAG)) == UART001_SET))
 8000aa4:	f648 10c4 	movw	r0, #35268	; 0x89c4
 8000aa8:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000aac:	f04f 0110 	mov.w	r1, #16
 8000ab0:	f004 fa7a 	bl	8004fa8 <UART001_GetFlagStatus>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b02      	cmp	r3, #2
 8000ab8:	d15c      	bne.n	8000b74 <read+0xd8>
	{

		IO004_TogglePin(IO004_Handle1);
 8000aba:	f648 2300 	movw	r3, #35328	; 0x8a00
 8000abe:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000ac2:	685a      	ldr	r2, [r3, #4]
 8000ac4:	f648 2300 	movw	r3, #35328	; 0x8a00
 8000ac8:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000acc:	785b      	ldrb	r3, [r3, #1]
 8000ace:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8000ad2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ad6:	6053      	str	r3, [r2, #4]

		statusRxFifoFilling = USIC_GetRxFIFOFillingLevel(UART001_0_USIC_CH);
 8000ad8:	f04f 0300 	mov.w	r3, #0
 8000adc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000ae0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8000ae4:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000ae8:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000aec:	461a      	mov	r2, r3
 8000aee:	f240 03b4 	movw	r3, #180	; 0xb4
 8000af2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000af6:	601a      	str	r2, [r3, #0]
		howManyRead =  UART001_ReadDataBytes(&UART001_Handle0, readData, statusRxFifoFilling);
 8000af8:	f240 03b4 	movw	r3, #180	; 0xb4
 8000afc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	f648 10c4 	movw	r0, #35268	; 0x89c4
 8000b06:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000b0a:	f240 5174 	movw	r1, #1396	; 0x574
 8000b0e:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000b12:	461a      	mov	r2, r3
 8000b14:	f004 f978 	bl	8004e08 <UART001_ReadDataBytes>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	461a      	mov	r2, r3
 8000b1c:	f240 535c 	movw	r3, #1372	; 0x55c
 8000b20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b24:	601a      	str	r2, [r3, #0]

		UART001_ClearFlag(&UART001_Handle0,UART001_FIFO_STD_RECV_BUF_FLAG);
 8000b26:	f648 10c4 	movw	r0, #35268	; 0x89c4
 8000b2a:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000b2e:	f04f 0110 	mov.w	r1, #16
 8000b32:	f004 fa85 	bl	8005040 <UART001_ClearFlag>

		while(!USIC_ubIsRxFIFOempty(UART001_0_USIC_CH))
 8000b36:	e00d      	b.n	8000b54 <read+0xb8>
		{
			USIC_FlushRxFIFO(UART001_0_USIC_CH);
 8000b38:	f04f 0300 	mov.w	r3, #0
 8000b3c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000b40:	f04f 0200 	mov.w	r2, #0
 8000b44:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8000b48:	f8d2 2118 	ldr.w	r2, [r2, #280]	; 0x118
 8000b4c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000b50:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		statusRxFifoFilling = USIC_GetRxFIFOFillingLevel(UART001_0_USIC_CH);
		howManyRead =  UART001_ReadDataBytes(&UART001_Handle0, readData, statusRxFifoFilling);

		UART001_ClearFlag(&UART001_Handle0,UART001_FIFO_STD_RECV_BUF_FLAG);

		while(!USIC_ubIsRxFIFOempty(UART001_0_USIC_CH))
 8000b54:	f04f 0300 	mov.w	r3, #0
 8000b58:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000b5c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8000b60:	f003 0308 	and.w	r3, r3, #8
 8000b64:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d0e5      	beq.n	8000b38 <read+0x9c>
		{
			USIC_FlushRxFIFO(UART001_0_USIC_CH);
		}

		copyData();
 8000b6c:	f000 f85a 	bl	8000c24 <copyData>
		stopAskingAboutSending();
 8000b70:	f7ff fcfa 	bl	8000568 <stopAskingAboutSending>
	}
}
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop

08000b78 <send>:




void send(char* command1, int length)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b086      	sub	sp, #24
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
 8000b80:	6039      	str	r1, [r7, #0]
	if(!statusRtsFlowControl())
 8000b82:	f7ff fd05 	bl	8000590 <statusRtsFlowControl>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d101      	bne.n	8000b90 <send+0x18>
	{
		stopAskingAboutSending();
 8000b8c:	f7ff fcec 	bl	8000568 <stopAskingAboutSending>
	}

	/*char *command1 = commandsInitBt[i];
	volatile int length = strlen(command1);*/

	USIC_CH_TypeDef* UartRegs = UART001_Handle0.UartRegs;
 8000b90:	f648 13c4 	movw	r3, #35268	; 0x89c4
 8000b94:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	613b      	str	r3, [r7, #16]
	uint32_t WriteCount = 0;
 8000b9c:	f04f 0300 	mov.w	r3, #0
 8000ba0:	617b      	str	r3, [r7, #20]

	while(length)
 8000ba2:	e037      	b.n	8000c14 <send+0x9c>
		/*while(checkStatusCts())
		{
			int h = 0;
		};*/

		if(!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 8000ba4:	693b      	ldr	r3, [r7, #16]
 8000ba6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ba8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d11e      	bne.n	8000bee <send+0x76>
		{
			while(checkStatusCts())
 8000bb0:	bf00      	nop
 8000bb2:	f7ff fd03 	bl	80005bc <checkStatusCts>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d1fa      	bne.n	8000bb2 <send+0x3a>
			{
				;
			}
			char c = command1[WriteCount];
 8000bbc:	687a      	ldr	r2, [r7, #4]
 8000bbe:	697b      	ldr	r3, [r7, #20]
 8000bc0:	18d3      	adds	r3, r2, r3
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	73fb      	strb	r3, [r7, #15]

			UartRegs->TBUF[0] = c;
 8000bc6:	7bfa      	ldrb	r2, [r7, #15]
 8000bc8:	693b      	ldr	r3, [r7, #16]
 8000bca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
			length--;
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	f103 33ff 	add.w	r3, r3, #4294967295
 8000bd4:	603b      	str	r3, [r7, #0]
			WriteCount++;
 8000bd6:	697b      	ldr	r3, [r7, #20]
 8000bd8:	f103 0301 	add.w	r3, r3, #1
 8000bdc:	617b      	str	r3, [r7, #20]

			k = SYSTM001_GetTime();
 8000bde:	f004 fef7 	bl	80059d0 <SYSTM001_GetTime>
 8000be2:	4602      	mov	r2, r0
 8000be4:	f240 03cc 	movw	r3, #204	; 0xcc
 8000be8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bec:	601a      	str	r2, [r3, #0]
		}

		if(UART001_GetFlagStatus(&UART001_Handle0,UART001_TRANS_BUFFER_IND_FLAG) == UART001_SET)
 8000bee:	f648 10c4 	movw	r0, #35268	; 0x89c4
 8000bf2:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000bf6:	f04f 010d 	mov.w	r1, #13
 8000bfa:	f004 f9d5 	bl	8004fa8 <UART001_GetFlagStatus>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b02      	cmp	r3, #2
 8000c02:	d107      	bne.n	8000c14 <send+0x9c>
		{
			//po wyczyszczeniu flagi powinno sie przeslac
			UART001_ClearFlag(&UART001_Handle0,UART001_TRANS_BUFFER_IND_FLAG);
 8000c04:	f648 10c4 	movw	r0, #35268	; 0x89c4
 8000c08:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000c0c:	f04f 010d 	mov.w	r1, #13
 8000c10:	f004 fa16 	bl	8005040 <UART001_ClearFlag>
	volatile int length = strlen(command1);*/

	USIC_CH_TypeDef* UartRegs = UART001_Handle0.UartRegs;
	uint32_t WriteCount = 0;

	while(length)
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d1c4      	bne.n	8000ba4 <send+0x2c>
		{
			//po wyczyszczeniu flagi powinno sie przeslac
			UART001_ClearFlag(&UART001_Handle0,UART001_TRANS_BUFFER_IND_FLAG);
		}
	}
}
 8000c1a:	f107 0718 	add.w	r7, r7, #24
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop

08000c24 <copyData>:

void copyData(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b083      	sub	sp, #12
 8000c28:	af00      	add	r7, sp, #0
	volatile int i = 0;
 8000c2a:	f04f 0300 	mov.w	r3, #0
 8000c2e:	607b      	str	r3, [r7, #4]

	if(readData[0] != '\0')
 8000c30:	f240 5374 	movw	r3, #1396	; 0x574
 8000c34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d02b      	beq.n	8000c96 <copyData+0x72>
	{
		for(i = 0; i < MAX_READ_DATA; i++)
 8000c3e:	f04f 0300 	mov.w	r3, #0
 8000c42:	607b      	str	r3, [r7, #4]
 8000c44:	e024      	b.n	8000c90 <copyData+0x6c>
		{
			if(readData[i] == '\0') //jak koniec tablicy
 8000c46:	687a      	ldr	r2, [r7, #4]
 8000c48:	f240 5374 	movw	r3, #1396	; 0x574
 8000c4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c50:	5c9b      	ldrb	r3, [r3, r2]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d10c      	bne.n	8000c70 <copyData+0x4c>
			{                       //to kopiuje znak konca linii i wychodze z petli
				copiedData[i] = readData[i];
 8000c56:	687a      	ldr	r2, [r7, #4]
 8000c58:	6879      	ldr	r1, [r7, #4]
 8000c5a:	f240 5374 	movw	r3, #1396	; 0x574
 8000c5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c62:	5c59      	ldrb	r1, [r3, r1]
 8000c64:	f240 4370 	movw	r3, #1136	; 0x470
 8000c68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c6c:	5499      	strb	r1, [r3, r2]
				break;
 8000c6e:	e012      	b.n	8000c96 <copyData+0x72>
			}

			copiedData[i] = readData[i];
 8000c70:	687a      	ldr	r2, [r7, #4]
 8000c72:	6879      	ldr	r1, [r7, #4]
 8000c74:	f240 5374 	movw	r3, #1396	; 0x574
 8000c78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c7c:	5c59      	ldrb	r1, [r3, r1]
 8000c7e:	f240 4370 	movw	r3, #1136	; 0x470
 8000c82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c86:	5499      	strb	r1, [r3, r2]
{
	volatile int i = 0;

	if(readData[0] != '\0')
	{
		for(i = 0; i < MAX_READ_DATA; i++)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	f103 0301 	add.w	r3, r3, #1
 8000c8e:	607b      	str	r3, [r7, #4]
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	2b45      	cmp	r3, #69	; 0x45
 8000c94:	ddd7      	ble.n	8000c46 <copyData+0x22>
			}

			copiedData[i] = readData[i];
		}
	}
}
 8000c96:	f107 070c 	add.w	r7, r7, #12
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bc80      	pop	{r7}
 8000c9e:	4770      	bx	lr

08000ca0 <blueToothHandle>:

void blueToothHandle(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
	if(copiedData[0] == '+')
 8000ca4:	f240 4370 	movw	r3, #1136	; 0x470
 8000ca8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cac:	781b      	ldrb	r3, [r3, #0]
 8000cae:	2b2b      	cmp	r3, #43	; 0x2b
 8000cb0:	d10a      	bne.n	8000cc8 <blueToothHandle+0x28>
	{
		if(compareStrings("+RDII\r\n"))
 8000cb2:	f648 10b4 	movw	r0, #35252	; 0x89b4
 8000cb6:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000cba:	f000 f807 	bl	8000ccc <compareStrings>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d001      	beq.n	8000cc8 <blueToothHandle+0x28>
		{
			turnOnLeftDiode();
 8000cc4:	f000 f81a 	bl	8000cfc <turnOnLeftDiode>
		}
	}
}
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop

08000ccc <compareStrings>:

char compareStrings(const char *string)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
	if(strcmp((const char *)copiedData, string) == 0)
 8000cd4:	f240 4070 	movw	r0, #1136	; 0x470
 8000cd8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000cdc:	6879      	ldr	r1, [r7, #4]
 8000cde:	f006 fff5 	bl	8007ccc <strcmp>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d102      	bne.n	8000cee <compareStrings+0x22>
	{
		return 1;
 8000ce8:	f04f 0301 	mov.w	r3, #1
 8000cec:	e001      	b.n	8000cf2 <compareStrings+0x26>
	}

	return 0;
 8000cee:	f04f 0300 	mov.w	r3, #0
}
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f107 0708 	add.w	r7, r7, #8
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}

08000cfc <turnOnLeftDiode>:

void turnOnLeftDiode(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
	IO004_SetOutputValue(IO004_Handle0, TURN_ON);
 8000d00:	f648 13f8 	movw	r3, #35320	; 0x89f8
 8000d04:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000d08:	685a      	ldr	r2, [r3, #4]
 8000d0a:	f648 13f8 	movw	r3, #35320	; 0x89f8
 8000d0e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000d12:	785b      	ldrb	r3, [r3, #1]
 8000d14:	f04f 0101 	mov.w	r1, #1
 8000d18:	fa01 f303 	lsl.w	r3, r1, r3
 8000d1c:	6053      	str	r3, [r2, #4]
}
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bc80      	pop	{r7}
 8000d22:	4770      	bx	lr

08000d24 <turnOffLeftDiode>:

void turnOffLeftDiode(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
	IO004_SetOutputValue(IO004_Handle0, TURN_OFF);
 8000d28:	f648 13f8 	movw	r3, #35320	; 0x89f8
 8000d2c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000d30:	685a      	ldr	r2, [r3, #4]
 8000d32:	f648 13f8 	movw	r3, #35320	; 0x89f8
 8000d36:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000d3a:	785b      	ldrb	r3, [r3, #1]
 8000d3c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8000d40:	fa01 f303 	lsl.w	r3, r1, r3
 8000d44:	6053      	str	r3, [r2, #4]
}
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bc80      	pop	{r7}
 8000d4a:	4770      	bx	lr

08000d4c <turnOnRightDiode>:

void turnOnRightDiode(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
	IO004_SetOutputValue(IO004_Handle1, TURN_ON);
 8000d50:	f648 2300 	movw	r3, #35328	; 0x8a00
 8000d54:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000d58:	685a      	ldr	r2, [r3, #4]
 8000d5a:	f648 2300 	movw	r3, #35328	; 0x8a00
 8000d5e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000d62:	785b      	ldrb	r3, [r3, #1]
 8000d64:	f04f 0101 	mov.w	r1, #1
 8000d68:	fa01 f303 	lsl.w	r3, r1, r3
 8000d6c:	6053      	str	r3, [r2, #4]
}
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bc80      	pop	{r7}
 8000d72:	4770      	bx	lr

08000d74 <turnOffRightDiode>:

void turnOffRightDiode(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
	IO004_SetOutputValue(IO004_Handle1, TURN_OFF);
 8000d78:	f648 2300 	movw	r3, #35328	; 0x8a00
 8000d7c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000d80:	685a      	ldr	r2, [r3, #4]
 8000d82:	f648 2300 	movw	r3, #35328	; 0x8a00
 8000d86:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000d8a:	785b      	ldrb	r3, [r3, #1]
 8000d8c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8000d90:	fa01 f303 	lsl.w	r3, r1, r3
 8000d94:	6053      	str	r3, [r2, #4]
}
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bc80      	pop	{r7}
 8000d9a:	4770      	bx	lr

08000d9c <checkStream>:

void checkStream(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b084      	sub	sp, #16
 8000da0:	af02      	add	r7, sp, #8

	//sprawdzenie na to czy mamy event roz³¹czenia
	if(strstr((const char *)copiedData, "+RDII") != NULL)
 8000da2:	f240 4070 	movw	r0, #1136	; 0x470
 8000da6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000daa:	f648 11bc 	movw	r1, #35260	; 0x89bc
 8000dae:	f6c0 0100 	movt	r1, #2048	; 0x800
 8000db2:	f007 fa93 	bl	80082dc <strstr>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d054      	beq.n	8000e66 <checkStream+0xca>
	{
		turnOnRightDiode();
 8000dbc:	f7ff ffc6 	bl	8000d4c <turnOnRightDiode>

		//zastopowanie odbioru i transmisji danych
		removeTimer(&receiveStatus, &receiveID);
 8000dc0:	f240 0080 	movw	r0, #128	; 0x80
 8000dc4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000dc8:	f240 5168 	movw	r1, #1384	; 0x568
 8000dcc:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000dd0:	f002 fb82 	bl	80034d8 <removeTimer>
		removeTimer(&transmitStatus, &transmitID);
 8000dd4:	f240 5044 	movw	r0, #1348	; 0x544
 8000dd8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000ddc:	f240 01bc 	movw	r1, #188	; 0xbc
 8000de0:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000de4:	f002 fb78 	bl	80034d8 <removeTimer>
		//zastopowanie odbioru i transmisji danych

		//wlaczenie ponownej inicjalizacji
		makeTimer(500, SYSTM001_PERIODIC, timerHandler, NULL, &Status, &TimerId);
 8000de8:	f240 03c4 	movw	r3, #196	; 0xc4
 8000dec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000df0:	9300      	str	r3, [sp, #0]
 8000df2:	f240 53f8 	movw	r3, #1528	; 0x5f8
 8000df6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000dfa:	9301      	str	r3, [sp, #4]
 8000dfc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e00:	f04f 0101 	mov.w	r1, #1
 8000e04:	f240 32e1 	movw	r2, #993	; 0x3e1
 8000e08:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000e0c:	f04f 0300 	mov.w	r3, #0
 8000e10:	f002 fb3e 	bl	8003490 <makeTimer>

		stageOfInitializationBt = INITIAL_STATE;
 8000e14:	f240 53f4 	movw	r3, #1524	; 0x5f4
 8000e18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e1c:	f04f 0200 	mov.w	r2, #0
 8000e20:	601a      	str	r2, [r3, #0]
		//wy³¹czenie mozliwosci wysy³u odbioru
		turnOnSendingReceiving = TURN_OFF;
 8000e22:	f240 53e0 	movw	r3, #1504	; 0x5e0
 8000e26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e2a:	f04f 0200 	mov.w	r2, #0
 8000e2e:	701a      	strb	r2, [r3, #0]
		//wy³¹czenie mozliwosci wysy³u odbioru

		initStatus = 0;
 8000e30:	f240 531c 	movw	r3, #1308	; 0x51c
 8000e34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e38:	f04f 0200 	mov.w	r2, #0
 8000e3c:	701a      	strb	r2, [r3, #0]
		//wyresetowanie bufora danych
		for(int h = 0; h < MAX_READ_DATA; h++)
 8000e3e:	f04f 0300 	mov.w	r3, #0
 8000e42:	607b      	str	r3, [r7, #4]
 8000e44:	e00c      	b.n	8000e60 <checkStream+0xc4>
		{
			copiedData[h] = '\0';
 8000e46:	f240 4370 	movw	r3, #1136	; 0x470
 8000e4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e4e:	687a      	ldr	r2, [r7, #4]
 8000e50:	189b      	adds	r3, r3, r2
 8000e52:	f04f 0200 	mov.w	r2, #0
 8000e56:	701a      	strb	r2, [r3, #0]
		turnOnSendingReceiving = TURN_OFF;
		//wy³¹czenie mozliwosci wysy³u odbioru

		initStatus = 0;
		//wyresetowanie bufora danych
		for(int h = 0; h < MAX_READ_DATA; h++)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	f103 0301 	add.w	r3, r3, #1
 8000e5e:	607b      	str	r3, [r7, #4]
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	2b45      	cmp	r3, #69	; 0x45
 8000e64:	ddef      	ble.n	8000e46 <checkStream+0xaa>
			copiedData[h] = '\0';
		}
		//wyresetowanie bufora danych
	}

}
 8000e66:	f107 0708 	add.w	r7, r7, #8
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop

08000e70 <emergencySentHandler>:

void emergencySentHandler(void *T)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b084      	sub	sp, #16
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
	int len = strlen(dataToSend);
 8000e78:	f240 00d4 	movw	r0, #212	; 0xd4
 8000e7c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000e80:	f007 f812 	bl	8007ea8 <strlen>
 8000e84:	4603      	mov	r3, r0
 8000e86:	60fb      	str	r3, [r7, #12]
	send(dataToSend, len);
 8000e88:	f240 00d4 	movw	r0, #212	; 0xd4
 8000e8c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000e90:	68f9      	ldr	r1, [r7, #12]
 8000e92:	f7ff fe71 	bl	8000b78 <send>
}
 8000e96:	f107 0710 	add.w	r7, r7, #16
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop

08000ea0 <manageConnection>:
	}
}*/


void manageConnection(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af02      	add	r7, sp, #8
	k = SYSTM001_GetTime();
 8000ea6:	f004 fd93 	bl	80059d0 <SYSTM001_GetTime>
 8000eaa:	4602      	mov	r2, r0
 8000eac:	f240 03cc 	movw	r3, #204	; 0xcc
 8000eb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000eb4:	601a      	str	r2, [r3, #0]
	k = SYSTM001_GetSysTickCount(100);
 8000eb6:	f04f 0064 	mov.w	r0, #100	; 0x64
 8000eba:	f004 fd95 	bl	80059e8 <SYSTM001_GetSysTickCount>
 8000ebe:	4602      	mov	r2, r0
 8000ec0:	f240 03cc 	movw	r3, #204	; 0xcc
 8000ec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ec8:	601a      	str	r2, [r3, #0]
	z++;
 8000eca:	f240 5324 	movw	r3, #1316	; 0x524
 8000ece:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	f103 0201 	add.w	r2, r3, #1
 8000ed8:	f240 5324 	movw	r3, #1316	; 0x524
 8000edc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ee0:	601a      	str	r2, [r3, #0]
	if(statusSent == 1)
 8000ee2:	f240 0388 	movw	r3, #136	; 0x88
 8000ee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	2b01      	cmp	r3, #1
 8000eee:	d110      	bne.n	8000f12 <manageConnection+0x72>
	{
		removeTimer(&StatusReceive, &TimerIdReceive);
 8000ef0:	f240 5020 	movw	r0, #1312	; 0x520
 8000ef4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000ef8:	f240 416c 	movw	r1, #1132	; 0x46c
 8000efc:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000f00:	f002 faea 	bl	80034d8 <removeTimer>

		statusSent = 0;
 8000f04:	f240 0388 	movw	r3, #136	; 0x88
 8000f08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f0c:	f04f 0200 	mov.w	r2, #0
 8000f10:	601a      	str	r2, [r3, #0]
	}

	if(stageOfInitializationBt == OUT_OF_INIT)
 8000f12:	f240 53f4 	movw	r3, #1524	; 0x5f4
 8000f16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	2b07      	cmp	r3, #7
 8000f1e:	d115      	bne.n	8000f4c <manageConnection+0xac>
	{
		removeTimer(&Status, &TimerId);
 8000f20:	f240 00c4 	movw	r0, #196	; 0xc4
 8000f24:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000f28:	f240 51f8 	movw	r1, #1528	; 0x5f8
 8000f2c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000f30:	f002 fad2 	bl	80034d8 <removeTimer>

		stageOfInitializationBt++;
 8000f34:	f240 53f4 	movw	r3, #1524	; 0x5f4
 8000f38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f103 0201 	add.w	r2, r3, #1
 8000f42:	f240 53f4 	movw	r3, #1524	; 0x5f4
 8000f46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f4a:	601a      	str	r2, [r3, #0]
	}

	if(((stageOfInitializationBt - 1) == OUT_OF_INIT))
 8000f4c:	f240 53f4 	movw	r3, #1524	; 0x5f4
 8000f50:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	2b08      	cmp	r3, #8
 8000f58:	d130      	bne.n	8000fbc <manageConnection+0x11c>
	{
		lastStageOfInitializationBt = OUT_OF_INIT;
 8000f5a:	f240 03c0 	movw	r3, #192	; 0xc0
 8000f5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f62:	f04f 0207 	mov.w	r2, #7
 8000f66:	601a      	str	r2, [r3, #0]

		makeTimer(500, SYSTM001_PERIODIC, timerHandlerConnectionSet, NULL, &statusSetConnection, &TimerIDSetConnection);
 8000f68:	f240 5364 	movw	r3, #1380	; 0x564
 8000f6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f70:	9300      	str	r3, [sp, #0]
 8000f72:	f240 5334 	movw	r3, #1332	; 0x534
 8000f76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f7a:	9301      	str	r3, [sp, #4]
 8000f7c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f80:	f04f 0101 	mov.w	r1, #1
 8000f84:	f640 025d 	movw	r2, #2141	; 0x85d
 8000f88:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000f8c:	f04f 0300 	mov.w	r3, #0
 8000f90:	f002 fa7e 	bl	8003490 <makeTimer>

		if(TimerIDSetConnection != 0)
 8000f94:	f240 5334 	movw	r3, #1332	; 0x534
 8000f98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d037      	beq.n	8001012 <manageConnection+0x172>
		{
			stageOfInitializationBt++;
 8000fa2:	f240 53f4 	movw	r3, #1524	; 0x5f4
 8000fa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f103 0201 	add.w	r2, r3, #1
 8000fb0:	f240 53f4 	movw	r3, #1524	; 0x5f4
 8000fb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fb8:	601a      	str	r2, [r3, #0]
 8000fba:	e02a      	b.n	8001012 <manageConnection+0x172>
		}
	}
	else if(lastStageOfInitializationBt == (OUT_OF_INIT + 1))
 8000fbc:	f240 03c0 	movw	r3, #192	; 0xc0
 8000fc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	2b08      	cmp	r3, #8
 8000fc8:	d123      	bne.n	8001012 <manageConnection+0x172>
	{
		removeTimer(&statusSetConnection, &TimerIDSetConnection);
 8000fca:	f240 5064 	movw	r0, #1380	; 0x564
 8000fce:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000fd2:	f240 5134 	movw	r1, #1332	; 0x534
 8000fd6:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000fda:	f002 fa7d 	bl	80034d8 <removeTimer>

		if(statusSetConnection == DAVEApp_SUCCESS)
 8000fde:	f240 5364 	movw	r3, #1380	; 0x564
 8000fe2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d112      	bne.n	8001012 <manageConnection+0x172>
		{
			lastStageOfInitializationBt++;
 8000fec:	f240 03c0 	movw	r3, #192	; 0xc0
 8000ff0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f103 0201 	add.w	r2, r3, #1
 8000ffa:	f240 03c0 	movw	r3, #192	; 0xc0
 8000ffe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001002:	601a      	str	r2, [r3, #0]
			turnOnSendingReceiving = 1;
 8001004:	f240 53e0 	movw	r3, #1504	; 0x5e0
 8001008:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800100c:	f04f 0201 	mov.w	r2, #1
 8001010:	701a      	strb	r2, [r3, #0]
		}
	}

	if(turnOnSendingReceiving == 1)
 8001012:	f240 53e0 	movw	r3, #1504	; 0x5e0
 8001016:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	2b01      	cmp	r3, #1
 800101e:	d139      	bne.n	8001094 <manageConnection+0x1f4>
	{
		//deklaracja do odbioru

		makeTimer(500, SYSTM001_PERIODIC, receive, NULL, &receiveStatus, &receiveID);
 8001020:	f240 0380 	movw	r3, #128	; 0x80
 8001024:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001028:	9300      	str	r3, [sp, #0]
 800102a:	f240 5368 	movw	r3, #1384	; 0x568
 800102e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001032:	9301      	str	r3, [sp, #4]
 8001034:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001038:	f04f 0101 	mov.w	r1, #1
 800103c:	f640 12a5 	movw	r2, #2469	; 0x9a5
 8001040:	f6c0 0200 	movt	r2, #2048	; 0x800
 8001044:	f04f 0300 	mov.w	r3, #0
 8001048:	f002 fa22 	bl	8003490 <makeTimer>

		//deklaracja do wysylania
		makeTimer(1500, SYSTM001_PERIODIC, transmit, NULL, &transmitStatus, &transmitID);
 800104c:	f240 5344 	movw	r3, #1348	; 0x544
 8001050:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001054:	9300      	str	r3, [sp, #0]
 8001056:	f240 03bc 	movw	r3, #188	; 0xbc
 800105a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800105e:	9301      	str	r3, [sp, #4]
 8001060:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8001064:	f04f 0101 	mov.w	r1, #1
 8001068:	f640 12e9 	movw	r2, #2537	; 0x9e9
 800106c:	f6c0 0200 	movt	r2, #2048	; 0x800
 8001070:	f04f 0300 	mov.w	r3, #0
 8001074:	f002 fa0c 	bl	8003490 <makeTimer>

		initStatus = 1;
 8001078:	f240 531c 	movw	r3, #1308	; 0x51c
 800107c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001080:	f04f 0201 	mov.w	r2, #1
 8001084:	701a      	strb	r2, [r3, #0]
		turnOnSendingReceiving = 0;
 8001086:	f240 53e0 	movw	r3, #1504	; 0x5e0
 800108a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800108e:	f04f 0200 	mov.w	r2, #0
 8001092:	701a      	strb	r2, [r3, #0]

	}
	//blueToothHandle();

	//check stream, if disconnection occured
	checkStream();
 8001094:	f7ff fe82 	bl	8000d9c <checkStream>
	//check stream, if disconnection occured
}
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}

0800109c <init>:
}pomiary;

pomiary poms;

void init(interface_mode interface, uint8_t xgAddr, uint8_t mAddr)
{
 800109c:	b480      	push	{r7}
 800109e:	b085      	sub	sp, #20
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	4613      	mov	r3, r2
 80010a4:	4602      	mov	r2, r0
 80010a6:	71fa      	strb	r2, [r7, #7]
 80010a8:	460a      	mov	r2, r1
 80010aa:	71ba      	strb	r2, [r7, #6]
 80010ac:	717b      	strb	r3, [r7, #5]
	settings.device.commInterface = interface;
 80010ae:	f240 038c 	movw	r3, #140	; 0x8c
 80010b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010b6:	79fa      	ldrb	r2, [r7, #7]
 80010b8:	701a      	strb	r2, [r3, #0]
	settings.device.agAddress = xgAddr;
 80010ba:	f240 038c 	movw	r3, #140	; 0x8c
 80010be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010c2:	79ba      	ldrb	r2, [r7, #6]
 80010c4:	705a      	strb	r2, [r3, #1]
	settings.device.mAddress = mAddr;
 80010c6:	f240 038c 	movw	r3, #140	; 0x8c
 80010ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010ce:	797a      	ldrb	r2, [r7, #5]
 80010d0:	709a      	strb	r2, [r3, #2]

	settings.gyro.enabled = TRUE;
 80010d2:	f240 038c 	movw	r3, #140	; 0x8c
 80010d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010da:	f04f 0201 	mov.w	r2, #1
 80010de:	711a      	strb	r2, [r3, #4]
	settings.gyro.enableX = TRUE;
 80010e0:	f240 038c 	movw	r3, #140	; 0x8c
 80010e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010e8:	f04f 0201 	mov.w	r2, #1
 80010ec:	745a      	strb	r2, [r3, #17]
	settings.gyro.enableY = TRUE;
 80010ee:	f240 038c 	movw	r3, #140	; 0x8c
 80010f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010f6:	f04f 0201 	mov.w	r2, #1
 80010fa:	749a      	strb	r2, [r3, #18]
	settings.gyro.enableZ = TRUE;
 80010fc:	f240 038c 	movw	r3, #140	; 0x8c
 8001100:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001104:	f04f 0201 	mov.w	r2, #1
 8001108:	74da      	strb	r2, [r3, #19]
	// gyro scale can be 245, 500, or 2000
	settings.gyro.scale = 245;
 800110a:	f240 038c 	movw	r3, #140	; 0x8c
 800110e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001112:	f04f 02f5 	mov.w	r2, #245	; 0xf5
 8001116:	80da      	strh	r2, [r3, #6]
	// gyro sample rate: value between 1-6
	// 1 = 14.9    4 = 238
	// 2 = 59.5    5 = 476
	// 3 = 119     6 = 952
	settings.gyro.sampleRate = 3;
 8001118:	f240 038c 	movw	r3, #140	; 0x8c
 800111c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001120:	f04f 0203 	mov.w	r2, #3
 8001124:	721a      	strb	r2, [r3, #8]
	// gyro cutoff frequency: value between 0-3
	// Actual value of cutoff frequency depends
	// on sample rate.
	settings.gyro.bandwidth = 0;
 8001126:	f240 038c 	movw	r3, #140	; 0x8c
 800112a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800112e:	f04f 0200 	mov.w	r2, #0
 8001132:	725a      	strb	r2, [r3, #9]
	settings.gyro.lowPowerEnable = FALSE;
 8001134:	f240 038c 	movw	r3, #140	; 0x8c
 8001138:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800113c:	f04f 0200 	mov.w	r2, #0
 8001140:	729a      	strb	r2, [r3, #10]

	settings.gyro.HPFEnable = FALSE;
 8001142:	f240 038c 	movw	r3, #140	; 0x8c
 8001146:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800114a:	f04f 0200 	mov.w	r2, #0
 800114e:	72da      	strb	r2, [r3, #11]
	// Gyro HPF cutoff frequency: value between 0-9
	// Actual value depends on sample rate. Only applies
	// if gyroHPFEnable is TRUE.
	settings.gyro.HPFCutoff = 0;
 8001150:	f240 038c 	movw	r3, #140	; 0x8c
 8001154:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001158:	f04f 0200 	mov.w	r2, #0
 800115c:	731a      	strb	r2, [r3, #12]
	settings.gyro.flipX = FALSE;
 800115e:	f240 038c 	movw	r3, #140	; 0x8c
 8001162:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001166:	f04f 0200 	mov.w	r2, #0
 800116a:	735a      	strb	r2, [r3, #13]
	settings.gyro.flipY = FALSE;
 800116c:	f240 038c 	movw	r3, #140	; 0x8c
 8001170:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001174:	f04f 0200 	mov.w	r2, #0
 8001178:	739a      	strb	r2, [r3, #14]
	settings.gyro.flipZ = FALSE;
 800117a:	f240 038c 	movw	r3, #140	; 0x8c
 800117e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001182:	f04f 0200 	mov.w	r2, #0
 8001186:	73da      	strb	r2, [r3, #15]
	settings.gyro.orientation = 0;
 8001188:	f240 038c 	movw	r3, #140	; 0x8c
 800118c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001190:	f04f 0200 	mov.w	r2, #0
 8001194:	741a      	strb	r2, [r3, #16]
	settings.gyro.latchInterrupt = TRUE;
 8001196:	f240 038c 	movw	r3, #140	; 0x8c
 800119a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800119e:	f04f 0201 	mov.w	r2, #1
 80011a2:	751a      	strb	r2, [r3, #20]

	settings.accel.enabled = TRUE;
 80011a4:	f240 038c 	movw	r3, #140	; 0x8c
 80011a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011ac:	f04f 0201 	mov.w	r2, #1
 80011b0:	759a      	strb	r2, [r3, #22]
	settings.accel.enableX = TRUE;
 80011b2:	f240 038c 	movw	r3, #140	; 0x8c
 80011b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011ba:	f04f 0201 	mov.w	r2, #1
 80011be:	765a      	strb	r2, [r3, #25]
	settings.accel.enableY = TRUE;
 80011c0:	f240 038c 	movw	r3, #140	; 0x8c
 80011c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011c8:	f04f 0201 	mov.w	r2, #1
 80011cc:	769a      	strb	r2, [r3, #26]
	settings.accel.enableZ = TRUE;
 80011ce:	f240 038c 	movw	r3, #140	; 0x8c
 80011d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011d6:	f04f 0201 	mov.w	r2, #1
 80011da:	76da      	strb	r2, [r3, #27]
	// accel scale can be 2, 4, 8, or 16
	settings.accel.scale = 2;
 80011dc:	f240 038c 	movw	r3, #140	; 0x8c
 80011e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011e4:	f04f 0202 	mov.w	r2, #2
 80011e8:	75da      	strb	r2, [r3, #23]
	// accel sample rate can be 1-6
	// 1 = 10 Hz    4 = 238 Hz
	// 2 = 50 Hz    5 = 476 Hz
	// 3 = 119 Hz   6 = 952 Hz
	settings.accel.sampleRate = 6;
 80011ea:	f240 038c 	movw	r3, #140	; 0x8c
 80011ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011f2:	f04f 0206 	mov.w	r2, #6
 80011f6:	761a      	strb	r2, [r3, #24]
	// Accel cutoff freqeuncy can be any value between -1 - 3.
	// -1 = bandwidth determined by sample rate
	// 0 = 408 Hz   2 = 105 Hz
	// 1 = 211 Hz   3 = 50 Hz
	settings.accel.bandwidth = -1;
 80011f8:	f240 038c 	movw	r3, #140	; 0x8c
 80011fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001200:	f04f 02ff 	mov.w	r2, #255	; 0xff
 8001204:	771a      	strb	r2, [r3, #28]
	settings.accel.highResEnable = FALSE;
 8001206:	f240 038c 	movw	r3, #140	; 0x8c
 800120a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800120e:	f04f 0200 	mov.w	r2, #0
 8001212:	775a      	strb	r2, [r3, #29]
	// accelHighResBandwidth can be any value between 0-3
	// LP cutoff is set to a factor of sample rate
	// 0 = ODR/50    2 = ODR/9
	// 1 = ODR/100   3 = ODR/400
	settings.accel.highResBandwidth = 0;
 8001214:	f240 038c 	movw	r3, #140	; 0x8c
 8001218:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800121c:	f04f 0200 	mov.w	r2, #0
 8001220:	779a      	strb	r2, [r3, #30]

	settings.mag.enabled = TRUE;
 8001222:	f240 038c 	movw	r3, #140	; 0x8c
 8001226:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800122a:	f04f 0201 	mov.w	r2, #1
 800122e:	77da      	strb	r2, [r3, #31]
	// mag scale can be 4, 8, 12, or 16
	settings.mag.scale = 4;
 8001230:	f240 038c 	movw	r3, #140	; 0x8c
 8001234:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001238:	f04f 0204 	mov.w	r2, #4
 800123c:	f883 2020 	strb.w	r2, [r3, #32]
	// mag data rate can be 0-7
	// 0 = 0.625 Hz  4 = 10 Hz
	// 1 = 1.25 Hz   5 = 20 Hz
	// 2 = 2.5 Hz    6 = 40 Hz
	// 3 = 5 Hz      7 = 80 Hz
	settings.mag.sampleRate = 7;
 8001240:	f240 038c 	movw	r3, #140	; 0x8c
 8001244:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001248:	f04f 0207 	mov.w	r2, #7
 800124c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	settings.mag.tempCompensationEnable = FALSE;
 8001250:	f240 038c 	movw	r3, #140	; 0x8c
 8001254:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001258:	f04f 0200 	mov.w	r2, #0
 800125c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	// magPerformance can be any value between 0-3
	// 0 = Low power mode      2 = high performance
	// 1 = medium performance  3 = ultra-high performance
	settings.mag.XYPerformance = 3;
 8001260:	f240 038c 	movw	r3, #140	; 0x8c
 8001264:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001268:	f04f 0203 	mov.w	r2, #3
 800126c:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	settings.mag.ZPerformance = 3;
 8001270:	f240 038c 	movw	r3, #140	; 0x8c
 8001274:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001278:	f04f 0203 	mov.w	r2, #3
 800127c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	settings.mag.lowPowerEnable = FALSE;
 8001280:	f240 038c 	movw	r3, #140	; 0x8c
 8001284:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001288:	f04f 0200 	mov.w	r2, #0
 800128c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	// magOperatingMode can be 0-2
	// 0 = continuous conversion
	// 1 = single-conversion
	// 2 = power down
	settings.mag.operatingMode = 0;
 8001290:	f240 038c 	movw	r3, #140	; 0x8c
 8001294:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001298:	f04f 0200 	mov.w	r2, #0
 800129c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

	settings.temp.enabled = TRUE;
 80012a0:	f240 038c 	movw	r3, #140	; 0x8c
 80012a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012a8:	f04f 0201 	mov.w	r2, #1
 80012ac:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

	for (int i=0; i<3; i++)
 80012b0:	f04f 0300 	mov.w	r3, #0
 80012b4:	60fb      	str	r3, [r7, #12]
 80012b6:	e03f      	b.n	8001338 <init+0x29c>
	{
		gBias[i] = 0;
 80012b8:	f240 53d0 	movw	r3, #1488	; 0x5d0
 80012bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012c0:	68fa      	ldr	r2, [r7, #12]
 80012c2:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80012c6:	189b      	adds	r3, r3, r2
 80012c8:	f04f 0200 	mov.w	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
		aBias[i] = 0;
 80012ce:	f240 0368 	movw	r3, #104	; 0x68
 80012d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012d6:	68fa      	ldr	r2, [r7, #12]
 80012d8:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80012dc:	189b      	adds	r3, r3, r2
 80012de:	f04f 0200 	mov.w	r2, #0
 80012e2:	601a      	str	r2, [r3, #0]
		mBias[i] = 0;
 80012e4:	f240 6334 	movw	r3, #1588	; 0x634
 80012e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012ec:	68fa      	ldr	r2, [r7, #12]
 80012ee:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80012f2:	189b      	adds	r3, r3, r2
 80012f4:	f04f 0200 	mov.w	r2, #0
 80012f8:	601a      	str	r2, [r3, #0]
		gBiasRaw[i] = 0;
 80012fa:	f240 5348 	movw	r3, #1352	; 0x548
 80012fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001302:	68fa      	ldr	r2, [r7, #12]
 8001304:	f04f 0100 	mov.w	r1, #0
 8001308:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		aBiasRaw[i] = 0;
 800130c:	f240 5350 	movw	r3, #1360	; 0x550
 8001310:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001314:	68fa      	ldr	r2, [r7, #12]
 8001316:	f04f 0100 	mov.w	r1, #0
 800131a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		mBiasRaw[i] = 0;
 800131e:	f240 0374 	movw	r3, #116	; 0x74
 8001322:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001326:	68fa      	ldr	r2, [r7, #12]
 8001328:	f04f 0100 	mov.w	r1, #0
 800132c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	// 2 = power down
	settings.mag.operatingMode = 0;

	settings.temp.enabled = TRUE;

	for (int i=0; i<3; i++)
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	f103 0301 	add.w	r3, r3, #1
 8001336:	60fb      	str	r3, [r7, #12]
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	2b02      	cmp	r3, #2
 800133c:	ddbc      	ble.n	80012b8 <init+0x21c>
		gBiasRaw[i] = 0;
		aBiasRaw[i] = 0;
		mBiasRaw[i] = 0;
	}

	_autoCalc = FALSE;
 800133e:	f240 03b8 	movw	r3, #184	; 0xb8
 8001342:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001346:	f04f 0200 	mov.w	r2, #0
 800134a:	701a      	strb	r2, [r3, #0]
}
 800134c:	f107 0714 	add.w	r7, r7, #20
 8001350:	46bd      	mov	sp, r7
 8001352:	bc80      	pop	{r7}
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop

08001358 <begin>:

uint16_t begin(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
	//! Todo: don't use _xgAddress or _mAddress, duplicating memory
	_xgAddress = settings.device.agAddress;
 800135e:	f240 038c 	movw	r3, #140	; 0x8c
 8001362:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001366:	785a      	ldrb	r2, [r3, #1]
 8001368:	f240 5339 	movw	r3, #1337	; 0x539
 800136c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001370:	701a      	strb	r2, [r3, #0]
	_mAddress = settings.device.mAddress;
 8001372:	f240 038c 	movw	r3, #140	; 0x8c
 8001376:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800137a:	789a      	ldrb	r2, [r3, #2]
 800137c:	f240 5330 	movw	r3, #1328	; 0x530
 8001380:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001384:	701a      	strb	r2, [r3, #0]

	constrainScales();
 8001386:	f000 f843 	bl	8001410 <constrainScales>

	// Once we have the scale values, we can calculate the resolution
	// of each sensor. That's what these functions are for. One for each sensor
	calcgRes(); // Calculate DPS / ADC tick, stored in gRes variable
 800138a:	f000 f8af 	bl	80014ec <calcgRes>
	calcmRes(); // Calculate Gs / ADC tick, stored in mRes variable
 800138e:	f000 f8e1 	bl	8001554 <calcmRes>
	calcaRes(); // Calculate g / ADC tick, stored in aRes variable
 8001392:	f000 f8c5 	bl	8001520 <calcaRes>

	if (settings.device.commInterface == IMU_MODE_I2C)	// If we're using I2C
 8001396:	f240 038c 	movw	r3, #140	; 0x8c
 800139a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	2b01      	cmp	r3, #1
 80013a2:	d102      	bne.n	80013aa <begin+0x52>
		initI2C();	// Initialize I2C
 80013a4:	f000 f930 	bl	8001608 <initI2C>
 80013a8:	e008      	b.n	80013bc <begin+0x64>
	else if (settings.device.commInterface == IMU_MODE_SPI) 	// else, if we're using SPI
 80013aa:	f240 038c 	movw	r3, #140	; 0x8c
 80013ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d101      	bne.n	80013bc <begin+0x64>
		initSPI();	// Initialize SPI
 80013b8:	f000 f92c 	bl	8001614 <initSPI>

	// To verify communication, we can read from the WHO_AM_I register of
	// each device. Store those in a variable so we can return them.
	uint8_t mTest = mReadByte(WHO_AM_I_M);		// Read the gyro WHO_AM_I
 80013bc:	f04f 000f 	mov.w	r0, #15
 80013c0:	f000 f9a6 	bl	8001710 <mReadByte>
 80013c4:	4603      	mov	r3, r0
 80013c6:	71fb      	strb	r3, [r7, #7]
	uint8_t xgTest = xgReadByte(WHO_AM_I_XG);	// Read the accel/mag WHO_AM_I
 80013c8:	f04f 000f 	mov.w	r0, #15
 80013cc:	f000 f9e0 	bl	8001790 <xgReadByte>
 80013d0:	4603      	mov	r3, r0
 80013d2:	71bb      	strb	r3, [r7, #6]

	uint16_t whoAmICombined = (xgTest << 8) | mTest;
 80013d4:	79bb      	ldrb	r3, [r7, #6]
 80013d6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80013da:	b29a      	uxth	r2, r3
 80013dc:	79fb      	ldrb	r3, [r7, #7]
 80013de:	b29b      	uxth	r3, r3
 80013e0:	4313      	orrs	r3, r2
 80013e2:	b29b      	uxth	r3, r3
 80013e4:	80bb      	strh	r3, [r7, #4]

	if (whoAmICombined != ((WHO_AM_I_AG_RSP << 8) | WHO_AM_I_M_RSP))
 80013e6:	88ba      	ldrh	r2, [r7, #4]
 80013e8:	f646 033d 	movw	r3, #26685	; 0x683d
 80013ec:	429a      	cmp	r2, r3
 80013ee:	d002      	beq.n	80013f6 <begin+0x9e>
	{
		return 0;
 80013f0:	f04f 0300 	mov.w	r3, #0
 80013f4:	e006      	b.n	8001404 <begin+0xac>
	}

	// Gyro initialization stuff:
	initGyro();	// This will "turn on" the gyro. Setting up interrupts, etc.
 80013f6:	f000 fb13 	bl	8001a20 <initGyro>

	// Accelerometer initialization stuff:
	initAccel(); // "Turn on" all axes of the accel. Set up interrupts, etc.
 80013fa:	f000 fc6d 	bl	8001cd8 <initAccel>

	// Magnetometer initialization stuff:
	initMag(); // "Turn on" all axes of the mag. Set up interrupts, etc.
 80013fe:	f000 fd0d 	bl	8001e1c <initMag>

	// Once everything is initialized, return the WHO_AM_I registers we read:
	return whoAmICombined;
 8001402:	88bb      	ldrh	r3, [r7, #4]

}
 8001404:	4618      	mov	r0, r3
 8001406:	f107 0708 	add.w	r7, r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop

08001410 <constrainScales>:

void constrainScales()
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
	if ((settings.gyro.scale != 245) && (settings.gyro.scale != 500) && (settings.gyro.scale != 2000))
 8001414:	f240 038c 	movw	r3, #140	; 0x8c
 8001418:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800141c:	88db      	ldrh	r3, [r3, #6]
 800141e:	2bf5      	cmp	r3, #245	; 0xf5
 8001420:	d016      	beq.n	8001450 <constrainScales+0x40>
 8001422:	f240 038c 	movw	r3, #140	; 0x8c
 8001426:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800142a:	88db      	ldrh	r3, [r3, #6]
 800142c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001430:	d00e      	beq.n	8001450 <constrainScales+0x40>
 8001432:	f240 038c 	movw	r3, #140	; 0x8c
 8001436:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800143a:	88db      	ldrh	r3, [r3, #6]
 800143c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001440:	d006      	beq.n	8001450 <constrainScales+0x40>
	{
		settings.gyro.scale = 245;
 8001442:	f240 038c 	movw	r3, #140	; 0x8c
 8001446:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800144a:	f04f 02f5 	mov.w	r2, #245	; 0xf5
 800144e:	80da      	strh	r2, [r3, #6]
	}

	if ((settings.accel.scale != 2) && (settings.accel.scale != 4) && (settings.accel.scale != 8) && (settings.accel.scale != 16))
 8001450:	f240 038c 	movw	r3, #140	; 0x8c
 8001454:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001458:	7ddb      	ldrb	r3, [r3, #23]
 800145a:	2b02      	cmp	r3, #2
 800145c:	d01b      	beq.n	8001496 <constrainScales+0x86>
 800145e:	f240 038c 	movw	r3, #140	; 0x8c
 8001462:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001466:	7ddb      	ldrb	r3, [r3, #23]
 8001468:	2b04      	cmp	r3, #4
 800146a:	d014      	beq.n	8001496 <constrainScales+0x86>
 800146c:	f240 038c 	movw	r3, #140	; 0x8c
 8001470:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001474:	7ddb      	ldrb	r3, [r3, #23]
 8001476:	2b08      	cmp	r3, #8
 8001478:	d00d      	beq.n	8001496 <constrainScales+0x86>
 800147a:	f240 038c 	movw	r3, #140	; 0x8c
 800147e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001482:	7ddb      	ldrb	r3, [r3, #23]
 8001484:	2b10      	cmp	r3, #16
 8001486:	d006      	beq.n	8001496 <constrainScales+0x86>
	{
		settings.accel.scale = 2;
 8001488:	f240 038c 	movw	r3, #140	; 0x8c
 800148c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001490:	f04f 0202 	mov.w	r2, #2
 8001494:	75da      	strb	r2, [r3, #23]
	}

	if ((settings.mag.scale != 4) && (settings.mag.scale != 8) && (settings.mag.scale != 12) && (settings.mag.scale != 16))
 8001496:	f240 038c 	movw	r3, #140	; 0x8c
 800149a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800149e:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014a2:	2b04      	cmp	r3, #4
 80014a4:	d01f      	beq.n	80014e6 <constrainScales+0xd6>
 80014a6:	f240 038c 	movw	r3, #140	; 0x8c
 80014aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014b2:	2b08      	cmp	r3, #8
 80014b4:	d017      	beq.n	80014e6 <constrainScales+0xd6>
 80014b6:	f240 038c 	movw	r3, #140	; 0x8c
 80014ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014c2:	2b0c      	cmp	r3, #12
 80014c4:	d00f      	beq.n	80014e6 <constrainScales+0xd6>
 80014c6:	f240 038c 	movw	r3, #140	; 0x8c
 80014ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014d2:	2b10      	cmp	r3, #16
 80014d4:	d007      	beq.n	80014e6 <constrainScales+0xd6>
	{
		settings.mag.scale = 4;
 80014d6:	f240 038c 	movw	r3, #140	; 0x8c
 80014da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014de:	f04f 0204 	mov.w	r2, #4
 80014e2:	f883 2020 	strb.w	r2, [r3, #32]
	}
}
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bc80      	pop	{r7}
 80014ea:	4770      	bx	lr

080014ec <calcgRes>:


void calcgRes()
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
	gRes = ((float) settings.gyro.scale) / 32768.0;
 80014f0:	f240 038c 	movw	r3, #140	; 0x8c
 80014f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014f8:	88db      	ldrh	r3, [r3, #6]
 80014fa:	ee07 3a90 	vmov	s15, r3
 80014fe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001502:	eddf 7a06 	vldr	s15, [pc, #24]	; 800151c <calcgRes+0x30>
 8001506:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800150a:	f240 536c 	movw	r3, #1388	; 0x56c
 800150e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001512:	edc3 7a00 	vstr	s15, [r3]
}
 8001516:	46bd      	mov	sp, r7
 8001518:	bc80      	pop	{r7}
 800151a:	4770      	bx	lr
 800151c:	47000000 	.word	0x47000000

08001520 <calcaRes>:

void calcaRes()
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
	aRes = ((float) settings.accel.scale) / 32768.0;
 8001524:	f240 038c 	movw	r3, #140	; 0x8c
 8001528:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800152c:	7ddb      	ldrb	r3, [r3, #23]
 800152e:	ee07 3a90 	vmov	s15, r3
 8001532:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001536:	eddf 7a06 	vldr	s15, [pc, #24]	; 8001550 <calcaRes+0x30>
 800153a:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800153e:	f240 532c 	movw	r3, #1324	; 0x52c
 8001542:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001546:	edc3 7a00 	vstr	s15, [r3]
}
 800154a:	46bd      	mov	sp, r7
 800154c:	bc80      	pop	{r7}
 800154e:	4770      	bx	lr
 8001550:	47000000 	.word	0x47000000

08001554 <calcmRes>:


void calcmRes()
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0
	//mRes = ((float) settings.mag.scale) / 32768.0;
	switch (settings.mag.scale)
 8001558:	f240 038c 	movw	r3, #140	; 0x8c
 800155c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001560:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001564:	f1a3 0304 	sub.w	r3, r3, #4
 8001568:	2b0c      	cmp	r3, #12
 800156a:	d849      	bhi.n	8001600 <calcmRes+0xac>
 800156c:	a201      	add	r2, pc, #4	; (adr r2, 8001574 <calcmRes+0x20>)
 800156e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001572:	bf00      	nop
 8001574:	080015a9 	.word	0x080015a9
 8001578:	08001601 	.word	0x08001601
 800157c:	08001601 	.word	0x08001601
 8001580:	08001601 	.word	0x08001601
 8001584:	080015bf 	.word	0x080015bf
 8001588:	08001601 	.word	0x08001601
 800158c:	08001601 	.word	0x08001601
 8001590:	08001601 	.word	0x08001601
 8001594:	080015d5 	.word	0x080015d5
 8001598:	08001601 	.word	0x08001601
 800159c:	08001601 	.word	0x08001601
 80015a0:	08001601 	.word	0x08001601
 80015a4:	080015eb 	.word	0x080015eb
	{
		case 4:
			mRes = magSensitivity[0];
 80015a8:	f240 0300 	movw	r3, #0
 80015ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015b0:	681a      	ldr	r2, [r3, #0]
 80015b2:	f240 53dc 	movw	r3, #1500	; 0x5dc
 80015b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015ba:	601a      	str	r2, [r3, #0]
			break;
 80015bc:	e020      	b.n	8001600 <calcmRes+0xac>
		case 8:
			mRes = magSensitivity[1];
 80015be:	f240 0300 	movw	r3, #0
 80015c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015c6:	685a      	ldr	r2, [r3, #4]
 80015c8:	f240 53dc 	movw	r3, #1500	; 0x5dc
 80015cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015d0:	601a      	str	r2, [r3, #0]
			break;
 80015d2:	e015      	b.n	8001600 <calcmRes+0xac>
		case 12:
			mRes = magSensitivity[2];
 80015d4:	f240 0300 	movw	r3, #0
 80015d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015dc:	689a      	ldr	r2, [r3, #8]
 80015de:	f240 53dc 	movw	r3, #1500	; 0x5dc
 80015e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015e6:	601a      	str	r2, [r3, #0]
			break;
 80015e8:	e00a      	b.n	8001600 <calcmRes+0xac>
		case 16:
			mRes = magSensitivity[3];
 80015ea:	f240 0300 	movw	r3, #0
 80015ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015f2:	68da      	ldr	r2, [r3, #12]
 80015f4:	f240 53dc 	movw	r3, #1500	; 0x5dc
 80015f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015fc:	601a      	str	r2, [r3, #0]
			break;
 80015fe:	bf00      	nop
	}

}
 8001600:	46bd      	mov	sp, r7
 8001602:	bc80      	pop	{r7}
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop

08001608 <initI2C>:

void initI2C(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
	;
}
 800160c:	46bd      	mov	sp, r7
 800160e:	bc80      	pop	{r7}
 8001610:	4770      	bx	lr
 8001612:	bf00      	nop

08001614 <initSPI>:

void initSPI(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
	;
}
 8001618:	46bd      	mov	sp, r7
 800161a:	bc80      	pop	{r7}
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop

08001620 <I2CreadByte>:

uint8_t I2CreadByte(uint8_t address, uint8_t subAddress)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b086      	sub	sp, #24
 8001624:	af02      	add	r7, sp, #8
 8001626:	4602      	mov	r2, r0
 8001628:	460b      	mov	r3, r1
 800162a:	71fa      	strb	r2, [r7, #7]
 800162c:	71bb      	strb	r3, [r7, #6]
	//I2C001_DataType data1,data2,data3,data4,data5, data6, data7;

	uint16_t DataReceive1 = 0x0000;
 800162e:	f04f 0300 	mov.w	r3, #0
 8001632:	81fb      	strh	r3, [r7, #14]
	addressTimer = address;
 8001634:	f240 0328 	movw	r3, #40	; 0x28
 8001638:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800163c:	79fa      	ldrb	r2, [r7, #7]
 800163e:	701a      	strb	r2, [r3, #0]
	subAddressTimer = subAddress;
 8001640:	f240 0329 	movw	r3, #41	; 0x29
 8001644:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001648:	79ba      	ldrb	r2, [r7, #6]
 800164a:	701a      	strb	r2, [r3, #0]

	makeTimer(200, SYSTM001_PERIODIC, timerHandlerI2CreadByte, NULL, &Status, &TimerId);
 800164c:	f240 03c4 	movw	r3, #196	; 0xc4
 8001650:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001654:	9300      	str	r3, [sp, #0]
 8001656:	f240 53f8 	movw	r3, #1528	; 0x5f8
 800165a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800165e:	9301      	str	r3, [sp, #4]
 8001660:	f04f 00c8 	mov.w	r0, #200	; 0xc8
 8001664:	f04f 0101 	mov.w	r1, #1
 8001668:	f243 521d 	movw	r2, #13597	; 0x351d
 800166c:	f6c0 0200 	movt	r2, #2048	; 0x800
 8001670:	f04f 0300 	mov.w	r3, #0
 8001674:	f001 ff0c 	bl	8003490 <makeTimer>
 8001678:	e000      	b.n	800167c <I2CreadByte+0x5c>

			Status = SYSTM001_ERROR;
			TimerId = 0;
			break;
		}
	}
 800167a:	bf00      	nop
	subAddressTimer = subAddress;

	makeTimer(200, SYSTM001_PERIODIC, timerHandlerI2CreadByte, NULL, &Status, &TimerId);
	while(1)
	{
		if(6 == indexI2CreadByte)
 800167c:	f240 0324 	movw	r3, #36	; 0x24
 8001680:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	2b06      	cmp	r3, #6
 8001688:	d1f7      	bne.n	800167a <I2CreadByte+0x5a>
		{
			removeTimer(&Status, &TimerId);
 800168a:	f240 00c4 	movw	r0, #196	; 0xc4
 800168e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001692:	f240 51f8 	movw	r1, #1528	; 0x5f8
 8001696:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800169a:	f001 ff1d 	bl	80034d8 <removeTimer>
			DataReceive1 = DataReceive2;
 800169e:	f240 032a 	movw	r3, #42	; 0x2a
 80016a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016a6:	881b      	ldrh	r3, [r3, #0]
 80016a8:	81fb      	strh	r3, [r7, #14]
			indexI2CreadByte = 0;
 80016aa:	f240 0324 	movw	r3, #36	; 0x24
 80016ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016b2:	f04f 0200 	mov.w	r2, #0
 80016b6:	601a      	str	r2, [r3, #0]
			addressTimer = 0;
 80016b8:	f240 0328 	movw	r3, #40	; 0x28
 80016bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016c0:	f04f 0200 	mov.w	r2, #0
 80016c4:	701a      	strb	r2, [r3, #0]
			subAddressTimer = 0;
 80016c6:	f240 0329 	movw	r3, #41	; 0x29
 80016ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016ce:	f04f 0200 	mov.w	r2, #0
 80016d2:	701a      	strb	r2, [r3, #0]
			DataReceive2 = 0x0000;
 80016d4:	f240 032a 	movw	r3, #42	; 0x2a
 80016d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016dc:	f04f 0200 	mov.w	r2, #0
 80016e0:	801a      	strh	r2, [r3, #0]

			Status = SYSTM001_ERROR;
 80016e2:	f240 03c4 	movw	r3, #196	; 0xc4
 80016e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016ea:	f04f 0202 	mov.w	r2, #2
 80016ee:	601a      	str	r2, [r3, #0]
			TimerId = 0;
 80016f0:	f240 53f8 	movw	r3, #1528	; 0x5f8
 80016f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016f8:	f04f 0200 	mov.w	r2, #0
 80016fc:	601a      	str	r2, [r3, #0]
			break;
 80016fe:	bf00      	nop
		}
	}

	return (uint8_t)DataReceive1;
 8001700:	89fb      	ldrh	r3, [r7, #14]
 8001702:	b2db      	uxtb	r3, r3
}
 8001704:	4618      	mov	r0, r3
 8001706:	f107 0710 	add.w	r7, r7, #16
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop

08001710 <mReadByte>:


uint8_t mReadByte(uint8_t subAddress)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
 8001716:	4603      	mov	r3, r0
 8001718:	71fb      	strb	r3, [r7, #7]
	// Whether we're using I2C or SPI, read a byte using the
	// accelerometer-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 800171a:	f240 038c 	movw	r3, #140	; 0x8c
 800171e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	2b01      	cmp	r3, #1
 8001726:	d10b      	bne.n	8001740 <mReadByte+0x30>
		return I2CreadByte(_mAddress, subAddress);
 8001728:	f240 5330 	movw	r3, #1328	; 0x530
 800172c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001730:	781a      	ldrb	r2, [r3, #0]
 8001732:	79fb      	ldrb	r3, [r7, #7]
 8001734:	4610      	mov	r0, r2
 8001736:	4619      	mov	r1, r3
 8001738:	f7ff ff72 	bl	8001620 <I2CreadByte>
 800173c:	4603      	mov	r3, r0
 800173e:	e013      	b.n	8001768 <mReadByte+0x58>
	else if (settings.device.commInterface == IMU_MODE_SPI)
 8001740:	f240 038c 	movw	r3, #140	; 0x8c
 8001744:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001748:	781b      	ldrb	r3, [r3, #0]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d10b      	bne.n	8001766 <mReadByte+0x56>
		return SPIreadByte(_mAddress, subAddress);
 800174e:	f240 5330 	movw	r3, #1328	; 0x530
 8001752:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001756:	781a      	ldrb	r2, [r3, #0]
 8001758:	79fb      	ldrb	r3, [r7, #7]
 800175a:	4610      	mov	r0, r2
 800175c:	4619      	mov	r1, r3
 800175e:	f000 f809 	bl	8001774 <SPIreadByte>
 8001762:	4603      	mov	r3, r0
 8001764:	e000      	b.n	8001768 <mReadByte+0x58>
 8001766:	e7ff      	b.n	8001768 <mReadByte+0x58>
}
 8001768:	4618      	mov	r0, r3
 800176a:	f107 0708 	add.w	r7, r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop

08001774 <SPIreadByte>:

uint8_t SPIreadByte(uint8_t csPin, uint8_t subAddress)
{
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	4602      	mov	r2, r0
 800177c:	460b      	mov	r3, r1
 800177e:	71fa      	strb	r2, [r7, #7]
 8001780:	71bb      	strb	r3, [r7, #6]
	;
}
 8001782:	4618      	mov	r0, r3
 8001784:	f107 070c 	add.w	r7, r7, #12
 8001788:	46bd      	mov	sp, r7
 800178a:	bc80      	pop	{r7}
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop

08001790 <xgReadByte>:

uint8_t xgReadByte(uint8_t subAddress)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	4603      	mov	r3, r0
 8001798:	71fb      	strb	r3, [r7, #7]
	// Whether we're using I2C or SPI, read a byte using the
	// gyro-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 800179a:	f240 038c 	movw	r3, #140	; 0x8c
 800179e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d10b      	bne.n	80017c0 <xgReadByte+0x30>
		return I2CreadByte(_xgAddress, subAddress);
 80017a8:	f240 5339 	movw	r3, #1337	; 0x539
 80017ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017b0:	781a      	ldrb	r2, [r3, #0]
 80017b2:	79fb      	ldrb	r3, [r7, #7]
 80017b4:	4610      	mov	r0, r2
 80017b6:	4619      	mov	r1, r3
 80017b8:	f7ff ff32 	bl	8001620 <I2CreadByte>
 80017bc:	4603      	mov	r3, r0
 80017be:	e013      	b.n	80017e8 <xgReadByte+0x58>
	else if (settings.device.commInterface == IMU_MODE_SPI)
 80017c0:	f240 038c 	movw	r3, #140	; 0x8c
 80017c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d10b      	bne.n	80017e6 <xgReadByte+0x56>
		return SPIreadByte(_xgAddress, subAddress);
 80017ce:	f240 5339 	movw	r3, #1337	; 0x539
 80017d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017d6:	781a      	ldrb	r2, [r3, #0]
 80017d8:	79fb      	ldrb	r3, [r7, #7]
 80017da:	4610      	mov	r0, r2
 80017dc:	4619      	mov	r1, r3
 80017de:	f7ff ffc9 	bl	8001774 <SPIreadByte>
 80017e2:	4603      	mov	r3, r0
 80017e4:	e000      	b.n	80017e8 <xgReadByte+0x58>
 80017e6:	e7ff      	b.n	80017e8 <xgReadByte+0x58>
}
 80017e8:	4618      	mov	r0, r3
 80017ea:	f107 0708 	add.w	r7, r7, #8
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop

080017f4 <xgReadBytes>:

void xgReadBytes(uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6039      	str	r1, [r7, #0]
 80017fc:	4613      	mov	r3, r2
 80017fe:	4602      	mov	r2, r0
 8001800:	71fa      	strb	r2, [r7, #7]
 8001802:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, read multiple bytes using the
	// gyro-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8001804:	f240 038c 	movw	r3, #140	; 0x8c
 8001808:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	2b01      	cmp	r3, #1
 8001810:	d10c      	bne.n	800182c <xgReadBytes+0x38>
		I2CreadBytes(_xgAddress, subAddress, dest, count);
 8001812:	f240 5339 	movw	r3, #1337	; 0x539
 8001816:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800181a:	7819      	ldrb	r1, [r3, #0]
 800181c:	79fa      	ldrb	r2, [r7, #7]
 800181e:	79bb      	ldrb	r3, [r7, #6]
 8001820:	4608      	mov	r0, r1
 8001822:	4611      	mov	r1, r2
 8001824:	683a      	ldr	r2, [r7, #0]
 8001826:	f000 f819 	bl	800185c <I2CreadBytes>
 800182a:	e012      	b.n	8001852 <xgReadBytes+0x5e>
	else if (settings.device.commInterface == IMU_MODE_SPI)
 800182c:	f240 038c 	movw	r3, #140	; 0x8c
 8001830:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d10b      	bne.n	8001852 <xgReadBytes+0x5e>
		SPIreadBytes(_xgAddress, subAddress, dest, count);
 800183a:	f240 5339 	movw	r3, #1337	; 0x539
 800183e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001842:	7819      	ldrb	r1, [r3, #0]
 8001844:	79fa      	ldrb	r2, [r7, #7]
 8001846:	79bb      	ldrb	r3, [r7, #6]
 8001848:	4608      	mov	r0, r1
 800184a:	4611      	mov	r1, r2
 800184c:	683a      	ldr	r2, [r7, #0]
 800184e:	f000 f8d9 	bl	8001a04 <SPIreadBytes>
}
 8001852:	f107 0708 	add.w	r7, r7, #8
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop

0800185c <I2CreadBytes>:

uint8_t I2CreadBytes(uint8_t address, uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b086      	sub	sp, #24
 8001860:	af02      	add	r7, sp, #8
 8001862:	603a      	str	r2, [r7, #0]
 8001864:	4602      	mov	r2, r0
 8001866:	71fa      	strb	r2, [r7, #7]
 8001868:	460a      	mov	r2, r1
 800186a:	71ba      	strb	r2, [r7, #6]
 800186c:	717b      	strb	r3, [r7, #5]
	addressTimerI2CReadBytes = address;
 800186e:	f240 0330 	movw	r3, #48	; 0x30
 8001872:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001876:	79fa      	ldrb	r2, [r7, #7]
 8001878:	701a      	strb	r2, [r3, #0]
	subAddressTimerI2CReadBytes = subAddress;
 800187a:	f240 0331 	movw	r3, #49	; 0x31
 800187e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001882:	79ba      	ldrb	r2, [r7, #6]
 8001884:	701a      	strb	r2, [r3, #0]
	makeTimer(300, SYSTM001_PERIODIC, timerHandlerI2CreadBytes, NULL, &StatusReadBytes, &TimerIdReadBytes);
 8001886:	f240 037c 	movw	r3, #124	; 0x7c
 800188a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800188e:	9300      	str	r3, [sp, #0]
 8001890:	f240 533c 	movw	r3, #1340	; 0x53c
 8001894:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001898:	9301      	str	r3, [sp, #4]
 800189a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800189e:	f04f 0101 	mov.w	r1, #1
 80018a2:	f243 7219 	movw	r2, #14105	; 0x3719
 80018a6:	f6c0 0200 	movt	r2, #2048	; 0x800
 80018aa:	f04f 0300 	mov.w	r3, #0
 80018ae:	f001 fdef 	bl	8003490 <makeTimer>
 80018b2:	e000      	b.n	80018b6 <I2CreadBytes+0x5a>
			else
			{
				makeTimer(100, SYSTM001_PERIODIC, timerHandlerI2CreadBytes, NULL, &StatusReadBytes, &TimerIdReadBytes);
			}
		}
	}
 80018b4:	bf00      	nop
	subAddressTimerI2CReadBytes = subAddress;
	makeTimer(300, SYSTM001_PERIODIC, timerHandlerI2CreadBytes, NULL, &StatusReadBytes, &TimerIdReadBytes);

	while(1)
	{
		if(5 == indexI2CreadBytes)
 80018b6:	f240 032c 	movw	r3, #44	; 0x2c
 80018ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	2b05      	cmp	r3, #5
 80018c2:	d1f7      	bne.n	80018b4 <I2CreadBytes+0x58>
		{
			removeTimer(&StatusReadBytes, &TimerIdReadBytes);
 80018c4:	f240 007c 	movw	r0, #124	; 0x7c
 80018c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80018cc:	f240 513c 	movw	r1, #1340	; 0x53c
 80018d0:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80018d4:	f001 fe00 	bl	80034d8 <removeTimer>

			indexI2CreadBytes = 0;
 80018d8:	f240 032c 	movw	r3, #44	; 0x2c
 80018dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018e0:	f04f 0200 	mov.w	r2, #0
 80018e4:	601a      	str	r2, [r3, #0]
			addressTimerI2CReadBytes = 0;
 80018e6:	f240 0330 	movw	r3, #48	; 0x30
 80018ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018ee:	f04f 0200 	mov.w	r2, #0
 80018f2:	701a      	strb	r2, [r3, #0]
			subAddressTimerI2CReadBytes = 0;
 80018f4:	f240 0331 	movw	r3, #49	; 0x31
 80018f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018fc:	f04f 0200 	mov.w	r2, #0
 8001900:	701a      	strb	r2, [r3, #0]

			StatusReadBytes = SYSTM001_ERROR;
 8001902:	f240 037c 	movw	r3, #124	; 0x7c
 8001906:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800190a:	f04f 0202 	mov.w	r2, #2
 800190e:	601a      	str	r2, [r3, #0]
			TimerIdReadBytes = 0;
 8001910:	f240 533c 	movw	r3, #1340	; 0x53c
 8001914:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001918:	f04f 0200 	mov.w	r2, #0
 800191c:	601a      	str	r2, [r3, #0]

			addressTimerI2CReadBytes = address;
 800191e:	f240 0330 	movw	r3, #48	; 0x30
 8001922:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001926:	79fa      	ldrb	r2, [r7, #7]
 8001928:	701a      	strb	r2, [r3, #0]
			subAddressTimerI2CReadBytes = subAddress;
 800192a:	f240 0331 	movw	r3, #49	; 0x31
 800192e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001932:	79ba      	ldrb	r2, [r7, #6]
 8001934:	701a      	strb	r2, [r3, #0]

			indexAccel = indexAccel + 1;
 8001936:	f240 0318 	movw	r3, #24
 800193a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f103 0201 	add.w	r2, r3, #1
 8001944:	f240 0318 	movw	r3, #24
 8001948:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800194c:	601a      	str	r2, [r3, #0]
			subAddressTimerI2CReadBytes = subAddressTimerI2CReadBytes + indexAccel;
 800194e:	f240 0318 	movw	r3, #24
 8001952:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	b2da      	uxtb	r2, r3
 800195a:	f240 0331 	movw	r3, #49	; 0x31
 800195e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	18d3      	adds	r3, r2, r3
 8001966:	b2da      	uxtb	r2, r3
 8001968:	f240 0331 	movw	r3, #49	; 0x31
 800196c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001970:	701a      	strb	r2, [r3, #0]

			if(indexAccel == count)
 8001972:	797a      	ldrb	r2, [r7, #5]
 8001974:	f240 0318 	movw	r3, #24
 8001978:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	429a      	cmp	r2, r3
 8001980:	d123      	bne.n	80019ca <I2CreadBytes+0x16e>
				dest[1] = (uint8_t)accelerationXYZ[1];
				dest[2] = (uint8_t)accelerationXYZ[2];
				dest[3] = (uint8_t)accelerationXYZ[3];
				dest[4] = (uint8_t)accelerationXYZ[4];
				dest[5] = (uint8_t)accelerationXYZ[5];*/
				int k = 0;
 8001982:	f04f 0300 	mov.w	r3, #0
 8001986:	60fb      	str	r3, [r7, #12]
				for(k = 0; k < count; k++)
 8001988:	f04f 0300 	mov.w	r3, #0
 800198c:	60fb      	str	r3, [r7, #12]
 800198e:	e00f      	b.n	80019b0 <I2CreadBytes+0x154>
				{
					dest[k] = (uint8_t)accelerationXYZ[k];
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	683a      	ldr	r2, [r7, #0]
 8001994:	18d2      	adds	r2, r2, r3
 8001996:	f240 033c 	movw	r3, #60	; 0x3c
 800199a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800199e:	68f9      	ldr	r1, [r7, #12]
 80019a0:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 80019a4:	b2db      	uxtb	r3, r3
 80019a6:	7013      	strb	r3, [r2, #0]
				dest[2] = (uint8_t)accelerationXYZ[2];
				dest[3] = (uint8_t)accelerationXYZ[3];
				dest[4] = (uint8_t)accelerationXYZ[4];
				dest[5] = (uint8_t)accelerationXYZ[5];*/
				int k = 0;
				for(k = 0; k < count; k++)
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	f103 0301 	add.w	r3, r3, #1
 80019ae:	60fb      	str	r3, [r7, #12]
 80019b0:	797a      	ldrb	r2, [r7, #5]
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	dceb      	bgt.n	8001990 <I2CreadBytes+0x134>

				/*for(k = 0; k < 6; k++)
				{
					accelerationXYZ[k] = 0;
				}*/
				indexAccel = 0;
 80019b8:	f240 0318 	movw	r3, #24
 80019bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019c0:	f04f 0200 	mov.w	r2, #0
 80019c4:	601a      	str	r2, [r3, #0]

				break;
 80019c6:	bf00      	nop
 80019c8:	e016      	b.n	80019f8 <I2CreadBytes+0x19c>
			}
			else
			{
				makeTimer(100, SYSTM001_PERIODIC, timerHandlerI2CreadBytes, NULL, &StatusReadBytes, &TimerIdReadBytes);
 80019ca:	f240 037c 	movw	r3, #124	; 0x7c
 80019ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019d2:	9300      	str	r3, [sp, #0]
 80019d4:	f240 533c 	movw	r3, #1340	; 0x53c
 80019d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80019dc:	9301      	str	r3, [sp, #4]
 80019de:	f04f 0064 	mov.w	r0, #100	; 0x64
 80019e2:	f04f 0101 	mov.w	r1, #1
 80019e6:	f243 7219 	movw	r2, #14105	; 0x3719
 80019ea:	f6c0 0200 	movt	r2, #2048	; 0x800
 80019ee:	f04f 0300 	mov.w	r3, #0
 80019f2:	f001 fd4d 	bl	8003490 <makeTimer>
			}
		}
	}
 80019f6:	e75d      	b.n	80018b4 <I2CreadBytes+0x58>
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	f107 0710 	add.w	r7, r7, #16
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop

08001a04 <SPIreadBytes>:

void SPIreadBytes(uint8_t csPin, uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	603a      	str	r2, [r7, #0]
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	71fa      	strb	r2, [r7, #7]
 8001a10:	460a      	mov	r2, r1
 8001a12:	71ba      	strb	r2, [r7, #6]
 8001a14:	717b      	strb	r3, [r7, #5]
	;
}
 8001a16:	f107 070c 	add.w	r7, r7, #12
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bc80      	pop	{r7}
 8001a1e:	4770      	bx	lr

08001a20 <initGyro>:

void initGyro(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
 8001a26:	f04f 0300 	mov.w	r3, #0
 8001a2a:	71fb      	strb	r3, [r7, #7]
	// FS_G[1:0] - Gyroscope full-scale selection
	// BW_G[1:0] - Gyroscope bandwidth selection

	// To disable gyro, set sample rate bits to 0. We'll only set sample
	// rate if the gyro is enabled.
	if (settings.gyro.enabled)
 8001a2c:	f240 038c 	movw	r3, #140	; 0x8c
 8001a30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a34:	791b      	ldrb	r3, [r3, #4]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d007      	beq.n	8001a4a <initGyro+0x2a>
	{
		tempRegValue = (settings.gyro.sampleRate & 0x07) << 5;
 8001a3a:	f240 038c 	movw	r3, #140	; 0x8c
 8001a3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a42:	7a1b      	ldrb	r3, [r3, #8]
 8001a44:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8001a48:	71fb      	strb	r3, [r7, #7]
	}

	switch (settings.gyro.scale)
 8001a4a:	f240 038c 	movw	r3, #140	; 0x8c
 8001a4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a52:	88db      	ldrh	r3, [r3, #6]
 8001a54:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001a58:	d003      	beq.n	8001a62 <initGyro+0x42>
 8001a5a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001a5e:	d005      	beq.n	8001a6c <initGyro+0x4c>
 8001a60:	e009      	b.n	8001a76 <initGyro+0x56>
	{
		case 500:
			tempRegValue |= (0x1 << 3);
 8001a62:	79fb      	ldrb	r3, [r7, #7]
 8001a64:	f043 0308 	orr.w	r3, r3, #8
 8001a68:	71fb      	strb	r3, [r7, #7]
			break;
 8001a6a:	e004      	b.n	8001a76 <initGyro+0x56>
		case 2000:
			tempRegValue |= (0x3 << 3);
 8001a6c:	79fb      	ldrb	r3, [r7, #7]
 8001a6e:	f043 0318 	orr.w	r3, r3, #24
 8001a72:	71fb      	strb	r3, [r7, #7]
			break;
 8001a74:	bf00      	nop
		// Otherwise we'll set it to 245 dps (0x0 << 4)
	}
	tempRegValue |= (settings.gyro.bandwidth & 0x3);
 8001a76:	f240 038c 	movw	r3, #140	; 0x8c
 8001a7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a7e:	7a5b      	ldrb	r3, [r3, #9]
 8001a80:	b2db      	uxtb	r3, r3
 8001a82:	f003 0303 	and.w	r3, r3, #3
 8001a86:	b2da      	uxtb	r2, r3
 8001a88:	79fb      	ldrb	r3, [r7, #7]
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	71fb      	strb	r3, [r7, #7]
	xgWriteByte(CTRL_REG1_G, tempRegValue);
 8001a90:	79fb      	ldrb	r3, [r7, #7]
 8001a92:	f04f 0010 	mov.w	r0, #16
 8001a96:	4619      	mov	r1, r3
 8001a98:	f000 f894 	bl	8001bc4 <xgWriteByte>

	// CTRL_REG2_G (Default value: 0x00)
	// [0][0][0][0][INT_SEL1][INT_SEL0][OUT_SEL1][OUT_SEL0]
	// INT_SEL[1:0] - INT selection configuration
	// OUT_SEL[1:0] - Out selection configuration
	xgWriteByte(CTRL_REG2_G, 0x00);
 8001a9c:	f04f 0011 	mov.w	r0, #17
 8001aa0:	f04f 0100 	mov.w	r1, #0
 8001aa4:	f000 f88e 	bl	8001bc4 <xgWriteByte>
	// CTRL_REG3_G (Default value: 0x00)
	// [LP_mode][HP_EN][0][0][HPCF3_G][HPCF2_G][HPCF1_G][HPCF0_G]
	// LP_mode - Low-power mode enable (0: disabled, 1: enabled)
	// HP_EN - HPF enable (0:disabled, 1: enabled)
	// HPCF_G[3:0] - HPF cutoff frequency
	tempRegValue = settings.gyro.lowPowerEnable ? (1<<7) : 0;
 8001aa8:	f240 038c 	movw	r3, #140	; 0x8c
 8001aac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ab0:	7a9b      	ldrb	r3, [r3, #10]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d002      	beq.n	8001abc <initGyro+0x9c>
 8001ab6:	f04f 0380 	mov.w	r3, #128	; 0x80
 8001aba:	e001      	b.n	8001ac0 <initGyro+0xa0>
 8001abc:	f04f 0300 	mov.w	r3, #0
 8001ac0:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.HPFEnable)
 8001ac2:	f240 038c 	movw	r3, #140	; 0x8c
 8001ac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001aca:	7adb      	ldrb	r3, [r3, #11]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d00f      	beq.n	8001af0 <initGyro+0xd0>
	{
		tempRegValue |= ((1<<6) | (settings.gyro.HPFCutoff & 0x0F));
 8001ad0:	f240 038c 	movw	r3, #140	; 0x8c
 8001ad4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ad8:	7b1b      	ldrb	r3, [r3, #12]
 8001ada:	b2db      	uxtb	r3, r3
 8001adc:	f003 030f 	and.w	r3, r3, #15
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ae6:	b2da      	uxtb	r2, r3
 8001ae8:	79fb      	ldrb	r3, [r7, #7]
 8001aea:	4313      	orrs	r3, r2
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	71fb      	strb	r3, [r7, #7]
	}
	xgWriteByte(CTRL_REG3_G, tempRegValue);
 8001af0:	79fb      	ldrb	r3, [r7, #7]
 8001af2:	f04f 0012 	mov.w	r0, #18
 8001af6:	4619      	mov	r1, r3
 8001af8:	f000 f864 	bl	8001bc4 <xgWriteByte>
	// Zen_G - Z-axis output enable (0:disable, 1:enable)
	// Yen_G - Y-axis output enable (0:disable, 1:enable)
	// Xen_G - X-axis output enable (0:disable, 1:enable)
	// LIR_XL1 - Latched interrupt (0:not latched, 1:latched)
	// 4D_XL1 - 4D option on interrupt (0:6D used, 1:4D used)
	tempRegValue = 0;
 8001afc:	f04f 0300 	mov.w	r3, #0
 8001b00:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.enableZ) tempRegValue |= (1<<5);
 8001b02:	f240 038c 	movw	r3, #140	; 0x8c
 8001b06:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b0a:	7cdb      	ldrb	r3, [r3, #19]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d003      	beq.n	8001b18 <initGyro+0xf8>
 8001b10:	79fb      	ldrb	r3, [r7, #7]
 8001b12:	f043 0320 	orr.w	r3, r3, #32
 8001b16:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.enableY) tempRegValue |= (1<<4);
 8001b18:	f240 038c 	movw	r3, #140	; 0x8c
 8001b1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b20:	7c9b      	ldrb	r3, [r3, #18]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d003      	beq.n	8001b2e <initGyro+0x10e>
 8001b26:	79fb      	ldrb	r3, [r7, #7]
 8001b28:	f043 0310 	orr.w	r3, r3, #16
 8001b2c:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.enableX) tempRegValue |= (1<<3);
 8001b2e:	f240 038c 	movw	r3, #140	; 0x8c
 8001b32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b36:	7c5b      	ldrb	r3, [r3, #17]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d003      	beq.n	8001b44 <initGyro+0x124>
 8001b3c:	79fb      	ldrb	r3, [r7, #7]
 8001b3e:	f043 0308 	orr.w	r3, r3, #8
 8001b42:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.latchInterrupt) tempRegValue |= (1<<1);
 8001b44:	f240 038c 	movw	r3, #140	; 0x8c
 8001b48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b4c:	7d1b      	ldrb	r3, [r3, #20]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d003      	beq.n	8001b5a <initGyro+0x13a>
 8001b52:	79fb      	ldrb	r3, [r7, #7]
 8001b54:	f043 0302 	orr.w	r3, r3, #2
 8001b58:	71fb      	strb	r3, [r7, #7]
	xgWriteByte(CTRL_REG4, tempRegValue);
 8001b5a:	79fb      	ldrb	r3, [r7, #7]
 8001b5c:	f04f 001e 	mov.w	r0, #30
 8001b60:	4619      	mov	r1, r3
 8001b62:	f000 f82f 	bl	8001bc4 <xgWriteByte>

	// ORIENT_CFG_G (Default value: 0x00)
	// [0][0][SignX_G][SignY_G][SignZ_G][Orient_2][Orient_1][Orient_0]
	// SignX_G - Pitch axis (X) angular rate sign (0: positive, 1: negative)
	// Orient [2:0] - Directional user orientation selection
	tempRegValue = 0;
 8001b66:	f04f 0300 	mov.w	r3, #0
 8001b6a:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.flipX) tempRegValue |= (1<<5);
 8001b6c:	f240 038c 	movw	r3, #140	; 0x8c
 8001b70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b74:	7b5b      	ldrb	r3, [r3, #13]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d003      	beq.n	8001b82 <initGyro+0x162>
 8001b7a:	79fb      	ldrb	r3, [r7, #7]
 8001b7c:	f043 0320 	orr.w	r3, r3, #32
 8001b80:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.flipY) tempRegValue |= (1<<4);
 8001b82:	f240 038c 	movw	r3, #140	; 0x8c
 8001b86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b8a:	7b9b      	ldrb	r3, [r3, #14]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d003      	beq.n	8001b98 <initGyro+0x178>
 8001b90:	79fb      	ldrb	r3, [r7, #7]
 8001b92:	f043 0310 	orr.w	r3, r3, #16
 8001b96:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.flipZ) tempRegValue |= (1<<3);
 8001b98:	f240 038c 	movw	r3, #140	; 0x8c
 8001b9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ba0:	7bdb      	ldrb	r3, [r3, #15]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d003      	beq.n	8001bae <initGyro+0x18e>
 8001ba6:	79fb      	ldrb	r3, [r7, #7]
 8001ba8:	f043 0308 	orr.w	r3, r3, #8
 8001bac:	71fb      	strb	r3, [r7, #7]
	xgWriteByte(ORIENT_CFG_G, tempRegValue);
 8001bae:	79fb      	ldrb	r3, [r7, #7]
 8001bb0:	f04f 0013 	mov.w	r0, #19
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	f000 f805 	bl	8001bc4 <xgWriteByte>
}
 8001bba:	f107 0708 	add.w	r7, r7, #8
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop

08001bc4 <xgWriteByte>:


void xgWriteByte(uint8_t subAddress, uint8_t data)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	4602      	mov	r2, r0
 8001bcc:	460b      	mov	r3, r1
 8001bce:	71fa      	strb	r2, [r7, #7]
 8001bd0:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, write a byte using the
	// gyro-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8001bd2:	f240 038c 	movw	r3, #140	; 0x8c
 8001bd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d10b      	bne.n	8001bf8 <xgWriteByte+0x34>
	{
		I2CwriteByte(_xgAddress, subAddress, data);
 8001be0:	f240 5339 	movw	r3, #1337	; 0x539
 8001be4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001be8:	7819      	ldrb	r1, [r3, #0]
 8001bea:	79fa      	ldrb	r2, [r7, #7]
 8001bec:	79bb      	ldrb	r3, [r7, #6]
 8001bee:	4608      	mov	r0, r1
 8001bf0:	4611      	mov	r1, r2
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	f000 f804 	bl	8001c00 <I2CwriteByte>
	}
}
 8001bf8:	f107 0708 	add.w	r7, r7, #8
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}

08001c00 <I2CwriteByte>:

void I2CwriteByte(uint8_t address, uint8_t subAddress, uint8_t data)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af02      	add	r7, sp, #8
 8001c06:	4613      	mov	r3, r2
 8001c08:	4602      	mov	r2, r0
 8001c0a:	71fa      	strb	r2, [r7, #7]
 8001c0c:	460a      	mov	r2, r1
 8001c0e:	71ba      	strb	r2, [r7, #6]
 8001c10:	717b      	strb	r3, [r7, #5]
	addressTimerWrite = address;
 8001c12:	f240 0338 	movw	r3, #56	; 0x38
 8001c16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c1a:	79fa      	ldrb	r2, [r7, #7]
 8001c1c:	701a      	strb	r2, [r3, #0]
	subAddressTimerWrite = subAddress;
 8001c1e:	f240 0339 	movw	r3, #57	; 0x39
 8001c22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c26:	79ba      	ldrb	r2, [r7, #6]
 8001c28:	701a      	strb	r2, [r3, #0]
	dataWrite = data;
 8001c2a:	f240 033a 	movw	r3, #58	; 0x3a
 8001c2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c32:	797a      	ldrb	r2, [r7, #5]
 8001c34:	701a      	strb	r2, [r3, #0]

	makeTimer(50, SYSTM001_PERIODIC, timerHandlerI2CwriteByte, NULL, &WriteTimerStatus, &WriteTimerId);
 8001c36:	f240 5358 	movw	r3, #1368	; 0x558
 8001c3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c3e:	9300      	str	r3, [sp, #0]
 8001c40:	f240 435c 	movw	r3, #1116	; 0x45c
 8001c44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c48:	9301      	str	r3, [sp, #4]
 8001c4a:	f04f 0032 	mov.w	r0, #50	; 0x32
 8001c4e:	f04f 0101 	mov.w	r1, #1
 8001c52:	f643 1219 	movw	r2, #14617	; 0x3919
 8001c56:	f6c0 0200 	movt	r2, #2048	; 0x800
 8001c5a:	f04f 0300 	mov.w	r3, #0
 8001c5e:	f001 fc17 	bl	8003490 <makeTimer>
 8001c62:	e000      	b.n	8001c66 <I2CwriteByte+0x66>
			subAddressTimerWrite = 0;
			WriteTimerStatus = SYSTM001_ERROR;
			WriteTimerId = 0;
			break;
		}
	}
 8001c64:	bf00      	nop

	makeTimer(50, SYSTM001_PERIODIC, timerHandlerI2CwriteByte, NULL, &WriteTimerStatus, &WriteTimerId);

	while(1)
	{
		if(4 == indexI2CwriteByte)
 8001c66:	f240 0334 	movw	r3, #52	; 0x34
 8001c6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2b04      	cmp	r3, #4
 8001c72:	d1f7      	bne.n	8001c64 <I2CwriteByte+0x64>
		{
			removeTimer(&WriteTimerStatus, &WriteTimerId);
 8001c74:	f240 5058 	movw	r0, #1368	; 0x558
 8001c78:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001c7c:	f240 415c 	movw	r1, #1116	; 0x45c
 8001c80:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8001c84:	f001 fc28 	bl	80034d8 <removeTimer>
			indexI2CwriteByte = 0;
 8001c88:	f240 0334 	movw	r3, #52	; 0x34
 8001c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c90:	f04f 0200 	mov.w	r2, #0
 8001c94:	601a      	str	r2, [r3, #0]
			addressTimerWrite = 0;
 8001c96:	f240 0338 	movw	r3, #56	; 0x38
 8001c9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c9e:	f04f 0200 	mov.w	r2, #0
 8001ca2:	701a      	strb	r2, [r3, #0]
			subAddressTimerWrite = 0;
 8001ca4:	f240 0339 	movw	r3, #57	; 0x39
 8001ca8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cac:	f04f 0200 	mov.w	r2, #0
 8001cb0:	701a      	strb	r2, [r3, #0]
			WriteTimerStatus = SYSTM001_ERROR;
 8001cb2:	f240 5358 	movw	r3, #1368	; 0x558
 8001cb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cba:	f04f 0202 	mov.w	r2, #2
 8001cbe:	601a      	str	r2, [r3, #0]
			WriteTimerId = 0;
 8001cc0:	f240 435c 	movw	r3, #1116	; 0x45c
 8001cc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cc8:	f04f 0200 	mov.w	r2, #0
 8001ccc:	601a      	str	r2, [r3, #0]
			break;
 8001cce:	bf00      	nop
		}
	}
}
 8001cd0:	f107 0708 	add.w	r7, r7, #8
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}

08001cd8 <initAccel>:

void initAccel(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
 8001cde:	f04f 0300 	mov.w	r3, #0
 8001ce2:	71fb      	strb	r3, [r7, #7]
	//	DEC[0:1] - Decimation of accel data on OUT REG and FIFO.
	//		00: None, 01: 2 samples, 10: 4 samples 11: 8 samples
	//	Zen_XL - Z-axis output enabled
	//	Yen_XL - Y-axis output enabled
	//	Xen_XL - X-axis output enabled
	if (settings.accel.enableZ) tempRegValue |= (1<<5);
 8001ce4:	f240 038c 	movw	r3, #140	; 0x8c
 8001ce8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cec:	7edb      	ldrb	r3, [r3, #27]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d003      	beq.n	8001cfa <initAccel+0x22>
 8001cf2:	79fb      	ldrb	r3, [r7, #7]
 8001cf4:	f043 0320 	orr.w	r3, r3, #32
 8001cf8:	71fb      	strb	r3, [r7, #7]
	if (settings.accel.enableY) tempRegValue |= (1<<4);
 8001cfa:	f240 038c 	movw	r3, #140	; 0x8c
 8001cfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d02:	7e9b      	ldrb	r3, [r3, #26]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d003      	beq.n	8001d10 <initAccel+0x38>
 8001d08:	79fb      	ldrb	r3, [r7, #7]
 8001d0a:	f043 0310 	orr.w	r3, r3, #16
 8001d0e:	71fb      	strb	r3, [r7, #7]
	if (settings.accel.enableX) tempRegValue |= (1<<3);
 8001d10:	f240 038c 	movw	r3, #140	; 0x8c
 8001d14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d18:	7e5b      	ldrb	r3, [r3, #25]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d003      	beq.n	8001d26 <initAccel+0x4e>
 8001d1e:	79fb      	ldrb	r3, [r7, #7]
 8001d20:	f043 0308 	orr.w	r3, r3, #8
 8001d24:	71fb      	strb	r3, [r7, #7]

	xgWriteByte(CTRL_REG5_XL, tempRegValue);
 8001d26:	79fb      	ldrb	r3, [r7, #7]
 8001d28:	f04f 001f 	mov.w	r0, #31
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	f7ff ff49 	bl	8001bc4 <xgWriteByte>
	// [ODR_XL2][ODR_XL1][ODR_XL0][FS1_XL][FS0_XL][BW_SCAL_ODR][BW_XL1][BW_XL0]
	// ODR_XL[2:0] - Output data rate & power mode selection
	// FS_XL[1:0] - Full-scale selection
	// BW_SCAL_ODR - Bandwidth selection
	// BW_XL[1:0] - Anti-aliasing filter bandwidth selection
	tempRegValue = 0;
 8001d32:	f04f 0300 	mov.w	r3, #0
 8001d36:	71fb      	strb	r3, [r7, #7]
	// To disable the accel, set the sampleRate bits to 0.
	if (settings.accel.enabled)
 8001d38:	f240 038c 	movw	r3, #140	; 0x8c
 8001d3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d40:	7d9b      	ldrb	r3, [r3, #22]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d00b      	beq.n	8001d5e <initAccel+0x86>
	{
		tempRegValue |= ((settings.accel.sampleRate & 0x07) << 5);
 8001d46:	f240 038c 	movw	r3, #140	; 0x8c
 8001d4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d4e:	7e1b      	ldrb	r3, [r3, #24]
 8001d50:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8001d54:	b2da      	uxtb	r2, r3
 8001d56:	79fb      	ldrb	r3, [r7, #7]
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	71fb      	strb	r3, [r7, #7]
	}
	switch (settings.accel.scale)
 8001d5e:	f240 038c 	movw	r3, #140	; 0x8c
 8001d62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d66:	7ddb      	ldrb	r3, [r3, #23]
 8001d68:	2b08      	cmp	r3, #8
 8001d6a:	d008      	beq.n	8001d7e <initAccel+0xa6>
 8001d6c:	2b10      	cmp	r3, #16
 8001d6e:	d00b      	beq.n	8001d88 <initAccel+0xb0>
 8001d70:	2b04      	cmp	r3, #4
 8001d72:	d10e      	bne.n	8001d92 <initAccel+0xba>
	{
		case 4:
			tempRegValue |= (0x2 << 3);
 8001d74:	79fb      	ldrb	r3, [r7, #7]
 8001d76:	f043 0310 	orr.w	r3, r3, #16
 8001d7a:	71fb      	strb	r3, [r7, #7]
			break;
 8001d7c:	e009      	b.n	8001d92 <initAccel+0xba>
		case 8:
			tempRegValue |= (0x3 << 3);
 8001d7e:	79fb      	ldrb	r3, [r7, #7]
 8001d80:	f043 0318 	orr.w	r3, r3, #24
 8001d84:	71fb      	strb	r3, [r7, #7]
			break;
 8001d86:	e004      	b.n	8001d92 <initAccel+0xba>
		case 16:
			tempRegValue |= (0x1 << 3);
 8001d88:	79fb      	ldrb	r3, [r7, #7]
 8001d8a:	f043 0308 	orr.w	r3, r3, #8
 8001d8e:	71fb      	strb	r3, [r7, #7]
			break;
 8001d90:	bf00      	nop
		// Otherwise it'll be set to 2g (0x0 << 3)
	}
	if (settings.accel.bandwidth >= 0)
 8001d92:	f240 038c 	movw	r3, #140	; 0x8c
 8001d96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d9a:	7f1b      	ldrb	r3, [r3, #28]
 8001d9c:	b25b      	sxtb	r3, r3
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	db0f      	blt.n	8001dc2 <initAccel+0xea>
	{
		tempRegValue |= (1<<2); // Set BW_SCAL_ODR
 8001da2:	79fb      	ldrb	r3, [r7, #7]
 8001da4:	f043 0304 	orr.w	r3, r3, #4
 8001da8:	71fb      	strb	r3, [r7, #7]
		tempRegValue |= (settings.accel.bandwidth & 0x03);
 8001daa:	f240 038c 	movw	r3, #140	; 0x8c
 8001dae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001db2:	7f1b      	ldrb	r3, [r3, #28]
 8001db4:	f003 0303 	and.w	r3, r3, #3
 8001db8:	b2da      	uxtb	r2, r3
 8001dba:	79fb      	ldrb	r3, [r7, #7]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	b2db      	uxtb	r3, r3
 8001dc0:	71fb      	strb	r3, [r7, #7]
	}
	xgWriteByte(CTRL_REG6_XL, tempRegValue);
 8001dc2:	79fb      	ldrb	r3, [r7, #7]
 8001dc4:	f04f 0020 	mov.w	r0, #32
 8001dc8:	4619      	mov	r1, r3
 8001dca:	f7ff fefb 	bl	8001bc4 <xgWriteByte>
	// [HR][DCF1][DCF0][0][0][FDS][0][HPIS1]
	// HR - High resolution mode (0: disable, 1: enable)
	// DCF[1:0] - Digital filter cutoff frequency
	// FDS - Filtered data selection
	// HPIS1 - HPF enabled for interrupt function
	tempRegValue = 0;
 8001dce:	f04f 0300 	mov.w	r3, #0
 8001dd2:	71fb      	strb	r3, [r7, #7]
	if (settings.accel.highResEnable)
 8001dd4:	f240 038c 	movw	r3, #140	; 0x8c
 8001dd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ddc:	7f5b      	ldrb	r3, [r3, #29]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d011      	beq.n	8001e06 <initAccel+0x12e>
	{
		tempRegValue |= (1<<7); // Set HR bit
 8001de2:	79fb      	ldrb	r3, [r7, #7]
 8001de4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001de8:	71fb      	strb	r3, [r7, #7]
		tempRegValue |= (settings.accel.highResBandwidth & 0x3) << 5;
 8001dea:	f240 038c 	movw	r3, #140	; 0x8c
 8001dee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001df2:	7f9b      	ldrb	r3, [r3, #30]
 8001df4:	f003 0303 	and.w	r3, r3, #3
 8001df8:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8001dfc:	b2da      	uxtb	r2, r3
 8001dfe:	79fb      	ldrb	r3, [r7, #7]
 8001e00:	4313      	orrs	r3, r2
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	71fb      	strb	r3, [r7, #7]
	}
	xgWriteByte(CTRL_REG7_XL, tempRegValue);
 8001e06:	79fb      	ldrb	r3, [r7, #7]
 8001e08:	f04f 0021 	mov.w	r0, #33	; 0x21
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	f7ff fed9 	bl	8001bc4 <xgWriteByte>
}
 8001e12:	f107 0708 	add.w	r7, r7, #8
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop

08001e1c <initMag>:

void initMag(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
 8001e22:	f04f 0300 	mov.w	r3, #0
 8001e26:	71fb      	strb	r3, [r7, #7]
	// OM[1:0] - X & Y axes op mode selection
	//	00:low-power, 01:medium performance
	//	10: high performance, 11:ultra-high performance
	// DO[2:0] - Output data rate selection
	// ST - Self-test enable
	if (settings.mag.tempCompensationEnable) tempRegValue |= (1<<7);
 8001e28:	f240 038c 	movw	r3, #140	; 0x8c
 8001e2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e30:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d003      	beq.n	8001e40 <initMag+0x24>
 8001e38:	79fb      	ldrb	r3, [r7, #7]
 8001e3a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001e3e:	71fb      	strb	r3, [r7, #7]
	tempRegValue |= (settings.mag.XYPerformance & 0x3) << 5;
 8001e40:	f240 038c 	movw	r3, #140	; 0x8c
 8001e44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e48:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8001e4c:	f003 0303 	and.w	r3, r3, #3
 8001e50:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8001e54:	b2da      	uxtb	r2, r3
 8001e56:	79fb      	ldrb	r3, [r7, #7]
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	b2db      	uxtb	r3, r3
 8001e5c:	71fb      	strb	r3, [r7, #7]
	tempRegValue |= (settings.mag.sampleRate & 0x7) << 2;
 8001e5e:	f240 038c 	movw	r3, #140	; 0x8c
 8001e62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e66:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001e6a:	f003 0307 	and.w	r3, r3, #7
 8001e6e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001e72:	b2da      	uxtb	r2, r3
 8001e74:	79fb      	ldrb	r3, [r7, #7]
 8001e76:	4313      	orrs	r3, r2
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG1_M, tempRegValue);
 8001e7c:	79fb      	ldrb	r3, [r7, #7]
 8001e7e:	f04f 0020 	mov.w	r0, #32
 8001e82:	4619      	mov	r1, r3
 8001e84:	f000 f86a 	bl	8001f5c <mWriteByte>
	// CTRL_REG2_M (Default value 0x00)
	// [0][FS1][FS0][0][REBOOT][SOFT_RST][0][0]
	// FS[1:0] - Full-scale configuration
	// REBOOT - Reboot memory content (0:normal, 1:reboot)
	// SOFT_RST - Reset config and user registers (0:default, 1:reset)
	tempRegValue = 0;
 8001e88:	f04f 0300 	mov.w	r3, #0
 8001e8c:	71fb      	strb	r3, [r7, #7]
	switch (settings.mag.scale)
 8001e8e:	f240 038c 	movw	r3, #140	; 0x8c
 8001e92:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e96:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e9a:	2b0c      	cmp	r3, #12
 8001e9c:	d008      	beq.n	8001eb0 <initMag+0x94>
 8001e9e:	2b10      	cmp	r3, #16
 8001ea0:	d00b      	beq.n	8001eba <initMag+0x9e>
 8001ea2:	2b08      	cmp	r3, #8
 8001ea4:	d10e      	bne.n	8001ec4 <initMag+0xa8>
	{
	case 8:
		tempRegValue |= (0x1 << 5);
 8001ea6:	79fb      	ldrb	r3, [r7, #7]
 8001ea8:	f043 0320 	orr.w	r3, r3, #32
 8001eac:	71fb      	strb	r3, [r7, #7]
		break;
 8001eae:	e009      	b.n	8001ec4 <initMag+0xa8>
	case 12:
		tempRegValue |= (0x2 << 5);
 8001eb0:	79fb      	ldrb	r3, [r7, #7]
 8001eb2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001eb6:	71fb      	strb	r3, [r7, #7]
		break;
 8001eb8:	e004      	b.n	8001ec4 <initMag+0xa8>
	case 16:
		tempRegValue |= (0x3 << 5);
 8001eba:	79fb      	ldrb	r3, [r7, #7]
 8001ebc:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001ec0:	71fb      	strb	r3, [r7, #7]
		break;
 8001ec2:	bf00      	nop
	// Otherwise we'll default to 4 gauss (00)
	}
	mWriteByte(CTRL_REG2_M, tempRegValue); // +/-4Gauss
 8001ec4:	79fb      	ldrb	r3, [r7, #7]
 8001ec6:	f04f 0021 	mov.w	r0, #33	; 0x21
 8001eca:	4619      	mov	r1, r3
 8001ecc:	f000 f846 	bl	8001f5c <mWriteByte>
	// LP - Low-power mode cofiguration (1:enable)
	// SIM - SPI mode selection (0:write-only, 1:read/write enable)
	// MD[1:0] - Operating mode
	//	00:continuous conversion, 01:single-conversion,
	//  10,11: Power-down
	tempRegValue = 0;
 8001ed0:	f04f 0300 	mov.w	r3, #0
 8001ed4:	71fb      	strb	r3, [r7, #7]
	if (settings.mag.lowPowerEnable) tempRegValue |= (1<<5);
 8001ed6:	f240 038c 	movw	r3, #140	; 0x8c
 8001eda:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ede:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d003      	beq.n	8001eee <initMag+0xd2>
 8001ee6:	79fb      	ldrb	r3, [r7, #7]
 8001ee8:	f043 0320 	orr.w	r3, r3, #32
 8001eec:	71fb      	strb	r3, [r7, #7]
	tempRegValue |= (settings.mag.operatingMode & 0x3);
 8001eee:	f240 038c 	movw	r3, #140	; 0x8c
 8001ef2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ef6:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8001efa:	b2db      	uxtb	r3, r3
 8001efc:	f003 0303 	and.w	r3, r3, #3
 8001f00:	b2da      	uxtb	r2, r3
 8001f02:	79fb      	ldrb	r3, [r7, #7]
 8001f04:	4313      	orrs	r3, r2
 8001f06:	b2db      	uxtb	r3, r3
 8001f08:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG3_M, tempRegValue); // Continuous conversion mode
 8001f0a:	79fb      	ldrb	r3, [r7, #7]
 8001f0c:	f04f 0022 	mov.w	r0, #34	; 0x22
 8001f10:	4619      	mov	r1, r3
 8001f12:	f000 f823 	bl	8001f5c <mWriteByte>
	// [0][0][0][0][OMZ1][OMZ0][BLE][0]
	// OMZ[1:0] - Z-axis operative mode selection
	//	00:low-power mode, 01:medium performance
	//	10:high performance, 10:ultra-high performance
	// BLE - Big/little endian data
	tempRegValue = 0;
 8001f16:	f04f 0300 	mov.w	r3, #0
 8001f1a:	71fb      	strb	r3, [r7, #7]
	tempRegValue = (settings.mag.ZPerformance & 0x3) << 2;
 8001f1c:	f240 038c 	movw	r3, #140	; 0x8c
 8001f20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f24:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001f28:	f003 0303 	and.w	r3, r3, #3
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001f32:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG4_M, tempRegValue);
 8001f34:	79fb      	ldrb	r3, [r7, #7]
 8001f36:	f04f 0023 	mov.w	r0, #35	; 0x23
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	f000 f80e 	bl	8001f5c <mWriteByte>

	// CTRL_REG5_M (Default value: 0x00)
	// [0][BDU][0][0][0][0][0][0]
	// BDU - Block data update for magnetic data
	//	0:continuous, 1:not updated until MSB/LSB are read
	tempRegValue = 0;
 8001f40:	f04f 0300 	mov.w	r3, #0
 8001f44:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG5_M, tempRegValue);
 8001f46:	79fb      	ldrb	r3, [r7, #7]
 8001f48:	f04f 0024 	mov.w	r0, #36	; 0x24
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	f000 f805 	bl	8001f5c <mWriteByte>
}
 8001f52:	f107 0708 	add.w	r7, r7, #8
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop

08001f5c <mWriteByte>:

void mWriteByte(uint8_t subAddress, uint8_t data)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	4602      	mov	r2, r0
 8001f64:	460b      	mov	r3, r1
 8001f66:	71fa      	strb	r2, [r7, #7]
 8001f68:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, write a byte using the
	// accelerometer-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8001f6a:	f240 038c 	movw	r3, #140	; 0x8c
 8001f6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f72:	781b      	ldrb	r3, [r3, #0]
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	d10c      	bne.n	8001f92 <mWriteByte+0x36>
	{
		return I2CwriteByte(_mAddress, subAddress, data);
 8001f78:	f240 5330 	movw	r3, #1328	; 0x530
 8001f7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f80:	7819      	ldrb	r1, [r3, #0]
 8001f82:	79fa      	ldrb	r2, [r7, #7]
 8001f84:	79bb      	ldrb	r3, [r7, #6]
 8001f86:	4608      	mov	r0, r1
 8001f88:	4611      	mov	r1, r2
 8001f8a:	461a      	mov	r2, r3
 8001f8c:	f7ff fe38 	bl	8001c00 <I2CwriteByte>
 8001f90:	bf00      	nop
	}
}
 8001f92:	f107 0708 	add.w	r7, r7, #8
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop

08001f9c <enableFIFO>:

void enableFIFO(bool enable)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b084      	sub	sp, #16
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	71fb      	strb	r3, [r7, #7]
	uint8_t temp = xgReadByte(CTRL_REG9);
 8001fa6:	f04f 0023 	mov.w	r0, #35	; 0x23
 8001faa:	f7ff fbf1 	bl	8001790 <xgReadByte>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	73fb      	strb	r3, [r7, #15]
	if(enable)
 8001fb2:	79fb      	ldrb	r3, [r7, #7]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d004      	beq.n	8001fc2 <enableFIFO+0x26>
	{
		temp |= (1<<1);
 8001fb8:	7bfb      	ldrb	r3, [r7, #15]
 8001fba:	f043 0302 	orr.w	r3, r3, #2
 8001fbe:	73fb      	strb	r3, [r7, #15]
 8001fc0:	e003      	b.n	8001fca <enableFIFO+0x2e>
	}
	else
	{
		temp &= ~(1<<1);
 8001fc2:	7bfb      	ldrb	r3, [r7, #15]
 8001fc4:	f023 0302 	bic.w	r3, r3, #2
 8001fc8:	73fb      	strb	r3, [r7, #15]
	}

	xgWriteByte(CTRL_REG9, temp);
 8001fca:	7bfb      	ldrb	r3, [r7, #15]
 8001fcc:	f04f 0023 	mov.w	r0, #35	; 0x23
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	f7ff fdf7 	bl	8001bc4 <xgWriteByte>
}
 8001fd6:	f107 0710 	add.w	r7, r7, #16
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop

08001fe0 <setFIFO>:

void setFIFO(fifoMode_type fifoMode, uint8_t fifoThs)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b084      	sub	sp, #16
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	460b      	mov	r3, r1
 8001fea:	71fa      	strb	r2, [r7, #7]
 8001fec:	71bb      	strb	r3, [r7, #6]
	// Limit threshold - 0x1F (31) is the maximum. If more than that was asked
	// limit it to the maximum.
	uint8_t threshold = fifoThs <= 0x1F ? fifoThs : 0x1F;
 8001fee:	79bb      	ldrb	r3, [r7, #6]
 8001ff0:	2b1f      	cmp	r3, #31
 8001ff2:	bf28      	it	cs
 8001ff4:	231f      	movcs	r3, #31
 8001ff6:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(FIFO_CTRL, ((fifoMode & 0x7) << 5) | (threshold & 0x1F));
 8001ff8:	79fb      	ldrb	r3, [r7, #7]
 8001ffa:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8001ffe:	b2da      	uxtb	r2, r3
 8002000:	7bfb      	ldrb	r3, [r7, #15]
 8002002:	f003 031f 	and.w	r3, r3, #31
 8002006:	b2db      	uxtb	r3, r3
 8002008:	4313      	orrs	r3, r2
 800200a:	b2db      	uxtb	r3, r3
 800200c:	b2db      	uxtb	r3, r3
 800200e:	f04f 002e 	mov.w	r0, #46	; 0x2e
 8002012:	4619      	mov	r1, r3
 8002014:	f7ff fdd6 	bl	8001bc4 <xgWriteByte>
}
 8002018:	f107 0710 	add.w	r7, r7, #16
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}

08002020 <readGyro1>:

void readGyro1(void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b084      	sub	sp, #16
 8002024:	af00      	add	r7, sp, #0
	/*for(int g = 0; g < 3; g++){*/
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	xgReadBytes(OUT_X_L_G, temp, 6); // Read 6 bytes, beginning at OUT_X_L_G
 8002026:	f107 0304 	add.w	r3, r7, #4
 800202a:	f04f 0018 	mov.w	r0, #24
 800202e:	4619      	mov	r1, r3
 8002030:	f04f 0206 	mov.w	r2, #6
 8002034:	f7ff fbde 	bl	80017f4 <xgReadBytes>
	gx = ((int8_t)temp[1] << 8) | (int8_t)temp[0]; // Store x-axis values into gx
 8002038:	797b      	ldrb	r3, [r7, #5]
 800203a:	b2db      	uxtb	r3, r3
 800203c:	b25b      	sxtb	r3, r3
 800203e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002042:	b29a      	uxth	r2, r3
 8002044:	793b      	ldrb	r3, [r7, #4]
 8002046:	b2db      	uxtb	r3, r3
 8002048:	b25b      	sxtb	r3, r3
 800204a:	b29b      	uxth	r3, r3
 800204c:	4313      	orrs	r3, r2
 800204e:	b29a      	uxth	r2, r3
 8002050:	f240 53ec 	movw	r3, #1516	; 0x5ec
 8002054:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002058:	801a      	strh	r2, [r3, #0]

	//gx = ((int8_t)temp[0] << 8) | (int8_t)temp[1]; // Store x-axis values into gx


	gy = (temp[3] << 8) | temp[2]; // Store y-axis values into gy
 800205a:	79fb      	ldrb	r3, [r7, #7]
 800205c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002060:	b29a      	uxth	r2, r3
 8002062:	79bb      	ldrb	r3, [r7, #6]
 8002064:	4313      	orrs	r3, r2
 8002066:	b29a      	uxth	r2, r3
 8002068:	f240 03d0 	movw	r3, #208	; 0xd0
 800206c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002070:	801a      	strh	r2, [r3, #0]

	//gy = (temp[2] << 8) | temp[3];

	gz = (temp[5] << 8) | temp[4]; // Store z-axis values into gz
 8002072:	7a7b      	ldrb	r3, [r7, #9]
 8002074:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002078:	b29a      	uxth	r2, r3
 800207a:	7a3b      	ldrb	r3, [r7, #8]
 800207c:	4313      	orrs	r3, r2
 800207e:	b29a      	uxth	r2, r3
 8002080:	f240 5360 	movw	r3, #1376	; 0x560
 8002084:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002088:	801a      	strh	r2, [r3, #0]
	{

		int flu = 0;
	}*/

	if (_autoCalc)
 800208a:	f240 03b8 	movw	r3, #184	; 0xb8
 800208e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002092:	781b      	ldrb	r3, [r3, #0]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d03b      	beq.n	8002110 <readGyro1+0xf0>
	{
		gx -= gBiasRaw[X_AXIS];
 8002098:	f240 53ec 	movw	r3, #1516	; 0x5ec
 800209c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020a0:	881b      	ldrh	r3, [r3, #0]
 80020a2:	b29a      	uxth	r2, r3
 80020a4:	f240 5348 	movw	r3, #1352	; 0x548
 80020a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020ac:	881b      	ldrh	r3, [r3, #0]
 80020ae:	b29b      	uxth	r3, r3
 80020b0:	1ad3      	subs	r3, r2, r3
 80020b2:	b29b      	uxth	r3, r3
 80020b4:	b29a      	uxth	r2, r3
 80020b6:	f240 53ec 	movw	r3, #1516	; 0x5ec
 80020ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020be:	801a      	strh	r2, [r3, #0]
		gy -= gBiasRaw[Y_AXIS];
 80020c0:	f240 03d0 	movw	r3, #208	; 0xd0
 80020c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020c8:	881b      	ldrh	r3, [r3, #0]
 80020ca:	b29a      	uxth	r2, r3
 80020cc:	f240 5348 	movw	r3, #1352	; 0x548
 80020d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020d4:	885b      	ldrh	r3, [r3, #2]
 80020d6:	b29b      	uxth	r3, r3
 80020d8:	1ad3      	subs	r3, r2, r3
 80020da:	b29b      	uxth	r3, r3
 80020dc:	b29a      	uxth	r2, r3
 80020de:	f240 03d0 	movw	r3, #208	; 0xd0
 80020e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020e6:	801a      	strh	r2, [r3, #0]
		gz -= gBiasRaw[Z_AXIS];
 80020e8:	f240 5360 	movw	r3, #1376	; 0x560
 80020ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020f0:	881b      	ldrh	r3, [r3, #0]
 80020f2:	b29a      	uxth	r2, r3
 80020f4:	f240 5348 	movw	r3, #1352	; 0x548
 80020f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020fc:	889b      	ldrh	r3, [r3, #4]
 80020fe:	b29b      	uxth	r3, r3
 8002100:	1ad3      	subs	r3, r2, r3
 8002102:	b29b      	uxth	r3, r3
 8002104:	b29a      	uxth	r2, r3
 8002106:	f240 5360 	movw	r3, #1376	; 0x560
 800210a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800210e:	801a      	strh	r2, [r3, #0]
	}
	gx = calcGyro(gx);
 8002110:	f240 53ec 	movw	r3, #1516	; 0x5ec
 8002114:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002118:	881b      	ldrh	r3, [r3, #0]
 800211a:	b21b      	sxth	r3, r3
 800211c:	4618      	mov	r0, r3
 800211e:	f000 fd6b 	bl	8002bf8 <calcGyro>
 8002122:	ee07 0a90 	vmov	s15, r0
 8002126:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800212a:	ee17 3a90 	vmov	r3, s15
 800212e:	b29a      	uxth	r2, r3
 8002130:	f240 53ec 	movw	r3, #1516	; 0x5ec
 8002134:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002138:	801a      	strh	r2, [r3, #0]
	gy = calcGyro(gy);
 800213a:	f240 03d0 	movw	r3, #208	; 0xd0
 800213e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002142:	881b      	ldrh	r3, [r3, #0]
 8002144:	b21b      	sxth	r3, r3
 8002146:	4618      	mov	r0, r3
 8002148:	f000 fd56 	bl	8002bf8 <calcGyro>
 800214c:	ee07 0a90 	vmov	s15, r0
 8002150:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002154:	ee17 3a90 	vmov	r3, s15
 8002158:	b29a      	uxth	r2, r3
 800215a:	f240 03d0 	movw	r3, #208	; 0xd0
 800215e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002162:	801a      	strh	r2, [r3, #0]
	gz = calcGyro(gz);
 8002164:	f240 5360 	movw	r3, #1376	; 0x560
 8002168:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800216c:	881b      	ldrh	r3, [r3, #0]
 800216e:	b21b      	sxth	r3, r3
 8002170:	4618      	mov	r0, r3
 8002172:	f000 fd41 	bl	8002bf8 <calcGyro>
 8002176:	ee07 0a90 	vmov	s15, r0
 800217a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800217e:	ee17 3a90 	vmov	r3, s15
 8002182:	b29a      	uxth	r2, r3
 8002184:	f240 5360 	movw	r3, #1376	; 0x560
 8002188:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800218c:	801a      	strh	r2, [r3, #0]

	/*poms.gxs[g] = gx;
	poms.gys[g] = gy;
	poms.gzs[g] = gz;*/

	for(int k = 0; k < 6; k++)
 800218e:	f04f 0300 	mov.w	r3, #0
 8002192:	60fb      	str	r3, [r7, #12]
 8002194:	e00c      	b.n	80021b0 <readGyro1+0x190>
	{
		accelerationXYZ[k] = 0;
 8002196:	f240 033c 	movw	r3, #60	; 0x3c
 800219a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800219e:	68fa      	ldr	r2, [r7, #12]
 80021a0:	f04f 0100 	mov.w	r1, #0
 80021a4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

	/*poms.gxs[g] = gx;
	poms.gys[g] = gy;
	poms.gzs[g] = gz;*/

	for(int k = 0; k < 6; k++)
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	f103 0301 	add.w	r3, r3, #1
 80021ae:	60fb      	str	r3, [r7, #12]
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	2b05      	cmp	r3, #5
 80021b4:	ddef      	ble.n	8002196 <readGyro1+0x176>
	{
		accelerationXYZ[k] = 0;
	}
	//}
}
 80021b6:	f107 0710 	add.w	r7, r7, #16
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop

080021c0 <readAccel1>:

void readAccel1(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b084      	sub	sp, #16
 80021c4:	af00      	add	r7, sp, #0
	uint8_t temp[6]; // We'll read six bytes from the accelerometer into temp
	int index = 0;
 80021c6:	f04f 0300 	mov.w	r3, #0
 80021ca:	603b      	str	r3, [r7, #0]

	xgReadBytes(OUT_X_L_XL, temp, 6); // Read 6 bytes, beginning at OUT_X_L_XL
 80021cc:	f107 0304 	add.w	r3, r7, #4
 80021d0:	f04f 0028 	mov.w	r0, #40	; 0x28
 80021d4:	4619      	mov	r1, r3
 80021d6:	f04f 0206 	mov.w	r2, #6
 80021da:	f7ff fb0b 	bl	80017f4 <xgReadBytes>

	ax = (temp[1] << 8) | temp[0]; // Store x-axis values into ax
 80021de:	797b      	ldrb	r3, [r7, #5]
 80021e0:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80021e4:	b29a      	uxth	r2, r3
 80021e6:	793b      	ldrb	r3, [r7, #4]
 80021e8:	4313      	orrs	r3, r2
 80021ea:	b29a      	uxth	r2, r3
 80021ec:	f240 5328 	movw	r3, #1320	; 0x528
 80021f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021f4:	801a      	strh	r2, [r3, #0]
	ay = (temp[3] << 8) | temp[2]; // Store y-axis values into ay
 80021f6:	79fb      	ldrb	r3, [r7, #7]
 80021f8:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80021fc:	b29a      	uxth	r2, r3
 80021fe:	79bb      	ldrb	r3, [r7, #6]
 8002200:	4313      	orrs	r3, r2
 8002202:	b29a      	uxth	r2, r3
 8002204:	f240 53ee 	movw	r3, #1518	; 0x5ee
 8002208:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800220c:	801a      	strh	r2, [r3, #0]
	az = (temp[5] << 8) | temp[4]; // Store z-axis values into az
 800220e:	7a7b      	ldrb	r3, [r7, #9]
 8002210:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002214:	b29a      	uxth	r2, r3
 8002216:	7a3b      	ldrb	r3, [r7, #8]
 8002218:	4313      	orrs	r3, r2
 800221a:	b29a      	uxth	r2, r3
 800221c:	f240 03d2 	movw	r3, #210	; 0xd2
 8002220:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002224:	801a      	strh	r2, [r3, #0]

	if (_autoCalc)
 8002226:	f240 03b8 	movw	r3, #184	; 0xb8
 800222a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800222e:	781b      	ldrb	r3, [r3, #0]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d03b      	beq.n	80022ac <readAccel1+0xec>
	{
		ax -= aBiasRaw[X_AXIS];
 8002234:	f240 5328 	movw	r3, #1320	; 0x528
 8002238:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800223c:	881b      	ldrh	r3, [r3, #0]
 800223e:	b29a      	uxth	r2, r3
 8002240:	f240 5350 	movw	r3, #1360	; 0x550
 8002244:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002248:	881b      	ldrh	r3, [r3, #0]
 800224a:	b29b      	uxth	r3, r3
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	b29b      	uxth	r3, r3
 8002250:	b29a      	uxth	r2, r3
 8002252:	f240 5328 	movw	r3, #1320	; 0x528
 8002256:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800225a:	801a      	strh	r2, [r3, #0]
		ay -= aBiasRaw[Y_AXIS];
 800225c:	f240 53ee 	movw	r3, #1518	; 0x5ee
 8002260:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002264:	881b      	ldrh	r3, [r3, #0]
 8002266:	b29a      	uxth	r2, r3
 8002268:	f240 5350 	movw	r3, #1360	; 0x550
 800226c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002270:	885b      	ldrh	r3, [r3, #2]
 8002272:	b29b      	uxth	r3, r3
 8002274:	1ad3      	subs	r3, r2, r3
 8002276:	b29b      	uxth	r3, r3
 8002278:	b29a      	uxth	r2, r3
 800227a:	f240 53ee 	movw	r3, #1518	; 0x5ee
 800227e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002282:	801a      	strh	r2, [r3, #0]
		az -= aBiasRaw[Z_AXIS];
 8002284:	f240 03d2 	movw	r3, #210	; 0xd2
 8002288:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800228c:	881b      	ldrh	r3, [r3, #0]
 800228e:	b29a      	uxth	r2, r3
 8002290:	f240 5350 	movw	r3, #1360	; 0x550
 8002294:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002298:	889b      	ldrh	r3, [r3, #4]
 800229a:	b29b      	uxth	r3, r3
 800229c:	1ad3      	subs	r3, r2, r3
 800229e:	b29b      	uxth	r3, r3
 80022a0:	b29a      	uxth	r2, r3
 80022a2:	f240 03d2 	movw	r3, #210	; 0xd2
 80022a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022aa:	801a      	strh	r2, [r3, #0]
	}

	ax = calcAccel(ax);
 80022ac:	f240 5328 	movw	r3, #1320	; 0x528
 80022b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022b4:	881b      	ldrh	r3, [r3, #0]
 80022b6:	b21b      	sxth	r3, r3
 80022b8:	4618      	mov	r0, r3
 80022ba:	f000 fcc7 	bl	8002c4c <calcAccel>
 80022be:	ee07 0a90 	vmov	s15, r0
 80022c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022c6:	ee17 3a90 	vmov	r3, s15
 80022ca:	b29a      	uxth	r2, r3
 80022cc:	f240 5328 	movw	r3, #1320	; 0x528
 80022d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022d4:	801a      	strh	r2, [r3, #0]
	ay = calcAccel(ay);
 80022d6:	f240 53ee 	movw	r3, #1518	; 0x5ee
 80022da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022de:	881b      	ldrh	r3, [r3, #0]
 80022e0:	b21b      	sxth	r3, r3
 80022e2:	4618      	mov	r0, r3
 80022e4:	f000 fcb2 	bl	8002c4c <calcAccel>
 80022e8:	ee07 0a90 	vmov	s15, r0
 80022ec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022f0:	ee17 3a90 	vmov	r3, s15
 80022f4:	b29a      	uxth	r2, r3
 80022f6:	f240 53ee 	movw	r3, #1518	; 0x5ee
 80022fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022fe:	801a      	strh	r2, [r3, #0]
	az = calcAccel(az);
 8002300:	f240 03d2 	movw	r3, #210	; 0xd2
 8002304:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002308:	881b      	ldrh	r3, [r3, #0]
 800230a:	b21b      	sxth	r3, r3
 800230c:	4618      	mov	r0, r3
 800230e:	f000 fc9d 	bl	8002c4c <calcAccel>
 8002312:	ee07 0a90 	vmov	s15, r0
 8002316:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800231a:	ee17 3a90 	vmov	r3, s15
 800231e:	b29a      	uxth	r2, r3
 8002320:	f240 03d2 	movw	r3, #210	; 0xd2
 8002324:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002328:	801a      	strh	r2, [r3, #0]

	toAscii(ax, &index);
 800232a:	f240 5328 	movw	r3, #1320	; 0x528
 800232e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002332:	881b      	ldrh	r3, [r3, #0]
 8002334:	b21a      	sxth	r2, r3
 8002336:	463b      	mov	r3, r7
 8002338:	4610      	mov	r0, r2
 800233a:	4619      	mov	r1, r3
 800233c:	f000 f82e 	bl	800239c <toAscii>
	toAscii(ay, &index);
 8002340:	f240 53ee 	movw	r3, #1518	; 0x5ee
 8002344:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002348:	881b      	ldrh	r3, [r3, #0]
 800234a:	b21a      	sxth	r2, r3
 800234c:	463b      	mov	r3, r7
 800234e:	4610      	mov	r0, r2
 8002350:	4619      	mov	r1, r3
 8002352:	f000 f823 	bl	800239c <toAscii>
	toAscii(az, &index);
 8002356:	f240 03d2 	movw	r3, #210	; 0xd2
 800235a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800235e:	881b      	ldrh	r3, [r3, #0]
 8002360:	b21a      	sxth	r2, r3
 8002362:	463b      	mov	r3, r7
 8002364:	4610      	mov	r0, r2
 8002366:	4619      	mov	r1, r3
 8002368:	f000 f818 	bl	800239c <toAscii>

	/*lk[0] = '0' + ax;
	lk[1] = '0' + ay;
	lk[2] = '0' + az;*/
	for(int k = 0; k < 6; k++)
 800236c:	f04f 0300 	mov.w	r3, #0
 8002370:	60fb      	str	r3, [r7, #12]
 8002372:	e00c      	b.n	800238e <readAccel1+0x1ce>
	{
		accelerationXYZ[k] = 0;
 8002374:	f240 033c 	movw	r3, #60	; 0x3c
 8002378:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800237c:	68fa      	ldr	r2, [r7, #12]
 800237e:	f04f 0100 	mov.w	r1, #0
 8002382:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	toAscii(az, &index);

	/*lk[0] = '0' + ax;
	lk[1] = '0' + ay;
	lk[2] = '0' + az;*/
	for(int k = 0; k < 6; k++)
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	f103 0301 	add.w	r3, r3, #1
 800238c:	60fb      	str	r3, [r7, #12]
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	2b05      	cmp	r3, #5
 8002392:	ddef      	ble.n	8002374 <readAccel1+0x1b4>
	{
		accelerationXYZ[k] = 0;
	}

}
 8002394:	f107 0710 	add.w	r7, r7, #16
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}

0800239c <toAscii>:

void toAscii(int16_t accel, int *index)
{
 800239c:	b480      	push	{r7}
 800239e:	b085      	sub	sp, #20
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	4603      	mov	r3, r0
 80023a4:	6039      	str	r1, [r7, #0]
 80023a6:	80fb      	strh	r3, [r7, #6]
	int i  = *index;
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	60fb      	str	r3, [r7, #12]

	if(accel < 0)
 80023ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	da21      	bge.n	80023fa <toAscii+0x5e>
	{
		lk[i] = '-';
 80023b6:	f240 53bc 	movw	r3, #1468	; 0x5bc
 80023ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023be:	68fa      	ldr	r2, [r7, #12]
 80023c0:	189b      	adds	r3, r3, r2
 80023c2:	f04f 022d 	mov.w	r2, #45	; 0x2d
 80023c6:	701a      	strb	r2, [r3, #0]

		i++;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	f103 0301 	add.w	r3, r3, #1
 80023ce:	60fb      	str	r3, [r7, #12]

		lk[i] = '0' + abs(accel);
 80023d0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	bfb8      	it	lt
 80023d8:	425b      	neglt	r3, r3
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80023e0:	b2da      	uxtb	r2, r3
 80023e2:	f240 53bc 	movw	r3, #1468	; 0x5bc
 80023e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023ea:	68f9      	ldr	r1, [r7, #12]
 80023ec:	185b      	adds	r3, r3, r1
 80023ee:	701a      	strb	r2, [r3, #0]

		i++;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	f103 0301 	add.w	r3, r3, #1
 80023f6:	60fb      	str	r3, [r7, #12]
 80023f8:	e013      	b.n	8002422 <toAscii+0x86>
	}
	else
	{
		lk[i] = '0' + abs(accel);
 80023fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	bfb8      	it	lt
 8002402:	425b      	neglt	r3, r3
 8002404:	b2db      	uxtb	r3, r3
 8002406:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800240a:	b2da      	uxtb	r2, r3
 800240c:	f240 53bc 	movw	r3, #1468	; 0x5bc
 8002410:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002414:	68f9      	ldr	r1, [r7, #12]
 8002416:	185b      	adds	r3, r3, r1
 8002418:	701a      	strb	r2, [r3, #0]

		i++;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	f103 0301 	add.w	r3, r3, #1
 8002420:	60fb      	str	r3, [r7, #12]
	}
	*index = i;
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	68fa      	ldr	r2, [r7, #12]
 8002426:	601a      	str	r2, [r3, #0]
}
 8002428:	f107 0714 	add.w	r7, r7, #20
 800242c:	46bd      	mov	sp, r7
 800242e:	bc80      	pop	{r7}
 8002430:	4770      	bx	lr
 8002432:	bf00      	nop

08002434 <calibrate>:

void calibrate(bool autoCalc)
{
 8002434:	b5b0      	push	{r4, r5, r7, lr}
 8002436:	b08c      	sub	sp, #48	; 0x30
 8002438:	af00      	add	r7, sp, #0
 800243a:	4603      	mov	r3, r0
 800243c:	71fb      	strb	r3, [r7, #7]
	uint8_t data[6] = {0, 0, 0, 0, 0, 0};
 800243e:	f04f 0300 	mov.w	r3, #0
 8002442:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8002446:	f04f 0300 	mov.w	r3, #0
 800244a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800244e:	f04f 0300 	mov.w	r3, #0
 8002452:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8002456:	f04f 0300 	mov.w	r3, #0
 800245a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800245e:	f04f 0300 	mov.w	r3, #0
 8002462:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 8002466:	f04f 0300 	mov.w	r3, #0
 800246a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t samples = 0;
 800246e:	f04f 0300 	mov.w	r3, #0
 8002472:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	int ii;
	int32_t aBiasRawTemp[3] = {0, 0, 0};
 8002476:	f04f 0300 	mov.w	r3, #0
 800247a:	61bb      	str	r3, [r7, #24]
 800247c:	f04f 0300 	mov.w	r3, #0
 8002480:	61fb      	str	r3, [r7, #28]
 8002482:	f04f 0300 	mov.w	r3, #0
 8002486:	623b      	str	r3, [r7, #32]
	int32_t gBiasRawTemp[3] = {0, 0, 0};
 8002488:	f04f 0300 	mov.w	r3, #0
 800248c:	60fb      	str	r3, [r7, #12]
 800248e:	f04f 0300 	mov.w	r3, #0
 8002492:	613b      	str	r3, [r7, #16]
 8002494:	f04f 0300 	mov.w	r3, #0
 8002498:	617b      	str	r3, [r7, #20]

	// Turn on FIFO and set threshold to 32 samples
	enableFIFO(TRUE);
 800249a:	f04f 0001 	mov.w	r0, #1
 800249e:	f7ff fd7d 	bl	8001f9c <enableFIFO>
	setFIFO(FIFO_THS, 0x1F);
 80024a2:	f04f 0001 	mov.w	r0, #1
 80024a6:	f04f 011f 	mov.w	r1, #31
 80024aa:	f7ff fd99 	bl	8001fe0 <setFIFO>
	/*while (samples < 29)
	{*/
		samples = (xgReadByte(FIFO_SRC) & 0x3F); // Read number of stored samples
 80024ae:	f04f 002f 	mov.w	r0, #47	; 0x2f
 80024b2:	f7ff f96d 	bl	8001790 <xgReadByte>
 80024b6:	4603      	mov	r3, r0
 80024b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80024bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
		samples = 10;
 80024c0:	f04f 030a 	mov.w	r3, #10
 80024c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	//}
	for(ii = 0; ii < samples ; ii++)
 80024c8:	f04f 0300 	mov.w	r3, #0
 80024cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80024ce:	e059      	b.n	8002584 <calibrate+0x150>
	{	// Read the gyro data stored in the FIFO
		readGyro1();
 80024d0:	f7ff fda6 	bl	8002020 <readGyro1>
		gBiasRawTemp[0] += gx;
 80024d4:	68fa      	ldr	r2, [r7, #12]
 80024d6:	f240 53ec 	movw	r3, #1516	; 0x5ec
 80024da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024de:	881b      	ldrh	r3, [r3, #0]
 80024e0:	b21b      	sxth	r3, r3
 80024e2:	18d3      	adds	r3, r2, r3
 80024e4:	60fb      	str	r3, [r7, #12]
		gBiasRawTemp[1] += gy;
 80024e6:	693a      	ldr	r2, [r7, #16]
 80024e8:	f240 03d0 	movw	r3, #208	; 0xd0
 80024ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024f0:	881b      	ldrh	r3, [r3, #0]
 80024f2:	b21b      	sxth	r3, r3
 80024f4:	18d3      	adds	r3, r2, r3
 80024f6:	613b      	str	r3, [r7, #16]
		gBiasRawTemp[2] += gz;
 80024f8:	697a      	ldr	r2, [r7, #20]
 80024fa:	f240 5360 	movw	r3, #1376	; 0x560
 80024fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002502:	881b      	ldrh	r3, [r3, #0]
 8002504:	b21b      	sxth	r3, r3
 8002506:	18d3      	adds	r3, r2, r3
 8002508:	617b      	str	r3, [r7, #20]

		readAccel1();
 800250a:	f7ff fe59 	bl	80021c0 <readAccel1>
		aBiasRawTemp[0] += ax;
 800250e:	69ba      	ldr	r2, [r7, #24]
 8002510:	f240 5328 	movw	r3, #1320	; 0x528
 8002514:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002518:	881b      	ldrh	r3, [r3, #0]
 800251a:	b21b      	sxth	r3, r3
 800251c:	18d3      	adds	r3, r2, r3
 800251e:	61bb      	str	r3, [r7, #24]
		aBiasRawTemp[1] += ay;
 8002520:	69fa      	ldr	r2, [r7, #28]
 8002522:	f240 53ee 	movw	r3, #1518	; 0x5ee
 8002526:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800252a:	881b      	ldrh	r3, [r3, #0]
 800252c:	b21b      	sxth	r3, r3
 800252e:	18d3      	adds	r3, r2, r3
 8002530:	61fb      	str	r3, [r7, #28]
		aBiasRawTemp[2] += az - (int16_t)(1./aRes); // Assumes sensor facing up!
 8002532:	6a3c      	ldr	r4, [r7, #32]
 8002534:	f240 03d2 	movw	r3, #210	; 0xd2
 8002538:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800253c:	881b      	ldrh	r3, [r3, #0]
 800253e:	b21d      	sxth	r5, r3
 8002540:	f240 532c 	movw	r3, #1324	; 0x52c
 8002544:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4618      	mov	r0, r3
 800254c:	f004 ff6c 	bl	8007428 <__aeabi_f2d>
 8002550:	4602      	mov	r2, r0
 8002552:	460b      	mov	r3, r1
 8002554:	f04f 0000 	mov.w	r0, #0
 8002558:	f04f 0100 	mov.w	r1, #0
 800255c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8002560:	f005 f8e0 	bl	8007724 <__aeabi_ddiv>
 8002564:	4602      	mov	r2, r0
 8002566:	460b      	mov	r3, r1
 8002568:	4610      	mov	r0, r2
 800256a:	4619      	mov	r1, r3
 800256c:	f005 fa4a 	bl	8007a04 <__aeabi_d2iz>
 8002570:	4603      	mov	r3, r0
 8002572:	b29b      	uxth	r3, r3
 8002574:	b21b      	sxth	r3, r3
 8002576:	1aeb      	subs	r3, r5, r3
 8002578:	18e3      	adds	r3, r4, r3
 800257a:	623b      	str	r3, [r7, #32]
	/*while (samples < 29)
	{*/
		samples = (xgReadByte(FIFO_SRC) & 0x3F); // Read number of stored samples
		samples = 10;
	//}
	for(ii = 0; ii < samples ; ii++)
 800257c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800257e:	f103 0301 	add.w	r3, r3, #1
 8002582:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002584:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8002588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800258a:	429a      	cmp	r2, r3
 800258c:	dca0      	bgt.n	80024d0 <calibrate+0x9c>
		readAccel1();
		aBiasRawTemp[0] += ax;
		aBiasRawTemp[1] += ay;
		aBiasRawTemp[2] += az - (int16_t)(1./aRes); // Assumes sensor facing up!
	}
	for (ii = 0; ii < 3; ii++)
 800258e:	f04f 0300 	mov.w	r3, #0
 8002592:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002594:	e055      	b.n	8002642 <calibrate+0x20e>
	{
		gBiasRaw[ii] = gBiasRawTemp[ii] / samples;
 8002596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002598:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800259c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80025a0:	18d3      	adds	r3, r2, r3
 80025a2:	f853 2c24 	ldr.w	r2, [r3, #-36]
 80025a6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80025aa:	fb92 f3f3 	sdiv	r3, r2, r3
 80025ae:	b299      	uxth	r1, r3
 80025b0:	f240 5348 	movw	r3, #1352	; 0x548
 80025b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80025ba:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		gBias[ii] = calcGyro(gBiasRaw[ii]);
 80025be:	f240 5348 	movw	r3, #1352	; 0x548
 80025c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80025c8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80025cc:	b21b      	sxth	r3, r3
 80025ce:	4618      	mov	r0, r3
 80025d0:	f000 fb12 	bl	8002bf8 <calcGyro>
 80025d4:	4602      	mov	r2, r0
 80025d6:	f240 53d0 	movw	r3, #1488	; 0x5d0
 80025da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025de:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80025e0:	ea4f 0181 	mov.w	r1, r1, lsl #2
 80025e4:	185b      	adds	r3, r3, r1
 80025e6:	601a      	str	r2, [r3, #0]
		aBiasRaw[ii] = aBiasRawTemp[ii] / samples;
 80025e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80025ee:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80025f2:	18d3      	adds	r3, r2, r3
 80025f4:	f853 2c18 	ldr.w	r2, [r3, #-24]
 80025f8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80025fc:	fb92 f3f3 	sdiv	r3, r2, r3
 8002600:	b299      	uxth	r1, r3
 8002602:	f240 5350 	movw	r3, #1360	; 0x550
 8002606:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800260a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800260c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		aBias[ii] = calcAccel(aBiasRaw[ii]);
 8002610:	f240 5350 	movw	r3, #1360	; 0x550
 8002614:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002618:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800261a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800261e:	b21b      	sxth	r3, r3
 8002620:	4618      	mov	r0, r3
 8002622:	f000 fb13 	bl	8002c4c <calcAccel>
 8002626:	4602      	mov	r2, r0
 8002628:	f240 0368 	movw	r3, #104	; 0x68
 800262c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002630:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002632:	ea4f 0181 	mov.w	r1, r1, lsl #2
 8002636:	185b      	adds	r3, r3, r1
 8002638:	601a      	str	r2, [r3, #0]
		readAccel1();
		aBiasRawTemp[0] += ax;
		aBiasRawTemp[1] += ay;
		aBiasRawTemp[2] += az - (int16_t)(1./aRes); // Assumes sensor facing up!
	}
	for (ii = 0; ii < 3; ii++)
 800263a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800263c:	f103 0301 	add.w	r3, r3, #1
 8002640:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002642:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002644:	2b02      	cmp	r3, #2
 8002646:	dda6      	ble.n	8002596 <calibrate+0x162>
		gBias[ii] = calcGyro(gBiasRaw[ii]);
		aBiasRaw[ii] = aBiasRawTemp[ii] / samples;
		aBias[ii] = calcAccel(aBiasRaw[ii]);
	}

	enableFIFO(FALSE);
 8002648:	f04f 0000 	mov.w	r0, #0
 800264c:	f7ff fca6 	bl	8001f9c <enableFIFO>
	setFIFO(FIFO_OFF, 0x00);
 8002650:	f04f 0000 	mov.w	r0, #0
 8002654:	f04f 0100 	mov.w	r1, #0
 8002658:	f7ff fcc2 	bl	8001fe0 <setFIFO>

	if (autoCalc) _autoCalc = TRUE;
 800265c:	79fb      	ldrb	r3, [r7, #7]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d006      	beq.n	8002670 <calibrate+0x23c>
 8002662:	f240 03b8 	movw	r3, #184	; 0xb8
 8002666:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800266a:	f04f 0201 	mov.w	r2, #1
 800266e:	701a      	strb	r2, [r3, #0]
}
 8002670:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8002674:	46bd      	mov	sp, r7
 8002676:	bdb0      	pop	{r4, r5, r7, pc}

08002678 <magAvailable>:

uint8_t magAvailable(lsm9ds1_axis axis)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b084      	sub	sp, #16
 800267c:	af00      	add	r7, sp, #0
 800267e:	4603      	mov	r3, r0
 8002680:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	status = mReadByte(STATUS_REG_M);
 8002682:	f04f 0027 	mov.w	r0, #39	; 0x27
 8002686:	f7ff f843 	bl	8001710 <mReadByte>
 800268a:	4603      	mov	r3, r0
 800268c:	73fb      	strb	r3, [r7, #15]

	return ((status & (1<<axis)) >> axis);
 800268e:	7bfa      	ldrb	r2, [r7, #15]
 8002690:	79fb      	ldrb	r3, [r7, #7]
 8002692:	f04f 0101 	mov.w	r1, #1
 8002696:	fa01 f303 	lsl.w	r3, r1, r3
 800269a:	401a      	ands	r2, r3
 800269c:	79fb      	ldrb	r3, [r7, #7]
 800269e:	fa42 f303 	asr.w	r3, r2, r3
 80026a2:	b2db      	uxtb	r3, r3
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	f107 0710 	add.w	r7, r7, #16
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop

080026b0 <readMag1>:

void readMag1(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b082      	sub	sp, #8
 80026b4:	af00      	add	r7, sp, #0
	//for(int kl = 0; kl < 10; kl++){
	uint8_t temp[6]; // We'll read six bytes from the mag into temp
	mReadBytes(OUT_X_L_M, temp, 6); // Read 6 bytes, beginning at OUT_X_L_M
 80026b6:	463b      	mov	r3, r7
 80026b8:	f04f 0028 	mov.w	r0, #40	; 0x28
 80026bc:	4619      	mov	r1, r3
 80026be:	f04f 0206 	mov.w	r2, #6
 80026c2:	f000 fe37 	bl	8003334 <mReadBytes>
	mx = (temp[1] << 8) | temp[0]; // Store x-axis values into mx
 80026c6:	787b      	ldrb	r3, [r7, #1]
 80026c8:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80026cc:	b29a      	uxth	r2, r3
 80026ce:	783b      	ldrb	r3, [r7, #0]
 80026d0:	4313      	orrs	r3, r2
 80026d2:	b29a      	uxth	r2, r3
 80026d4:	f240 53f0 	movw	r3, #1520	; 0x5f0
 80026d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026dc:	801a      	strh	r2, [r3, #0]
	my = (temp[3] << 8) | temp[2]; // Store y-axis values into my
 80026de:	78fb      	ldrb	r3, [r7, #3]
 80026e0:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80026e4:	b29a      	uxth	r2, r3
 80026e6:	78bb      	ldrb	r3, [r7, #2]
 80026e8:	4313      	orrs	r3, r2
 80026ea:	b29a      	uxth	r2, r3
 80026ec:	f240 4360 	movw	r3, #1120	; 0x460
 80026f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026f4:	801a      	strh	r2, [r3, #0]
	mz = (temp[5] << 8) | temp[4]; // Store z-axis values into mz
 80026f6:	797b      	ldrb	r3, [r7, #5]
 80026f8:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80026fc:	b29a      	uxth	r2, r3
 80026fe:	793b      	ldrb	r3, [r7, #4]
 8002700:	4313      	orrs	r3, r2
 8002702:	b29a      	uxth	r2, r3
 8002704:	f240 5370 	movw	r3, #1392	; 0x570
 8002708:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800270c:	801a      	strh	r2, [r3, #0]

	mx = calcMag(mx);
 800270e:	f240 53f0 	movw	r3, #1520	; 0x5f0
 8002712:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002716:	881b      	ldrh	r3, [r3, #0]
 8002718:	b21b      	sxth	r3, r3
 800271a:	4618      	mov	r0, r3
 800271c:	f000 f92c 	bl	8002978 <calcMag>
 8002720:	ee07 0a90 	vmov	s15, r0
 8002724:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002728:	ee17 3a90 	vmov	r3, s15
 800272c:	b29a      	uxth	r2, r3
 800272e:	f240 53f0 	movw	r3, #1520	; 0x5f0
 8002732:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002736:	801a      	strh	r2, [r3, #0]
	my = calcMag(my);
 8002738:	f240 4360 	movw	r3, #1120	; 0x460
 800273c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002740:	881b      	ldrh	r3, [r3, #0]
 8002742:	b21b      	sxth	r3, r3
 8002744:	4618      	mov	r0, r3
 8002746:	f000 f917 	bl	8002978 <calcMag>
 800274a:	ee07 0a90 	vmov	s15, r0
 800274e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002752:	ee17 3a90 	vmov	r3, s15
 8002756:	b29a      	uxth	r2, r3
 8002758:	f240 4360 	movw	r3, #1120	; 0x460
 800275c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002760:	801a      	strh	r2, [r3, #0]
	mz = calcMag(mz);
 8002762:	f240 5370 	movw	r3, #1392	; 0x570
 8002766:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800276a:	881b      	ldrh	r3, [r3, #0]
 800276c:	b21b      	sxth	r3, r3
 800276e:	4618      	mov	r0, r3
 8002770:	f000 f902 	bl	8002978 <calcMag>
 8002774:	ee07 0a90 	vmov	s15, r0
 8002778:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800277c:	ee17 3a90 	vmov	r3, s15
 8002780:	b29a      	uxth	r2, r3
 8002782:	f240 5370 	movw	r3, #1392	; 0x570
 8002786:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800278a:	801a      	strh	r2, [r3, #0]
	/*}*/


}
 800278c:	f107 0708 	add.w	r7, r7, #8
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}

08002794 <calibrateMag>:

void calibrateMag(bool loadIn)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b08a      	sub	sp, #40	; 0x28
 8002798:	af00      	add	r7, sp, #0
 800279a:	4603      	mov	r3, r0
 800279c:	71fb      	strb	r3, [r7, #7]
	int i, j;
	int16_t magMin[3] = {0, 0, 0};
 800279e:	f04f 0300 	mov.w	r3, #0
 80027a2:	833b      	strh	r3, [r7, #24]
 80027a4:	f04f 0300 	mov.w	r3, #0
 80027a8:	837b      	strh	r3, [r7, #26]
 80027aa:	f04f 0300 	mov.w	r3, #0
 80027ae:	83bb      	strh	r3, [r7, #28]
	int16_t magMax[3] = {0, 0, 0}; // The road warrior
 80027b0:	f04f 0300 	mov.w	r3, #0
 80027b4:	823b      	strh	r3, [r7, #16]
 80027b6:	f04f 0300 	mov.w	r3, #0
 80027ba:	827b      	strh	r3, [r7, #18]
 80027bc:	f04f 0300 	mov.w	r3, #0
 80027c0:	82bb      	strh	r3, [r7, #20]

	for (i=0; i<128; i++)
 80027c2:	f04f 0300 	mov.w	r3, #0
 80027c6:	627b      	str	r3, [r7, #36]	; 0x24
 80027c8:	e07c      	b.n	80028c4 <calibrateMag+0x130>
	{
		//tu nie wiem
		while (!magAvailable(i))
 80027ca:	bf00      	nop
 80027cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ce:	b2db      	uxtb	r3, r3
 80027d0:	4618      	mov	r0, r3
 80027d2:	f7ff ff51 	bl	8002678 <magAvailable>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d0f7      	beq.n	80027cc <calibrateMag+0x38>
			;
		readMag1();
 80027dc:	f7ff ff68 	bl	80026b0 <readMag1>
		int16_t magTemp[3] = {0, 0, 0};
 80027e0:	f04f 0300 	mov.w	r3, #0
 80027e4:	813b      	strh	r3, [r7, #8]
 80027e6:	f04f 0300 	mov.w	r3, #0
 80027ea:	817b      	strh	r3, [r7, #10]
 80027ec:	f04f 0300 	mov.w	r3, #0
 80027f0:	81bb      	strh	r3, [r7, #12]
		magTemp[0] = mx;
 80027f2:	f240 53f0 	movw	r3, #1520	; 0x5f0
 80027f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027fa:	881b      	ldrh	r3, [r3, #0]
 80027fc:	813b      	strh	r3, [r7, #8]
		magTemp[1] = my;
 80027fe:	f240 4360 	movw	r3, #1120	; 0x460
 8002802:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002806:	881b      	ldrh	r3, [r3, #0]
 8002808:	817b      	strh	r3, [r7, #10]
		magTemp[2] = mz;
 800280a:	f240 5370 	movw	r3, #1392	; 0x570
 800280e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002812:	881b      	ldrh	r3, [r3, #0]
 8002814:	81bb      	strh	r3, [r7, #12]
		for (j = 0; j < 3; j++)
 8002816:	f04f 0300 	mov.w	r3, #0
 800281a:	623b      	str	r3, [r7, #32]
 800281c:	e04b      	b.n	80028b6 <calibrateMag+0x122>
		{
			if (magTemp[j] > magMax[j]) magMax[j] = magTemp[j];
 800281e:	6a3b      	ldr	r3, [r7, #32]
 8002820:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002824:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002828:	18cb      	adds	r3, r1, r3
 800282a:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 800282e:	6a3b      	ldr	r3, [r7, #32]
 8002830:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002834:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002838:	18cb      	adds	r3, r1, r3
 800283a:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800283e:	b212      	sxth	r2, r2
 8002840:	b21b      	sxth	r3, r3
 8002842:	429a      	cmp	r2, r3
 8002844:	dd0f      	ble.n	8002866 <calibrateMag+0xd2>
 8002846:	6a3b      	ldr	r3, [r7, #32]
 8002848:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800284c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002850:	18d3      	adds	r3, r2, r3
 8002852:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 8002856:	6a3b      	ldr	r3, [r7, #32]
 8002858:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800285c:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002860:	18cb      	adds	r3, r1, r3
 8002862:	f823 2c18 	strh.w	r2, [r3, #-24]
			if (magTemp[j] < magMin[j]) magMin[j] = magTemp[j];
 8002866:	6a3b      	ldr	r3, [r7, #32]
 8002868:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800286c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002870:	18d3      	adds	r3, r2, r3
 8002872:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 8002876:	6a3b      	ldr	r3, [r7, #32]
 8002878:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800287c:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002880:	18cb      	adds	r3, r1, r3
 8002882:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8002886:	b212      	sxth	r2, r2
 8002888:	b21b      	sxth	r3, r3
 800288a:	429a      	cmp	r2, r3
 800288c:	da0f      	bge.n	80028ae <calibrateMag+0x11a>
 800288e:	6a3b      	ldr	r3, [r7, #32]
 8002890:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002894:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002898:	18d3      	adds	r3, r2, r3
 800289a:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 800289e:	6a3b      	ldr	r3, [r7, #32]
 80028a0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80028a4:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80028a8:	18cb      	adds	r3, r1, r3
 80028aa:	f823 2c10 	strh.w	r2, [r3, #-16]
		readMag1();
		int16_t magTemp[3] = {0, 0, 0};
		magTemp[0] = mx;
		magTemp[1] = my;
		magTemp[2] = mz;
		for (j = 0; j < 3; j++)
 80028ae:	6a3b      	ldr	r3, [r7, #32]
 80028b0:	f103 0301 	add.w	r3, r3, #1
 80028b4:	623b      	str	r3, [r7, #32]
 80028b6:	6a3b      	ldr	r3, [r7, #32]
 80028b8:	2b02      	cmp	r3, #2
 80028ba:	ddb0      	ble.n	800281e <calibrateMag+0x8a>
{
	int i, j;
	int16_t magMin[3] = {0, 0, 0};
	int16_t magMax[3] = {0, 0, 0}; // The road warrior

	for (i=0; i<128; i++)
 80028bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028be:	f103 0301 	add.w	r3, r3, #1
 80028c2:	627b      	str	r3, [r7, #36]	; 0x24
 80028c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c6:	2b7f      	cmp	r3, #127	; 0x7f
 80028c8:	f77f af7f 	ble.w	80027ca <calibrateMag+0x36>
		{
			if (magTemp[j] > magMax[j]) magMax[j] = magTemp[j];
			if (magTemp[j] < magMin[j]) magMin[j] = magTemp[j];
		}
	}
	for (j = 0; j < 3; j++)
 80028cc:	f04f 0300 	mov.w	r3, #0
 80028d0:	623b      	str	r3, [r7, #32]
 80028d2:	e049      	b.n	8002968 <calibrateMag+0x1d4>
	{
		mBiasRaw[j] = (magMax[j] + magMin[j]) / 2;
 80028d4:	6a3b      	ldr	r3, [r7, #32]
 80028d6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80028da:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80028de:	18d3      	adds	r3, r2, r3
 80028e0:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80028e4:	b21a      	sxth	r2, r3
 80028e6:	6a3b      	ldr	r3, [r7, #32]
 80028e8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80028ec:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80028f0:	18cb      	adds	r3, r1, r3
 80028f2:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 80028f6:	b21b      	sxth	r3, r3
 80028f8:	18d3      	adds	r3, r2, r3
 80028fa:	ea4f 72d3 	mov.w	r2, r3, lsr #31
 80028fe:	18d3      	adds	r3, r2, r3
 8002900:	ea4f 0363 	mov.w	r3, r3, asr #1
 8002904:	b299      	uxth	r1, r3
 8002906:	f240 0374 	movw	r3, #116	; 0x74
 800290a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800290e:	6a3a      	ldr	r2, [r7, #32]
 8002910:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		mBias[j] = calcMag(mBiasRaw[j]);
 8002914:	f240 0374 	movw	r3, #116	; 0x74
 8002918:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800291c:	6a3a      	ldr	r2, [r7, #32]
 800291e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002922:	b21b      	sxth	r3, r3
 8002924:	4618      	mov	r0, r3
 8002926:	f000 f827 	bl	8002978 <calcMag>
 800292a:	4602      	mov	r2, r0
 800292c:	f240 6334 	movw	r3, #1588	; 0x634
 8002930:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002934:	6a39      	ldr	r1, [r7, #32]
 8002936:	ea4f 0181 	mov.w	r1, r1, lsl #2
 800293a:	185b      	adds	r3, r3, r1
 800293c:	601a      	str	r2, [r3, #0]
		if (loadIn)
 800293e:	79fb      	ldrb	r3, [r7, #7]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d00d      	beq.n	8002960 <calibrateMag+0x1cc>
			magOffset(j, mBiasRaw[j]);
 8002944:	6a3b      	ldr	r3, [r7, #32]
 8002946:	b2da      	uxtb	r2, r3
 8002948:	f240 0374 	movw	r3, #116	; 0x74
 800294c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002950:	6a39      	ldr	r1, [r7, #32]
 8002952:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002956:	b21b      	sxth	r3, r3
 8002958:	4610      	mov	r0, r2
 800295a:	4619      	mov	r1, r3
 800295c:	f000 f836 	bl	80029cc <magOffset>
		{
			if (magTemp[j] > magMax[j]) magMax[j] = magTemp[j];
			if (magTemp[j] < magMin[j]) magMin[j] = magTemp[j];
		}
	}
	for (j = 0; j < 3; j++)
 8002960:	6a3b      	ldr	r3, [r7, #32]
 8002962:	f103 0301 	add.w	r3, r3, #1
 8002966:	623b      	str	r3, [r7, #32]
 8002968:	6a3b      	ldr	r3, [r7, #32]
 800296a:	2b02      	cmp	r3, #2
 800296c:	ddb2      	ble.n	80028d4 <calibrateMag+0x140>
		mBiasRaw[j] = (magMax[j] + magMin[j]) / 2;
		mBias[j] = calcMag(mBiasRaw[j]);
		if (loadIn)
			magOffset(j, mBiasRaw[j]);
	}
}
 800296e:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop

08002978 <calcMag>:

float calcMag(int16_t mag)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b082      	sub	sp, #8
 800297c:	af00      	add	r7, sp, #0
 800297e:	4603      	mov	r3, r0
 8002980:	80fb      	strh	r3, [r7, #6]
	// Return the mag raw reading times our pre-calculated Gs / (ADC tick):
	return ceil(mRes * mag);
 8002982:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002986:	ee07 3a90 	vmov	s15, r3
 800298a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800298e:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8002992:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002996:	edd3 7a00 	vldr	s15, [r3]
 800299a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800299e:	ee17 0a90 	vmov	r0, s15
 80029a2:	f004 fd41 	bl	8007428 <__aeabi_f2d>
 80029a6:	4602      	mov	r2, r0
 80029a8:	460b      	mov	r3, r1
 80029aa:	4610      	mov	r0, r2
 80029ac:	4619      	mov	r1, r3
 80029ae:	f004 faf7 	bl	8006fa0 <ceil>
 80029b2:	4602      	mov	r2, r0
 80029b4:	460b      	mov	r3, r1
 80029b6:	4610      	mov	r0, r2
 80029b8:	4619      	mov	r1, r3
 80029ba:	f005 f84b 	bl	8007a54 <__aeabi_d2f>
 80029be:	4603      	mov	r3, r0
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	f107 0708 	add.w	r7, r7, #8
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop

080029cc <magOffset>:

void magOffset(uint8_t axis, int16_t offset)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b084      	sub	sp, #16
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	4602      	mov	r2, r0
 80029d4:	460b      	mov	r3, r1
 80029d6:	71fa      	strb	r2, [r7, #7]
 80029d8:	80bb      	strh	r3, [r7, #4]
	if (axis > 2)
 80029da:	79fb      	ldrb	r3, [r7, #7]
 80029dc:	2b02      	cmp	r3, #2
 80029de:	d821      	bhi.n	8002a24 <magOffset+0x58>
		return;
	uint8_t msb, lsb;
	msb = (offset & 0xFF00) >> 8;
 80029e0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80029e4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80029e8:	ea4f 2323 	mov.w	r3, r3, asr #8
 80029ec:	73fb      	strb	r3, [r7, #15]
	lsb = offset & 0x00FF;
 80029ee:	88bb      	ldrh	r3, [r7, #4]
 80029f0:	73bb      	strb	r3, [r7, #14]
	mWriteByte(OFFSET_X_REG_L_M + (2 * axis), lsb);
 80029f2:	79fb      	ldrb	r3, [r7, #7]
 80029f4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	f103 0305 	add.w	r3, r3, #5
 80029fe:	b2da      	uxtb	r2, r3
 8002a00:	7bbb      	ldrb	r3, [r7, #14]
 8002a02:	4610      	mov	r0, r2
 8002a04:	4619      	mov	r1, r3
 8002a06:	f7ff faa9 	bl	8001f5c <mWriteByte>
	mWriteByte(OFFSET_X_REG_H_M + (2 * axis), msb);
 8002a0a:	79fb      	ldrb	r3, [r7, #7]
 8002a0c:	f103 0303 	add.w	r3, r3, #3
 8002a10:	b2db      	uxtb	r3, r3
 8002a12:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002a16:	b2da      	uxtb	r2, r3
 8002a18:	7bfb      	ldrb	r3, [r7, #15]
 8002a1a:	4610      	mov	r0, r2
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	f7ff fa9d 	bl	8001f5c <mWriteByte>
 8002a22:	e000      	b.n	8002a26 <magOffset+0x5a>
}

void magOffset(uint8_t axis, int16_t offset)
{
	if (axis > 2)
		return;
 8002a24:	bf00      	nop
	uint8_t msb, lsb;
	msb = (offset & 0xFF00) >> 8;
	lsb = offset & 0x00FF;
	mWriteByte(OFFSET_X_REG_L_M + (2 * axis), lsb);
	mWriteByte(OFFSET_X_REG_H_M + (2 * axis), msb);
}
 8002a26:	f107 0710 	add.w	r7, r7, #16
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop

08002a30 <accelAvailable>:

uint8_t accelAvailable(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b082      	sub	sp, #8
 8002a34:	af00      	add	r7, sp, #0
	uint8_t status = xgReadByte(STATUS_REG_1);
 8002a36:	f04f 0027 	mov.w	r0, #39	; 0x27
 8002a3a:	f7fe fea9 	bl	8001790 <xgReadByte>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	71fb      	strb	r3, [r7, #7]

	return (status & (1<<0));
 8002a42:	79fb      	ldrb	r3, [r7, #7]
 8002a44:	f003 0301 	and.w	r3, r3, #1
 8002a48:	b2db      	uxtb	r3, r3
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f107 0708 	add.w	r7, r7, #8
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}

08002a54 <gyroAvailable>:

uint8_t gyroAvailable(void)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
	uint8_t status = xgReadByte(STATUS_REG_1);
 8002a5a:	f04f 0027 	mov.w	r0, #39	; 0x27
 8002a5e:	f7fe fe97 	bl	8001790 <xgReadByte>
 8002a62:	4603      	mov	r3, r0
 8002a64:	71fb      	strb	r3, [r7, #7]

	return ((status & (1<<1)) >> 1);
 8002a66:	79fb      	ldrb	r3, [r7, #7]
 8002a68:	f003 0302 	and.w	r3, r3, #2
 8002a6c:	ea4f 0363 	mov.w	r3, r3, asr #1
 8002a70:	b2db      	uxtb	r3, r3
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	f107 0708 	add.w	r7, r7, #8
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}

08002a7c <tempAvailable>:

uint8_t tempAvailable(void)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b082      	sub	sp, #8
 8002a80:	af00      	add	r7, sp, #0
	uint8_t status = xgReadByte(STATUS_REG_1);
 8002a82:	f04f 0027 	mov.w	r0, #39	; 0x27
 8002a86:	f7fe fe83 	bl	8001790 <xgReadByte>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	71fb      	strb	r3, [r7, #7]

	return ((status & (1<<2)) >> 2);
 8002a8e:	79fb      	ldrb	r3, [r7, #7]
 8002a90:	f003 0304 	and.w	r3, r3, #4
 8002a94:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8002a98:	b2db      	uxtb	r3, r3
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f107 0708 	add.w	r7, r7, #8
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}

08002aa4 <readAccel>:

int16_t readAccel(lsm9ds1_axis axis)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b084      	sub	sp, #16
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	4603      	mov	r3, r0
 8002aac:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[2];
	int16_t value;
	xgReadBytes(OUT_X_L_XL + (2 * axis), temp, 2);
 8002aae:	79fb      	ldrb	r3, [r7, #7]
 8002ab0:	f103 0314 	add.w	r3, r3, #20
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002aba:	b2da      	uxtb	r2, r3
 8002abc:	f107 030c 	add.w	r3, r7, #12
 8002ac0:	4610      	mov	r0, r2
 8002ac2:	4619      	mov	r1, r3
 8002ac4:	f04f 0202 	mov.w	r2, #2
 8002ac8:	f7fe fe94 	bl	80017f4 <xgReadBytes>
	value = (temp[1] << 8) | temp[0];
 8002acc:	7b7b      	ldrb	r3, [r7, #13]
 8002ace:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002ad2:	b29a      	uxth	r2, r3
 8002ad4:	7b3b      	ldrb	r3, [r7, #12]
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	81fb      	strh	r3, [r7, #14]

	if (_autoCalc)
 8002ada:	f240 03b8 	movw	r3, #184	; 0xb8
 8002ade:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ae2:	781b      	ldrb	r3, [r3, #0]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d00b      	beq.n	8002b00 <readAccel+0x5c>
		value -= aBiasRaw[axis];
 8002ae8:	89fa      	ldrh	r2, [r7, #14]
 8002aea:	79f9      	ldrb	r1, [r7, #7]
 8002aec:	f240 5350 	movw	r3, #1360	; 0x550
 8002af0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002af4:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002af8:	b29b      	uxth	r3, r3
 8002afa:	1ad3      	subs	r3, r2, r3
 8002afc:	b29b      	uxth	r3, r3
 8002afe:	81fb      	strh	r3, [r7, #14]

	return value;
 8002b00:	89fb      	ldrh	r3, [r7, #14]
 8002b02:	b21b      	sxth	r3, r3
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	f107 0710 	add.w	r7, r7, #16
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop

08002b10 <readMag>:

int16_t readMag(lsm9ds1_axis axis)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	4603      	mov	r3, r0
 8002b18:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[2];
	mReadBytes(OUT_X_L_M + (2 * axis), temp, 2);
 8002b1a:	79fb      	ldrb	r3, [r7, #7]
 8002b1c:	f103 0314 	add.w	r3, r3, #20
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002b26:	b2da      	uxtb	r2, r3
 8002b28:	f107 030c 	add.w	r3, r7, #12
 8002b2c:	4610      	mov	r0, r2
 8002b2e:	4619      	mov	r1, r3
 8002b30:	f04f 0202 	mov.w	r2, #2
 8002b34:	f000 fbfe 	bl	8003334 <mReadBytes>
	return (temp[1] << 8) | temp[0];
 8002b38:	7b7b      	ldrb	r3, [r7, #13]
 8002b3a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002b3e:	b29a      	uxth	r2, r3
 8002b40:	7b3b      	ldrb	r3, [r7, #12]
 8002b42:	4313      	orrs	r3, r2
 8002b44:	b29b      	uxth	r3, r3
 8002b46:	b21b      	sxth	r3, r3
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f107 0710 	add.w	r7, r7, #16
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop

08002b54 <readTemp>:

void readTemp(void)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
	uint8_t temp[2]; // We'll read two bytes from the temperature sensor into temp
	xgReadBytes(OUT_TEMP_L, temp, 2); // Read 2 bytes, beginning at OUT_TEMP_L
 8002b5a:	f107 0304 	add.w	r3, r7, #4
 8002b5e:	f04f 0015 	mov.w	r0, #21
 8002b62:	4619      	mov	r1, r3
 8002b64:	f04f 0202 	mov.w	r2, #2
 8002b68:	f7fe fe44 	bl	80017f4 <xgReadBytes>
	temperature = ((int16_t)temp[1] << 8) | temp[0];
 8002b6c:	797b      	ldrb	r3, [r7, #5]
 8002b6e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002b72:	b29a      	uxth	r2, r3
 8002b74:	793b      	ldrb	r3, [r7, #4]
 8002b76:	4313      	orrs	r3, r2
 8002b78:	b29a      	uxth	r2, r3
 8002b7a:	f240 4358 	movw	r3, #1112	; 0x458
 8002b7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b82:	801a      	strh	r2, [r3, #0]
}
 8002b84:	f107 0708 	add.w	r7, r7, #8
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}

08002b8c <readGyro>:

int16_t readGyro(lsm9ds1_axis axis)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b084      	sub	sp, #16
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	4603      	mov	r3, r0
 8002b94:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[2];
	int16_t value;

	xgReadBytes(OUT_X_L_G + (2 * axis), temp, 2);
 8002b96:	79fb      	ldrb	r3, [r7, #7]
 8002b98:	f103 030c 	add.w	r3, r3, #12
 8002b9c:	b2db      	uxtb	r3, r3
 8002b9e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002ba2:	b2da      	uxtb	r2, r3
 8002ba4:	f107 030c 	add.w	r3, r7, #12
 8002ba8:	4610      	mov	r0, r2
 8002baa:	4619      	mov	r1, r3
 8002bac:	f04f 0202 	mov.w	r2, #2
 8002bb0:	f7fe fe20 	bl	80017f4 <xgReadBytes>

	value = (temp[1] << 8) | temp[0];
 8002bb4:	7b7b      	ldrb	r3, [r7, #13]
 8002bb6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002bba:	b29a      	uxth	r2, r3
 8002bbc:	7b3b      	ldrb	r3, [r7, #12]
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	81fb      	strh	r3, [r7, #14]

	if (_autoCalc)
 8002bc2:	f240 03b8 	movw	r3, #184	; 0xb8
 8002bc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d00b      	beq.n	8002be8 <readGyro+0x5c>
		value -= gBiasRaw[axis];
 8002bd0:	89fa      	ldrh	r2, [r7, #14]
 8002bd2:	79f9      	ldrb	r1, [r7, #7]
 8002bd4:	f240 5348 	movw	r3, #1352	; 0x548
 8002bd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bdc:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002be0:	b29b      	uxth	r3, r3
 8002be2:	1ad3      	subs	r3, r2, r3
 8002be4:	b29b      	uxth	r3, r3
 8002be6:	81fb      	strh	r3, [r7, #14]

	return value;
 8002be8:	89fb      	ldrh	r3, [r7, #14]
 8002bea:	b21b      	sxth	r3, r3
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	f107 0710 	add.w	r7, r7, #16
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	bf00      	nop

08002bf8 <calcGyro>:

float calcGyro(int16_t gyro)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b082      	sub	sp, #8
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	4603      	mov	r3, r0
 8002c00:	80fb      	strh	r3, [r7, #6]
	// Return the gyro raw reading times our pre-calculated DPS / (ADC tick):
	return round(gRes * gyro);
 8002c02:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c06:	ee07 3a90 	vmov	s15, r3
 8002c0a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c0e:	f240 536c 	movw	r3, #1388	; 0x56c
 8002c12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c16:	edd3 7a00 	vldr	s15, [r3]
 8002c1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c1e:	ee17 0a90 	vmov	r0, s15
 8002c22:	f004 fc01 	bl	8007428 <__aeabi_f2d>
 8002c26:	4602      	mov	r2, r0
 8002c28:	460b      	mov	r3, r1
 8002c2a:	4610      	mov	r0, r2
 8002c2c:	4619      	mov	r1, r3
 8002c2e:	f004 fa47 	bl	80070c0 <round>
 8002c32:	4602      	mov	r2, r0
 8002c34:	460b      	mov	r3, r1
 8002c36:	4610      	mov	r0, r2
 8002c38:	4619      	mov	r1, r3
 8002c3a:	f004 ff0b 	bl	8007a54 <__aeabi_d2f>
 8002c3e:	4603      	mov	r3, r0
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	f107 0708 	add.w	r7, r7, #8
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop

08002c4c <calcAccel>:

float calcAccel(int16_t accel)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b082      	sub	sp, #8
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	4603      	mov	r3, r0
 8002c54:	80fb      	strh	r3, [r7, #6]
	// Return the accel raw reading times our pre-calculated g's / (ADC tick):
	return round(aRes * accel);
 8002c56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c5a:	ee07 3a90 	vmov	s15, r3
 8002c5e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c62:	f240 532c 	movw	r3, #1324	; 0x52c
 8002c66:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c6a:	edd3 7a00 	vldr	s15, [r3]
 8002c6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c72:	ee17 0a90 	vmov	r0, s15
 8002c76:	f004 fbd7 	bl	8007428 <__aeabi_f2d>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	460b      	mov	r3, r1
 8002c7e:	4610      	mov	r0, r2
 8002c80:	4619      	mov	r1, r3
 8002c82:	f004 fa1d 	bl	80070c0 <round>
 8002c86:	4602      	mov	r2, r0
 8002c88:	460b      	mov	r3, r1
 8002c8a:	4610      	mov	r0, r2
 8002c8c:	4619      	mov	r1, r3
 8002c8e:	f004 fee1 	bl	8007a54 <__aeabi_d2f>
 8002c92:	4603      	mov	r3, r0
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	f107 0708 	add.w	r7, r7, #8
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop

08002ca0 <setGyroScale>:


void setGyroScale(uint16_t gScl)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b084      	sub	sp, #16
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	80fb      	strh	r3, [r7, #6]
	// Read current value of CTRL_REG1_G:
	uint8_t ctrl1RegValue = xgReadByte(CTRL_REG1_G);
 8002caa:	f04f 0010 	mov.w	r0, #16
 8002cae:	f7fe fd6f 	bl	8001790 <xgReadByte>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	73fb      	strb	r3, [r7, #15]
	// Mask out scale bits (3 & 4):
	ctrl1RegValue &= 0xE7;
 8002cb6:	7bfb      	ldrb	r3, [r7, #15]
 8002cb8:	f023 0318 	bic.w	r3, r3, #24
 8002cbc:	73fb      	strb	r3, [r7, #15]
	switch (gScl)
 8002cbe:	88fb      	ldrh	r3, [r7, #6]
 8002cc0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002cc4:	d003      	beq.n	8002cce <setGyroScale+0x2e>
 8002cc6:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002cca:	d00c      	beq.n	8002ce6 <setGyroScale+0x46>
 8002ccc:	e017      	b.n	8002cfe <setGyroScale+0x5e>
	{
		case 500:
			ctrl1RegValue |= (0x1 << 3);
 8002cce:	7bfb      	ldrb	r3, [r7, #15]
 8002cd0:	f043 0308 	orr.w	r3, r3, #8
 8002cd4:	73fb      	strb	r3, [r7, #15]
			settings.gyro.scale = 500;
 8002cd6:	f240 038c 	movw	r3, #140	; 0x8c
 8002cda:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002cde:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002ce2:	80da      	strh	r2, [r3, #6]
			break;
 8002ce4:	e013      	b.n	8002d0e <setGyroScale+0x6e>
		case 2000:
			ctrl1RegValue |= (0x3 << 3);
 8002ce6:	7bfb      	ldrb	r3, [r7, #15]
 8002ce8:	f043 0318 	orr.w	r3, r3, #24
 8002cec:	73fb      	strb	r3, [r7, #15]
			settings.gyro.scale = 2000;
 8002cee:	f240 038c 	movw	r3, #140	; 0x8c
 8002cf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002cf6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002cfa:	80da      	strh	r2, [r3, #6]
			break;
 8002cfc:	e007      	b.n	8002d0e <setGyroScale+0x6e>
		default: // Otherwise we'll set it to 245 dps (0x0 << 4)
			settings.gyro.scale = 245;
 8002cfe:	f240 038c 	movw	r3, #140	; 0x8c
 8002d02:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002d06:	f04f 02f5 	mov.w	r2, #245	; 0xf5
 8002d0a:	80da      	strh	r2, [r3, #6]
			break;
 8002d0c:	bf00      	nop
	}
	xgWriteByte(CTRL_REG1_G, ctrl1RegValue);
 8002d0e:	7bfb      	ldrb	r3, [r7, #15]
 8002d10:	f04f 0010 	mov.w	r0, #16
 8002d14:	4619      	mov	r1, r3
 8002d16:	f7fe ff55 	bl	8001bc4 <xgWriteByte>

	calcgRes();
 8002d1a:	f7fe fbe7 	bl	80014ec <calcgRes>
}
 8002d1e:	f107 0710 	add.w	r7, r7, #16
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop

08002d28 <setAccelScale>:

void setAccelScale(uint8_t aScl)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b084      	sub	sp, #16
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	4603      	mov	r3, r0
 8002d30:	71fb      	strb	r3, [r7, #7]
	// We need to preserve the other bytes in CTRL_REG6_XL. So, first read it:
	uint8_t tempRegValue = xgReadByte(CTRL_REG6_XL);
 8002d32:	f04f 0020 	mov.w	r0, #32
 8002d36:	f7fe fd2b 	bl	8001790 <xgReadByte>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	73fb      	strb	r3, [r7, #15]
	// Mask out accel scale bits:
	tempRegValue &= 0xE7;
 8002d3e:	7bfb      	ldrb	r3, [r7, #15]
 8002d40:	f023 0318 	bic.w	r3, r3, #24
 8002d44:	73fb      	strb	r3, [r7, #15]

	switch (aScl)
 8002d46:	79fb      	ldrb	r3, [r7, #7]
 8002d48:	2b08      	cmp	r3, #8
 8002d4a:	d00f      	beq.n	8002d6c <setAccelScale+0x44>
 8002d4c:	2b10      	cmp	r3, #16
 8002d4e:	d019      	beq.n	8002d84 <setAccelScale+0x5c>
 8002d50:	2b04      	cmp	r3, #4
 8002d52:	d123      	bne.n	8002d9c <setAccelScale+0x74>
	{
		case 4:
			tempRegValue |= (0x2 << 3);
 8002d54:	7bfb      	ldrb	r3, [r7, #15]
 8002d56:	f043 0310 	orr.w	r3, r3, #16
 8002d5a:	73fb      	strb	r3, [r7, #15]
			settings.accel.scale = 4;
 8002d5c:	f240 038c 	movw	r3, #140	; 0x8c
 8002d60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002d64:	f04f 0204 	mov.w	r2, #4
 8002d68:	75da      	strb	r2, [r3, #23]
			break;
 8002d6a:	e01f      	b.n	8002dac <setAccelScale+0x84>
		case 8:
			tempRegValue |= (0x3 << 3);
 8002d6c:	7bfb      	ldrb	r3, [r7, #15]
 8002d6e:	f043 0318 	orr.w	r3, r3, #24
 8002d72:	73fb      	strb	r3, [r7, #15]
			settings.accel.scale = 8;
 8002d74:	f240 038c 	movw	r3, #140	; 0x8c
 8002d78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002d7c:	f04f 0208 	mov.w	r2, #8
 8002d80:	75da      	strb	r2, [r3, #23]
			break;
 8002d82:	e013      	b.n	8002dac <setAccelScale+0x84>
		case 16:
			tempRegValue |= (0x1 << 3);
 8002d84:	7bfb      	ldrb	r3, [r7, #15]
 8002d86:	f043 0308 	orr.w	r3, r3, #8
 8002d8a:	73fb      	strb	r3, [r7, #15]
			settings.accel.scale = 16;
 8002d8c:	f240 038c 	movw	r3, #140	; 0x8c
 8002d90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002d94:	f04f 0210 	mov.w	r2, #16
 8002d98:	75da      	strb	r2, [r3, #23]
			break;
 8002d9a:	e007      	b.n	8002dac <setAccelScale+0x84>
		default: // Otherwise it'll be set to 2g (0x0 << 3)
			settings.accel.scale = 2;
 8002d9c:	f240 038c 	movw	r3, #140	; 0x8c
 8002da0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002da4:	f04f 0202 	mov.w	r2, #2
 8002da8:	75da      	strb	r2, [r3, #23]
			break;
 8002daa:	bf00      	nop
	}
	xgWriteByte(CTRL_REG6_XL, tempRegValue);
 8002dac:	7bfb      	ldrb	r3, [r7, #15]
 8002dae:	f04f 0020 	mov.w	r0, #32
 8002db2:	4619      	mov	r1, r3
 8002db4:	f7fe ff06 	bl	8001bc4 <xgWriteByte>

	// Then calculate a new aRes, which relies on aScale being set correctly:
	calcaRes();
 8002db8:	f7fe fbb2 	bl	8001520 <calcaRes>
}
 8002dbc:	f107 0710 	add.w	r7, r7, #16
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}

08002dc4 <setMagScale>:

void setMagScale(uint8_t mScl)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b084      	sub	sp, #16
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	4603      	mov	r3, r0
 8002dcc:	71fb      	strb	r3, [r7, #7]
	// We need to preserve the other bytes in CTRL_REG6_XM. So, first read it:
	uint8_t temp = mReadByte(CTRL_REG2_M);
 8002dce:	f04f 0021 	mov.w	r0, #33	; 0x21
 8002dd2:	f7fe fc9d 	bl	8001710 <mReadByte>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	73fb      	strb	r3, [r7, #15]
	// Then mask out the mag scale bits:
	temp &= 0xFF^(0x3 << 5);
 8002dda:	7bfb      	ldrb	r3, [r7, #15]
 8002ddc:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8002de0:	73fb      	strb	r3, [r7, #15]

	switch (mScl)
 8002de2:	79fb      	ldrb	r3, [r7, #7]
 8002de4:	2b0c      	cmp	r3, #12
 8002de6:	d010      	beq.n	8002e0a <setMagScale+0x46>
 8002de8:	2b10      	cmp	r3, #16
 8002dea:	d01b      	beq.n	8002e24 <setMagScale+0x60>
 8002dec:	2b08      	cmp	r3, #8
 8002dee:	d126      	bne.n	8002e3e <setMagScale+0x7a>
	{
		case 8:
			temp |= (0x1 << 5);
 8002df0:	7bfb      	ldrb	r3, [r7, #15]
 8002df2:	f043 0320 	orr.w	r3, r3, #32
 8002df6:	73fb      	strb	r3, [r7, #15]
			settings.mag.scale = 8;
 8002df8:	f240 038c 	movw	r3, #140	; 0x8c
 8002dfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e00:	f04f 0208 	mov.w	r2, #8
 8002e04:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 8002e08:	e022      	b.n	8002e50 <setMagScale+0x8c>
		case 12:
			temp |= (0x2 << 5);
 8002e0a:	7bfb      	ldrb	r3, [r7, #15]
 8002e0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e10:	73fb      	strb	r3, [r7, #15]
			settings.mag.scale = 12;
 8002e12:	f240 038c 	movw	r3, #140	; 0x8c
 8002e16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e1a:	f04f 020c 	mov.w	r2, #12
 8002e1e:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 8002e22:	e015      	b.n	8002e50 <setMagScale+0x8c>
		case 16:
			temp |= (0x3 << 5);
 8002e24:	7bfb      	ldrb	r3, [r7, #15]
 8002e26:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002e2a:	73fb      	strb	r3, [r7, #15]
			settings.mag.scale = 16;
 8002e2c:	f240 038c 	movw	r3, #140	; 0x8c
 8002e30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e34:	f04f 0210 	mov.w	r2, #16
 8002e38:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 8002e3c:	e008      	b.n	8002e50 <setMagScale+0x8c>
		default: // Otherwise we'll default to 4 gauss (00)
			settings.mag.scale = 4;
 8002e3e:	f240 038c 	movw	r3, #140	; 0x8c
 8002e42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e46:	f04f 0204 	mov.w	r2, #4
 8002e4a:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 8002e4e:	bf00      	nop
	}

	// And write the new register value back into CTRL_REG6_XM:
	mWriteByte(CTRL_REG2_M, temp);
 8002e50:	7bfb      	ldrb	r3, [r7, #15]
 8002e52:	f04f 0021 	mov.w	r0, #33	; 0x21
 8002e56:	4619      	mov	r1, r3
 8002e58:	f7ff f880 	bl	8001f5c <mWriteByte>

	// We've updated the sensor, but we also need to update our class variables
	// First update mScale:
	//mScale = mScl;
	// Then calculate a new mRes, which relies on mScale being set correctly:
	calcmRes();
 8002e5c:	f7fe fb7a 	bl	8001554 <calcmRes>
}
 8002e60:	f107 0710 	add.w	r7, r7, #16
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}

08002e68 <setGyroODR>:

void setGyroODR(uint8_t gRate)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b084      	sub	sp, #16
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	4603      	mov	r3, r0
 8002e70:	71fb      	strb	r3, [r7, #7]
	// Only do this if gRate is not 0 (which would disable the gyro)
	if ((gRate & 0x07) != 0)
 8002e72:	79fb      	ldrb	r3, [r7, #7]
 8002e74:	f003 0307 	and.w	r3, r3, #7
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d020      	beq.n	8002ebe <setGyroODR+0x56>
	{
		// We need to preserve the other bytes in CTRL_REG1_G. So, first read it:
		uint8_t temp = xgReadByte(CTRL_REG1_G);
 8002e7c:	f04f 0010 	mov.w	r0, #16
 8002e80:	f7fe fc86 	bl	8001790 <xgReadByte>
 8002e84:	4603      	mov	r3, r0
 8002e86:	73fb      	strb	r3, [r7, #15]
		// Then mask out the gyro ODR bits:
		temp &= 0xFF^(0x7 << 5);
 8002e88:	7bfb      	ldrb	r3, [r7, #15]
 8002e8a:	f003 031f 	and.w	r3, r3, #31
 8002e8e:	73fb      	strb	r3, [r7, #15]
		temp |= (gRate & 0x07) << 5;
 8002e90:	79fb      	ldrb	r3, [r7, #7]
 8002e92:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8002e96:	b2da      	uxtb	r2, r3
 8002e98:	7bfb      	ldrb	r3, [r7, #15]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	73fb      	strb	r3, [r7, #15]
		// Update our settings struct
		settings.gyro.sampleRate = gRate & 0x07;
 8002ea0:	79fb      	ldrb	r3, [r7, #7]
 8002ea2:	f003 0307 	and.w	r3, r3, #7
 8002ea6:	b2da      	uxtb	r2, r3
 8002ea8:	f240 038c 	movw	r3, #140	; 0x8c
 8002eac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002eb0:	721a      	strb	r2, [r3, #8]
		// And write the new register value back into CTRL_REG1_G:
		xgWriteByte(CTRL_REG1_G, temp);
 8002eb2:	7bfb      	ldrb	r3, [r7, #15]
 8002eb4:	f04f 0010 	mov.w	r0, #16
 8002eb8:	4619      	mov	r1, r3
 8002eba:	f7fe fe83 	bl	8001bc4 <xgWriteByte>
	}
}
 8002ebe:	f107 0710 	add.w	r7, r7, #16
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop

08002ec8 <setAccelODR>:

void setAccelODR(uint8_t aRate)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b084      	sub	sp, #16
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	4603      	mov	r3, r0
 8002ed0:	71fb      	strb	r3, [r7, #7]
	// Only do this if aRate is not 0 (which would disable the accel)
	if ((aRate & 0x07) != 0)
 8002ed2:	79fb      	ldrb	r3, [r7, #7]
 8002ed4:	f003 0307 	and.w	r3, r3, #7
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d020      	beq.n	8002f1e <setAccelODR+0x56>
	{
		// We need to preserve the other bytes in CTRL_REG1_XM. So, first read it:
		uint8_t temp = xgReadByte(CTRL_REG6_XL);
 8002edc:	f04f 0020 	mov.w	r0, #32
 8002ee0:	f7fe fc56 	bl	8001790 <xgReadByte>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	73fb      	strb	r3, [r7, #15]
		// Then mask out the accel ODR bits:
		temp &= 0x1F;
 8002ee8:	7bfb      	ldrb	r3, [r7, #15]
 8002eea:	f003 031f 	and.w	r3, r3, #31
 8002eee:	73fb      	strb	r3, [r7, #15]
		// Then shift in our new ODR bits:
		temp |= ((aRate & 0x07) << 5);
 8002ef0:	79fb      	ldrb	r3, [r7, #7]
 8002ef2:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8002ef6:	b2da      	uxtb	r2, r3
 8002ef8:	7bfb      	ldrb	r3, [r7, #15]
 8002efa:	4313      	orrs	r3, r2
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	73fb      	strb	r3, [r7, #15]
		settings.accel.sampleRate = aRate & 0x07;
 8002f00:	79fb      	ldrb	r3, [r7, #7]
 8002f02:	f003 0307 	and.w	r3, r3, #7
 8002f06:	b2da      	uxtb	r2, r3
 8002f08:	f240 038c 	movw	r3, #140	; 0x8c
 8002f0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f10:	761a      	strb	r2, [r3, #24]
		// And write the new register value back into CTRL_REG1_XM:
		xgWriteByte(CTRL_REG6_XL, temp);
 8002f12:	7bfb      	ldrb	r3, [r7, #15]
 8002f14:	f04f 0020 	mov.w	r0, #32
 8002f18:	4619      	mov	r1, r3
 8002f1a:	f7fe fe53 	bl	8001bc4 <xgWriteByte>
	}
}
 8002f1e:	f107 0710 	add.w	r7, r7, #16
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	bf00      	nop

08002f28 <setMagODR>:

void setMagODR(uint8_t mRate)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b084      	sub	sp, #16
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	4603      	mov	r3, r0
 8002f30:	71fb      	strb	r3, [r7, #7]
	// We need to preserve the other bytes in CTRL_REG5_XM. So, first read it:
	uint8_t temp = mReadByte(CTRL_REG1_M);
 8002f32:	f04f 0020 	mov.w	r0, #32
 8002f36:	f7fe fbeb 	bl	8001710 <mReadByte>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	73fb      	strb	r3, [r7, #15]
	// Then mask out the mag ODR bits:
	temp &= 0xFF^(0x7 << 2);
 8002f3e:	7bfb      	ldrb	r3, [r7, #15]
 8002f40:	f023 031c 	bic.w	r3, r3, #28
 8002f44:	73fb      	strb	r3, [r7, #15]
	// Then shift in our new ODR bits:
	temp |= ((mRate & 0x07) << 2);
 8002f46:	79fb      	ldrb	r3, [r7, #7]
 8002f48:	f003 0307 	and.w	r3, r3, #7
 8002f4c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002f50:	b2da      	uxtb	r2, r3
 8002f52:	7bfb      	ldrb	r3, [r7, #15]
 8002f54:	4313      	orrs	r3, r2
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	73fb      	strb	r3, [r7, #15]
	settings.mag.sampleRate = mRate & 0x07;
 8002f5a:	79fb      	ldrb	r3, [r7, #7]
 8002f5c:	f003 0307 	and.w	r3, r3, #7
 8002f60:	b2da      	uxtb	r2, r3
 8002f62:	f240 038c 	movw	r3, #140	; 0x8c
 8002f66:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f6a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	// And write the new register value back into CTRL_REG5_XM:
	mWriteByte(CTRL_REG1_M, temp);
 8002f6e:	7bfb      	ldrb	r3, [r7, #15]
 8002f70:	f04f 0020 	mov.w	r0, #32
 8002f74:	4619      	mov	r1, r3
 8002f76:	f7fe fff1 	bl	8001f5c <mWriteByte>
}
 8002f7a:	f107 0710 	add.w	r7, r7, #16
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}
 8002f82:	bf00      	nop

08002f84 <configInt>:

void configInt(interrupt_select interupt, uint8_t generator, h_lactive activeLow, pp_od pushPull)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b084      	sub	sp, #16
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	71f8      	strb	r0, [r7, #7]
 8002f8c:	71b9      	strb	r1, [r7, #6]
 8002f8e:	717a      	strb	r2, [r7, #5]
 8002f90:	713b      	strb	r3, [r7, #4]
	// Write to INT1_CTRL or INT2_CTRL. [interupt] should already be one of
	// those two values.
	// [generator] should be an OR'd list of values from the interrupt_generators enum
	xgWriteByte(interupt, generator);
 8002f92:	79fa      	ldrb	r2, [r7, #7]
 8002f94:	79bb      	ldrb	r3, [r7, #6]
 8002f96:	4610      	mov	r0, r2
 8002f98:	4619      	mov	r1, r3
 8002f9a:	f7fe fe13 	bl	8001bc4 <xgWriteByte>

	// Configure CTRL_REG8
	uint8_t temp;
	temp = xgReadByte(CTRL_REG8);
 8002f9e:	f04f 0022 	mov.w	r0, #34	; 0x22
 8002fa2:	f7fe fbf5 	bl	8001790 <xgReadByte>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	73fb      	strb	r3, [r7, #15]

	if (activeLow) temp |= (1<<5);
 8002faa:	797b      	ldrb	r3, [r7, #5]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d004      	beq.n	8002fba <configInt+0x36>
 8002fb0:	7bfb      	ldrb	r3, [r7, #15]
 8002fb2:	f043 0320 	orr.w	r3, r3, #32
 8002fb6:	73fb      	strb	r3, [r7, #15]
 8002fb8:	e003      	b.n	8002fc2 <configInt+0x3e>
	else temp &= ~(1<<5);
 8002fba:	7bfb      	ldrb	r3, [r7, #15]
 8002fbc:	f023 0320 	bic.w	r3, r3, #32
 8002fc0:	73fb      	strb	r3, [r7, #15]

	if (pushPull) temp &= ~(1<<4);
 8002fc2:	793b      	ldrb	r3, [r7, #4]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d004      	beq.n	8002fd2 <configInt+0x4e>
 8002fc8:	7bfb      	ldrb	r3, [r7, #15]
 8002fca:	f023 0310 	bic.w	r3, r3, #16
 8002fce:	73fb      	strb	r3, [r7, #15]
 8002fd0:	e003      	b.n	8002fda <configInt+0x56>
	else temp |= (1<<4);
 8002fd2:	7bfb      	ldrb	r3, [r7, #15]
 8002fd4:	f043 0310 	orr.w	r3, r3, #16
 8002fd8:	73fb      	strb	r3, [r7, #15]

	xgWriteByte(CTRL_REG8, temp);
 8002fda:	7bfb      	ldrb	r3, [r7, #15]
 8002fdc:	f04f 0022 	mov.w	r0, #34	; 0x22
 8002fe0:	4619      	mov	r1, r3
 8002fe2:	f7fe fdef 	bl	8001bc4 <xgWriteByte>
}
 8002fe6:	f107 0710 	add.w	r7, r7, #16
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop

08002ff0 <configInactivity>:


void configInactivity(uint8_t duration, uint8_t threshold, bool sleepOn)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b084      	sub	sp, #16
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	4613      	mov	r3, r2
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	71fa      	strb	r2, [r7, #7]
 8002ffc:	460a      	mov	r2, r1
 8002ffe:	71ba      	strb	r2, [r7, #6]
 8003000:	717b      	strb	r3, [r7, #5]
	uint8_t temp = 0;
 8003002:	f04f 0300 	mov.w	r3, #0
 8003006:	73fb      	strb	r3, [r7, #15]

	temp = threshold & 0x7F;
 8003008:	79bb      	ldrb	r3, [r7, #6]
 800300a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800300e:	73fb      	strb	r3, [r7, #15]
	if (sleepOn) temp |= (1<<7);
 8003010:	797b      	ldrb	r3, [r7, #5]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d003      	beq.n	800301e <configInactivity+0x2e>
 8003016:	7bfb      	ldrb	r3, [r7, #15]
 8003018:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800301c:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(ACT_THS, temp);
 800301e:	7bfb      	ldrb	r3, [r7, #15]
 8003020:	f04f 0004 	mov.w	r0, #4
 8003024:	4619      	mov	r1, r3
 8003026:	f7fe fdcd 	bl	8001bc4 <xgWriteByte>

	xgWriteByte(ACT_DUR, duration);
 800302a:	79fb      	ldrb	r3, [r7, #7]
 800302c:	f04f 0005 	mov.w	r0, #5
 8003030:	4619      	mov	r1, r3
 8003032:	f7fe fdc7 	bl	8001bc4 <xgWriteByte>
}
 8003036:	f107 0710 	add.w	r7, r7, #16
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop

08003040 <getInactivity>:


uint8_t getInactivity(void)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b082      	sub	sp, #8
 8003044:	af00      	add	r7, sp, #0
	uint8_t temp = xgReadByte(STATUS_REG_0);
 8003046:	f04f 0017 	mov.w	r0, #23
 800304a:	f7fe fba1 	bl	8001790 <xgReadByte>
 800304e:	4603      	mov	r3, r0
 8003050:	71fb      	strb	r3, [r7, #7]
	temp &= (0x10);
 8003052:	79fb      	ldrb	r3, [r7, #7]
 8003054:	f003 0310 	and.w	r3, r3, #16
 8003058:	71fb      	strb	r3, [r7, #7]
	return temp;
 800305a:	79fb      	ldrb	r3, [r7, #7]
}
 800305c:	4618      	mov	r0, r3
 800305e:	f107 0708 	add.w	r7, r7, #8
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop

08003068 <configAccelInt>:

void configAccelInt(uint8_t generator, bool andInterrupts)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b084      	sub	sp, #16
 800306c:	af00      	add	r7, sp, #0
 800306e:	4602      	mov	r2, r0
 8003070:	460b      	mov	r3, r1
 8003072:	71fa      	strb	r2, [r7, #7]
 8003074:	71bb      	strb	r3, [r7, #6]
	// Use variables from accel_interrupt_generator, OR'd together to create
	// the [generator]value.
	uint8_t temp = generator;
 8003076:	79fb      	ldrb	r3, [r7, #7]
 8003078:	73fb      	strb	r3, [r7, #15]
	if (andInterrupts) temp |= 0x80;
 800307a:	79bb      	ldrb	r3, [r7, #6]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d003      	beq.n	8003088 <configAccelInt+0x20>
 8003080:	7bfb      	ldrb	r3, [r7, #15]
 8003082:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003086:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_CFG_XL, temp);
 8003088:	7bfb      	ldrb	r3, [r7, #15]
 800308a:	f04f 0006 	mov.w	r0, #6
 800308e:	4619      	mov	r1, r3
 8003090:	f7fe fd98 	bl	8001bc4 <xgWriteByte>
}
 8003094:	f107 0710 	add.w	r7, r7, #16
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}

0800309c <configAccelThs>:

void configAccelThs(uint8_t threshold, lsm9ds1_axis axis, uint8_t duration, bool wait)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b084      	sub	sp, #16
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	71f8      	strb	r0, [r7, #7]
 80030a4:	71b9      	strb	r1, [r7, #6]
 80030a6:	717a      	strb	r2, [r7, #5]
 80030a8:	713b      	strb	r3, [r7, #4]
	// Write threshold value to INT_GEN_THS_?_XL.
	// axis will be 0, 1, or 2 (x, y, z respectively)
	xgWriteByte(INT_GEN_THS_X_XL + axis, threshold);
 80030aa:	79bb      	ldrb	r3, [r7, #6]
 80030ac:	f103 0307 	add.w	r3, r3, #7
 80030b0:	b2da      	uxtb	r2, r3
 80030b2:	79fb      	ldrb	r3, [r7, #7]
 80030b4:	4610      	mov	r0, r2
 80030b6:	4619      	mov	r1, r3
 80030b8:	f7fe fd84 	bl	8001bc4 <xgWriteByte>

	// Write duration and wait to INT_GEN_DUR_XL
	uint8_t temp;
	temp = (duration & 0x7F);
 80030bc:	797b      	ldrb	r3, [r7, #5]
 80030be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80030c2:	73fb      	strb	r3, [r7, #15]
	if (wait) temp |= 0x80;
 80030c4:	793b      	ldrb	r3, [r7, #4]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d003      	beq.n	80030d2 <configAccelThs+0x36>
 80030ca:	7bfb      	ldrb	r3, [r7, #15]
 80030cc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80030d0:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_DUR_XL, temp);
 80030d2:	7bfb      	ldrb	r3, [r7, #15]
 80030d4:	f04f 000a 	mov.w	r0, #10
 80030d8:	4619      	mov	r1, r3
 80030da:	f7fe fd73 	bl	8001bc4 <xgWriteByte>
}
 80030de:	f107 0710 	add.w	r7, r7, #16
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}
 80030e6:	bf00      	nop

080030e8 <getAccelIntSrc>:

uint8_t getAccelIntSrc(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af00      	add	r7, sp, #0
	uint8_t intSrc = xgReadByte(INT_GEN_SRC_XL);
 80030ee:	f04f 0026 	mov.w	r0, #38	; 0x26
 80030f2:	f7fe fb4d 	bl	8001790 <xgReadByte>
 80030f6:	4603      	mov	r3, r0
 80030f8:	71fb      	strb	r3, [r7, #7]

	// Check if the IA_XL (interrupt active) bit is set
	if (intSrc & (1<<6))
 80030fa:	79fb      	ldrb	r3, [r7, #7]
 80030fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003100:	2b00      	cmp	r3, #0
 8003102:	d004      	beq.n	800310e <getAccelIntSrc+0x26>
	{
		return (intSrc & 0x3F);
 8003104:	79fb      	ldrb	r3, [r7, #7]
 8003106:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800310a:	b2db      	uxtb	r3, r3
 800310c:	e001      	b.n	8003112 <getAccelIntSrc+0x2a>
	}

	return 0;
 800310e:	f04f 0300 	mov.w	r3, #0
}
 8003112:	4618      	mov	r0, r3
 8003114:	f107 0708 	add.w	r7, r7, #8
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}

0800311c <configGyroInt>:

void configGyroInt(uint8_t generator, bool aoi, bool latch)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b084      	sub	sp, #16
 8003120:	af00      	add	r7, sp, #0
 8003122:	4613      	mov	r3, r2
 8003124:	4602      	mov	r2, r0
 8003126:	71fa      	strb	r2, [r7, #7]
 8003128:	460a      	mov	r2, r1
 800312a:	71ba      	strb	r2, [r7, #6]
 800312c:	717b      	strb	r3, [r7, #5]
	// Use variables from accel_interrupt_generator, OR'd together to create
	// the [generator]value.
	uint8_t temp = generator;
 800312e:	79fb      	ldrb	r3, [r7, #7]
 8003130:	73fb      	strb	r3, [r7, #15]
	if (aoi) temp |= 0x80;
 8003132:	79bb      	ldrb	r3, [r7, #6]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d003      	beq.n	8003140 <configGyroInt+0x24>
 8003138:	7bfb      	ldrb	r3, [r7, #15]
 800313a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800313e:	73fb      	strb	r3, [r7, #15]
	if (latch) temp |= 0x40;
 8003140:	797b      	ldrb	r3, [r7, #5]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d003      	beq.n	800314e <configGyroInt+0x32>
 8003146:	7bfb      	ldrb	r3, [r7, #15]
 8003148:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800314c:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_CFG_G, temp);
 800314e:	7bfb      	ldrb	r3, [r7, #15]
 8003150:	f04f 0030 	mov.w	r0, #48	; 0x30
 8003154:	4619      	mov	r1, r3
 8003156:	f7fe fd35 	bl	8001bc4 <xgWriteByte>
}
 800315a:	f107 0710 	add.w	r7, r7, #16
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop

08003164 <configGyroThs>:


void configGyroThs(int16_t threshold, lsm9ds1_axis axis, uint8_t duration, bool wait)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b084      	sub	sp, #16
 8003168:	af00      	add	r7, sp, #0
 800316a:	80f8      	strh	r0, [r7, #6]
 800316c:	7179      	strb	r1, [r7, #5]
 800316e:	713a      	strb	r2, [r7, #4]
 8003170:	70fb      	strb	r3, [r7, #3]
	uint8_t buffer[2];
	buffer[0] = (threshold & 0x7F00) >> 8;
 8003172:	88fb      	ldrh	r3, [r7, #6]
 8003174:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8003178:	ea4f 2323 	mov.w	r3, r3, asr #8
 800317c:	b2db      	uxtb	r3, r3
 800317e:	733b      	strb	r3, [r7, #12]
	buffer[1] = (threshold & 0x00FF);
 8003180:	88fb      	ldrh	r3, [r7, #6]
 8003182:	b2db      	uxtb	r3, r3
 8003184:	737b      	strb	r3, [r7, #13]
	// Write threshold value to INT_GEN_THS_?H_G and  INT_GEN_THS_?L_G.
	// axis will be 0, 1, or 2 (x, y, z respectively)
	xgWriteByte(INT_GEN_THS_XH_G + (axis * 2), buffer[0]);
 8003186:	797b      	ldrb	r3, [r7, #5]
 8003188:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800318c:	b2db      	uxtb	r3, r3
 800318e:	f103 0331 	add.w	r3, r3, #49	; 0x31
 8003192:	b2da      	uxtb	r2, r3
 8003194:	7b3b      	ldrb	r3, [r7, #12]
 8003196:	4610      	mov	r0, r2
 8003198:	4619      	mov	r1, r3
 800319a:	f7fe fd13 	bl	8001bc4 <xgWriteByte>
	xgWriteByte(INT_GEN_THS_XH_G + 1 + (axis * 2), buffer[1]);
 800319e:	797b      	ldrb	r3, [r7, #5]
 80031a0:	f103 0319 	add.w	r3, r3, #25
 80031a4:	b2db      	uxtb	r3, r3
 80031a6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80031aa:	b2da      	uxtb	r2, r3
 80031ac:	7b7b      	ldrb	r3, [r7, #13]
 80031ae:	4610      	mov	r0, r2
 80031b0:	4619      	mov	r1, r3
 80031b2:	f7fe fd07 	bl	8001bc4 <xgWriteByte>

	// Write duration and wait to INT_GEN_DUR_XL
	uint8_t temp;
	temp = (duration & 0x7F);
 80031b6:	793b      	ldrb	r3, [r7, #4]
 80031b8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80031bc:	73fb      	strb	r3, [r7, #15]
	if (wait) temp |= 0x80;
 80031be:	78fb      	ldrb	r3, [r7, #3]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d003      	beq.n	80031cc <configGyroThs+0x68>
 80031c4:	7bfb      	ldrb	r3, [r7, #15]
 80031c6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80031ca:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_DUR_G, temp);
 80031cc:	7bfb      	ldrb	r3, [r7, #15]
 80031ce:	f04f 0037 	mov.w	r0, #55	; 0x37
 80031d2:	4619      	mov	r1, r3
 80031d4:	f7fe fcf6 	bl	8001bc4 <xgWriteByte>
}
 80031d8:	f107 0710 	add.w	r7, r7, #16
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}

080031e0 <getGyroIntSrc>:


uint8_t getGyroIntSrc()
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b082      	sub	sp, #8
 80031e4:	af00      	add	r7, sp, #0
	uint8_t intSrc = xgReadByte(INT_GEN_SRC_G);
 80031e6:	f04f 0014 	mov.w	r0, #20
 80031ea:	f7fe fad1 	bl	8001790 <xgReadByte>
 80031ee:	4603      	mov	r3, r0
 80031f0:	71fb      	strb	r3, [r7, #7]

	// Check if the IA_G (interrupt active) bit is set
	if (intSrc & (1<<6))
 80031f2:	79fb      	ldrb	r3, [r7, #7]
 80031f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d004      	beq.n	8003206 <getGyroIntSrc+0x26>
	{
		return (intSrc & 0x3F);
 80031fc:	79fb      	ldrb	r3, [r7, #7]
 80031fe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003202:	b2db      	uxtb	r3, r3
 8003204:	e001      	b.n	800320a <getGyroIntSrc+0x2a>
	}

	return 0;
 8003206:	f04f 0300 	mov.w	r3, #0
}
 800320a:	4618      	mov	r0, r3
 800320c:	f107 0708 	add.w	r7, r7, #8
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}

08003214 <configMagInt>:


void configMagInt(uint8_t generator, h_lactive activeLow, bool latch)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b084      	sub	sp, #16
 8003218:	af00      	add	r7, sp, #0
 800321a:	4613      	mov	r3, r2
 800321c:	4602      	mov	r2, r0
 800321e:	71fa      	strb	r2, [r7, #7]
 8003220:	460a      	mov	r2, r1
 8003222:	71ba      	strb	r2, [r7, #6]
 8003224:	717b      	strb	r3, [r7, #5]
	// Mask out non-generator bits (0-4)
	uint8_t config = (generator & 0xE0);
 8003226:	79fb      	ldrb	r3, [r7, #7]
 8003228:	f023 031f 	bic.w	r3, r3, #31
 800322c:	73fb      	strb	r3, [r7, #15]
	// IEA bit is 0 for active-low, 1 for active-high.
	if (activeLow == INT_ACTIVE_HIGH) config |= (1<<2);
 800322e:	79bb      	ldrb	r3, [r7, #6]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d103      	bne.n	800323c <configMagInt+0x28>
 8003234:	7bfb      	ldrb	r3, [r7, #15]
 8003236:	f043 0304 	orr.w	r3, r3, #4
 800323a:	73fb      	strb	r3, [r7, #15]
	// IEL bit is 0 for latched, 1 for not-latched
	if (!latch) config |= (1<<1);
 800323c:	797b      	ldrb	r3, [r7, #5]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d103      	bne.n	800324a <configMagInt+0x36>
 8003242:	7bfb      	ldrb	r3, [r7, #15]
 8003244:	f043 0302 	orr.w	r3, r3, #2
 8003248:	73fb      	strb	r3, [r7, #15]
	// As long as we have at least 1 generator, enable the interrupt
	if (generator != 0) config |= (1<<0);
 800324a:	79fb      	ldrb	r3, [r7, #7]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d003      	beq.n	8003258 <configMagInt+0x44>
 8003250:	7bfb      	ldrb	r3, [r7, #15]
 8003252:	f043 0301 	orr.w	r3, r3, #1
 8003256:	73fb      	strb	r3, [r7, #15]

	mWriteByte(INT_CFG_M, config);
 8003258:	7bfb      	ldrb	r3, [r7, #15]
 800325a:	f04f 0030 	mov.w	r0, #48	; 0x30
 800325e:	4619      	mov	r1, r3
 8003260:	f7fe fe7c 	bl	8001f5c <mWriteByte>
}
 8003264:	f107 0710 	add.w	r7, r7, #16
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}

0800326c <configMagThs>:


void configMagThs(uint16_t threshold)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b082      	sub	sp, #8
 8003270:	af00      	add	r7, sp, #0
 8003272:	4603      	mov	r3, r0
 8003274:	80fb      	strh	r3, [r7, #6]
	// Write high eight bits of [threshold] to INT_THS_H_M
	mWriteByte(INT_THS_H_M, (uint8_t)((threshold & 0x7F00) >> 8));
 8003276:	88fb      	ldrh	r3, [r7, #6]
 8003278:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 800327c:	ea4f 2323 	mov.w	r3, r3, asr #8
 8003280:	b2db      	uxtb	r3, r3
 8003282:	f04f 0033 	mov.w	r0, #51	; 0x33
 8003286:	4619      	mov	r1, r3
 8003288:	f7fe fe68 	bl	8001f5c <mWriteByte>
	// Write low eight bits of [threshold] to INT_THS_L_M
	mWriteByte(INT_THS_L_M, (uint8_t)(threshold & 0x00FF));
 800328c:	88fb      	ldrh	r3, [r7, #6]
 800328e:	b2db      	uxtb	r3, r3
 8003290:	f04f 0032 	mov.w	r0, #50	; 0x32
 8003294:	4619      	mov	r1, r3
 8003296:	f7fe fe61 	bl	8001f5c <mWriteByte>
}
 800329a:	f107 0708 	add.w	r7, r7, #8
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop

080032a4 <getMagIntSrc>:

uint8_t getMagIntSrc(void)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b082      	sub	sp, #8
 80032a8:	af00      	add	r7, sp, #0
	uint8_t intSrc = mReadByte(INT_SRC_M);
 80032aa:	f04f 0030 	mov.w	r0, #48	; 0x30
 80032ae:	f7fe fa2f 	bl	8001710 <mReadByte>
 80032b2:	4603      	mov	r3, r0
 80032b4:	71fb      	strb	r3, [r7, #7]

	// Check if the INT (interrupt active) bit is set
	if (intSrc & (1<<0))
 80032b6:	79fb      	ldrb	r3, [r7, #7]
 80032b8:	f003 0301 	and.w	r3, r3, #1
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d004      	beq.n	80032ca <getMagIntSrc+0x26>
	{
		return (intSrc & 0xFE);
 80032c0:	79fb      	ldrb	r3, [r7, #7]
 80032c2:	f023 0301 	bic.w	r3, r3, #1
 80032c6:	b2db      	uxtb	r3, r3
 80032c8:	e001      	b.n	80032ce <getMagIntSrc+0x2a>
	}

	return 0;
 80032ca:	f04f 0300 	mov.w	r3, #0
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	f107 0708 	add.w	r7, r7, #8
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}

080032d8 <sleepGyro>:

void sleepGyro(bool enable)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b084      	sub	sp, #16
 80032dc:	af00      	add	r7, sp, #0
 80032de:	4603      	mov	r3, r0
 80032e0:	71fb      	strb	r3, [r7, #7]
	uint8_t temp = xgReadByte(CTRL_REG9);
 80032e2:	f04f 0023 	mov.w	r0, #35	; 0x23
 80032e6:	f7fe fa53 	bl	8001790 <xgReadByte>
 80032ea:	4603      	mov	r3, r0
 80032ec:	73fb      	strb	r3, [r7, #15]
	if (enable) temp |= (1<<6);
 80032ee:	79fb      	ldrb	r3, [r7, #7]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d004      	beq.n	80032fe <sleepGyro+0x26>
 80032f4:	7bfb      	ldrb	r3, [r7, #15]
 80032f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80032fa:	73fb      	strb	r3, [r7, #15]
 80032fc:	e003      	b.n	8003306 <sleepGyro+0x2e>
	else temp &= ~(1<<6);
 80032fe:	7bfb      	ldrb	r3, [r7, #15]
 8003300:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003304:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(CTRL_REG9, temp);
 8003306:	7bfb      	ldrb	r3, [r7, #15]
 8003308:	f04f 0023 	mov.w	r0, #35	; 0x23
 800330c:	4619      	mov	r1, r3
 800330e:	f7fe fc59 	bl	8001bc4 <xgWriteByte>
}
 8003312:	f107 0710 	add.w	r7, r7, #16
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}
 800331a:	bf00      	nop

0800331c <getFIFOSamples>:


uint8_t getFIFOSamples(void)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	af00      	add	r7, sp, #0
	return (xgReadByte(FIFO_SRC) & 0x3F);
 8003320:	f04f 002f 	mov.w	r0, #47	; 0x2f
 8003324:	f7fe fa34 	bl	8001790 <xgReadByte>
 8003328:	4603      	mov	r3, r0
 800332a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800332e:	b2db      	uxtb	r3, r3
}
 8003330:	4618      	mov	r0, r3
 8003332:	bd80      	pop	{r7, pc}

08003334 <mReadBytes>:


void mReadBytes(uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0
 800333a:	6039      	str	r1, [r7, #0]
 800333c:	4613      	mov	r3, r2
 800333e:	4602      	mov	r2, r0
 8003340:	71fa      	strb	r2, [r7, #7]
 8003342:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, read multiple bytes using the
	// accelerometer-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8003344:	f240 038c 	movw	r3, #140	; 0x8c
 8003348:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800334c:	781b      	ldrb	r3, [r3, #0]
 800334e:	2b01      	cmp	r3, #1
 8003350:	d10c      	bne.n	800336c <mReadBytes+0x38>
		I2CreadBytes(_mAddress, subAddress, dest, count);
 8003352:	f240 5330 	movw	r3, #1328	; 0x530
 8003356:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800335a:	7819      	ldrb	r1, [r3, #0]
 800335c:	79fa      	ldrb	r2, [r7, #7]
 800335e:	79bb      	ldrb	r3, [r7, #6]
 8003360:	4608      	mov	r0, r1
 8003362:	4611      	mov	r1, r2
 8003364:	683a      	ldr	r2, [r7, #0]
 8003366:	f7fe fa79 	bl	800185c <I2CreadBytes>
 800336a:	e012      	b.n	8003392 <mReadBytes+0x5e>
	else if (settings.device.commInterface == IMU_MODE_SPI)
 800336c:	f240 038c 	movw	r3, #140	; 0x8c
 8003370:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003374:	781b      	ldrb	r3, [r3, #0]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d10b      	bne.n	8003392 <mReadBytes+0x5e>
		SPIreadBytes(_mAddress, subAddress, dest, count);
 800337a:	f240 5330 	movw	r3, #1328	; 0x530
 800337e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003382:	7819      	ldrb	r1, [r3, #0]
 8003384:	79fa      	ldrb	r2, [r7, #7]
 8003386:	79bb      	ldrb	r3, [r7, #6]
 8003388:	4608      	mov	r0, r1
 800338a:	4611      	mov	r1, r2
 800338c:	683a      	ldr	r2, [r7, #0]
 800338e:	f7fe fb39 	bl	8001a04 <SPIreadBytes>
}
 8003392:	f107 0708 	add.w	r7, r7, #8
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}
 800339a:	bf00      	nop

0800339c <myDelay>:

void myDelay(volatile unsigned int delay)
{
 800339c:	b480      	push	{r7}
 800339e:	b085      	sub	sp, #20
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
	volatile unsigned int i = 0;
 80033a4:	f04f 0300 	mov.w	r3, #0
 80033a8:	60fb      	str	r3, [r7, #12]

	for(i = 0; i < delay; i++)
 80033aa:	f04f 0300 	mov.w	r3, #0
 80033ae:	60fb      	str	r3, [r7, #12]
 80033b0:	e003      	b.n	80033ba <myDelay+0x1e>
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	f103 0301 	add.w	r3, r3, #1
 80033b8:	60fb      	str	r3, [r7, #12]
 80033ba:	68fa      	ldr	r2, [r7, #12]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	429a      	cmp	r2, r3
 80033c0:	d3f7      	bcc.n	80033b2 <myDelay+0x16>
	{
		;
	}
}
 80033c2:	f107 0714 	add.w	r7, r7, #20
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bc80      	pop	{r7}
 80033ca:	4770      	bx	lr

080033cc <main>:
uint32_t Status;*/
void initBluetooth(void);
void initLSM9DS1(void);

int main(void)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	af00      	add	r7, sp, #0
//	status_t status;		// Declaration of return variable for DAVE3 APIs (toggle comment if required)


	DAVE_Init();			// Initialization of DAVE Apps
 80033d0:	f003 fa1a 	bl	8006808 <DAVE_Init>

	initLSM9DS1();
 80033d4:	f000 f830 	bl	8003438 <initLSM9DS1>
	//calibrate(TRUE);

	initBluetooth();
 80033d8:	f000 f80c 	bl	80033f4 <initBluetooth>

	while(1)
	{
		if(initStatus)
 80033dc:	f240 531c 	movw	r3, #1308	; 0x51c
 80033e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80033e4:	781b      	ldrb	r3, [r3, #0]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d001      	beq.n	80033ee <main+0x22>
		{
			readAccel1();
 80033ea:	f7fe fee9 	bl	80021c0 <readAccel1>
		}
		manageConnection();
 80033ee:	f7fd fd57 	bl	8000ea0 <manageConnection>
	}
 80033f2:	e7f3      	b.n	80033dc <main+0x10>

080033f4 <initBluetooth>:
	return 0;
}

void initBluetooth(void)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b082      	sub	sp, #8
 80033f8:	af02      	add	r7, sp, #8
	initVariables();
 80033fa:	f7fc ff65 	bl	80002c8 <initVariables>
	initCommandsAndAnswers();
 80033fe:	f7fd f9cb 	bl	8000798 <initCommandsAndAnswers>
	initFlowControl();
 8003402:	f7fd f9d1 	bl	80007a8 <initFlowControl>

	makeTimer(500, SYSTM001_PERIODIC, timerHandler, NULL, &Status, &TimerId);
 8003406:	f240 03c4 	movw	r3, #196	; 0xc4
 800340a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800340e:	9300      	str	r3, [sp, #0]
 8003410:	f240 53f8 	movw	r3, #1528	; 0x5f8
 8003414:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003418:	9301      	str	r3, [sp, #4]
 800341a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800341e:	f04f 0101 	mov.w	r1, #1
 8003422:	f240 32e1 	movw	r2, #993	; 0x3e1
 8003426:	f6c0 0200 	movt	r2, #2048	; 0x800
 800342a:	f04f 0300 	mov.w	r3, #0
 800342e:	f000 f82f 	bl	8003490 <makeTimer>
}
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}
 8003436:	bf00      	nop

08003438 <initLSM9DS1>:

void initLSM9DS1(void)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b082      	sub	sp, #8
 800343c:	af00      	add	r7, sp, #0
	init(IMU_MODE_I2C, LSM9DS1_AG_ADDR(1), LSM9DS1_M_ADDR(1));
 800343e:	f04f 0001 	mov.w	r0, #1
 8003442:	f04f 016b 	mov.w	r1, #107	; 0x6b
 8003446:	f04f 021e 	mov.w	r2, #30
 800344a:	f7fd fe27 	bl	800109c <init>

	settings.device.commInterface = IMU_MODE_I2C;
 800344e:	f240 038c 	movw	r3, #140	; 0x8c
 8003452:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003456:	f04f 0201 	mov.w	r2, #1
 800345a:	701a      	strb	r2, [r3, #0]
	settings.device.mAddress = LSM9DS1_M;
 800345c:	f240 038c 	movw	r3, #140	; 0x8c
 8003460:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003464:	f04f 021e 	mov.w	r2, #30
 8003468:	709a      	strb	r2, [r3, #2]
	settings.device.agAddress = LSM9DS1_AG;
 800346a:	f240 038c 	movw	r3, #140	; 0x8c
 800346e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003472:	f04f 026b 	mov.w	r2, #107	; 0x6b
 8003476:	705a      	strb	r2, [r3, #1]

	if(!begin())
 8003478:	f7fd ff6e 	bl	8001358 <begin>
 800347c:	4603      	mov	r3, r0
 800347e:	2b00      	cmp	r3, #0
 8003480:	d102      	bne.n	8003488 <initLSM9DS1+0x50>
	{
		int k = 0;
 8003482:	f04f 0300 	mov.w	r3, #0
 8003486:	607b      	str	r3, [r7, #4]
	}
}
 8003488:	f107 0708 	add.w	r7, r7, #8
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}

08003490 <makeTimer>:
#include "timerFunctions.h"



void makeTimer(uint32_t period, SYSTM001_TimerType TimerType, SYSTM001_TimerCallBackPtr TimerCallBack, void *pCallBackArgPtr, uint32_t *status, handle_t *timerID)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	60f8      	str	r0, [r7, #12]
 8003498:	607a      	str	r2, [r7, #4]
 800349a:	603b      	str	r3, [r7, #0]
 800349c:	460b      	mov	r3, r1
 800349e:	72fb      	strb	r3, [r7, #11]
	*timerID = SYSTM001_CreateTimer(period,TimerType,TimerCallBack,NULL);
 80034a0:	7afb      	ldrb	r3, [r7, #11]
 80034a2:	68f8      	ldr	r0, [r7, #12]
 80034a4:	4619      	mov	r1, r3
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	f04f 0300 	mov.w	r3, #0
 80034ac:	f002 f8d0 	bl	8005650 <SYSTM001_CreateTimer>
 80034b0:	4602      	mov	r2, r0
 80034b2:	69fb      	ldr	r3, [r7, #28]
 80034b4:	601a      	str	r2, [r3, #0]

	if(*timerID != 0)
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d007      	beq.n	80034ce <makeTimer+0x3e>
	{
		*status = SYSTM001_StartTimer(*timerID);
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4618      	mov	r0, r3
 80034c4:	f002 f994 	bl	80057f0 <SYSTM001_StartTimer>
 80034c8:	4602      	mov	r2, r0
 80034ca:	69bb      	ldr	r3, [r7, #24]
 80034cc:	601a      	str	r2, [r3, #0]
	}
}
 80034ce:	f107 0710 	add.w	r7, r7, #16
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	bf00      	nop

080034d8 <removeTimer>:


void removeTimer(uint32_t *status, handle_t *timerID)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b082      	sub	sp, #8
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	6039      	str	r1, [r7, #0]
	if(*timerID != 0)
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d014      	beq.n	8003514 <removeTimer+0x3c>
	{
		*status = SYSTM001_StopTimer(*timerID);
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4618      	mov	r0, r3
 80034f0:	f002 f9d8 	bl	80058a4 <SYSTM001_StopTimer>
 80034f4:	4602      	mov	r2, r0
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	601a      	str	r2, [r3, #0]

		if(*status == DAVEApp_SUCCESS)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d108      	bne.n	8003514 <removeTimer+0x3c>
		{
			SYSTM001_DeleteTimer(*timerID);
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4618      	mov	r0, r3
 8003508:	f002 fa14 	bl	8005934 <SYSTM001_DeleteTimer>
			*timerID = 0;
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	f04f 0200 	mov.w	r2, #0
 8003512:	601a      	str	r2, [r3, #0]
		}
	}
}
 8003514:	f107 0708 	add.w	r7, r7, #8
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}

0800351c <timerHandlerI2CreadByte>:
uint8_t dataWrite = 0;

uint16_t accelerationXYZ[6] = {0, 0, 0, 0, 0, 0};

void timerHandlerI2CreadByte(void *T)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b088      	sub	sp, #32
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
	//int timeout = LSM9DS1_COMMUNICATION_TIMEOUT;

	uint8_t data; // `data` will store the register data

	//wyslanie warunku startowego
	if(0 == indexI2CreadByte)
 8003524:	f240 0324 	movw	r3, #36	; 0x24
 8003528:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d125      	bne.n	800357e <timerHandlerI2CreadByte+0x62>
	{
		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 8003532:	f04f 0304 	mov.w	r3, #4
 8003536:	777b      	strb	r3, [r7, #29]
		data1.Data1.Data = ((addressTimer<<1) | I2C_WRITE);
 8003538:	f240 0328 	movw	r3, #40	; 0x28
 800353c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003540:	781b      	ldrb	r3, [r3, #0]
 8003542:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003546:	b2db      	uxtb	r3, r3
 8003548:	773b      	strb	r3, [r7, #28]
		while(!I2C001_WriteData(&I2C001_Handle0,&data1));
 800354a:	bf00      	nop
 800354c:	f107 031c 	add.w	r3, r7, #28
 8003550:	f648 2020 	movw	r0, #35360	; 0x8a20
 8003554:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003558:	4619      	mov	r1, r3
 800355a:	f003 f851 	bl	8006600 <I2C001_WriteData>
 800355e:	4603      	mov	r3, r0
 8003560:	2b00      	cmp	r3, #0
 8003562:	d0f3      	beq.n	800354c <timerHandlerI2CreadByte+0x30>
		indexI2CreadByte++;
 8003564:	f240 0324 	movw	r3, #36	; 0x24
 8003568:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f103 0201 	add.w	r2, r3, #1
 8003572:	f240 0324 	movw	r3, #36	; 0x24
 8003576:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800357a:	601a      	str	r2, [r3, #0]
 800357c:	e0c8      	b.n	8003710 <timerHandlerI2CreadByte+0x1f4>
	}
	else if(1 == indexI2CreadByte)
 800357e:	f240 0324 	movw	r3, #36	; 0x24
 8003582:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	2b01      	cmp	r3, #1
 800358a:	d122      	bne.n	80035d2 <timerHandlerI2CreadByte+0xb6>
	{
		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MTxData;
 800358c:	f04f 0300 	mov.w	r3, #0
 8003590:	767b      	strb	r3, [r7, #25]
		data3.Data1.Data = subAddressTimer;
 8003592:	f240 0329 	movw	r3, #41	; 0x29
 8003596:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800359a:	781b      	ldrb	r3, [r3, #0]
 800359c:	763b      	strb	r3, [r7, #24]
		while(!I2C001_WriteData(&I2C001_Handle0,&data3));
 800359e:	bf00      	nop
 80035a0:	f107 0318 	add.w	r3, r7, #24
 80035a4:	f648 2020 	movw	r0, #35360	; 0x8a20
 80035a8:	f6c0 0000 	movt	r0, #2048	; 0x800
 80035ac:	4619      	mov	r1, r3
 80035ae:	f003 f827 	bl	8006600 <I2C001_WriteData>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d0f3      	beq.n	80035a0 <timerHandlerI2CreadByte+0x84>
		indexI2CreadByte++;
 80035b8:	f240 0324 	movw	r3, #36	; 0x24
 80035bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f103 0201 	add.w	r2, r3, #1
 80035c6:	f240 0324 	movw	r3, #36	; 0x24
 80035ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80035ce:	601a      	str	r2, [r3, #0]
 80035d0:	e09e      	b.n	8003710 <timerHandlerI2CreadByte+0x1f4>
	}
	else if(2 == indexI2CreadByte)
 80035d2:	f240 0324 	movw	r3, #36	; 0x24
 80035d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	2b02      	cmp	r3, #2
 80035de:	d128      	bne.n	8003632 <timerHandlerI2CreadByte+0x116>
	{
		I2C001_DataType data5;
		data5.Data1.TDF_Type = I2C_TDF_MRStart;
 80035e0:	f04f 0305 	mov.w	r3, #5
 80035e4:	757b      	strb	r3, [r7, #21]
		data5.Data1.Data = ((addressTimer<<1) | I2C_READ);
 80035e6:	f240 0328 	movw	r3, #40	; 0x28
 80035ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80035ee:	781b      	ldrb	r3, [r3, #0]
 80035f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	f043 0301 	orr.w	r3, r3, #1
 80035fa:	b2db      	uxtb	r3, r3
 80035fc:	753b      	strb	r3, [r7, #20]
		while(!I2C001_WriteData(&I2C001_Handle0,&data5));
 80035fe:	bf00      	nop
 8003600:	f107 0314 	add.w	r3, r7, #20
 8003604:	f648 2020 	movw	r0, #35360	; 0x8a20
 8003608:	f6c0 0000 	movt	r0, #2048	; 0x800
 800360c:	4619      	mov	r1, r3
 800360e:	f002 fff7 	bl	8006600 <I2C001_WriteData>
 8003612:	4603      	mov	r3, r0
 8003614:	2b00      	cmp	r3, #0
 8003616:	d0f3      	beq.n	8003600 <timerHandlerI2CreadByte+0xe4>
		indexI2CreadByte++;
 8003618:	f240 0324 	movw	r3, #36	; 0x24
 800361c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f103 0201 	add.w	r2, r3, #1
 8003626:	f240 0324 	movw	r3, #36	; 0x24
 800362a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800362e:	601a      	str	r2, [r3, #0]
 8003630:	e06e      	b.n	8003710 <timerHandlerI2CreadByte+0x1f4>
	}
	else if(3 == indexI2CreadByte)
 8003632:	f240 0324 	movw	r3, #36	; 0x24
 8003636:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	2b03      	cmp	r3, #3
 800363e:	d11f      	bne.n	8003680 <timerHandlerI2CreadByte+0x164>
	{
		I2C001_DataType data6;
		data6.Data1.TDF_Type = I2C_TDF_MRxAck1;
 8003640:	f04f 0303 	mov.w	r3, #3
 8003644:	747b      	strb	r3, [r7, #17]
		data6.Data1.Data = ubyteFF;
 8003646:	f04f 03ff 	mov.w	r3, #255	; 0xff
 800364a:	743b      	strb	r3, [r7, #16]
		while(!I2C001_WriteData(&I2C001_Handle0,&data6));
 800364c:	bf00      	nop
 800364e:	f107 0310 	add.w	r3, r7, #16
 8003652:	f648 2020 	movw	r0, #35360	; 0x8a20
 8003656:	f6c0 0000 	movt	r0, #2048	; 0x800
 800365a:	4619      	mov	r1, r3
 800365c:	f002 ffd0 	bl	8006600 <I2C001_WriteData>
 8003660:	4603      	mov	r3, r0
 8003662:	2b00      	cmp	r3, #0
 8003664:	d0f3      	beq.n	800364e <timerHandlerI2CreadByte+0x132>
		indexI2CreadByte++;
 8003666:	f240 0324 	movw	r3, #36	; 0x24
 800366a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f103 0201 	add.w	r2, r3, #1
 8003674:	f240 0324 	movw	r3, #36	; 0x24
 8003678:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800367c:	601a      	str	r2, [r3, #0]
 800367e:	e047      	b.n	8003710 <timerHandlerI2CreadByte+0x1f4>
	}
	else if(4 == indexI2CreadByte)
 8003680:	f240 0324 	movw	r3, #36	; 0x24
 8003684:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	2b04      	cmp	r3, #4
 800368c:	d11f      	bne.n	80036ce <timerHandlerI2CreadByte+0x1b2>
	{
		I2C001_DataType data7;
		data7.Data1.TDF_Type = I2C_TDF_MStop;
 800368e:	f04f 0306 	mov.w	r3, #6
 8003692:	737b      	strb	r3, [r7, #13]
		data7.Data1.Data = ubyteFF;
 8003694:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8003698:	733b      	strb	r3, [r7, #12]
		while(!I2C001_WriteData(&I2C001_Handle0,&data7));
 800369a:	bf00      	nop
 800369c:	f107 030c 	add.w	r3, r7, #12
 80036a0:	f648 2020 	movw	r0, #35360	; 0x8a20
 80036a4:	f6c0 0000 	movt	r0, #2048	; 0x800
 80036a8:	4619      	mov	r1, r3
 80036aa:	f002 ffa9 	bl	8006600 <I2C001_WriteData>
 80036ae:	4603      	mov	r3, r0
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d0f3      	beq.n	800369c <timerHandlerI2CreadByte+0x180>
		indexI2CreadByte++;
 80036b4:	f240 0324 	movw	r3, #36	; 0x24
 80036b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f103 0201 	add.w	r2, r3, #1
 80036c2:	f240 0324 	movw	r3, #36	; 0x24
 80036c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80036ca:	601a      	str	r2, [r3, #0]
 80036cc:	e020      	b.n	8003710 <timerHandlerI2CreadByte+0x1f4>
	}
	else if(5 == indexI2CreadByte)
 80036ce:	f240 0324 	movw	r3, #36	; 0x24
 80036d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	2b05      	cmp	r3, #5
 80036da:	d119      	bne.n	8003710 <timerHandlerI2CreadByte+0x1f4>
	{
		while(!I2C001_ReadData(&I2C001_Handle0,&DataReceive2))
 80036dc:	bf00      	nop
 80036de:	f648 2020 	movw	r0, #35360	; 0x8a20
 80036e2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80036e6:	f240 012a 	movw	r1, #42	; 0x2a
 80036ea:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80036ee:	f002 ff5d 	bl	80065ac <I2C001_ReadData>
 80036f2:	4603      	mov	r3, r0
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d0f2      	beq.n	80036de <timerHandlerI2CreadByte+0x1c2>
		{
			;
		}
		indexI2CreadByte++;
 80036f8:	f240 0324 	movw	r3, #36	; 0x24
 80036fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f103 0201 	add.w	r2, r3, #1
 8003706:	f240 0324 	movw	r3, #36	; 0x24
 800370a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800370e:	601a      	str	r2, [r3, #0]
	}
}
 8003710:	f107 0720 	add.w	r7, r7, #32
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}

08003718 <timerHandlerI2CreadBytes>:

void timerHandlerI2CreadBytes(void *T)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b088      	sub	sp, #32
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	e000      	b.n	8003724 <timerHandlerI2CreadBytes+0xc>
	}
	else if(indexI2CreadBytes == 5)
	{
		break;
	}
	}
 8003722:	bf00      	nop
}

void timerHandlerI2CreadBytes(void *T)
{
	while(1){
	if(0 == indexI2CreadBytes)
 8003724:	f240 032c 	movw	r3, #44	; 0x2c
 8003728:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d125      	bne.n	800377e <timerHandlerI2CreadBytes+0x66>
	{
		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 8003732:	f04f 0304 	mov.w	r3, #4
 8003736:	777b      	strb	r3, [r7, #29]
		data1.Data1.Data = ((addressTimerI2CReadBytes<<1) | I2C_WRITE);
 8003738:	f240 0330 	movw	r3, #48	; 0x30
 800373c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003740:	781b      	ldrb	r3, [r3, #0]
 8003742:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003746:	b2db      	uxtb	r3, r3
 8003748:	773b      	strb	r3, [r7, #28]
		while(!I2C001_WriteData(&I2C001_Handle0,&data1));
 800374a:	bf00      	nop
 800374c:	f107 031c 	add.w	r3, r7, #28
 8003750:	f648 2020 	movw	r0, #35360	; 0x8a20
 8003754:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003758:	4619      	mov	r1, r3
 800375a:	f002 ff51 	bl	8006600 <I2C001_WriteData>
 800375e:	4603      	mov	r3, r0
 8003760:	2b00      	cmp	r3, #0
 8003762:	d0f3      	beq.n	800374c <timerHandlerI2CreadBytes+0x34>
		indexI2CreadBytes++;
 8003764:	f240 032c 	movw	r3, #44	; 0x2c
 8003768:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f103 0201 	add.w	r2, r3, #1
 8003772:	f240 032c 	movw	r3, #44	; 0x2c
 8003776:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800377a:	601a      	str	r2, [r3, #0]
	}
	else if(indexI2CreadBytes == 5)
	{
		break;
	}
	}
 800377c:	e7d1      	b.n	8003722 <timerHandlerI2CreadBytes+0xa>
		data1.Data1.TDF_Type = I2C_TDF_MStart;
		data1.Data1.Data = ((addressTimerI2CReadBytes<<1) | I2C_WRITE);
		while(!I2C001_WriteData(&I2C001_Handle0,&data1));
		indexI2CreadBytes++;
	}
	else if(1 == indexI2CreadBytes)
 800377e:	f240 032c 	movw	r3, #44	; 0x2c
 8003782:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	2b01      	cmp	r3, #1
 800378a:	d122      	bne.n	80037d2 <timerHandlerI2CreadBytes+0xba>
	{
		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
 800378c:	f04f 0300 	mov.w	r3, #0
 8003790:	767b      	strb	r3, [r7, #25]
		data2.Data1.Data = (subAddressTimerI2CReadBytes);
 8003792:	f240 0331 	movw	r3, #49	; 0x31
 8003796:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800379a:	781b      	ldrb	r3, [r3, #0]
 800379c:	763b      	strb	r3, [r7, #24]
		while(!I2C001_WriteData(&I2C001_Handle0,&data2));
 800379e:	bf00      	nop
 80037a0:	f107 0318 	add.w	r3, r7, #24
 80037a4:	f648 2020 	movw	r0, #35360	; 0x8a20
 80037a8:	f6c0 0000 	movt	r0, #2048	; 0x800
 80037ac:	4619      	mov	r1, r3
 80037ae:	f002 ff27 	bl	8006600 <I2C001_WriteData>
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d0f3      	beq.n	80037a0 <timerHandlerI2CreadBytes+0x88>
		indexI2CreadBytes++;
 80037b8:	f240 032c 	movw	r3, #44	; 0x2c
 80037bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f103 0201 	add.w	r2, r3, #1
 80037c6:	f240 032c 	movw	r3, #44	; 0x2c
 80037ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037ce:	601a      	str	r2, [r3, #0]
	}
	else if(indexI2CreadBytes == 5)
	{
		break;
	}
	}
 80037d0:	e7a7      	b.n	8003722 <timerHandlerI2CreadBytes+0xa>
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
		data2.Data1.Data = (subAddressTimerI2CReadBytes);
		while(!I2C001_WriteData(&I2C001_Handle0,&data2));
		indexI2CreadBytes++;
	}
	else if(2 == indexI2CreadBytes)
 80037d2:	f240 032c 	movw	r3, #44	; 0x2c
 80037d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	2b02      	cmp	r3, #2
 80037de:	d128      	bne.n	8003832 <timerHandlerI2CreadBytes+0x11a>
	{
		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MRStart;
 80037e0:	f04f 0305 	mov.w	r3, #5
 80037e4:	757b      	strb	r3, [r7, #21]
		data3.Data1.Data = ((addressTimerI2CReadBytes<<1) | I2C_READ);
 80037e6:	f240 0330 	movw	r3, #48	; 0x30
 80037ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037ee:	781b      	ldrb	r3, [r3, #0]
 80037f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80037f4:	b2db      	uxtb	r3, r3
 80037f6:	f043 0301 	orr.w	r3, r3, #1
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	753b      	strb	r3, [r7, #20]
		while(!I2C001_WriteData(&I2C001_Handle0,&data3));
 80037fe:	bf00      	nop
 8003800:	f107 0314 	add.w	r3, r7, #20
 8003804:	f648 2020 	movw	r0, #35360	; 0x8a20
 8003808:	f6c0 0000 	movt	r0, #2048	; 0x800
 800380c:	4619      	mov	r1, r3
 800380e:	f002 fef7 	bl	8006600 <I2C001_WriteData>
 8003812:	4603      	mov	r3, r0
 8003814:	2b00      	cmp	r3, #0
 8003816:	d0f3      	beq.n	8003800 <timerHandlerI2CreadBytes+0xe8>
		indexI2CreadBytes++;
 8003818:	f240 032c 	movw	r3, #44	; 0x2c
 800381c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f103 0201 	add.w	r2, r3, #1
 8003826:	f240 032c 	movw	r3, #44	; 0x2c
 800382a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800382e:	601a      	str	r2, [r3, #0]
	}
	else if(indexI2CreadBytes == 5)
	{
		break;
	}
	}
 8003830:	e777      	b.n	8003722 <timerHandlerI2CreadBytes+0xa>
		data3.Data1.TDF_Type = I2C_TDF_MRStart;
		data3.Data1.Data = ((addressTimerI2CReadBytes<<1) | I2C_READ);
		while(!I2C001_WriteData(&I2C001_Handle0,&data3));
		indexI2CreadBytes++;
	}
	else if(3 == indexI2CreadBytes)
 8003832:	f240 032c 	movw	r3, #44	; 0x2c
 8003836:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	2b03      	cmp	r3, #3
 800383e:	d136      	bne.n	80038ae <timerHandlerI2CreadBytes+0x196>
			{*/
				/*data4.Data1.TDF_Type = I2C_TDF_MRxAck0;
			}
			else
			{*/
				data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
 8003840:	f04f 0303 	mov.w	r3, #3
 8003844:	747b      	strb	r3, [r7, #17]
			//}
			data4.Data1.Data = ubyteFF;
 8003846:	f04f 03ff 	mov.w	r3, #255	; 0xff
 800384a:	743b      	strb	r3, [r7, #16]
			while(!I2C001_WriteData(&I2C001_Handle0,&data4))
 800384c:	bf00      	nop
 800384e:	f107 0310 	add.w	r3, r7, #16
 8003852:	f648 2020 	movw	r0, #35360	; 0x8a20
 8003856:	f6c0 0000 	movt	r0, #2048	; 0x800
 800385a:	4619      	mov	r1, r3
 800385c:	f002 fed0 	bl	8006600 <I2C001_WriteData>
 8003860:	4603      	mov	r3, r0
 8003862:	2b00      	cmp	r3, #0
 8003864:	d0f3      	beq.n	800384e <timerHandlerI2CreadBytes+0x136>
			{
				;
			}

			while(!I2C001_ReadData(&I2C001_Handle0,&accelerationXYZ[indexAccel]))
 8003866:	bf00      	nop
 8003868:	f240 0318 	movw	r3, #24
 800386c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	ea4f 0243 	mov.w	r2, r3, lsl #1
 8003876:	f240 033c 	movw	r3, #60	; 0x3c
 800387a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800387e:	18d3      	adds	r3, r2, r3
 8003880:	f648 2020 	movw	r0, #35360	; 0x8a20
 8003884:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003888:	4619      	mov	r1, r3
 800388a:	f002 fe8f 	bl	80065ac <I2C001_ReadData>
 800388e:	4603      	mov	r3, r0
 8003890:	2b00      	cmp	r3, #0
 8003892:	d0e9      	beq.n	8003868 <timerHandlerI2CreadBytes+0x150>
			{
				;
			}
		//}
		indexI2CreadBytes++;
 8003894:	f240 032c 	movw	r3, #44	; 0x2c
 8003898:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f103 0201 	add.w	r2, r3, #1
 80038a2:	f240 032c 	movw	r3, #44	; 0x2c
 80038a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038aa:	601a      	str	r2, [r3, #0]
	}
	else if(indexI2CreadBytes == 5)
	{
		break;
	}
	}
 80038ac:	e739      	b.n	8003722 <timerHandlerI2CreadBytes+0xa>
				;
			}
		//}
		indexI2CreadBytes++;
	}
	else if(4 == indexI2CreadBytes)
 80038ae:	f240 032c 	movw	r3, #44	; 0x2c
 80038b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	2b04      	cmp	r3, #4
 80038ba:	d11f      	bne.n	80038fc <timerHandlerI2CreadBytes+0x1e4>
	{
		I2C001_DataType data5;
		data5.Data1.TDF_Type = I2C_TDF_MStop;
 80038bc:	f04f 0306 	mov.w	r3, #6
 80038c0:	737b      	strb	r3, [r7, #13]
		data5.Data1.Data = ubyteFF;
 80038c2:	f04f 03ff 	mov.w	r3, #255	; 0xff
 80038c6:	733b      	strb	r3, [r7, #12]
		while(!I2C001_WriteData(&I2C001_Handle0,&data5));
 80038c8:	bf00      	nop
 80038ca:	f107 030c 	add.w	r3, r7, #12
 80038ce:	f648 2020 	movw	r0, #35360	; 0x8a20
 80038d2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80038d6:	4619      	mov	r1, r3
 80038d8:	f002 fe92 	bl	8006600 <I2C001_WriteData>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d0f3      	beq.n	80038ca <timerHandlerI2CreadBytes+0x1b2>
		indexI2CreadBytes++;
 80038e2:	f240 032c 	movw	r3, #44	; 0x2c
 80038e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f103 0201 	add.w	r2, r3, #1
 80038f0:	f240 032c 	movw	r3, #44	; 0x2c
 80038f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038f8:	601a      	str	r2, [r3, #0]
	}
	else if(indexI2CreadBytes == 5)
	{
		break;
	}
	}
 80038fa:	e712      	b.n	8003722 <timerHandlerI2CreadBytes+0xa>
		data5.Data1.TDF_Type = I2C_TDF_MStop;
		data5.Data1.Data = ubyteFF;
		while(!I2C001_WriteData(&I2C001_Handle0,&data5));
		indexI2CreadBytes++;
	}
	else if(indexI2CreadBytes == 5)
 80038fc:	f240 032c 	movw	r3, #44	; 0x2c
 8003900:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	2b05      	cmp	r3, #5
 8003908:	f47f af0b 	bne.w	8003722 <timerHandlerI2CreadBytes+0xa>
	{
		break;
 800390c:	bf00      	nop
	}
	}
}
 800390e:	f107 0720 	add.w	r7, r7, #32
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
 8003916:	bf00      	nop

08003918 <timerHandlerI2CwriteByte>:


void timerHandlerI2CwriteByte(void *T)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b086      	sub	sp, #24
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
	if(0 == indexI2CwriteByte)
 8003920:	f240 0334 	movw	r3, #52	; 0x34
 8003924:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d125      	bne.n	800397a <timerHandlerI2CwriteByte+0x62>
	{
		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 800392e:	f04f 0304 	mov.w	r3, #4
 8003932:	757b      	strb	r3, [r7, #21]
		data1.Data1.Data = ((addressTimerWrite<<1) | I2C_WRITE);
 8003934:	f240 0338 	movw	r3, #56	; 0x38
 8003938:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800393c:	781b      	ldrb	r3, [r3, #0]
 800393e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003942:	b2db      	uxtb	r3, r3
 8003944:	753b      	strb	r3, [r7, #20]
		while(!I2C001_WriteData(&I2C001_Handle0,&data1));
 8003946:	bf00      	nop
 8003948:	f107 0314 	add.w	r3, r7, #20
 800394c:	f648 2020 	movw	r0, #35360	; 0x8a20
 8003950:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003954:	4619      	mov	r1, r3
 8003956:	f002 fe53 	bl	8006600 <I2C001_WriteData>
 800395a:	4603      	mov	r3, r0
 800395c:	2b00      	cmp	r3, #0
 800395e:	d0f3      	beq.n	8003948 <timerHandlerI2CwriteByte+0x30>
		indexI2CwriteByte++;
 8003960:	f240 0334 	movw	r3, #52	; 0x34
 8003964:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f103 0201 	add.w	r2, r3, #1
 800396e:	f240 0334 	movw	r3, #52	; 0x34
 8003972:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003976:	601a      	str	r2, [r3, #0]
 8003978:	e079      	b.n	8003a6e <timerHandlerI2CwriteByte+0x156>
	}
	else if(1 == indexI2CwriteByte)
 800397a:	f240 0334 	movw	r3, #52	; 0x34
 800397e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	2b01      	cmp	r3, #1
 8003986:	d122      	bne.n	80039ce <timerHandlerI2CwriteByte+0xb6>
	{
		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
 8003988:	f04f 0300 	mov.w	r3, #0
 800398c:	747b      	strb	r3, [r7, #17]
		data2.Data1.Data = subAddressTimerWrite;
 800398e:	f240 0339 	movw	r3, #57	; 0x39
 8003992:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003996:	781b      	ldrb	r3, [r3, #0]
 8003998:	743b      	strb	r3, [r7, #16]
		while(!I2C001_WriteData(&I2C001_Handle0,&data2));
 800399a:	bf00      	nop
 800399c:	f107 0310 	add.w	r3, r7, #16
 80039a0:	f648 2020 	movw	r0, #35360	; 0x8a20
 80039a4:	f6c0 0000 	movt	r0, #2048	; 0x800
 80039a8:	4619      	mov	r1, r3
 80039aa:	f002 fe29 	bl	8006600 <I2C001_WriteData>
 80039ae:	4603      	mov	r3, r0
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d0f3      	beq.n	800399c <timerHandlerI2CwriteByte+0x84>
		indexI2CwriteByte++;
 80039b4:	f240 0334 	movw	r3, #52	; 0x34
 80039b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f103 0201 	add.w	r2, r3, #1
 80039c2:	f240 0334 	movw	r3, #52	; 0x34
 80039c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80039ca:	601a      	str	r2, [r3, #0]
 80039cc:	e04f      	b.n	8003a6e <timerHandlerI2CwriteByte+0x156>
	}
	else if(2 == indexI2CwriteByte)
 80039ce:	f240 0334 	movw	r3, #52	; 0x34
 80039d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	2b02      	cmp	r3, #2
 80039da:	d122      	bne.n	8003a22 <timerHandlerI2CwriteByte+0x10a>
	{
		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MTxData;
 80039dc:	f04f 0300 	mov.w	r3, #0
 80039e0:	737b      	strb	r3, [r7, #13]
		data3.Data1.Data = dataWrite;
 80039e2:	f240 033a 	movw	r3, #58	; 0x3a
 80039e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80039ea:	781b      	ldrb	r3, [r3, #0]
 80039ec:	733b      	strb	r3, [r7, #12]
		while(!I2C001_WriteData(&I2C001_Handle0,&data3));
 80039ee:	bf00      	nop
 80039f0:	f107 030c 	add.w	r3, r7, #12
 80039f4:	f648 2020 	movw	r0, #35360	; 0x8a20
 80039f8:	f6c0 0000 	movt	r0, #2048	; 0x800
 80039fc:	4619      	mov	r1, r3
 80039fe:	f002 fdff 	bl	8006600 <I2C001_WriteData>
 8003a02:	4603      	mov	r3, r0
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d0f3      	beq.n	80039f0 <timerHandlerI2CwriteByte+0xd8>
		indexI2CwriteByte++;
 8003a08:	f240 0334 	movw	r3, #52	; 0x34
 8003a0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f103 0201 	add.w	r2, r3, #1
 8003a16:	f240 0334 	movw	r3, #52	; 0x34
 8003a1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a1e:	601a      	str	r2, [r3, #0]
 8003a20:	e025      	b.n	8003a6e <timerHandlerI2CwriteByte+0x156>
	}
	else if(3 == indexI2CwriteByte)
 8003a22:	f240 0334 	movw	r3, #52	; 0x34
 8003a26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	2b03      	cmp	r3, #3
 8003a2e:	d11e      	bne.n	8003a6e <timerHandlerI2CwriteByte+0x156>
	{
		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MStop;
 8003a30:	f04f 0306 	mov.w	r3, #6
 8003a34:	727b      	strb	r3, [r7, #9]
		data4.Data1.Data = ubyteFF;
 8003a36:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8003a3a:	723b      	strb	r3, [r7, #8]
		while(!I2C001_WriteData(&I2C001_Handle0,&data4));
 8003a3c:	bf00      	nop
 8003a3e:	f107 0308 	add.w	r3, r7, #8
 8003a42:	f648 2020 	movw	r0, #35360	; 0x8a20
 8003a46:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003a4a:	4619      	mov	r1, r3
 8003a4c:	f002 fdd8 	bl	8006600 <I2C001_WriteData>
 8003a50:	4603      	mov	r3, r0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d0f3      	beq.n	8003a3e <timerHandlerI2CwriteByte+0x126>
		indexI2CwriteByte++;
 8003a56:	f240 0334 	movw	r3, #52	; 0x34
 8003a5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f103 0201 	add.w	r2, r3, #1
 8003a64:	f240 0334 	movw	r3, #52	; 0x34
 8003a68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a6c:	601a      	str	r2, [r3, #0]
	}
}
 8003a6e:	f107 0718 	add.w	r7, r7, #24
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop

08003a78 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 8003a78:	e7fe      	b.n	8003a78 <NMI_Handler>

08003a7a <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 8003a7a:	e7fe      	b.n	8003a7a <HardFault_Handler>

08003a7c <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8003a7c:	e7fe      	b.n	8003a7c <MemManage_Handler>

08003a7e <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8003a7e:	e7fe      	b.n	8003a7e <BusFault_Handler>

08003a80 <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8003a80:	e7fe      	b.n	8003a80 <UsageFault_Handler>

08003a82 <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8003a82:	e7fe      	b.n	8003a82 <SVC_Handler>

08003a84 <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8003a84:	e7fe      	b.n	8003a84 <DebugMon_Handler>

08003a86 <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8003a86:	e7fe      	b.n	8003a86 <PendSV_Handler>
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8003a88:	e7fe      	b.n	8003a88 <PendSV_Handler+0x2>

08003a8a <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8003a8a:	e7fe      	b.n	8003a8a <SCU_0_IRQHandler>

08003a8c <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8003a8c:	e7fe      	b.n	8003a8c <ERU0_0_IRQHandler>

08003a8e <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8003a8e:	e7fe      	b.n	8003a8e <ERU0_1_IRQHandler>

08003a90 <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8003a90:	e7fe      	b.n	8003a90 <ERU0_2_IRQHandler>

08003a92 <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8003a92:	e7fe      	b.n	8003a92 <ERU0_3_IRQHandler>

08003a94 <ERU1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8003a94:	e7fe      	b.n	8003a94 <ERU1_0_IRQHandler>

08003a96 <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8003a96:	e7fe      	b.n	8003a96 <ERU1_1_IRQHandler>

08003a98 <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 8003a98:	e7fe      	b.n	8003a98 <ERU1_2_IRQHandler>

08003a9a <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 8003a9a:	e7fe      	b.n	8003a9a <ERU1_3_IRQHandler>

08003a9c <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8003a9c:	e7fe      	b.n	8003a9c <PMU0_0_IRQHandler>

08003a9e <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8003a9e:	e7fe      	b.n	8003a9e <VADC0_C0_0_IRQHandler>

08003aa0 <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8003aa0:	e7fe      	b.n	8003aa0 <VADC0_C0_1_IRQHandler>

08003aa2 <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8003aa2:	e7fe      	b.n	8003aa2 <VADC0_C0_2_IRQHandler>

08003aa4 <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8003aa4:	e7fe      	b.n	8003aa4 <VADC0_C0_3_IRQHandler>

08003aa6 <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8003aa6:	e7fe      	b.n	8003aa6 <VADC0_G0_0_IRQHandler>

08003aa8 <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8003aa8:	e7fe      	b.n	8003aa8 <VADC0_G0_1_IRQHandler>

08003aaa <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8003aaa:	e7fe      	b.n	8003aaa <VADC0_G0_2_IRQHandler>

08003aac <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8003aac:	e7fe      	b.n	8003aac <VADC0_G0_3_IRQHandler>

08003aae <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8003aae:	e7fe      	b.n	8003aae <VADC0_G1_0_IRQHandler>

08003ab0 <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8003ab0:	e7fe      	b.n	8003ab0 <VADC0_G1_1_IRQHandler>

08003ab2 <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8003ab2:	e7fe      	b.n	8003ab2 <VADC0_G1_2_IRQHandler>

08003ab4 <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8003ab4:	e7fe      	b.n	8003ab4 <VADC0_G1_3_IRQHandler>

08003ab6 <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 8003ab6:	e7fe      	b.n	8003ab6 <VADC0_G2_0_IRQHandler>

08003ab8 <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 8003ab8:	e7fe      	b.n	8003ab8 <VADC0_G2_1_IRQHandler>

08003aba <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 8003aba:	e7fe      	b.n	8003aba <VADC0_G2_2_IRQHandler>

08003abc <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 8003abc:	e7fe      	b.n	8003abc <VADC0_G2_3_IRQHandler>

08003abe <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 8003abe:	e7fe      	b.n	8003abe <VADC0_G3_0_IRQHandler>

08003ac0 <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8003ac0:	e7fe      	b.n	8003ac0 <VADC0_G3_1_IRQHandler>

08003ac2 <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8003ac2:	e7fe      	b.n	8003ac2 <VADC0_G3_2_IRQHandler>

08003ac4 <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8003ac4:	e7fe      	b.n	8003ac4 <VADC0_G3_3_IRQHandler>

08003ac6 <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8003ac6:	e7fe      	b.n	8003ac6 <DSD0_0_IRQHandler>

08003ac8 <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8003ac8:	e7fe      	b.n	8003ac8 <DSD0_1_IRQHandler>

08003aca <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8003aca:	e7fe      	b.n	8003aca <DSD0_2_IRQHandler>

08003acc <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8003acc:	e7fe      	b.n	8003acc <DSD0_3_IRQHandler>

08003ace <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8003ace:	e7fe      	b.n	8003ace <DSD0_4_IRQHandler>

08003ad0 <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8003ad0:	e7fe      	b.n	8003ad0 <DSD0_5_IRQHandler>

08003ad2 <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8003ad2:	e7fe      	b.n	8003ad2 <DSD0_6_IRQHandler>

08003ad4 <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8003ad4:	e7fe      	b.n	8003ad4 <DSD0_7_IRQHandler>

08003ad6 <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 8003ad6:	e7fe      	b.n	8003ad6 <DAC0_0_IRQHandler>

08003ad8 <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 8003ad8:	e7fe      	b.n	8003ad8 <DAC0_1_IRQHandler>

08003ada <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8003ada:	e7fe      	b.n	8003ada <CCU40_0_IRQHandler>

08003adc <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8003adc:	e7fe      	b.n	8003adc <CCU40_1_IRQHandler>

08003ade <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8003ade:	e7fe      	b.n	8003ade <CCU40_2_IRQHandler>

08003ae0 <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8003ae0:	e7fe      	b.n	8003ae0 <CCU40_3_IRQHandler>

08003ae2 <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8003ae2:	e7fe      	b.n	8003ae2 <CCU41_0_IRQHandler>

08003ae4 <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8003ae4:	e7fe      	b.n	8003ae4 <CCU41_1_IRQHandler>

08003ae6 <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8003ae6:	e7fe      	b.n	8003ae6 <CCU41_2_IRQHandler>

08003ae8 <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8003ae8:	e7fe      	b.n	8003ae8 <CCU41_3_IRQHandler>

08003aea <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8003aea:	e7fe      	b.n	8003aea <CCU42_0_IRQHandler>

08003aec <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8003aec:	e7fe      	b.n	8003aec <CCU42_1_IRQHandler>

08003aee <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8003aee:	e7fe      	b.n	8003aee <CCU42_2_IRQHandler>

08003af0 <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8003af0:	e7fe      	b.n	8003af0 <CCU42_3_IRQHandler>

08003af2 <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8003af2:	e7fe      	b.n	8003af2 <CCU43_0_IRQHandler>

08003af4 <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8003af4:	e7fe      	b.n	8003af4 <CCU43_1_IRQHandler>

08003af6 <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8003af6:	e7fe      	b.n	8003af6 <CCU43_2_IRQHandler>

08003af8 <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8003af8:	e7fe      	b.n	8003af8 <CCU43_3_IRQHandler>

08003afa <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8003afa:	e7fe      	b.n	8003afa <CCU80_0_IRQHandler>

08003afc <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8003afc:	e7fe      	b.n	8003afc <CCU80_1_IRQHandler>

08003afe <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8003afe:	e7fe      	b.n	8003afe <CCU80_2_IRQHandler>

08003b00 <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8003b00:	e7fe      	b.n	8003b00 <CCU80_3_IRQHandler>

08003b02 <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8003b02:	e7fe      	b.n	8003b02 <CCU81_0_IRQHandler>

08003b04 <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8003b04:	e7fe      	b.n	8003b04 <CCU81_1_IRQHandler>

08003b06 <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8003b06:	e7fe      	b.n	8003b06 <CCU81_2_IRQHandler>

08003b08 <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8003b08:	e7fe      	b.n	8003b08 <CCU81_3_IRQHandler>

08003b0a <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8003b0a:	e7fe      	b.n	8003b0a <POSIF0_0_IRQHandler>

08003b0c <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8003b0c:	e7fe      	b.n	8003b0c <POSIF0_1_IRQHandler>

08003b0e <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8003b0e:	e7fe      	b.n	8003b0e <POSIF1_0_IRQHandler>

08003b10 <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8003b10:	e7fe      	b.n	8003b10 <POSIF1_1_IRQHandler>

08003b12 <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8003b12:	e7fe      	b.n	8003b12 <CAN0_0_IRQHandler>

08003b14 <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8003b14:	e7fe      	b.n	8003b14 <CAN0_1_IRQHandler>

08003b16 <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8003b16:	e7fe      	b.n	8003b16 <CAN0_2_IRQHandler>

08003b18 <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8003b18:	e7fe      	b.n	8003b18 <CAN0_3_IRQHandler>

08003b1a <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8003b1a:	e7fe      	b.n	8003b1a <CAN0_4_IRQHandler>

08003b1c <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8003b1c:	e7fe      	b.n	8003b1c <CAN0_5_IRQHandler>

08003b1e <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8003b1e:	e7fe      	b.n	8003b1e <CAN0_6_IRQHandler>

08003b20 <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8003b20:	e7fe      	b.n	8003b20 <CAN0_7_IRQHandler>

08003b22 <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8003b22:	e7fe      	b.n	8003b22 <USIC0_0_IRQHandler>

08003b24 <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8003b24:	e7fe      	b.n	8003b24 <USIC0_1_IRQHandler>

08003b26 <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8003b26:	e7fe      	b.n	8003b26 <USIC0_2_IRQHandler>

08003b28 <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8003b28:	e7fe      	b.n	8003b28 <USIC0_3_IRQHandler>

08003b2a <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8003b2a:	e7fe      	b.n	8003b2a <USIC0_4_IRQHandler>

08003b2c <USIC0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8003b2c:	e7fe      	b.n	8003b2c <USIC0_5_IRQHandler>

08003b2e <USIC1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8003b2e:	e7fe      	b.n	8003b2e <USIC1_0_IRQHandler>

08003b30 <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8003b30:	e7fe      	b.n	8003b30 <USIC1_1_IRQHandler>

08003b32 <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8003b32:	e7fe      	b.n	8003b32 <USIC1_2_IRQHandler>

08003b34 <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8003b34:	e7fe      	b.n	8003b34 <USIC1_3_IRQHandler>

08003b36 <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8003b36:	e7fe      	b.n	8003b36 <USIC1_4_IRQHandler>

08003b38 <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8003b38:	e7fe      	b.n	8003b38 <USIC1_5_IRQHandler>

08003b3a <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8003b3a:	e7fe      	b.n	8003b3a <USIC2_0_IRQHandler>

08003b3c <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8003b3c:	e7fe      	b.n	8003b3c <USIC2_1_IRQHandler>

08003b3e <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8003b3e:	e7fe      	b.n	8003b3e <USIC2_2_IRQHandler>

08003b40 <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8003b40:	e7fe      	b.n	8003b40 <USIC2_3_IRQHandler>

08003b42 <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8003b42:	e7fe      	b.n	8003b42 <USIC2_4_IRQHandler>

08003b44 <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8003b44:	e7fe      	b.n	8003b44 <USIC2_5_IRQHandler>

08003b46 <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8003b46:	e7fe      	b.n	8003b46 <LEDTS0_0_IRQHandler>

08003b48 <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8003b48:	e7fe      	b.n	8003b48 <FCE0_0_IRQHandler>

08003b4a <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8003b4a:	e7fe      	b.n	8003b4a <GPDMA0_0_IRQHandler>

08003b4c <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8003b4c:	e7fe      	b.n	8003b4c <SDMMC0_0_IRQHandler>

08003b4e <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8003b4e:	e7fe      	b.n	8003b4e <USB0_0_IRQHandler>

08003b50 <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8003b50:	e7fe      	b.n	8003b50 <ETH0_0_IRQHandler>

08003b52 <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8003b52:	e7fe      	b.n	8003b52 <GPDMA1_0_IRQHandler>
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 8003b54:	f04f 0001 	mov.w	r0, #1
    BX LR
 8003b58:	4770      	bx	lr
	...

08003b5c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b082      	sub	sp, #8
 8003b60:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8003b62:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003b66:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003b6a:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8003b6e:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003b72:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8003b76:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8003b7a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8003b7e:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003b82:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003b86:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8003b8a:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003b8e:	6952      	ldr	r2, [r2, #20]
 8003b90:	f022 0208 	bic.w	r2, r2, #8
 8003b94:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 8003b96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b9a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003b9e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003ba2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003ba6:	6852      	ldr	r2, [r2, #4]
 8003ba8:	f022 0201 	bic.w	r2, r2, #1
 8003bac:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 8003bae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003bb2:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8003bb6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003bba:	f103 0314 	add.w	r3, r3, #20
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	f023 030f 	bic.w	r3, r3, #15
 8003bc8:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	f043 0303 	orr.w	r3, r3, #3
 8003bd0:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8003bd2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003bd6:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8003bda:	687a      	ldr	r2, [r7, #4]
 8003bdc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003be0:	f103 0314 	add.w	r3, r3, #20
 8003be4:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8003be6:	f000 f8ab 	bl	8003d40 <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 8003bea:	f000 f805 	bl	8003bf8 <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 8003bee:	f107 0708 	add.w	r7, r7, #8
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	bf00      	nop

08003bf8 <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b085      	sub	sp, #20
 8003bfc:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 8003bfe:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8003c02:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003c06:	68db      	ldr	r3, [r3, #12]
 8003c08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c0c:	f040 8089 	bne.w	8003d22 <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8003c10:	f244 7310 	movw	r3, #18192	; 0x4710
 8003c14:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 0304 	and.w	r3, r3, #4
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	f000 8088 	beq.w	8003d34 <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8003c24:	f244 7310 	movw	r3, #18192	; 0x4710
 8003c28:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8003c32:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8003c36:	f103 0301 	add.w	r3, r3, #1
 8003c3a:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 8003c3c:	f244 7310 	movw	r3, #18192	; 0x4710
 8003c40:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8003c4a:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8003c4e:	f103 0301 	add.w	r3, r3, #1
 8003c52:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 8003c54:	f244 7310 	movw	r3, #18192	; 0x4710
 8003c58:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003c62:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8003c66:	f103 0301 	add.w	r3, r3, #1
 8003c6a:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 8003c6c:	f244 7310 	movw	r3, #18192	; 0x4710
 8003c70:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003c74:	68db      	ldr	r3, [r3, #12]
 8003c76:	f003 0301 	and.w	r3, r3, #1
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d028      	beq.n	8003cd0 <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 8003c7e:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8003c82:	f2c0 136e 	movt	r3, #366	; 0x16e
 8003c86:	68fa      	ldr	r2, [r7, #12]
 8003c88:	fbb3 f3f2 	udiv	r3, r3, r2
 8003c8c:	68ba      	ldr	r2, [r7, #8]
 8003c8e:	fb02 f303 	mul.w	r3, r2, r3
 8003c92:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8003c94:	683a      	ldr	r2, [r7, #0]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c9c:	f240 0310 	movw	r3, #16
 8003ca0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ca4:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8003ca6:	f240 0310 	movw	r3, #16
 8003caa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8003cb4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003cb8:	68db      	ldr	r3, [r3, #12]
 8003cba:	b2db      	uxtb	r3, r3
 8003cbc:	f103 0301 	add.w	r3, r3, #1
 8003cc0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003cc4:	f240 0310 	movw	r3, #16
 8003cc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ccc:	601a      	str	r2, [r3, #0]
 8003cce:	e031      	b.n	8003d34 <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8003cd0:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8003cd4:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8003cd8:	68fa      	ldr	r2, [r7, #12]
 8003cda:	fbb3 f3f2 	udiv	r3, r3, r2
 8003cde:	68ba      	ldr	r2, [r7, #8]
 8003ce0:	fb02 f303 	mul.w	r3, r2, r3
 8003ce4:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8003ce6:	683a      	ldr	r2, [r7, #0]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	fbb2 f2f3 	udiv	r2, r2, r3
 8003cee:	f240 0310 	movw	r3, #16
 8003cf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cf6:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8003cf8:	f240 0310 	movw	r3, #16
 8003cfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8003d06:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003d0a:	68db      	ldr	r3, [r3, #12]
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	f103 0301 	add.w	r3, r3, #1
 8003d12:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d16:	f240 0310 	movw	r3, #16
 8003d1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d1e:	601a      	str	r2, [r3, #0]
 8003d20:	e008      	b.n	8003d34 <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8003d22:	f240 0310 	movw	r3, #16
 8003d26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d2a:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 8003d2e:	f2c0 126e 	movt	r2, #366	; 0x16e
 8003d32:	601a      	str	r2, [r3, #0]
}


}
 8003d34:	f107 0714 	add.w	r7, r7, #20
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bc80      	pop	{r7}
 8003d3c:	4770      	bx	lr
 8003d3e:	bf00      	nop

08003d40 <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8003d46:	f003 f921 	bl	8006f8c <AllowPLLInitByStartup>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	f000 8255 	beq.w	80041fc <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 8003d52:	f244 7310 	movw	r3, #18192	; 0x4710
 8003d56:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003d5a:	685a      	ldr	r2, [r3, #4]
 8003d5c:	f04f 0302 	mov.w	r3, #2
 8003d60:	f2c0 0301 	movt	r3, #1
 8003d64:	4013      	ands	r3, r2
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d00d      	beq.n	8003d86 <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8003d6a:	f244 7310 	movw	r3, #18192	; 0x4710
 8003d6e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003d72:	f244 7210 	movw	r2, #18192	; 0x4710
 8003d76:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003d7a:	6852      	ldr	r2, [r2, #4]
 8003d7c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003d80:	f022 0202 	bic.w	r2, r2, #2
 8003d84:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 8003d86:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8003d8a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d072      	beq.n	8003e7e <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 8003d98:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8003d9c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003da0:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8003da4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003da8:	6852      	ldr	r2, [r2, #4]
 8003daa:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003dae:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8003db0:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8003db4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003db8:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8003dbc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003dc0:	6852      	ldr	r2, [r2, #4]
 8003dc2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003dc6:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8003dc8:	f244 7310 	movw	r3, #18192	; 0x4710
 8003dcc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003dd0:	f244 7210 	movw	r2, #18192	; 0x4710
 8003dd4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003dd8:	68d2      	ldr	r2, [r2, #12]
 8003dda:	f022 0201 	bic.w	r2, r2, #1
 8003dde:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8003de0:	f244 7310 	movw	r3, #18192	; 0x4710
 8003de4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003de8:	f244 7210 	movw	r2, #18192	; 0x4710
 8003dec:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003df0:	6852      	ldr	r2, [r2, #4]
 8003df2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003df6:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8003df8:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003dfc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003e00:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8003e04:	f2c0 024c 	movt	r2, #76	; 0x4c
 8003e08:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8003e0a:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003e0e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003e12:	f04f 0200 	mov.w	r2, #0
 8003e16:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e18:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003e1c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003e20:	f04f 0205 	mov.w	r2, #5
 8003e24:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8003e26:	f244 7310 	movw	r3, #18192	; 0x4710
 8003e2a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8003e34:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8003e38:	d008      	beq.n	8003e4c <SystemClockSetup+0x10c>
 8003e3a:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003e3e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003e42:	689a      	ldr	r2, [r3, #8]
 8003e44:	f240 13f3 	movw	r3, #499	; 0x1f3
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d8ec      	bhi.n	8003e26 <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8003e4c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003e50:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003e54:	f24e 0210 	movw	r2, #57360	; 0xe010
 8003e58:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003e5c:	6812      	ldr	r2, [r2, #0]
 8003e5e:	f022 0201 	bic.w	r2, r2, #1
 8003e62:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 8003e64:	f244 7310 	movw	r3, #18192	; 0x4710
 8003e68:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8003e72:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8003e76:	d002      	beq.n	8003e7e <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 8003e78:	f04f 0300 	mov.w	r3, #0
 8003e7c:	e1c0      	b.n	8004200 <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 8003e7e:	f244 7310 	movw	r3, #18192	; 0x4710
 8003e82:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 0304 	and.w	r3, r3, #4
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	f040 81b5 	bne.w	80041fc <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 8003e92:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8003e96:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d00b      	beq.n	8003ebc <SystemClockSetup+0x17c>
 8003ea4:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8003ea8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003eac:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8003eb0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003eb4:	68d2      	ldr	r2, [r2, #12]
 8003eb6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003eba:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8003ebc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003ec0:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8003ec4:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 8003ec6:	687a      	ldr	r2, [r7, #4]
 8003ec8:	f649 7381 	movw	r3, #40833	; 0x9f81
 8003ecc:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8003ed0:	fba3 1302 	umull	r1, r3, r3, r2
 8003ed4:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8003ed8:	f103 33ff 	add.w	r3, r3, #4294967295
 8003edc:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 8003ede:	f244 7310 	movw	r3, #18192	; 0x4710
 8003ee2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003ee6:	f244 7210 	movw	r2, #18192	; 0x4710
 8003eea:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003eee:	6852      	ldr	r2, [r2, #4]
 8003ef0:	f042 0201 	orr.w	r2, r2, #1
 8003ef4:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8003ef6:	f244 7310 	movw	r3, #18192	; 0x4710
 8003efa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003efe:	f244 7210 	movw	r2, #18192	; 0x4710
 8003f02:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003f06:	6852      	ldr	r2, [r2, #4]
 8003f08:	f042 0210 	orr.w	r2, r2, #16
 8003f0c:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8003f0e:	f244 7210 	movw	r2, #18192	; 0x4710
 8003f12:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8003f1c:	f644 7301 	movw	r3, #20225	; 0x4f01
 8003f20:	f2c0 1300 	movt	r3, #256	; 0x100
 8003f24:	430b      	orrs	r3, r1
 8003f26:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8003f28:	f244 7310 	movw	r3, #18192	; 0x4710
 8003f2c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003f30:	f244 7210 	movw	r2, #18192	; 0x4710
 8003f34:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003f38:	6852      	ldr	r2, [r2, #4]
 8003f3a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f3e:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8003f40:	f244 7310 	movw	r3, #18192	; 0x4710
 8003f44:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003f48:	f244 7210 	movw	r2, #18192	; 0x4710
 8003f4c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003f50:	6852      	ldr	r2, [r2, #4]
 8003f52:	f022 0210 	bic.w	r2, r2, #16
 8003f56:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8003f58:	f244 7310 	movw	r3, #18192	; 0x4710
 8003f5c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003f60:	f244 7210 	movw	r2, #18192	; 0x4710
 8003f64:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003f68:	6852      	ldr	r2, [r2, #4]
 8003f6a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003f6e:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8003f70:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003f74:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003f78:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8003f7c:	f2c0 024c 	movt	r2, #76	; 0x4c
 8003f80:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8003f82:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003f86:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003f8a:	f04f 0200 	mov.w	r2, #0
 8003f8e:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f90:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003f94:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003f98:	f04f 0205 	mov.w	r2, #5
 8003f9c:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 8003f9e:	bf00      	nop
 8003fa0:	f244 7310 	movw	r3, #18192	; 0x4710
 8003fa4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 0304 	and.w	r3, r3, #4
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d108      	bne.n	8003fc4 <SystemClockSetup+0x284>
 8003fb2:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003fb6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003fba:	689a      	ldr	r2, [r3, #8]
 8003fbc:	f240 13f3 	movw	r3, #499	; 0x1f3
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d8ed      	bhi.n	8003fa0 <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8003fc4:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003fc8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003fcc:	f24e 0210 	movw	r2, #57360	; 0xe010
 8003fd0:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003fd4:	6812      	ldr	r2, [r2, #0]
 8003fd6:	f022 0201 	bic.w	r2, r2, #1
 8003fda:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 8003fdc:	f244 7310 	movw	r3, #18192	; 0x4710
 8003fe0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 0304 	and.w	r3, r3, #4
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d04e      	beq.n	800408c <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8003fee:	f244 7310 	movw	r3, #18192	; 0x4710
 8003ff2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003ff6:	f244 7210 	movw	r2, #18192	; 0x4710
 8003ffa:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003ffe:	6852      	ldr	r2, [r2, #4]
 8004000:	f022 0201 	bic.w	r2, r2, #1
 8004004:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 8004006:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800400a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800400e:	f04f 0200 	mov.w	r2, #0
 8004012:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 8004014:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8004018:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800401c:	f04f 0200 	mov.w	r2, #0
 8004020:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 8004022:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8004026:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800402a:	f04f 0200 	mov.w	r2, #0
 800402e:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 8004030:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8004034:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004038:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 800403c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004040:	68d2      	ldr	r2, [r2, #12]
 8004042:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004046:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8004048:	f244 7310 	movw	r3, #18192	; 0x4710
 800404c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004050:	f244 7210 	movw	r2, #18192	; 0x4710
 8004054:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004058:	6852      	ldr	r2, [r2, #4]
 800405a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800405e:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50µs */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8004060:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004064:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004068:	f240 5245 	movw	r2, #1349	; 0x545
 800406c:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800406e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004072:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004076:	f04f 0200 	mov.w	r2, #0
 800407a:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800407c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004080:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004084:	f04f 0205 	mov.w	r2, #5
 8004088:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50µs  */
 800408a:	e002      	b.n	8004092 <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 800408c:	f04f 0300 	mov.w	r3, #0
 8004090:	e0b6      	b.n	8004200 <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50µs  */
 8004092:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004096:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	2b63      	cmp	r3, #99	; 0x63
 800409e:	d8f8      	bhi.n	8004092 <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80040a0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80040a4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80040a8:	f24e 0210 	movw	r2, #57360	; 0xe010
 80040ac:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80040b0:	6812      	ldr	r2, [r2, #0]
 80040b2:	f022 0201 	bic.w	r2, r2, #1
 80040b6:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 80040b8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80040bc:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 80040c0:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	ea4f 2213 	mov.w	r2, r3, lsr #8
 80040c8:	f245 43c7 	movw	r3, #21703	; 0x54c7
 80040cc:	f2c0 131e 	movt	r3, #286	; 0x11e
 80040d0:	fba3 1302 	umull	r1, r3, r3, r2
 80040d4:	ea4f 2393 	mov.w	r3, r3, lsr #10
 80040d8:	f103 33ff 	add.w	r3, r3, #4294967295
 80040dc:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80040de:	f244 7210 	movw	r2, #18192	; 0x4710
 80040e2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80040ec:	f644 7301 	movw	r3, #20225	; 0x4f01
 80040f0:	f2c0 1300 	movt	r3, #256	; 0x100
 80040f4:	430b      	orrs	r3, r1
 80040f6:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50µs */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 80040f8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80040fc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004100:	f640 421b 	movw	r2, #3099	; 0xc1b
 8004104:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8004106:	f24e 0310 	movw	r3, #57360	; 0xe010
 800410a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800410e:	f04f 0200 	mov.w	r2, #0
 8004112:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004114:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004118:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800411c:	f04f 0205 	mov.w	r2, #5
 8004120:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50µs  */
 8004122:	bf00      	nop
 8004124:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004128:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	2b63      	cmp	r3, #99	; 0x63
 8004130:	d8f8      	bhi.n	8004124 <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8004132:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004136:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800413a:	f24e 0210 	movw	r2, #57360	; 0xe010
 800413e:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8004142:	6812      	ldr	r2, [r2, #0]
 8004144:	f022 0201 	bic.w	r2, r2, #1
 8004148:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 800414a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800414e:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8004152:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 800415a:	f24e 332f 	movw	r3, #58159	; 0xe32f
 800415e:	f2c0 03be 	movt	r3, #190	; 0xbe
 8004162:	fba3 1302 	umull	r1, r3, r3, r2
 8004166:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800416a:	f103 33ff 	add.w	r3, r3, #4294967295
 800416e:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8004170:	f244 7210 	movw	r2, #18192	; 0x4710
 8004174:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	ea4f 4103 	mov.w	r1, r3, lsl #16
 800417e:	f644 7301 	movw	r3, #20225	; 0x4f01
 8004182:	f2c0 1300 	movt	r3, #256	; 0x100
 8004186:	430b      	orrs	r3, r1
 8004188:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50µs */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 800418a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800418e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004192:	f241 3223 	movw	r2, #4899	; 0x1323
 8004196:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8004198:	f24e 0310 	movw	r3, #57360	; 0xe010
 800419c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80041a0:	f04f 0200 	mov.w	r2, #0
 80041a4:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80041a6:	f24e 0310 	movw	r3, #57360	; 0xe010
 80041aa:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80041ae:	f04f 0205 	mov.w	r2, #5
 80041b2:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50µs  */
 80041b4:	bf00      	nop
 80041b6:	f24e 0310 	movw	r3, #57360	; 0xe010
 80041ba:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	2b63      	cmp	r3, #99	; 0x63
 80041c2:	d8f8      	bhi.n	80041b6 <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80041c4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80041c8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80041cc:	f24e 0210 	movw	r2, #57360	; 0xe010
 80041d0:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80041d4:	6812      	ldr	r2, [r2, #0]
 80041d6:	f022 0201 	bic.w	r2, r2, #1
 80041da:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80041dc:	f244 7310 	movw	r3, #18192	; 0x4710
 80041e0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80041e4:	f644 7201 	movw	r2, #20225	; 0x4f01
 80041e8:	f2c0 1203 	movt	r2, #259	; 0x103
 80041ec:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 80041ee:	f244 1360 	movw	r3, #16736	; 0x4160
 80041f2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80041f6:	f04f 0205 	mov.w	r2, #5
 80041fa:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 80041fc:	f04f 0301 	mov.w	r3, #1

}
 8004200:	4618      	mov	r0, r3
 8004202:	f107 0708 	add.w	r7, r7, #8
 8004206:	46bd      	mov	sp, r7
 8004208:	bd80      	pop	{r7, pc}
 800420a:	bf00      	nop

0800420c <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
 800420c:	b480      	push	{r7}
 800420e:	b085      	sub	sp, #20
 8004210:	af00      	add	r7, sp, #0
 8004212:	60f8      	str	r0, [r7, #12]
 8004214:	60b9      	str	r1, [r7, #8]
 8004216:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
 8004218:	f04f 33ff 	mov.w	r3, #4294967295
}
 800421c:	4618      	mov	r0, r3
 800421e:	f107 0714 	add.w	r7, r7, #20
 8004222:	46bd      	mov	sp, r7
 8004224:	bc80      	pop	{r7}
 8004226:	4770      	bx	lr

08004228 <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
 8004228:	b480      	push	{r7}
 800422a:	b085      	sub	sp, #20
 800422c:	af00      	add	r7, sp, #0
 800422e:	60f8      	str	r0, [r7, #12]
 8004230:	60b9      	str	r1, [r7, #8]
 8004232:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
 8004234:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004238:	4618      	mov	r0, r3
 800423a:	f107 0714 	add.w	r7, r7, #20
 800423e:	46bd      	mov	sp, r7
 8004240:	bc80      	pop	{r7}
 8004242:	4770      	bx	lr

08004244 <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004244:	b480      	push	{r7}
 8004246:	b085      	sub	sp, #20
 8004248:	af00      	add	r7, sp, #0
 800424a:	60f8      	str	r0, [r7, #12]
 800424c:	60b9      	str	r1, [r7, #8]
 800424e:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
 8004250:	f04f 0300 	mov.w	r3, #0
}
 8004254:	4618      	mov	r0, r3
 8004256:	f107 0714 	add.w	r7, r7, #20
 800425a:	46bd      	mov	sp, r7
 800425c:	bc80      	pop	{r7}
 800425e:	4770      	bx	lr

08004260 <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
 8004260:	b480      	push	{r7}
 8004262:	b085      	sub	sp, #20
 8004264:	af00      	add	r7, sp, #0
 8004266:	60f8      	str	r0, [r7, #12]
 8004268:	60b9      	str	r1, [r7, #8]
 800426a:	607a      	str	r2, [r7, #4]
 return -1;
 800426c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004270:	4618      	mov	r0, r3
 8004272:	f107 0714 	add.w	r7, r7, #20
 8004276:	46bd      	mov	sp, r7
 8004278:	bc80      	pop	{r7}
 800427a:	4770      	bx	lr

0800427c <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
 800427c:	b480      	push	{r7}
 800427e:	af00      	add	r7, sp, #0
 return -1;
 8004280:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004284:	4618      	mov	r0, r3
 8004286:	46bd      	mov	sp, r7
 8004288:	bc80      	pop	{r7}
 800428a:	4770      	bx	lr

0800428c <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
 800428c:	b480      	push	{r7}
 800428e:	b083      	sub	sp, #12
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d002      	beq.n	80042a2 <_fstat+0x16>
  return -1;
 800429c:	f04f 33ff 	mov.w	r3, #4294967295
 80042a0:	e001      	b.n	80042a6 <_fstat+0x1a>
 else
  return -2;
 80042a2:	f06f 0301 	mvn.w	r3, #1
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	f107 070c 	add.w	r7, r7, #12
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bc80      	pop	{r7}
 80042b0:	4770      	bx	lr
 80042b2:	bf00      	nop

080042b4 <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b083      	sub	sp, #12
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 80042bc:	6039      	str	r1, [r7, #0]
 if (old == new)
 80042be:	687a      	ldr	r2, [r7, #4]
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	429a      	cmp	r2, r3
 80042c4:	d102      	bne.n	80042cc <_link+0x18>
  return -1;
 80042c6:	f04f 33ff 	mov.w	r3, #4294967295
 80042ca:	e001      	b.n	80042d0 <_link+0x1c>
 else
  return -2;
 80042cc:	f06f 0301 	mvn.w	r3, #1
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	f107 070c 	add.w	r7, r7, #12
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bc80      	pop	{r7}
 80042da:	4770      	bx	lr

080042dc <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 return -1;
 80042e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	f107 070c 	add.w	r7, r7, #12
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bc80      	pop	{r7}
 80042f2:	4770      	bx	lr

080042f4 <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b087      	sub	sp, #28
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
 80042fc:	f64d 6350 	movw	r3, #56912	; 0xde50
 8004300:	f2c0 0300 	movt	r3, #0
 8004304:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
 8004306:	f240 034c 	movw	r3, #76	; 0x4c
 800430a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d114      	bne.n	800433e <_sbrk+0x4a>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
 8004314:	f240 034c 	movw	r3, #76	; 0x4c
 8004318:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800431c:	f242 12b0 	movw	r2, #8624	; 0x21b0
 8004320:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8004324:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
 8004326:	f240 034c 	movw	r3, #76	; 0x4c
 800432a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	18d2      	adds	r2, r2, r3
 8004334:	f240 0350 	movw	r3, #80	; 0x50
 8004338:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800433c:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
 800433e:	f240 034c 	movw	r3, #76	; 0x4c
 8004342:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 800434a:	f240 034c 	movw	r3, #76	; 0x4c
 800434e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	461a      	mov	r2, r3
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	18d3      	adds	r3, r2, r3
 800435a:	f103 0307 	add.w	r3, r3, #7
                                          & 0xFFFFFFF8);
 800435e:	f023 0307 	bic.w	r3, r3, #7
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 8004362:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
 8004364:	f240 0350 	movw	r3, #80	; 0x50
 8004368:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	68fa      	ldr	r2, [r7, #12]
 8004370:	429a      	cmp	r2, r3
 8004372:	d302      	bcc.n	800437a <_sbrk+0x86>
  return ((unsigned char *)NULL);
 8004374:	f04f 0300 	mov.w	r3, #0
 8004378:	e006      	b.n	8004388 <_sbrk+0x94>
 else
 {
  heap = NextBreak;
 800437a:	f240 034c 	movw	r3, #76	; 0x4c
 800437e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004382:	68fa      	ldr	r2, [r7, #12]
 8004384:	601a      	str	r2, [r3, #0]
  return CurrBreak;
 8004386:	693b      	ldr	r3, [r7, #16]
 }
}
 8004388:	4618      	mov	r0, r3
 800438a:	f107 071c 	add.w	r7, r7, #28
 800438e:	46bd      	mov	sp, r7
 8004390:	bc80      	pop	{r7}
 8004392:	4770      	bx	lr

08004394 <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
 8004394:	b480      	push	{r7}
 8004396:	b083      	sub	sp, #12
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 return -1;
 800439c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	f107 070c 	add.w	r7, r7, #12
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bc80      	pop	{r7}
 80043aa:	4770      	bx	lr

080043ac <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b083      	sub	sp, #12
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
 return -1;
 80043b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	f107 070c 	add.w	r7, r7, #12
 80043be:	46bd      	mov	sp, r7
 80043c0:	bc80      	pop	{r7}
 80043c2:	4770      	bx	lr

080043c4 <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b083      	sub	sp, #12
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
 80043cc:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
 80043ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80043d2:	4618      	mov	r0, r3
 80043d4:	f107 070c 	add.w	r7, r7, #12
 80043d8:	46bd      	mov	sp, r7
 80043da:	bc80      	pop	{r7}
 80043dc:	4770      	bx	lr
 80043de:	bf00      	nop

080043e0 <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
 80043e0:	b480      	push	{r7}
 80043e2:	af00      	add	r7, sp, #0
 return -1;
 80043e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80043e8:	4618      	mov	r0, r3
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bc80      	pop	{r7}
 80043ee:	4770      	bx	lr

080043f0 <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
 80043f0:	b480      	push	{r7}
 80043f2:	af00      	add	r7, sp, #0
 return -1;
 80043f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bc80      	pop	{r7}
 80043fe:	4770      	bx	lr

08004400 <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
 8004400:	b480      	push	{r7}
 8004402:	b083      	sub	sp, #12
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
 8004408:	e7fe      	b.n	8004408 <_exit+0x8>
 800440a:	bf00      	nop

0800440c <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
 800440c:	b480      	push	{r7}
 800440e:	af00      	add	r7, sp, #0
 8004410:	46bd      	mov	sp, r7
 8004412:	bc80      	pop	{r7}
 8004414:	4770      	bx	lr
 8004416:	bf00      	nop

08004418 <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
 8004418:	b480      	push	{r7}
 800441a:	b083      	sub	sp, #12
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
 8004420:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004424:	4618      	mov	r0, r3
 8004426:	f107 070c 	add.w	r7, r7, #12
 800442a:	46bd      	mov	sp, r7
 800442c:	bc80      	pop	{r7}
 800442e:	4770      	bx	lr

08004430 <UART001_lInit>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lInit (const UART001_HandleType* Handle)
{
 8004430:	b480      	push	{r7}
 8004432:	b085      	sub	sp, #20
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	60fb      	str	r3, [r7, #12]
 
  /** UART initialisation  */

  /* Disable UART mode before configuring all USIC registers to avoid 
   * unintended edges */ 
  UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk))); 
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004442:	f023 0202 	bic.w	r2, r3, #2
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable the USIC Channel */
  UartRegs->KSCFG |= ((((uint32_t)MASK_ONE  & USIC_CH_KSCFG_MODEN_Msk)) | \
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	68db      	ldr	r3, [r3, #12]
 800444e:	f043 0203 	orr.w	r2, r3, #3
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	60da      	str	r2, [r3, #12]
                         USIC_CH_KSCFG_BPMODEN_Msk)); 
   
  /* Configuration of USIC Channel Fractional Divider */

  /* Fractional divider mode selected */
  UartRegs->FDR |= (((uint32_t)SHIFT_TWO << USIC_CH_FDR_DM_Pos) \
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	691b      	ldr	r3, [r3, #16]
 800445a:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	611a      	str	r2, [r3, #16]
                                                     & USIC_CH_FDR_DM_Msk);
  
  /* Step value */
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	691a      	ldr	r2, [r3, #16]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800446a:	ea4f 5383 	mov.w	r3, r3, lsl #22
 800446e:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8004472:	431a      	orrs	r2, r3
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	611a      	str	r2, [r3, #16]
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	695a      	ldr	r2, [r3, #20]
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004482:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004486:	f403 7140 	and.w	r1, r3, #768	; 0x300
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800448e:	ea4f 2383 	mov.w	r3, r3, lsl #10
 8004492:	f403 43f8 	and.w	r3, r3, #31744	; 0x7c00
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
 8004496:	4319      	orrs	r1, r3
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_PDIV) << USIC_CH_BRG_PDIV_Pos) &  \
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800449c:	ea4f 4003 	mov.w	r0, r3, lsl #16
 80044a0:	f04f 0300 	mov.w	r3, #0
 80044a4:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 80044a8:	4003      	ands	r3, r0
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
 80044aa:	430b      	orrs	r3, r1
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 80044ac:	431a      	orrs	r2, r3
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	615a      	str	r2, [r3, #20]
  /* Configuration of USIC Shift Control */
  
  /* Transmit/Receive LSB first is selected  */
  /* Transmission Mode (TRM) = 1  */
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044b6:	f443 7281 	orr.w	r2, r3, #258	; 0x102
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	635a      	str	r2, [r3, #52]	; 0x34
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	8b9b      	ldrh	r3, [r3, #28]
 80044c6:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80044ca:	f403 117c 	and.w	r1, r3, #4128768	; 0x3f0000
                      USIC_CH_SCTR_FLE_Msk ) | \
                     (((uint32_t)Handle->DataBits  << USIC_CH_SCTR_WLE_Pos) & \
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	8b9b      	ldrh	r3, [r3, #28]
 80044d2:	ea4f 6303 	mov.w	r3, r3, lsl #24
 80044d6:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
                      USIC_CH_SCTR_FLE_Msk ) | \
 80044da:	430b      	orrs	r3, r1
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 80044dc:	431a      	orrs	r2, r3
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	635a      	str	r2, [r3, #52]	; 0x34
       
  /* Configuration of USIC Transmit Control/Status Register */ 
  /* TBUF Data Enable (TDEN) = 1 */
  /* TBUF Data Single Shot Mode (TDSSM) = 1 */
	
  UartRegs->TCSR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_TCSR_TDEN_Pos) & \
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044e6:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	639a      	str	r2, [r3, #56]	; 0x38
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	7d5b      	ldrb	r3, [r3, #21]
 80044f6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80044fa:	f003 0102 	and.w	r1, r3, #2
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004502:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004506:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
 800450a:	430b      	orrs	r3, r1
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 800450c:	4313      	orrs	r3, r2
 800450e:	f043 0201 	orr.w	r2, r3, #1
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	63da      	str	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
    USIC_CH_PCR_ASCMode_SP_Msk));
      
  if(Handle->RecvNoiseEn)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800451c:	2b00      	cmp	r3, #0
 800451e:	d005      	beq.n	800452c <UART001_lInit+0xfc>
  {
   	/* Enable Receiver Noise Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR5_Pos) & \
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004524:	f043 0220 	orr.w	r2, r3, #32
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	  USIC_CH_PCR_CTR5_Msk); 
  }
  
  if(Handle->FormatErrEn)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004532:	2b00      	cmp	r3, #0
 8004534:	d005      	beq.n	8004542 <UART001_lInit+0x112>
  {
   	/* Enable Format Error Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR6_Pos) & \
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800453a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	                             USIC_CH_PCR_CTR6_Msk); 
  }
  
  if(Handle->FrameFinEn)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8004548:	2b00      	cmp	r3, #0
 800454a:	d005      	beq.n	8004558 <UART001_lInit+0x128>
  {
   	/* Enable Frame Finished Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR7_Pos) & \
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004550:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	63da      	str	r2, [r3, #60]	; 0x3c
		  	                                   	  	 USIC_CH_PCR_CTR7_Msk); 
  } 
  
  if (Handle->TxFifoEn)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	7f9b      	ldrb	r3, [r3, #30]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d00e      	beq.n	800457e <UART001_lInit+0x14e>
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	f893 3020 	ldrb.w	r3, [r3, #32]
 800456c:	ea4f 2303 	mov.w	r3, r3, lsl #8
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
 8004570:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  } 
  
  if (Handle->TxFifoEn)
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 8004574:	431a      	orrs	r2, r3
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 800457c:	e005      	b.n	800458a <UART001_lInit+0x15a>
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
  }
  else
  {
	  /* TBIF is set to simplify polling*/
	  UartRegs->PSR_ASCMode |= (((uint32_t)SHIFT_ONE  << USIC_CH_PSR_TBIF_Pos) & \
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004582:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	649a      	str	r2, [r3, #72]	; 0x48
	 		  (uint32_t)USIC_CH_PSR_TBIF_Msk);
  }
  
  if (Handle->RxFifoEn)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	7fdb      	ldrb	r3, [r3, #31]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d00f      	beq.n	80045b2 <UART001_lInit+0x182>
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800459e:	ea4f 2303 	mov.w	r3, r3, lsl #8
						   USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk) | \
 80045a2:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  }
  
  if (Handle->RxFifoEn)
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 80045a6:	4313      	orrs	r3, r2
 80045a8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	7d9b      	ldrb	r3, [r3, #22]
 80045ba:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80045be:	f403 7340 	and.w	r3, r3, #768	; 0x300
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 80045c2:	4313      	orrs	r3, r2
 80045c4:	f043 0202 	orr.w	r2, r3, #2
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	641a      	str	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
                     USIC_CH_CCR_PM_Msk));

}
 80045cc:	f107 0714 	add.w	r7, r7, #20
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bc80      	pop	{r7}
 80045d4:	4770      	bx	lr
 80045d6:	bf00      	nop

080045d8 <UART001_lConfigTXPin>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
 80045d8:	b480      	push	{r7}
 80045da:	b085      	sub	sp, #20
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	687a      	ldr	r2, [r7, #4]
 80045e6:	6852      	ldr	r2, [r2, #4]
 80045e8:	6851      	ldr	r1, [r2, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
 80045ea:	687a      	ldr	r2, [r7, #4]
 80045ec:	7a12      	ldrb	r2, [r2, #8]
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 80045ee:	f04f 0001 	mov.w	r0, #1
 80045f2:	fa00 f202 	lsl.w	r2, r0, r2
 80045f6:	430a      	orrs	r2, r1
 80045f8:	605a      	str	r2, [r3, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
     
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	7a1b      	ldrb	r3, [r3, #8]
 80045fe:	60fb      	str	r3, [r7, #12]

    if (FIRST_NIBBLE > TempPortPin)
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2b03      	cmp	r3, #3
 8004604:	d810      	bhi.n	8004628 <UART001_lConfigTXPin+0x50>
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	687a      	ldr	r2, [r7, #4]
 800460c:	6852      	ldr	r2, [r2, #4]
 800460e:	6911      	ldr	r1, [r2, #16]
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8004610:	68fa      	ldr	r2, [r7, #12]
 8004612:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8004616:	f102 0203 	add.w	r2, r2, #3
 800461a:	f04f 0018 	mov.w	r0, #24
 800461e:	fa00 f202 	lsl.w	r2, r0, r2
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 8004622:	430a      	orrs	r2, r1
 8004624:	611a      	str	r2, [r3, #16]
 8004626:	e04f      	b.n	80046c8 <UART001_lConfigTXPin+0xf0>
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2b03      	cmp	r3, #3
 800462c:	d917      	bls.n	800465e <UART001_lConfigTXPin+0x86>
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2b07      	cmp	r3, #7
 8004632:	d814      	bhi.n	800465e <UART001_lConfigTXPin+0x86>
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	f1a3 0304 	sub.w	r3, r3, #4
 800463a:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	687a      	ldr	r2, [r7, #4]
 8004642:	6852      	ldr	r2, [r2, #4]
 8004644:	6951      	ldr	r1, [r2, #20]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8004646:	68fa      	ldr	r2, [r7, #12]
 8004648:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 800464c:	f102 0203 	add.w	r2, r2, #3
 8004650:	f04f 0018 	mov.w	r0, #24
 8004654:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 8004658:	430a      	orrs	r2, r1
 800465a:	615a      	str	r2, [r3, #20]
 800465c:	e034      	b.n	80046c8 <UART001_lConfigTXPin+0xf0>
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2b07      	cmp	r3, #7
 8004662:	d917      	bls.n	8004694 <UART001_lConfigTXPin+0xbc>
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2b0b      	cmp	r3, #11
 8004668:	d814      	bhi.n	8004694 <UART001_lConfigTXPin+0xbc>
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	f1a3 0308 	sub.w	r3, r3, #8
 8004670:	60fb      	str	r3, [r7, #12]
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	687a      	ldr	r2, [r7, #4]
 8004678:	6852      	ldr	r2, [r2, #4]
 800467a:	6991      	ldr	r1, [r2, #24]
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 800467c:	68fa      	ldr	r2, [r7, #12]
 800467e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8004682:	f102 0203 	add.w	r2, r2, #3
 8004686:	f04f 0018 	mov.w	r0, #24
 800468a:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 800468e:	430a      	orrs	r2, r1
 8004690:	619a      	str	r2, [r3, #24]
 8004692:	e019      	b.n	80046c8 <UART001_lConfigTXPin+0xf0>
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2b0b      	cmp	r3, #11
 8004698:	d916      	bls.n	80046c8 <UART001_lConfigTXPin+0xf0>
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	2b0f      	cmp	r3, #15
 800469e:	d813      	bhi.n	80046c8 <UART001_lConfigTXPin+0xf0>
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	f1a3 030c 	sub.w	r3, r3, #12
 80046a6:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	687a      	ldr	r2, [r7, #4]
 80046ae:	6852      	ldr	r2, [r2, #4]
 80046b0:	69d1      	ldr	r1, [r2, #28]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 80046b2:	68fa      	ldr	r2, [r7, #12]
 80046b4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 80046b8:	f102 0203 	add.w	r2, r2, #3
 80046bc:	f04f 0018 	mov.w	r0, #24
 80046c0:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 80046c4:	430a      	orrs	r2, r1
 80046c6:	61da      	str	r2, [r3, #28]
							(TempPortPin * 8U)));
    }
	else
	{}

}
 80046c8:	f107 0714 	add.w	r7, r7, #20
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bc80      	pop	{r7}
 80046d0:	4770      	bx	lr
 80046d2:	bf00      	nop

080046d4 <UART001_labsRealType>:
 * 				 -ve float value if Number is >= 0.0 <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
float UART001_labsRealType(float Number)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b085      	sub	sp, #20
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
   float return_value;
	if (Number < 0.0F){
 80046dc:	edd7 7a01 	vldr	s15, [r7, #4]
 80046e0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80046e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046e8:	d506      	bpl.n	80046f8 <UART001_labsRealType+0x24>
		return_value = -Number;
 80046ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80046ee:	eef1 7a67 	vneg.f32	s15, s15
 80046f2:	edc7 7a03 	vstr	s15, [r7, #12]
 80046f6:	e001      	b.n	80046fc <UART001_labsRealType+0x28>
	}
	else{
		return_value = Number;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	60fb      	str	r3, [r7, #12]
	}
	return return_value;
 80046fc:	68fb      	ldr	r3, [r7, #12]
}
 80046fe:	4618      	mov	r0, r3
 8004700:	f107 0714 	add.w	r7, r7, #20
 8004704:	46bd      	mov	sp, r7
 8004706:	bc80      	pop	{r7}
 8004708:	4770      	bx	lr
 800470a:	bf00      	nop

0800470c <UART001_lConfigureBaudRate>:
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
void UART001_lConfigureBaudRate\
                              (uint32_t BaudRate,uint32_t* Pdiv,uint32_t* Step)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	ed2d 8b02 	vpush	{d8}
 8004712:	b0ae      	sub	sp, #184	; 0xb8
 8004714:	af00      	add	r7, sp, #0
 8004716:	60f8      	str	r0, [r7, #12]
 8004718:	60b9      	str	r1, [r7, #8]
 800471a:	607a      	str	r2, [r7, #4]
	uint32_t fdr_step = 0x00U;
 800471c:	f04f 0300 	mov.w	r3, #0
 8004720:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	uint32_t brg_pdiv = 0x00U;
 8004724:	f04f 0300 	mov.w	r3, #0
 8004728:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	uint32_t divisor_in = BaudRate ;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	/* fPB / 1024 * (Brg_dctq + 1) */
	uint32_t dividend_in = 0U;
 8004732:	f04f 0300 	mov.w	r3, #0
 8004736:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	uint32_t divisor_array[4];
	uint32_t dividend_array[4];
	uint32_t div_array[4];
	uint32_t max, frac,divisor1,divisor2,dividend1,dividend2;
	uint32_t array_count,array_count_1,array_count_2;
	uint32_t do_while_break = 0U;
 800473a:	f04f 0300 	mov.w	r3, #0
 800473e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	uint32_t temp = 0U;
 8004742:	f04f 0300 	mov.w	r3, #0
 8004746:	67fb      	str	r3, [r7, #124]	; 0x7c
	float div_factor;
	uint32_t loop_cnt;
	bool swapped;
	dividend_in = (uint32_t)((uint32_t)(UART001_CLOCK * 1000000)/ \
 8004748:	f642 53c6 	movw	r3, #11718	; 0x2dc6
 800474c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
                    	(UART001_MAX_VALUE * UART001_DCTQ_VALUE)); 
	/* swap if divisor_in/dividend_in > max_divisor/max_dividend */
	div_factor = (float) divisor_in/(float) dividend_in;
 8004750:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8004754:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004758:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800475c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004760:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8004764:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	if ( div_factor > 1.0F)
 8004768:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 800476c:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8004770:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004774:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004778:	dd12      	ble.n	80047a0 <UART001_lConfigureBaudRate+0x94>
	{
		max = UART001_MAX_VALUE;
 800477a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800477e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		swapped = 1U;
 8004782:	f04f 0301 	mov.w	r3, #1
 8004786:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		temp = divisor_in;
 800478a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800478e:	67fb      	str	r3, [r7, #124]	; 0x7c
		divisor_in = dividend_in;
 8004790:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004794:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		dividend_in = temp;
 8004798:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800479a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800479e:	e007      	b.n	80047b0 <UART001_lConfigureBaudRate+0xa4>
	}
	else
	{
		swapped = 0U;
 80047a0:	f04f 0300 	mov.w	r3, #0
 80047a4:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		max = UART001_MAX_VALUE;
 80047a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80047ac:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	}
	/*Init parameters*/
	loop_cnt = 0U;
 80047b0:	f04f 0300 	mov.w	r3, #0
 80047b4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	array_count = 0U;
 80047b8:	f04f 0300 	mov.w	r3, #0
 80047bc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	array_count_1 = 0U;
 80047c0:	f04f 0300 	mov.w	r3, #0
 80047c4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	divisor[0] = divisor_in;
 80047c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80047cc:	663b      	str	r3, [r7, #96]	; 0x60
	remainder[0] = dividend_in;
 80047ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80047d2:	643b      	str	r3, [r7, #64]	; 0x40
	divisor_array[0] = 1U;
 80047d4:	f04f 0301 	mov.w	r3, #1
 80047d8:	633b      	str	r3, [r7, #48]	; 0x30
	dividend_array[0] = 0U;
 80047da:	f04f 0300 	mov.w	r3, #0
 80047de:	623b      	str	r3, [r7, #32]
	do {
			++loop_cnt;
 80047e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80047e4:	f103 0301 	add.w	r3, r3, #1
 80047e8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			array_count_2 = array_count_1; /* on first loop is not used */
 80047ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80047f0:	677b      	str	r3, [r7, #116]	; 0x74
			array_count_1 = array_count;
 80047f2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80047f6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			array_count = loop_cnt % 4U;
 80047fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80047fe:	f003 0303 	and.w	r3, r3, #3
 8004802:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
			dividend[array_count] = divisor[array_count_1];
 8004806:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800480a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800480e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004812:	18cb      	adds	r3, r1, r3
 8004814:	f853 2c58 	ldr.w	r2, [r3, #-88]
 8004818:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800481c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004820:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004824:	18cb      	adds	r3, r1, r3
 8004826:	f843 2c68 	str.w	r2, [r3, #-104]
			
			divisor[array_count] = remainder[array_count_1];
 800482a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800482e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004832:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8004836:	18d3      	adds	r3, r2, r3
 8004838:	f853 2c78 	ldr.w	r2, [r3, #-120]
 800483c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004840:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004844:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004848:	18cb      	adds	r3, r1, r3
 800484a:	f843 2c58 	str.w	r2, [r3, #-88]
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
 800484e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004852:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004856:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800485a:	18d3      	adds	r3, r2, r3
 800485c:	f853 2c68 	ldr.w	r2, [r3, #-104]
 8004860:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004864:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004868:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800486c:	18cb      	adds	r3, r1, r3
 800486e:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8004872:	fbb2 f2f3 	udiv	r2, r2, r3
			array_count = loop_cnt % 4U;
			dividend[array_count] = divisor[array_count_1];
			
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
 8004876:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800487a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800487e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004882:	18cb      	adds	r3, r1, r3
 8004884:	f843 2ca8 	str.w	r2, [r3, #-168]
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
			                       dividend[array_count] % divisor[array_count];
 8004888:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800488c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004890:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8004894:	18d3      	adds	r3, r2, r3
 8004896:	f853 2c68 	ldr.w	r2, [r3, #-104]
 800489a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800489e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80048a2:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80048a6:	18cb      	adds	r3, r1, r3
 80048a8:	f853 3c58 	ldr.w	r3, [r3, #-88]
 80048ac:	fbb2 f1f3 	udiv	r1, r2, r3
 80048b0:	fb03 f301 	mul.w	r3, r3, r1
 80048b4:	1ad2      	subs	r2, r2, r3
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
 80048b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80048ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80048be:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80048c2:	18cb      	adds	r3, r1, r3
 80048c4:	f843 2c78 	str.w	r2, [r3, #-120]
			                       dividend[array_count] % divisor[array_count];
			
			/* This executed only on first loop */
			if (loop_cnt == 1U)
 80048c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d105      	bne.n	80048dc <UART001_lConfigureBaudRate+0x1d0>
			{ 
				divisor_array[1] = div_array[1];
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	637b      	str	r3, [r7, #52]	; 0x34
				dividend_array[1] = 1U;
 80048d4:	f04f 0301 	mov.w	r3, #1
 80048d8:	627b      	str	r3, [r7, #36]	; 0x24
 80048da:	e04b      	b.n	8004974 <UART001_lConfigureBaudRate+0x268>
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 80048dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80048e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80048e4:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80048e8:	18d3      	adds	r3, r2, r3
 80048ea:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 80048ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80048f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80048f6:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80048fa:	18cb      	adds	r3, r1, r3
 80048fc:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8004900:	fb03 f202 	mul.w	r2, r3, r2
				       divisor_array[array_count_2];
 8004904:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004906:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800490a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800490e:	18cb      	adds	r3, r1, r3
 8004910:	f853 3c88 	ldr.w	r3, [r3, #-136]
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 8004914:	18d2      	adds	r2, r2, r3
				divisor_array[1] = div_array[1];
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
 8004916:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800491a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800491e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004922:	18cb      	adds	r3, r1, r3
 8004924:	f843 2c88 	str.w	r2, [r3, #-136]
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 8004928:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800492c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004930:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8004934:	18d3      	adds	r3, r2, r3
 8004936:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 800493a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800493e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004942:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004946:	18cb      	adds	r3, r1, r3
 8004948:	f853 3c98 	ldr.w	r3, [r3, #-152]
 800494c:	fb03 f202 	mul.w	r2, r3, r2
				       dividend_array[array_count_2];
 8004950:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004952:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004956:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800495a:	18cb      	adds	r3, r1, r3
 800495c:	f853 3c98 	ldr.w	r3, [r3, #-152]
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 8004960:	18d2      	adds	r2, r2, r3
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
 8004962:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004966:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800496a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800496e:	18cb      	adds	r3, r1, r3
 8004970:	f843 2c98 	str.w	r2, [r3, #-152]
				      (div_array[array_count] * dividend_array[array_count_1]) + \
				       dividend_array[array_count_2];
			}
			if (dividend_array[array_count] > max) 
 8004974:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004978:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800497c:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8004980:	18d3      	adds	r3, r2, r3
 8004982:	f853 2c98 	ldr.w	r2, [r3, #-152]
 8004986:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800498a:	429a      	cmp	r2, r3
 800498c:	f240 80df 	bls.w	8004b4e <UART001_lConfigureBaudRate+0x442>
			{
				divisor1 = divisor_array[array_count_1];
 8004990:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004994:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004998:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800499c:	18cb      	adds	r3, r1, r3
 800499e:	f853 3c88 	ldr.w	r3, [r3, #-136]
 80049a2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
				dividend1 = dividend_array[array_count_1];
 80049a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80049aa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80049ae:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80049b2:	18d3      	adds	r3, r2, r3
 80049b4:	f853 3c98 	ldr.w	r3, [r3, #-152]
 80049b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
				frac = (max - dividend_array[array_count_2]) / \
 80049bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80049be:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80049c2:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80049c6:	18cb      	adds	r3, r1, r3
 80049c8:	f853 3c98 	ldr.w	r3, [r3, #-152]
 80049cc:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 80049d0:	1ad2      	subs	r2, r2, r3
				                               dividend_array[array_count_1];
 80049d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80049d6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80049da:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80049de:	18cb      	adds	r3, r1, r3
 80049e0:	f853 3c98 	ldr.w	r3, [r3, #-152]
			}
			if (dividend_array[array_count] > max) 
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
 80049e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80049e8:	673b      	str	r3, [r7, #112]	; 0x70
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 80049ea:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80049ee:	f103 33ff 	add.w	r3, r3, #4294967295
 80049f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80049f6:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80049fa:	18d3      	adds	r3, r2, r3
 80049fc:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8004a00:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8004a02:	fb02 f203 	mul.w	r2, r2, r3
				                                divisor_array[array_count-2U];
 8004a06:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004a0a:	f1a3 0302 	sub.w	r3, r3, #2
 8004a0e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004a12:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004a16:	18cb      	adds	r3, r1, r3
 8004a18:	f853 3c88 	ldr.w	r3, [r3, #-136]
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 8004a1c:	18d3      	adds	r3, r2, r3
 8004a1e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 8004a22:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004a26:	f103 33ff 	add.w	r3, r3, #4294967295
 8004a2a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004a2e:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8004a32:	18d3      	adds	r3, r2, r3
 8004a34:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8004a38:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8004a3a:	fb02 f203 	mul.w	r2, r2, r3
				                               dividend_array[array_count_2];
 8004a3e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a40:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004a44:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004a48:	18cb      	adds	r3, r1, r3
 8004a4a:	f853 3c98 	ldr.w	r3, [r3, #-152]
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 8004a4e:	18d3      	adds	r3, r2, r3
 8004a50:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
				                               dividend_array[array_count_2];
				/* Swap if required */
				if (swapped) {
 8004a54:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d013      	beq.n	8004a84 <UART001_lConfigureBaudRate+0x378>
						/* Swap divisor1 and dividend1 */
						temp = divisor1;
 8004a5c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004a60:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor1 = dividend1;
 8004a62:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004a66:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						dividend1 = temp;
 8004a6a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004a6c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						/* Swap divisor2 and dividend2 */
						temp = divisor2;
 8004a70:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004a74:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor2 = dividend2;
 8004a76:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004a7a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
						dividend2 = temp;
 8004a7e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004a80:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
					}
				/* Remove if one of has divisor 0 */
				if ((dividend1 == 0U) || (divisor1 == 0U)) {
 8004a84:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d003      	beq.n	8004a94 <UART001_lConfigureBaudRate+0x388>
 8004a8c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d108      	bne.n	8004aa6 <UART001_lConfigureBaudRate+0x39a>
					fdr_step = divisor2;
 8004a94:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004a98:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend2;
 8004a9c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004aa0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004aa4:	e04e      	b.n	8004b44 <UART001_lConfigureBaudRate+0x438>
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
 8004aa6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d003      	beq.n	8004ab6 <UART001_lConfigureBaudRate+0x3aa>
 8004aae:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d108      	bne.n	8004ac8 <UART001_lConfigureBaudRate+0x3bc>
					fdr_step = divisor1;
 8004ab6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004aba:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend1;
 8004abe:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004ac2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004ac6:	e03d      	b.n	8004b44 <UART001_lConfigureBaudRate+0x438>
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
 8004ac8:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8004acc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004ad0:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8004ad4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ad8:	eec7 7a27 	vdiv.f32	s15, s14, s15
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 8004adc:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8004ae0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ae4:	ee17 0a90 	vmov	r0, s15
 8004ae8:	f7ff fdf4 	bl	80046d4 <UART001_labsRealType>
 8004aec:	ee08 0a10 	vmov	s16, r0
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
 8004af0:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8004af4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004af8:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8004afc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b00:	eec7 7a27 	vdiv.f32	s15, s14, s15
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
 8004b04:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8004b08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b0c:	ee17 0a90 	vmov	r0, s15
 8004b10:	f7ff fde0 	bl	80046d4 <UART001_labsRealType>
 8004b14:	ee07 0a90 	vmov	s15, r0
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 8004b18:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8004b1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b20:	dd08      	ble.n	8004b34 <UART001_lConfigureBaudRate+0x428>
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
					{
						fdr_step = divisor2;
 8004b22:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004b26:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend2;
 8004b2a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004b2e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004b32:	e007      	b.n	8004b44 <UART001_lConfigureBaudRate+0x438>
					}else {
						fdr_step = divisor1;
 8004b34:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004b38:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend1;
 8004b3c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004b40:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
					}
				}
				do_while_break = 0x05U;
 8004b44:	f04f 0305 	mov.w	r3, #5
 8004b48:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004b4c:	e032      	b.n	8004bb4 <UART001_lConfigureBaudRate+0x4a8>
			}
			else if (remainder[array_count]== 0U) 
 8004b4e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004b52:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004b56:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8004b5a:	18d3      	adds	r3, r2, r3
 8004b5c:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d127      	bne.n	8004bb4 <UART001_lConfigureBaudRate+0x4a8>
			{
				fdr_step = divisor_array[array_count];
 8004b64:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004b68:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004b6c:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004b70:	18cb      	adds	r3, r1, r3
 8004b72:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8004b76:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
				brg_pdiv = dividend_array[array_count];
 8004b7a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004b7e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004b82:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8004b86:	18d3      	adds	r3, r2, r3
 8004b88:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8004b8c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				if (swapped)
 8004b90:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d009      	beq.n	8004bac <UART001_lConfigureBaudRate+0x4a0>
				{
					/* Swap fdr_step and brg_pdiv */
					temp = fdr_step;
 8004b98:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004b9c:	67fb      	str	r3, [r7, #124]	; 0x7c
					fdr_step = brg_pdiv;
 8004b9e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004ba2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = temp;
 8004ba6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004ba8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				}
				do_while_break = 0x05U;
 8004bac:	f04f 0305 	mov.w	r3, #5
 8004bb0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			}
			else {
			  /* Do Nothing */
			}
		} while (do_while_break != 0x05U);
 8004bb4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004bb8:	2b05      	cmp	r3, #5
 8004bba:	f47f ae11 	bne.w	80047e0 <UART001_lConfigureBaudRate+0xd4>

	if(fdr_step >= UART001_MAX_VALUE)
 8004bbe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004bc2:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8004bc6:	429a      	cmp	r2, r3
 8004bc8:	d903      	bls.n	8004bd2 <UART001_lConfigureBaudRate+0x4c6>
	{
	   fdr_step = 1023U;
 8004bca:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8004bce:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	}

	*Step = fdr_step;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004bd8:	601a      	str	r2, [r3, #0]

	*Pdiv = brg_pdiv - 1U;
 8004bda:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004bde:	f103 32ff 	add.w	r2, r3, #4294967295
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	601a      	str	r2, [r3, #0]
}
 8004be6:	f107 07b8 	add.w	r7, r7, #184	; 0xb8
 8004bea:	46bd      	mov	sp, r7
 8004bec:	ecbd 8b02 	vpop	{d8}
 8004bf0:	bd80      	pop	{r7, pc}
 8004bf2:	bf00      	nop

08004bf4 <UART001_Init>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
void UART001_Init(void)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b082      	sub	sp, #8
 8004bf8:	af00      	add	r7, sp, #0
	  /* Reset the Peripheral*/
   #if defined(UART001_PER0_USIC0_ENABLED)
	  RESET001_DeassertReset(PER0_USIC0);
   #endif
   #if defined(UART001_PER1_USIC1_ENABLED)
	  RESET001_DeassertReset(PER1_USIC1); 
 8004bfa:	f04f 0080 	mov.w	r0, #128	; 0x80
 8004bfe:	f2c1 0000 	movt	r0, #4096	; 0x1000
 8004c02:	f000 ff2f 	bl	8005a64 <RESET001_DeassertReset>
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 8004c06:	f04f 0300 	mov.w	r3, #0
 8004c0a:	607b      	str	r3, [r7, #4]
 8004c0c:	e021      	b.n	8004c52 <UART001_Init+0x5e>
	                           LoopIndex++)
   {
	  if (UART001_HandleArray[LoopIndex]->Mode == UART_HALFDUPLEX)
 8004c0e:	f240 0314 	movw	r3, #20
 8004c12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c16:	687a      	ldr	r2, [r7, #4]
 8004c18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c1c:	7d1b      	ldrb	r3, [r3, #20]
 8004c1e:	2b01      	cmp	r3, #1
 8004c20:	d109      	bne.n	8004c36 <UART001_Init+0x42>
	  {
	   /*Configure TX Pin in Open-drain mode to allow the Wired-AND connection*/
		UART001_lConfigTXPin(UART001_HandleArray[LoopIndex]);
 8004c22:	f240 0314 	movw	r3, #20
 8004c26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c2a:	687a      	ldr	r2, [r7, #4]
 8004c2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c30:	4618      	mov	r0, r3
 8004c32:	f7ff fcd1 	bl	80045d8 <UART001_lConfigTXPin>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
 8004c36:	f240 0314 	movw	r3, #20
 8004c3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c3e:	687a      	ldr	r2, [r7, #4]
 8004c40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c44:	4618      	mov	r0, r3
 8004c46:	f7ff fbf3 	bl	8004430 <UART001_lInit>
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
	                           LoopIndex++)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	f103 0301 	add.w	r3, r3, #1
 8004c50:	607b      	str	r3, [r7, #4]
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d0da      	beq.n	8004c0e <UART001_Init+0x1a>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
   }
   
}
 8004c58:	f107 0708 	add.w	r7, r7, #8
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bd80      	pop	{r7, pc}

08004c60 <UART001_DeInit>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
 void  UART001_DeInit (const UART001_HandleType* Handle)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b083      	sub	sp, #12
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  /* <<<DD_UART001_API_2>>> */
  /* Place holder function */      
}
 8004c68:	f107 070c 	add.w	r7, r7, #12
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bc80      	pop	{r7}
 8004c70:	4770      	bx	lr
 8004c72:	bf00      	nop

08004c74 <UART001_Configure>:
  const UART001_HandleType* Handle,
  uint32_t BaudRate,
  UART_ParityType Parity,
  UART_StopBitType Stopbit
)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b08a      	sub	sp, #40	; 0x28
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	60f8      	str	r0, [r7, #12]
 8004c7c:	60b9      	str	r1, [r7, #8]
 8004c7e:	71fa      	strb	r2, [r7, #7]
 8004c80:	71bb      	strb	r3, [r7, #6]
   uint32_t Brg_Pdiv = 0x00U;
 8004c82:	f04f 0300 	mov.w	r3, #0
 8004c86:	617b      	str	r3, [r7, #20]
   uint32_t Fdr_Step = 0x00U;
 8004c88:	f04f 0300 	mov.w	r3, #0
 8004c8c:	613b      	str	r3, [r7, #16]
   uint32_t TXIDLE_status;
   uint32_t RXIDLE_status;
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	623b      	str	r3, [r7, #32]
   status_t Status = (status_t)UART001_ERROR;
 8004c94:	f04f 0305 	mov.w	r3, #5
 8004c98:	627b      	str	r3, [r7, #36]	; 0x24
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
 8004c9a:	6a3b      	ldr	r3, [r7, #32]
 8004c9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
   status_t Status = (status_t)UART001_ERROR;
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
 8004c9e:	f003 0301 	and.w	r3, r3, #1
 8004ca2:	61fb      	str	r3, [r7, #28]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
 8004ca4:	6a3b      	ldr	r3, [r7, #32]
 8004ca6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ca8:	f003 0302 	and.w	r3, r3, #2

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
 8004cac:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8004cb0:	61bb      	str	r3, [r7, #24]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_RXIDLE_Pos);
   if(( TXIDLE_status & RXIDLE_status) == 0x01U)
 8004cb2:	69fa      	ldr	r2, [r7, #28]
 8004cb4:	69bb      	ldr	r3, [r7, #24]
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	2b01      	cmp	r3, #1
 8004cba:	d15b      	bne.n	8004d74 <UART001_Configure+0x100>
    {
      /* Disable UART mode before configuring all USIC registers to avoid 
       * unintended edges */ 
      UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)));  
 8004cbc:	6a3b      	ldr	r3, [r7, #32]
 8004cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc0:	f023 0202 	bic.w	r2, r3, #2
 8004cc4:	6a3b      	ldr	r3, [r7, #32]
 8004cc6:	641a      	str	r2, [r3, #64]	; 0x40
	  
      /* Configuration of USIC Channel Fractional Divider */
      UART001_lConfigureBaudRate(BaudRate,&Brg_Pdiv,&Fdr_Step);
 8004cc8:	f107 0214 	add.w	r2, r7, #20
 8004ccc:	f107 0310 	add.w	r3, r7, #16
 8004cd0:	68b8      	ldr	r0, [r7, #8]
 8004cd2:	4611      	mov	r1, r2
 8004cd4:	461a      	mov	r2, r3
 8004cd6:	f7ff fd19 	bl	800470c <UART001_lConfigureBaudRate>

      /* Step value: 0x3FF */
      UartRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 8004cda:	6a3b      	ldr	r3, [r7, #32]
 8004cdc:	691b      	ldr	r3, [r3, #16]
 8004cde:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004ce2:	f023 0303 	bic.w	r3, r3, #3
 8004ce6:	6a3a      	ldr	r2, [r7, #32]
 8004ce8:	6113      	str	r3, [r2, #16]
      UartRegs->FDR |= ( Fdr_Step & USIC_CH_FDR_STEP_Msk);
 8004cea:	6a3b      	ldr	r3, [r7, #32]
 8004cec:	691a      	ldr	r2, [r3, #16]
 8004cee:	693b      	ldr	r3, [r7, #16]
 8004cf0:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8004cf4:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8004cf8:	431a      	orrs	r2, r3
 8004cfa:	6a3b      	ldr	r3, [r7, #32]
 8004cfc:	611a      	str	r2, [r3, #16]
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
 8004cfe:	6a3b      	ldr	r3, [r7, #32]
 8004d00:	695b      	ldr	r3, [r3, #20]
 8004d02:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 8004d06:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004d0a:	6a3a      	ldr	r2, [r7, #32]
 8004d0c:	6153      	str	r3, [r2, #20]
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 8004d0e:	6a3b      	ldr	r3, [r7, #32]
 8004d10:	695a      	ldr	r2, [r3, #20]
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	ea4f 4103 	mov.w	r1, r3, lsl #16
    		                                          &  USIC_CH_BRG_PDIV_Msk));
 8004d18:	f04f 0300 	mov.w	r3, #0
 8004d1c:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8004d20:	400b      	ands	r3, r1
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 8004d22:	431a      	orrs	r2, r3
 8004d24:	6a3b      	ldr	r3, [r7, #32]
 8004d26:	615a      	str	r2, [r3, #20]
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
 8004d28:	6a3b      	ldr	r3, [r7, #32]
 8004d2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d2c:	f023 0202 	bic.w	r2, r3, #2
 8004d30:	6a3b      	ldr	r3, [r7, #32]
 8004d32:	63da      	str	r2, [r3, #60]	; 0x3c
      UartRegs->PCR_ASCMode |= \
 8004d34:	6a3b      	ldr	r3, [r7, #32]
 8004d36:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 8004d38:	79bb      	ldrb	r3, [r7, #6]
 8004d3a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004d3e:	f003 0302 	and.w	r3, r3, #2
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
      UartRegs->PCR_ASCMode |= \
 8004d42:	431a      	orrs	r2, r3
 8004d44:	6a3b      	ldr	r3, [r7, #32]
 8004d46:	63da      	str	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
 8004d48:	6a3b      	ldr	r3, [r7, #32]
 8004d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d4c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004d50:	6a3b      	ldr	r3, [r7, #32]
 8004d52:	641a      	str	r2, [r3, #64]	; 0x40
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8004d54:	6a3b      	ldr	r3, [r7, #32]
 8004d56:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
 8004d58:	79fb      	ldrb	r3, [r7, #7]
 8004d5a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004d5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8004d62:	4313      	orrs	r3, r2
 8004d64:	f043 0202 	orr.w	r2, r3, #2
 8004d68:	6a3b      	ldr	r3, [r7, #32]
 8004d6a:	641a      	str	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
                                                       USIC_CH_CCR_PM_Msk));

      Status = (status_t)DAVEApp_SUCCESS;
 8004d6c:	f04f 0300 	mov.w	r3, #0
 8004d70:	627b      	str	r3, [r7, #36]	; 0x24
 8004d72:	e002      	b.n	8004d7a <UART001_Configure+0x106>
    }
    else
    {
      Status = (status_t)UART001_BUSY;
 8004d74:	f04f 0303 	mov.w	r3, #3
 8004d78:	627b      	str	r3, [r7, #36]	; 0x24
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
    }
  
  return Status;
 8004d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8004d82:	46bd      	mov	sp, r7
 8004d84:	bd80      	pop	{r7, pc}
 8004d86:	bf00      	nop

08004d88 <UART001_ReadDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{ 
 8004d88:	b480      	push	{r7}
 8004d8a:	b087      	sub	sp, #28
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	60f8      	str	r0, [r7, #12]
 8004d90:	60b9      	str	r1, [r7, #8]
 8004d92:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 8004d94:	f04f 0300 	mov.w	r3, #0
 8004d98:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	7fdb      	ldrb	r3, [r3, #31]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d01f      	beq.n	8004de8 <UART001_ReadDataMultiple+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8004da8:	e011      	b.n	8004dce <UART001_ReadDataMultiple+0x46>
	  {
		*DataPtr = (uint16_t)UartRegs->OUTR;
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8004db0:	b29a      	uxth	r2, r3
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	801a      	strh	r2, [r3, #0]
		Count--;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	f103 33ff 	add.w	r3, r3, #4294967295
 8004dbc:	607b      	str	r3, [r7, #4]
		ReadCount++;
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	f103 0301 	add.w	r3, r3, #1
 8004dc4:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8004dc6:	68bb      	ldr	r3, [r7, #8]
 8004dc8:	f103 0302 	add.w	r3, r3, #2
 8004dcc:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8004dd4:	f003 0308 	and.w	r3, r3, #8
 8004dd8:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d10c      	bne.n	8004dfa <UART001_ReadDataMultiple+0x72>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d1e1      	bne.n	8004daa <UART001_ReadDataMultiple+0x22>
 8004de6:	e008      	b.n	8004dfa <UART001_ReadDataMultiple+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint16_t)UartRegs->RBUF;
 8004de8:	693b      	ldr	r3, [r7, #16]
 8004dea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dec:	b29a      	uxth	r2, r3
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	801a      	strh	r2, [r3, #0]
	  ReadCount++;
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	f103 0301 	add.w	r3, r3, #1
 8004df8:	617b      	str	r3, [r7, #20]
  }
  return ReadCount;
 8004dfa:	697b      	ldr	r3, [r7, #20]
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	f107 071c 	add.w	r7, r7, #28
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bc80      	pop	{r7}
 8004e06:	4770      	bx	lr

08004e08 <UART001_ReadDataBytes>:
(
  const UART001_HandleType* Handle,
  uint8_t* DataPtr,
  uint32_t Count
)
{ 
 8004e08:	b480      	push	{r7}
 8004e0a:	b087      	sub	sp, #28
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	60f8      	str	r0, [r7, #12]
 8004e10:	60b9      	str	r1, [r7, #8]
 8004e12:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 8004e14:	f04f 0300 	mov.w	r3, #0
 8004e18:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	7fdb      	ldrb	r3, [r3, #31]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d01f      	beq.n	8004e68 <UART001_ReadDataBytes+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8004e28:	e011      	b.n	8004e4e <UART001_ReadDataBytes+0x46>
	  {
		*DataPtr = (uint8_t)UartRegs->OUTR;
 8004e2a:	693b      	ldr	r3, [r7, #16]
 8004e2c:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8004e30:	b2da      	uxtb	r2, r3
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	701a      	strb	r2, [r3, #0]
		Count--;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	f103 33ff 	add.w	r3, r3, #4294967295
 8004e3c:	607b      	str	r3, [r7, #4]
		ReadCount++;
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	f103 0301 	add.w	r3, r3, #1
 8004e44:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8004e46:	68bb      	ldr	r3, [r7, #8]
 8004e48:	f103 0301 	add.w	r3, r3, #1
 8004e4c:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8004e54:	f003 0308 	and.w	r3, r3, #8
 8004e58:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d10c      	bne.n	8004e7a <UART001_ReadDataBytes+0x72>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d1e1      	bne.n	8004e2a <UART001_ReadDataBytes+0x22>
 8004e66:	e008      	b.n	8004e7a <UART001_ReadDataBytes+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint8_t)UartRegs->RBUF;
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e6c:	b2da      	uxtb	r2, r3
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	701a      	strb	r2, [r3, #0]
	  ReadCount++;
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	f103 0301 	add.w	r3, r3, #1
 8004e78:	617b      	str	r3, [r7, #20]
  }  
  return ReadCount;
 8004e7a:	697b      	ldr	r3, [r7, #20]
}
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f107 071c 	add.w	r7, r7, #28
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bc80      	pop	{r7}
 8004e86:	4770      	bx	lr

08004e88 <UART001_WriteDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b087      	sub	sp, #28
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	60f8      	str	r0, [r7, #12]
 8004e90:	60b9      	str	r1, [r7, #8]
 8004e92:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 8004e94:	f04f 0300 	mov.w	r3, #0
 8004e98:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	7f9b      	ldrb	r3, [r3, #30]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d01f      	beq.n	8004ee8 <UART001_WriteDataMultiple+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8004ea8:	e011      	b.n	8004ece <UART001_WriteDataMultiple+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	881b      	ldrh	r3, [r3, #0]
 8004eae:	461a      	mov	r2, r3
 8004eb0:	693b      	ldr	r3, [r7, #16]
 8004eb2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	f103 33ff 	add.w	r3, r3, #4294967295
 8004ebc:	607b      	str	r3, [r7, #4]
		WriteCount++;
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	f103 0301 	add.w	r3, r3, #1
 8004ec4:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	f103 0302 	add.w	r3, r3, #2
 8004ecc:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8004ece:	693b      	ldr	r3, [r7, #16]
 8004ed0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8004ed4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ed8:	ea4f 3313 	mov.w	r3, r3, lsr #12
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d113      	bne.n	8004f08 <UART001_WriteDataMultiple+0x80>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d1e1      	bne.n	8004eaa <UART001_WriteDataMultiple+0x22>
 8004ee6:	e00f      	b.n	8004f08 <UART001_WriteDataMultiple+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d109      	bne.n	8004f08 <UART001_WriteDataMultiple+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	881b      	ldrh	r3, [r3, #0]
 8004ef8:	461a      	mov	r2, r3
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	f103 0301 	add.w	r3, r3, #1
 8004f06:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 8004f08:	697b      	ldr	r3, [r7, #20]
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	f107 071c 	add.w	r7, r7, #28
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bc80      	pop	{r7}
 8004f14:	4770      	bx	lr
 8004f16:	bf00      	nop

08004f18 <UART001_WriteDataBytes>:
(
  const UART001_HandleType* Handle,
  const uint8_t* DataPtr,
  uint32_t Count
)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b087      	sub	sp, #28
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	60f8      	str	r0, [r7, #12]
 8004f20:	60b9      	str	r1, [r7, #8]
 8004f22:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 8004f24:	f04f 0300 	mov.w	r3, #0
 8004f28:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	7f9b      	ldrb	r3, [r3, #30]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d01f      	beq.n	8004f78 <UART001_WriteDataBytes+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8004f38:	e011      	b.n	8004f5e <UART001_WriteDataBytes+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	781b      	ldrb	r3, [r3, #0]
 8004f3e:	461a      	mov	r2, r3
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	f103 33ff 	add.w	r3, r3, #4294967295
 8004f4c:	607b      	str	r3, [r7, #4]
		WriteCount++;
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	f103 0301 	add.w	r3, r3, #1
 8004f54:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	f103 0301 	add.w	r3, r3, #1
 8004f5c:	60bb      	str	r3, [r7, #8]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8004f5e:	693b      	ldr	r3, [r7, #16]
 8004f60:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8004f64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004f68:	ea4f 3313 	mov.w	r3, r3, lsr #12
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d113      	bne.n	8004f98 <UART001_WriteDataBytes+0x80>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d1e1      	bne.n	8004f3a <UART001_WriteDataBytes+0x22>
 8004f76:	e00f      	b.n	8004f98 <UART001_WriteDataBytes+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */  
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d109      	bne.n	8004f98 <UART001_WriteDataBytes+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	781b      	ldrb	r3, [r3, #0]
 8004f88:	461a      	mov	r2, r3
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	f103 0301 	add.w	r3, r3, #1
 8004f96:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 8004f98:	697b      	ldr	r3, [r7, #20]
}
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f107 071c 	add.w	r7, r7, #28
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bc80      	pop	{r7}
 8004fa4:	4770      	bx	lr
 8004fa6:	bf00      	nop

08004fa8 <UART001_GetFlagStatus>:
status_t UART001_GetFlagStatus 
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b087      	sub	sp, #28
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
 8004fb0:	460b      	mov	r3, r1
 8004fb2:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)UART001_RESET;
 8004fb4:	f04f 0301 	mov.w	r3, #1
 8004fb8:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 8004fba:	f04f 0300 	mov.w	r3, #0
 8004fbe:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_7>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 8004fc6:	78fb      	ldrb	r3, [r7, #3]
 8004fc8:	2b0f      	cmp	r3, #15
 8004fca:	d80b      	bhi.n	8004fe4 <UART001_GetFlagStatus+0x3c>
  {
    TempValue = UartRegs->PSR_ASCMode;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fd0:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 8004fd2:	78fb      	ldrb	r3, [r7, #3]
 8004fd4:	f04f 0201 	mov.w	r2, #1
 8004fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8004fdc:	693a      	ldr	r2, [r7, #16]
 8004fde:	4013      	ands	r3, r2
 8004fe0:	613b      	str	r3, [r7, #16]
 8004fe2:	e01f      	b.n	8005024 <UART001_GetFlagStatus+0x7c>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 8004fe4:	78fb      	ldrb	r3, [r7, #3]
 8004fe6:	2b12      	cmp	r3, #18
 8004fe8:	d80e      	bhi.n	8005008 <UART001_GetFlagStatus+0x60>
  {
    TempValue = UartRegs->TRBSR;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8004ff0:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
 8004ff2:	78fb      	ldrb	r3, [r7, #3]
 8004ff4:	f1a3 0310 	sub.w	r3, r3, #16
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 8004ff8:	f04f 0201 	mov.w	r2, #1
 8004ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8005000:	693a      	ldr	r2, [r7, #16]
 8005002:	4013      	ands	r3, r2
 8005004:	613b      	str	r3, [r7, #16]
 8005006:	e00d      	b.n	8005024 <UART001_GetFlagStatus+0x7c>
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800500e:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
 8005010:	78fb      	ldrb	r3, [r7, #3]
 8005012:	f1a3 030b 	sub.w	r3, r3, #11
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 8005016:	f04f 0201 	mov.w	r2, #1
 800501a:	fa02 f303 	lsl.w	r3, r2, r3
 800501e:	693a      	ldr	r2, [r7, #16]
 8005020:	4013      	ands	r3, r2
 8005022:	613b      	str	r3, [r7, #16]
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
  } 

  if(TempValue)
 8005024:	693b      	ldr	r3, [r7, #16]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d002      	beq.n	8005030 <UART001_GetFlagStatus+0x88>
  {
    Status = (status_t)UART001_SET;
 800502a:	f04f 0302 	mov.w	r3, #2
 800502e:	617b      	str	r3, [r7, #20]
  }
  return Status;
 8005030:	697b      	ldr	r3, [r7, #20]
}
 8005032:	4618      	mov	r0, r3
 8005034:	f107 071c 	add.w	r7, r7, #28
 8005038:	46bd      	mov	sp, r7
 800503a:	bc80      	pop	{r7}
 800503c:	4770      	bx	lr
 800503e:	bf00      	nop

08005040 <UART001_ClearFlag>:
void UART001_ClearFlag
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 8005040:	b480      	push	{r7}
 8005042:	b085      	sub	sp, #20
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
 8005048:	460b      	mov	r3, r1
 800504a:	70fb      	strb	r3, [r7, #3]

  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_8>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 8005052:	78fb      	ldrb	r3, [r7, #3]
 8005054:	2b0f      	cmp	r3, #15
 8005056:	d80a      	bhi.n	800506e <UART001_ClearFlag+0x2e>
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800505c:	78fb      	ldrb	r3, [r7, #3]
 800505e:	f04f 0101 	mov.w	r1, #1
 8005062:	fa01 f303 	lsl.w	r3, r1, r3
 8005066:	431a      	orrs	r2, r3
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	64da      	str	r2, [r3, #76]	; 0x4c
 800506c:	e01f      	b.n	80050ae <UART001_ClearFlag+0x6e>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 800506e:	78fb      	ldrb	r3, [r7, #3]
 8005070:	2b12      	cmp	r3, #18
 8005072:	d80e      	bhi.n	8005092 <UART001_ClearFlag+0x52>
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
 800507a:	78fb      	ldrb	r3, [r7, #3]
 800507c:	f1a3 0310 	sub.w	r3, r3, #16
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8005080:	f04f 0101 	mov.w	r1, #1
 8005084:	fa01 f303 	lsl.w	r3, r1, r3
 8005088:	431a      	orrs	r2, r3
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
 8005090:	e00d      	b.n	80050ae <UART001_ClearFlag+0x6e>
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
 8005098:	78fb      	ldrb	r3, [r7, #3]
 800509a:	f1a3 030b 	sub.w	r3, r3, #11
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 800509e:	f04f 0101 	mov.w	r1, #1
 80050a2:	fa01 f303 	lsl.w	r3, r1, r3
 80050a6:	431a      	orrs	r2, r3
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
                                                       UART001_FLAG_OFFSET ));
  }  
  
}
 80050ae:	f107 0714 	add.w	r7, r7, #20
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bc80      	pop	{r7}
 80050b6:	4770      	bx	lr

080050b8 <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80050b8:	b480      	push	{r7}
 80050ba:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 80050bc:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80050c0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80050c4:	68db      	ldr	r3, [r3, #12]
 80050c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80050ca:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bc80      	pop	{r7}
 80050d4:	4770      	bx	lr
 80050d6:	bf00      	nop

080050d8 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80050d8:	b480      	push	{r7}
 80050da:	b083      	sub	sp, #12
 80050dc:	af00      	add	r7, sp, #0
 80050de:	4603      	mov	r3, r0
 80050e0:	6039      	str	r1, [r7, #0]
 80050e2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80050e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	da10      	bge.n	800510e <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80050ec:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80050f0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80050f4:	79fa      	ldrb	r2, [r7, #7]
 80050f6:	f002 020f 	and.w	r2, r2, #15
 80050fa:	f1a2 0104 	sub.w	r1, r2, #4
 80050fe:	683a      	ldr	r2, [r7, #0]
 8005100:	b2d2      	uxtb	r2, r2
 8005102:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8005106:	b2d2      	uxtb	r2, r2
 8005108:	185b      	adds	r3, r3, r1
 800510a:	761a      	strb	r2, [r3, #24]
 800510c:	e00d      	b.n	800512a <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 800510e:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8005112:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005116:	f997 1007 	ldrsb.w	r1, [r7, #7]
 800511a:	683a      	ldr	r2, [r7, #0]
 800511c:	b2d2      	uxtb	r2, r2
 800511e:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8005122:	b2d2      	uxtb	r2, r2
 8005124:	185b      	adds	r3, r3, r1
 8005126:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800512a:	f107 070c 	add.w	r7, r7, #12
 800512e:	46bd      	mov	sp, r7
 8005130:	bc80      	pop	{r7}
 8005132:	4770      	bx	lr

08005134 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005134:	b480      	push	{r7}
 8005136:	b089      	sub	sp, #36	; 0x24
 8005138:	af00      	add	r7, sp, #0
 800513a:	60f8      	str	r0, [r7, #12]
 800513c:	60b9      	str	r1, [r7, #8]
 800513e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	f003 0307 	and.w	r3, r3, #7
 8005146:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8005148:	69fb      	ldr	r3, [r7, #28]
 800514a:	f1c3 0307 	rsb	r3, r3, #7
 800514e:	2b06      	cmp	r3, #6
 8005150:	bf28      	it	cs
 8005152:	2306      	movcs	r3, #6
 8005154:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8005156:	69fb      	ldr	r3, [r7, #28]
 8005158:	f103 0306 	add.w	r3, r3, #6
 800515c:	2b06      	cmp	r3, #6
 800515e:	d903      	bls.n	8005168 <NVIC_EncodePriority+0x34>
 8005160:	69fb      	ldr	r3, [r7, #28]
 8005162:	f103 33ff 	add.w	r3, r3, #4294967295
 8005166:	e001      	b.n	800516c <NVIC_EncodePriority+0x38>
 8005168:	f04f 0300 	mov.w	r3, #0
 800516c:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 800516e:	69bb      	ldr	r3, [r7, #24]
 8005170:	f04f 0201 	mov.w	r2, #1
 8005174:	fa02 f303 	lsl.w	r3, r2, r3
 8005178:	f103 33ff 	add.w	r3, r3, #4294967295
 800517c:	461a      	mov	r2, r3
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	401a      	ands	r2, r3
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	f04f 0101 	mov.w	r1, #1
 800518e:	fa01 f303 	lsl.w	r3, r1, r3
 8005192:	f103 33ff 	add.w	r3, r3, #4294967295
 8005196:	4619      	mov	r1, r3
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 800519c:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 800519e:	4618      	mov	r0, r3
 80051a0:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bc80      	pop	{r7}
 80051a8:	4770      	bx	lr
 80051aa:	bf00      	nop

080051ac <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b082      	sub	sp, #8
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	f103 32ff 	add.w	r2, r3, #4294967295
 80051ba:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 80051be:	429a      	cmp	r2, r3
 80051c0:	d902      	bls.n	80051c8 <SysTick_Config+0x1c>
 80051c2:	f04f 0301 	mov.w	r3, #1
 80051c6:	e01d      	b.n	8005204 <SysTick_Config+0x58>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 80051c8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80051cc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80051d0:	687a      	ldr	r2, [r7, #4]
 80051d2:	f102 32ff 	add.w	r2, r2, #4294967295
 80051d6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 80051d8:	f04f 30ff 	mov.w	r0, #4294967295
 80051dc:	f04f 013f 	mov.w	r1, #63	; 0x3f
 80051e0:	f7ff ff7a 	bl	80050d8 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80051e4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80051e8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80051ec:	f04f 0200 	mov.w	r2, #0
 80051f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80051f2:	f24e 0310 	movw	r3, #57360	; 0xe010
 80051f6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80051fa:	f04f 0207 	mov.w	r2, #7
 80051fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8005200:	f04f 0300 	mov.w	r3, #0
}
 8005204:	4618      	mov	r0, r3
 8005206:	f107 0708 	add.w	r7, r7, #8
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}
 800520e:	bf00      	nop

08005210 <SYSTM001_lInsertTimerList>:

/*
 * This function is called to insert a timer into the timer list.
 */
static void  SYSTM001_lInsertTimerList (uint32_t Index)
{
 8005210:	b480      	push	{r7}
 8005212:	b087      	sub	sp, #28
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  int32_t DeltaTicks;
  uint32_t TempTmrCnt;
   /* Get timer time */
  TempTmrCnt = TimerTbl[Index].TimerCount;
 8005218:	f641 53b0 	movw	r3, #7600	; 0x1db0
 800521c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005220:	687a      	ldr	r2, [r7, #4]
 8005222:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005226:	189b      	adds	r3, r3, r2
 8005228:	f103 0308 	add.w	r3, r3, #8
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	60fb      	str	r3, [r7, #12]
  /* Check if timer count is zero */
  /* <<<DD_SYSTM001_PRIV _API_1>>> */

  /* Check if Timer list is NULL */
  if(TimerList == NULL)
 8005230:	f240 0354 	movw	r3, #84	; 0x54
 8005234:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d10d      	bne.n	800525a <SYSTM001_lInsertTimerList+0x4a>
  {
      /* Set this as first Timer */
      TimerList = &TimerTbl[Index];
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8005244:	f641 53b0 	movw	r3, #7600	; 0x1db0
 8005248:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800524c:	18d2      	adds	r2, r2, r3
 800524e:	f240 0354 	movw	r3, #84	; 0x54
 8005252:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005256:	601a      	str	r2, [r3, #0]
 8005258:	e0de      	b.n	8005418 <SYSTM001_lInsertTimerList+0x208>
  }
  /* IF Not, find the correct place ,and insert the specified timer */
  else
  {
    TmrObjPtr = TimerList;
 800525a:	f240 0354 	movw	r3, #84	; 0x54
 800525e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	617b      	str	r3, [r7, #20]
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	613b      	str	r3, [r7, #16]
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 800526a:	e0d1      	b.n	8005410 <SYSTM001_lInsertTimerList+0x200>
    {
      /* Get timer Count Difference  */
      DeltaTicks -= (int32_t)TmrObjPtr->TimerCount;
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	689b      	ldr	r3, [r3, #8]
 8005270:	693a      	ldr	r2, [r7, #16]
 8005272:	1ad3      	subs	r3, r2, r3
 8005274:	613b      	str	r3, [r7, #16]
      /* Is delta ticks<0? */
      if(DeltaTicks < 0)
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	2b00      	cmp	r3, #0
 800527a:	f280 809c 	bge.w	80053b6 <SYSTM001_lInsertTimerList+0x1a6>
      {
        /*  Check If head item */
        if(TmrObjPtr->TimerPrev!= NULL)
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	69db      	ldr	r3, [r3, #28]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d02e      	beq.n	80052e4 <SYSTM001_lInsertTimerList+0xd4>
        {
          /* If Insert to list */
          TmrObjPtr->TimerPrev->TimerNext = &TimerTbl[Index];
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	69da      	ldr	r2, [r3, #28]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	ea4f 1143 	mov.w	r1, r3, lsl #5
 8005290:	f641 53b0 	movw	r3, #7600	; 0x1db0
 8005294:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005298:	18cb      	adds	r3, r1, r3
 800529a:	6193      	str	r3, [r2, #24]
          TimerTbl[Index].TimerPrev = TmrObjPtr->TimerPrev;
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	69da      	ldr	r2, [r3, #28]
 80052a0:	f641 53b0 	movw	r3, #7600	; 0x1db0
 80052a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052a8:	6879      	ldr	r1, [r7, #4]
 80052aa:	ea4f 1141 	mov.w	r1, r1, lsl #5
 80052ae:	185b      	adds	r3, r3, r1
 80052b0:	f103 031c 	add.w	r3, r3, #28
 80052b4:	601a      	str	r2, [r3, #0]
          TimerTbl[Index].TimerNext = TmrObjPtr;
 80052b6:	f641 53b0 	movw	r3, #7600	; 0x1db0
 80052ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052be:	687a      	ldr	r2, [r7, #4]
 80052c0:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80052c4:	189b      	adds	r3, r3, r2
 80052c6:	f103 0318 	add.w	r3, r3, #24
 80052ca:	697a      	ldr	r2, [r7, #20]
 80052cc:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerPrev = &TimerTbl[Index];
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	ea4f 1243 	mov.w	r2, r3, lsl #5
 80052d4:	f641 53b0 	movw	r3, #7600	; 0x1db0
 80052d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052dc:	18d2      	adds	r2, r2, r3
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	61da      	str	r2, [r3, #28]
 80052e2:	e02a      	b.n	800533a <SYSTM001_lInsertTimerList+0x12a>
        }
        else
        {
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
 80052e4:	f240 0354 	movw	r3, #84	; 0x54
 80052e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052ec:	681a      	ldr	r2, [r3, #0]
 80052ee:	f641 53b0 	movw	r3, #7600	; 0x1db0
 80052f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052f6:	6879      	ldr	r1, [r7, #4]
 80052f8:	ea4f 1141 	mov.w	r1, r1, lsl #5
 80052fc:	185b      	adds	r3, r3, r1
 80052fe:	f103 0318 	add.w	r3, r3, #24
 8005302:	601a      	str	r2, [r3, #0]
          TimerList->TimerPrev = &TimerTbl[Index];
 8005304:	f240 0354 	movw	r3, #84	; 0x54
 8005308:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800530c:	681a      	ldr	r2, [r3, #0]
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	ea4f 1143 	mov.w	r1, r3, lsl #5
 8005314:	f641 53b0 	movw	r3, #7600	; 0x1db0
 8005318:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800531c:	18cb      	adds	r3, r1, r3
 800531e:	61d3      	str	r3, [r2, #28]
          TimerList = &TimerTbl[Index];
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8005326:	f641 53b0 	movw	r3, #7600	; 0x1db0
 800532a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800532e:	18d2      	adds	r2, r2, r3
 8005330:	f240 0354 	movw	r3, #84	; 0x54
 8005334:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005338:	601a      	str	r2, [r3, #0]
        }
        TimerTbl[Index].TimerCount = \
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
 800533a:	f641 53b0 	movw	r3, #7600	; 0x1db0
 800533e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005342:	687a      	ldr	r2, [r7, #4]
 8005344:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005348:	189b      	adds	r3, r3, r2
 800534a:	f103 0318 	add.w	r3, r3, #24
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	689a      	ldr	r2, [r3, #8]
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	18d2      	adds	r2, r2, r3
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
          TimerList->TimerPrev = &TimerTbl[Index];
          TimerList = &TimerTbl[Index];
        }
        TimerTbl[Index].TimerCount = \
 8005356:	f641 53b0 	movw	r3, #7600	; 0x1db0
 800535a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800535e:	6879      	ldr	r1, [r7, #4]
 8005360:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8005364:	185b      	adds	r3, r3, r1
 8005366:	f103 0308 	add.w	r3, r3, #8
 800536a:	601a      	str	r2, [r3, #0]
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
        TimerTbl[Index].TimerNext->TimerCount  -= TimerTbl[Index].TimerCount;
 800536c:	f641 53b0 	movw	r3, #7600	; 0x1db0
 8005370:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005374:	687a      	ldr	r2, [r7, #4]
 8005376:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800537a:	189b      	adds	r3, r3, r2
 800537c:	f103 0318 	add.w	r3, r3, #24
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	f641 53b0 	movw	r3, #7600	; 0x1db0
 8005386:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800538a:	6879      	ldr	r1, [r7, #4]
 800538c:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8005390:	185b      	adds	r3, r3, r1
 8005392:	f103 0318 	add.w	r3, r3, #24
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	6899      	ldr	r1, [r3, #8]
 800539a:	f641 53b0 	movw	r3, #7600	; 0x1db0
 800539e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	ea4f 1040 	mov.w	r0, r0, lsl #5
 80053a8:	181b      	adds	r3, r3, r0
 80053aa:	f103 0308 	add.w	r3, r3, #8
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	1acb      	subs	r3, r1, r3
 80053b2:	6093      	str	r3, [r2, #8]
        break;
 80053b4:	e030      	b.n	8005418 <SYSTM001_lInsertTimerList+0x208>
      }
      /* Is last item in list? */
      else
      {
        if((DeltaTicks >= 0) && (TmrObjPtr->TimerNext == NULL))
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	db26      	blt.n	800540a <SYSTM001_lInsertTimerList+0x1fa>
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	699b      	ldr	r3, [r3, #24]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d122      	bne.n	800540a <SYSTM001_lInsertTimerList+0x1fa>
        {
          /* Yes,insert into */
          TimerTbl[Index].TimerPrev = TmrObjPtr;
 80053c4:	f641 53b0 	movw	r3, #7600	; 0x1db0
 80053c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053cc:	687a      	ldr	r2, [r7, #4]
 80053ce:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80053d2:	189b      	adds	r3, r3, r2
 80053d4:	f103 031c 	add.w	r3, r3, #28
 80053d8:	697a      	ldr	r2, [r7, #20]
 80053da:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerNext = &TimerTbl[Index];
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	ea4f 1243 	mov.w	r2, r3, lsl #5
 80053e2:	f641 53b0 	movw	r3, #7600	; 0x1db0
 80053e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053ea:	18d2      	adds	r2, r2, r3
 80053ec:	697b      	ldr	r3, [r7, #20]
 80053ee:	619a      	str	r2, [r3, #24]
          TimerTbl[Index].TimerCount = (uint32_t)DeltaTicks;
 80053f0:	693a      	ldr	r2, [r7, #16]
 80053f2:	f641 53b0 	movw	r3, #7600	; 0x1db0
 80053f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053fa:	6879      	ldr	r1, [r7, #4]
 80053fc:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8005400:	185b      	adds	r3, r3, r1
 8005402:	f103 0308 	add.w	r3, r3, #8
 8005406:	601a      	str	r2, [r3, #0]
          break;
 8005408:	e006      	b.n	8005418 <SYSTM001_lInsertTimerList+0x208>
        }
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
 800540a:	697b      	ldr	r3, [r7, #20]
 800540c:	699b      	ldr	r3, [r3, #24]
 800540e:	617b      	str	r3, [r7, #20]
  {
    TmrObjPtr = TimerList;
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	2b00      	cmp	r3, #0
 8005414:	f47f af2a 	bne.w	800526c <SYSTM001_lInsertTimerList+0x5c>
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
    }
  }
}
 8005418:	f107 071c 	add.w	r7, r7, #28
 800541c:	46bd      	mov	sp, r7
 800541e:	bc80      	pop	{r7}
 8005420:	4770      	bx	lr
 8005422:	bf00      	nop

08005424 <SYSTM001_lRemoveTimerList>:

/*
 * This function is called to remove a timer from the timer list. 
 */
static void  SYSTM001_lRemoveTimerList(uint32_t Index)
{
 8005424:	b480      	push	{r7}
 8005426:	b085      	sub	sp, #20
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = &TimerTbl[Index];
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8005432:	f641 53b0 	movw	r3, #7600	; 0x1db0
 8005436:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800543a:	18d3      	adds	r3, r2, r3
 800543c:	60fb      	str	r3, [r7, #12]
  /* Check whether only one timer available */
  /* <<<DD_SYSTM001_PRIV _API_2>>> */
  if((TmrObjPtr->TimerPrev == NULL) && (TmrObjPtr->TimerNext == NULL))
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	69db      	ldr	r3, [r3, #28]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d10b      	bne.n	800545e <SYSTM001_lRemoveTimerList+0x3a>
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	699b      	ldr	r3, [r3, #24]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d107      	bne.n	800545e <SYSTM001_lRemoveTimerList+0x3a>
  {
    /* set timer list as NULL */ 
    TimerList = NULL;                 	
 800544e:	f240 0354 	movw	r3, #84	; 0x54
 8005452:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005456:	f04f 0200 	mov.w	r2, #0
 800545a:	601a      	str	r2, [r3, #0]
 800545c:	e049      	b.n	80054f2 <SYSTM001_lRemoveTimerList+0xce>
  }
   /* Check if the first item in timer list   */
  else if(TmrObjPtr->TimerPrev == NULL)     
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	69db      	ldr	r3, [r3, #28]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d11c      	bne.n	80054a0 <SYSTM001_lRemoveTimerList+0x7c>
  {   
    /* Remove timer from list,and reset timer list */
    TimerList  = TmrObjPtr->TimerNext;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	699a      	ldr	r2, [r3, #24]
 800546a:	f240 0354 	movw	r3, #84	; 0x54
 800546e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005472:	601a      	str	r2, [r3, #0]
    TimerList->TimerPrev = NULL;
 8005474:	f240 0354 	movw	r3, #84	; 0x54
 8005478:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f04f 0200 	mov.w	r2, #0
 8005482:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	699b      	ldr	r3, [r3, #24]
 8005488:	68fa      	ldr	r2, [r7, #12]
 800548a:	6992      	ldr	r2, [r2, #24]
 800548c:	6891      	ldr	r1, [r2, #8]
 800548e:	68fa      	ldr	r2, [r7, #12]
 8005490:	6892      	ldr	r2, [r2, #8]
 8005492:	188a      	adds	r2, r1, r2
 8005494:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext    = NULL;  
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	f04f 0200 	mov.w	r2, #0
 800549c:	619a      	str	r2, [r3, #24]
 800549e:	e028      	b.n	80054f2 <SYSTM001_lRemoveTimerList+0xce>
  }
  /* Check if the last item in timer list   */
  else if(TmrObjPtr->TimerNext == NULL)      
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	699b      	ldr	r3, [r3, #24]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d109      	bne.n	80054bc <SYSTM001_lRemoveTimerList+0x98>
  {
    /* Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext = NULL;	
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	69db      	ldr	r3, [r3, #28]
 80054ac:	f04f 0200 	mov.w	r2, #0
 80054b0:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	f04f 0200 	mov.w	r2, #0
 80054b8:	61da      	str	r2, [r3, #28]
 80054ba:	e01a      	b.n	80054f2 <SYSTM001_lRemoveTimerList+0xce>
  }
  else                                /*  remove timer from list         */
  {
    /*  Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext  =  TmrObjPtr->TimerNext;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	69db      	ldr	r3, [r3, #28]
 80054c0:	68fa      	ldr	r2, [r7, #12]
 80054c2:	6992      	ldr	r2, [r2, #24]
 80054c4:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	699b      	ldr	r3, [r3, #24]
 80054ca:	68fa      	ldr	r2, [r7, #12]
 80054cc:	69d2      	ldr	r2, [r2, #28]
 80054ce:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	699b      	ldr	r3, [r3, #24]
 80054d4:	68fa      	ldr	r2, [r7, #12]
 80054d6:	6992      	ldr	r2, [r2, #24]
 80054d8:	6891      	ldr	r1, [r2, #8]
 80054da:	68fa      	ldr	r2, [r7, #12]
 80054dc:	6892      	ldr	r2, [r2, #8]
 80054de:	188a      	adds	r2, r1, r2
 80054e0:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext = NULL;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	f04f 0200 	mov.w	r2, #0
 80054e8:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	f04f 0200 	mov.w	r2, #0
 80054f0:	61da      	str	r2, [r3, #28]
  }
}
 80054f2:	f107 0714 	add.w	r7, r7, #20
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bc80      	pop	{r7}
 80054fa:	4770      	bx	lr

080054fc <SYSTM001_lTimerHandler>:

/*
 * Handler function  called from Systick event handler. 
 */
static void  SYSTM001_lTimerHandler (void)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b082      	sub	sp, #8
 8005500:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
 8005502:	f240 0354 	movw	r3, #84	; 0x54
 8005506:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 800550e:	e031      	b.n	8005574 <SYSTM001_lTimerHandler+0x78>
  {	
    /* Check whether timer is a one shot timer */
    if(TmrObjPtr->TimerType == SYSTM001_ONE_SHOT)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	791b      	ldrb	r3, [r3, #4]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d10f      	bne.n	8005538 <SYSTM001_lTimerHandler+0x3c>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4618      	mov	r0, r3
 800551e:	f7ff ff81 	bl	8005424 <SYSTM001_lRemoveTimerList>
      /* Set timer status as SYSTM001_STATE_STOPPED */
      TmrObjPtr->TimerState = SYSTM001_STATE_STOPPED;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	f04f 0201 	mov.w	r2, #1
 8005528:	715a      	strb	r2, [r3, #5]
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	691b      	ldr	r3, [r3, #16]
 800552e:	687a      	ldr	r2, [r7, #4]
 8005530:	6952      	ldr	r2, [r2, #20]
 8005532:	4610      	mov	r0, r2
 8005534:	4798      	blx	r3
 8005536:	e017      	b.n	8005568 <SYSTM001_lTimerHandler+0x6c>
    }
    /* Check whether timer is SYSTM001_PERIODIC */
    else if(TmrObjPtr->TimerType == SYSTM001_PERIODIC)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	791b      	ldrb	r3, [r3, #4]
 800553c:	2b01      	cmp	r3, #1
 800553e:	d121      	bne.n	8005584 <SYSTM001_lTimerHandler+0x88>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4618      	mov	r0, r3
 8005546:	f7ff ff6d 	bl	8005424 <SYSTM001_lRemoveTimerList>
      /* Reset timer tick             */
      TmrObjPtr->TimerCount = TmrObjPtr->TimerReload;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	68da      	ldr	r2, [r3, #12]
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	609a      	str	r2, [r3, #8]
        /* Insert timer into timer list */
      SYSTM001_lInsertTimerList(TmrObjPtr->TimerID);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4618      	mov	r0, r3
 8005558:	f7ff fe5a 	bl	8005210 <SYSTM001_lInsertTimerList>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	691b      	ldr	r3, [r3, #16]
 8005560:	687a      	ldr	r2, [r7, #4]
 8005562:	6952      	ldr	r2, [r2, #20]
 8005564:	4610      	mov	r0, r2
 8005566:	4798      	blx	r3
    else
    {
      break;
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
 8005568:	f240 0354 	movw	r3, #84	; 0x54
 800556c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	607b      	str	r3, [r7, #4]
{
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d005      	beq.n	8005586 <SYSTM001_lTimerHandler+0x8a>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d0c6      	beq.n	8005510 <SYSTM001_lTimerHandler+0x14>
 8005582:	e000      	b.n	8005586 <SYSTM001_lTimerHandler+0x8a>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
    }
    else
    {
      break;
 8005584:	bf00      	nop
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
  }
}
 8005586:	f107 0708 	add.w	r7, r7, #8
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}
 800558e:	bf00      	nop

08005590 <SysTick_Handler>:

/*
 *  SysTick Event Handler 
 */
void  SysTick_Handler(void)
{ 
 8005590:	b580      	push	{r7, lr}
 8005592:	b082      	sub	sp, #8
 8005594:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = TimerList;
 8005596:	f240 0354 	movw	r3, #84	; 0x54
 800559a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_4>>> */
  SysTickCount++;
 80055a2:	f240 035c 	movw	r3, #92	; 0x5c
 80055a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f103 0201 	add.w	r2, r3, #1
 80055b0:	f240 035c 	movw	r3, #92	; 0x5c
 80055b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80055b8:	601a      	str	r2, [r3, #0]
  if(TmrObjPtr == NULL)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d010      	beq.n	80055e2 <SysTick_Handler+0x52>
    /* Not supposed to be here */
   ;  
  }
  else
  {
    if(TmrObjPtr->TimerCount > 1UL)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	2b01      	cmp	r3, #1
 80055c6:	d906      	bls.n	80055d6 <SysTick_Handler+0x46>
    {
      TmrObjPtr->TimerCount--;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	689b      	ldr	r3, [r3, #8]
 80055cc:	f103 32ff 	add.w	r2, r3, #4294967295
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	609a      	str	r2, [r3, #8]
 80055d4:	e005      	b.n	80055e2 <SysTick_Handler+0x52>
    }
    else
    { 
      TmrObjPtr->TimerCount = 0;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	f04f 0200 	mov.w	r2, #0
 80055dc:	609a      	str	r2, [r3, #8]
      SYSTM001_lTimerHandler();
 80055de:	f7ff ff8d 	bl	80054fc <SYSTM001_lTimerHandler>
    }
  }
}
 80055e2:	f107 0708 	add.w	r7, r7, #8
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd80      	pop	{r7, pc}
 80055ea:	bf00      	nop

080055ec <SYSTM001_Init>:
/*
 *  Initialization function which initializes the App internal data
 *  structures to default values. 
 */
void  SYSTM001_Init( void)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b082      	sub	sp, #8
 80055f0:	af00      	add	r7, sp, #0
    uint32_t Status = 0UL;
 80055f2:	f04f 0300 	mov.w	r3, #0
 80055f6:	607b      	str	r3, [r7, #4]

  /** Initialize the header of the list */
  TimerList = NULL;
 80055f8:	f240 0354 	movw	r3, #84	; 0x54
 80055fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005600:	f04f 0200 	mov.w	r2, #0
 8005604:	601a      	str	r2, [r3, #0]
  /* Clock Initialization */
  CLK001_Init();     
 8005606:	f001 fca9 	bl	8006f5c <CLK001_Init>
  /**   Initialize timer tracker  */
  Status = SysTick_Config((uint32_t)(SYSTM001_SYSTICK_INTERVAL * SYSTM001_SYS_CORE_CLOCK * 1000U));
 800560a:	f24d 40c0 	movw	r0, #54464	; 0xd4c0
 800560e:	f2c0 0001 	movt	r0, #1
 8005612:	f7ff fdcb 	bl	80051ac <SysTick_Config>
 8005616:	6078      	str	r0, [r7, #4]
  if(Status == 1U)
  {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
  }
    NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),10,0));
 8005618:	f7ff fd4e 	bl	80050b8 <NVIC_GetPriorityGrouping>
 800561c:	4603      	mov	r3, r0
 800561e:	4618      	mov	r0, r3
 8005620:	f04f 010a 	mov.w	r1, #10
 8005624:	f04f 0200 	mov.w	r2, #0
 8005628:	f7ff fd84 	bl	8005134 <NVIC_EncodePriority>
 800562c:	4603      	mov	r3, r0
 800562e:	f04f 30ff 	mov.w	r0, #4294967295
 8005632:	4619      	mov	r1, r3
 8005634:	f7ff fd50 	bl	80050d8 <NVIC_SetPriority>
  TimerTracker = 0UL;
 8005638:	f240 0358 	movw	r3, #88	; 0x58
 800563c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005640:	f04f 0200 	mov.w	r2, #0
 8005644:	601a      	str	r2, [r3, #0]

}
 8005646:	f107 0708 	add.w	r7, r7, #8
 800564a:	46bd      	mov	sp, r7
 800564c:	bd80      	pop	{r7, pc}
 800564e:	bf00      	nop

08005650 <SYSTM001_CreateTimer>:
  uint32_t Period,
  SYSTM001_TimerType TimerType, 
  SYSTM001_TimerCallBackPtr TimerCallBack, 
  void  * pCallBackArgPtr
)
{
 8005650:	b480      	push	{r7}
 8005652:	b089      	sub	sp, #36	; 0x24
 8005654:	af00      	add	r7, sp, #0
 8005656:	60f8      	str	r0, [r7, #12]
 8005658:	607a      	str	r2, [r7, #4]
 800565a:	603b      	str	r3, [r7, #0]
 800565c:	460b      	mov	r3, r1
 800565e:	72fb      	strb	r3, [r7, #11]
  uint32_t TimerID = 0UL;
 8005660:	f04f 0300 	mov.w	r3, #0
 8005664:	61fb      	str	r3, [r7, #28]
  uint32_t Count = 0UL;
 8005666:	f04f 0300 	mov.w	r3, #0
 800566a:	61bb      	str	r3, [r7, #24]
  uint32_t Error = 0UL;  
 800566c:	f04f 0300 	mov.w	r3, #0
 8005670:	617b      	str	r3, [r7, #20]

  /* Check for input parameter */
    if((TimerType != SYSTM001_ONE_SHOT) && (TimerType != SYSTM001_PERIODIC))
 8005672:	7afb      	ldrb	r3, [r7, #11]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d005      	beq.n	8005684 <SYSTM001_CreateTimer+0x34>
 8005678:	7afb      	ldrb	r3, [r7, #11]
 800567a:	2b01      	cmp	r3, #1
 800567c:	d002      	beq.n	8005684 <SYSTM001_CreateTimer+0x34>
    {
      Error=(uint32_t)1UL;
 800567e:	f04f 0301 	mov.w	r3, #1
 8005682:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
      
    }
    if(Period < (uint32_t)SYSTM001_SYSTICK_INTERVAL)
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d102      	bne.n	8005690 <SYSTM001_CreateTimer+0x40>
    {
      Error=(uint32_t)1UL;
 800568a:	f04f 0301 	mov.w	r3, #1
 800568e:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if(Period == 0)          /* Timer with '0' time is not allowed. */
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d102      	bne.n	800569c <SYSTM001_CreateTimer+0x4c>
    {
      Error=(uint32_t)1UL;
 8005696:	f04f 0301 	mov.w	r3, #1
 800569a:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }

    if(TimerCallBack == NULL)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d102      	bne.n	80056a8 <SYSTM001_CreateTimer+0x58>
    {
      Error=(uint32_t)1UL;
 80056a2:	f04f 0301 	mov.w	r3, #1
 80056a6:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	f040 8098 	bne.w	80057e0 <SYSTM001_CreateTimer+0x190>
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 80056b0:	f04f 0300 	mov.w	r3, #0
 80056b4:	61bb      	str	r3, [r7, #24]
 80056b6:	e08f      	b.n	80057d8 <SYSTM001_CreateTimer+0x188>
       {
           /* Check for free timer ID */
           if((TimerTracker & ((uint32_t)1U << Count)) == 0U)
 80056b8:	f240 0358 	movw	r3, #88	; 0x58
 80056bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056c0:	681a      	ldr	r2, [r3, #0]
 80056c2:	69bb      	ldr	r3, [r7, #24]
 80056c4:	fa22 f303 	lsr.w	r3, r2, r3
 80056c8:	f003 0301 	and.w	r3, r3, #1
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d17f      	bne.n	80057d0 <SYSTM001_CreateTimer+0x180>
           {
               /* If yes,assign ID to this timer      */
               TimerTracker |= ((uint32_t)1U << Count);
 80056d0:	69bb      	ldr	r3, [r7, #24]
 80056d2:	f04f 0201 	mov.w	r2, #1
 80056d6:	fa02 f203 	lsl.w	r2, r2, r3
 80056da:	f240 0358 	movw	r3, #88	; 0x58
 80056de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	431a      	orrs	r2, r3
 80056e6:	f240 0358 	movw	r3, #88	; 0x58
 80056ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056ee:	601a      	str	r2, [r3, #0]
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
 80056f0:	f641 53b0 	movw	r3, #7600	; 0x1db0
 80056f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056f8:	69ba      	ldr	r2, [r7, #24]
 80056fa:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80056fe:	189b      	adds	r3, r3, r2
 8005700:	69ba      	ldr	r2, [r7, #24]
 8005702:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerType   = TimerType;
 8005704:	f641 53b0 	movw	r3, #7600	; 0x1db0
 8005708:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800570c:	69ba      	ldr	r2, [r7, #24]
 800570e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005712:	189b      	adds	r3, r3, r2
 8005714:	7afa      	ldrb	r2, [r7, #11]
 8005716:	711a      	strb	r2, [r3, #4]
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
 8005718:	f641 53b0 	movw	r3, #7600	; 0x1db0
 800571c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005720:	69ba      	ldr	r2, [r7, #24]
 8005722:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005726:	189b      	adds	r3, r3, r2
 8005728:	f04f 0201 	mov.w	r2, #1
 800572c:	715a      	strb	r2, [r3, #5]
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
                                                    +HW_TIMER_ADDITIONAL_CNT);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	f103 0201 	add.w	r2, r3, #1
               TimerTracker |= ((uint32_t)1U << Count);
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
               TimerTbl[Count].TimerType   = TimerType;
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
 8005734:	f641 53b0 	movw	r3, #7600	; 0x1db0
 8005738:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800573c:	69b9      	ldr	r1, [r7, #24]
 800573e:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8005742:	185b      	adds	r3, r3, r1
 8005744:	f103 0308 	add.w	r3, r3, #8
 8005748:	601a      	str	r2, [r3, #0]
                                                    +HW_TIMER_ADDITIONAL_CNT);
               TimerTbl[Count].TimerReload	= (Period / SYSTM001_SYSTICK_INTERVAL);
 800574a:	f641 53b0 	movw	r3, #7600	; 0x1db0
 800574e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005752:	69ba      	ldr	r2, [r7, #24]
 8005754:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005758:	189b      	adds	r3, r3, r2
 800575a:	f103 030c 	add.w	r3, r3, #12
 800575e:	68fa      	ldr	r2, [r7, #12]
 8005760:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerCallBack = TimerCallBack;
 8005762:	f641 53b0 	movw	r3, #7600	; 0x1db0
 8005766:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800576a:	69ba      	ldr	r2, [r7, #24]
 800576c:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005770:	189b      	adds	r3, r3, r2
 8005772:	f103 0310 	add.w	r3, r3, #16
 8005776:	687a      	ldr	r2, [r7, #4]
 8005778:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].ParamToCallBack = pCallBackArgPtr;
 800577a:	f641 53b0 	movw	r3, #7600	; 0x1db0
 800577e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005782:	69ba      	ldr	r2, [r7, #24]
 8005784:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005788:	189b      	adds	r3, r3, r2
 800578a:	f103 0314 	add.w	r3, r3, #20
 800578e:	683a      	ldr	r2, [r7, #0]
 8005790:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerPrev   = NULL;
 8005792:	f641 53b0 	movw	r3, #7600	; 0x1db0
 8005796:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800579a:	69ba      	ldr	r2, [r7, #24]
 800579c:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80057a0:	189b      	adds	r3, r3, r2
 80057a2:	f103 031c 	add.w	r3, r3, #28
 80057a6:	f04f 0200 	mov.w	r2, #0
 80057aa:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerNext   = NULL;
 80057ac:	f641 53b0 	movw	r3, #7600	; 0x1db0
 80057b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80057b4:	69ba      	ldr	r2, [r7, #24]
 80057b6:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80057ba:	189b      	adds	r3, r3, r2
 80057bc:	f103 0318 	add.w	r3, r3, #24
 80057c0:	f04f 0200 	mov.w	r2, #0
 80057c4:	601a      	str	r2, [r3, #0]
               TimerID = Count + 1U;
 80057c6:	69bb      	ldr	r3, [r7, #24]
 80057c8:	f103 0301 	add.w	r3, r3, #1
 80057cc:	61fb      	str	r3, [r7, #28]
               break;
 80057ce:	e007      	b.n	80057e0 <SYSTM001_CreateTimer+0x190>
      Error=(uint32_t)1UL;
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 80057d0:	69bb      	ldr	r3, [r7, #24]
 80057d2:	f103 0301 	add.w	r3, r3, #1
 80057d6:	61bb      	str	r3, [r7, #24]
 80057d8:	69bb      	ldr	r3, [r7, #24]
 80057da:	2b1f      	cmp	r3, #31
 80057dc:	f67f af6c 	bls.w	80056b8 <SYSTM001_CreateTimer+0x68>
               break;
            }
        }
    }

  return (handle_t)TimerID;
 80057e0:	69fb      	ldr	r3, [r7, #28]
}  
 80057e2:	4618      	mov	r0, r3
 80057e4:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bc80      	pop	{r7}
 80057ec:	4770      	bx	lr
 80057ee:	bf00      	nop

080057f0 <SYSTM001_StartTimer>:

/*
 *  Interface to start the software timer .
 */
status_t SYSTM001_StartTimer(handle_t  Handle) 
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b084      	sub	sp, #16
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 80057f8:	f04f 0300 	mov.w	r3, #0
 80057fc:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2b20      	cmp	r3, #32
 8005802:	d902      	bls.n	800580a <SYSTM001_StartTimer+0x1a>
  {
    Error = (status_t)SYSTM001_INVALID_HANDLE_ERROR;
 8005804:	f04f 0301 	mov.w	r3, #1
 8005808:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 800580a:	f240 0358 	movw	r3, #88	; 0x58
 800580e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005812:	681a      	ldr	r2, [r3, #0]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f103 33ff 	add.w	r3, r3, #4294967295
 800581a:	fa22 f303 	lsr.w	r3, r2, r3
 800581e:	f003 0301 	and.w	r3, r3, #1
 8005822:	2b00      	cmp	r3, #0
 8005824:	d102      	bne.n	800582c <SYSTM001_StartTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 8005826:	f04f 0301 	mov.w	r3, #1
 800582a:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  /* Any timer with time '0', can't start again. */
  if(TimerTbl[Handle - 1U].TimerCount == 0UL)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	f103 32ff 	add.w	r2, r3, #4294967295
 8005832:	f641 53b0 	movw	r3, #7600	; 0x1db0
 8005836:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800583a:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800583e:	189b      	adds	r3, r3, r2
 8005840:	f103 0308 	add.w	r3, r3, #8
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d102      	bne.n	8005850 <SYSTM001_StartTimer+0x60>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800584a:	f04f 0301 	mov.w	r3, #1
 800584e:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  
  
  if(Error == (status_t)DAVEApp_SUCCESS)
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d11f      	bne.n	8005896 <SYSTM001_StartTimer+0xa6>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_RUNNING)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	f103 32ff 	add.w	r2, r3, #4294967295
 800585c:	f641 53b0 	movw	r3, #7600	; 0x1db0
 8005860:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005864:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005868:	189b      	adds	r3, r3, r2
 800586a:	795b      	ldrb	r3, [r3, #5]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d012      	beq.n	8005896 <SYSTM001_StartTimer+0xa6>
    {
      /* set timer status as SYSTM001_STATE_RUNNING */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_RUNNING;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	f103 32ff 	add.w	r2, r3, #4294967295
 8005876:	f641 53b0 	movw	r3, #7600	; 0x1db0
 800587a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800587e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005882:	189b      	adds	r3, r3, r2
 8005884:	f04f 0200 	mov.w	r2, #0
 8005888:	715a      	strb	r2, [r3, #5]
      /* Insert this timer into timer list  */
      SYSTM001_lInsertTimerList((Handle - 1U));
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	f103 33ff 	add.w	r3, r3, #4294967295
 8005890:	4618      	mov	r0, r3
 8005892:	f7ff fcbd 	bl	8005210 <SYSTM001_lInsertTimerList>
    }
  }

  return Error;
 8005896:	68fb      	ldr	r3, [r7, #12]
}
 8005898:	4618      	mov	r0, r3
 800589a:	f107 0710 	add.w	r7, r7, #16
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}
 80058a2:	bf00      	nop

080058a4 <SYSTM001_StopTimer>:

/*
 *  Interface to stop the software timer.
 */
status_t SYSTM001_StopTimer(handle_t Handle) 
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b084      	sub	sp, #16
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 80058ac:	f04f 0300 	mov.w	r3, #0
 80058b0:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2b20      	cmp	r3, #32
 80058b6:	d902      	bls.n	80058be <SYSTM001_StopTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 80058b8:	f04f 0301 	mov.w	r3, #1
 80058bc:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 80058be:	f240 0358 	movw	r3, #88	; 0x58
 80058c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80058c6:	681a      	ldr	r2, [r3, #0]
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	f103 33ff 	add.w	r3, r3, #4294967295
 80058ce:	fa22 f303 	lsr.w	r3, r2, r3
 80058d2:	f003 0301 	and.w	r3, r3, #1
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d102      	bne.n	80058e0 <SYSTM001_StopTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 80058da:	f04f 0301 	mov.w	r3, #1
 80058de:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d11f      	bne.n	8005926 <SYSTM001_StopTimer+0x82>
  {
    /* Check whether Timer is in Stop state */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_STOPPED)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	f103 32ff 	add.w	r2, r3, #4294967295
 80058ec:	f641 53b0 	movw	r3, #7600	; 0x1db0
 80058f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80058f4:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80058f8:	189b      	adds	r3, r3, r2
 80058fa:	795b      	ldrb	r3, [r3, #5]
 80058fc:	2b01      	cmp	r3, #1
 80058fe:	d012      	beq.n	8005926 <SYSTM001_StopTimer+0x82>
    {
      /* remove Timer from node list */
      SYSTM001_lRemoveTimerList((Handle - 1U));
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	f103 33ff 	add.w	r3, r3, #4294967295
 8005906:	4618      	mov	r0, r3
 8005908:	f7ff fd8c 	bl	8005424 <SYSTM001_lRemoveTimerList>

      /* Set timer status as SYSTM001_STATE_STOPPED  */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_STOPPED;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	f103 32ff 	add.w	r2, r3, #4294967295
 8005912:	f641 53b0 	movw	r3, #7600	; 0x1db0
 8005916:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800591a:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800591e:	189b      	adds	r3, r3, r2
 8005920:	f04f 0201 	mov.w	r2, #1
 8005924:	715a      	strb	r2, [r3, #5]
    }
  }

  return Error;
 8005926:	68fb      	ldr	r3, [r7, #12]
}
 8005928:	4618      	mov	r0, r3
 800592a:	f107 0710 	add.w	r7, r7, #16
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}
 8005932:	bf00      	nop

08005934 <SYSTM001_DeleteTimer>:

/*
 *  Function to delete the Timer instance.
 */
status_t SYSTM001_DeleteTimer(handle_t Handle) 
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b084      	sub	sp, #16
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 800593c:	f04f 0300 	mov.w	r3, #0
 8005940:	60fb      	str	r3, [r7, #12]

  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2b20      	cmp	r3, #32
 8005946:	d902      	bls.n	800594e <SYSTM001_DeleteTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 8005948:	f04f 0301 	mov.w	r3, #1
 800594c:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 800594e:	f240 0358 	movw	r3, #88	; 0x58
 8005952:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005956:	681a      	ldr	r2, [r3, #0]
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	f103 33ff 	add.w	r3, r3, #4294967295
 800595e:	fa22 f303 	lsr.w	r3, r2, r3
 8005962:	f003 0301 	and.w	r3, r3, #1
 8005966:	2b00      	cmp	r3, #0
 8005968:	d102      	bne.n	8005970 <SYSTM001_DeleteTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800596a:	f04f 0301 	mov.w	r3, #1
 800596e:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d126      	bne.n	80059c4 <SYSTM001_DeleteTimer+0x90>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState == SYSTM001_STATE_RUNNING)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	f103 32ff 	add.w	r2, r3, #4294967295
 800597c:	f641 53b0 	movw	r3, #7600	; 0x1db0
 8005980:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005984:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005988:	189b      	adds	r3, r3, r2
 800598a:	795b      	ldrb	r3, [r3, #5]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d105      	bne.n	800599c <SYSTM001_DeleteTimer+0x68>
    {
      /* Yes,remove this timer from timer list*/
      SYSTM001_lRemoveTimerList((Handle - 1U));
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	f103 33ff 	add.w	r3, r3, #4294967295
 8005996:	4618      	mov	r0, r3
 8005998:	f7ff fd44 	bl	8005424 <SYSTM001_lRemoveTimerList>
    }

    /* Release resource that this timer hold*/
    TimerTracker &=~((uint32_t)1U << (Handle - 1U));
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	f103 33ff 	add.w	r3, r3, #4294967295
 80059a2:	f04f 0201 	mov.w	r2, #1
 80059a6:	fa02 f303 	lsl.w	r3, r2, r3
 80059aa:	ea6f 0203 	mvn.w	r2, r3
 80059ae:	f240 0358 	movw	r3, #88	; 0x58
 80059b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	401a      	ands	r2, r3
 80059ba:	f240 0358 	movw	r3, #88	; 0x58
 80059be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80059c2:	601a      	str	r2, [r3, #0]
  }

  return Error;
 80059c4:	68fb      	ldr	r3, [r7, #12]

}
 80059c6:	4618      	mov	r0, r3
 80059c8:	f107 0710 	add.w	r7, r7, #16
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bd80      	pop	{r7, pc}

080059d0 <SYSTM001_GetTime>:

/*
 *  Interface to get the current system time.
 */
uint32_t  SYSTM001_GetTime(void)
{
 80059d0:	b480      	push	{r7}
 80059d2:	af00      	add	r7, sp, #0
  /* <<<DD_SYSTM001 _API_6>>> */
  return CONVERT_SYSTICK_COUNT_TO_MSEC(SysTickCount);
 80059d4:	f240 035c 	movw	r3, #92	; 0x5c
 80059d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80059dc:	681b      	ldr	r3, [r3, #0]
}
 80059de:	4618      	mov	r0, r3
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bc80      	pop	{r7}
 80059e4:	4770      	bx	lr
 80059e6:	bf00      	nop

080059e8 <SYSTM001_GetSysTickCount>:
/*
 *  Utility function to get the no of system ticks for the 
 *  specified period.
 */
uint32_t  SYSTM001_GetSysTickCount(uint32_t Period ) 
{
 80059e8:	b480      	push	{r7}
 80059ea:	b085      	sub	sp, #20
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
  /* <<<DD_SYSTM001 _API_7>>> */
  uint32_t	Count  = CONVERT_MSEC_TO_SYSICK_COUNT(Period);
 80059f0:	687a      	ldr	r2, [r7, #4]
 80059f2:	f24d 43c0 	movw	r3, #54464	; 0xd4c0
 80059f6:	f2c0 0301 	movt	r3, #1
 80059fa:	fb03 f302 	mul.w	r3, r3, r2
 80059fe:	60fb      	str	r3, [r7, #12]
  return Count;
 8005a00:	68fb      	ldr	r3, [r7, #12]
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	f107 0714 	add.w	r7, r7, #20
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bc80      	pop	{r7}
 8005a0c:	4770      	bx	lr
 8005a0e:	bf00      	nop

08005a10 <RESET001_AssertReset>:
**                                                                            **
** Description     : This function is to enable reset of peripheral by        **
**                   software                                                 **
*******************************************************************************/
 void RESET001_AssertReset(RESET001_ResetnType Resetn)
 {
 8005a10:	b480      	push	{r7}
 8005a12:	b087      	sub	sp, #28
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo = 0U;
 8005a18:	f04f 0300 	mov.w	r3, #0
 8005a1c:	617b      	str	r3, [r7, #20]
  RCUControlReg = 0U;
 8005a1e:	f04f 0300 	mov.w	r3, #0
 8005a22:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_1>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 8005a24:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8005a28:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005a2c:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
  * Shift the MSB to LSB position and store it in a local variable Temp  */  
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK ) >> 
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8005a34:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	f103 0310 	add.w	r3, r3, #16
 8005a3c:	4619      	mov	r1, r3
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8005a3e:	697a      	ldr	r2, [r7, #20]
 8005a40:	4613      	mov	r3, r2
 8005a42:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005a46:	189b      	adds	r3, r3, r2
 8005a48:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 8005a4c:	18cb      	adds	r3, r1, r3
 8005a4e:	613b      	str	r3, [r7, #16]
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRSET register with the reset value after ignoring the Most 
   * Significant Nibble.    */  
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK );
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	601a      	str	r2, [r3, #0]
}
 8005a5a:	f107 071c 	add.w	r7, r7, #28
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	bc80      	pop	{r7}
 8005a62:	4770      	bx	lr

08005a64 <RESET001_DeassertReset>:
**                                                                            **
** Description     : This function is to Deassert the reset of peripheral     **
**                    by software                                             **
*******************************************************************************/
void RESET001_DeassertReset(RESET001_ResetnType Resetn)
{
 8005a64:	b480      	push	{r7}
 8005a66:	b087      	sub	sp, #28
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo   = 0U;
 8005a6c:	f04f 0300 	mov.w	r3, #0
 8005a70:	617b      	str	r3, [r7, #20]
  RCUControlReg    = 0U;
 8005a72:	f04f 0300 	mov.w	r3, #0
 8005a76:	613b      	str	r3, [r7, #16]

  /* <<<DD_RESET001_API_2>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;  
 8005a78:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8005a7c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005a80:	60fb      	str	r3, [r7, #12]
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp   */    
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8005a88:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	f103 0314 	add.w	r3, r3, #20
 8005a90:	4619      	mov	r1, r3
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8005a92:	697a      	ldr	r2, [r7, #20]
 8005a94:	4613      	mov	r3, r2
 8005a96:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005a9a:	189b      	adds	r3, r3, r2
 8005a9c:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 8005aa0:	18cb      	adds	r3, r1, r3
 8005aa2:	613b      	str	r3, [r7, #16]
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRCLR register with the reset value after ignoring the Most 
   * Significant Nibble.    */   
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK) ;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8005aaa:	693b      	ldr	r3, [r7, #16]
 8005aac:	601a      	str	r2, [r3, #0]
}
 8005aae:	f107 071c 	add.w	r7, r7, #28
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bc80      	pop	{r7}
 8005ab6:	4770      	bx	lr

08005ab8 <RESET001_GetResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to get the  reason of last reset             **
*******************************************************************************/	
RESET001_InfoType RESET001_GetResetInfo(void)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b083      	sub	sp, #12
 8005abc:	af00      	add	r7, sp, #0
  SCU_RESET_TypeDef* RCUCtrlReg;  
  RESET001_InfoType ResetInfo;
  
  RCUCtrlReg = SCU_RESET;
 8005abe:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8005ac2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005ac6:	607b      	str	r3, [r7, #4]
  ResetInfo  = (RESET001_InfoType)0x00000000;
 8005ac8:	f04f 0300 	mov.w	r3, #0
 8005acc:	70fb      	strb	r3, [r7, #3]
  /* <<<DD_RESET001_API_4>>> */
  
  /* Read the Last reset status info from RSTSTAT register*/  
  ResetInfo = (RESET001_InfoType)(RCUCtrlReg->RSTSTAT & 
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	70fb      	strb	r3, [r7, #3]
		                                      SCU_RESET_RSTSTAT_RSTSTAT_Msk);
          
  return ResetInfo;
 8005ad4:	78fb      	ldrb	r3, [r7, #3]
}
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	f107 070c 	add.w	r7, r7, #12
 8005adc:	46bd      	mov	sp, r7
 8005ade:	bc80      	pop	{r7}
 8005ae0:	4770      	bx	lr
 8005ae2:	bf00      	nop

08005ae4 <RESET001_GetStatus>:
**                                                                            **
** Description     : This API is to get the reset status of the peripheral    **
*******************************************************************************/		
	
status_t RESET001_GetStatus(RESET001_ResetnType Resetn)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b089      	sub	sp, #36	; 0x24
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  uint32_t  status ;
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  uint32_t  Getstatus;
  
  status        = RESET001_RCU_INVALID_INPUT;
 8005aec:	f04f 030f 	mov.w	r3, #15
 8005af0:	61fb      	str	r3, [r7, #28]
  PeripheralInfo= 0U;
 8005af2:	f04f 0300 	mov.w	r3, #0
 8005af6:	61bb      	str	r3, [r7, #24]
  RCUControlReg = 0U;  
 8005af8:	f04f 0300 	mov.w	r3, #0
 8005afc:	617b      	str	r3, [r7, #20]
  Getstatus     = 0U;
 8005afe:	f04f 0300 	mov.w	r3, #0
 8005b02:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_3>>> */
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 8005b04:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8005b08:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005b0c:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp */     
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8005b14:	61bb      	str	r3, [r7, #24]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	f103 030c 	add.w	r3, r3, #12
 8005b1c:	4619      	mov	r1, r3
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8005b1e:	69ba      	ldr	r2, [r7, #24]
 8005b20:	4613      	mov	r3, r2
 8005b22:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005b26:	189b      	adds	r3, r3, r2
 8005b28:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 8005b2c:	18cb      	adds	r3, r1, r3
 8005b2e:	617b      	str	r3, [r7, #20]
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Read the PRCLR register with the masked reset value after ignoring the Most 
   * Significant Nibble.    */   
  Getstatus	 = (uint32_t)((*RCUControlReg) & 
 8005b30:	697b      	ldr	r3, [r7, #20]
 8005b32:	681a      	ldr	r2, [r3, #0]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	4013      	ands	r3, r2
 8005b38:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005b3c:	613b      	str	r3, [r7, #16]
		                               (uint32_t)Resetn & RESET001_BITMASK);
  
  /* If the register return value is set then return SET else return RESET 
   * status   */   
  if(0U != Getstatus)
 8005b3e:	693b      	ldr	r3, [r7, #16]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d003      	beq.n	8005b4c <RESET001_GetStatus+0x68>
  {
	  status = RESET001_RCU_SET;
 8005b44:	f04f 0301 	mov.w	r3, #1
 8005b48:	61fb      	str	r3, [r7, #28]
 8005b4a:	e002      	b.n	8005b52 <RESET001_GetStatus+0x6e>
  }
  else
  {
	  status = RESET001_RCU_RESET;
 8005b4c:	f04f 0300 	mov.w	r3, #0
 8005b50:	61fb      	str	r3, [r7, #28]
  }
  return status;
 8005b52:	69fb      	ldr	r3, [r7, #28]
}
 8005b54:	4618      	mov	r0, r3
 8005b56:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bc80      	pop	{r7}
 8005b5e:	4770      	bx	lr

08005b60 <RESET001_ClearResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to clear the  reset info status              **
*******************************************************************************/
void RESET001_ClearResetInfo(void)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b083      	sub	sp, #12
 8005b64:	af00      	add	r7, sp, #0
   SCU_RESET_TypeDef* RCUCtrlReg;

   RCUCtrlReg = SCU_RESET;
 8005b66:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8005b6a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005b6e:	607b      	str	r3, [r7, #4]
   /* <<<DD_RESET001_API_5>>> */

   /* Clear the last reset status info by setting RSCLR bit in RSTCLR register*/
   RCUCtrlReg->RSTCLR |=  (uint32_t)(SCU_RESET_RSTCLR_RSCLR_Msk);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	689b      	ldr	r3, [r3, #8]
 8005b74:	f043 0201 	orr.w	r2, r3, #1
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	609a      	str	r2, [r3, #8]

}
 8005b7c:	f107 070c 	add.w	r7, r7, #12
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bc80      	pop	{r7}
 8005b84:	4770      	bx	lr
 8005b86:	bf00      	nop

08005b88 <IO004_Init>:
/** @ingroup IO004_Func
 * @{
 */

void IO004_Init(void)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	af00      	add	r7, sp, #0
   /* <<<DD_IO004_API_1>>> */

	   

  /* Configuration of 1 Port 1 based on User configuration */
  IO004_Handle0.PortRegs->OMR = 0U<< 1;
 8005b8c:	f648 13f8 	movw	r3, #35320	; 0x89f8
 8005b90:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	f04f 0200 	mov.w	r2, #0
 8005b9a:	605a      	str	r2, [r3, #4]
  
  IO004_Handle0.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD1_Msk));
 8005b9c:	f648 13f8 	movw	r3, #35320	; 0x89f8
 8005ba0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005ba4:	685a      	ldr	r2, [r3, #4]
 8005ba6:	f648 13f8 	movw	r3, #35320	; 0x89f8
 8005baa:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bb6:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle0.PortRegs->PDR0   |= (uint32_t)((4UL << PORT1_PDR0_PD1_Pos) & \
 8005bb8:	f648 13f8 	movw	r3, #35320	; 0x89f8
 8005bbc:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005bc0:	685a      	ldr	r2, [r3, #4]
 8005bc2:	f648 13f8 	movw	r3, #35320	; 0x89f8
 8005bc6:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005bca:	685b      	ldr	r3, [r3, #4]
 8005bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005bd2:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT1_PDR0_PD1_Msk);
  IO004_Handle0.PortRegs->IOCR0 |= (0U << 11);   
 8005bd4:	f648 13f8 	movw	r3, #35320	; 0x89f8
 8005bd8:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005bdc:	685a      	ldr	r2, [r3, #4]
 8005bde:	f648 13f8 	movw	r3, #35320	; 0x89f8
 8005be2:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005be6:	685b      	ldr	r3, [r3, #4]
 8005be8:	691b      	ldr	r3, [r3, #16]
 8005bea:	6113      	str	r3, [r2, #16]

  /* Configuration of 1 Port 0 based on User configuration */
  IO004_Handle1.PortRegs->OMR = 0U<< 0;
 8005bec:	f648 2300 	movw	r3, #35328	; 0x8a00
 8005bf0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	f04f 0200 	mov.w	r2, #0
 8005bfa:	605a      	str	r2, [r3, #4]
  
  IO004_Handle1.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD0_Msk));
 8005bfc:	f648 2300 	movw	r3, #35328	; 0x8a00
 8005c00:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005c04:	685a      	ldr	r2, [r3, #4]
 8005c06:	f648 2300 	movw	r3, #35328	; 0x8a00
 8005c0a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c12:	f023 0307 	bic.w	r3, r3, #7
 8005c16:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle1.PortRegs->PDR0   |= (uint32_t)((4UL << PORT1_PDR0_PD0_Pos) & \
 8005c18:	f648 2300 	movw	r3, #35328	; 0x8a00
 8005c1c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005c20:	685a      	ldr	r2, [r3, #4]
 8005c22:	f648 2300 	movw	r3, #35328	; 0x8a00
 8005c26:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c2e:	f043 0304 	orr.w	r3, r3, #4
 8005c32:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT1_PDR0_PD0_Msk);
  IO004_Handle1.PortRegs->IOCR0 |= (0U << 3);   
 8005c34:	f648 2300 	movw	r3, #35328	; 0x8a00
 8005c38:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005c3c:	685a      	ldr	r2, [r3, #4]
 8005c3e:	f648 2300 	movw	r3, #35328	; 0x8a00
 8005c42:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005c46:	685b      	ldr	r3, [r3, #4]
 8005c48:	691b      	ldr	r3, [r3, #16]
 8005c4a:	6113      	str	r3, [r2, #16]

  /* Configuration of 5 Port 7 based on User configuration */
  IO004_Handle2.PortRegs->OMR = 0U<< 7;
 8005c4c:	f648 2308 	movw	r3, #35336	; 0x8a08
 8005c50:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	f04f 0200 	mov.w	r2, #0
 8005c5a:	605a      	str	r2, [r3, #4]
  
  IO004_Handle2.PortRegs->PDR0   &= (uint32_t)(~(PORT5_PDR0_PD7_Msk));
 8005c5c:	f648 2308 	movw	r3, #35336	; 0x8a08
 8005c60:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005c64:	685a      	ldr	r2, [r3, #4]
 8005c66:	f648 2308 	movw	r3, #35336	; 0x8a08
 8005c6a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c72:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8005c76:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle2.PortRegs->PDR0   |= (uint32_t)((4UL << PORT5_PDR0_PD7_Pos) & \
 8005c78:	f648 2308 	movw	r3, #35336	; 0x8a08
 8005c7c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005c80:	685a      	ldr	r2, [r3, #4]
 8005c82:	f648 2308 	movw	r3, #35336	; 0x8a08
 8005c86:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c8e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005c92:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT5_PDR0_PD7_Msk);
  IO004_Handle2.PortRegs->IOCR4 |= (0U << 27);   
 8005c94:	f648 2308 	movw	r3, #35336	; 0x8a08
 8005c98:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005c9c:	685a      	ldr	r2, [r3, #4]
 8005c9e:	f648 2308 	movw	r3, #35336	; 0x8a08
 8005ca2:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005ca6:	685b      	ldr	r3, [r3, #4]
 8005ca8:	695b      	ldr	r3, [r3, #20]
 8005caa:	6153      	str	r3, [r2, #20]

  /* Configuration of 1 Port 15 based on User configuration */
  IO004_Handle3.PortRegs->OMR = 0U<< 15;
 8005cac:	f648 2310 	movw	r3, #35344	; 0x8a10
 8005cb0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005cb4:	685b      	ldr	r3, [r3, #4]
 8005cb6:	f04f 0200 	mov.w	r2, #0
 8005cba:	605a      	str	r2, [r3, #4]
  
  IO004_Handle3.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD15_Msk));
 8005cbc:	f648 2310 	movw	r3, #35344	; 0x8a10
 8005cc0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005cc4:	685a      	ldr	r2, [r3, #4]
 8005cc6:	f648 2310 	movw	r3, #35344	; 0x8a10
 8005cca:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005cce:	685b      	ldr	r3, [r3, #4]
 8005cd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cd2:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8005cd6:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle3.PortRegs->PDR1  |= (uint32_t)((4UL << PORT1_PDR1_PD15_Pos) & \
 8005cd8:	f648 2310 	movw	r3, #35344	; 0x8a10
 8005cdc:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005ce0:	685a      	ldr	r2, [r3, #4]
 8005ce2:	f648 2310 	movw	r3, #35344	; 0x8a10
 8005ce6:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cee:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005cf2:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT1_PDR1_PD15_Msk);
  IO004_Handle3.PortRegs->IOCR12 |= (0U << 27);   
 8005cf4:	f648 2310 	movw	r3, #35344	; 0x8a10
 8005cf8:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005cfc:	685a      	ldr	r2, [r3, #4]
 8005cfe:	f648 2310 	movw	r3, #35344	; 0x8a10
 8005d02:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	69db      	ldr	r3, [r3, #28]
 8005d0a:	61d3      	str	r3, [r2, #28]

  /* Configuration of 1 Port 13 based on User configuration */
  IO004_Handle4.PortRegs->OMR = 0U<< 13;
 8005d0c:	f648 2318 	movw	r3, #35352	; 0x8a18
 8005d10:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	f04f 0200 	mov.w	r2, #0
 8005d1a:	605a      	str	r2, [r3, #4]
  
  IO004_Handle4.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD13_Msk));
 8005d1c:	f648 2318 	movw	r3, #35352	; 0x8a18
 8005d20:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005d24:	685a      	ldr	r2, [r3, #4]
 8005d26:	f648 2318 	movw	r3, #35352	; 0x8a18
 8005d2a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005d2e:	685b      	ldr	r3, [r3, #4]
 8005d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d32:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005d36:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle4.PortRegs->PDR1  |= (uint32_t)((4UL << PORT1_PDR1_PD13_Pos) & \
 8005d38:	f648 2318 	movw	r3, #35352	; 0x8a18
 8005d3c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005d40:	685a      	ldr	r2, [r3, #4]
 8005d42:	f648 2318 	movw	r3, #35352	; 0x8a18
 8005d46:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d4e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005d52:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT1_PDR1_PD13_Msk);
  IO004_Handle4.PortRegs->IOCR12 |= (0U << 11);
 8005d54:	f648 2318 	movw	r3, #35352	; 0x8a18
 8005d58:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005d5c:	685a      	ldr	r2, [r3, #4]
 8005d5e:	f648 2318 	movw	r3, #35352	; 0x8a18
 8005d62:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005d66:	685b      	ldr	r3, [r3, #4]
 8005d68:	69db      	ldr	r3, [r3, #28]
 8005d6a:	61d3      	str	r3, [r2, #28]
}
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bc80      	pop	{r7}
 8005d70:	4770      	bx	lr
 8005d72:	bf00      	nop

08005d74 <IO004_DisableOutputDriver>:

void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b085      	sub	sp, #20
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
 8005d7c:	460b      	mov	r3, r1
 8005d7e:	70fb      	strb	r3, [r7, #3]
  uint8_t Pin = Handle->PortPin;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	785b      	ldrb	r3, [r3, #1]
 8005d84:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 8005d86:	7bfb      	ldrb	r3, [r7, #15]
 8005d88:	2b03      	cmp	r3, #3
 8005d8a:	d823      	bhi.n	8005dd4 <IO004_DisableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	687a      	ldr	r2, [r7, #4]
 8005d92:	6852      	ldr	r2, [r2, #4]
 8005d94:	6911      	ldr	r1, [r2, #16]
 8005d96:	7bfa      	ldrb	r2, [r7, #15]
 8005d98:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005d9c:	f102 0203 	add.w	r2, r2, #3
 8005da0:	f04f 001f 	mov.w	r0, #31
 8005da4:	fa00 f202 	lsl.w	r2, r0, r2
 8005da8:	ea6f 0202 	mvn.w	r2, r2
 8005dac:	400a      	ands	r2, r1
 8005dae:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	685b      	ldr	r3, [r3, #4]
 8005db4:	687a      	ldr	r2, [r7, #4]
 8005db6:	6852      	ldr	r2, [r2, #4]
 8005db8:	6911      	ldr	r1, [r2, #16]
 8005dba:	78fa      	ldrb	r2, [r7, #3]
 8005dbc:	f002 001f 	and.w	r0, r2, #31
 8005dc0:	7bfa      	ldrb	r2, [r7, #15]
 8005dc2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005dc6:	f102 0203 	add.w	r2, r2, #3
 8005dca:	fa00 f202 	lsl.w	r2, r0, r2
 8005dce:	430a      	orrs	r2, r1
 8005dd0:	611a      	str	r2, [r3, #16]
 8005dd2:	e088      	b.n	8005ee6 <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 8005dd4:	7bfb      	ldrb	r3, [r7, #15]
 8005dd6:	2b03      	cmp	r3, #3
 8005dd8:	d92a      	bls.n	8005e30 <IO004_DisableOutputDriver+0xbc>
 8005dda:	7bfb      	ldrb	r3, [r7, #15]
 8005ddc:	2b07      	cmp	r3, #7
 8005dde:	d827      	bhi.n	8005e30 <IO004_DisableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 8005de0:	7bfb      	ldrb	r3, [r7, #15]
 8005de2:	f1a3 0304 	sub.w	r3, r3, #4
 8005de6:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	685b      	ldr	r3, [r3, #4]
 8005dec:	687a      	ldr	r2, [r7, #4]
 8005dee:	6852      	ldr	r2, [r2, #4]
 8005df0:	6951      	ldr	r1, [r2, #20]
 8005df2:	7bfa      	ldrb	r2, [r7, #15]
 8005df4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005df8:	f102 0203 	add.w	r2, r2, #3
 8005dfc:	f04f 001f 	mov.w	r0, #31
 8005e00:	fa00 f202 	lsl.w	r2, r0, r2
 8005e04:	ea6f 0202 	mvn.w	r2, r2
 8005e08:	400a      	ands	r2, r1
 8005e0a:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	685b      	ldr	r3, [r3, #4]
 8005e10:	687a      	ldr	r2, [r7, #4]
 8005e12:	6852      	ldr	r2, [r2, #4]
 8005e14:	6951      	ldr	r1, [r2, #20]
 8005e16:	78fa      	ldrb	r2, [r7, #3]
 8005e18:	f002 001f 	and.w	r0, r2, #31
 8005e1c:	7bfa      	ldrb	r2, [r7, #15]
 8005e1e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005e22:	f102 0203 	add.w	r2, r2, #3
 8005e26:	fa00 f202 	lsl.w	r2, r0, r2
 8005e2a:	430a      	orrs	r2, r1
 8005e2c:	615a      	str	r2, [r3, #20]
 8005e2e:	e05a      	b.n	8005ee6 <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 8005e30:	7bfb      	ldrb	r3, [r7, #15]
 8005e32:	2b07      	cmp	r3, #7
 8005e34:	d92a      	bls.n	8005e8c <IO004_DisableOutputDriver+0x118>
 8005e36:	7bfb      	ldrb	r3, [r7, #15]
 8005e38:	2b0b      	cmp	r3, #11
 8005e3a:	d827      	bhi.n	8005e8c <IO004_DisableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 8005e3c:	7bfb      	ldrb	r3, [r7, #15]
 8005e3e:	f1a3 0308 	sub.w	r3, r3, #8
 8005e42:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	685b      	ldr	r3, [r3, #4]
 8005e48:	687a      	ldr	r2, [r7, #4]
 8005e4a:	6852      	ldr	r2, [r2, #4]
 8005e4c:	6991      	ldr	r1, [r2, #24]
 8005e4e:	7bfa      	ldrb	r2, [r7, #15]
 8005e50:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005e54:	f102 0203 	add.w	r2, r2, #3
 8005e58:	f04f 001f 	mov.w	r0, #31
 8005e5c:	fa00 f202 	lsl.w	r2, r0, r2
 8005e60:	ea6f 0202 	mvn.w	r2, r2
 8005e64:	400a      	ands	r2, r1
 8005e66:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	687a      	ldr	r2, [r7, #4]
 8005e6e:	6852      	ldr	r2, [r2, #4]
 8005e70:	6991      	ldr	r1, [r2, #24]
 8005e72:	78fa      	ldrb	r2, [r7, #3]
 8005e74:	f002 001f 	and.w	r0, r2, #31
 8005e78:	7bfa      	ldrb	r2, [r7, #15]
 8005e7a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005e7e:	f102 0203 	add.w	r2, r2, #3
 8005e82:	fa00 f202 	lsl.w	r2, r0, r2
 8005e86:	430a      	orrs	r2, r1
 8005e88:	619a      	str	r2, [r3, #24]
 8005e8a:	e02c      	b.n	8005ee6 <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 8005e8c:	7bfb      	ldrb	r3, [r7, #15]
 8005e8e:	2b0b      	cmp	r3, #11
 8005e90:	d929      	bls.n	8005ee6 <IO004_DisableOutputDriver+0x172>
 8005e92:	7bfb      	ldrb	r3, [r7, #15]
 8005e94:	2b0f      	cmp	r3, #15
 8005e96:	d826      	bhi.n	8005ee6 <IO004_DisableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 8005e98:	7bfb      	ldrb	r3, [r7, #15]
 8005e9a:	f1a3 030c 	sub.w	r3, r3, #12
 8005e9e:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	687a      	ldr	r2, [r7, #4]
 8005ea6:	6852      	ldr	r2, [r2, #4]
 8005ea8:	69d1      	ldr	r1, [r2, #28]
 8005eaa:	7bfa      	ldrb	r2, [r7, #15]
 8005eac:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005eb0:	f102 0203 	add.w	r2, r2, #3
 8005eb4:	f04f 001f 	mov.w	r0, #31
 8005eb8:	fa00 f202 	lsl.w	r2, r0, r2
 8005ebc:	ea6f 0202 	mvn.w	r2, r2
 8005ec0:	400a      	ands	r2, r1
 8005ec2:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	685b      	ldr	r3, [r3, #4]
 8005ec8:	687a      	ldr	r2, [r7, #4]
 8005eca:	6852      	ldr	r2, [r2, #4]
 8005ecc:	69d1      	ldr	r1, [r2, #28]
 8005ece:	78fa      	ldrb	r2, [r7, #3]
 8005ed0:	f002 001f 	and.w	r0, r2, #31
 8005ed4:	7bfa      	ldrb	r2, [r7, #15]
 8005ed6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005eda:	f102 0203 	add.w	r2, r2, #3
 8005ede:	fa00 f202 	lsl.w	r2, r0, r2
 8005ee2:	430a      	orrs	r2, r1
 8005ee4:	61da      	str	r2, [r3, #28]
  else
  {
	  /*Not supposed to be here */
  }

}
 8005ee6:	f107 0714 	add.w	r7, r7, #20
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bc80      	pop	{r7}
 8005eee:	4770      	bx	lr

08005ef0 <IO004_EnableOutputDriver>:

void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b085      	sub	sp, #20
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
 8005ef8:	460b      	mov	r3, r1
 8005efa:	70fb      	strb	r3, [r7, #3]

  uint8_t Pin = Handle->PortPin;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	785b      	ldrb	r3, [r3, #1]
 8005f00:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 8005f02:	7bfb      	ldrb	r3, [r7, #15]
 8005f04:	2b03      	cmp	r3, #3
 8005f06:	d823      	bhi.n	8005f50 <IO004_EnableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	687a      	ldr	r2, [r7, #4]
 8005f0e:	6852      	ldr	r2, [r2, #4]
 8005f10:	6911      	ldr	r1, [r2, #16]
 8005f12:	7bfa      	ldrb	r2, [r7, #15]
 8005f14:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005f18:	f102 0203 	add.w	r2, r2, #3
 8005f1c:	f04f 001f 	mov.w	r0, #31
 8005f20:	fa00 f202 	lsl.w	r2, r0, r2
 8005f24:	ea6f 0202 	mvn.w	r2, r2
 8005f28:	400a      	ands	r2, r1
 8005f2a:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	685b      	ldr	r3, [r3, #4]
 8005f30:	687a      	ldr	r2, [r7, #4]
 8005f32:	6852      	ldr	r2, [r2, #4]
 8005f34:	6911      	ldr	r1, [r2, #16]
 8005f36:	78fa      	ldrb	r2, [r7, #3]
 8005f38:	f002 001f 	and.w	r0, r2, #31
 8005f3c:	7bfa      	ldrb	r2, [r7, #15]
 8005f3e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005f42:	f102 0203 	add.w	r2, r2, #3
 8005f46:	fa00 f202 	lsl.w	r2, r0, r2
 8005f4a:	430a      	orrs	r2, r1
 8005f4c:	611a      	str	r2, [r3, #16]
 8005f4e:	e088      	b.n	8006062 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 8005f50:	7bfb      	ldrb	r3, [r7, #15]
 8005f52:	2b03      	cmp	r3, #3
 8005f54:	d92a      	bls.n	8005fac <IO004_EnableOutputDriver+0xbc>
 8005f56:	7bfb      	ldrb	r3, [r7, #15]
 8005f58:	2b07      	cmp	r3, #7
 8005f5a:	d827      	bhi.n	8005fac <IO004_EnableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 8005f5c:	7bfb      	ldrb	r3, [r7, #15]
 8005f5e:	f1a3 0304 	sub.w	r3, r3, #4
 8005f62:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	687a      	ldr	r2, [r7, #4]
 8005f6a:	6852      	ldr	r2, [r2, #4]
 8005f6c:	6951      	ldr	r1, [r2, #20]
 8005f6e:	7bfa      	ldrb	r2, [r7, #15]
 8005f70:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005f74:	f102 0203 	add.w	r2, r2, #3
 8005f78:	f04f 001f 	mov.w	r0, #31
 8005f7c:	fa00 f202 	lsl.w	r2, r0, r2
 8005f80:	ea6f 0202 	mvn.w	r2, r2
 8005f84:	400a      	ands	r2, r1
 8005f86:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	685b      	ldr	r3, [r3, #4]
 8005f8c:	687a      	ldr	r2, [r7, #4]
 8005f8e:	6852      	ldr	r2, [r2, #4]
 8005f90:	6951      	ldr	r1, [r2, #20]
 8005f92:	78fa      	ldrb	r2, [r7, #3]
 8005f94:	f002 001f 	and.w	r0, r2, #31
 8005f98:	7bfa      	ldrb	r2, [r7, #15]
 8005f9a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005f9e:	f102 0203 	add.w	r2, r2, #3
 8005fa2:	fa00 f202 	lsl.w	r2, r0, r2
 8005fa6:	430a      	orrs	r2, r1
 8005fa8:	615a      	str	r2, [r3, #20]
 8005faa:	e05a      	b.n	8006062 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 8005fac:	7bfb      	ldrb	r3, [r7, #15]
 8005fae:	2b07      	cmp	r3, #7
 8005fb0:	d92a      	bls.n	8006008 <IO004_EnableOutputDriver+0x118>
 8005fb2:	7bfb      	ldrb	r3, [r7, #15]
 8005fb4:	2b0b      	cmp	r3, #11
 8005fb6:	d827      	bhi.n	8006008 <IO004_EnableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 8005fb8:	7bfb      	ldrb	r3, [r7, #15]
 8005fba:	f1a3 0308 	sub.w	r3, r3, #8
 8005fbe:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	687a      	ldr	r2, [r7, #4]
 8005fc6:	6852      	ldr	r2, [r2, #4]
 8005fc8:	6991      	ldr	r1, [r2, #24]
 8005fca:	7bfa      	ldrb	r2, [r7, #15]
 8005fcc:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005fd0:	f102 0203 	add.w	r2, r2, #3
 8005fd4:	f04f 001f 	mov.w	r0, #31
 8005fd8:	fa00 f202 	lsl.w	r2, r0, r2
 8005fdc:	ea6f 0202 	mvn.w	r2, r2
 8005fe0:	400a      	ands	r2, r1
 8005fe2:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	685b      	ldr	r3, [r3, #4]
 8005fe8:	687a      	ldr	r2, [r7, #4]
 8005fea:	6852      	ldr	r2, [r2, #4]
 8005fec:	6991      	ldr	r1, [r2, #24]
 8005fee:	78fa      	ldrb	r2, [r7, #3]
 8005ff0:	f002 001f 	and.w	r0, r2, #31
 8005ff4:	7bfa      	ldrb	r2, [r7, #15]
 8005ff6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005ffa:	f102 0203 	add.w	r2, r2, #3
 8005ffe:	fa00 f202 	lsl.w	r2, r0, r2
 8006002:	430a      	orrs	r2, r1
 8006004:	619a      	str	r2, [r3, #24]
 8006006:	e02c      	b.n	8006062 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 8006008:	7bfb      	ldrb	r3, [r7, #15]
 800600a:	2b0b      	cmp	r3, #11
 800600c:	d929      	bls.n	8006062 <IO004_EnableOutputDriver+0x172>
 800600e:	7bfb      	ldrb	r3, [r7, #15]
 8006010:	2b0f      	cmp	r3, #15
 8006012:	d826      	bhi.n	8006062 <IO004_EnableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 8006014:	7bfb      	ldrb	r3, [r7, #15]
 8006016:	f1a3 030c 	sub.w	r3, r3, #12
 800601a:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	685b      	ldr	r3, [r3, #4]
 8006020:	687a      	ldr	r2, [r7, #4]
 8006022:	6852      	ldr	r2, [r2, #4]
 8006024:	69d1      	ldr	r1, [r2, #28]
 8006026:	7bfa      	ldrb	r2, [r7, #15]
 8006028:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800602c:	f102 0203 	add.w	r2, r2, #3
 8006030:	f04f 001f 	mov.w	r0, #31
 8006034:	fa00 f202 	lsl.w	r2, r0, r2
 8006038:	ea6f 0202 	mvn.w	r2, r2
 800603c:	400a      	ands	r2, r1
 800603e:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	687a      	ldr	r2, [r7, #4]
 8006046:	6852      	ldr	r2, [r2, #4]
 8006048:	69d1      	ldr	r1, [r2, #28]
 800604a:	78fa      	ldrb	r2, [r7, #3]
 800604c:	f002 001f 	and.w	r0, r2, #31
 8006050:	7bfa      	ldrb	r2, [r7, #15]
 8006052:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006056:	f102 0203 	add.w	r2, r2, #3
 800605a:	fa00 f202 	lsl.w	r2, r0, r2
 800605e:	430a      	orrs	r2, r1
 8006060:	61da      	str	r2, [r3, #28]
  }
  else
  {
	  /*Not supposed to be here */
  }
}
 8006062:	f107 0714 	add.w	r7, r7, #20
 8006066:	46bd      	mov	sp, r7
 8006068:	bc80      	pop	{r7}
 800606a:	4770      	bx	lr

0800606c <I2C001_lInit>:
/******************************************************************************
**                      Public Function Definitions                          **
******************************************************************************/
 /* Initializes the App based on User provide configuration. */
 void I2C001_lInit (const I2C001Handle_type* I2CHandle)
{ 
 800606c:	b580      	push	{r7, lr}
 800606e:	b086      	sub	sp, #24
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
   uint32_t Brg_PDivValue = 0x00U;
 8006074:	f04f 0300 	mov.w	r3, #0
 8006078:	613b      	str	r3, [r7, #16]
   uint32_t Fdr_StepValue = 0x00U;  
 800607a:	f04f 0300 	mov.w	r3, #0
 800607e:	60fb      	str	r3, [r7, #12]
   USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	685b      	ldr	r3, [r3, #4]
 8006084:	617b      	str	r3, [r7, #20]

   /* <<<DD_I2C001_API_1>>>*/

   /** I2C initialization  */
   /* Disable I2C mode before configuring all USIC registers to avoid unintended edges */ 
   I2CRegs->CCR &= ~( ((uint32_t)(I2C_ENABLE  & USIC_CH_CCR_MODE_Msk)));
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800608a:	f023 0204 	bic.w	r2, r3, #4
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	641a      	str	r2, [r3, #64]	; 0x40

   /* Enable the USIC Channel */
   I2CRegs->KSCFG |= (((uint32_t) 0x01 & USIC_CH_KSCFG_MODEN_Msk)) | \
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	68db      	ldr	r3, [r3, #12]
 8006096:	f043 0203 	orr.w	r2, r3, #3
 800609a:	697b      	ldr	r3, [r7, #20]
 800609c:	60da      	str	r2, [r3, #12]
    (((uint32_t)0x01 << USIC_CH_KSCFG_BPMODEN_Pos));
    
   /* Get the optimum PDIV and STEP value for the given bitrate */
   I2C001_lConfigureBitRate(I2CHandle->BitRate,&Brg_PDivValue,&Fdr_StepValue);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6899      	ldr	r1, [r3, #8]
 80060a2:	f107 0210 	add.w	r2, r7, #16
 80060a6:	f107 030c 	add.w	r3, r7, #12
 80060aa:	4608      	mov	r0, r1
 80060ac:	4611      	mov	r1, r2
 80060ae:	461a      	mov	r2, r3
 80060b0:	f000 f8ba 	bl	8006228 <I2C001_lConfigureBitRate>
   /* Configuration of USIC Channel Fractional Divider */

   /* Fractional divider mode selected */
   I2CRegs->FDR |= \
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	691a      	ldr	r2, [r3, #16]
           ((((uint32_t)USIC_FRACTIONAL_DIV_SEL << USIC_CH_FDR_DM_Pos) & \
             USIC_CH_FDR_DM_Msk) | \
            (((uint32_t)Fdr_StepValue << USIC_CH_FDR_STEP_Pos) & \
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	ea4f 5383 	mov.w	r3, r3, lsl #22
 80060be:	ea4f 5393 	mov.w	r3, r3, lsr #22
   /* Get the optimum PDIV and STEP value for the given bitrate */
   I2C001_lConfigureBitRate(I2CHandle->BitRate,&Brg_PDivValue,&Fdr_StepValue);
   /* Configuration of USIC Channel Fractional Divider */

   /* Fractional divider mode selected */
   I2CRegs->FDR |= \
 80060c2:	4313      	orrs	r3, r2
 80060c4:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	611a      	str	r2, [r3, #16]
             USIC_CH_FDR_DM_Msk) | \
            (((uint32_t)Fdr_StepValue << USIC_CH_FDR_STEP_Pos) & \
            USIC_CH_FDR_STEP_Msk));
   
           
   if(I2CHandle->BitRate <= I2C001_BITRATE)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	689b      	ldr	r3, [r3, #8]
 80060d0:	2b64      	cmp	r3, #100	; 0x64
 80060d2:	d80f      	bhi.n	80060f4 <I2C001_lInit+0x88>
   {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 80060d4:	697b      	ldr	r3, [r7, #20]
 80060d6:	695a      	ldr	r2, [r3, #20]
                      (((uint32_t)Brg_PDivValue << USIC_CH_BRG_PDIV_Pos) & \
 80060d8:	693b      	ldr	r3, [r7, #16]
 80060da:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80060de:	f04f 0300 	mov.w	r3, #0
 80060e2:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 80060e6:	400b      	ands	r3, r1
           
   if(I2CHandle->BitRate <= I2C001_BITRATE)
   {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 80060e8:	4313      	orrs	r3, r2
 80060ea:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 80060ee:	697b      	ldr	r3, [r7, #20]
 80060f0:	615a      	str	r2, [r3, #20]
 80060f2:	e00e      	b.n	8006112 <I2C001_lInit+0xa6>
   }
   else
   {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE << USIC_CH_BRG_DCTQ_Pos) | \
 80060f4:	697b      	ldr	r3, [r7, #20]
 80060f6:	695a      	ldr	r2, [r3, #20]
                      (((uint32_t)Brg_PDivValue << USIC_CH_BRG_PDIV_Pos) & \
 80060f8:	693b      	ldr	r3, [r7, #16]
 80060fa:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80060fe:	f04f 0300 	mov.w	r3, #0
 8006102:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8006106:	400b      	ands	r3, r1
   }
   else
   {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE << USIC_CH_BRG_DCTQ_Pos) | \
 8006108:	4313      	orrs	r3, r2
 800610a:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 800610e:	697b      	ldr	r3, [r7, #20]
 8006110:	615a      	str	r2, [r3, #20]
   /* Transmission Mode (TRM) = 3  */
   /* Passive Data Level (PDL) = 1 */
   /* Frame Length (FLE) = 63 (3F) */
   /* Word Length (WLE) = 7  */

   I2CRegs->SCTR |=  \
 8006112:	697b      	ldr	r3, [r7, #20]
 8006114:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006116:	f240 3303 	movw	r3, #771	; 0x303
 800611a:	f2c0 733f 	movt	r3, #1855	; 0x73f
 800611e:	4313      	orrs	r3, r2
 8006120:	697a      	ldr	r2, [r7, #20]
 8006122:	6353      	str	r3, [r2, #52]	; 0x34

       
   /* Configuration of USIC Transmit Control/Status Register */ 
   /* TBUF Data Enable (TDEN) = 1 */
   /* TBUF Data Single Shot Mode (TDSSM) = 1 */     
   I2CRegs->TCSR |= ((((uint32_t)0x01 << USIC_CH_TCSR_TDEN_Pos) & \
 8006124:	697b      	ldr	r3, [r7, #20]
 8006126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006128:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 800612c:	697b      	ldr	r3, [r7, #20]
 800612e:	639a      	str	r2, [r3, #56]	; 0x38
   /* Non-Acknowledge interrupt enabled */
   /* Arbitration Lost interrupt enabled */
   /* Slave read request interrupt enabled */
   /* Error interrupt enabled */
   /* Configuration of Protocol Control Register */ 
   if(I2CHandle->BitRate <= I2C001_BITRATE)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	689b      	ldr	r3, [r3, #8]
 8006134:	2b64      	cmp	r3, #100	; 0x64
 8006136:	d804      	bhi.n	8006142 <I2C001_lInit+0xd6>
   {
	   /* Symbol timing = 10 time quanta */
	   I2CRegs->PCR_IICMode |= (((((uint32_t)0x0U << \
 8006138:	697b      	ldr	r3, [r7, #20]
 800613a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800613c:	697b      	ldr	r3, [r7, #20]
 800613e:	63da      	str	r2, [r3, #60]	; 0x3c
 8006140:	e005      	b.n	800614e <I2C001_lInit+0xe2>
			                         (uint32_t)USIC_CH_PCR_IICMode_STIM_Msk));
   }
   else
   {
	   /* Symbol timing = 25 time quanta */
  	 I2CRegs->PCR_IICMode |= (((((uint32_t)0x1U << \
 8006142:	697b      	ldr	r3, [r7, #20]
 8006144:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006146:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	63da      	str	r2, [r3, #60]	; 0x3c
                            	USIC_CH_PCR_IICMode_STIM_Pos)) & \
                        			(uint32_t)USIC_CH_PCR_IICMode_STIM_Msk));
   }

   if(I2CHandle->StartCondRecvIntEn)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	7c1b      	ldrb	r3, [r3, #16]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d005      	beq.n	8006162 <I2C001_lInit+0xf6>
   {
     /* Enable Start Condition Recv Interrupt*/  
     I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR18_Pos) & \
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800615a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR18_Msk); 
   }
      
   if(I2CHandle->RepStartCondRecvIntEn)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	7c5b      	ldrb	r3, [r3, #17]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d005      	beq.n	8006176 <I2C001_lInit+0x10a>
   {
    	/* Enable Repeated Start Condition Interrupt*/  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01 << USIC_CH_PCR_CTR19_Pos) & \
 800616a:	697b      	ldr	r3, [r7, #20]
 800616c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800616e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006172:	697b      	ldr	r3, [r7, #20]
 8006174:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR19_Msk); 
   }
     
   if(I2CHandle->StopCondRecvIntEn)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	7c9b      	ldrb	r3, [r3, #18]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d005      	beq.n	800618a <I2C001_lInit+0x11e>
   {
     	/* Enable Stop Condition Interrupt*/  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR20_Pos) & \
 800617e:	697b      	ldr	r3, [r7, #20]
 8006180:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006182:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR20_Msk); 
   }
      
   if(I2CHandle->NackDetectIntEn)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	7cdb      	ldrb	r3, [r3, #19]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d005      	beq.n	800619e <I2C001_lInit+0x132>
   {
     	/* Enable Non Ack Interrupt */  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR21_Pos) & \
 8006192:	697b      	ldr	r3, [r7, #20]
 8006194:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006196:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR21_Msk); 
   }
      
   if(I2CHandle->ArbLostIntEn)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	7d1b      	ldrb	r3, [r3, #20]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d005      	beq.n	80061b2 <I2C001_lInit+0x146>
   {
    	/* Enable Arbitration lost Interrupt */  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR22_Pos) & \
 80061a6:	697b      	ldr	r3, [r7, #20]
 80061a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061aa:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80061ae:	697b      	ldr	r3, [r7, #20]
 80061b0:	63da      	str	r2, [r3, #60]	; 0x3c
   		  	  	  	  	  USIC_CH_PCR_CTR22_Msk); 
   }
      
   if(I2CHandle->ErrorIntEn)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	7d5b      	ldrb	r3, [r3, #21]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d005      	beq.n	80061c6 <I2C001_lInit+0x15a>
   {
    	/* Enable IIC Error Interrupt */ 
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR24_Pos) & \
 80061ba:	697b      	ldr	r3, [r7, #20]
 80061bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061be:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80061c2:	697b      	ldr	r3, [r7, #20]
 80061c4:	63da      	str	r2, [r3, #60]	; 0x3c
   		  	  	  	  	  USIC_CH_PCR_CTR24_Msk); 
   }
      
   if(I2CHandle->AckIntEn)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	7d9b      	ldrb	r3, [r3, #22]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d005      	beq.n	80061da <I2C001_lInit+0x16e>
   {
    	/*  Enable Ack  Interrupt */ 
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR30_Pos) & \
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061d2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	63da      	str	r2, [r3, #60]	; 0x3c
   /** FIFO Configuration */
       
   /* Configuration of Transmitter Buffer Control Register */ 
   /* Limit for transmit FIFO interrupt generation is set based on UI */

   I2CRegs->TBCTR |= \
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
             ((((uint32_t)I2CHandle->TxLimit << USIC_CH_TBCTR_LIMIT_Pos ) & \
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	7b1b      	ldrb	r3, [r3, #12]
 80061e4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80061e8:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
   /** FIFO Configuration */
       
   /* Configuration of Transmitter Buffer Control Register */ 
   /* Limit for transmit FIFO interrupt generation is set based on UI */

   I2CRegs->TBCTR |= \
 80061ec:	431a      	orrs	r2, r3
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	 			                                          USIC_CH_TBCTR_LIMIT_Msk));
        
   /* Configuration of Receiver Buffer Control Register */ 
   /* Limit for receive FIFO interrupt generation is set based on UI*/
   /* Filling level mode is selected */
   I2CRegs->RBCTR |= \
 80061f4:	697b      	ldr	r3, [r7, #20]
 80061f6:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
               ((((uint32_t)I2CHandle->RxLimit << USIC_CH_RBCTR_LIMIT_Pos) & \
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	7b5b      	ldrb	r3, [r3, #13]
 80061fe:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8006202:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
	 			                                          USIC_CH_TBCTR_LIMIT_Msk));
        
   /* Configuration of Receiver Buffer Control Register */ 
   /* Limit for receive FIFO interrupt generation is set based on UI*/
   /* Filling level mode is selected */
   I2CRegs->RBCTR |= \
 8006206:	4313      	orrs	r3, r2
 8006208:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
               ((((uint32_t)I2CHandle->RxLimit << USIC_CH_RBCTR_LIMIT_Pos) & \
	 			         USIC_CH_RBCTR_LIMIT_Msk) |  \
                (((uint32_t)0x01 << USIC_CH_RBCTR_LOF_Pos) & \
                USIC_CH_RBCTR_LOF_Msk));
   I2CRegs->CCR |= ((I2C_ENABLE) & USIC_CH_CCR_MODE_Msk);
 8006212:	697b      	ldr	r3, [r7, #20]
 8006214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006216:	f043 0204 	orr.w	r2, r3, #4
 800621a:	697b      	ldr	r3, [r7, #20]
 800621c:	641a      	str	r2, [r3, #64]	; 0x40
}
 800621e:	f107 0718 	add.w	r7, r7, #24
 8006222:	46bd      	mov	sp, r7
 8006224:	bd80      	pop	{r7, pc}
 8006226:	bf00      	nop

08006228 <I2C001_lConfigureBitRate>:


/* Give optimized PDIV and STEP value for the given baud rate */ 
void I2C001_lConfigureBitRate\
                    (uint32_t BitRate,uint32_t* PDivValue,uint32_t* StepValue)
{
 8006228:	b480      	push	{r7}
 800622a:	b089      	sub	sp, #36	; 0x24
 800622c:	af00      	add	r7, sp, #0
 800622e:	60f8      	str	r0, [r7, #12]
 8006230:	60b9      	str	r1, [r7, #8]
 8006232:	607a      	str	r2, [r7, #4]
  float ratio = (float)0.0;
 8006234:	f04f 0300 	mov.w	r3, #0
 8006238:	61fb      	str	r3, [r7, #28]
  float TempBitrate = ((float)BitRate * ((float)1000));
 800623a:	edd7 7a03 	vldr	s15, [r7, #12]
 800623e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006242:	eddf 7a59 	vldr	s15, [pc, #356]	; 80063a8 <I2C001_lConfigureBitRate+0x180>
 8006246:	ee67 7a27 	vmul.f32	s15, s14, s15
 800624a:	edc7 7a04 	vstr	s15, [r7, #16]
  float TempPdiv = (float)0.0;
 800624e:	f04f 0300 	mov.w	r3, #0
 8006252:	61bb      	str	r3, [r7, #24]
  float TempStep = (float)0.0;
 8006254:	f04f 0300 	mov.w	r3, #0
 8006258:	617b      	str	r3, [r7, #20]

  if(TempBitrate <= 100000.0)
 800625a:	ed97 7a04 	vldr	s14, [r7, #16]
 800625e:	eddf 7a53 	vldr	s15, [pc, #332]	; 80063ac <I2C001_lConfigureBitRate+0x184>
 8006262:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006266:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800626a:	d808      	bhi.n	800627e <I2C001_lConfigureBitRate+0x56>
  {
    ratio = ((((USIC_CLOCK * (float)1000000)/ \
 800626c:	ed9f 7a50 	vldr	s14, [pc, #320]	; 80063b0 <I2C001_lConfigureBitRate+0x188>
 8006270:	edd7 7a04 	vldr	s15, [r7, #16]
 8006274:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8006278:	edc7 7a07 	vstr	s15, [r7, #28]
 800627c:	e007      	b.n	800628e <I2C001_lConfigureBitRate+0x66>
             (((float)1 + (float)I2C_DCTQ1_VALUE)*I2C001_MAX_STEPVALUE)) * \
             I2C001_IM_STEPVALUE)/TempBitrate);
  }
  else
  {
    ratio = ((((USIC_CLOCK * (float)1000000)/ \
 800627e:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 80063b4 <I2C001_lConfigureBitRate+0x18c>
 8006282:	edd7 7a04 	vldr	s15, [r7, #16]
 8006286:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800628a:	edc7 7a07 	vstr	s15, [r7, #28]
             (((float)1 + (float)I2C_DCTQ2_VALUE)*I2C001_MAX_STEPVALUE)) * \
             I2C001_IM_STEPVALUE)/TempBitrate);
  }
  /* Calculating optimum PDIV value */
  if( ratio <= (float)1)
 800628e:	ed97 7a07 	vldr	s14, [r7, #28]
 8006292:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8006296:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800629a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800629e:	d803      	bhi.n	80062a8 <I2C001_lConfigureBitRate+0x80>
  {
    TempPdiv = (float)0;
 80062a0:	f04f 0300 	mov.w	r3, #0
 80062a4:	61bb      	str	r3, [r7, #24]
 80062a6:	e015      	b.n	80062d4 <I2C001_lConfigureBitRate+0xac>
  }
  else
  {
    TempPdiv =  ratio - (float)1;
 80062a8:	ed97 7a07 	vldr	s14, [r7, #28]
 80062ac:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 80062b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80062b4:	edc7 7a06 	vstr	s15, [r7, #24]
    if( TempPdiv > I2C001_MAX_VALUE)
 80062b8:	ed97 7a06 	vldr	s14, [r7, #24]
 80062bc:	eddf 7a3e 	vldr	s15, [pc, #248]	; 80063b8 <I2C001_lConfigureBitRate+0x190>
 80062c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80062c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062c8:	dd04      	ble.n	80062d4 <I2C001_lConfigureBitRate+0xac>
    {
  	  TempPdiv = I2C001_MAX_VALUE;
 80062ca:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80062ce:	f2c4 437f 	movt	r3, #17535	; 0x447f
 80062d2:	61bb      	str	r3, [r7, #24]
    }
  }
  *PDivValue = (uint32_t)(TempPdiv);
 80062d4:	edd7 7a06 	vldr	s15, [r7, #24]
 80062d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	edc3 7a00 	vstr	s15, [r3]
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
 80062e2:	ed97 7a04 	vldr	s14, [r7, #16]
 80062e6:	eddf 7a31 	vldr	s15, [pc, #196]	; 80063ac <I2C001_lConfigureBitRate+0x184>
 80062ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80062ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062f2:	d81f      	bhi.n	8006334 <I2C001_lConfigureBitRate+0x10c>
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
 80062f4:	ed97 7a04 	vldr	s14, [r7, #16]
 80062f8:	eef2 7a04 	vmov.f32	s15, #36	; 0x24
 80062fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006300:	eddf 7a2e 	vldr	s15, [pc, #184]	; 80063bc <I2C001_lConfigureBitRate+0x194>
 8006304:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
 8006308:	eddf 7a2d 	vldr	s15, [pc, #180]	; 80063c0 <I2C001_lConfigureBitRate+0x198>
 800630c:	ee87 7a27 	vdiv.f32	s14, s14, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	edd3 7a00 	vldr	s15, [r3]
 8006316:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800631a:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 800631e:	ee76 7aa7 	vadd.f32	s15, s13, s15
  *PDivValue = (uint32_t)(TempPdiv);
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
 8006322:	ee27 7a27 	vmul.f32	s14, s14, s15
  }
  *PDivValue = (uint32_t)(TempPdiv);
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
 8006326:	eddf 7a27 	vldr	s15, [pc, #156]	; 80063c4 <I2C001_lConfigureBitRate+0x19c>
 800632a:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800632e:	edc7 7a05 	vstr	s15, [r7, #20]
 8006332:	e01e      	b.n	8006372 <I2C001_lConfigureBitRate+0x14a>
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
 8006334:	ed97 7a04 	vldr	s14, [r7, #16]
 8006338:	eef3 7a09 	vmov.f32	s15, #57	; 0x39
 800633c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006340:	eddf 7a1e 	vldr	s15, [pc, #120]	; 80063bc <I2C001_lConfigureBitRate+0x194>
 8006344:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
 8006348:	eddf 7a1d 	vldr	s15, [pc, #116]	; 80063c0 <I2C001_lConfigureBitRate+0x198>
 800634c:	ee87 7a27 	vdiv.f32	s14, s14, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	edd3 7a00 	vldr	s15, [r3]
 8006356:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800635a:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 800635e:	ee76 7aa7 	vadd.f32	s15, s13, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
 8006362:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
 8006366:	eddf 7a17 	vldr	s15, [pc, #92]	; 80063c4 <I2C001_lConfigureBitRate+0x19c>
 800636a:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800636e:	edc7 7a05 	vstr	s15, [r7, #20]
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  if(TempStep > I2C001_MAX_VALUE)
 8006372:	ed97 7a05 	vldr	s14, [r7, #20]
 8006376:	eddf 7a10 	vldr	s15, [pc, #64]	; 80063b8 <I2C001_lConfigureBitRate+0x190>
 800637a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800637e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006382:	dd04      	ble.n	800638e <I2C001_lConfigureBitRate+0x166>
  {
	  TempStep = I2C001_MAX_VALUE;
 8006384:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8006388:	f2c4 437f 	movt	r3, #17535	; 0x447f
 800638c:	617b      	str	r3, [r7, #20]
  }
  *StepValue = (uint32_t)(TempStep);
 800638e:	edd7 7a05 	vldr	s15, [r7, #20]
 8006392:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	edc3 7a00 	vstr	s15, [r3]
}
 800639c:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bc80      	pop	{r7}
 80063a4:	4770      	bx	lr
 80063a6:	bf00      	nop
 80063a8:	447a0000 	.word	0x447a0000
 80063ac:	47c35000 	.word	0x47c35000
 80063b0:	4ab2d05e 	.word	0x4ab2d05e
 80063b4:	4a0f0d18 	.word	0x4a0f0d18
 80063b8:	447fc000 	.word	0x447fc000
 80063bc:	44800000 	.word	0x44800000
 80063c0:	49742400 	.word	0x49742400
 80063c4:	42f00000 	.word	0x42f00000

080063c8 <I2C001_Init>:
/******************************************************************************
**                      Public Function Definitions                          **
******************************************************************************/
void I2C001_Init(void)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	af00      	add	r7, sp, #0
  /* Reset the Peripheral*/
  RESET001_DeassertReset(PER1_USIC2); 
 80063cc:	f44f 7080 	mov.w	r0, #256	; 0x100
 80063d0:	f2c1 0000 	movt	r0, #4096	; 0x1000
 80063d4:	f7ff fb46 	bl	8005a64 <RESET001_DeassertReset>
  I2C001_lInit(&I2C001_Handle0);          
 80063d8:	f648 2020 	movw	r0, #35360	; 0x8a20
 80063dc:	f6c0 0000 	movt	r0, #2048	; 0x800
 80063e0:	f7ff fe44 	bl	800606c <I2C001_lInit>
     /* Configuration of SCL Pin 5.2 based on User configuration */
  PORT5->PDR0  &= (~(PORT5_PDR0_PD2_Msk));
 80063e4:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80063e8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80063ec:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80063f0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80063f4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80063f6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80063fa:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->PDR0  |= (((uint32_t)0 << PORT5_PDR0_PD2_Pos) & PORT5_PDR0_PD2_Msk);       
 80063fc:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8006400:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006404:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8006408:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800640c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800640e:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->IOCR0 |= ((uint32_t)24 << 19);
 8006410:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8006414:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006418:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 800641c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006420:	6912      	ldr	r2, [r2, #16]
 8006422:	f442 0240 	orr.w	r2, r2, #12582912	; 0xc00000
 8006426:	611a      	str	r2, [r3, #16]
 	 
  PORT5->OMR |= ((uint32_t)0x01 << 2);          
 8006428:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 800642c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006430:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8006434:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006438:	6852      	ldr	r2, [r2, #4]
 800643a:	f042 0204 	orr.w	r2, r2, #4
 800643e:	605a      	str	r2, [r3, #4]
     /* Configuration of SDA Pin 5.0 based on User configuration */
  PORT5->PDR0  &= (~(PORT5_PDR0_PD0_Msk));
 8006440:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8006444:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006448:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 800644c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006450:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006452:	f022 0207 	bic.w	r2, r2, #7
 8006456:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->PDR0  |= (((uint32_t)0 << PORT5_PDR0_PD0_Pos) & PORT5_PDR0_PD0_Msk);
 8006458:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 800645c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006460:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8006464:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006468:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800646a:	641a      	str	r2, [r3, #64]	; 0x40
 	
 	
  PORT5->IOCR0 |= ((uint32_t)24 << 3);
 800646c:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8006470:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006474:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8006478:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800647c:	6912      	ldr	r2, [r2, #16]
 800647e:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8006482:	611a      	str	r2, [r3, #16]
 	 
  PORT5->OMR |= ((uint32_t)0x01 << 0);
 8006484:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8006488:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800648c:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8006490:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006494:	6852      	ldr	r2, [r2, #4]
 8006496:	f042 0201 	orr.w	r2, r2, #1
 800649a:	605a      	str	r2, [r3, #4]

}
 800649c:	bd80      	pop	{r7, pc}
 800649e:	bf00      	nop

080064a0 <I2C001_DeInit>:
 /* Function provide to reset the App to default values. */
 
void  I2C001_DeInit (void)
{
 80064a0:	b480      	push	{r7}
 80064a2:	af00      	add	r7, sp, #0
  /* <<<DD_I2C001_API_2>>>*/
  /* Redundant Api */
}
 80064a4:	46bd      	mov	sp, r7
 80064a6:	bc80      	pop	{r7}
 80064a8:	4770      	bx	lr
 80064aa:	bf00      	nop

080064ac <I2C001_Configure>:


/* Function which allows changing of bitrate at run time.*/
status_t  I2C001_Configure(const I2C001Handle_type* I2CHandle,uint32_t BitRate)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b086      	sub	sp, #24
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
 80064b4:	6039      	str	r1, [r7, #0]
  uint32_t Brg_PDivValue = 0x00U;
 80064b6:	f04f 0300 	mov.w	r3, #0
 80064ba:	60fb      	str	r3, [r7, #12]
  uint32_t Fdr_StepValue = 0x00U;
 80064bc:	f04f 0300 	mov.w	r3, #0
 80064c0:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	617b      	str	r3, [r7, #20]
  status_t Status = (status_t)I2C001_FAIL; 
 80064c8:	f04f 0304 	mov.w	r3, #4
 80064cc:	613b      	str	r3, [r7, #16]
 
  /* <<<DD_I2C001_API_3>>>*/    
  /* Disable I2C mode before configuring all USIC registers to avoid unintended edges */ 
  I2CRegs->CCR &= ~( ((uint32_t)(I2C_ENABLE  & USIC_CH_CCR_MODE_Msk)));
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064d2:	f023 0204 	bic.w	r2, r3, #4
 80064d6:	697b      	ldr	r3, [r7, #20]
 80064d8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configuration of USIC Channel Fractional Divider */
  /* Get the optimum PDIV and STEP value for the given bitrate */
  I2C001_lConfigureBitRate(BitRate,&Brg_PDivValue,&Fdr_StepValue);    
 80064da:	f107 020c 	add.w	r2, r7, #12
 80064de:	f107 0308 	add.w	r3, r7, #8
 80064e2:	6838      	ldr	r0, [r7, #0]
 80064e4:	4611      	mov	r1, r2
 80064e6:	461a      	mov	r2, r3
 80064e8:	f7ff fe9e 	bl	8006228 <I2C001_lConfigureBitRate>
      
  /* Fractional divider mode selected */
  I2CRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 80064ec:	697b      	ldr	r3, [r7, #20]
 80064ee:	691b      	ldr	r3, [r3, #16]
 80064f0:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80064f4:	f023 0303 	bic.w	r3, r3, #3
 80064f8:	697a      	ldr	r2, [r7, #20]
 80064fa:	6113      	str	r3, [r2, #16]
  I2CRegs->FDR |= (Fdr_StepValue & USIC_CH_FDR_STEP_Msk);
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	691a      	ldr	r2, [r3, #16]
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8006506:	ea4f 5393 	mov.w	r3, r3, lsr #22
 800650a:	431a      	orrs	r2, r3
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	611a      	str	r2, [r3, #16]
              
  /* Configure BitRate */
  I2CRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk | USIC_CH_BRG_DCTQ_Msk | \
 8006510:	697b      	ldr	r3, [r7, #20]
 8006512:	695a      	ldr	r2, [r3, #20]
 8006514:	f248 03ff 	movw	r3, #33023	; 0x80ff
 8006518:	f6cf 4300 	movt	r3, #64512	; 0xfc00
 800651c:	4013      	ands	r3, r2
 800651e:	697a      	ldr	r2, [r7, #20]
 8006520:	6153      	str	r3, [r2, #20]
	                    USIC_CH_BRG_PCTQ_Msk);
    		                           
  if(BitRate <= I2C001_BITRATE)
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	2b64      	cmp	r3, #100	; 0x64
 8006526:	d80f      	bhi.n	8006548 <I2C001_Configure+0x9c>
  {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	695a      	ldr	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8006532:	f04f 0300 	mov.w	r3, #0
 8006536:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 800653a:	400b      	ands	r3, r1
    		                           
  if(BitRate <= I2C001_BITRATE)
  {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 800653c:	4313      	orrs	r3, r2
 800653e:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	615a      	str	r2, [r3, #20]
 8006546:	e00e      	b.n	8006566 <I2C001_Configure+0xba>
  }
  else
  {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8006548:	697b      	ldr	r3, [r7, #20]
 800654a:	695a      	ldr	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8006552:	f04f 0300 	mov.w	r3, #0
 8006556:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 800655a:	400b      	ands	r3, r1
  }
  else
  {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 800655c:	4313      	orrs	r3, r2
 800655e:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 8006562:	697b      	ldr	r3, [r7, #20]
 8006564:	615a      	str	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
        USIC_CH_BRG_PDIV_Msk));
  }
      	 
  I2CRegs->PCR_IICMode &= ~(USIC_CH_PCR_IICMode_STIM_Msk);    
 8006566:	697b      	ldr	r3, [r7, #20]
 8006568:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800656a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Configuration of Protocol Control Register */ 
  if(BitRate <= I2C001_BITRATE)
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	2b64      	cmp	r3, #100	; 0x64
 8006576:	d804      	bhi.n	8006582 <I2C001_Configure+0xd6>
  {
     /* Symbol timing = 10 time quanta */
     I2CRegs->PCR_IICMode |= \
 8006578:	697b      	ldr	r3, [r7, #20]
 800657a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	63da      	str	r2, [r3, #60]	; 0x3c
 8006580:	e005      	b.n	800658e <I2C001_Configure+0xe2>
                                            USIC_CH_PCR_IICMode_STIM_Msk)); 
  }
  else
  {
     /* Symbol timing = 25 time quanta */
     I2CRegs->PCR_IICMode |= \
 8006582:	697b      	ldr	r3, [r7, #20]
 8006584:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006586:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800658a:	697b      	ldr	r3, [r7, #20]
 800658c:	63da      	str	r2, [r3, #60]	; 0x3c
                 (((((uint32_t)0x1 << USIC_CH_PCR_IICMode_STIM_Pos)) & \
                                             USIC_CH_PCR_IICMode_STIM_Msk));  
  }
      	                            
  Status = (status_t)DAVEApp_SUCCESS;
 800658e:	f04f 0300 	mov.w	r3, #0
 8006592:	613b      	str	r3, [r7, #16]
  /* Enable I2C mode */
  I2CRegs->CCR |= ((I2C_ENABLE) & USIC_CH_CCR_MODE_Msk);
 8006594:	697b      	ldr	r3, [r7, #20]
 8006596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006598:	f043 0204 	orr.w	r2, r3, #4
 800659c:	697b      	ldr	r3, [r7, #20]
 800659e:	641a      	str	r2, [r3, #64]	; 0x40
  
  return Status;
 80065a0:	693b      	ldr	r3, [r7, #16]
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	f107 0718 	add.w	r7, r7, #24
 80065a8:	46bd      	mov	sp, r7
 80065aa:	bd80      	pop	{r7, pc}

080065ac <I2C001_ReadData>:
/* This function reads out  the content of the USIC receive FIFO Buffer. 
 * Returns true in case FIFO is not empty.else  otherwise.
 *
 */
bool I2C001_ReadData(const I2C001Handle_type* I2CHandle, uint16_t* buffer)
{ 
 80065ac:	b480      	push	{r7}
 80065ae:	b085      	sub	sp, #20
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
 80065b4:	6039      	str	r1, [r7, #0]
  bool Result = (bool)FALSE;
 80065b6:	f04f 0300 	mov.w	r3, #0
 80065ba:	73fb      	strb	r3, [r7, #15]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	685b      	ldr	r3, [r3, #4]
 80065c0:	60bb      	str	r3, [r7, #8]
  
  /* <<<DD_I2C001_API_4>>>*/
  if(USIC_ubIsRxFIFOempty(I2CRegs))
 80065c2:	68bb      	ldr	r3, [r7, #8]
 80065c4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80065c8:	f003 0308 	and.w	r3, r3, #8
 80065cc:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d003      	beq.n	80065dc <I2C001_ReadData+0x30>
  {
    Result = (bool)FALSE;
 80065d4:	f04f 0300 	mov.w	r3, #0
 80065d8:	73fb      	strb	r3, [r7, #15]
 80065da:	e009      	b.n	80065f0 <I2C001_ReadData+0x44>
  }
  else
  {
    *buffer = (uint8_t)I2CRegs->OUTR;
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80065e2:	b2db      	uxtb	r3, r3
 80065e4:	461a      	mov	r2, r3
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	801a      	strh	r2, [r3, #0]
    Result = (bool)TRUE;
 80065ea:	f04f 0301 	mov.w	r3, #1
 80065ee:	73fb      	strb	r3, [r7, #15]
  }
  
  return Result;
 80065f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80065f2:	4618      	mov	r0, r3
 80065f4:	f107 0714 	add.w	r7, r7, #20
 80065f8:	46bd      	mov	sp, r7
 80065fa:	bc80      	pop	{r7}
 80065fc:	4770      	bx	lr
 80065fe:	bf00      	nop

08006600 <I2C001_WriteData>:
 * Returns true in case if the FIFO is not full else otherwise.
 *
 */
bool I2C001_WriteData \
                   (const I2C001Handle_type* I2CHandle,const I2C001_DataType* Data)
{
 8006600:	b480      	push	{r7}
 8006602:	b085      	sub	sp, #20
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
 8006608:	6039      	str	r1, [r7, #0]
  bool Result = (bool)FALSE;
 800660a:	f04f 0300 	mov.w	r3, #0
 800660e:	73fb      	strb	r3, [r7, #15]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	685b      	ldr	r3, [r3, #4]
 8006614:	60bb      	str	r3, [r7, #8]
  
  /* <<<DD_I2C001_API_5>>>*/
  do
  {
     if(I2CRegs->PSR_IICMode & USIC_CH_PSR_IICMode_WTDF_Msk)
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800661a:	f003 0302 	and.w	r3, r3, #2
 800661e:	2b00      	cmp	r3, #0
 8006620:	d003      	beq.n	800662a <I2C001_WriteData+0x2a>
     {
	     Result = (bool)FALSE;
 8006622:	f04f 0300 	mov.w	r3, #0
 8006626:	73fb      	strb	r3, [r7, #15]
       break;
 8006628:	e019      	b.n	800665e <I2C001_WriteData+0x5e>
     }

     if(USIC_IsTxFIFOfull(I2CRegs))
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8006630:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006634:	ea4f 3313 	mov.w	r3, r3, lsr #12
 8006638:	2b00      	cmp	r3, #0
 800663a:	d003      	beq.n	8006644 <I2C001_WriteData+0x44>
     {
       Result = (bool)FALSE;
 800663c:	f04f 0300 	mov.w	r3, #0
 8006640:	73fb      	strb	r3, [r7, #15]
 8006642:	e00c      	b.n	800665e <I2C001_WriteData+0x5e>
     }

     else
     {
       I2CRegs->IN[0] = \
                    (((uint32_t)Data->Data1.TDF_Type << 8) | Data->Data1.Data);
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	785b      	ldrb	r3, [r3, #1]
 8006648:	ea4f 2203 	mov.w	r2, r3, lsl #8
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	781b      	ldrb	r3, [r3, #0]
 8006650:	431a      	orrs	r2, r3
       Result = (bool)FALSE;
     }

     else
     {
       I2CRegs->IN[0] = \
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
                    (((uint32_t)Data->Data1.TDF_Type << 8) | Data->Data1.Data);
       Result = (bool)TRUE;     
 8006658:	f04f 0301 	mov.w	r3, #1
 800665c:	73fb      	strb	r3, [r7, #15]
     }
  
  }while(0);
  return Result;
 800665e:	7bfb      	ldrb	r3, [r7, #15]

}
 8006660:	4618      	mov	r0, r3
 8006662:	f107 0714 	add.w	r7, r7, #20
 8006666:	46bd      	mov	sp, r7
 8006668:	bc80      	pop	{r7}
 800666a:	4770      	bx	lr

0800666c <I2C001_GetFlagStatus>:
 *
 * */

status_t I2C001_GetFlagStatus \
               (const I2C001Handle_type* I2CHandle,I2C001_FlagStatusType Flag)
{
 800666c:	b480      	push	{r7}
 800666e:	b087      	sub	sp, #28
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
 8006674:	460b      	mov	r3, r1
 8006676:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)I2C001_RESET;
 8006678:	f04f 0302 	mov.w	r3, #2
 800667c:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 800667e:	f04f 0300 	mov.w	r3, #0
 8006682:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	685b      	ldr	r3, [r3, #4]
 8006688:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_I2C001_API_6>>>*/
  if(Flag <= I2C001_FLAG_RIF)
 800668a:	78fb      	ldrb	r3, [r7, #3]
 800668c:	2b04      	cmp	r3, #4
 800668e:	d80d      	bhi.n	80066ac <I2C001_GetFlagStatus+0x40>
  {
    TempValue = I2CRegs->PSR_IICMode;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006694:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << ((uint32_t)Flag + 10U ));
 8006696:	78fb      	ldrb	r3, [r7, #3]
 8006698:	f103 030a 	add.w	r3, r3, #10
 800669c:	f04f 0201 	mov.w	r2, #1
 80066a0:	fa02 f303 	lsl.w	r3, r2, r3
 80066a4:	693a      	ldr	r2, [r7, #16]
 80066a6:	4013      	ands	r3, r2
 80066a8:	613b      	str	r3, [r7, #16]
 80066aa:	e035      	b.n	8006718 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag == I2C001_FLAG_NACK_RECEIVED)
 80066ac:	78fb      	ldrb	r3, [r7, #3]
 80066ae:	2b06      	cmp	r3, #6
 80066b0:	d107      	bne.n	80066c2 <I2C001_GetFlagStatus+0x56>
  {
    TempValue = I2CRegs->PSR_IICMode;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066b6:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_WRONG_TDF);
 80066b8:	693b      	ldr	r3, [r7, #16]
 80066ba:	f003 0320 	and.w	r3, r3, #32
 80066be:	613b      	str	r3, [r7, #16]
 80066c0:	e02a      	b.n	8006718 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag == I2C001_FLAG_WRONG_TDF)
 80066c2:	78fb      	ldrb	r3, [r7, #3]
 80066c4:	2b05      	cmp	r3, #5
 80066c6:	d107      	bne.n	80066d8 <I2C001_GetFlagStatus+0x6c>
  {
    TempValue = I2CRegs->PSR_IICMode;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066cc:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_DLIF);	
 80066ce:	693b      	ldr	r3, [r7, #16]
 80066d0:	f003 0302 	and.w	r3, r3, #2
 80066d4:	613b      	str	r3, [r7, #16]
 80066d6:	e01f      	b.n	8006718 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag <= I2C001_FLAG_RBERI)
 80066d8:	78fb      	ldrb	r3, [r7, #3]
 80066da:	2b08      	cmp	r3, #8
 80066dc:	d80e      	bhi.n	80066fc <I2C001_GetFlagStatus+0x90>
  {
    TempValue = I2CRegs->TRBSR;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80066e4:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << ((uint32_t)Flag - \
 80066e6:	78fb      	ldrb	r3, [r7, #3]
 80066e8:	f1a3 0307 	sub.w	r3, r3, #7
 80066ec:	f04f 0201 	mov.w	r2, #1
 80066f0:	fa02 f303 	lsl.w	r3, r2, r3
 80066f4:	693a      	ldr	r2, [r7, #16]
 80066f6:	4013      	ands	r3, r2
 80066f8:	613b      	str	r3, [r7, #16]
 80066fa:	e00d      	b.n	8006718 <I2C001_GetFlagStatus+0xac>
                                               (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    TempValue = I2CRegs->TRBSR;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8006702:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (((uint32_t)Flag - \
 8006704:	78fb      	ldrb	r3, [r7, #3]
                                  (uint32_t)I2C001_FLAG_STBI) + 8U));		
 8006706:	f103 33ff 	add.w	r3, r3, #4294967295
                                               (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    TempValue = I2CRegs->TRBSR;
    TempValue &= ((uint32_t)0x01 << (((uint32_t)Flag - \
 800670a:	f04f 0201 	mov.w	r2, #1
 800670e:	fa02 f303 	lsl.w	r3, r2, r3
 8006712:	693a      	ldr	r2, [r7, #16]
 8006714:	4013      	ands	r3, r2
 8006716:	613b      	str	r3, [r7, #16]
                                  (uint32_t)I2C001_FLAG_STBI) + 8U));		
  }
  if(TempValue != 0x00U)
 8006718:	693b      	ldr	r3, [r7, #16]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d002      	beq.n	8006724 <I2C001_GetFlagStatus+0xb8>
  {
    Status = (status_t)I2C001_SET;
 800671e:	f04f 0303 	mov.w	r3, #3
 8006722:	617b      	str	r3, [r7, #20]
  }
  return Status;
 8006724:	697b      	ldr	r3, [r7, #20]
}
 8006726:	4618      	mov	r0, r3
 8006728:	f107 071c 	add.w	r7, r7, #28
 800672c:	46bd      	mov	sp, r7
 800672e:	bc80      	pop	{r7}
 8006730:	4770      	bx	lr
 8006732:	bf00      	nop

08006734 <I2C001_ClearFlag>:

/* Clears the specified flag status.*/
void I2C001_ClearFlag\
                (const I2C001Handle_type* I2CHandle,I2C001_FlagStatusType Flag)
{
 8006734:	b480      	push	{r7}
 8006736:	b085      	sub	sp, #20
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
 800673c:	460b      	mov	r3, r1
 800673e:	70fb      	strb	r3, [r7, #3]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	60fb      	str	r3, [r7, #12]

  /* <<<DD_SIMPLE_I2C_API_7>>>*/
  if(Flag <= I2C001_FLAG_RIF)
 8006746:	78fb      	ldrb	r3, [r7, #3]
 8006748:	2b04      	cmp	r3, #4
 800674a:	d809      	bhi.n	8006760 <I2C001_ClearFlag+0x2c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 800674c:	78fb      	ldrb	r3, [r7, #3]
                                  (uint32_t)I2C001_FLAG_RSIF) + 10U));
 800674e:	f103 030a 	add.w	r3, r3, #10
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;

  /* <<<DD_SIMPLE_I2C_API_7>>>*/
  if(Flag <= I2C001_FLAG_RIF)
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 8006752:	f04f 0201 	mov.w	r2, #1
 8006756:	fa02 f203 	lsl.w	r2, r2, r3
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	64da      	str	r2, [r3, #76]	; 0x4c
 800675e:	e025      	b.n	80067ac <I2C001_ClearFlag+0x78>
                                  (uint32_t)I2C001_FLAG_RSIF) + 10U));
  }
  else if(Flag == I2C001_FLAG_NACK_RECEIVED)
 8006760:	78fb      	ldrb	r3, [r7, #3]
 8006762:	2b06      	cmp	r3, #6
 8006764:	d104      	bne.n	8006770 <I2C001_ClearFlag+0x3c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_WRONG_TDF);
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	f04f 0220 	mov.w	r2, #32
 800676c:	64da      	str	r2, [r3, #76]	; 0x4c
 800676e:	e01d      	b.n	80067ac <I2C001_ClearFlag+0x78>
  }
  else if(Flag == I2C001_FLAG_WRONG_TDF)
 8006770:	78fb      	ldrb	r3, [r7, #3]
 8006772:	2b05      	cmp	r3, #5
 8006774:	d104      	bne.n	8006780 <I2C001_ClearFlag+0x4c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_DLIF);	
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	f04f 0202 	mov.w	r2, #2
 800677c:	64da      	str	r2, [r3, #76]	; 0x4c
 800677e:	e015      	b.n	80067ac <I2C001_ClearFlag+0x78>
  }
  else if(Flag <= I2C001_FLAG_RBERI)
 8006780:	78fb      	ldrb	r3, [r7, #3]
 8006782:	2b08      	cmp	r3, #8
 8006784:	d809      	bhi.n	800679a <I2C001_ClearFlag+0x66>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << ((uint32_t)Flag - \
 8006786:	78fb      	ldrb	r3, [r7, #3]
 8006788:	f1a3 0307 	sub.w	r3, r3, #7
 800678c:	f04f 0201 	mov.w	r2, #1
 8006790:	fa02 f203 	lsl.w	r2, r2, r3
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	64da      	str	r2, [r3, #76]	; 0x4c
 8006798:	e008      	b.n	80067ac <I2C001_ClearFlag+0x78>
                                        (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 800679a:	78fb      	ldrb	r3, [r7, #3]
                                          (uint32_t)I2C001_FLAG_STBI) + 8U));
 800679c:	f103 33ff 	add.w	r3, r3, #4294967295
    I2CRegs->PSCR = ((uint32_t)0x01 << ((uint32_t)Flag - \
                                        (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 80067a0:	f04f 0201 	mov.w	r2, #1
 80067a4:	fa02 f203 	lsl.w	r2, r2, r3
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	64da      	str	r2, [r3, #76]	; 0x4c
                                          (uint32_t)I2C001_FLAG_STBI) + 8U));
  }
}
 80067ac:	f107 0714 	add.w	r7, r7, #20
 80067b0:	46bd      	mov	sp, r7
 80067b2:	bc80      	pop	{r7}
 80067b4:	4770      	bx	lr
 80067b6:	bf00      	nop

080067b8 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80067b8:	b480      	push	{r7}
 80067ba:	b085      	sub	sp, #20
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	f003 0307 	and.w	r3, r3, #7
 80067c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80067c8:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80067cc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80067d0:	68db      	ldr	r3, [r3, #12]
 80067d2:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 80067d4:	68ba      	ldr	r2, [r7, #8]
 80067d6:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80067da:	4013      	ands	r3, r2
 80067dc:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	ea4f 2203 	mov.w	r2, r3, lsl #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 80067e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80067ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80067f0:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 80067f2:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80067f6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80067fa:	68ba      	ldr	r2, [r7, #8]
 80067fc:	60da      	str	r2, [r3, #12]
}
 80067fe:	f107 0714 	add.w	r7, r7, #20
 8006802:	46bd      	mov	sp, r7
 8006804:	bc80      	pop	{r7}
 8006806:	4770      	bx	lr

08006808 <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	af00      	add	r7, sp, #0
          
    //  NVIC Priority Grouping
    NVIC_SetPriorityGrouping(1);
 800680c:	f04f 0001 	mov.w	r0, #1
 8006810:	f7ff ffd2 	bl	80067b8 <NVIC_SetPriorityGrouping>

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
 8006814:	f000 f91c 	bl	8006a50 <DAVE_MUX_PreInit>
	//  Initialization of app 'CLK001'		     
	CLK001_Init();
 8006818:	f000 fba0 	bl	8006f5c <CLK001_Init>
	 
	//  Initialization of app 'UART001'		     
	UART001_Init();
 800681c:	f7fe f9ea 	bl	8004bf4 <UART001_Init>
	 
	//  Initialization of app 'IO004'		     
	IO004_Init();
 8006820:	f7ff f9b2 	bl	8005b88 <IO004_Init>
	 
	//  Initialization of app 'SYSTM001'		     
	SYSTM001_Init();
 8006824:	f7fe fee2 	bl	80055ec <SYSTM001_Init>
	 
	//  Initialization of app 'I2C001'		     
	I2C001_Init();
 8006828:	f7ff fdce 	bl	80063c8 <I2C001_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
 800682c:	f000 f808 	bl	8006840 <DAVE_MUX_Init>
} //  End of function DAVE_Init
 8006830:	bd80      	pop	{r7, pc}
 8006832:	bf00      	nop

08006834 <SystemInit_DAVE3>:
// @Parameters    None
//
//****************************************************************************

void SystemInit_DAVE3(void)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	af00      	add	r7, sp, #0
	// CLK Initialisation
	CLK001_Init();
 8006838:	f000 fb90 	bl	8006f5c <CLK001_Init>
} //  End of function SystemInit_DAVE3
 800683c:	bd80      	pop	{r7, pc}
 800683e:	bf00      	nop

08006840 <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{  
 8006840:	b480      	push	{r7}
 8006842:	b087      	sub	sp, #28
 8006844:	af00      	add	r7, sp, #0
//********* MODULE USIC CONFIGURATIONS *************************	        
        
           
   /* Disable mode before configuring all USIC registers to avoid unintended edges */   
      /* Variable to store the CCR_MODE values for various USIC channels */ 
      uint32_t UsicCcrMode[6] = {0};
 8006846:	463b      	mov	r3, r7
 8006848:	f04f 0200 	mov.w	r2, #0
 800684c:	601a      	str	r2, [r3, #0]
 800684e:	f103 0304 	add.w	r3, r3, #4
 8006852:	f04f 0200 	mov.w	r2, #0
 8006856:	601a      	str	r2, [r3, #0]
 8006858:	f103 0304 	add.w	r3, r3, #4
 800685c:	f04f 0200 	mov.w	r2, #0
 8006860:	601a      	str	r2, [r3, #0]
 8006862:	f103 0304 	add.w	r3, r3, #4
 8006866:	f04f 0200 	mov.w	r2, #0
 800686a:	601a      	str	r2, [r3, #0]
 800686c:	f103 0304 	add.w	r3, r3, #4
 8006870:	f04f 0200 	mov.w	r2, #0
 8006874:	601a      	str	r2, [r3, #0]
 8006876:	f103 0304 	add.w	r3, r3, #4
 800687a:	f04f 0200 	mov.w	r2, #0
 800687e:	601a      	str	r2, [r3, #0]
 8006880:	f103 0304 	add.w	r3, r3, #4
                 
    UsicCcrMode[2] |= (uint32_t) RD_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);   
 8006884:	68ba      	ldr	r2, [r7, #8]
 8006886:	f04f 0300 	mov.w	r3, #0
 800688a:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800688e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006890:	f003 030f 	and.w	r3, r3, #15
 8006894:	4313      	orrs	r3, r2
 8006896:	60bb      	str	r3, [r7, #8]
    WR_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 8006898:	f04f 0300 	mov.w	r3, #0
 800689c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80068a0:	f04f 0200 	mov.w	r2, #0
 80068a4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80068a8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80068aa:	f022 020f 	bic.w	r2, r2, #15
 80068ae:	641a      	str	r2, [r3, #64]	; 0x40
                    
    UsicCcrMode[4] |= (uint32_t) RD_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);  
 80068b0:	693a      	ldr	r2, [r7, #16]
 80068b2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80068b6:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80068ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068bc:	f003 030f 	and.w	r3, r3, #15
 80068c0:	4313      	orrs	r3, r2
 80068c2:	613b      	str	r3, [r7, #16]
    WR_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 80068c4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80068c8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80068cc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80068d0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80068d4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80068d6:	f022 020f 	bic.w	r2, r2, #15
 80068da:	641a      	str	r2, [r3, #64]	; 0x40
   /*USIC 0 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         						
   /*USIC 1 Channel 0 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
            
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC1_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x06000000);		/*    DPTR = 0,  SIZE = 6 */ 
 80068dc:	f04f 0300 	mov.w	r3, #0
 80068e0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80068e4:	f04f 0200 	mov.w	r2, #0
 80068e8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80068ec:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 80068f0:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80068f4:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80068f8:	f042 62c0 	orr.w	r2, r2, #100663296	; 0x6000000
 80068fc:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 						
   /*USIC 1 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         						
   /*USIC 2 Channel 0 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC2_CH0->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,1); 
 8006900:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006904:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006908:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800690c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006910:	69d2      	ldr	r2, [r2, #28]
 8006912:	f022 0207 	bic.w	r2, r2, #7
 8006916:	f042 0201 	orr.w	r2, r2, #1
 800691a:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC2_CH0->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x01000002);		/*    DPTR = 2,  SIZE = 1 */ 
 800691c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006920:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006924:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006928:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800692c:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8006930:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8006934:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8006938:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800693c:	f042 0202 	orr.w	r2, r2, #2
 8006940:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
         
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC2_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x01000000);		/*    DPTR = 0,  SIZE = 1 */ 
 8006944:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006948:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800694c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006950:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006954:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8006958:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 800695c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8006960:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8006964:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
   /*USIC 2 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         
  
  /* Enable mode after configuring all USIC registers to avoid unintended edges */  
              
   WR_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[2]);
 8006968:	f04f 0300 	mov.w	r3, #0
 800696c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006970:	68ba      	ldr	r2, [r7, #8]
 8006972:	f002 010f 	and.w	r1, r2, #15
 8006976:	f04f 0200 	mov.w	r2, #0
 800697a:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800697e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006980:	f022 020f 	bic.w	r2, r2, #15
 8006984:	430a      	orrs	r2, r1
 8006986:	641a      	str	r2, [r3, #64]	; 0x40
                 
   WR_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[4]);
 8006988:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800698c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006990:	693a      	ldr	r2, [r7, #16]
 8006992:	f002 010f 	and.w	r1, r2, #15
 8006996:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800699a:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800699e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80069a0:	f022 020f 	bic.w	r2, r2, #15
 80069a4:	430a      	orrs	r2, r1
 80069a6:	641a      	str	r2, [r3, #64]	; 0x40
   	 
            	         
                                          

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                                      
  WR_REG(PORT0->IOCR4, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x12U);                /*P0.5 : PORT0_IOCR4_PC5_PCR and PORT0_IOCR4_PC5_OE */					   
 80069a8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80069ac:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80069b0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80069b4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80069b8:	6952      	ldr	r2, [r2, #20]
 80069ba:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 80069be:	f442 4210 	orr.w	r2, r2, #36864	; 0x9000
 80069c2:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT1->IOCR0, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P1.0 : PORT1_IOCR0_PC0_OE */					   
 80069c4:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80069c8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80069cc:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80069d0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80069d4:	6912      	ldr	r2, [r2, #16]
 80069d6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80069da:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, PORT_IOCR_PC1_OE_Msk, PORT_IOCR_PC1_OE_Pos, PORT_IOCR_OE1);                /*    P1.1 : PORT1_IOCR0_PC1_OE */					   
 80069dc:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80069e0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80069e4:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80069e8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80069ec:	6912      	ldr	r2, [r2, #16]
 80069ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80069f2:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT5->IOCR0, 0xb8U, PORT_IOCR_PC0_PCR_Pos, 0x11U);                /*P5.0 : PORT5_IOCR0_PC0_PCR and PORT5_IOCR0_PC0_OE */					   
 80069f4:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80069f8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80069fc:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8006a00:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006a04:	6912      	ldr	r2, [r2, #16]
 8006a06:	f022 02b8 	bic.w	r2, r2, #184	; 0xb8
 8006a0a:	f042 0288 	orr.w	r2, r2, #136	; 0x88
 8006a0e:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT5->IOCR0, 0xb80000U, PORT_IOCR_PC2_PCR_Pos, 0x11U);                /*P5.2 : PORT5_IOCR0_PC2_PCR and PORT5_IOCR0_PC2_OE */					   
 8006a10:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8006a14:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006a18:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8006a1c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006a20:	6912      	ldr	r2, [r2, #16]
 8006a22:	f422 0238 	bic.w	r2, r2, #12058624	; 0xb80000
 8006a26:	f442 0208 	orr.w	r2, r2, #8912896	; 0x880000
 8006a2a:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT5->IOCR4, PORT_IOCR_PC3_OE_Msk, PORT_IOCR_PC3_OE_Pos, PORT_IOCR_OE1);                /*    P5.7 : PORT5_IOCR4_PC7_OE */					   
 8006a2c:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8006a30:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006a34:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8006a38:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006a3c:	6952      	ldr	r2, [r2, #20]
 8006a3e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8006a42:	615a      	str	r2, [r3, #20]
					      
}
 8006a44:	f107 071c 	add.w	r7, r7, #28
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	bc80      	pop	{r7}
 8006a4c:	4770      	bx	lr
 8006a4e:	bf00      	nop

08006a50 <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{            
 8006a50:	b480      	push	{r7}
 8006a52:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                   
}
 8006a54:	46bd      	mov	sp, r7
 8006a56:	bc80      	pop	{r7}
 8006a58:	4770      	bx	lr
 8006a5a:	bf00      	nop

08006a5c <CLK001_Delay>:
  * @note   -  
  * @param  number of loops
  * @retval None
  */
static void CLK001_Delay(uint32_t time_1)
{
 8006a5c:	b480      	push	{r7}
 8006a5e:	b085      	sub	sp, #20
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;
  for(i=0UL; i < time_1;i++)
 8006a64:	f04f 0300 	mov.w	r3, #0
 8006a68:	60fb      	str	r3, [r7, #12]
 8006a6a:	e007      	b.n	8006a7c <CLK001_Delay+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8006a6c:	bf00      	nop
 8006a6e:	bf00      	nop
 8006a70:	bf00      	nop
 8006a72:	bf00      	nop
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	f103 0301 	add.w	r3, r3, #1
 8006a7a:	60fb      	str	r3, [r7, #12]
 8006a7c:	68fa      	ldr	r2, [r7, #12]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	429a      	cmp	r2, r3
 8006a82:	d3f3      	bcc.n	8006a6c <CLK001_Delay+0x10>
  {
    __NOP();__NOP();__NOP();__NOP();
  }
}
 8006a84:	f107 0714 	add.w	r7, r7, #20
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	bc80      	pop	{r7}
 8006a8c:	4770      	bx	lr
 8006a8e:	bf00      	nop

08006a90 <CLK001_SysClk_Valid>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Valid(void)
{
 8006a90:	b480      	push	{r7}
 8006a92:	b083      	sub	sp, #12
 8006a94:	af00      	add	r7, sp, #0
  uint32_t MAIN_clock_status = 1UL;
 8006a96:	f04f 0301 	mov.w	r3, #1
 8006a9a:	607b      	str	r3, [r7, #4]

  /* check if PLL is switched on */
  if((SCU_PLL->PLLCON0 & (SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8006a9c:	f244 7310 	movw	r3, #18192	; 0x4710
 8006aa0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006aa4:	685a      	ldr	r2, [r3, #4]
 8006aa6:	f04f 0302 	mov.w	r3, #2
 8006aaa:	f2c0 0301 	movt	r3, #1
 8006aae:	4013      	ands	r3, r2
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d002      	beq.n	8006aba <CLK001_SysClk_Valid+0x2a>
      SCU_PLL_PLLCON0_PLLPWD_Msk))!= 0UL)
  {
    MAIN_clock_status=0UL;
 8006ab4:	f04f 0300 	mov.w	r3, #0
 8006ab8:	607b      	str	r3, [r7, #4]
  }
  return(MAIN_clock_status);
 8006aba:	687b      	ldr	r3, [r7, #4]
}
 8006abc:	4618      	mov	r0, r3
 8006abe:	f107 070c 	add.w	r7, r7, #12
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	bc80      	pop	{r7}
 8006ac6:	4770      	bx	lr

08006ac8 <CLK001_BackupClkTrim>:

static void CLK001_BackupClkTrim (void)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	af00      	add	r7, sp, #0
  #if ((CLK001_TRIM_OPTION == CLK001_CLOCK_TRIM_AUTOMATIC) && \
       (CLK001_STANDBY_CLOCK == CLK001_HIB_CLOCK_FOSI))
  {
    /* check if HIB Domain enabled  */
    if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8006acc:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8006ad0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f003 0301 	and.w	r3, r3, #1
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d10b      	bne.n	8006af6 <CLK001_BackupClkTrim+0x2e>
    {
      /*enable Hibernate domain*/
      SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 8006ade:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8006ae2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006ae6:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 8006aea:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006aee:	6852      	ldr	r2, [r2, #4]
 8006af0:	f042 0201 	orr.w	r2, r2, #1
 8006af4:	605a      	str	r2, [r3, #4]
    }

    /* check if HIB Domain is not in reset state  */
    if ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 8006af6:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8006afa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d00b      	beq.n	8006b20 <CLK001_BackupClkTrim+0x58>
    {
	    /*de-assert hibernate reset*/
      SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 8006b08:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8006b0c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006b10:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 8006b14:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006b18:	6892      	ldr	r2, [r2, #8]
 8006b1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b1e:	609a      	str	r2, [r3, #8]
    }

    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8006b20:	f244 7310 	movw	r3, #18192	; 0x4710
 8006b24:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006b28:	f244 7210 	movw	r2, #18192	; 0x4710
 8006b2c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006b30:	6852      	ldr	r2, [r2, #4]
 8006b32:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8006b36:	605a      	str	r2, [r3, #4]
    /*insert ~50us delay @ maximum back up clock freq */
    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8006b38:	f04f 0064 	mov.w	r0, #100	; 0x64
 8006b3c:	f7ff ff8e 	bl	8006a5c <CLK001_Delay>
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8006b40:	f244 7310 	movw	r3, #18192	; 0x4710
 8006b44:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006b48:	f244 7210 	movw	r2, #18192	; 0x4710
 8006b4c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006b50:	6852      	ldr	r2, [r2, #4]
 8006b52:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8006b56:	605a      	str	r2, [r3, #4]
  #else /*trimming option is factory trimming*/
  {
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
  }
  #endif /*end of trimming options*/
}
 8006b58:	bd80      	pop	{r7, pc}
 8006b5a:	bf00      	nop

08006b5c <CLK001_SetMainPLLClkSrc>:

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
static uint32_t CLK001_SetMainPLLClkSrc(void)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b082      	sub	sp, #8
 8006b60:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8006b62:	f04f 0301 	mov.w	r3, #1
 8006b66:	607b      	str	r3, [r7, #4]
       (CLK001_PLL_CLOCK_INPUT != CLK001_CLOCK_BACK_UP_CLOCK)))
    uint32_t timeout_count;
  #endif
  
  /* enable PLL first */
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8006b68:	f244 7310 	movw	r3, #18192	; 0x4710
 8006b6c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006b70:	f244 7210 	movw	r2, #18192	; 0x4710
 8006b74:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006b78:	6852      	ldr	r2, [r2, #4]
 8006b7a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006b7e:	f022 0202 	bic.w	r2, r2, #2
 8006b82:	605a      	str	r2, [r3, #4]
  {
    /************************************************************************/
    /*    Use external crystal or digital input for PLL clock input         */
    /************************************************************************/ 
    /* Enable OSC_HP if not already on */
    if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 8006b84:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8006b88:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006b8c:	685b      	ldr	r3, [r3, #4]
 8006b8e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d054      	beq.n	8006c40 <CLK001_SetMainPLLClkSrc+0xe4>
        ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
    {
      /*The OSC HP mode is guaranteed to  be = 11b at this point
       * so we can just clear the bit(s) as per the selected mode
       */
      SCU_OSC->OSCHPCTRL &= (((uint32_t)(~SCU_OSC_OSCHPCTRL_MODE_Msk)) | 
 8006b96:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8006b9a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006b9e:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8006ba2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006ba6:	6852      	ldr	r2, [r2, #4]
 8006ba8:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8006bac:	605a      	str	r2, [r3, #4]
           ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));

      /* setup OSC WDG divider - at this point the bitfield would be 0
         hence we can OR with the desired value*/
      SCU_OSC->OSCHPCTRL |= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY /
 8006bae:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8006bb2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006bb6:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8006bba:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006bbe:	6852      	ldr	r2, [r2, #4]
 8006bc0:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8006bc4:	605a      	str	r2, [r3, #4]
                     CLK001_SOSCWDG_FREF)-1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
      /* select external OSC as PLL input */
      SCU_PLL->PLLCON2 &= (uint32_t)~SCU_PLL_PLLCON2_PINSEL_Msk;
 8006bc6:	f244 7310 	movw	r3, #18192	; 0x4710
 8006bca:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006bce:	f244 7210 	movw	r2, #18192	; 0x4710
 8006bd2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006bd6:	68d2      	ldr	r2, [r2, #12]
 8006bd8:	f022 0201 	bic.w	r2, r2, #1
 8006bdc:	60da      	str	r2, [r3, #12]
      /* restart OSC Watchdog */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8006bde:	f244 7310 	movw	r3, #18192	; 0x4710
 8006be2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006be6:	f244 7210 	movw	r2, #18192	; 0x4710
 8006bea:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006bee:	6852      	ldr	r2, [r2, #4]
 8006bf0:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8006bf4:	605a      	str	r2, [r3, #4]

      /* approximate loop count for 150ms @ max untrimmed Backup clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS; 
 8006bf6:	f244 6350 	movw	r3, #18000	; 0x4650
 8006bfa:	603b      	str	r3, [r7, #0]
      do 
      {
        /* time out after ~150ms  */
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);
 8006bfc:	f04f 000a 	mov.w	r0, #10
 8006c00:	f7ff ff2c 	bl	8006a5c <CLK001_Delay>
        timeout_count--;
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	f103 33ff 	add.w	r3, r3, #4294967295
 8006c0a:	603b      	str	r3, [r7, #0]
      }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8006c0c:	f244 7310 	movw	r3, #18192	; 0x4710
 8006c10:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f403 7360 	and.w	r3, r3, #896	; 0x380
                CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 8006c1a:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8006c1e:	d002      	beq.n	8006c26 <CLK001_SetMainPLLClkSrc+0xca>
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d1ea      	bne.n	8006bfc <CLK001_SetMainPLLClkSrc+0xa0>

      if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8006c26:	f244 7310 	movw	r3, #18192	; 0x4710
 8006c2a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8006c34:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8006c38:	d002      	beq.n	8006c40 <CLK001_SetMainPLLClkSrc+0xe4>
            CLK001_PLLSTAT_OSC_USABLE_MASK)
      {
        /* Return Error */
      	Return_status = 0UL;
 8006c3a:	f04f 0300 	mov.w	r3, #0
 8006c3e:	607b      	str	r3, [r7, #4]
    /*select Backup Clock as input to PLL*/
    SCU_PLL->PLLCON2 |= (uint32_t)SCU_PLL_PLLCON2_PINSEL_Msk;
  }
  #endif /*end of PLL clock source check */

  return Return_status;
 8006c40:	687b      	ldr	r3, [r7, #4]
}
 8006c42:	4618      	mov	r0, r3
 8006c44:	f107 0708 	add.w	r7, r7, #8
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	bd80      	pop	{r7, pc}

08006c4c <CLK001_ConfigMainPLL>:

static uint32_t CLK001_ConfigMainPLL (void)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b082      	sub	sp, #8
 8006c50:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8006c52:	f04f 0301 	mov.w	r3, #1
 8006c56:	607b      	str	r3, [r7, #4]
  /*   Setup and lock the main PLL (PLL is in normal mode)                  */
  /**************************************************************************/
  #if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
       (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
  {
    if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8006c58:	f244 7310 	movw	r3, #18192	; 0x4710
 8006c5c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f003 0304 	and.w	r3, r3, #4
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	f040 8097 	bne.w	8006d9a <CLK001_ConfigMainPLL+0x14e>
      /* System is still running from Backup clock */ 
      /*Calculation for stepping*/
      #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)||\
          (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
      {
        VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 8006c6c:	f240 0360 	movw	r3, #96	; 0x60
 8006c70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006c74:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8006c78:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 8006c7c:	601a      	str	r2, [r3, #0]
      {
        VCO = (CLK001_CLOCK_BACK_UP/(CLK001_PLL_PDIV+1UL))*(CLK001_PLL_NDIV+1UL);
      }
      #endif /*End of PLL clock source check in normal mode*/

      stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP1)-1UL;
 8006c7e:	f240 0360 	movw	r3, #96	; 0x60
 8006c82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006c86:	681a      	ldr	r2, [r3, #0]
 8006c88:	f649 7381 	movw	r3, #40833	; 0x9f81
 8006c8c:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8006c90:	fba3 1302 	umull	r1, r3, r3, r2
 8006c94:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8006c98:	f103 32ff 	add.w	r2, r3, #4294967295
 8006c9c:	f240 0364 	movw	r3, #100	; 0x64
 8006ca0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006ca4:	601a      	str	r2, [r3, #0]
           
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8006ca6:	f244 7310 	movw	r3, #18192	; 0x4710
 8006caa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006cae:	f244 7210 	movw	r2, #18192	; 0x4710
 8006cb2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006cb6:	6852      	ldr	r2, [r2, #4]
 8006cb8:	f042 0201 	orr.w	r2, r2, #1
 8006cbc:	605a      	str	r2, [r3, #4]
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 8006cbe:	f244 7310 	movw	r3, #18192	; 0x4710
 8006cc2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006cc6:	f244 7210 	movw	r2, #18192	; 0x4710
 8006cca:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006cce:	6852      	ldr	r2, [r2, #4]
 8006cd0:	f042 0210 	orr.w	r2, r2, #16
 8006cd4:	605a      	str	r2, [r3, #4]
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8006cd6:	f244 7310 	movw	r3, #18192	; 0x4710
 8006cda:	f2c5 0300 	movt	r3, #20480	; 0x5000
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
 8006cde:	f240 0264 	movw	r2, #100	; 0x64
 8006ce2:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006ce6:	6812      	ldr	r2, [r2, #0]
 8006ce8:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8006cec:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8006cf0:	609a      	str	r2, [r3, #8]
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
               ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));
      /* Set OSCDISCDIS */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8006cf2:	f244 7310 	movw	r3, #18192	; 0x4710
 8006cf6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006cfa:	f244 7210 	movw	r2, #18192	; 0x4710
 8006cfe:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006d02:	6852      	ldr	r2, [r2, #4]
 8006d04:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006d08:	605a      	str	r2, [r3, #4]
      /* connect Oscillator to PLL */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 8006d0a:	f244 7310 	movw	r3, #18192	; 0x4710
 8006d0e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006d12:	f244 7210 	movw	r2, #18192	; 0x4710
 8006d16:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006d1a:	6852      	ldr	r2, [r2, #4]
 8006d1c:	f022 0210 	bic.w	r2, r2, #16
 8006d20:	605a      	str	r2, [r3, #4]
      /* restart PLL Lock detection */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 8006d22:	f244 7310 	movw	r3, #18192	; 0x4710
 8006d26:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006d2a:	f244 7210 	movw	r2, #18192	; 0x4710
 8006d2e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006d32:	6852      	ldr	r2, [r2, #4]
 8006d34:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006d38:	605a      	str	r2, [r3, #4]
      /* wait for PLL Lock */
      /* Timeout for wait loop ~150ms */
      /*approximate loop count for 150ms @ Backup Clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS;
 8006d3a:	f244 6350 	movw	r3, #18000	; 0x4650
 8006d3e:	603b      	str	r3, [r7, #0]
      do
      {
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 8006d40:	f04f 000a 	mov.w	r0, #10
 8006d44:	f7ff fe8a 	bl	8006a5c <CLK001_Delay>
        timeout_count--;
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	f103 33ff 	add.w	r3, r3, #4294967295
 8006d4e:	603b      	str	r3, [r7, #0]
      } while (((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8006d50:	f244 7310 	movw	r3, #18192	; 0x4710
 8006d54:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f003 0304 	and.w	r3, r3, #4
		             SCU_PLL_PLLSTAT_VCOLOCK_Msk)&& (timeout_count !=0UL));
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d102      	bne.n	8006d68 <CLK001_ConfigMainPLL+0x11c>
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d1eb      	bne.n	8006d40 <CLK001_ConfigMainPLL+0xf4>

      if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)== 
 8006d68:	f244 7310 	movw	r3, #18192	; 0x4710
 8006d6c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f003 0304 	and.w	r3, r3, #4
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d00c      	beq.n	8006d94 <CLK001_ConfigMainPLL+0x148>
           SCU_PLL_PLLSTAT_VCOLOCK_Msk)
      {
        /* Disable bypass- put PLL clock back */
        SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8006d7a:	f244 7310 	movw	r3, #18192	; 0x4710
 8006d7e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006d82:	f244 7210 	movw	r2, #18192	; 0x4710
 8006d86:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006d8a:	6852      	ldr	r2, [r2, #4]
 8006d8c:	f022 0201 	bic.w	r2, r2, #1
 8006d90:	605a      	str	r2, [r3, #4]
 8006d92:	e002      	b.n	8006d9a <CLK001_ConfigMainPLL+0x14e>
      }
      else
      {
        Return_status =0UL;
 8006d94:	f04f 0300 	mov.w	r3, #0
 8006d98:	607b      	str	r3, [r7, #4]
    /* Setup K1 divider for main PLL */
    SCU_PLL->PLLCON1 = CLK001_PLL_K1DIV;
  }
  #endif /*end of Prescaler mode settings*/

  return Return_status;
 8006d9a:	687b      	ldr	r3, [r7, #4]
}
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	f107 0708 	add.w	r7, r7, #8
 8006da2:	46bd      	mov	sp, r7
 8006da4:	bd80      	pop	{r7, pc}
 8006da6:	bf00      	nop

08006da8 <CLK001_FreqStepupMainPLL>:

static uint32_t CLK001_FreqStepupMainPLL(void)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b082      	sub	sp, #8
 8006dac:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8006dae:	f04f 0301 	mov.w	r3, #1
 8006db2:	607b      	str	r3, [r7, #4]
	/***************************************************************************/
	#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
	     (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
	{
	  /* Reset OSCDISCDIS */
	  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8006db4:	f244 7310 	movw	r3, #18192	; 0x4710
 8006db8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006dbc:	f244 7210 	movw	r2, #18192	; 0x4710
 8006dc0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006dc4:	6852      	ldr	r2, [r2, #4]
 8006dc6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006dca:	605a      	str	r2, [r3, #4]

    #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)|| \
        (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
    {
      VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 8006dcc:	f240 0360 	movw	r3, #96	; 0x60
 8006dd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006dd4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8006dd8:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 8006ddc:	601a      	str	r2, [r3, #0]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP2)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50µs */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50us Backup clock*/
 8006dde:	f04f 0064 	mov.w	r0, #100	; 0x64
 8006de2:	f7ff fe3b 	bl	8006a5c <CLK001_Delay>

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;
 8006de6:	f240 0360 	movw	r3, #96	; 0x60
 8006dea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8006df4:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8006df8:	f2c0 131e 	movt	r3, #286	; 0x11e
 8006dfc:	fba3 1302 	umull	r1, r3, r3, r2
 8006e00:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8006e04:	f103 32ff 	add.w	r2, r3, #4294967295
 8006e08:	f240 0364 	movw	r3, #100	; 0x64
 8006e0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006e10:	601a      	str	r2, [r3, #0]

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8006e12:	f244 7310 	movw	r3, #18192	; 0x4710
 8006e16:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)|
 8006e1a:	f240 0264 	movw	r2, #100	; 0x64
 8006e1e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006e22:	6812      	ldr	r2, [r2, #0]
 8006e24:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8006e28:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8006e2c:	609a      	str	r2, [r3, #8]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP3)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50us */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50?s @ 60MHz clock*/
 8006e2e:	f04f 0064 	mov.w	r0, #100	; 0x64
 8006e32:	f7ff fe13 	bl	8006a5c <CLK001_Delay>

	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;
 8006e36:	f240 0360 	movw	r3, #96	; 0x60
 8006e3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 8006e44:	f24e 332f 	movw	r3, #58159	; 0xe32f
 8006e48:	f2c0 03be 	movt	r3, #190	; 0xbe
 8006e4c:	fba3 1302 	umull	r1, r3, r3, r2
 8006e50:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8006e54:	f103 32ff 	add.w	r2, r3, #4294967295
 8006e58:	f240 0364 	movw	r3, #100	; 0x64
 8006e5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006e60:	601a      	str	r2, [r3, #0]

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8006e62:	f244 7310 	movw	r3, #18192	; 0x4710
 8006e66:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
 8006e6a:	f240 0264 	movw	r2, #100	; 0x64
 8006e6e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006e72:	6812      	ldr	r2, [r2, #0]
 8006e74:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8006e78:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8006e7c:	609a      	str	r2, [r3, #8]
	  #endif /*end of check if PLL target frequency is more than 90 MHz*/

	  /*********************************************************/
	  /* Delay for next K2 step ~50µs */
	  /*********************************************************/
    CLK001_Delay(CLK001_DELAY_CNT_50US_90MHZ); /*~50us @ 90 MHz clock*/
 8006e7e:	f04f 0096 	mov.w	r0, #150	; 0x96
 8006e82:	f7ff fdeb 	bl	8006a5c <CLK001_Delay>

    /* Setup Divider settings for main PLL */
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8006e86:	f244 7310 	movw	r3, #18192	; 0x4710
 8006e8a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006e8e:	f44f 521c 	mov.w	r2, #9984	; 0x2700
 8006e92:	f2c0 0203 	movt	r2, #3
 8006e96:	609a      	str	r2, [r3, #8]
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 8006e98:	f244 7310 	movw	r3, #18192	; 0x4710
 8006e9c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006ea0:	689b      	ldr	r3, [r3, #8]
 8006ea2:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8006ea6:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d11e      	bne.n	8006eec <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 8006eae:	f244 7310 	movw	r3, #18192	; 0x4710
 8006eb2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006eb6:	689b      	ldr	r3, [r3, #8]
 8006eb8:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8006ebc:	ea4f 2313 	mov.w	r3, r3, lsr #8
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 8006ec0:	2b27      	cmp	r3, #39	; 0x27
 8006ec2:	d113      	bne.n	8006eec <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 8006ec4:	f244 7310 	movw	r3, #18192	; 0x4710
 8006ec8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006ecc:	689b      	ldr	r3, [r3, #8]
 8006ece:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d10a      	bne.n	8006eec <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
 8006ed6:	f244 7310 	movw	r3, #18192	; 0x4710
 8006eda:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006ede:	689b      	ldr	r3, [r3, #8]
 8006ee0:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8006ee4:	ea4f 4313 	mov.w	r3, r3, lsr #16
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 8006ee8:	2b03      	cmp	r3, #3
 8006eea:	d002      	beq.n	8006ef2 <CLK001_FreqStepupMainPLL+0x14a>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
	  {
	    Return_status =0U;
 8006eec:	f04f 0300 	mov.w	r3, #0
 8006ef0:	607b      	str	r3, [r7, #4]
	  }

	  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
	  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk |
 8006ef2:	f244 1360 	movw	r3, #16736	; 0x4160
 8006ef6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006efa:	f04f 0205 	mov.w	r2, #5
 8006efe:	60da      	str	r2, [r3, #12]
	                      SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
	}/*end PLL frequency stepping...*/
	#endif /*end of PLL frequency stepping in case of PLL normal mode*/

  return Return_status;
 8006f00:	687b      	ldr	r3, [r7, #4]
}
 8006f02:	4618      	mov	r0, r3
 8006f04:	f107 0708 	add.w	r7, r7, #8
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	bd80      	pop	{r7, pc}

08006f0c <CLK001_SysClk_Init>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Init(void)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b082      	sub	sp, #8
 8006f10:	af00      	add	r7, sp, #0
	uint32_t Return_status = 1UL;
 8006f12:	f04f 0301 	mov.w	r3, #1
 8006f16:	607b      	str	r3, [r7, #4]

  /*Back up clock trimming*/
  CLK001_BackupClkTrim();
 8006f18:	f7ff fdd6 	bl	8006ac8 <CLK001_BackupClkTrim>

  /*insert ~50us delay @ maximum back up clock freq after trimming is enabled*/
  CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8006f1c:	f04f 0064 	mov.w	r0, #100	; 0x64
 8006f20:	f7ff fd9c 	bl	8006a5c <CLK001_Delay>
  /*system clock = PLL */
  #else/*(CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)*/
  {
	/* Select PLL Clock source: External Crystal Oscillator or External Digital
	 Clock Backup Clock */
	Return_status = CLK001_SetMainPLLClkSrc();
 8006f24:	f7ff fe1a 	bl	8006b5c <CLK001_SetMainPLLClkSrc>
 8006f28:	6078      	str	r0, [r7, #4]
	/* Configure a PLL clock */
	Return_status = CLK001_ConfigMainPLL();
 8006f2a:	f7ff fe8f 	bl	8006c4c <CLK001_ConfigMainPLL>
 8006f2e:	6078      	str	r0, [r7, #4]

	/* Switch system clock to PLL */
    SCU_CLK->SYSCLKCR |=  (CLK001_CLOCK_SRC_PLL << SCU_CLK_SYSCLKCR_SYSSEL_Pos);
 8006f30:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8006f34:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006f38:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8006f3c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006f40:	68d2      	ldr	r2, [r2, #12]
 8006f42:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006f46:	60da      	str	r2, [r3, #12]
    #endif
  #endif

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
	  /* PLL frequency stepping...*/
  Return_status = CLK001_FreqStepupMainPLL();
 8006f48:	f7ff ff2e 	bl	8006da8 <CLK001_FreqStepupMainPLL>
 8006f4c:	6078      	str	r0, [r7, #4]
#endif

  /*return success*/
  return Return_status;
 8006f4e:	687b      	ldr	r3, [r7, #4]
}
 8006f50:	4618      	mov	r0, r3
 8006f52:	f107 0708 	add.w	r7, r7, #8
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}
 8006f5a:	bf00      	nop

08006f5c <CLK001_Init>:
  * @note   -  
  * @param  None
  * @retval None
  */
void CLK001_Init(void)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b082      	sub	sp, #8
 8006f60:	af00      	add	r7, sp, #0
  uint32_t SysClkinitialized;
  SysClkinitialized = 0UL; /* Default Value */
 8006f62:	f04f 0300 	mov.w	r3, #0
 8006f66:	607b      	str	r3, [r7, #4]
  /*  Function to check the clock status based on UI configuration */
  if(CLK001_SysClk_Valid() == 0UL)
 8006f68:	f7ff fd92 	bl	8006a90 <CLK001_SysClk_Valid>
 8006f6c:	4603      	mov	r3, r0
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d105      	bne.n	8006f7e <CLK001_Init+0x22>
  {   
    /*  Function to initialize the System Clock based on UI configuration */
	  SysClkinitialized |= CLK001_SysClk_Init();
 8006f72:	f7ff ffcb 	bl	8006f0c <CLK001_SysClk_Init>
 8006f76:	4603      	mov	r3, r0
 8006f78:	687a      	ldr	r2, [r7, #4]
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	607b      	str	r3, [r7, #4]
    /*  Function to initialize the External clock pin */
    CLK001_ExtClk_Init();
  #endif

  /* Update the clock variable */
  SystemCoreClockUpdate();
 8006f7e:	f7fc fe3b 	bl	8003bf8 <SystemCoreClockUpdate>
}
 8006f82:	f107 0708 	add.w	r7, r7, #8
 8006f86:	46bd      	mov	sp, r7
 8006f88:	bd80      	pop	{r7, pc}
 8006f8a:	bf00      	nop

08006f8c <AllowPLLInitByStartup>:
 * loading.
 *
 * Return 0 to disallow CStart from performing clock tree setup.
 */
uint32_t AllowPLLInitByStartup(void)
{
 8006f8c:	b480      	push	{r7}
 8006f8e:	af00      	add	r7, sp, #0
	/*
	 * Let the CStart know that there is no more a need to perform clock tree
	 * initialization.
	 */
	return 0UL;
 8006f90:	f04f 0300 	mov.w	r3, #0
}
 8006f94:	4618      	mov	r0, r3
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bc80      	pop	{r7}
 8006f9a:	4770      	bx	lr
 8006f9c:	0000      	movs	r0, r0
	...

08006fa0 <ceil>:
 8006fa0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fa4:	f3c1 590a 	ubfx	r9, r1, #20, #11
 8006fa8:	f2a9 36ff 	subw	r6, r9, #1023	; 0x3ff
 8006fac:	2e13      	cmp	r6, #19
 8006fae:	4602      	mov	r2, r0
 8006fb0:	460b      	mov	r3, r1
 8006fb2:	4604      	mov	r4, r0
 8006fb4:	460d      	mov	r5, r1
 8006fb6:	460f      	mov	r7, r1
 8006fb8:	468a      	mov	sl, r1
 8006fba:	4680      	mov	r8, r0
 8006fbc:	dc27      	bgt.n	800700e <ceil+0x6e>
 8006fbe:	2e00      	cmp	r6, #0
 8006fc0:	db59      	blt.n	8007076 <ceil+0xd6>
 8006fc2:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8006fc6:	f2c0 040f 	movt	r4, #15
 8006fca:	fa44 f406 	asr.w	r4, r4, r6
 8006fce:	ea04 0501 	and.w	r5, r4, r1
 8006fd2:	4305      	orrs	r5, r0
 8006fd4:	d017      	beq.n	8007006 <ceil+0x66>
 8006fd6:	a338      	add	r3, pc, #224	; (adr r3, 80070b8 <ceil+0x118>)
 8006fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fdc:	f000 f8c6 	bl	800716c <__adddf3>
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	f000 fd04 	bl	80079f0 <__aeabi_dcmpgt>
 8006fe8:	b158      	cbz	r0, 8007002 <ceil+0x62>
 8006fea:	2f00      	cmp	r7, #0
 8006fec:	dd05      	ble.n	8006ffa <ceil+0x5a>
 8006fee:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006ff2:	fa43 f606 	asr.w	r6, r3, r6
 8006ff6:	eb07 0a06 	add.w	sl, r7, r6
 8006ffa:	ea2a 0704 	bic.w	r7, sl, r4
 8006ffe:	f04f 0800 	mov.w	r8, #0
 8007002:	463b      	mov	r3, r7
 8007004:	4642      	mov	r2, r8
 8007006:	4610      	mov	r0, r2
 8007008:	4619      	mov	r1, r3
 800700a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800700e:	2e33      	cmp	r6, #51	; 0x33
 8007010:	dd07      	ble.n	8007022 <ceil+0x82>
 8007012:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8007016:	d1f6      	bne.n	8007006 <ceil+0x66>
 8007018:	f000 f8a8 	bl	800716c <__adddf3>
 800701c:	4602      	mov	r2, r0
 800701e:	460b      	mov	r3, r1
 8007020:	e7f1      	b.n	8007006 <ceil+0x66>
 8007022:	f2a9 4c13 	subw	ip, r9, #1043	; 0x413
 8007026:	f04f 3bff 	mov.w	fp, #4294967295
 800702a:	fa2b fb0c 	lsr.w	fp, fp, ip
 800702e:	ea1b 0f00 	tst.w	fp, r0
 8007032:	d0e8      	beq.n	8007006 <ceil+0x66>
 8007034:	a320      	add	r3, pc, #128	; (adr r3, 80070b8 <ceil+0x118>)
 8007036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800703a:	f000 f897 	bl	800716c <__adddf3>
 800703e:	2200      	movs	r2, #0
 8007040:	2300      	movs	r3, #0
 8007042:	f000 fcd5 	bl	80079f0 <__aeabi_dcmpgt>
 8007046:	2800      	cmp	r0, #0
 8007048:	d0db      	beq.n	8007002 <ceil+0x62>
 800704a:	2d00      	cmp	r5, #0
 800704c:	dd0d      	ble.n	800706a <ceil+0xca>
 800704e:	2e14      	cmp	r6, #20
 8007050:	d009      	beq.n	8007066 <ceil+0xc6>
 8007052:	f5c9 6986 	rsb	r9, r9, #1072	; 0x430
 8007056:	2401      	movs	r4, #1
 8007058:	f109 0903 	add.w	r9, r9, #3
 800705c:	fa04 f009 	lsl.w	r0, r4, r9
 8007060:	eb10 0408 	adds.w	r4, r0, r8
 8007064:	d301      	bcc.n	800706a <ceil+0xca>
 8007066:	f10a 0a01 	add.w	sl, sl, #1
 800706a:	ea24 080b 	bic.w	r8, r4, fp
 800706e:	4657      	mov	r7, sl
 8007070:	463b      	mov	r3, r7
 8007072:	4642      	mov	r2, r8
 8007074:	e7c7      	b.n	8007006 <ceil+0x66>
 8007076:	a310      	add	r3, pc, #64	; (adr r3, 80070b8 <ceil+0x118>)
 8007078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800707c:	f000 f876 	bl	800716c <__adddf3>
 8007080:	2200      	movs	r2, #0
 8007082:	2300      	movs	r3, #0
 8007084:	f000 fcb4 	bl	80079f0 <__aeabi_dcmpgt>
 8007088:	2800      	cmp	r0, #0
 800708a:	d0ba      	beq.n	8007002 <ceil+0x62>
 800708c:	2d00      	cmp	r5, #0
 800708e:	db0b      	blt.n	80070a8 <ceil+0x108>
 8007090:	2100      	movs	r1, #0
 8007092:	ea44 0205 	orr.w	r2, r4, r5
 8007096:	428a      	cmp	r2, r1
 8007098:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800709c:	bf18      	it	ne
 800709e:	f04f 0800 	movne.w	r8, #0
 80070a2:	bf18      	it	ne
 80070a4:	460f      	movne	r7, r1
 80070a6:	e7ac      	b.n	8007002 <ceil+0x62>
 80070a8:	f04f 0800 	mov.w	r8, #0
 80070ac:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 80070b0:	e7a7      	b.n	8007002 <ceil+0x62>
 80070b2:	bf00      	nop
 80070b4:	f3af 8000 	nop.w
 80070b8:	8800759c 	.word	0x8800759c
 80070bc:	7e37e43c 	.word	0x7e37e43c

080070c0 <round>:
 80070c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070c2:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80070c6:	f2a7 35ff 	subw	r5, r7, #1023	; 0x3ff
 80070ca:	2d13      	cmp	r5, #19
 80070cc:	4602      	mov	r2, r0
 80070ce:	460b      	mov	r3, r1
 80070d0:	4604      	mov	r4, r0
 80070d2:	460e      	mov	r6, r1
 80070d4:	dc16      	bgt.n	8007104 <round+0x44>
 80070d6:	2d00      	cmp	r5, #0
 80070d8:	db35      	blt.n	8007146 <round+0x86>
 80070da:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80070de:	f2c0 000f 	movt	r0, #15
 80070e2:	fa40 f005 	asr.w	r0, r0, r5
 80070e6:	4208      	tst	r0, r1
 80070e8:	d02a      	beq.n	8007140 <round+0x80>
 80070ea:	f44f 2400 	mov.w	r4, #524288	; 0x80000
 80070ee:	fa44 f505 	asr.w	r5, r4, r5
 80070f2:	19ae      	adds	r6, r5, r6
 80070f4:	ea26 0600 	bic.w	r6, r6, r0
 80070f8:	2400      	movs	r4, #0
 80070fa:	4633      	mov	r3, r6
 80070fc:	4622      	mov	r2, r4
 80070fe:	4610      	mov	r0, r2
 8007100:	4619      	mov	r1, r3
 8007102:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007104:	2d33      	cmp	r5, #51	; 0x33
 8007106:	dd07      	ble.n	8007118 <round+0x58>
 8007108:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800710c:	d1f7      	bne.n	80070fe <round+0x3e>
 800710e:	f000 f82d 	bl	800716c <__adddf3>
 8007112:	4602      	mov	r2, r0
 8007114:	460b      	mov	r3, r1
 8007116:	e7f2      	b.n	80070fe <round+0x3e>
 8007118:	f2a7 4113 	subw	r1, r7, #1043	; 0x413
 800711c:	f04f 30ff 	mov.w	r0, #4294967295
 8007120:	fa20 f101 	lsr.w	r1, r0, r1
 8007124:	4211      	tst	r1, r2
 8007126:	d0ea      	beq.n	80070fe <round+0x3e>
 8007128:	f5c7 6786 	rsb	r7, r7, #1072	; 0x430
 800712c:	2301      	movs	r3, #1
 800712e:	1cba      	adds	r2, r7, #2
 8007130:	fa03 f702 	lsl.w	r7, r3, r2
 8007134:	193c      	adds	r4, r7, r4
 8007136:	bf28      	it	cs
 8007138:	18f6      	addcs	r6, r6, r3
 800713a:	ea24 0401 	bic.w	r4, r4, r1
 800713e:	e7dc      	b.n	80070fa <round+0x3a>
 8007140:	2a00      	cmp	r2, #0
 8007142:	d1d2      	bne.n	80070ea <round+0x2a>
 8007144:	e7db      	b.n	80070fe <round+0x3e>
 8007146:	1c6b      	adds	r3, r5, #1
 8007148:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800714c:	d001      	beq.n	8007152 <round+0x92>
 800714e:	2400      	movs	r4, #0
 8007150:	e7d3      	b.n	80070fa <round+0x3a>
 8007152:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 8007156:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 800715a:	2400      	movs	r4, #0
 800715c:	e7cd      	b.n	80070fa <round+0x3a>
 800715e:	bf00      	nop

08007160 <__aeabi_drsub>:
 8007160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8007164:	e002      	b.n	800716c <__adddf3>
 8007166:	bf00      	nop

08007168 <__aeabi_dsub>:
 8007168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800716c <__adddf3>:
 800716c:	b530      	push	{r4, r5, lr}
 800716e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8007172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8007176:	ea94 0f05 	teq	r4, r5
 800717a:	bf08      	it	eq
 800717c:	ea90 0f02 	teqeq	r0, r2
 8007180:	bf1f      	itttt	ne
 8007182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8007186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800718a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800718e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8007192:	f000 80e2 	beq.w	800735a <__adddf3+0x1ee>
 8007196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800719a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800719e:	bfb8      	it	lt
 80071a0:	426d      	neglt	r5, r5
 80071a2:	dd0c      	ble.n	80071be <__adddf3+0x52>
 80071a4:	442c      	add	r4, r5
 80071a6:	ea80 0202 	eor.w	r2, r0, r2
 80071aa:	ea81 0303 	eor.w	r3, r1, r3
 80071ae:	ea82 0000 	eor.w	r0, r2, r0
 80071b2:	ea83 0101 	eor.w	r1, r3, r1
 80071b6:	ea80 0202 	eor.w	r2, r0, r2
 80071ba:	ea81 0303 	eor.w	r3, r1, r3
 80071be:	2d36      	cmp	r5, #54	; 0x36
 80071c0:	bf88      	it	hi
 80071c2:	bd30      	pophi	{r4, r5, pc}
 80071c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80071c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80071cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80071d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80071d4:	d002      	beq.n	80071dc <__adddf3+0x70>
 80071d6:	4240      	negs	r0, r0
 80071d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80071dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80071e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80071e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80071e8:	d002      	beq.n	80071f0 <__adddf3+0x84>
 80071ea:	4252      	negs	r2, r2
 80071ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80071f0:	ea94 0f05 	teq	r4, r5
 80071f4:	f000 80a7 	beq.w	8007346 <__adddf3+0x1da>
 80071f8:	f1a4 0401 	sub.w	r4, r4, #1
 80071fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8007200:	db0d      	blt.n	800721e <__adddf3+0xb2>
 8007202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8007206:	fa22 f205 	lsr.w	r2, r2, r5
 800720a:	1880      	adds	r0, r0, r2
 800720c:	f141 0100 	adc.w	r1, r1, #0
 8007210:	fa03 f20e 	lsl.w	r2, r3, lr
 8007214:	1880      	adds	r0, r0, r2
 8007216:	fa43 f305 	asr.w	r3, r3, r5
 800721a:	4159      	adcs	r1, r3
 800721c:	e00e      	b.n	800723c <__adddf3+0xd0>
 800721e:	f1a5 0520 	sub.w	r5, r5, #32
 8007222:	f10e 0e20 	add.w	lr, lr, #32
 8007226:	2a01      	cmp	r2, #1
 8007228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800722c:	bf28      	it	cs
 800722e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8007232:	fa43 f305 	asr.w	r3, r3, r5
 8007236:	18c0      	adds	r0, r0, r3
 8007238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800723c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8007240:	d507      	bpl.n	8007252 <__adddf3+0xe6>
 8007242:	f04f 0e00 	mov.w	lr, #0
 8007246:	f1dc 0c00 	rsbs	ip, ip, #0
 800724a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800724e:	eb6e 0101 	sbc.w	r1, lr, r1
 8007252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8007256:	d31b      	bcc.n	8007290 <__adddf3+0x124>
 8007258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800725c:	d30c      	bcc.n	8007278 <__adddf3+0x10c>
 800725e:	0849      	lsrs	r1, r1, #1
 8007260:	ea5f 0030 	movs.w	r0, r0, rrx
 8007264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8007268:	f104 0401 	add.w	r4, r4, #1
 800726c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8007270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8007274:	f080 809a 	bcs.w	80073ac <__adddf3+0x240>
 8007278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800727c:	bf08      	it	eq
 800727e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8007282:	f150 0000 	adcs.w	r0, r0, #0
 8007286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800728a:	ea41 0105 	orr.w	r1, r1, r5
 800728e:	bd30      	pop	{r4, r5, pc}
 8007290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8007294:	4140      	adcs	r0, r0
 8007296:	eb41 0101 	adc.w	r1, r1, r1
 800729a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800729e:	f1a4 0401 	sub.w	r4, r4, #1
 80072a2:	d1e9      	bne.n	8007278 <__adddf3+0x10c>
 80072a4:	f091 0f00 	teq	r1, #0
 80072a8:	bf04      	itt	eq
 80072aa:	4601      	moveq	r1, r0
 80072ac:	2000      	moveq	r0, #0
 80072ae:	fab1 f381 	clz	r3, r1
 80072b2:	bf08      	it	eq
 80072b4:	3320      	addeq	r3, #32
 80072b6:	f1a3 030b 	sub.w	r3, r3, #11
 80072ba:	f1b3 0220 	subs.w	r2, r3, #32
 80072be:	da0c      	bge.n	80072da <__adddf3+0x16e>
 80072c0:	320c      	adds	r2, #12
 80072c2:	dd08      	ble.n	80072d6 <__adddf3+0x16a>
 80072c4:	f102 0c14 	add.w	ip, r2, #20
 80072c8:	f1c2 020c 	rsb	r2, r2, #12
 80072cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80072d0:	fa21 f102 	lsr.w	r1, r1, r2
 80072d4:	e00c      	b.n	80072f0 <__adddf3+0x184>
 80072d6:	f102 0214 	add.w	r2, r2, #20
 80072da:	bfd8      	it	le
 80072dc:	f1c2 0c20 	rsble	ip, r2, #32
 80072e0:	fa01 f102 	lsl.w	r1, r1, r2
 80072e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80072e8:	bfdc      	itt	le
 80072ea:	ea41 010c 	orrle.w	r1, r1, ip
 80072ee:	4090      	lslle	r0, r2
 80072f0:	1ae4      	subs	r4, r4, r3
 80072f2:	bfa2      	ittt	ge
 80072f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80072f8:	4329      	orrge	r1, r5
 80072fa:	bd30      	popge	{r4, r5, pc}
 80072fc:	ea6f 0404 	mvn.w	r4, r4
 8007300:	3c1f      	subs	r4, #31
 8007302:	da1c      	bge.n	800733e <__adddf3+0x1d2>
 8007304:	340c      	adds	r4, #12
 8007306:	dc0e      	bgt.n	8007326 <__adddf3+0x1ba>
 8007308:	f104 0414 	add.w	r4, r4, #20
 800730c:	f1c4 0220 	rsb	r2, r4, #32
 8007310:	fa20 f004 	lsr.w	r0, r0, r4
 8007314:	fa01 f302 	lsl.w	r3, r1, r2
 8007318:	ea40 0003 	orr.w	r0, r0, r3
 800731c:	fa21 f304 	lsr.w	r3, r1, r4
 8007320:	ea45 0103 	orr.w	r1, r5, r3
 8007324:	bd30      	pop	{r4, r5, pc}
 8007326:	f1c4 040c 	rsb	r4, r4, #12
 800732a:	f1c4 0220 	rsb	r2, r4, #32
 800732e:	fa20 f002 	lsr.w	r0, r0, r2
 8007332:	fa01 f304 	lsl.w	r3, r1, r4
 8007336:	ea40 0003 	orr.w	r0, r0, r3
 800733a:	4629      	mov	r1, r5
 800733c:	bd30      	pop	{r4, r5, pc}
 800733e:	fa21 f004 	lsr.w	r0, r1, r4
 8007342:	4629      	mov	r1, r5
 8007344:	bd30      	pop	{r4, r5, pc}
 8007346:	f094 0f00 	teq	r4, #0
 800734a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800734e:	bf06      	itte	eq
 8007350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8007354:	3401      	addeq	r4, #1
 8007356:	3d01      	subne	r5, #1
 8007358:	e74e      	b.n	80071f8 <__adddf3+0x8c>
 800735a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800735e:	bf18      	it	ne
 8007360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8007364:	d029      	beq.n	80073ba <__adddf3+0x24e>
 8007366:	ea94 0f05 	teq	r4, r5
 800736a:	bf08      	it	eq
 800736c:	ea90 0f02 	teqeq	r0, r2
 8007370:	d005      	beq.n	800737e <__adddf3+0x212>
 8007372:	ea54 0c00 	orrs.w	ip, r4, r0
 8007376:	bf04      	itt	eq
 8007378:	4619      	moveq	r1, r3
 800737a:	4610      	moveq	r0, r2
 800737c:	bd30      	pop	{r4, r5, pc}
 800737e:	ea91 0f03 	teq	r1, r3
 8007382:	bf1e      	ittt	ne
 8007384:	2100      	movne	r1, #0
 8007386:	2000      	movne	r0, #0
 8007388:	bd30      	popne	{r4, r5, pc}
 800738a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800738e:	d105      	bne.n	800739c <__adddf3+0x230>
 8007390:	0040      	lsls	r0, r0, #1
 8007392:	4149      	adcs	r1, r1
 8007394:	bf28      	it	cs
 8007396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800739a:	bd30      	pop	{r4, r5, pc}
 800739c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80073a0:	bf3c      	itt	cc
 80073a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80073a6:	bd30      	popcc	{r4, r5, pc}
 80073a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80073ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80073b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80073b4:	f04f 0000 	mov.w	r0, #0
 80073b8:	bd30      	pop	{r4, r5, pc}
 80073ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80073be:	bf1a      	itte	ne
 80073c0:	4619      	movne	r1, r3
 80073c2:	4610      	movne	r0, r2
 80073c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80073c8:	bf1c      	itt	ne
 80073ca:	460b      	movne	r3, r1
 80073cc:	4602      	movne	r2, r0
 80073ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80073d2:	bf06      	itte	eq
 80073d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80073d8:	ea91 0f03 	teqeq	r1, r3
 80073dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80073e0:	bd30      	pop	{r4, r5, pc}
 80073e2:	bf00      	nop

080073e4 <__aeabi_ui2d>:
 80073e4:	f090 0f00 	teq	r0, #0
 80073e8:	bf04      	itt	eq
 80073ea:	2100      	moveq	r1, #0
 80073ec:	4770      	bxeq	lr
 80073ee:	b530      	push	{r4, r5, lr}
 80073f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80073f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80073f8:	f04f 0500 	mov.w	r5, #0
 80073fc:	f04f 0100 	mov.w	r1, #0
 8007400:	e750      	b.n	80072a4 <__adddf3+0x138>
 8007402:	bf00      	nop

08007404 <__aeabi_i2d>:
 8007404:	f090 0f00 	teq	r0, #0
 8007408:	bf04      	itt	eq
 800740a:	2100      	moveq	r1, #0
 800740c:	4770      	bxeq	lr
 800740e:	b530      	push	{r4, r5, lr}
 8007410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8007414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8007418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800741c:	bf48      	it	mi
 800741e:	4240      	negmi	r0, r0
 8007420:	f04f 0100 	mov.w	r1, #0
 8007424:	e73e      	b.n	80072a4 <__adddf3+0x138>
 8007426:	bf00      	nop

08007428 <__aeabi_f2d>:
 8007428:	0042      	lsls	r2, r0, #1
 800742a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800742e:	ea4f 0131 	mov.w	r1, r1, rrx
 8007432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8007436:	bf1f      	itttt	ne
 8007438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800743c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8007440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8007444:	4770      	bxne	lr
 8007446:	f092 0f00 	teq	r2, #0
 800744a:	bf14      	ite	ne
 800744c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8007450:	4770      	bxeq	lr
 8007452:	b530      	push	{r4, r5, lr}
 8007454:	f44f 7460 	mov.w	r4, #896	; 0x380
 8007458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800745c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8007460:	e720      	b.n	80072a4 <__adddf3+0x138>
 8007462:	bf00      	nop

08007464 <__aeabi_ul2d>:
 8007464:	ea50 0201 	orrs.w	r2, r0, r1
 8007468:	bf08      	it	eq
 800746a:	4770      	bxeq	lr
 800746c:	b530      	push	{r4, r5, lr}
 800746e:	f04f 0500 	mov.w	r5, #0
 8007472:	e00a      	b.n	800748a <__aeabi_l2d+0x16>

08007474 <__aeabi_l2d>:
 8007474:	ea50 0201 	orrs.w	r2, r0, r1
 8007478:	bf08      	it	eq
 800747a:	4770      	bxeq	lr
 800747c:	b530      	push	{r4, r5, lr}
 800747e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8007482:	d502      	bpl.n	800748a <__aeabi_l2d+0x16>
 8007484:	4240      	negs	r0, r0
 8007486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800748a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800748e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8007492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8007496:	f43f aedc 	beq.w	8007252 <__adddf3+0xe6>
 800749a:	f04f 0203 	mov.w	r2, #3
 800749e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80074a2:	bf18      	it	ne
 80074a4:	3203      	addne	r2, #3
 80074a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80074aa:	bf18      	it	ne
 80074ac:	3203      	addne	r2, #3
 80074ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80074b2:	f1c2 0320 	rsb	r3, r2, #32
 80074b6:	fa00 fc03 	lsl.w	ip, r0, r3
 80074ba:	fa20 f002 	lsr.w	r0, r0, r2
 80074be:	fa01 fe03 	lsl.w	lr, r1, r3
 80074c2:	ea40 000e 	orr.w	r0, r0, lr
 80074c6:	fa21 f102 	lsr.w	r1, r1, r2
 80074ca:	4414      	add	r4, r2
 80074cc:	e6c1      	b.n	8007252 <__adddf3+0xe6>
 80074ce:	bf00      	nop

080074d0 <__aeabi_dmul>:
 80074d0:	b570      	push	{r4, r5, r6, lr}
 80074d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80074d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80074da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80074de:	bf1d      	ittte	ne
 80074e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80074e4:	ea94 0f0c 	teqne	r4, ip
 80074e8:	ea95 0f0c 	teqne	r5, ip
 80074ec:	f000 f8de 	bleq	80076ac <__aeabi_dmul+0x1dc>
 80074f0:	442c      	add	r4, r5
 80074f2:	ea81 0603 	eor.w	r6, r1, r3
 80074f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80074fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80074fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8007502:	bf18      	it	ne
 8007504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8007508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800750c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007510:	d038      	beq.n	8007584 <__aeabi_dmul+0xb4>
 8007512:	fba0 ce02 	umull	ip, lr, r0, r2
 8007516:	f04f 0500 	mov.w	r5, #0
 800751a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800751e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8007522:	fbe0 e503 	umlal	lr, r5, r0, r3
 8007526:	f04f 0600 	mov.w	r6, #0
 800752a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800752e:	f09c 0f00 	teq	ip, #0
 8007532:	bf18      	it	ne
 8007534:	f04e 0e01 	orrne.w	lr, lr, #1
 8007538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800753c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8007540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8007544:	d204      	bcs.n	8007550 <__aeabi_dmul+0x80>
 8007546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800754a:	416d      	adcs	r5, r5
 800754c:	eb46 0606 	adc.w	r6, r6, r6
 8007550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8007554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8007558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800755c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8007560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8007564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8007568:	bf88      	it	hi
 800756a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800756e:	d81e      	bhi.n	80075ae <__aeabi_dmul+0xde>
 8007570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8007574:	bf08      	it	eq
 8007576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800757a:	f150 0000 	adcs.w	r0, r0, #0
 800757e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8007582:	bd70      	pop	{r4, r5, r6, pc}
 8007584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8007588:	ea46 0101 	orr.w	r1, r6, r1
 800758c:	ea40 0002 	orr.w	r0, r0, r2
 8007590:	ea81 0103 	eor.w	r1, r1, r3
 8007594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8007598:	bfc2      	ittt	gt
 800759a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800759e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80075a2:	bd70      	popgt	{r4, r5, r6, pc}
 80075a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80075a8:	f04f 0e00 	mov.w	lr, #0
 80075ac:	3c01      	subs	r4, #1
 80075ae:	f300 80ab 	bgt.w	8007708 <__aeabi_dmul+0x238>
 80075b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80075b6:	bfde      	ittt	le
 80075b8:	2000      	movle	r0, #0
 80075ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80075be:	bd70      	pople	{r4, r5, r6, pc}
 80075c0:	f1c4 0400 	rsb	r4, r4, #0
 80075c4:	3c20      	subs	r4, #32
 80075c6:	da35      	bge.n	8007634 <__aeabi_dmul+0x164>
 80075c8:	340c      	adds	r4, #12
 80075ca:	dc1b      	bgt.n	8007604 <__aeabi_dmul+0x134>
 80075cc:	f104 0414 	add.w	r4, r4, #20
 80075d0:	f1c4 0520 	rsb	r5, r4, #32
 80075d4:	fa00 f305 	lsl.w	r3, r0, r5
 80075d8:	fa20 f004 	lsr.w	r0, r0, r4
 80075dc:	fa01 f205 	lsl.w	r2, r1, r5
 80075e0:	ea40 0002 	orr.w	r0, r0, r2
 80075e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80075e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80075ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80075f0:	fa21 f604 	lsr.w	r6, r1, r4
 80075f4:	eb42 0106 	adc.w	r1, r2, r6
 80075f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80075fc:	bf08      	it	eq
 80075fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8007602:	bd70      	pop	{r4, r5, r6, pc}
 8007604:	f1c4 040c 	rsb	r4, r4, #12
 8007608:	f1c4 0520 	rsb	r5, r4, #32
 800760c:	fa00 f304 	lsl.w	r3, r0, r4
 8007610:	fa20 f005 	lsr.w	r0, r0, r5
 8007614:	fa01 f204 	lsl.w	r2, r1, r4
 8007618:	ea40 0002 	orr.w	r0, r0, r2
 800761c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8007620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8007624:	f141 0100 	adc.w	r1, r1, #0
 8007628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800762c:	bf08      	it	eq
 800762e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8007632:	bd70      	pop	{r4, r5, r6, pc}
 8007634:	f1c4 0520 	rsb	r5, r4, #32
 8007638:	fa00 f205 	lsl.w	r2, r0, r5
 800763c:	ea4e 0e02 	orr.w	lr, lr, r2
 8007640:	fa20 f304 	lsr.w	r3, r0, r4
 8007644:	fa01 f205 	lsl.w	r2, r1, r5
 8007648:	ea43 0302 	orr.w	r3, r3, r2
 800764c:	fa21 f004 	lsr.w	r0, r1, r4
 8007650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8007654:	fa21 f204 	lsr.w	r2, r1, r4
 8007658:	ea20 0002 	bic.w	r0, r0, r2
 800765c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8007660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8007664:	bf08      	it	eq
 8007666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800766a:	bd70      	pop	{r4, r5, r6, pc}
 800766c:	f094 0f00 	teq	r4, #0
 8007670:	d10f      	bne.n	8007692 <__aeabi_dmul+0x1c2>
 8007672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8007676:	0040      	lsls	r0, r0, #1
 8007678:	eb41 0101 	adc.w	r1, r1, r1
 800767c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8007680:	bf08      	it	eq
 8007682:	3c01      	subeq	r4, #1
 8007684:	d0f7      	beq.n	8007676 <__aeabi_dmul+0x1a6>
 8007686:	ea41 0106 	orr.w	r1, r1, r6
 800768a:	f095 0f00 	teq	r5, #0
 800768e:	bf18      	it	ne
 8007690:	4770      	bxne	lr
 8007692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8007696:	0052      	lsls	r2, r2, #1
 8007698:	eb43 0303 	adc.w	r3, r3, r3
 800769c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80076a0:	bf08      	it	eq
 80076a2:	3d01      	subeq	r5, #1
 80076a4:	d0f7      	beq.n	8007696 <__aeabi_dmul+0x1c6>
 80076a6:	ea43 0306 	orr.w	r3, r3, r6
 80076aa:	4770      	bx	lr
 80076ac:	ea94 0f0c 	teq	r4, ip
 80076b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80076b4:	bf18      	it	ne
 80076b6:	ea95 0f0c 	teqne	r5, ip
 80076ba:	d00c      	beq.n	80076d6 <__aeabi_dmul+0x206>
 80076bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80076c0:	bf18      	it	ne
 80076c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80076c6:	d1d1      	bne.n	800766c <__aeabi_dmul+0x19c>
 80076c8:	ea81 0103 	eor.w	r1, r1, r3
 80076cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80076d0:	f04f 0000 	mov.w	r0, #0
 80076d4:	bd70      	pop	{r4, r5, r6, pc}
 80076d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80076da:	bf06      	itte	eq
 80076dc:	4610      	moveq	r0, r2
 80076de:	4619      	moveq	r1, r3
 80076e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80076e4:	d019      	beq.n	800771a <__aeabi_dmul+0x24a>
 80076e6:	ea94 0f0c 	teq	r4, ip
 80076ea:	d102      	bne.n	80076f2 <__aeabi_dmul+0x222>
 80076ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80076f0:	d113      	bne.n	800771a <__aeabi_dmul+0x24a>
 80076f2:	ea95 0f0c 	teq	r5, ip
 80076f6:	d105      	bne.n	8007704 <__aeabi_dmul+0x234>
 80076f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80076fc:	bf1c      	itt	ne
 80076fe:	4610      	movne	r0, r2
 8007700:	4619      	movne	r1, r3
 8007702:	d10a      	bne.n	800771a <__aeabi_dmul+0x24a>
 8007704:	ea81 0103 	eor.w	r1, r1, r3
 8007708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800770c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8007710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007714:	f04f 0000 	mov.w	r0, #0
 8007718:	bd70      	pop	{r4, r5, r6, pc}
 800771a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800771e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8007722:	bd70      	pop	{r4, r5, r6, pc}

08007724 <__aeabi_ddiv>:
 8007724:	b570      	push	{r4, r5, r6, lr}
 8007726:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800772a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800772e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8007732:	bf1d      	ittte	ne
 8007734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8007738:	ea94 0f0c 	teqne	r4, ip
 800773c:	ea95 0f0c 	teqne	r5, ip
 8007740:	f000 f8a7 	bleq	8007892 <__aeabi_ddiv+0x16e>
 8007744:	eba4 0405 	sub.w	r4, r4, r5
 8007748:	ea81 0e03 	eor.w	lr, r1, r3
 800774c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8007750:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8007754:	f000 8088 	beq.w	8007868 <__aeabi_ddiv+0x144>
 8007758:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800775c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8007760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8007764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8007768:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800776c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8007770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8007774:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8007778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800777c:	429d      	cmp	r5, r3
 800777e:	bf08      	it	eq
 8007780:	4296      	cmpeq	r6, r2
 8007782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8007786:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800778a:	d202      	bcs.n	8007792 <__aeabi_ddiv+0x6e>
 800778c:	085b      	lsrs	r3, r3, #1
 800778e:	ea4f 0232 	mov.w	r2, r2, rrx
 8007792:	1ab6      	subs	r6, r6, r2
 8007794:	eb65 0503 	sbc.w	r5, r5, r3
 8007798:	085b      	lsrs	r3, r3, #1
 800779a:	ea4f 0232 	mov.w	r2, r2, rrx
 800779e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80077a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80077a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80077aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80077ae:	bf22      	ittt	cs
 80077b0:	1ab6      	subcs	r6, r6, r2
 80077b2:	4675      	movcs	r5, lr
 80077b4:	ea40 000c 	orrcs.w	r0, r0, ip
 80077b8:	085b      	lsrs	r3, r3, #1
 80077ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80077be:	ebb6 0e02 	subs.w	lr, r6, r2
 80077c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80077c6:	bf22      	ittt	cs
 80077c8:	1ab6      	subcs	r6, r6, r2
 80077ca:	4675      	movcs	r5, lr
 80077cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80077d0:	085b      	lsrs	r3, r3, #1
 80077d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80077d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80077da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80077de:	bf22      	ittt	cs
 80077e0:	1ab6      	subcs	r6, r6, r2
 80077e2:	4675      	movcs	r5, lr
 80077e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80077e8:	085b      	lsrs	r3, r3, #1
 80077ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80077ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80077f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80077f6:	bf22      	ittt	cs
 80077f8:	1ab6      	subcs	r6, r6, r2
 80077fa:	4675      	movcs	r5, lr
 80077fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8007800:	ea55 0e06 	orrs.w	lr, r5, r6
 8007804:	d018      	beq.n	8007838 <__aeabi_ddiv+0x114>
 8007806:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800780a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800780e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8007812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8007816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800781a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800781e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8007822:	d1c0      	bne.n	80077a6 <__aeabi_ddiv+0x82>
 8007824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8007828:	d10b      	bne.n	8007842 <__aeabi_ddiv+0x11e>
 800782a:	ea41 0100 	orr.w	r1, r1, r0
 800782e:	f04f 0000 	mov.w	r0, #0
 8007832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8007836:	e7b6      	b.n	80077a6 <__aeabi_ddiv+0x82>
 8007838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800783c:	bf04      	itt	eq
 800783e:	4301      	orreq	r1, r0
 8007840:	2000      	moveq	r0, #0
 8007842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8007846:	bf88      	it	hi
 8007848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800784c:	f63f aeaf 	bhi.w	80075ae <__aeabi_dmul+0xde>
 8007850:	ebb5 0c03 	subs.w	ip, r5, r3
 8007854:	bf04      	itt	eq
 8007856:	ebb6 0c02 	subseq.w	ip, r6, r2
 800785a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800785e:	f150 0000 	adcs.w	r0, r0, #0
 8007862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8007866:	bd70      	pop	{r4, r5, r6, pc}
 8007868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800786c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8007870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8007874:	bfc2      	ittt	gt
 8007876:	ebd4 050c 	rsbsgt	r5, r4, ip
 800787a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800787e:	bd70      	popgt	{r4, r5, r6, pc}
 8007880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8007884:	f04f 0e00 	mov.w	lr, #0
 8007888:	3c01      	subs	r4, #1
 800788a:	e690      	b.n	80075ae <__aeabi_dmul+0xde>
 800788c:	ea45 0e06 	orr.w	lr, r5, r6
 8007890:	e68d      	b.n	80075ae <__aeabi_dmul+0xde>
 8007892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8007896:	ea94 0f0c 	teq	r4, ip
 800789a:	bf08      	it	eq
 800789c:	ea95 0f0c 	teqeq	r5, ip
 80078a0:	f43f af3b 	beq.w	800771a <__aeabi_dmul+0x24a>
 80078a4:	ea94 0f0c 	teq	r4, ip
 80078a8:	d10a      	bne.n	80078c0 <__aeabi_ddiv+0x19c>
 80078aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80078ae:	f47f af34 	bne.w	800771a <__aeabi_dmul+0x24a>
 80078b2:	ea95 0f0c 	teq	r5, ip
 80078b6:	f47f af25 	bne.w	8007704 <__aeabi_dmul+0x234>
 80078ba:	4610      	mov	r0, r2
 80078bc:	4619      	mov	r1, r3
 80078be:	e72c      	b.n	800771a <__aeabi_dmul+0x24a>
 80078c0:	ea95 0f0c 	teq	r5, ip
 80078c4:	d106      	bne.n	80078d4 <__aeabi_ddiv+0x1b0>
 80078c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80078ca:	f43f aefd 	beq.w	80076c8 <__aeabi_dmul+0x1f8>
 80078ce:	4610      	mov	r0, r2
 80078d0:	4619      	mov	r1, r3
 80078d2:	e722      	b.n	800771a <__aeabi_dmul+0x24a>
 80078d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80078d8:	bf18      	it	ne
 80078da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80078de:	f47f aec5 	bne.w	800766c <__aeabi_dmul+0x19c>
 80078e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80078e6:	f47f af0d 	bne.w	8007704 <__aeabi_dmul+0x234>
 80078ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80078ee:	f47f aeeb 	bne.w	80076c8 <__aeabi_dmul+0x1f8>
 80078f2:	e712      	b.n	800771a <__aeabi_dmul+0x24a>

080078f4 <__gedf2>:
 80078f4:	f04f 3cff 	mov.w	ip, #4294967295
 80078f8:	e006      	b.n	8007908 <__cmpdf2+0x4>
 80078fa:	bf00      	nop

080078fc <__ledf2>:
 80078fc:	f04f 0c01 	mov.w	ip, #1
 8007900:	e002      	b.n	8007908 <__cmpdf2+0x4>
 8007902:	bf00      	nop

08007904 <__cmpdf2>:
 8007904:	f04f 0c01 	mov.w	ip, #1
 8007908:	f84d cd04 	str.w	ip, [sp, #-4]!
 800790c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8007910:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8007914:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8007918:	bf18      	it	ne
 800791a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800791e:	d01b      	beq.n	8007958 <__cmpdf2+0x54>
 8007920:	b001      	add	sp, #4
 8007922:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8007926:	bf0c      	ite	eq
 8007928:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800792c:	ea91 0f03 	teqne	r1, r3
 8007930:	bf02      	ittt	eq
 8007932:	ea90 0f02 	teqeq	r0, r2
 8007936:	2000      	moveq	r0, #0
 8007938:	4770      	bxeq	lr
 800793a:	f110 0f00 	cmn.w	r0, #0
 800793e:	ea91 0f03 	teq	r1, r3
 8007942:	bf58      	it	pl
 8007944:	4299      	cmppl	r1, r3
 8007946:	bf08      	it	eq
 8007948:	4290      	cmpeq	r0, r2
 800794a:	bf2c      	ite	cs
 800794c:	17d8      	asrcs	r0, r3, #31
 800794e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8007952:	f040 0001 	orr.w	r0, r0, #1
 8007956:	4770      	bx	lr
 8007958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800795c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8007960:	d102      	bne.n	8007968 <__cmpdf2+0x64>
 8007962:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8007966:	d107      	bne.n	8007978 <__cmpdf2+0x74>
 8007968:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800796c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8007970:	d1d6      	bne.n	8007920 <__cmpdf2+0x1c>
 8007972:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8007976:	d0d3      	beq.n	8007920 <__cmpdf2+0x1c>
 8007978:	f85d 0b04 	ldr.w	r0, [sp], #4
 800797c:	4770      	bx	lr
 800797e:	bf00      	nop

08007980 <__aeabi_cdrcmple>:
 8007980:	4684      	mov	ip, r0
 8007982:	4610      	mov	r0, r2
 8007984:	4662      	mov	r2, ip
 8007986:	468c      	mov	ip, r1
 8007988:	4619      	mov	r1, r3
 800798a:	4663      	mov	r3, ip
 800798c:	e000      	b.n	8007990 <__aeabi_cdcmpeq>
 800798e:	bf00      	nop

08007990 <__aeabi_cdcmpeq>:
 8007990:	b501      	push	{r0, lr}
 8007992:	f7ff ffb7 	bl	8007904 <__cmpdf2>
 8007996:	2800      	cmp	r0, #0
 8007998:	bf48      	it	mi
 800799a:	f110 0f00 	cmnmi.w	r0, #0
 800799e:	bd01      	pop	{r0, pc}

080079a0 <__aeabi_dcmpeq>:
 80079a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80079a4:	f7ff fff4 	bl	8007990 <__aeabi_cdcmpeq>
 80079a8:	bf0c      	ite	eq
 80079aa:	2001      	moveq	r0, #1
 80079ac:	2000      	movne	r0, #0
 80079ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80079b2:	bf00      	nop

080079b4 <__aeabi_dcmplt>:
 80079b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80079b8:	f7ff ffea 	bl	8007990 <__aeabi_cdcmpeq>
 80079bc:	bf34      	ite	cc
 80079be:	2001      	movcc	r0, #1
 80079c0:	2000      	movcs	r0, #0
 80079c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80079c6:	bf00      	nop

080079c8 <__aeabi_dcmple>:
 80079c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80079cc:	f7ff ffe0 	bl	8007990 <__aeabi_cdcmpeq>
 80079d0:	bf94      	ite	ls
 80079d2:	2001      	movls	r0, #1
 80079d4:	2000      	movhi	r0, #0
 80079d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80079da:	bf00      	nop

080079dc <__aeabi_dcmpge>:
 80079dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80079e0:	f7ff ffce 	bl	8007980 <__aeabi_cdrcmple>
 80079e4:	bf94      	ite	ls
 80079e6:	2001      	movls	r0, #1
 80079e8:	2000      	movhi	r0, #0
 80079ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80079ee:	bf00      	nop

080079f0 <__aeabi_dcmpgt>:
 80079f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80079f4:	f7ff ffc4 	bl	8007980 <__aeabi_cdrcmple>
 80079f8:	bf34      	ite	cc
 80079fa:	2001      	movcc	r0, #1
 80079fc:	2000      	movcs	r0, #0
 80079fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8007a02:	bf00      	nop

08007a04 <__aeabi_d2iz>:
 8007a04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8007a08:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8007a0c:	d215      	bcs.n	8007a3a <__aeabi_d2iz+0x36>
 8007a0e:	d511      	bpl.n	8007a34 <__aeabi_d2iz+0x30>
 8007a10:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8007a14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8007a18:	d912      	bls.n	8007a40 <__aeabi_d2iz+0x3c>
 8007a1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8007a1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007a22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8007a26:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8007a2a:	fa23 f002 	lsr.w	r0, r3, r2
 8007a2e:	bf18      	it	ne
 8007a30:	4240      	negne	r0, r0
 8007a32:	4770      	bx	lr
 8007a34:	f04f 0000 	mov.w	r0, #0
 8007a38:	4770      	bx	lr
 8007a3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8007a3e:	d105      	bne.n	8007a4c <__aeabi_d2iz+0x48>
 8007a40:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8007a44:	bf08      	it	eq
 8007a46:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8007a4a:	4770      	bx	lr
 8007a4c:	f04f 0000 	mov.w	r0, #0
 8007a50:	4770      	bx	lr
 8007a52:	bf00      	nop

08007a54 <__aeabi_d2f>:
 8007a54:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8007a58:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8007a5c:	bf24      	itt	cs
 8007a5e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8007a62:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8007a66:	d90d      	bls.n	8007a84 <__aeabi_d2f+0x30>
 8007a68:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8007a6c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8007a70:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8007a74:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8007a78:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8007a7c:	bf08      	it	eq
 8007a7e:	f020 0001 	biceq.w	r0, r0, #1
 8007a82:	4770      	bx	lr
 8007a84:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8007a88:	d121      	bne.n	8007ace <__aeabi_d2f+0x7a>
 8007a8a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8007a8e:	bfbc      	itt	lt
 8007a90:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8007a94:	4770      	bxlt	lr
 8007a96:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8007a9a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8007a9e:	f1c2 0218 	rsb	r2, r2, #24
 8007aa2:	f1c2 0c20 	rsb	ip, r2, #32
 8007aa6:	fa10 f30c 	lsls.w	r3, r0, ip
 8007aaa:	fa20 f002 	lsr.w	r0, r0, r2
 8007aae:	bf18      	it	ne
 8007ab0:	f040 0001 	orrne.w	r0, r0, #1
 8007ab4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8007ab8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8007abc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8007ac0:	ea40 000c 	orr.w	r0, r0, ip
 8007ac4:	fa23 f302 	lsr.w	r3, r3, r2
 8007ac8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007acc:	e7cc      	b.n	8007a68 <__aeabi_d2f+0x14>
 8007ace:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8007ad2:	d107      	bne.n	8007ae4 <__aeabi_d2f+0x90>
 8007ad4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8007ad8:	bf1e      	ittt	ne
 8007ada:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8007ade:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8007ae2:	4770      	bxne	lr
 8007ae4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8007ae8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8007aec:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8007af0:	4770      	bx	lr
 8007af2:	bf00      	nop

08007af4 <__libc_init_array>:
 8007af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007af6:	4f20      	ldr	r7, [pc, #128]	; (8007b78 <__libc_init_array+0x84>)
 8007af8:	4c20      	ldr	r4, [pc, #128]	; (8007b7c <__libc_init_array+0x88>)
 8007afa:	1b38      	subs	r0, r7, r4
 8007afc:	1087      	asrs	r7, r0, #2
 8007afe:	d017      	beq.n	8007b30 <__libc_init_array+0x3c>
 8007b00:	1e7a      	subs	r2, r7, #1
 8007b02:	6823      	ldr	r3, [r4, #0]
 8007b04:	2501      	movs	r5, #1
 8007b06:	f002 0601 	and.w	r6, r2, #1
 8007b0a:	4798      	blx	r3
 8007b0c:	42af      	cmp	r7, r5
 8007b0e:	d00f      	beq.n	8007b30 <__libc_init_array+0x3c>
 8007b10:	b12e      	cbz	r6, 8007b1e <__libc_init_array+0x2a>
 8007b12:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8007b16:	2502      	movs	r5, #2
 8007b18:	4788      	blx	r1
 8007b1a:	42af      	cmp	r7, r5
 8007b1c:	d008      	beq.n	8007b30 <__libc_init_array+0x3c>
 8007b1e:	6860      	ldr	r0, [r4, #4]
 8007b20:	4780      	blx	r0
 8007b22:	3502      	adds	r5, #2
 8007b24:	68a2      	ldr	r2, [r4, #8]
 8007b26:	1d26      	adds	r6, r4, #4
 8007b28:	4790      	blx	r2
 8007b2a:	3408      	adds	r4, #8
 8007b2c:	42af      	cmp	r7, r5
 8007b2e:	d1f6      	bne.n	8007b1e <__libc_init_array+0x2a>
 8007b30:	4f13      	ldr	r7, [pc, #76]	; (8007b80 <__libc_init_array+0x8c>)
 8007b32:	4c14      	ldr	r4, [pc, #80]	; (8007b84 <__libc_init_array+0x90>)
 8007b34:	f7fc fc6a 	bl	800440c <_init>
 8007b38:	1b3b      	subs	r3, r7, r4
 8007b3a:	109f      	asrs	r7, r3, #2
 8007b3c:	d018      	beq.n	8007b70 <__libc_init_array+0x7c>
 8007b3e:	1e7d      	subs	r5, r7, #1
 8007b40:	6821      	ldr	r1, [r4, #0]
 8007b42:	f005 0601 	and.w	r6, r5, #1
 8007b46:	2501      	movs	r5, #1
 8007b48:	4788      	blx	r1
 8007b4a:	42af      	cmp	r7, r5
 8007b4c:	d011      	beq.n	8007b72 <__libc_init_array+0x7e>
 8007b4e:	b12e      	cbz	r6, 8007b5c <__libc_init_array+0x68>
 8007b50:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8007b54:	2502      	movs	r5, #2
 8007b56:	4780      	blx	r0
 8007b58:	42af      	cmp	r7, r5
 8007b5a:	d00b      	beq.n	8007b74 <__libc_init_array+0x80>
 8007b5c:	6862      	ldr	r2, [r4, #4]
 8007b5e:	4790      	blx	r2
 8007b60:	3502      	adds	r5, #2
 8007b62:	68a3      	ldr	r3, [r4, #8]
 8007b64:	1d26      	adds	r6, r4, #4
 8007b66:	4798      	blx	r3
 8007b68:	3408      	adds	r4, #8
 8007b6a:	42af      	cmp	r7, r5
 8007b6c:	d1f6      	bne.n	8007b5c <__libc_init_array+0x68>
 8007b6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b76:	bf00      	nop
 8007b78:	080088c0 	.word	0x080088c0
 8007b7c:	080088c0 	.word	0x080088c0
 8007b80:	080088c0 	.word	0x080088c0
 8007b84:	080088c0 	.word	0x080088c0

08007b88 <memcpy>:
 8007b88:	2a0f      	cmp	r2, #15
 8007b8a:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8007b8e:	f240 8095 	bls.w	8007cbc <memcpy+0x134>
 8007b92:	ea41 0300 	orr.w	r3, r1, r0
 8007b96:	079b      	lsls	r3, r3, #30
 8007b98:	f040 8092 	bne.w	8007cc0 <memcpy+0x138>
 8007b9c:	680c      	ldr	r4, [r1, #0]
 8007b9e:	6004      	str	r4, [r0, #0]
 8007ba0:	684d      	ldr	r5, [r1, #4]
 8007ba2:	6045      	str	r5, [r0, #4]
 8007ba4:	688e      	ldr	r6, [r1, #8]
 8007ba6:	f1a2 0310 	sub.w	r3, r2, #16
 8007baa:	6086      	str	r6, [r0, #8]
 8007bac:	68cc      	ldr	r4, [r1, #12]
 8007bae:	461d      	mov	r5, r3
 8007bb0:	2d0f      	cmp	r5, #15
 8007bb2:	60c4      	str	r4, [r0, #12]
 8007bb4:	f3c3 1600 	ubfx	r6, r3, #4, #1
 8007bb8:	f101 0410 	add.w	r4, r1, #16
 8007bbc:	f100 0310 	add.w	r3, r0, #16
 8007bc0:	d922      	bls.n	8007c08 <memcpy+0x80>
 8007bc2:	b166      	cbz	r6, 8007bde <memcpy+0x56>
 8007bc4:	6826      	ldr	r6, [r4, #0]
 8007bc6:	601e      	str	r6, [r3, #0]
 8007bc8:	6866      	ldr	r6, [r4, #4]
 8007bca:	605e      	str	r6, [r3, #4]
 8007bcc:	68a6      	ldr	r6, [r4, #8]
 8007bce:	609e      	str	r6, [r3, #8]
 8007bd0:	68e6      	ldr	r6, [r4, #12]
 8007bd2:	3d10      	subs	r5, #16
 8007bd4:	60de      	str	r6, [r3, #12]
 8007bd6:	3410      	adds	r4, #16
 8007bd8:	3310      	adds	r3, #16
 8007bda:	2d0f      	cmp	r5, #15
 8007bdc:	d914      	bls.n	8007c08 <memcpy+0x80>
 8007bde:	6826      	ldr	r6, [r4, #0]
 8007be0:	601e      	str	r6, [r3, #0]
 8007be2:	6866      	ldr	r6, [r4, #4]
 8007be4:	605e      	str	r6, [r3, #4]
 8007be6:	68a6      	ldr	r6, [r4, #8]
 8007be8:	609e      	str	r6, [r3, #8]
 8007bea:	68e6      	ldr	r6, [r4, #12]
 8007bec:	60de      	str	r6, [r3, #12]
 8007bee:	6926      	ldr	r6, [r4, #16]
 8007bf0:	611e      	str	r6, [r3, #16]
 8007bf2:	6966      	ldr	r6, [r4, #20]
 8007bf4:	615e      	str	r6, [r3, #20]
 8007bf6:	69a6      	ldr	r6, [r4, #24]
 8007bf8:	619e      	str	r6, [r3, #24]
 8007bfa:	69e6      	ldr	r6, [r4, #28]
 8007bfc:	3d20      	subs	r5, #32
 8007bfe:	61de      	str	r6, [r3, #28]
 8007c00:	3420      	adds	r4, #32
 8007c02:	3320      	adds	r3, #32
 8007c04:	2d0f      	cmp	r5, #15
 8007c06:	d8ea      	bhi.n	8007bde <memcpy+0x56>
 8007c08:	f1a2 0310 	sub.w	r3, r2, #16
 8007c0c:	f023 040f 	bic.w	r4, r3, #15
 8007c10:	f002 030f 	and.w	r3, r2, #15
 8007c14:	3410      	adds	r4, #16
 8007c16:	2b03      	cmp	r3, #3
 8007c18:	eb00 0804 	add.w	r8, r0, r4
 8007c1c:	4421      	add	r1, r4
 8007c1e:	d951      	bls.n	8007cc4 <memcpy+0x13c>
 8007c20:	f1a3 0904 	sub.w	r9, r3, #4
 8007c24:	460b      	mov	r3, r1
 8007c26:	ea4f 0999 	mov.w	r9, r9, lsr #2
 8007c2a:	eb01 0c89 	add.w	ip, r1, r9, lsl #2
 8007c2e:	f853 6b04 	ldr.w	r6, [r3], #4
 8007c32:	ebc1 050c 	rsb	r5, r1, ip
 8007c36:	4644      	mov	r4, r8
 8007c38:	f10c 0c04 	add.w	ip, ip, #4
 8007c3c:	4563      	cmp	r3, ip
 8007c3e:	f844 6b04 	str.w	r6, [r4], #4
 8007c42:	f3c5 0580 	ubfx	r5, r5, #2, #1
 8007c46:	d012      	beq.n	8007c6e <memcpy+0xe6>
 8007c48:	b12d      	cbz	r5, 8007c56 <memcpy+0xce>
 8007c4a:	f853 5b04 	ldr.w	r5, [r3], #4
 8007c4e:	4563      	cmp	r3, ip
 8007c50:	f844 5b04 	str.w	r5, [r4], #4
 8007c54:	d00b      	beq.n	8007c6e <memcpy+0xe6>
 8007c56:	461e      	mov	r6, r3
 8007c58:	4625      	mov	r5, r4
 8007c5a:	f856 7b04 	ldr.w	r7, [r6], #4
 8007c5e:	f845 7b04 	str.w	r7, [r5], #4
 8007c62:	685f      	ldr	r7, [r3, #4]
 8007c64:	1d33      	adds	r3, r6, #4
 8007c66:	6067      	str	r7, [r4, #4]
 8007c68:	1d2c      	adds	r4, r5, #4
 8007c6a:	4563      	cmp	r3, ip
 8007c6c:	d1f3      	bne.n	8007c56 <memcpy+0xce>
 8007c6e:	f109 0301 	add.w	r3, r9, #1
 8007c72:	009c      	lsls	r4, r3, #2
 8007c74:	1909      	adds	r1, r1, r4
 8007c76:	f002 0203 	and.w	r2, r2, #3
 8007c7a:	4444      	add	r4, r8
 8007c7c:	b1da      	cbz	r2, 8007cb6 <memcpy+0x12e>
 8007c7e:	4623      	mov	r3, r4
 8007c80:	780d      	ldrb	r5, [r1, #0]
 8007c82:	f803 5b01 	strb.w	r5, [r3], #1
 8007c86:	18a2      	adds	r2, r4, r2
 8007c88:	43e4      	mvns	r4, r4
 8007c8a:	1914      	adds	r4, r2, r4
 8007c8c:	4293      	cmp	r3, r2
 8007c8e:	f004 0401 	and.w	r4, r4, #1
 8007c92:	d010      	beq.n	8007cb6 <memcpy+0x12e>
 8007c94:	b12c      	cbz	r4, 8007ca2 <memcpy+0x11a>
 8007c96:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007c9a:	f803 4b01 	strb.w	r4, [r3], #1
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d009      	beq.n	8007cb6 <memcpy+0x12e>
 8007ca2:	784d      	ldrb	r5, [r1, #1]
 8007ca4:	461c      	mov	r4, r3
 8007ca6:	f804 5b01 	strb.w	r5, [r4], #1
 8007caa:	788d      	ldrb	r5, [r1, #2]
 8007cac:	705d      	strb	r5, [r3, #1]
 8007cae:	1c63      	adds	r3, r4, #1
 8007cb0:	3102      	adds	r1, #2
 8007cb2:	4293      	cmp	r3, r2
 8007cb4:	d1f5      	bne.n	8007ca2 <memcpy+0x11a>
 8007cb6:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8007cba:	4770      	bx	lr
 8007cbc:	4604      	mov	r4, r0
 8007cbe:	e7dd      	b.n	8007c7c <memcpy+0xf4>
 8007cc0:	4604      	mov	r4, r0
 8007cc2:	e7dc      	b.n	8007c7e <memcpy+0xf6>
 8007cc4:	4644      	mov	r4, r8
 8007cc6:	461a      	mov	r2, r3
 8007cc8:	e7d8      	b.n	8007c7c <memcpy+0xf4>
 8007cca:	bf00      	nop

08007ccc <strcmp>:
 8007ccc:	ea80 0201 	eor.w	r2, r0, r1
 8007cd0:	f012 0f03 	tst.w	r2, #3
 8007cd4:	f040 803a 	bne.w	8007d4c <strcmp_unaligned>
 8007cd8:	f010 0203 	ands.w	r2, r0, #3
 8007cdc:	f020 0003 	bic.w	r0, r0, #3
 8007ce0:	f021 0103 	bic.w	r1, r1, #3
 8007ce4:	f850 cb04 	ldr.w	ip, [r0], #4
 8007ce8:	bf08      	it	eq
 8007cea:	f851 3b04 	ldreq.w	r3, [r1], #4
 8007cee:	d00d      	beq.n	8007d0c <strcmp+0x40>
 8007cf0:	f082 0203 	eor.w	r2, r2, #3
 8007cf4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8007cf8:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8007cfc:	fa23 f202 	lsr.w	r2, r3, r2
 8007d00:	f851 3b04 	ldr.w	r3, [r1], #4
 8007d04:	ea4c 0c02 	orr.w	ip, ip, r2
 8007d08:	ea43 0302 	orr.w	r3, r3, r2
 8007d0c:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
 8007d10:	459c      	cmp	ip, r3
 8007d12:	bf01      	itttt	eq
 8007d14:	ea22 020c 	biceq.w	r2, r2, ip
 8007d18:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
 8007d1c:	f850 cb04 	ldreq.w	ip, [r0], #4
 8007d20:	f851 3b04 	ldreq.w	r3, [r1], #4
 8007d24:	d0f2      	beq.n	8007d0c <strcmp+0x40>
 8007d26:	ea4f 600c 	mov.w	r0, ip, lsl #24
 8007d2a:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 8007d2e:	2801      	cmp	r0, #1
 8007d30:	bf28      	it	cs
 8007d32:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
 8007d36:	bf08      	it	eq
 8007d38:	0a1b      	lsreq	r3, r3, #8
 8007d3a:	d0f4      	beq.n	8007d26 <strcmp+0x5a>
 8007d3c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 8007d40:	ea4f 6010 	mov.w	r0, r0, lsr #24
 8007d44:	eba0 0003 	sub.w	r0, r0, r3
 8007d48:	4770      	bx	lr
 8007d4a:	bf00      	nop

08007d4c <strcmp_unaligned>:
 8007d4c:	f010 0f03 	tst.w	r0, #3
 8007d50:	d00a      	beq.n	8007d68 <strcmp_unaligned+0x1c>
 8007d52:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d56:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d5a:	2a01      	cmp	r2, #1
 8007d5c:	bf28      	it	cs
 8007d5e:	429a      	cmpcs	r2, r3
 8007d60:	d0f4      	beq.n	8007d4c <strcmp_unaligned>
 8007d62:	eba2 0003 	sub.w	r0, r2, r3
 8007d66:	4770      	bx	lr
 8007d68:	f84d 5d04 	str.w	r5, [sp, #-4]!
 8007d6c:	f84d 4d04 	str.w	r4, [sp, #-4]!
 8007d70:	f04f 0201 	mov.w	r2, #1
 8007d74:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
 8007d78:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
 8007d7c:	f001 0c03 	and.w	ip, r1, #3
 8007d80:	f021 0103 	bic.w	r1, r1, #3
 8007d84:	f850 4b04 	ldr.w	r4, [r0], #4
 8007d88:	f851 5b04 	ldr.w	r5, [r1], #4
 8007d8c:	f1bc 0f02 	cmp.w	ip, #2
 8007d90:	d026      	beq.n	8007de0 <strcmp_unaligned+0x94>
 8007d92:	d84b      	bhi.n	8007e2c <strcmp_unaligned+0xe0>
 8007d94:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
 8007d98:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
 8007d9c:	eba4 0302 	sub.w	r3, r4, r2
 8007da0:	ea23 0304 	bic.w	r3, r3, r4
 8007da4:	d10d      	bne.n	8007dc2 <strcmp_unaligned+0x76>
 8007da6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 8007daa:	bf08      	it	eq
 8007dac:	f851 5b04 	ldreq.w	r5, [r1], #4
 8007db0:	d10a      	bne.n	8007dc8 <strcmp_unaligned+0x7c>
 8007db2:	ea8c 0c04 	eor.w	ip, ip, r4
 8007db6:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
 8007dba:	d10c      	bne.n	8007dd6 <strcmp_unaligned+0x8a>
 8007dbc:	f850 4b04 	ldr.w	r4, [r0], #4
 8007dc0:	e7e8      	b.n	8007d94 <strcmp_unaligned+0x48>
 8007dc2:	ea4f 2515 	mov.w	r5, r5, lsr #8
 8007dc6:	e05c      	b.n	8007e82 <strcmp_unaligned+0x136>
 8007dc8:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
 8007dcc:	d152      	bne.n	8007e74 <strcmp_unaligned+0x128>
 8007dce:	780d      	ldrb	r5, [r1, #0]
 8007dd0:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 8007dd4:	e055      	b.n	8007e82 <strcmp_unaligned+0x136>
 8007dd6:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 8007dda:	f005 05ff 	and.w	r5, r5, #255	; 0xff
 8007dde:	e050      	b.n	8007e82 <strcmp_unaligned+0x136>
 8007de0:	ea4f 4c04 	mov.w	ip, r4, lsl #16
 8007de4:	eba4 0302 	sub.w	r3, r4, r2
 8007de8:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007dec:	ea23 0304 	bic.w	r3, r3, r4
 8007df0:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
 8007df4:	d117      	bne.n	8007e26 <strcmp_unaligned+0xda>
 8007df6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 8007dfa:	bf08      	it	eq
 8007dfc:	f851 5b04 	ldreq.w	r5, [r1], #4
 8007e00:	d107      	bne.n	8007e12 <strcmp_unaligned+0xc6>
 8007e02:	ea8c 0c04 	eor.w	ip, ip, r4
 8007e06:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
 8007e0a:	d108      	bne.n	8007e1e <strcmp_unaligned+0xd2>
 8007e0c:	f850 4b04 	ldr.w	r4, [r0], #4
 8007e10:	e7e6      	b.n	8007de0 <strcmp_unaligned+0x94>
 8007e12:	041b      	lsls	r3, r3, #16
 8007e14:	d12e      	bne.n	8007e74 <strcmp_unaligned+0x128>
 8007e16:	880d      	ldrh	r5, [r1, #0]
 8007e18:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8007e1c:	e031      	b.n	8007e82 <strcmp_unaligned+0x136>
 8007e1e:	ea4f 4505 	mov.w	r5, r5, lsl #16
 8007e22:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8007e26:	ea4f 4515 	mov.w	r5, r5, lsr #16
 8007e2a:	e02a      	b.n	8007e82 <strcmp_unaligned+0x136>
 8007e2c:	f004 0cff 	and.w	ip, r4, #255	; 0xff
 8007e30:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
 8007e34:	eba4 0302 	sub.w	r3, r4, r2
 8007e38:	ea23 0304 	bic.w	r3, r3, r4
 8007e3c:	d10d      	bne.n	8007e5a <strcmp_unaligned+0x10e>
 8007e3e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 8007e42:	bf08      	it	eq
 8007e44:	f851 5b04 	ldreq.w	r5, [r1], #4
 8007e48:	d10a      	bne.n	8007e60 <strcmp_unaligned+0x114>
 8007e4a:	ea8c 0c04 	eor.w	ip, ip, r4
 8007e4e:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
 8007e52:	d10a      	bne.n	8007e6a <strcmp_unaligned+0x11e>
 8007e54:	f850 4b04 	ldr.w	r4, [r0], #4
 8007e58:	e7e8      	b.n	8007e2c <strcmp_unaligned+0xe0>
 8007e5a:	ea4f 6515 	mov.w	r5, r5, lsr #24
 8007e5e:	e010      	b.n	8007e82 <strcmp_unaligned+0x136>
 8007e60:	f014 0fff 	tst.w	r4, #255	; 0xff
 8007e64:	d006      	beq.n	8007e74 <strcmp_unaligned+0x128>
 8007e66:	f851 5b04 	ldr.w	r5, [r1], #4
 8007e6a:	ea4f 2c14 	mov.w	ip, r4, lsr #8
 8007e6e:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
 8007e72:	e006      	b.n	8007e82 <strcmp_unaligned+0x136>
 8007e74:	f04f 0000 	mov.w	r0, #0
 8007e78:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e7c:	f85d 5b04 	ldr.w	r5, [sp], #4
 8007e80:	4770      	bx	lr
 8007e82:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
 8007e86:	f005 00ff 	and.w	r0, r5, #255	; 0xff
 8007e8a:	2801      	cmp	r0, #1
 8007e8c:	bf28      	it	cs
 8007e8e:	4290      	cmpcs	r0, r2
 8007e90:	bf04      	itt	eq
 8007e92:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
 8007e96:	0a2d      	lsreq	r5, r5, #8
 8007e98:	d0f3      	beq.n	8007e82 <strcmp_unaligned+0x136>
 8007e9a:	eba2 0000 	sub.w	r0, r2, r0
 8007e9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ea2:	f85d 5b04 	ldr.w	r5, [sp], #4
 8007ea6:	4770      	bx	lr

08007ea8 <strlen>:
 8007ea8:	f020 0103 	bic.w	r1, r0, #3
 8007eac:	f010 0003 	ands.w	r0, r0, #3
 8007eb0:	f1c0 0000 	rsb	r0, r0, #0
 8007eb4:	f851 3b04 	ldr.w	r3, [r1], #4
 8007eb8:	f100 0c04 	add.w	ip, r0, #4
 8007ebc:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8007ec0:	f06f 0200 	mvn.w	r2, #0
 8007ec4:	bf1c      	itt	ne
 8007ec6:	fa22 f20c 	lsrne.w	r2, r2, ip
 8007eca:	4313      	orrne	r3, r2
 8007ecc:	f04f 0c01 	mov.w	ip, #1
 8007ed0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8007ed4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 8007ed8:	eba3 020c 	sub.w	r2, r3, ip
 8007edc:	ea22 0203 	bic.w	r2, r2, r3
 8007ee0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8007ee4:	bf04      	itt	eq
 8007ee6:	f851 3b04 	ldreq.w	r3, [r1], #4
 8007eea:	3004      	addeq	r0, #4
 8007eec:	d0f4      	beq.n	8007ed8 <strlen+0x30>
 8007eee:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007ef2:	bf1f      	itttt	ne
 8007ef4:	3001      	addne	r0, #1
 8007ef6:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 8007efa:	3001      	addne	r0, #1
 8007efc:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 8007f00:	bf18      	it	ne
 8007f02:	3001      	addne	r0, #1
 8007f04:	4770      	bx	lr
 8007f06:	bf00      	nop

08007f08 <critical_factorization>:
 8007f08:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
 8007f0c:	2701      	movs	r7, #1
 8007f0e:	463c      	mov	r4, r7
 8007f10:	2500      	movs	r5, #0
 8007f12:	f04f 36ff 	mov.w	r6, #4294967295
 8007f16:	1963      	adds	r3, r4, r5
 8007f18:	428b      	cmp	r3, r1
 8007f1a:	eb00 0c06 	add.w	ip, r0, r6
 8007f1e:	d20d      	bcs.n	8007f3c <critical_factorization+0x34>
 8007f20:	f81c a004 	ldrb.w	sl, [ip, r4]
 8007f24:	f810 8003 	ldrb.w	r8, [r0, r3]
 8007f28:	45d0      	cmp	r8, sl
 8007f2a:	d22e      	bcs.n	8007f8a <critical_factorization+0x82>
 8007f2c:	2401      	movs	r4, #1
 8007f2e:	461d      	mov	r5, r3
 8007f30:	1b9f      	subs	r7, r3, r6
 8007f32:	1963      	adds	r3, r4, r5
 8007f34:	428b      	cmp	r3, r1
 8007f36:	eb00 0c06 	add.w	ip, r0, r6
 8007f3a:	d3f1      	bcc.n	8007f20 <critical_factorization+0x18>
 8007f3c:	f04f 0a01 	mov.w	sl, #1
 8007f40:	6017      	str	r7, [r2, #0]
 8007f42:	4654      	mov	r4, sl
 8007f44:	2500      	movs	r5, #0
 8007f46:	f04f 3cff 	mov.w	ip, #4294967295
 8007f4a:	1963      	adds	r3, r4, r5
 8007f4c:	4299      	cmp	r1, r3
 8007f4e:	eb00 080c 	add.w	r8, r0, ip
 8007f52:	d90e      	bls.n	8007f72 <critical_factorization+0x6a>
 8007f54:	f818 8004 	ldrb.w	r8, [r8, r4]
 8007f58:	f810 9003 	ldrb.w	r9, [r0, r3]
 8007f5c:	45c1      	cmp	r9, r8
 8007f5e:	d91a      	bls.n	8007f96 <critical_factorization+0x8e>
 8007f60:	2401      	movs	r4, #1
 8007f62:	461d      	mov	r5, r3
 8007f64:	ebcc 0a03 	rsb	sl, ip, r3
 8007f68:	1963      	adds	r3, r4, r5
 8007f6a:	4299      	cmp	r1, r3
 8007f6c:	eb00 080c 	add.w	r8, r0, ip
 8007f70:	d8f0      	bhi.n	8007f54 <critical_factorization+0x4c>
 8007f72:	f10c 0001 	add.w	r0, ip, #1
 8007f76:	3601      	adds	r6, #1
 8007f78:	42b0      	cmp	r0, r6
 8007f7a:	bf3c      	itt	cc
 8007f7c:	46ba      	movcc	sl, r7
 8007f7e:	4630      	movcc	r0, r6
 8007f80:	f8c2 a000 	str.w	sl, [r2]
 8007f84:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 8007f88:	4770      	bx	lr
 8007f8a:	d00b      	beq.n	8007fa4 <critical_factorization+0x9c>
 8007f8c:	2701      	movs	r7, #1
 8007f8e:	462e      	mov	r6, r5
 8007f90:	463c      	mov	r4, r7
 8007f92:	19ed      	adds	r5, r5, r7
 8007f94:	e7bf      	b.n	8007f16 <critical_factorization+0xe>
 8007f96:	d009      	beq.n	8007fac <critical_factorization+0xa4>
 8007f98:	f04f 0a01 	mov.w	sl, #1
 8007f9c:	46ac      	mov	ip, r5
 8007f9e:	4654      	mov	r4, sl
 8007fa0:	4455      	add	r5, sl
 8007fa2:	e7d2      	b.n	8007f4a <critical_factorization+0x42>
 8007fa4:	42bc      	cmp	r4, r7
 8007fa6:	d005      	beq.n	8007fb4 <critical_factorization+0xac>
 8007fa8:	3401      	adds	r4, #1
 8007faa:	e7b4      	b.n	8007f16 <critical_factorization+0xe>
 8007fac:	4554      	cmp	r4, sl
 8007fae:	d005      	beq.n	8007fbc <critical_factorization+0xb4>
 8007fb0:	3401      	adds	r4, #1
 8007fb2:	e7ca      	b.n	8007f4a <critical_factorization+0x42>
 8007fb4:	4627      	mov	r7, r4
 8007fb6:	461d      	mov	r5, r3
 8007fb8:	2401      	movs	r4, #1
 8007fba:	e7ac      	b.n	8007f16 <critical_factorization+0xe>
 8007fbc:	46a2      	mov	sl, r4
 8007fbe:	461d      	mov	r5, r3
 8007fc0:	2401      	movs	r4, #1
 8007fc2:	e7c2      	b.n	8007f4a <critical_factorization+0x42>

08007fc4 <two_way_long_needle>:
 8007fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fc8:	f2ad 4d24 	subw	sp, sp, #1060	; 0x424
 8007fcc:	4616      	mov	r6, r2
 8007fce:	4607      	mov	r7, r0
 8007fd0:	460c      	mov	r4, r1
 8007fd2:	4610      	mov	r0, r2
 8007fd4:	4619      	mov	r1, r3
 8007fd6:	aa07      	add	r2, sp, #28
 8007fd8:	461d      	mov	r5, r3
 8007fda:	f7ff ff95 	bl	8007f08 <critical_factorization>
 8007fde:	ab07      	add	r3, sp, #28
 8007fe0:	9001      	str	r0, [sp, #4]
 8007fe2:	f20d 411c 	addw	r1, sp, #1052	; 0x41c
 8007fe6:	1d1a      	adds	r2, r3, #4
 8007fe8:	605d      	str	r5, [r3, #4]
 8007fea:	3308      	adds	r3, #8
 8007fec:	428b      	cmp	r3, r1
 8007fee:	6055      	str	r5, [r2, #4]
 8007ff0:	d1f9      	bne.n	8007fe6 <two_way_long_needle+0x22>
 8007ff2:	b31d      	cbz	r5, 800803c <two_way_long_needle+0x78>
 8007ff4:	7832      	ldrb	r2, [r6, #0]
 8007ff6:	2301      	movs	r3, #1
 8007ff8:	a808      	add	r0, sp, #32
 8007ffa:	1e69      	subs	r1, r5, #1
 8007ffc:	42ab      	cmp	r3, r5
 8007ffe:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
 8008002:	ea01 0203 	and.w	r2, r1, r3
 8008006:	d019      	beq.n	800803c <two_way_long_needle+0x78>
 8008008:	b13a      	cbz	r2, 800801a <two_way_long_needle+0x56>
 800800a:	7872      	ldrb	r2, [r6, #1]
 800800c:	2302      	movs	r3, #2
 800800e:	f101 3eff 	add.w	lr, r1, #4294967295
 8008012:	42ab      	cmp	r3, r5
 8008014:	f840 e022 	str.w	lr, [r0, r2, lsl #2]
 8008018:	d010      	beq.n	800803c <two_way_long_needle+0x78>
 800801a:	46a1      	mov	r9, r4
 800801c:	46a8      	mov	r8, r5
 800801e:	1c5c      	adds	r4, r3, #1
 8008020:	f816 c003 	ldrb.w	ip, [r6, r3]
 8008024:	5d32      	ldrb	r2, [r6, r4]
 8008026:	1acd      	subs	r5, r1, r3
 8008028:	3302      	adds	r3, #2
 800802a:	1b0c      	subs	r4, r1, r4
 800802c:	4543      	cmp	r3, r8
 800802e:	f840 502c 	str.w	r5, [r0, ip, lsl #2]
 8008032:	f840 4022 	str.w	r4, [r0, r2, lsl #2]
 8008036:	d1f2      	bne.n	800801e <two_way_long_needle+0x5a>
 8008038:	464c      	mov	r4, r9
 800803a:	4645      	mov	r5, r8
 800803c:	9907      	ldr	r1, [sp, #28]
 800803e:	9a01      	ldr	r2, [sp, #4]
 8008040:	4630      	mov	r0, r6
 8008042:	1871      	adds	r1, r6, r1
 8008044:	f000 fb62 	bl	800870c <memcmp>
 8008048:	2800      	cmp	r0, #0
 800804a:	f040 80be 	bne.w	80081ca <two_way_long_needle+0x206>
 800804e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008052:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008056:	9502      	str	r5, [sp, #8]
 8008058:	f109 3bff 	add.w	fp, r9, #4294967295
 800805c:	eb06 0c0b 	add.w	ip, r6, fp
 8008060:	f8cd b00c 	str.w	fp, [sp, #12]
 8008064:	f1ce 0b01 	rsb	fp, lr, #1
 8008068:	4622      	mov	r2, r4
 800806a:	4682      	mov	sl, r0
 800806c:	f105 39ff 	add.w	r9, r5, #4294967295
 8008070:	f8cd c010 	str.w	ip, [sp, #16]
 8008074:	f8cd b014 	str.w	fp, [sp, #20]
 8008078:	4604      	mov	r4, r0
 800807a:	e008      	b.n	800808e <two_way_long_needle+0xca>
 800807c:	b124      	cbz	r4, 8008088 <two_way_long_needle+0xc4>
 800807e:	9c07      	ldr	r4, [sp, #28]
 8008080:	42a3      	cmp	r3, r4
 8008082:	d201      	bcs.n	8008088 <two_way_long_needle+0xc4>
 8008084:	9902      	ldr	r1, [sp, #8]
 8008086:	1b0b      	subs	r3, r1, r4
 8008088:	449a      	add	sl, r3
 800808a:	2400      	movs	r4, #0
 800808c:	462a      	mov	r2, r5
 800808e:	9d02      	ldr	r5, [sp, #8]
 8008090:	4455      	add	r5, sl
 8008092:	18b8      	adds	r0, r7, r2
 8008094:	2100      	movs	r1, #0
 8008096:	1aaa      	subs	r2, r5, r2
 8008098:	f000 fa98 	bl	80085cc <memchr>
 800809c:	2800      	cmp	r0, #0
 800809e:	f040 808e 	bne.w	80081be <two_way_long_needle+0x1fa>
 80080a2:	2d00      	cmp	r5, #0
 80080a4:	f000 808b 	beq.w	80081be <two_way_long_needle+0x1fa>
 80080a8:	1979      	adds	r1, r7, r5
 80080aa:	a808      	add	r0, sp, #32
 80080ac:	f811 3c01 	ldrb.w	r3, [r1, #-1]
 80080b0:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d1e1      	bne.n	800807c <two_way_long_needle+0xb8>
 80080b8:	9b01      	ldr	r3, [sp, #4]
 80080ba:	429c      	cmp	r4, r3
 80080bc:	bf28      	it	cs
 80080be:	4623      	movcs	r3, r4
 80080c0:	454b      	cmp	r3, r9
 80080c2:	d22a      	bcs.n	800811a <two_way_long_needle+0x156>
 80080c4:	eb07 010a 	add.w	r1, r7, sl
 80080c8:	f816 b003 	ldrb.w	fp, [r6, r3]
 80080cc:	5cca      	ldrb	r2, [r1, r3]
 80080ce:	4593      	cmp	fp, r2
 80080d0:	eb06 0003 	add.w	r0, r6, r3
 80080d4:	d16f      	bne.n	80081b6 <two_way_long_needle+0x1f2>
 80080d6:	ea6f 0c03 	mvn.w	ip, r3
 80080da:	eb0c 0e09 	add.w	lr, ip, r9
 80080de:	f01e 0f01 	tst.w	lr, #1
 80080e2:	4602      	mov	r2, r0
 80080e4:	d016      	beq.n	8008114 <two_way_long_needle+0x150>
 80080e6:	3301      	adds	r3, #1
 80080e8:	454b      	cmp	r3, r9
 80080ea:	d216      	bcs.n	800811a <two_way_long_needle+0x156>
 80080ec:	7840      	ldrb	r0, [r0, #1]
 80080ee:	f811 b003 	ldrb.w	fp, [r1, r3]
 80080f2:	3201      	adds	r2, #1
 80080f4:	4583      	cmp	fp, r0
 80080f6:	d00d      	beq.n	8008114 <two_way_long_needle+0x150>
 80080f8:	e05d      	b.n	80081b6 <two_way_long_needle+0x1f2>
 80080fa:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 80080fe:	f811 c003 	ldrb.w	ip, [r1, r3]
 8008102:	4584      	cmp	ip, r0
 8008104:	d157      	bne.n	80081b6 <two_way_long_needle+0x1f2>
 8008106:	3301      	adds	r3, #1
 8008108:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 800810c:	f811 e003 	ldrb.w	lr, [r1, r3]
 8008110:	4586      	cmp	lr, r0
 8008112:	d150      	bne.n	80081b6 <two_way_long_needle+0x1f2>
 8008114:	3301      	adds	r3, #1
 8008116:	454b      	cmp	r3, r9
 8008118:	d3ef      	bcc.n	80080fa <two_way_long_needle+0x136>
 800811a:	f8dd b004 	ldr.w	fp, [sp, #4]
 800811e:	9b03      	ldr	r3, [sp, #12]
 8008120:	455c      	cmp	r4, fp
 8008122:	bf28      	it	cs
 8008124:	465b      	movcs	r3, fp
 8008126:	d23d      	bcs.n	80081a4 <two_way_long_needle+0x1e0>
 8008128:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800812c:	eb07 0c0a 	add.w	ip, r7, sl
 8008130:	f816 100b 	ldrb.w	r1, [r6, fp]
 8008134:	f81c 000b 	ldrb.w	r0, [ip, fp]
 8008138:	4281      	cmp	r1, r0
 800813a:	f040 80ca 	bne.w	80082d2 <two_way_long_needle+0x30e>
 800813e:	f8dd b010 	ldr.w	fp, [sp, #16]
 8008142:	eb06 0804 	add.w	r8, r6, r4
 8008146:	ebc8 010b 	rsb	r1, r8, fp
 800814a:	07c8      	lsls	r0, r1, #31
 800814c:	465a      	mov	r2, fp
 800814e:	d524      	bpl.n	800819a <two_way_long_needle+0x1d6>
 8008150:	9a04      	ldr	r2, [sp, #16]
 8008152:	f8dd e00c 	ldr.w	lr, [sp, #12]
 8008156:	f812 0c01 	ldrb.w	r0, [r2, #-1]
 800815a:	f8dd b010 	ldr.w	fp, [sp, #16]
 800815e:	9000      	str	r0, [sp, #0]
 8008160:	f10e 31ff 	add.w	r1, lr, #4294967295
 8008164:	f10b 32ff 	add.w	r2, fp, #4294967295
 8008168:	f81c 0001 	ldrb.w	r0, [ip, r1]
 800816c:	f8dd b000 	ldr.w	fp, [sp]
 8008170:	4583      	cmp	fp, r0
 8008172:	d117      	bne.n	80081a4 <two_way_long_needle+0x1e0>
 8008174:	460b      	mov	r3, r1
 8008176:	e010      	b.n	800819a <two_way_long_needle+0x1d6>
 8008178:	f812 bc01 	ldrb.w	fp, [r2, #-1]
 800817c:	f81c 2000 	ldrb.w	r2, [ip, r0]
 8008180:	4593      	cmp	fp, r2
 8008182:	f101 32ff 	add.w	r2, r1, #4294967295
 8008186:	d10d      	bne.n	80081a4 <two_way_long_needle+0x1e0>
 8008188:	4603      	mov	r3, r0
 800818a:	3801      	subs	r0, #1
 800818c:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 8008190:	f81c 1000 	ldrb.w	r1, [ip, r0]
 8008194:	458b      	cmp	fp, r1
 8008196:	d105      	bne.n	80081a4 <two_way_long_needle+0x1e0>
 8008198:	4603      	mov	r3, r0
 800819a:	1e58      	subs	r0, r3, #1
 800819c:	4542      	cmp	r2, r8
 800819e:	f102 31ff 	add.w	r1, r2, #4294967295
 80081a2:	d1e9      	bne.n	8008178 <two_way_long_needle+0x1b4>
 80081a4:	3401      	adds	r4, #1
 80081a6:	429c      	cmp	r4, r3
 80081a8:	f200 8095 	bhi.w	80082d6 <two_way_long_needle+0x312>
 80081ac:	9c07      	ldr	r4, [sp, #28]
 80081ae:	9a02      	ldr	r2, [sp, #8]
 80081b0:	44a2      	add	sl, r4
 80081b2:	1b14      	subs	r4, r2, r4
 80081b4:	e76a      	b.n	800808c <two_way_long_needle+0xc8>
 80081b6:	f8dd b014 	ldr.w	fp, [sp, #20]
 80081ba:	44da      	add	sl, fp
 80081bc:	e764      	b.n	8008088 <two_way_long_needle+0xc4>
 80081be:	2000      	movs	r0, #0
 80081c0:	b009      	add	sp, #36	; 0x24
 80081c2:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
 80081c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081ca:	f8dd b004 	ldr.w	fp, [sp, #4]
 80081ce:	9a01      	ldr	r2, [sp, #4]
 80081d0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80081d4:	ebcb 0005 	rsb	r0, fp, r5
 80081d8:	4558      	cmp	r0, fp
 80081da:	bf38      	it	cc
 80081dc:	4658      	movcc	r0, fp
 80081de:	1c43      	adds	r3, r0, #1
 80081e0:	9801      	ldr	r0, [sp, #4]
 80081e2:	9307      	str	r3, [sp, #28]
 80081e4:	18b1      	adds	r1, r6, r2
 80081e6:	f1c0 0301 	rsb	r3, r0, #1
 80081ea:	f105 3bff 	add.w	fp, r5, #4294967295
 80081ee:	9302      	str	r3, [sp, #8]
 80081f0:	9501      	str	r5, [sp, #4]
 80081f2:	f04f 0a00 	mov.w	sl, #0
 80081f6:	f102 39ff 	add.w	r9, r2, #4294967295
 80081fa:	4623      	mov	r3, r4
 80081fc:	460d      	mov	r5, r1
 80081fe:	9c01      	ldr	r4, [sp, #4]
 8008200:	4454      	add	r4, sl
 8008202:	18f8      	adds	r0, r7, r3
 8008204:	2100      	movs	r1, #0
 8008206:	1ae2      	subs	r2, r4, r3
 8008208:	f000 f9e0 	bl	80085cc <memchr>
 800820c:	2800      	cmp	r0, #0
 800820e:	d1d6      	bne.n	80081be <two_way_long_needle+0x1fa>
 8008210:	2c00      	cmp	r4, #0
 8008212:	d0d4      	beq.n	80081be <two_way_long_needle+0x1fa>
 8008214:	193a      	adds	r2, r7, r4
 8008216:	a908      	add	r1, sp, #32
 8008218:	f812 0c01 	ldrb.w	r0, [r2, #-1]
 800821c:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8008220:	2800      	cmp	r0, #0
 8008222:	d14f      	bne.n	80082c4 <two_way_long_needle+0x300>
 8008224:	45d8      	cmp	r8, fp
 8008226:	eb07 000a 	add.w	r0, r7, sl
 800822a:	d22a      	bcs.n	8008282 <two_way_long_needle+0x2be>
 800822c:	f810 3008 	ldrb.w	r3, [r0, r8]
 8008230:	782a      	ldrb	r2, [r5, #0]
 8008232:	429a      	cmp	r2, r3
 8008234:	bf18      	it	ne
 8008236:	4643      	movne	r3, r8
 8008238:	d147      	bne.n	80082ca <two_way_long_needle+0x306>
 800823a:	ea6f 0308 	mvn.w	r3, r8
 800823e:	eb03 010b 	add.w	r1, r3, fp
 8008242:	07c9      	lsls	r1, r1, #31
 8008244:	462a      	mov	r2, r5
 8008246:	4643      	mov	r3, r8
 8008248:	d518      	bpl.n	800827c <two_way_long_needle+0x2b8>
 800824a:	f108 0301 	add.w	r3, r8, #1
 800824e:	455b      	cmp	r3, fp
 8008250:	d217      	bcs.n	8008282 <two_way_long_needle+0x2be>
 8008252:	462a      	mov	r2, r5
 8008254:	f810 e003 	ldrb.w	lr, [r0, r3]
 8008258:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 800825c:	458e      	cmp	lr, r1
 800825e:	d00d      	beq.n	800827c <two_way_long_needle+0x2b8>
 8008260:	e033      	b.n	80082ca <two_way_long_needle+0x306>
 8008262:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8008266:	f810 c003 	ldrb.w	ip, [r0, r3]
 800826a:	458c      	cmp	ip, r1
 800826c:	d12d      	bne.n	80082ca <two_way_long_needle+0x306>
 800826e:	3301      	adds	r3, #1
 8008270:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8008274:	f810 e003 	ldrb.w	lr, [r0, r3]
 8008278:	458e      	cmp	lr, r1
 800827a:	d126      	bne.n	80082ca <two_way_long_needle+0x306>
 800827c:	3301      	adds	r3, #1
 800827e:	455b      	cmp	r3, fp
 8008280:	d3ef      	bcc.n	8008262 <two_way_long_needle+0x29e>
 8008282:	f1b9 3fff 	cmp.w	r9, #4294967295
 8008286:	464b      	mov	r3, r9
 8008288:	d09a      	beq.n	80081c0 <two_way_long_needle+0x1fc>
 800828a:	f816 1009 	ldrb.w	r1, [r6, r9]
 800828e:	f810 2009 	ldrb.w	r2, [r0, r9]
 8008292:	4291      	cmp	r1, r2
 8008294:	d115      	bne.n	80082c2 <two_way_long_needle+0x2fe>
 8008296:	f019 0f01 	tst.w	r9, #1
 800829a:	d00a      	beq.n	80082b2 <two_way_long_needle+0x2ee>
 800829c:	f109 33ff 	add.w	r3, r9, #4294967295
 80082a0:	5cf1      	ldrb	r1, [r6, r3]
 80082a2:	5cc2      	ldrb	r2, [r0, r3]
 80082a4:	4291      	cmp	r1, r2
 80082a6:	d004      	beq.n	80082b2 <two_way_long_needle+0x2ee>
 80082a8:	e00b      	b.n	80082c2 <two_way_long_needle+0x2fe>
 80082aa:	5cf1      	ldrb	r1, [r6, r3]
 80082ac:	5cc2      	ldrb	r2, [r0, r3]
 80082ae:	4291      	cmp	r1, r2
 80082b0:	d107      	bne.n	80082c2 <two_way_long_needle+0x2fe>
 80082b2:	1e5a      	subs	r2, r3, #1
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d083      	beq.n	80081c0 <two_way_long_needle+0x1fc>
 80082b8:	5cb1      	ldrb	r1, [r6, r2]
 80082ba:	5c82      	ldrb	r2, [r0, r2]
 80082bc:	3b02      	subs	r3, #2
 80082be:	4291      	cmp	r1, r2
 80082c0:	d0f3      	beq.n	80082aa <two_way_long_needle+0x2e6>
 80082c2:	9807      	ldr	r0, [sp, #28]
 80082c4:	4482      	add	sl, r0
 80082c6:	4623      	mov	r3, r4
 80082c8:	e799      	b.n	80081fe <two_way_long_needle+0x23a>
 80082ca:	9a02      	ldr	r2, [sp, #8]
 80082cc:	4492      	add	sl, r2
 80082ce:	449a      	add	sl, r3
 80082d0:	e7f9      	b.n	80082c6 <two_way_long_needle+0x302>
 80082d2:	9b01      	ldr	r3, [sp, #4]
 80082d4:	e766      	b.n	80081a4 <two_way_long_needle+0x1e0>
 80082d6:	eb07 000a 	add.w	r0, r7, sl
 80082da:	e771      	b.n	80081c0 <two_way_long_needle+0x1fc>

080082dc <strstr>:
 80082dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082e0:	7803      	ldrb	r3, [r0, #0]
 80082e2:	b089      	sub	sp, #36	; 0x24
 80082e4:	4605      	mov	r5, r0
 80082e6:	460f      	mov	r7, r1
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	f000 8167 	beq.w	80085bc <strstr+0x2e0>
 80082ee:	780a      	ldrb	r2, [r1, #0]
 80082f0:	b19a      	cbz	r2, 800831a <strstr+0x3e>
 80082f2:	4684      	mov	ip, r0
 80082f4:	3101      	adds	r1, #1
 80082f6:	2401      	movs	r4, #1
 80082f8:	e002      	b.n	8008300 <strstr+0x24>
 80082fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80082fe:	b15a      	cbz	r2, 8008318 <strstr+0x3c>
 8008300:	4293      	cmp	r3, r2
 8008302:	bf14      	ite	ne
 8008304:	2400      	movne	r4, #0
 8008306:	f004 0401 	andeq.w	r4, r4, #1
 800830a:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 800830e:	460e      	mov	r6, r1
 8008310:	2b00      	cmp	r3, #0
 8008312:	d1f2      	bne.n	80082fa <strstr+0x1e>
 8008314:	7830      	ldrb	r0, [r6, #0]
 8008316:	b920      	cbnz	r0, 8008322 <strstr+0x46>
 8008318:	b12c      	cbz	r4, 8008326 <strstr+0x4a>
 800831a:	4628      	mov	r0, r5
 800831c:	b009      	add	sp, #36	; 0x24
 800831e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008322:	2500      	movs	r5, #0
 8008324:	e7f9      	b.n	800831a <strstr+0x3e>
 8008326:	1c68      	adds	r0, r5, #1
 8008328:	7839      	ldrb	r1, [r7, #0]
 800832a:	f000 fa4b 	bl	80087c4 <strchr>
 800832e:	1bf6      	subs	r6, r6, r7
 8008330:	4680      	mov	r8, r0
 8008332:	2800      	cmp	r0, #0
 8008334:	d0f5      	beq.n	8008322 <strstr+0x46>
 8008336:	2e01      	cmp	r6, #1
 8008338:	f000 80be 	beq.w	80084b8 <strstr+0x1dc>
 800833c:	19ad      	adds	r5, r5, r6
 800833e:	42a8      	cmp	r0, r5
 8008340:	bf94      	ite	ls
 8008342:	ebc0 0405 	rsbls	r4, r0, r5
 8008346:	2401      	movhi	r4, #1
 8008348:	2e1f      	cmp	r6, #31
 800834a:	d906      	bls.n	800835a <strstr+0x7e>
 800834c:	4621      	mov	r1, r4
 800834e:	463a      	mov	r2, r7
 8008350:	4633      	mov	r3, r6
 8008352:	f7ff fe37 	bl	8007fc4 <two_way_long_needle>
 8008356:	4605      	mov	r5, r0
 8008358:	e7df      	b.n	800831a <strstr+0x3e>
 800835a:	4631      	mov	r1, r6
 800835c:	aa07      	add	r2, sp, #28
 800835e:	4638      	mov	r0, r7
 8008360:	f7ff fdd2 	bl	8007f08 <critical_factorization>
 8008364:	9907      	ldr	r1, [sp, #28]
 8008366:	4681      	mov	r9, r0
 8008368:	1879      	adds	r1, r7, r1
 800836a:	4638      	mov	r0, r7
 800836c:	464a      	mov	r2, r9
 800836e:	f000 f9cd 	bl	800870c <memcmp>
 8008372:	2800      	cmp	r0, #0
 8008374:	f040 80a2 	bne.w	80084bc <strstr+0x1e0>
 8008378:	f109 3bff 	add.w	fp, r9, #4294967295
 800837c:	eb07 0e0b 	add.w	lr, r7, fp
 8008380:	f8cd b008 	str.w	fp, [sp, #8]
 8008384:	f1c9 0b01 	rsb	fp, r9, #1
 8008388:	f8cd 9010 	str.w	r9, [sp, #16]
 800838c:	4605      	mov	r5, r0
 800838e:	f8cd e00c 	str.w	lr, [sp, #12]
 8008392:	f8cd b014 	str.w	fp, [sp, #20]
 8008396:	4622      	mov	r2, r4
 8008398:	4681      	mov	r9, r0
 800839a:	19ac      	adds	r4, r5, r6
 800839c:	eb08 0002 	add.w	r0, r8, r2
 80083a0:	2100      	movs	r1, #0
 80083a2:	1aa2      	subs	r2, r4, r2
 80083a4:	f000 f912 	bl	80085cc <memchr>
 80083a8:	2800      	cmp	r0, #0
 80083aa:	d1ba      	bne.n	8008322 <strstr+0x46>
 80083ac:	2c00      	cmp	r4, #0
 80083ae:	d0b8      	beq.n	8008322 <strstr+0x46>
 80083b0:	9b04      	ldr	r3, [sp, #16]
 80083b2:	4599      	cmp	r9, r3
 80083b4:	bf28      	it	cs
 80083b6:	464b      	movcs	r3, r9
 80083b8:	429e      	cmp	r6, r3
 80083ba:	d92b      	bls.n	8008414 <strstr+0x138>
 80083bc:	eb08 0003 	add.w	r0, r8, r3
 80083c0:	5cf9      	ldrb	r1, [r7, r3]
 80083c2:	5d42      	ldrb	r2, [r0, r5]
 80083c4:	4291      	cmp	r1, r2
 80083c6:	eb07 0003 	add.w	r0, r7, r3
 80083ca:	d16e      	bne.n	80084aa <strstr+0x1ce>
 80083cc:	ea6f 0c03 	mvn.w	ip, r3
 80083d0:	eb0c 0e06 	add.w	lr, ip, r6
 80083d4:	f01e 0f01 	tst.w	lr, #1
 80083d8:	4602      	mov	r2, r0
 80083da:	eb08 0105 	add.w	r1, r8, r5
 80083de:	d016      	beq.n	800840e <strstr+0x132>
 80083e0:	3301      	adds	r3, #1
 80083e2:	429e      	cmp	r6, r3
 80083e4:	d916      	bls.n	8008414 <strstr+0x138>
 80083e6:	7840      	ldrb	r0, [r0, #1]
 80083e8:	f811 c003 	ldrb.w	ip, [r1, r3]
 80083ec:	3201      	adds	r2, #1
 80083ee:	4584      	cmp	ip, r0
 80083f0:	d00d      	beq.n	800840e <strstr+0x132>
 80083f2:	e05a      	b.n	80084aa <strstr+0x1ce>
 80083f4:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 80083f8:	f811 e003 	ldrb.w	lr, [r1, r3]
 80083fc:	4586      	cmp	lr, r0
 80083fe:	d154      	bne.n	80084aa <strstr+0x1ce>
 8008400:	3301      	adds	r3, #1
 8008402:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 8008406:	f811 c003 	ldrb.w	ip, [r1, r3]
 800840a:	4584      	cmp	ip, r0
 800840c:	d14d      	bne.n	80084aa <strstr+0x1ce>
 800840e:	3301      	adds	r3, #1
 8008410:	429e      	cmp	r6, r3
 8008412:	d8ef      	bhi.n	80083f4 <strstr+0x118>
 8008414:	9b04      	ldr	r3, [sp, #16]
 8008416:	9a02      	ldr	r2, [sp, #8]
 8008418:	454b      	cmp	r3, r9
 800841a:	f240 80d2 	bls.w	80085c2 <strstr+0x2e6>
 800841e:	eb08 0e05 	add.w	lr, r8, r5
 8008422:	5cb9      	ldrb	r1, [r7, r2]
 8008424:	f81e 0002 	ldrb.w	r0, [lr, r2]
 8008428:	4281      	cmp	r1, r0
 800842a:	f040 80ca 	bne.w	80085c2 <strstr+0x2e6>
 800842e:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008432:	eb07 0a09 	add.w	sl, r7, r9
 8008436:	ebca 010b 	rsb	r1, sl, fp
 800843a:	07c9      	lsls	r1, r1, #31
 800843c:	465b      	mov	r3, fp
 800843e:	d524      	bpl.n	800848a <strstr+0x1ae>
 8008440:	9b03      	ldr	r3, [sp, #12]
 8008442:	f8dd b008 	ldr.w	fp, [sp, #8]
 8008446:	f813 0c01 	ldrb.w	r0, [r3, #-1]
 800844a:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800844e:	9001      	str	r0, [sp, #4]
 8008450:	f10b 31ff 	add.w	r1, fp, #4294967295
 8008454:	f8dd b004 	ldr.w	fp, [sp, #4]
 8008458:	f81e 0001 	ldrb.w	r0, [lr, r1]
 800845c:	4583      	cmp	fp, r0
 800845e:	f10c 33ff 	add.w	r3, ip, #4294967295
 8008462:	d117      	bne.n	8008494 <strstr+0x1b8>
 8008464:	460a      	mov	r2, r1
 8008466:	e010      	b.n	800848a <strstr+0x1ae>
 8008468:	f813 bc01 	ldrb.w	fp, [r3, #-1]
 800846c:	f81e 3000 	ldrb.w	r3, [lr, r0]
 8008470:	459b      	cmp	fp, r3
 8008472:	f101 33ff 	add.w	r3, r1, #4294967295
 8008476:	d10d      	bne.n	8008494 <strstr+0x1b8>
 8008478:	4602      	mov	r2, r0
 800847a:	3801      	subs	r0, #1
 800847c:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 8008480:	f81e 1000 	ldrb.w	r1, [lr, r0]
 8008484:	458b      	cmp	fp, r1
 8008486:	d105      	bne.n	8008494 <strstr+0x1b8>
 8008488:	4602      	mov	r2, r0
 800848a:	1e50      	subs	r0, r2, #1
 800848c:	4553      	cmp	r3, sl
 800848e:	f103 31ff 	add.w	r1, r3, #4294967295
 8008492:	d1e9      	bne.n	8008468 <strstr+0x18c>
 8008494:	f109 0901 	add.w	r9, r9, #1
 8008498:	4591      	cmp	r9, r2
 800849a:	f200 8094 	bhi.w	80085c6 <strstr+0x2ea>
 800849e:	9a07      	ldr	r2, [sp, #28]
 80084a0:	18ad      	adds	r5, r5, r2
 80084a2:	ebc2 0906 	rsb	r9, r2, r6
 80084a6:	4622      	mov	r2, r4
 80084a8:	e777      	b.n	800839a <strstr+0xbe>
 80084aa:	f8dd b014 	ldr.w	fp, [sp, #20]
 80084ae:	445d      	add	r5, fp
 80084b0:	18ed      	adds	r5, r5, r3
 80084b2:	f04f 0900 	mov.w	r9, #0
 80084b6:	e7f6      	b.n	80084a6 <strstr+0x1ca>
 80084b8:	4605      	mov	r5, r0
 80084ba:	e72e      	b.n	800831a <strstr+0x3e>
 80084bc:	ebc9 0306 	rsb	r3, r9, r6
 80084c0:	454b      	cmp	r3, r9
 80084c2:	bf38      	it	cc
 80084c4:	464b      	movcc	r3, r9
 80084c6:	1c58      	adds	r0, r3, #1
 80084c8:	f1c9 0b01 	rsb	fp, r9, #1
 80084cc:	eb07 0e09 	add.w	lr, r7, r9
 80084d0:	eb08 0209 	add.w	r2, r8, r9
 80084d4:	f109 35ff 	add.w	r5, r9, #4294967295
 80084d8:	f8cd b00c 	str.w	fp, [sp, #12]
 80084dc:	4623      	mov	r3, r4
 80084de:	9007      	str	r0, [sp, #28]
 80084e0:	f04f 0a00 	mov.w	sl, #0
 80084e4:	9202      	str	r2, [sp, #8]
 80084e6:	4674      	mov	r4, lr
 80084e8:	46ab      	mov	fp, r5
 80084ea:	eb0a 0506 	add.w	r5, sl, r6
 80084ee:	eb08 0003 	add.w	r0, r8, r3
 80084f2:	2100      	movs	r1, #0
 80084f4:	1aea      	subs	r2, r5, r3
 80084f6:	f000 f869 	bl	80085cc <memchr>
 80084fa:	2800      	cmp	r0, #0
 80084fc:	f47f af11 	bne.w	8008322 <strstr+0x46>
 8008500:	2d00      	cmp	r5, #0
 8008502:	f43f af0e 	beq.w	8008322 <strstr+0x46>
 8008506:	454e      	cmp	r6, r9
 8008508:	bf98      	it	ls
 800850a:	eb08 000a 	addls.w	r0, r8, sl
 800850e:	d92a      	bls.n	8008566 <strstr+0x28a>
 8008510:	9b02      	ldr	r3, [sp, #8]
 8008512:	7821      	ldrb	r1, [r4, #0]
 8008514:	f813 000a 	ldrb.w	r0, [r3, sl]
 8008518:	4281      	cmp	r1, r0
 800851a:	d14a      	bne.n	80085b2 <strstr+0x2d6>
 800851c:	ea6f 0209 	mvn.w	r2, r9
 8008520:	1993      	adds	r3, r2, r6
 8008522:	07db      	lsls	r3, r3, #31
 8008524:	4621      	mov	r1, r4
 8008526:	464a      	mov	r2, r9
 8008528:	eb08 000a 	add.w	r0, r8, sl
 800852c:	d518      	bpl.n	8008560 <strstr+0x284>
 800852e:	f109 0201 	add.w	r2, r9, #1
 8008532:	4296      	cmp	r6, r2
 8008534:	d917      	bls.n	8008566 <strstr+0x28a>
 8008536:	4621      	mov	r1, r4
 8008538:	f810 c002 	ldrb.w	ip, [r0, r2]
 800853c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008540:	459c      	cmp	ip, r3
 8008542:	d00d      	beq.n	8008560 <strstr+0x284>
 8008544:	e036      	b.n	80085b4 <strstr+0x2d8>
 8008546:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800854a:	f810 e002 	ldrb.w	lr, [r0, r2]
 800854e:	459e      	cmp	lr, r3
 8008550:	d130      	bne.n	80085b4 <strstr+0x2d8>
 8008552:	3201      	adds	r2, #1
 8008554:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008558:	f810 c002 	ldrb.w	ip, [r0, r2]
 800855c:	459c      	cmp	ip, r3
 800855e:	d129      	bne.n	80085b4 <strstr+0x2d8>
 8008560:	3201      	adds	r2, #1
 8008562:	4296      	cmp	r6, r2
 8008564:	d8ef      	bhi.n	8008546 <strstr+0x26a>
 8008566:	f1bb 3fff 	cmp.w	fp, #4294967295
 800856a:	465b      	mov	r3, fp
 800856c:	f43f aef3 	beq.w	8008356 <strstr+0x7a>
 8008570:	f817 100b 	ldrb.w	r1, [r7, fp]
 8008574:	f810 200b 	ldrb.w	r2, [r0, fp]
 8008578:	4291      	cmp	r1, r2
 800857a:	d116      	bne.n	80085aa <strstr+0x2ce>
 800857c:	f01b 0f01 	tst.w	fp, #1
 8008580:	d00a      	beq.n	8008598 <strstr+0x2bc>
 8008582:	f10b 33ff 	add.w	r3, fp, #4294967295
 8008586:	5cf9      	ldrb	r1, [r7, r3]
 8008588:	5cc2      	ldrb	r2, [r0, r3]
 800858a:	4291      	cmp	r1, r2
 800858c:	d004      	beq.n	8008598 <strstr+0x2bc>
 800858e:	e00c      	b.n	80085aa <strstr+0x2ce>
 8008590:	5cf9      	ldrb	r1, [r7, r3]
 8008592:	5cc2      	ldrb	r2, [r0, r3]
 8008594:	4291      	cmp	r1, r2
 8008596:	d108      	bne.n	80085aa <strstr+0x2ce>
 8008598:	1e5a      	subs	r2, r3, #1
 800859a:	2b00      	cmp	r3, #0
 800859c:	f43f aedb 	beq.w	8008356 <strstr+0x7a>
 80085a0:	5cb9      	ldrb	r1, [r7, r2]
 80085a2:	5c82      	ldrb	r2, [r0, r2]
 80085a4:	3b02      	subs	r3, #2
 80085a6:	4291      	cmp	r1, r2
 80085a8:	d0f2      	beq.n	8008590 <strstr+0x2b4>
 80085aa:	9807      	ldr	r0, [sp, #28]
 80085ac:	4482      	add	sl, r0
 80085ae:	462b      	mov	r3, r5
 80085b0:	e79b      	b.n	80084ea <strstr+0x20e>
 80085b2:	464a      	mov	r2, r9
 80085b4:	9803      	ldr	r0, [sp, #12]
 80085b6:	4482      	add	sl, r0
 80085b8:	4492      	add	sl, r2
 80085ba:	e7f8      	b.n	80085ae <strstr+0x2d2>
 80085bc:	460e      	mov	r6, r1
 80085be:	2401      	movs	r4, #1
 80085c0:	e6a8      	b.n	8008314 <strstr+0x38>
 80085c2:	9a04      	ldr	r2, [sp, #16]
 80085c4:	e766      	b.n	8008494 <strstr+0x1b8>
 80085c6:	4445      	add	r5, r8
 80085c8:	e6a7      	b.n	800831a <strstr+0x3e>
 80085ca:	bf00      	nop

080085cc <memchr>:
 80085cc:	0783      	lsls	r3, r0, #30
 80085ce:	b4f0      	push	{r4, r5, r6, r7}
 80085d0:	b2c9      	uxtb	r1, r1
 80085d2:	f000 8096 	beq.w	8008702 <memchr+0x136>
 80085d6:	1e53      	subs	r3, r2, #1
 80085d8:	2a00      	cmp	r2, #0
 80085da:	f000 8094 	beq.w	8008706 <memchr+0x13a>
 80085de:	7802      	ldrb	r2, [r0, #0]
 80085e0:	428a      	cmp	r2, r1
 80085e2:	d00b      	beq.n	80085fc <memchr+0x30>
 80085e4:	1c42      	adds	r2, r0, #1
 80085e6:	07d8      	lsls	r0, r3, #31
 80085e8:	d51a      	bpl.n	8008620 <memchr+0x54>
 80085ea:	f012 0f03 	tst.w	r2, #3
 80085ee:	4610      	mov	r0, r2
 80085f0:	d01c      	beq.n	800862c <memchr+0x60>
 80085f2:	7814      	ldrb	r4, [r2, #0]
 80085f4:	3b01      	subs	r3, #1
 80085f6:	3201      	adds	r2, #1
 80085f8:	428c      	cmp	r4, r1
 80085fa:	d111      	bne.n	8008620 <memchr+0x54>
 80085fc:	bcf0      	pop	{r4, r5, r6, r7}
 80085fe:	4770      	bx	lr
 8008600:	2b00      	cmp	r3, #0
 8008602:	d07c      	beq.n	80086fe <memchr+0x132>
 8008604:	7812      	ldrb	r2, [r2, #0]
 8008606:	3b01      	subs	r3, #1
 8008608:	428a      	cmp	r2, r1
 800860a:	d0f7      	beq.n	80085fc <memchr+0x30>
 800860c:	f014 0f03 	tst.w	r4, #3
 8008610:	4620      	mov	r0, r4
 8008612:	f104 0201 	add.w	r2, r4, #1
 8008616:	d009      	beq.n	800862c <memchr+0x60>
 8008618:	7824      	ldrb	r4, [r4, #0]
 800861a:	3b01      	subs	r3, #1
 800861c:	428c      	cmp	r4, r1
 800861e:	d0ed      	beq.n	80085fc <memchr+0x30>
 8008620:	f012 0f03 	tst.w	r2, #3
 8008624:	4610      	mov	r0, r2
 8008626:	f102 0401 	add.w	r4, r2, #1
 800862a:	d1e9      	bne.n	8008600 <memchr+0x34>
 800862c:	2b03      	cmp	r3, #3
 800862e:	d93f      	bls.n	80086b0 <memchr+0xe4>
 8008630:	6804      	ldr	r4, [r0, #0]
 8008632:	ea41 2501 	orr.w	r5, r1, r1, lsl #8
 8008636:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 800863a:	ea85 0704 	eor.w	r7, r5, r4
 800863e:	f1a7 3201 	sub.w	r2, r7, #16843009	; 0x1010101
 8008642:	ea22 0207 	bic.w	r2, r2, r7
 8008646:	1f1e      	subs	r6, r3, #4
 8008648:	1d04      	adds	r4, r0, #4
 800864a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800864e:	f3c6 0780 	ubfx	r7, r6, #2, #1
 8008652:	d12d      	bne.n	80086b0 <memchr+0xe4>
 8008654:	2e03      	cmp	r6, #3
 8008656:	4633      	mov	r3, r6
 8008658:	d929      	bls.n	80086ae <memchr+0xe2>
 800865a:	b167      	cbz	r7, 8008676 <memchr+0xaa>
 800865c:	4620      	mov	r0, r4
 800865e:	3404      	adds	r4, #4
 8008660:	6806      	ldr	r6, [r0, #0]
 8008662:	ea85 0206 	eor.w	r2, r5, r6
 8008666:	f1a2 3601 	sub.w	r6, r2, #16843009	; 0x1010101
 800866a:	ea26 0202 	bic.w	r2, r6, r2
 800866e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8008672:	d019      	beq.n	80086a8 <memchr+0xdc>
 8008674:	e01c      	b.n	80086b0 <memchr+0xe4>
 8008676:	1d26      	adds	r6, r4, #4
 8008678:	4620      	mov	r0, r4
 800867a:	6824      	ldr	r4, [r4, #0]
 800867c:	ea85 0204 	eor.w	r2, r5, r4
 8008680:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 8008684:	ea24 0202 	bic.w	r2, r4, r2
 8008688:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800868c:	d110      	bne.n	80086b0 <memchr+0xe4>
 800868e:	6834      	ldr	r4, [r6, #0]
 8008690:	ea85 0204 	eor.w	r2, r5, r4
 8008694:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 8008698:	ea24 0202 	bic.w	r2, r4, r2
 800869c:	3b04      	subs	r3, #4
 800869e:	1d34      	adds	r4, r6, #4
 80086a0:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 80086a4:	4630      	mov	r0, r6
 80086a6:	d103      	bne.n	80086b0 <memchr+0xe4>
 80086a8:	3b04      	subs	r3, #4
 80086aa:	2b03      	cmp	r3, #3
 80086ac:	d8e3      	bhi.n	8008676 <memchr+0xaa>
 80086ae:	4620      	mov	r0, r4
 80086b0:	1e5d      	subs	r5, r3, #1
 80086b2:	b323      	cbz	r3, 80086fe <memchr+0x132>
 80086b4:	7803      	ldrb	r3, [r0, #0]
 80086b6:	428b      	cmp	r3, r1
 80086b8:	d0a0      	beq.n	80085fc <memchr+0x30>
 80086ba:	1c43      	adds	r3, r0, #1
 80086bc:	2200      	movs	r2, #0
 80086be:	07e8      	lsls	r0, r5, #31
 80086c0:	d514      	bpl.n	80086ec <memchr+0x120>
 80086c2:	4618      	mov	r0, r3
 80086c4:	2201      	movs	r2, #1
 80086c6:	7804      	ldrb	r4, [r0, #0]
 80086c8:	3301      	adds	r3, #1
 80086ca:	428c      	cmp	r4, r1
 80086cc:	d096      	beq.n	80085fc <memchr+0x30>
 80086ce:	4295      	cmp	r5, r2
 80086d0:	4618      	mov	r0, r3
 80086d2:	f103 0401 	add.w	r4, r3, #1
 80086d6:	f102 0202 	add.w	r2, r2, #2
 80086da:	d00e      	beq.n	80086fa <memchr+0x12e>
 80086dc:	781b      	ldrb	r3, [r3, #0]
 80086de:	428b      	cmp	r3, r1
 80086e0:	d08c      	beq.n	80085fc <memchr+0x30>
 80086e2:	1c63      	adds	r3, r4, #1
 80086e4:	4620      	mov	r0, r4
 80086e6:	7824      	ldrb	r4, [r4, #0]
 80086e8:	428c      	cmp	r4, r1
 80086ea:	d087      	beq.n	80085fc <memchr+0x30>
 80086ec:	4295      	cmp	r5, r2
 80086ee:	4618      	mov	r0, r3
 80086f0:	f103 0401 	add.w	r4, r3, #1
 80086f4:	f102 0202 	add.w	r2, r2, #2
 80086f8:	d1f0      	bne.n	80086dc <memchr+0x110>
 80086fa:	2000      	movs	r0, #0
 80086fc:	e77e      	b.n	80085fc <memchr+0x30>
 80086fe:	4618      	mov	r0, r3
 8008700:	e77c      	b.n	80085fc <memchr+0x30>
 8008702:	4613      	mov	r3, r2
 8008704:	e792      	b.n	800862c <memchr+0x60>
 8008706:	4610      	mov	r0, r2
 8008708:	e778      	b.n	80085fc <memchr+0x30>
 800870a:	bf00      	nop

0800870c <memcmp>:
 800870c:	2a03      	cmp	r2, #3
 800870e:	b4f0      	push	{r4, r5, r6, r7}
 8008710:	d931      	bls.n	8008776 <memcmp+0x6a>
 8008712:	ea41 0300 	orr.w	r3, r1, r0
 8008716:	079c      	lsls	r4, r3, #30
 8008718:	d12e      	bne.n	8008778 <memcmp+0x6c>
 800871a:	6806      	ldr	r6, [r0, #0]
 800871c:	680f      	ldr	r7, [r1, #0]
 800871e:	1f15      	subs	r5, r2, #4
 8008720:	1d03      	adds	r3, r0, #4
 8008722:	1d0c      	adds	r4, r1, #4
 8008724:	42be      	cmp	r6, r7
 8008726:	f3c5 0c80 	ubfx	ip, r5, #2, #1
 800872a:	d124      	bne.n	8008776 <memcmp+0x6a>
 800872c:	2d03      	cmp	r5, #3
 800872e:	462a      	mov	r2, r5
 8008730:	d91f      	bls.n	8008772 <memcmp+0x66>
 8008732:	f1bc 0f00 	cmp.w	ip, #0
 8008736:	d008      	beq.n	800874a <memcmp+0x3e>
 8008738:	6825      	ldr	r5, [r4, #0]
 800873a:	681e      	ldr	r6, [r3, #0]
 800873c:	4621      	mov	r1, r4
 800873e:	4618      	mov	r0, r3
 8008740:	3404      	adds	r4, #4
 8008742:	3304      	adds	r3, #4
 8008744:	42ae      	cmp	r6, r5
 8008746:	d011      	beq.n	800876c <memcmp+0x60>
 8008748:	e015      	b.n	8008776 <memcmp+0x6a>
 800874a:	4618      	mov	r0, r3
 800874c:	4621      	mov	r1, r4
 800874e:	6823      	ldr	r3, [r4, #0]
 8008750:	6804      	ldr	r4, [r0, #0]
 8008752:	1d05      	adds	r5, r0, #4
 8008754:	1d0e      	adds	r6, r1, #4
 8008756:	429c      	cmp	r4, r3
 8008758:	d10d      	bne.n	8008776 <memcmp+0x6a>
 800875a:	4628      	mov	r0, r5
 800875c:	4631      	mov	r1, r6
 800875e:	6835      	ldr	r5, [r6, #0]
 8008760:	6806      	ldr	r6, [r0, #0]
 8008762:	3a04      	subs	r2, #4
 8008764:	1d03      	adds	r3, r0, #4
 8008766:	1d0c      	adds	r4, r1, #4
 8008768:	42ae      	cmp	r6, r5
 800876a:	d104      	bne.n	8008776 <memcmp+0x6a>
 800876c:	3a04      	subs	r2, #4
 800876e:	2a03      	cmp	r2, #3
 8008770:	d8eb      	bhi.n	800874a <memcmp+0x3e>
 8008772:	4621      	mov	r1, r4
 8008774:	4618      	mov	r0, r3
 8008776:	b31a      	cbz	r2, 80087c0 <memcmp+0xb4>
 8008778:	7803      	ldrb	r3, [r0, #0]
 800877a:	780c      	ldrb	r4, [r1, #0]
 800877c:	42a3      	cmp	r3, r4
 800877e:	d10a      	bne.n	8008796 <memcmp+0x8a>
 8008780:	1e55      	subs	r5, r2, #1
 8008782:	2200      	movs	r2, #0
 8008784:	07eb      	lsls	r3, r5, #31
 8008786:	d514      	bpl.n	80087b2 <memcmp+0xa6>
 8008788:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 800878c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008790:	2201      	movs	r2, #1
 8008792:	42a3      	cmp	r3, r4
 8008794:	d00d      	beq.n	80087b2 <memcmp+0xa6>
 8008796:	1b18      	subs	r0, r3, r4
 8008798:	e010      	b.n	80087bc <memcmp+0xb0>
 800879a:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 800879e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80087a2:	42a3      	cmp	r3, r4
 80087a4:	d1f7      	bne.n	8008796 <memcmp+0x8a>
 80087a6:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 80087aa:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80087ae:	42a3      	cmp	r3, r4
 80087b0:	d1f1      	bne.n	8008796 <memcmp+0x8a>
 80087b2:	42aa      	cmp	r2, r5
 80087b4:	f102 0202 	add.w	r2, r2, #2
 80087b8:	d1ef      	bne.n	800879a <memcmp+0x8e>
 80087ba:	2000      	movs	r0, #0
 80087bc:	bcf0      	pop	{r4, r5, r6, r7}
 80087be:	4770      	bx	lr
 80087c0:	4610      	mov	r0, r2
 80087c2:	e7fb      	b.n	80087bc <memcmp+0xb0>

080087c4 <strchr>:
 80087c4:	b2c9      	uxtb	r1, r1
 80087c6:	b4f0      	push	{r4, r5, r6, r7}
 80087c8:	2900      	cmp	r1, #0
 80087ca:	d04b      	beq.n	8008864 <strchr+0xa0>
 80087cc:	0782      	lsls	r2, r0, #30
 80087ce:	d00f      	beq.n	80087f0 <strchr+0x2c>
 80087d0:	7802      	ldrb	r2, [r0, #0]
 80087d2:	2a00      	cmp	r2, #0
 80087d4:	d071      	beq.n	80088ba <strchr+0xf6>
 80087d6:	4291      	cmp	r1, r2
 80087d8:	d042      	beq.n	8008860 <strchr+0x9c>
 80087da:	1c43      	adds	r3, r0, #1
 80087dc:	e005      	b.n	80087ea <strchr+0x26>
 80087de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80087e2:	2a00      	cmp	r2, #0
 80087e4:	d03b      	beq.n	800885e <strchr+0x9a>
 80087e6:	4291      	cmp	r1, r2
 80087e8:	d03a      	beq.n	8008860 <strchr+0x9c>
 80087ea:	079a      	lsls	r2, r3, #30
 80087ec:	4618      	mov	r0, r3
 80087ee:	d1f6      	bne.n	80087de <strchr+0x1a>
 80087f0:	6803      	ldr	r3, [r0, #0]
 80087f2:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 80087f6:	ea22 0203 	bic.w	r2, r2, r3
 80087fa:	ea41 2701 	orr.w	r7, r1, r1, lsl #8
 80087fe:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8008802:	ea47 4707 	orr.w	r7, r7, r7, lsl #16
 8008806:	d11c      	bne.n	8008842 <strchr+0x7e>
 8008808:	407b      	eors	r3, r7
 800880a:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 800880e:	ea22 0303 	bic.w	r3, r2, r3
 8008812:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 8008816:	d114      	bne.n	8008842 <strchr+0x7e>
 8008818:	1d02      	adds	r2, r0, #4
 800881a:	e002      	b.n	8008822 <strchr+0x5e>
 800881c:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 8008820:	d10f      	bne.n	8008842 <strchr+0x7e>
 8008822:	4610      	mov	r0, r2
 8008824:	f852 3b04 	ldr.w	r3, [r2], #4
 8008828:	f1a3 3601 	sub.w	r6, r3, #16843009	; 0x1010101
 800882c:	ea87 0403 	eor.w	r4, r7, r3
 8008830:	ea26 0303 	bic.w	r3, r6, r3
 8008834:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
 8008838:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 800883c:	ea25 0404 	bic.w	r4, r5, r4
 8008840:	d0ec      	beq.n	800881c <strchr+0x58>
 8008842:	7802      	ldrb	r2, [r0, #0]
 8008844:	2a00      	cmp	r2, #0
 8008846:	d038      	beq.n	80088ba <strchr+0xf6>
 8008848:	4291      	cmp	r1, r2
 800884a:	d009      	beq.n	8008860 <strchr+0x9c>
 800884c:	1c43      	adds	r3, r0, #1
 800884e:	e001      	b.n	8008854 <strchr+0x90>
 8008850:	4291      	cmp	r1, r2
 8008852:	d005      	beq.n	8008860 <strchr+0x9c>
 8008854:	4618      	mov	r0, r3
 8008856:	f813 2b01 	ldrb.w	r2, [r3], #1
 800885a:	2a00      	cmp	r2, #0
 800885c:	d1f8      	bne.n	8008850 <strchr+0x8c>
 800885e:	4610      	mov	r0, r2
 8008860:	bcf0      	pop	{r4, r5, r6, r7}
 8008862:	4770      	bx	lr
 8008864:	0783      	lsls	r3, r0, #30
 8008866:	d00b      	beq.n	8008880 <strchr+0xbc>
 8008868:	7802      	ldrb	r2, [r0, #0]
 800886a:	2a00      	cmp	r2, #0
 800886c:	d0f8      	beq.n	8008860 <strchr+0x9c>
 800886e:	1c43      	adds	r3, r0, #1
 8008870:	e003      	b.n	800887a <strchr+0xb6>
 8008872:	7801      	ldrb	r1, [r0, #0]
 8008874:	3301      	adds	r3, #1
 8008876:	2900      	cmp	r1, #0
 8008878:	d0f2      	beq.n	8008860 <strchr+0x9c>
 800887a:	0799      	lsls	r1, r3, #30
 800887c:	4618      	mov	r0, r3
 800887e:	d1f8      	bne.n	8008872 <strchr+0xae>
 8008880:	6801      	ldr	r1, [r0, #0]
 8008882:	f1a1 3301 	sub.w	r3, r1, #16843009	; 0x1010101
 8008886:	ea23 0201 	bic.w	r2, r3, r1
 800888a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800888e:	d10a      	bne.n	80088a6 <strchr+0xe2>
 8008890:	1d03      	adds	r3, r0, #4
 8008892:	4618      	mov	r0, r3
 8008894:	f853 1b04 	ldr.w	r1, [r3], #4
 8008898:	f1a1 3401 	sub.w	r4, r1, #16843009	; 0x1010101
 800889c:	ea24 0201 	bic.w	r2, r4, r1
 80088a0:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 80088a4:	d0f5      	beq.n	8008892 <strchr+0xce>
 80088a6:	7803      	ldrb	r3, [r0, #0]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d0d9      	beq.n	8008860 <strchr+0x9c>
 80088ac:	1c41      	adds	r1, r0, #1
 80088ae:	4608      	mov	r0, r1
 80088b0:	3101      	adds	r1, #1
 80088b2:	7802      	ldrb	r2, [r0, #0]
 80088b4:	2a00      	cmp	r2, #0
 80088b6:	d1fa      	bne.n	80088ae <strchr+0xea>
 80088b8:	e7d2      	b.n	8008860 <strchr+0x9c>
 80088ba:	4610      	mov	r0, r2
 80088bc:	e7d0      	b.n	8008860 <strchr+0x9c>
 80088be:	bf00      	nop
