{
	// Place your snippets for verilog here. Each snippet is defined under a snippet name and has a prefix, body and 
	// description. The prefix is what is used to trigger the snippet and the body will be expanded and inserted. Possible variables are:
	// $1, $2 for tab stops, $0 for the final cursor position, and ${1:label}, ${2:another} for placeholders. Placeholders with the 
	// same ids are connected.
	// Example:
	// "Print to console": {
	// 	"prefix": "log",
	// 	"body": [
	// 		"console.log('$1');",
	// 		"$2"
	// 	],
	// 	"description": "Log output to console"
	// }
	"Header-0": {
		"prefix": "header_Company",
		"body": [
			"//////////////////////////////////////////////////////////////////////////////////",
			"// Company: Concemed",
			"// Engineer: Alfred Wen",
			"//",
			"// Create Date: $CURRENT_YEAR/$CURRENT_MONTH/$CURRENT_DATE $CURRENT_HOUR:$CURRENT_MINUTE:$CURRENT_SECOND",
			"// Design Name: $TM_FILENAME",
			"// Module Name: ",
			"// Project Name: ",
			"// Target Devices: xcku060-ffva1156-2-i / xc7a35tcsg325-1",
			"// Tool Versions: Vivado 2021.1",
			"// Description:",
			"//",
			"// Dependencies:",
			"//",
			"// Revision:",
			"// Revision 0.01 - File Created",
			"// Additional Comments:",
			"//",
			"//////////////////////////////////////////////////////////////////////////////////"
		],
		"description": "Company Header"
	},
	"Header-1": {
		"prefix": "Header_Personal",
		"body": [
			"//***********************************************************************//",
			"//*  File           : $TM_FILENAME                                         ",
			"//*  Module Name    :                                                      ",
			"//*  Revision       :                                                      ",
			"//*  Model          :                                                      ",
			"//*                                                                        ",
			"//*  Description    :                                                      ",
			"//*                                                                        ",
			"//*                                                                        ",
			"//*                                                                        ",
			"//*  Designer       : Alfred Wen                                           ",
			"//*  Create Date    : $CURRENT_YEAR/$CURRENT_MONTH/$CURRENT_DATE $CURRENT_HOUR:$CURRENT_MINUTE:$CURRENT_SECOND",
			"//*  Rev        Author        Date        Modification                     ",
			"//*  ---       ---------    ---------     ---------------                  ",
			"//*                                                                        ",
			"//*                                                                        ",
			"//*************************************************************************//"
		],
		"description": "Personal Header"
	},
	"Comment-0": {
		"prefix": "Description_Function",
		"body": [
			"//***************************************************************************",
			"// Description",
			"//***************************************************************************"
		],
		"description": "Description of Function"
	},
	"Comment-1": {
		"prefix": "Description_Signal",
		"body": [
			"//--------------------------------------------------------------------------//",
			"// Description",
			"//--------------------------------------------------------------------------//"
		],
		"description": "Description of group signals"
	},
	"Comment-2": {
		"prefix": "Description_Instantiation",
		"body": [
			"//***************************************************************************",
			"// Instantiation",
			"//***************************************************************************"
		],
		"description": "Description of Instantiation"
	},
	"Module-0": {
		"prefix": "MyModule_WithoutParams",
		"body": [
			"module $TM_FILENAME_BASE (",
			"input clk_in,",
			"input rst_n_in,",
			"output ,",
			");",
			"//--------------------------------------------------------------------------//",
			"// internal signals",
			"//--------------------------------------------------------------------------//",
			"//--------------------------------------------------------------------------//",
			"// outputs",
			"//--------------------------------------------------------------------------//",
			"//***************************************************************************",
			"// reg input signals",
			"//***************************************************************************",
			"//***************************************************************************",
			"// main function",
			"//***************************************************************************",
			"endmodule"
		],
		"description": "Submodule Template Without Parameters"
	},
	"Module-1": {
		"prefix": "MyModule_WithParams",
		"body": [
			"module $TM_FILENAME_BASE ",
			"#(",
			"parameter = ",
			")",
			"(",
			"input clk_in,",
			"input rst_n_in,",
			"output ,",
			");",
			"//--------------------------------------------------------------------------//",
			"// internal signals",
			"//--------------------------------------------------------------------------//",
			"//--------------------------------------------------------------------------//",
			"// outputs",
			"//--------------------------------------------------------------------------//",
			"//***************************************************************************",
			"// reg input signals",
			"//***************************************************************************",
			"//***************************************************************************",
			"// main function",
			"//***************************************************************************",
			"endmodule"
		],
		"description": "Submodule Template With Parameters"
	},
	"Debug-0": {
		"prefix": "Vivado_Debug",
		"body": [
			"(*mark_debug = \"true\"*)"
		],
		"description": "Vivado Debug Signals Prefix"
	},
	"alwaysblock-0": {
		"prefix": "async_submodules_always",
		"body": [
			"always@(posedge clk_in or negedge rst_n_in )begin",
			"    if (~rst_n_in) begin",
			"    end",
			"end"
		],
		"description": "alwaysblock in submodule"
	},
	"alwaysblock-1": {
		"prefix": "async_topmodules_always",
		"body": [
			"always@(posedge clk or negedge rst_n )begin",
			"    if (~rst_n) begin",
			"    end",
			"end"
		],
		"description": "alwaysblock in topmodule"
	},
	"alwaysblock-2": {
		"prefix": "sync_submodules_always",
		"body": [
			"always@(posedge clk_in)begin",
			"    if (~rst_n_in) begin",
			"    end",
			"end"
		],
		"description": "alwaysblock in submodule"
	},
	"alwaysblock-3": {
		"prefix": "sync_topmodules_always",
		"body": [
			"always@(posedge clk)begin",
			"    if (~rst_n) begin",
			"    end",
			"end"
		],
		"description": "alwaysblock in topmodule"
	},
	"alwaysblock-4": {
		"prefix": "always_cmb",
		"body": [
			" always@(*)",
			" begin",
			"",
			" end"
		],
		"description": "alwaysblock-4"
	},
	"FSM": {
		"prefix": "fsm_template",
		"body": [
		  "always@(posedge clk_in)",
		  "begin",
		  "    if (~rst_n_in)",
		  "    begin",
		  "        c_state_r <= IDLE;",
		  "    end",
		  "    else",
		  "    begin",
		  "        c_state_r <= n_state_r;",
		  "    end",
		  "end",
		  "",
		  "always @(*)",
		  "begin",
		  "    if (~rst_n_in)",
		  "    begin",
		  "        n_state_r = IDLE;",
		  "    end",
		  "    else",
		  "    begin",
		  "        case (c_state_r)",
		  "            IDLE:",
		  "            begin",
		  "",
		  "            end",
		  "            default:",
		  "            begin",
		  "                n_state_r = IDLE;",
		  "            end",
		  "        endcase",
		  "    end",
		  "end"
		],
		"description": "FSM template"
	  },
	"generate_vcd": {
		"prefix": "generate_vcd_file",
		"body": [
			"//***************************************************************************",
			"// VCD File",
			"//***************************************************************************",
			"initial",
			"begin",
			"    \\$dumpfile(\"../../../$TM_FILENAME_BASE.vcd\");",
			"    \\$dumpvars;",
			"end"
		],
		"description": "vcd file in testbench topmodule"
	},
	"generate_fsdb": {
		"prefix": "generate_fsdb_file",
		"body": [
			"//***************************************************************************",
			"// fsdb File",
			"//***************************************************************************",
			"initial",
			"begin",
			"    \\$fsdbDumpfile(\"../../../$TM_FILENAME_BASE.fsdb\");",
			"    \\$fsdbDumpvars;",
			"end"
		],
		"description": "fsdb file in testbench topmodule"
	},
	"generate pixel counter": {
		"prefix": "pixel_cnt_r",
		"body": [
			"always@(posedge clk_in)",
			"begin",
			"    if (~rst_n_in)",
			"    begin",
			"        pixel_cnt_r <= 12'd0;",
			"    end",
			"    else if (line_end)",
			"    begin",
			"        pixel_cnt_r <= 12'd0;",
			"    end",
			"    else if (data_valid)",
			"    begin",
			"        pixel_cnt_r <= pixel_cnt_r + 1'd1;",
			"    end",
			"    else",
			"    begin",
			"        pixel_cnt_r <= pixel_cnt_r;",
			"    end",
			"end",
			""
		],
		"description": "generate pixel counter (1080p)"
	},
	"generate line counter": {
		"prefix": "line_cnt_r",
		"body": [
			"always@(posedge clk_in)",
			"begin",
			"    if (~rst_n_in)",
			"    begin",
			"        line_cnt_r <= 12'd0;",
			"    end",
			"    else if (frame_end)",
			"    begin",
			"        line_cnt_r <= 12'd0;",
			"    end",
			"    else if (line_end)",
			"    begin",
			"        line_cnt_r <= line_cnt_r + 1'd1;",
			"    end",
			"    else",
			"    begin",
			"        line_cnt_r <= line_cnt_r;",
			"    end",
			"end",
			"",
			""
		],
		"description": "generate line counter"
	},
	"do_file_gen": {
		"prefix": "do_file",
		"body": [
			"#清空命令窗口",
			".main clear",
			"",
			"#退出当前仿真",
			"quit -sim",
			"",
			"#创建工作库(work为工作库名称)",
			"vlib work",
			"",
			"#映射工作库(将创建的工作库与已有的库地址做连接，前一个work为创建工作库名称，后一个work为库地址)",
			"vmap work work",
			"",
			"#编译工程中的.v文件",
			"#vlog \"../rtl/memory.sv\"",
			"vlog \"\"",
			"",
			"#运行仿真 work.tb_top",
			"vsim -voptargs=+acc work.",
			"",
			"#设置时间精度(e.g 1ns)",
			"#vsim work .axis_verify_tb -t 1ns",
			"",
			"#添加指定信号",
			"# add wave -r /*",
			"",
			"#添加顶层所有的信号",
			"#Set the window types",
			"",
			"# 打开波形窗口",
			"#view wave",
			"#do wave.do",
			"#view structure",
			"",
			"# 打开信号窗口",
			"#view signals",
			"",
			"#运行xxms",
			"run 200us",
			"",
			"quit -sim"
		],
		"description": "do_file_gen"
	}
	// "do_file": {
	// 	"prefix": "log",
	// 	"body": [
	// 		"console.log('$1');",
	// 		"$2"
	// 	],
	// 	"description": "Log output to console"
	// }
	// "FSM": {
	// 	"prefix": "log",
	// 	"body": [
	// 		"console.log('$1');",
	// 		"$2"
	// 	],
	// 	"description": "Log output to console"
	// }
}