ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccgTnMVP.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.Error_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	Error_Handler
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	Error_Handler:
  27              	.LFB135:
  28              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "spi.h"
  23:Core/Src/main.c **** #include "usart.h"
  24:Core/Src/main.c **** #include "gpio.h"
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  27:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  28:Core/Src/main.c **** #include "NRF24L01.h"
  29:Core/Src/main.c **** /* USER CODE END Includes */
  30:Core/Src/main.c **** 
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccgTnMVP.s 			page 2


  31:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  32:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* USER CODE END PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PD */
  38:Core/Src/main.c **** /* USER CODE END PD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/main.c **** /* USER CODE BEGIN PM */
  42:Core/Src/main.c **** uint8_t tx_buf[33] = "Master";
  43:Core/Src/main.c **** /* USER CODE END PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE BEGIN PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE END PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  52:Core/Src/main.c **** void SystemClock_Config(void);
  53:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  58:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /**
  63:Core/Src/main.c ****   * @brief  The application entry point.
  64:Core/Src/main.c ****   * @retval int
  65:Core/Src/main.c ****   */
  66:Core/Src/main.c **** int main(void)
  67:Core/Src/main.c **** {
  68:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c ****   /* USER CODE END 1 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  75:Core/Src/main.c ****   HAL_Init();
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE END Init */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* Configure the system clock */
  82:Core/Src/main.c ****   SystemClock_Config();
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE END SysInit */
  87:Core/Src/main.c **** 
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccgTnMVP.s 			page 3


  88:Core/Src/main.c ****   /* Initialize all configured peripherals */
  89:Core/Src/main.c ****   MX_GPIO_Init();
  90:Core/Src/main.c ****   MX_USART1_UART_Init();
  91:Core/Src/main.c ****   MX_SPI2_Init();
  92:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  93:Core/Src/main.c ****   
  94:Core/Src/main.c ****   while(NRF24L01_Check())
  95:Core/Src/main.c **** 	{
  96:Core/Src/main.c ****     printf("Can not find NRF24L01!\r\n"); 
  97:Core/Src/main.c **** 		HAL_Delay(1000);
  98:Core/Src/main.c **** 	}
  99:Core/Src/main.c ****   printf("Connect to NRF24L01 Successfully!\r\n");
 100:Core/Src/main.c ****   
 101:Core/Src/main.c ****   /* USER CODE END 2 */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* Infinite loop */
 104:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 105:Core/Src/main.c ****   while (1)
 106:Core/Src/main.c ****   {
 107:Core/Src/main.c ****     /* USER CODE END WHILE */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****     NRF24L01_TX_Mode(0);
 112:Core/Src/main.c ****     if(NRF24L01_TxPacket(tx_buf) == TX_OK) printf("Address 0 TX Success.\r\n");
 113:Core/Src/main.c ****     else printf("Address 0 TX Fail.\r\n");
 114:Core/Src/main.c ****     HAL_Delay(1000);
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****     NRF24L01_TX_Mode(1);
 117:Core/Src/main.c ****     if(NRF24L01_TxPacket(tx_buf) == TX_OK) printf("Address 1 TX Success.\r\n");
 118:Core/Src/main.c ****     else printf("Address 1 TX Fail.\r\n");
 119:Core/Src/main.c ****     HAL_Delay(1000);
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****     NRF24L01_TX_Mode(2);
 122:Core/Src/main.c ****     if(NRF24L01_TxPacket(tx_buf) == TX_OK) printf("Address 2 TX Success.\r\n");
 123:Core/Src/main.c ****     else printf("Address 2 TX Fail.\r\n");
 124:Core/Src/main.c ****     HAL_Delay(1000);
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   
 127:Core/Src/main.c ****     NRF24L01_TX_Mode(3);
 128:Core/Src/main.c ****     if(NRF24L01_TxPacket(tx_buf) == TX_OK) printf("Address 3 TX Success.\r\n");
 129:Core/Src/main.c ****     else printf("Address 3 TX Fail.\r\n");
 130:Core/Src/main.c ****     HAL_Delay(1000);
 131:Core/Src/main.c ****   
 132:Core/Src/main.c ****   }
 133:Core/Src/main.c ****   /* USER CODE END 3 */
 134:Core/Src/main.c **** }
 135:Core/Src/main.c **** 
 136:Core/Src/main.c **** /**
 137:Core/Src/main.c ****   * @brief System Clock Configuration
 138:Core/Src/main.c ****   * @retval None
 139:Core/Src/main.c ****   */
 140:Core/Src/main.c **** void SystemClock_Config(void)
 141:Core/Src/main.c **** {
 142:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 143:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 144:Core/Src/main.c **** 
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccgTnMVP.s 			page 4


 145:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 146:Core/Src/main.c ****   */
 147:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 148:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 149:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 150:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 151:Core/Src/main.c ****   */
 152:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 153:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 144;
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 160:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 161:Core/Src/main.c ****   {
 162:Core/Src/main.c ****     Error_Handler();
 163:Core/Src/main.c ****   }
 164:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 165:Core/Src/main.c ****   */
 166:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 167:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 168:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 169:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 170:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 171:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 174:Core/Src/main.c ****   {
 175:Core/Src/main.c ****     Error_Handler();
 176:Core/Src/main.c ****   }
 177:Core/Src/main.c **** }
 178:Core/Src/main.c **** 
 179:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 180:Core/Src/main.c **** 
 181:Core/Src/main.c **** /* USER CODE END 4 */
 182:Core/Src/main.c **** 
 183:Core/Src/main.c **** /**
 184:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 185:Core/Src/main.c ****   * @retval None
 186:Core/Src/main.c ****   */
 187:Core/Src/main.c **** void Error_Handler(void)
 188:Core/Src/main.c **** {
  29              		.loc 1 188 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 189:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 190:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 191:Core/Src/main.c ****   __disable_irq();
  35              		.loc 1 191 3 view .LVU1
  36              	.LBB4:
  37              	.LBI4:
  38              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccgTnMVP.s 			page 5


   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccgTnMVP.s 			page 6


  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccgTnMVP.s 			page 7


 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  39              		.loc 2 140 27 view .LVU2
  40              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  41              		.loc 2 142 3 view .LVU3
  42              		.syntax unified
  43              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  44 0000 72B6     		cpsid i
  45              	@ 0 "" 2
  46              		.thumb
  47              		.syntax unified
  48              	.L2:
  49              	.LBE5:
  50              	.LBE4:
 192:Core/Src/main.c ****   while (1)
  51              		.loc 1 192 3 discriminator 1 view .LVU4
 193:Core/Src/main.c ****   {
 194:Core/Src/main.c ****   }
  52              		.loc 1 194 3 discriminator 1 view .LVU5
 192:Core/Src/main.c ****   while (1)
  53              		.loc 1 192 9 discriminator 1 view .LVU6
  54 0002 FEE7     		b	.L2
  55              		.cfi_endproc
  56              	.LFE135:
  58              		.section	.text.SystemClock_Config,"ax",%progbits
  59              		.align	1
  60              		.global	SystemClock_Config
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  64              		.fpu fpv4-sp-d16
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccgTnMVP.s 			page 8


  66              	SystemClock_Config:
  67              	.LFB134:
 141:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  68              		.loc 1 141 1 view -0
  69              		.cfi_startproc
  70              		@ args = 0, pretend = 0, frame = 80
  71              		@ frame_needed = 0, uses_anonymous_args = 0
  72 0000 00B5     		push	{lr}
  73              	.LCFI0:
  74              		.cfi_def_cfa_offset 4
  75              		.cfi_offset 14, -4
  76 0002 95B0     		sub	sp, sp, #84
  77              	.LCFI1:
  78              		.cfi_def_cfa_offset 88
 142:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  79              		.loc 1 142 3 view .LVU8
 142:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  80              		.loc 1 142 22 is_stmt 0 view .LVU9
  81 0004 3022     		movs	r2, #48
  82 0006 0021     		movs	r1, #0
  83 0008 08A8     		add	r0, sp, #32
  84 000a FFF7FEFF 		bl	memset
  85              	.LVL0:
 143:Core/Src/main.c **** 
  86              		.loc 1 143 3 is_stmt 1 view .LVU10
 143:Core/Src/main.c **** 
  87              		.loc 1 143 22 is_stmt 0 view .LVU11
  88 000e 0023     		movs	r3, #0
  89 0010 0393     		str	r3, [sp, #12]
  90 0012 0493     		str	r3, [sp, #16]
  91 0014 0593     		str	r3, [sp, #20]
  92 0016 0693     		str	r3, [sp, #24]
  93 0018 0793     		str	r3, [sp, #28]
 147:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
  94              		.loc 1 147 3 is_stmt 1 view .LVU12
  95              	.LBB6:
 147:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
  96              		.loc 1 147 3 view .LVU13
  97 001a 0193     		str	r3, [sp, #4]
 147:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
  98              		.loc 1 147 3 view .LVU14
  99 001c 204A     		ldr	r2, .L9
 100 001e 116C     		ldr	r1, [r2, #64]
 101 0020 41F08051 		orr	r1, r1, #268435456
 102 0024 1164     		str	r1, [r2, #64]
 147:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 103              		.loc 1 147 3 view .LVU15
 104 0026 126C     		ldr	r2, [r2, #64]
 105 0028 02F08052 		and	r2, r2, #268435456
 106 002c 0192     		str	r2, [sp, #4]
 147:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 107              		.loc 1 147 3 view .LVU16
 108 002e 019A     		ldr	r2, [sp, #4]
 109              	.LBE6:
 147:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 110              		.loc 1 147 3 view .LVU17
 148:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccgTnMVP.s 			page 9


 111              		.loc 1 148 3 view .LVU18
 112              	.LBB7:
 148:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 113              		.loc 1 148 3 view .LVU19
 114 0030 0293     		str	r3, [sp, #8]
 148:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 115              		.loc 1 148 3 view .LVU20
 116 0032 1C4A     		ldr	r2, .L9+4
 117 0034 1368     		ldr	r3, [r2]
 118 0036 23F44043 		bic	r3, r3, #49152
 119 003a 43F40043 		orr	r3, r3, #32768
 120 003e 1360     		str	r3, [r2]
 148:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 121              		.loc 1 148 3 view .LVU21
 122 0040 1368     		ldr	r3, [r2]
 123 0042 03F44043 		and	r3, r3, #49152
 124 0046 0293     		str	r3, [sp, #8]
 148:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 125              		.loc 1 148 3 view .LVU22
 126 0048 029B     		ldr	r3, [sp, #8]
 127              	.LBE7:
 148:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 128              		.loc 1 148 3 view .LVU23
 152:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 129              		.loc 1 152 3 view .LVU24
 152:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 130              		.loc 1 152 36 is_stmt 0 view .LVU25
 131 004a 0123     		movs	r3, #1
 132 004c 0893     		str	r3, [sp, #32]
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 133              		.loc 1 153 3 is_stmt 1 view .LVU26
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 134              		.loc 1 153 30 is_stmt 0 view .LVU27
 135 004e 4FF48033 		mov	r3, #65536
 136 0052 0993     		str	r3, [sp, #36]
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 137              		.loc 1 154 3 is_stmt 1 view .LVU28
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 138              		.loc 1 154 34 is_stmt 0 view .LVU29
 139 0054 0223     		movs	r3, #2
 140 0056 0E93     		str	r3, [sp, #56]
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 141              		.loc 1 155 3 is_stmt 1 view .LVU30
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 142              		.loc 1 155 35 is_stmt 0 view .LVU31
 143 0058 4FF48002 		mov	r2, #4194304
 144 005c 0F92     		str	r2, [sp, #60]
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 144;
 145              		.loc 1 156 3 is_stmt 1 view .LVU32
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 144;
 146              		.loc 1 156 30 is_stmt 0 view .LVU33
 147 005e 1922     		movs	r2, #25
 148 0060 1092     		str	r2, [sp, #64]
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 149              		.loc 1 157 3 is_stmt 1 view .LVU34
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 150              		.loc 1 157 30 is_stmt 0 view .LVU35
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccgTnMVP.s 			page 10


 151 0062 9022     		movs	r2, #144
 152 0064 1192     		str	r2, [sp, #68]
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 153              		.loc 1 158 3 is_stmt 1 view .LVU36
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 154              		.loc 1 158 30 is_stmt 0 view .LVU37
 155 0066 1293     		str	r3, [sp, #72]
 159:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 156              		.loc 1 159 3 is_stmt 1 view .LVU38
 159:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 157              		.loc 1 159 30 is_stmt 0 view .LVU39
 158 0068 0423     		movs	r3, #4
 159 006a 1393     		str	r3, [sp, #76]
 160:Core/Src/main.c ****   {
 160              		.loc 1 160 3 is_stmt 1 view .LVU40
 160:Core/Src/main.c ****   {
 161              		.loc 1 160 7 is_stmt 0 view .LVU41
 162 006c 08A8     		add	r0, sp, #32
 163 006e FFF7FEFF 		bl	HAL_RCC_OscConfig
 164              	.LVL1:
 160:Core/Src/main.c ****   {
 165              		.loc 1 160 6 view .LVU42
 166 0072 80B9     		cbnz	r0, .L7
 166:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 167              		.loc 1 166 3 is_stmt 1 view .LVU43
 166:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 168              		.loc 1 166 31 is_stmt 0 view .LVU44
 169 0074 0F23     		movs	r3, #15
 170 0076 0393     		str	r3, [sp, #12]
 168:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 171              		.loc 1 168 3 is_stmt 1 view .LVU45
 168:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 172              		.loc 1 168 34 is_stmt 0 view .LVU46
 173 0078 0221     		movs	r1, #2
 174 007a 0491     		str	r1, [sp, #16]
 169:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 175              		.loc 1 169 3 is_stmt 1 view .LVU47
 169:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 176              		.loc 1 169 35 is_stmt 0 view .LVU48
 177 007c 0023     		movs	r3, #0
 178 007e 0593     		str	r3, [sp, #20]
 170:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 179              		.loc 1 170 3 is_stmt 1 view .LVU49
 170:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 180              		.loc 1 170 36 is_stmt 0 view .LVU50
 181 0080 4FF48053 		mov	r3, #4096
 182 0084 0693     		str	r3, [sp, #24]
 171:Core/Src/main.c **** 
 183              		.loc 1 171 3 is_stmt 1 view .LVU51
 171:Core/Src/main.c **** 
 184              		.loc 1 171 36 is_stmt 0 view .LVU52
 185 0086 0793     		str	r3, [sp, #28]
 173:Core/Src/main.c ****   {
 186              		.loc 1 173 3 is_stmt 1 view .LVU53
 173:Core/Src/main.c ****   {
 187              		.loc 1 173 7 is_stmt 0 view .LVU54
 188 0088 03A8     		add	r0, sp, #12
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccgTnMVP.s 			page 11


 189 008a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 190              	.LVL2:
 173:Core/Src/main.c ****   {
 191              		.loc 1 173 6 view .LVU55
 192 008e 20B9     		cbnz	r0, .L8
 177:Core/Src/main.c **** 
 193              		.loc 1 177 1 view .LVU56
 194 0090 15B0     		add	sp, sp, #84
 195              	.LCFI2:
 196              		.cfi_remember_state
 197              		.cfi_def_cfa_offset 4
 198              		@ sp needed
 199 0092 5DF804FB 		ldr	pc, [sp], #4
 200              	.L7:
 201              	.LCFI3:
 202              		.cfi_restore_state
 162:Core/Src/main.c ****   }
 203              		.loc 1 162 5 is_stmt 1 view .LVU57
 204 0096 FFF7FEFF 		bl	Error_Handler
 205              	.LVL3:
 206              	.L8:
 175:Core/Src/main.c ****   }
 207              		.loc 1 175 5 view .LVU58
 208 009a FFF7FEFF 		bl	Error_Handler
 209              	.LVL4:
 210              	.L10:
 211 009e 00BF     		.align	2
 212              	.L9:
 213 00a0 00380240 		.word	1073887232
 214 00a4 00700040 		.word	1073770496
 215              		.cfi_endproc
 216              	.LFE134:
 218              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 219              		.align	2
 220              	.LC0:
 221 0000 43616E20 		.ascii	"Can not find NRF24L01!\015\000"
 221      6E6F7420 
 221      66696E64 
 221      204E5246 
 221      32344C30 
 222              		.align	2
 223              	.LC1:
 224 0018 436F6E6E 		.ascii	"Connect to NRF24L01 Successfully!\015\000"
 224      65637420 
 224      746F204E 
 224      52463234 
 224      4C303120 
 225 003b 00       		.align	2
 226              	.LC2:
 227 003c 41646472 		.ascii	"Address 0 TX Success.\015\000"
 227      65737320 
 227      30205458 
 227      20537563 
 227      63657373 
 228 0053 00       		.align	2
 229              	.LC3:
 230 0054 41646472 		.ascii	"Address 0 TX Fail.\015\000"
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccgTnMVP.s 			page 12


 230      65737320 
 230      30205458 
 230      20466169 
 230      6C2E0D00 
 231              		.align	2
 232              	.LC4:
 233 0068 41646472 		.ascii	"Address 1 TX Success.\015\000"
 233      65737320 
 233      31205458 
 233      20537563 
 233      63657373 
 234 007f 00       		.align	2
 235              	.LC5:
 236 0080 41646472 		.ascii	"Address 1 TX Fail.\015\000"
 236      65737320 
 236      31205458 
 236      20466169 
 236      6C2E0D00 
 237              		.align	2
 238              	.LC6:
 239 0094 41646472 		.ascii	"Address 2 TX Success.\015\000"
 239      65737320 
 239      32205458 
 239      20537563 
 239      63657373 
 240 00ab 00       		.align	2
 241              	.LC7:
 242 00ac 41646472 		.ascii	"Address 2 TX Fail.\015\000"
 242      65737320 
 242      32205458 
 242      20466169 
 242      6C2E0D00 
 243              		.align	2
 244              	.LC8:
 245 00c0 41646472 		.ascii	"Address 3 TX Success.\015\000"
 245      65737320 
 245      33205458 
 245      20537563 
 245      63657373 
 246 00d7 00       		.align	2
 247              	.LC9:
 248 00d8 41646472 		.ascii	"Address 3 TX Fail.\015\000"
 248      65737320 
 248      33205458 
 248      20466169 
 248      6C2E0D00 
 249              		.section	.text.main,"ax",%progbits
 250              		.align	1
 251              		.global	main
 252              		.syntax unified
 253              		.thumb
 254              		.thumb_func
 255              		.fpu fpv4-sp-d16
 257              	main:
 258              	.LFB133:
  67:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 259              		.loc 1 67 1 view -0
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccgTnMVP.s 			page 13


 260              		.cfi_startproc
 261              		@ Volatile: function does not return.
 262              		@ args = 0, pretend = 0, frame = 0
 263              		@ frame_needed = 0, uses_anonymous_args = 0
 264 0000 08B5     		push	{r3, lr}
 265              	.LCFI4:
 266              		.cfi_def_cfa_offset 8
 267              		.cfi_offset 3, -8
 268              		.cfi_offset 14, -4
  75:Core/Src/main.c **** 
 269              		.loc 1 75 3 view .LVU60
 270 0002 FFF7FEFF 		bl	HAL_Init
 271              	.LVL5:
  82:Core/Src/main.c **** 
 272              		.loc 1 82 3 view .LVU61
 273 0006 FFF7FEFF 		bl	SystemClock_Config
 274              	.LVL6:
  89:Core/Src/main.c ****   MX_USART1_UART_Init();
 275              		.loc 1 89 3 view .LVU62
 276 000a FFF7FEFF 		bl	MX_GPIO_Init
 277              	.LVL7:
  90:Core/Src/main.c ****   MX_SPI2_Init();
 278              		.loc 1 90 3 view .LVU63
 279 000e FFF7FEFF 		bl	MX_USART1_UART_Init
 280              	.LVL8:
  91:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 281              		.loc 1 91 3 view .LVU64
 282 0012 FFF7FEFF 		bl	MX_SPI2_Init
 283              	.LVL9:
  94:Core/Src/main.c **** 	{
 284              		.loc 1 94 3 view .LVU65
  94:Core/Src/main.c **** 	{
 285              		.loc 1 94 8 is_stmt 0 view .LVU66
 286 0016 06E0     		b	.L12
 287              	.L13:
  96:Core/Src/main.c **** 		HAL_Delay(1000);
 288              		.loc 1 96 5 is_stmt 1 view .LVU67
 289 0018 2D48     		ldr	r0, .L27
 290 001a FFF7FEFF 		bl	puts
 291              	.LVL10:
  97:Core/Src/main.c **** 	}
 292              		.loc 1 97 3 view .LVU68
 293 001e 4FF47A70 		mov	r0, #1000
 294 0022 FFF7FEFF 		bl	HAL_Delay
 295              	.LVL11:
 296              	.L12:
  94:Core/Src/main.c **** 	{
 297              		.loc 1 94 8 view .LVU69
  94:Core/Src/main.c **** 	{
 298              		.loc 1 94 9 is_stmt 0 view .LVU70
 299 0026 FFF7FEFF 		bl	NRF24L01_Check
 300              	.LVL12:
  94:Core/Src/main.c **** 	{
 301              		.loc 1 94 8 view .LVU71
 302 002a 0028     		cmp	r0, #0
 303 002c F4D1     		bne	.L13
  99:Core/Src/main.c ****   
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccgTnMVP.s 			page 14


 304              		.loc 1 99 3 is_stmt 1 view .LVU72
 305 002e 2948     		ldr	r0, .L27+4
 306 0030 FFF7FEFF 		bl	puts
 307              	.LVL13:
 308 0034 12E0     		b	.L22
 309              	.L24:
 112:Core/Src/main.c ****     else printf("Address 0 TX Fail.\r\n");
 310              		.loc 1 112 44 discriminator 1 view .LVU73
 311 0036 2848     		ldr	r0, .L27+8
 312 0038 FFF7FEFF 		bl	puts
 313              	.LVL14:
 314 003c 19E0     		b	.L15
 315              	.L25:
 117:Core/Src/main.c ****     else printf("Address 1 TX Fail.\r\n");
 316              		.loc 1 117 44 discriminator 1 view .LVU74
 317 003e 2748     		ldr	r0, .L27+12
 318 0040 FFF7FEFF 		bl	puts
 319              	.LVL15:
 320 0044 24E0     		b	.L17
 321              	.L26:
 122:Core/Src/main.c ****     else printf("Address 2 TX Fail.\r\n");
 322              		.loc 1 122 44 discriminator 1 view .LVU75
 323 0046 2648     		ldr	r0, .L27+16
 324 0048 FFF7FEFF 		bl	puts
 325              	.LVL16:
 326 004c 2FE0     		b	.L19
 327              	.L20:
 129:Core/Src/main.c ****     HAL_Delay(1000);
 328              		.loc 1 129 10 view .LVU76
 329 004e 2548     		ldr	r0, .L27+20
 330 0050 FFF7FEFF 		bl	puts
 331              	.LVL17:
 332              	.L21:
 130:Core/Src/main.c ****   
 333              		.loc 1 130 5 view .LVU77
 334 0054 4FF47A70 		mov	r0, #1000
 335 0058 FFF7FEFF 		bl	HAL_Delay
 336              	.LVL18:
 105:Core/Src/main.c ****   {
 337              		.loc 1 105 9 view .LVU78
 338              	.L22:
 105:Core/Src/main.c ****   {
 339              		.loc 1 105 3 view .LVU79
 111:Core/Src/main.c ****     if(NRF24L01_TxPacket(tx_buf) == TX_OK) printf("Address 0 TX Success.\r\n");
 340              		.loc 1 111 5 view .LVU80
 341 005c 0020     		movs	r0, #0
 342 005e FFF7FEFF 		bl	NRF24L01_TX_Mode
 343              	.LVL19:
 112:Core/Src/main.c ****     else printf("Address 0 TX Fail.\r\n");
 344              		.loc 1 112 5 view .LVU81
 112:Core/Src/main.c ****     else printf("Address 0 TX Fail.\r\n");
 345              		.loc 1 112 8 is_stmt 0 view .LVU82
 346 0062 2148     		ldr	r0, .L27+24
 347 0064 FFF7FEFF 		bl	NRF24L01_TxPacket
 348              	.LVL20:
 112:Core/Src/main.c ****     else printf("Address 0 TX Fail.\r\n");
 349              		.loc 1 112 7 view .LVU83
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccgTnMVP.s 			page 15


 350 0068 2028     		cmp	r0, #32
 351 006a E4D0     		beq	.L24
 113:Core/Src/main.c ****     HAL_Delay(1000);
 352              		.loc 1 113 10 is_stmt 1 view .LVU84
 353 006c 1F48     		ldr	r0, .L27+28
 354 006e FFF7FEFF 		bl	puts
 355              	.LVL21:
 356              	.L15:
 114:Core/Src/main.c **** 
 357              		.loc 1 114 5 view .LVU85
 358 0072 4FF47A70 		mov	r0, #1000
 359 0076 FFF7FEFF 		bl	HAL_Delay
 360              	.LVL22:
 116:Core/Src/main.c ****     if(NRF24L01_TxPacket(tx_buf) == TX_OK) printf("Address 1 TX Success.\r\n");
 361              		.loc 1 116 5 view .LVU86
 362 007a 0120     		movs	r0, #1
 363 007c FFF7FEFF 		bl	NRF24L01_TX_Mode
 364              	.LVL23:
 117:Core/Src/main.c ****     else printf("Address 1 TX Fail.\r\n");
 365              		.loc 1 117 5 view .LVU87
 117:Core/Src/main.c ****     else printf("Address 1 TX Fail.\r\n");
 366              		.loc 1 117 8 is_stmt 0 view .LVU88
 367 0080 1948     		ldr	r0, .L27+24
 368 0082 FFF7FEFF 		bl	NRF24L01_TxPacket
 369              	.LVL24:
 117:Core/Src/main.c ****     else printf("Address 1 TX Fail.\r\n");
 370              		.loc 1 117 7 view .LVU89
 371 0086 2028     		cmp	r0, #32
 372 0088 D9D0     		beq	.L25
 118:Core/Src/main.c ****     HAL_Delay(1000);
 373              		.loc 1 118 10 is_stmt 1 view .LVU90
 374 008a 1948     		ldr	r0, .L27+32
 375 008c FFF7FEFF 		bl	puts
 376              	.LVL25:
 377              	.L17:
 119:Core/Src/main.c **** 
 378              		.loc 1 119 5 view .LVU91
 379 0090 4FF47A70 		mov	r0, #1000
 380 0094 FFF7FEFF 		bl	HAL_Delay
 381              	.LVL26:
 121:Core/Src/main.c ****     if(NRF24L01_TxPacket(tx_buf) == TX_OK) printf("Address 2 TX Success.\r\n");
 382              		.loc 1 121 5 view .LVU92
 383 0098 0220     		movs	r0, #2
 384 009a FFF7FEFF 		bl	NRF24L01_TX_Mode
 385              	.LVL27:
 122:Core/Src/main.c ****     else printf("Address 2 TX Fail.\r\n");
 386              		.loc 1 122 5 view .LVU93
 122:Core/Src/main.c ****     else printf("Address 2 TX Fail.\r\n");
 387              		.loc 1 122 8 is_stmt 0 view .LVU94
 388 009e 1248     		ldr	r0, .L27+24
 389 00a0 FFF7FEFF 		bl	NRF24L01_TxPacket
 390              	.LVL28:
 122:Core/Src/main.c ****     else printf("Address 2 TX Fail.\r\n");
 391              		.loc 1 122 7 view .LVU95
 392 00a4 2028     		cmp	r0, #32
 393 00a6 CED0     		beq	.L26
 123:Core/Src/main.c ****     HAL_Delay(1000);
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccgTnMVP.s 			page 16


 394              		.loc 1 123 10 is_stmt 1 view .LVU96
 395 00a8 1248     		ldr	r0, .L27+36
 396 00aa FFF7FEFF 		bl	puts
 397              	.LVL29:
 398              	.L19:
 124:Core/Src/main.c **** 
 399              		.loc 1 124 5 view .LVU97
 400 00ae 4FF47A70 		mov	r0, #1000
 401 00b2 FFF7FEFF 		bl	HAL_Delay
 402              	.LVL30:
 127:Core/Src/main.c ****     if(NRF24L01_TxPacket(tx_buf) == TX_OK) printf("Address 3 TX Success.\r\n");
 403              		.loc 1 127 5 view .LVU98
 404 00b6 0320     		movs	r0, #3
 405 00b8 FFF7FEFF 		bl	NRF24L01_TX_Mode
 406              	.LVL31:
 128:Core/Src/main.c ****     else printf("Address 3 TX Fail.\r\n");
 407              		.loc 1 128 5 view .LVU99
 128:Core/Src/main.c ****     else printf("Address 3 TX Fail.\r\n");
 408              		.loc 1 128 8 is_stmt 0 view .LVU100
 409 00bc 0A48     		ldr	r0, .L27+24
 410 00be FFF7FEFF 		bl	NRF24L01_TxPacket
 411              	.LVL32:
 128:Core/Src/main.c ****     else printf("Address 3 TX Fail.\r\n");
 412              		.loc 1 128 7 view .LVU101
 413 00c2 2028     		cmp	r0, #32
 414 00c4 C3D1     		bne	.L20
 128:Core/Src/main.c ****     else printf("Address 3 TX Fail.\r\n");
 415              		.loc 1 128 44 is_stmt 1 discriminator 1 view .LVU102
 416 00c6 0C48     		ldr	r0, .L27+40
 417 00c8 FFF7FEFF 		bl	puts
 418              	.LVL33:
 419 00cc C2E7     		b	.L21
 420              	.L28:
 421 00ce 00BF     		.align	2
 422              	.L27:
 423 00d0 00000000 		.word	.LC0
 424 00d4 18000000 		.word	.LC1
 425 00d8 3C000000 		.word	.LC2
 426 00dc 68000000 		.word	.LC4
 427 00e0 94000000 		.word	.LC6
 428 00e4 D8000000 		.word	.LC9
 429 00e8 00000000 		.word	.LANCHOR0
 430 00ec 54000000 		.word	.LC3
 431 00f0 80000000 		.word	.LC5
 432 00f4 AC000000 		.word	.LC7
 433 00f8 C0000000 		.word	.LC8
 434              		.cfi_endproc
 435              	.LFE133:
 437              		.global	tx_buf
 438              		.section	.data.tx_buf,"aw"
 439              		.align	2
 440              		.set	.LANCHOR0,. + 0
 443              	tx_buf:
 444 0000 4D617374 		.ascii	"Master\000"
 444      657200
 445 0007 00000000 		.space	26
 445      00000000 
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccgTnMVP.s 			page 17


 445      00000000 
 445      00000000 
 445      00000000 
 446              		.text
 447              	.Letext0:
 448              		.file 3 "d:\\vs_code_stm32\\9 2019-q4-major\\arm-none-eabi\\include\\machine\\_default_types.h"
 449              		.file 4 "d:\\vs_code_stm32\\9 2019-q4-major\\arm-none-eabi\\include\\sys\\_stdint.h"
 450              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
 451              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 452              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 453              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 454              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 455              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 456              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 457              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 458              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 459              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 460              		.file 15 "Core/Inc/spi.h"
 461              		.file 16 "Core/Inc/usart.h"
 462              		.file 17 "d:\\vs_code_stm32\\9 2019-q4-major\\arm-none-eabi\\include\\sys\\lock.h"
 463              		.file 18 "d:\\vs_code_stm32\\9 2019-q4-major\\arm-none-eabi\\include\\sys\\_types.h"
 464              		.file 19 "d:\\vs_code_stm32\\9 2019-q4-major\\lib\\gcc\\arm-none-eabi\\9.2.1\\include\\stddef.h"
 465              		.file 20 "d:\\vs_code_stm32\\9 2019-q4-major\\arm-none-eabi\\include\\sys\\reent.h"
 466              		.file 21 "Core/Inc/gpio.h"
 467              		.file 22 "<built-in>"
 468              		.file 23 "Core/Inc/NRF24L01.h"
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccgTnMVP.s 			page 18


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Kiana\AppData\Local\Temp\ccgTnMVP.s:18     .text.Error_Handler:00000000 $t
C:\Users\Kiana\AppData\Local\Temp\ccgTnMVP.s:26     .text.Error_Handler:00000000 Error_Handler
C:\Users\Kiana\AppData\Local\Temp\ccgTnMVP.s:59     .text.SystemClock_Config:00000000 $t
C:\Users\Kiana\AppData\Local\Temp\ccgTnMVP.s:66     .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\Kiana\AppData\Local\Temp\ccgTnMVP.s:213    .text.SystemClock_Config:000000a0 $d
C:\Users\Kiana\AppData\Local\Temp\ccgTnMVP.s:219    .rodata.main.str1.4:00000000 $d
C:\Users\Kiana\AppData\Local\Temp\ccgTnMVP.s:250    .text.main:00000000 $t
C:\Users\Kiana\AppData\Local\Temp\ccgTnMVP.s:257    .text.main:00000000 main
C:\Users\Kiana\AppData\Local\Temp\ccgTnMVP.s:423    .text.main:000000d0 $d
C:\Users\Kiana\AppData\Local\Temp\ccgTnMVP.s:443    .data.tx_buf:00000000 tx_buf
C:\Users\Kiana\AppData\Local\Temp\ccgTnMVP.s:439    .data.tx_buf:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_USART1_UART_Init
MX_SPI2_Init
puts
HAL_Delay
NRF24L01_Check
NRF24L01_TX_Mode
NRF24L01_TxPacket
