vhdl work "C:/HardwareLab/Blatt6/PlanAhead_Blatt6/PlanAhead_Blatt6.srcs/sources_1/imports/Blatt6/full_adder.vhd"
vhdl work "C:/HardwareLab/Blatt6/PlanAhead_Blatt6/PlanAhead_Blatt6.srcs/sources_1/imports/Blatt6/two_bit_adder.vhd"
vhdl work "C:/HardwareLab/Blatt6/PlanAhead_Blatt6/PlanAhead_Blatt6.srcs/sources_1/imports/Blatt6/three_bit_adder.vhd"
vhdl work "C:/HardwareLab/Blatt6/PlanAhead_Blatt6/PlanAhead_Blatt6.srcs/sources_1/imports/Blatt6/half_adder.vhd"
vhdl work "C:/HardwareLab/Blatt6/PlanAhead_Blatt6/PlanAhead_Blatt6.srcs/sources_1/imports/Blatt6/four_bit_adder.vhd"
vhdl work "C:/HardwareLab/Blatt6/PlanAhead_Blatt6/PlanAhead_Blatt6.srcs/sources_1/imports/Blatt6/ArmRegisterBitAdder.vhd"
vhdl work "C:/HardwareLab/Blatt6/PlanAhead_Blatt6/PlanAhead_Blatt6.srcs/sources_1/imports/Blatt6/ArmConfiguration.vhd"
vhdl work "C:/HardwareLab/Blatt6/PlanAhead_Blatt6/PlanAhead_Blatt6.srcs/sources_1/imports/Blatt6/ArmFilePaths.vhd"
vhdl work "C:/HardwareLab/Blatt6/PlanAhead_Blatt6/PlanAhead_Blatt6.srcs/sources_1/imports/Blatt6/ArmTypes.vhd"
vhdl work "C:/HardwareLab/Blatt6/PlanAhead_Blatt6/PlanAhead_Blatt6.srcs/sources_1/imports/Blatt6/TB_Tools.vhd"
vhdl work "C:/HardwareLab/Blatt6/PlanAhead_Blatt6/PlanAhead_Blatt6.srcs/sources_1/imports/Blatt6/ArmRegisterBitAdder_tb.vhd"
verilog work C:/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v
