

================================================================
== Vitis HLS Report for 'sinGen'
================================================================
* Date:           Sat Feb  6 16:57:20 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        RLCADCungrounded_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.938 ns|     0.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31|  0.310 us|  0.310 us|   11|   11|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |                               |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance           |        Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sin_or_cos_double_s_fu_48  |sin_or_cos_double_s  |       12|       12|  0.120 us|  0.120 us|    1|    1|      yes|
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      73|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        8|    38|    3803|    6784|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     231|    -|
|Register         |        -|     -|     658|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|    38|    4461|    7088|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     1|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                Instance                |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U33  |dadddsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|   445|   781|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U35         |dcmp_64ns_64ns_1_2_no_dsp_1         |        0|   0|     0|     0|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U34       |dmul_64ns_64ns_64_5_max_dsp_1       |        0|  11|   299|   203|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U31          |fptrunc_64ns_32_2_no_dsp_1          |        0|   0|     0|     0|    0|
    |grp_sin_or_cos_double_s_fu_48           |sin_or_cos_double_s                 |        8|  24|  3059|  5800|    0|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                   |                                    |        8|  38|  3803|  6784|    0|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |and_ln40_fu_154_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln40_1_fu_144_p2  |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln40_fu_138_p2    |      icmp|   0|  0|  11|          11|           2|
    |or_ln40_fu_150_p2      |        or|   0|  0|   2|           1|           1|
    |select_ln40_fu_159_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  73|          67|          39|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |G_vec_I_0_o                              |   9|          2|   32|         64|
    |G_vec_I_2_o                              |   9|          2|   32|         64|
    |ap_NS_fsm                                |  49|         12|    1|         12|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_G_vec_I_0_load          |   9|          2|   32|         64|
    |ap_sig_allocacmp_G_vec_I_2_load          |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_sources_phase_0_load  |   9|          2|   32|         64|
    |grp_fu_70_p0                             |  13|          3|   64|        192|
    |grp_fu_73_p0                             |  21|          5|   32|        160|
    |grp_fu_77_opcode                         |  13|          3|    2|          6|
    |grp_fu_77_p0                             |  25|          6|   64|        384|
    |grp_fu_77_p1                             |  21|          5|   64|        320|
    |grp_fu_84_p0                             |  13|          3|   64|        192|
    |grp_sin_or_cos_double_s_fu_48_t_in       |  13|          3|   64|        192|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 231|         54|  517|       1782|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |add3_reg_200                                |  32|   0|   32|          0|
    |ap_CS_fsm                                   |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |conv3_reg_256                               |  64|   0|   64|          0|
    |conv_reg_246                                |  64|   0|   64|          0|
    |grp_sin_or_cos_double_s_fu_48_ap_start_reg  |   1|   0|    1|          0|
    |i_sources_phase_0                           |  32|   0|   32|          0|
    |icmp_ln40_1_reg_211                         |   1|   0|    1|          0|
    |icmp_ln40_reg_206                           |   1|   0|    1|          0|
    |mul1_reg_241                                |  64|   0|   64|          0|
    |mul_reg_231                                 |  64|   0|   64|          0|
    |reg_102                                     |  64|   0|   64|          0|
    |reg_108                                     |  64|   0|   64|          0|
    |reg_95                                      |  64|   0|   64|          0|
    |tmp_1_reg_226                               |  64|   0|   64|          0|
    |tmp_3_reg_216                               |   1|   0|    1|          0|
    |tmp_reg_221                                 |  64|   0|   64|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 658|   0|  658|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        sinGen|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        sinGen|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        sinGen|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        sinGen|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        sinGen|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        sinGen|  return value|
|grp_fu_171_p_din0    |  out|   32|  ap_ctrl_hs|        sinGen|  return value|
|grp_fu_171_p_din1    |  out|   32|  ap_ctrl_hs|        sinGen|  return value|
|grp_fu_171_p_opcode  |  out|    2|  ap_ctrl_hs|        sinGen|  return value|
|grp_fu_171_p_dout0   |   in|   32|  ap_ctrl_hs|        sinGen|  return value|
|grp_fu_171_p_ce      |  out|    1|  ap_ctrl_hs|        sinGen|  return value|
|grp_fu_201_p_din0    |  out|   32|  ap_ctrl_hs|        sinGen|  return value|
|grp_fu_201_p_dout0   |   in|   64|  ap_ctrl_hs|        sinGen|  return value|
|grp_fu_201_p_ce      |  out|    1|  ap_ctrl_hs|        sinGen|  return value|
|G_vec_I_0_i          |   in|   32|     ap_ovld|     G_vec_I_0|       pointer|
|G_vec_I_0_o          |  out|   32|     ap_ovld|     G_vec_I_0|       pointer|
|G_vec_I_0_o_ap_vld   |  out|    1|     ap_ovld|     G_vec_I_0|       pointer|
|G_vec_I_2_i          |   in|   32|     ap_ovld|     G_vec_I_2|       pointer|
|G_vec_I_2_o          |  out|   32|     ap_ovld|     G_vec_I_2|       pointer|
|G_vec_I_2_o_ap_vld   |  out|    1|     ap_ovld|     G_vec_I_2|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

