Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_channel_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_channel xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_channel_time_impl.sdf", for root module "tb_channel/cha".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_channel_time_impl.sdf", for root module "tb_channel/cha".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.Channel_Eliminator_0_0_Eliminato...
Compiling module xil_defaultlib.Channel_Eliminator_0_0
Compiling module simprims_ver.GND
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.Channel_Encoder_0_0_Encoder
Compiling module xil_defaultlib.Channel_Encoder_0_0
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.Channel_Main_Counter_0_0_Main_Co...
Compiling module xil_defaultlib.Channel_Main_Counter_0_0
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M16_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M16_HD26
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.Channel_Pipe_0_0_fifo_generator_...
Compiling module xil_defaultlib.Channel_Pipe_0_0_Pipe
Compiling module xil_defaultlib.Channel_Pipe_0_0
Compiling module xil_defaultlib.Channel
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD27
Compiling module xil_defaultlib.IBUF_HD28
Compiling module xil_defaultlib.IBUF_HD29
Compiling module xil_defaultlib.IBUF_HD30
Compiling module xil_defaultlib.IBUF_HD31
Compiling module xil_defaultlib.IBUF_HD32
Compiling module xil_defaultlib.IBUF_HD33
Compiling module xil_defaultlib.IBUF_HD34
Compiling module xil_defaultlib.IBUF_HD35
Compiling module simprims_ver.BUFGCE
Compiling module xil_defaultlib.IBUF_HD36
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD37
Compiling module xil_defaultlib.IBUF_HD38
Compiling module xil_defaultlib.IBUF_HD39
Compiling module xil_defaultlib.IBUF_HD40
Compiling module xil_defaultlib.IBUF_HD41
Compiling module xil_defaultlib.IBUF_HD42
Compiling module xil_defaultlib.IBUF_HD43
Compiling module xil_defaultlib.IBUF_HD44
Compiling module xil_defaultlib.IBUF_HD45
Compiling module xil_defaultlib.IBUF_HD46
Compiling module xil_defaultlib.IBUF_HD47
Compiling module xil_defaultlib.IBUF_HD48
Compiling module xil_defaultlib.IBUF_HD49
Compiling module xil_defaultlib.IBUF_HD50
Compiling module xil_defaultlib.Channel_wrapper
Compiling architecture behavioral of entity xil_defaultlib.tb_channel
Built simulation snapshot tb_channel_time_impl
