
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.50+56 (git sha1 176131b50, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Running command `tcl edalize_yosys_template.tcl' --
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v
Parsing Verilog input from `src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v' to AST representation.
Storing AST representation for module `$abstract\serv_shift'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v
Parsing Verilog input from `src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v' to AST representation.
Storing AST representation for module `$abstract\serv_bufreg'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v
Parsing Verilog input from `src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v' to AST representation.
Storing AST representation for module `$abstract\serv_alu'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: src/serv_1.0.2/serv_1.0.2/rtl/serv_csr.v
Parsing Verilog input from `src/serv_1.0.2/serv_1.0.2/rtl/serv_csr.v' to AST representation.
Storing AST representation for module `$abstract\serv_csr'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v
Parsing Verilog input from `src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v' to AST representation.
Storing AST representation for module `$abstract\serv_ctrl'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v
Parsing Verilog input from `src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v' to AST representation.
Storing AST representation for module `$abstract\serv_decode'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v
Parsing Verilog input from `src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_mem_if'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_if.v
Parsing Verilog input from `src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_if'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v
Parsing Verilog input from `src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_ram_if'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram.v
Parsing Verilog input from `src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_ram'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v
Parsing Verilog input from `src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v' to AST representation.
Storing AST representation for module `$abstract\serv_state'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: src/serv_1.0.2/serv_1.0.2/rtl/serv_top.v
Parsing Verilog input from `src/serv_1.0.2/serv_1.0.2/rtl/serv_top.v' to AST representation.
Storing AST representation for module `$abstract\serv_top'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_top.v
Parsing Verilog input from `src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_top.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_top'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: src/verilog-axis_0-r3/rtl/arbiter.v
Parsing Verilog input from `src/verilog-axis_0-r3/rtl/arbiter.v' to AST representation.
Storing AST representation for module `$abstract\arbiter'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: src/verilog-axis_0-r3/rtl/priority_encoder.v
Parsing Verilog input from `src/verilog-axis_0-r3/rtl/priority_encoder.v' to AST representation.
Storing AST representation for module `$abstract\priority_encoder'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: src/verilog-axis_0-r3/rtl/axis_arb_mux.v
Parsing Verilog input from `src/verilog-axis_0-r3/rtl/axis_arb_mux.v' to AST representation.
Storing AST representation for module `$abstract\axis_arb_mux'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: src/verilog-axis_0-r3/rtl/axis_async_fifo.v
Parsing Verilog input from `src/verilog-axis_0-r3/rtl/axis_async_fifo.v' to AST representation.
Storing AST representation for module `$abstract\axis_async_fifo'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: src/serving_1.0.2/serving/serving_arbiter.v
Parsing Verilog input from `src/serving_1.0.2/serving/serving_arbiter.v' to AST representation.
Storing AST representation for module `$abstract\serving_arbiter'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: src/serving_1.0.2/serving/serving_mux.v
Parsing Verilog input from `src/serving_1.0.2/serving/serving_mux.v' to AST representation.
Storing AST representation for module `$abstract\serving_mux'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: src/serving_1.0.2/serving/serving_ram.v
Parsing Verilog input from `src/serving_1.0.2/serving/serving_ram.v' to AST representation.
Storing AST representation for module `$abstract\serving_ram'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: src/serving_1.0.2/serving/serving.v
Parsing Verilog input from `src/serving_1.0.2/serving/serving.v' to AST representation.
Storing AST representation for module `$abstract\serving'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: src/corescore_0/rtl/wb2axis.v
Parsing Verilog input from `src/corescore_0/rtl/wb2axis.v' to AST representation.
Storing AST representation for module `$abstract\wb2axis'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: src/corescore_0/rtl/base.v
Parsing Verilog input from `src/corescore_0/rtl/base.v' to AST representation.
Storing AST representation for module `$abstract\base'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: src/corescore_0/rtl/emitter_uart.v
Parsing Verilog input from `src/corescore_0/rtl/emitter_uart.v' to AST representation.
Storing AST representation for module `$abstract\emitter_uart'.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: src/corescore_0/rtl/corescore_gowin_yosys.v
Parsing Verilog input from `src/corescore_0/rtl/corescore_gowin_yosys.v' to AST representation.
Storing AST representation for module `$abstract\corescore_gowin_yosys'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: src/corescore_0/rtl/gw2a18_clk_gen.v
Parsing Verilog input from `src/corescore_0/rtl/gw2a18_clk_gen.v' to AST representation.
Storing AST representation for module `$abstract\clkgen'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: src/corescore-corescorecore_0/corescorecore.v
Parsing Verilog input from `src/corescore-corescorecore_0/corescorecore.v' to AST representation.
Storing AST representation for module `$abstract\corescorecore'.
Successfully finished Verilog frontend.

28. Executing SYNTH_GOWIN pass.

28.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\ELVDS_OBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\OSER4'.
Generating RTLIL representation for module `\OSER4_MEM'.
Generating RTLIL representation for module `\OSER8'.
Generating RTLIL representation for module `\OSER10'.
Generating RTLIL representation for module `\OVIDEO'.
Generating RTLIL representation for module `\OSER16'.
Generating RTLIL representation for module `\IDES4'.
Generating RTLIL representation for module `\IDES4_MEM'.
Generating RTLIL representation for module `\IDES8'.
Generating RTLIL representation for module `\IDES10'.
Generating RTLIL representation for module `\IVIDEO'.
Generating RTLIL representation for module `\IDES16'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDRC'.
Generating RTLIL representation for module `\DQS'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\BANDGAP'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Generating RTLIL representation for module `\OSCW'.
Generating RTLIL representation for module `\OSCO'.
Generating RTLIL representation for module `\DCS'.
Generating RTLIL representation for module `\EMCU'.
Successfully finished Verilog frontend.

28.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_xtra_gw1n.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_xtra_gw1n.v' to AST representation.
Generating RTLIL representation for module `\MUX2_MUX8'.
Generating RTLIL representation for module `\MUX2_MUX16'.
Generating RTLIL representation for module `\MUX2_MUX32'.
Generating RTLIL representation for module `\MUX4'.
Generating RTLIL representation for module `\MUX8'.
Generating RTLIL representation for module `\MUX16'.
Generating RTLIL representation for module `\MUX32'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT7'.
Generating RTLIL representation for module `\LUT8'.
Generating RTLIL representation for module `\DL'.
Generating RTLIL representation for module `\DLE'.
Generating RTLIL representation for module `\DLC'.
Generating RTLIL representation for module `\DLCE'.
Generating RTLIL representation for module `\DLP'.
Generating RTLIL representation for module `\DLPE'.
Generating RTLIL representation for module `\DLN'.
Generating RTLIL representation for module `\DLNE'.
Generating RTLIL representation for module `\DLNC'.
Generating RTLIL representation for module `\DLNCE'.
Generating RTLIL representation for module `\DLNP'.
Generating RTLIL representation for module `\DLNPE'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\IODELAY'.
Generating RTLIL representation for module `\IEM'.
Generating RTLIL representation for module `\ROM16'.
Generating RTLIL representation for module `\ROM'.
Generating RTLIL representation for module `\ROMX9'.
Generating RTLIL representation for module `\rSDP'.
Generating RTLIL representation for module `\rSDPX9'.
Generating RTLIL representation for module `\rROM'.
Generating RTLIL representation for module `\rROMX9'.
Generating RTLIL representation for module `\pROM'.
Generating RTLIL representation for module `\pROMX9'.
Generating RTLIL representation for module `\SDPB'.
Generating RTLIL representation for module `\SDPX9B'.
Generating RTLIL representation for module `\DPB'.
Generating RTLIL representation for module `\DPX9B'.
Generating RTLIL representation for module `\PADD18'.
Generating RTLIL representation for module `\PADD9'.
Generating RTLIL representation for module `\MULT9X9'.
Generating RTLIL representation for module `\MULT18X18'.
Generating RTLIL representation for module `\MULT36X36'.
Generating RTLIL representation for module `\MULTALU36X18'.
Generating RTLIL representation for module `\MULTADDALU18X18'.
Generating RTLIL representation for module `\MULTALU18X18'.
Generating RTLIL representation for module `\ALU54D'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFS'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\TLVDS_IBUF'.
Generating RTLIL representation for module `\TLVDS_TBUF'.
Generating RTLIL representation for module `\TLVDS_IOBUF'.
Generating RTLIL representation for module `\ELVDS_IBUF'.
Generating RTLIL representation for module `\ELVDS_TBUF'.
Generating RTLIL representation for module `\ELVDS_IOBUF'.
Generating RTLIL representation for module `\MIPI_IBUF'.
Generating RTLIL representation for module `\MIPI_IBUF_HS'.
Generating RTLIL representation for module `\MIPI_IBUF_LP'.
Generating RTLIL representation for module `\MIPI_OBUF'.
Generating RTLIL representation for module `\MIPI_OBUF_A'.
Generating RTLIL representation for module `\ELVDS_IBUF_MIPI'.
Generating RTLIL representation for module `\I3C_IOBUF'.
Generating RTLIL representation for module `\TLVDS_OEN_BK'.
Generating RTLIL representation for module `\CLKDIV'.
Generating RTLIL representation for module `\DHCEN'.
Generating RTLIL representation for module `\DLL'.
Generating RTLIL representation for module `\DLLDLY'.
Generating RTLIL representation for module `\FLASH96K'.
Generating RTLIL representation for module `\FLASH256K'.
Generating RTLIL representation for module `\FLASH608K'.
Generating RTLIL representation for module `\DQCE'.
Generating RTLIL representation for module `\CLKDIV2'.
Generating RTLIL representation for module `\DCC'.
Generating RTLIL representation for module `\DHCENC'.
Generating RTLIL representation for module `\FLASH64K'.
Generating RTLIL representation for module `\FLASH64KZ'.
Generating RTLIL representation for module `\I3C'.
Generating RTLIL representation for module `\IODELAYA'.
Generating RTLIL representation for module `\IODELAYC'.
Generating RTLIL representation for module `\SPMI'.
Generating RTLIL representation for module `\IODELAYB'.
Generating RTLIL representation for module `\PLLO'.
Generating RTLIL representation for module `\DCCG'.
Generating RTLIL representation for module `\FLASH96KA'.
Generating RTLIL representation for module `\MIPI_DPHY_RX'.
Generating RTLIL representation for module `\CLKDIVG'.
Generating RTLIL representation for module `\PWRGRD'.
Successfully finished Verilog frontend.

28.3. Executing HIERARCHY pass (managing design hierarchy).

28.4. Executing AST frontend in derive mode using pre-parsed AST for module `\corescore_gowin_yosys'.
Generating RTLIL representation for module `\corescore_gowin_yosys'.

28.4.1. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys

28.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\emitter_uart'.
Generating RTLIL representation for module `\emitter_uart'.

28.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\corescorecore'.
Generating RTLIL representation for module `\corescorecore'.

28.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\clkgen'.
Generating RTLIL representation for module `\clkgen'.
src/corescore_0/rtl/gw2a18_clk_gen.v:63: Warning: Identifier `\clk_54' is implicitly declared.
src/corescore_0/rtl/gw2a18_clk_gen.v:64: Warning: Identifier `\clk_108' is implicitly declared.

28.4.5. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:     \clkgen
Parameter \S_COUNT = 34
Parameter \DATA_WIDTH = 8
Parameter \KEEP_ENABLE = 0
Parameter \KEEP_WIDTH = 1
Parameter \ID_ENABLE = 0
Parameter \ID_WIDTH = 8
Parameter \DEST_ENABLE = 0
Parameter \DEST_WIDTH = 8
Parameter \USER_ENABLE = 0
Parameter \USER_WIDTH = 1
Parameter \ARB_TYPE = 88'0101001001001111010101010100111001000100010111110101001001001111010000100100100101001110
Parameter \LSB_PRIORITY = 1212761928

28.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_arb_mux'.
Parameter \S_COUNT = 34
Parameter \DATA_WIDTH = 8
Parameter \KEEP_ENABLE = 0
Parameter \KEEP_WIDTH = 1
Parameter \ID_ENABLE = 0
Parameter \ID_WIDTH = 8
Parameter \DEST_ENABLE = 0
Parameter \DEST_WIDTH = 8
Parameter \USER_ENABLE = 0
Parameter \USER_WIDTH = 1
Parameter \ARB_TYPE = 88'0101001001001111010101010100111001000100010111110101001001001111010000100100100101001110
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000
Parameter \memsize = 256

28.4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000
Parameter \memsize = 256

28.4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000
Parameter \memsize = 256

28.4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000
Parameter \memsize = 256

28.4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$b92177639916aadf4ae780cd2674ffad07bad577\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000
Parameter \memsize = 256

28.4.11. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000
Parameter \memsize = 256

28.4.12. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$c1752925c894e836aacbf002506189702869b8b2\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000
Parameter \memsize = 256

28.4.13. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000
Parameter \memsize = 256

28.4.14. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000
Parameter \memsize = 256

28.4.15. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000
Parameter \memsize = 256

28.4.16. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000
Parameter \memsize = 256

28.4.17. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000
Parameter \memsize = 256

28.4.18. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Parameter \memsize = 256

28.4.19. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Parameter \memsize = 256

28.4.20. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Parameter \memsize = 256

28.4.21. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Parameter \memsize = 256

28.4.22. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Parameter \memsize = 256

28.4.23. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$87229684cdd249854de4f1a34a5e886ae5888675\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Parameter \memsize = 256

28.4.24. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Parameter \memsize = 256

28.4.25. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Parameter \memsize = 256

28.4.26. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$073300fb16c043819b11d630c08752b251659e86\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Parameter \memsize = 256

28.4.27. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Parameter \memsize = 256

28.4.28. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Parameter \memsize = 256

28.4.29. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Parameter \memsize = 256

28.4.30. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Parameter \memsize = 256

28.4.31. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Parameter \memsize = 256

28.4.32. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$64bd0fdd218743947e184567838b6fc73e111621\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Parameter \memsize = 256

28.4.33. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Parameter \memsize = 256

28.4.34. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$7f924f35a5e2f58881d24fc6977e718246938553\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Parameter \memsize = 256

28.4.35. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Parameter \memsize = 256

28.4.36. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Parameter \memsize = 256

28.4.37. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Parameter \memsize = 256

28.4.38. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Parameter \memsize = 256

28.4.39. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Parameter \memsize = 256

28.4.40. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base'.

28.4.41. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:     \clkgen
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.42. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving'.

28.4.43. Executing AST frontend in derive mode using pre-parsed AST for module `\wb2axis'.
Generating RTLIL representation for module `\wb2axis'.
Parameter \PORTS = 34
Parameter \TYPE = 88'0101001001001111010101010100111001000100010111110101001001001111010000100100100101001110
Parameter \BLOCK = 88'0100000101000011010010110100111001001111010101110100110001000101010001000100011101000101
Parameter \LSB_PRIORITY = 1212761928

28.4.44. Executing AST frontend in derive mode using pre-parsed AST for module `\arbiter'.
Parameter \PORTS = 34
Parameter \TYPE = 88'0101001001001111010101010100111001000100010111110101001001001111010000100100100101001110
Parameter \BLOCK = 88'0100000101000011010010110100111001001111010101110100110001000101010001000100011101000101
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.45. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.46. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.47. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.48. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.49. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.50. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.51. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.52. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.53. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.54. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.55. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.56. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.57. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.58. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.59. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.60. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.61. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.62. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.63. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.64. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.65. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.66. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.67. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.68. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.69. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.70. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.71. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.72. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.73. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.74. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.75. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.76. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.77. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving'.

28.4.78. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux
Used module:             $paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:             \wb2axis
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:     \clkgen
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0

28.4.79. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_top'.
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Generating RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0

28.4.80. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_rf_ram_if'.
Parameter \width = 8
Parameter \csr_regs = 0
Generating RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000

28.4.81. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram'.
Preloading $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram from core_33.hex
Preloading $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram from core_33.hex

28.4.82. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_mux'.
Generating RTLIL representation for module `\serving_mux'.

28.4.83. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_arbiter'.
Generating RTLIL representation for module `\serving_arbiter'.
Parameter \WIDTH = 34
Parameter \LSB_PRIORITY = 1212761928

28.4.84. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 34
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$0fbc9f221c34c0fcd9c6a510282100747acbfeca\priority_encoder'.
Parameter \WIDTH = 34
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$0fbc9f221c34c0fcd9c6a510282100747acbfeca\priority_encoder'.
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000

28.4.85. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram'.
Preloading $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram from core_32.hex
Preloading $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram from core_32.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000

28.4.86. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram'.
Preloading $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram from core_31.hex
Preloading $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram from core_31.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000

28.4.87. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram'.
Preloading $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram from core_30.hex
Preloading $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram from core_30.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000

28.4.88. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram'.
Preloading $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram from core_29.hex
Preloading $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram from core_29.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000

28.4.89. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram'.
Preloading $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram from core_28.hex
Preloading $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram from core_28.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000

28.4.90. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram'.
Preloading $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram from core_27.hex
Preloading $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram from core_27.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000

28.4.91. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram'.
Preloading $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram from core_26.hex
Preloading $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram from core_26.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000

28.4.92. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram'.
Preloading $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram from core_25.hex
Preloading $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram from core_25.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000

28.4.93. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram'.
Preloading $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram from core_24.hex
Preloading $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram from core_24.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000

28.4.94. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram'.
Preloading $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram from core_23.hex
Preloading $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram from core_23.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000

28.4.95. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram'.
Preloading $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram from core_22.hex
Preloading $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram from core_22.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000

28.4.96. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram'.
Preloading $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram from core_21.hex
Preloading $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram from core_21.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000

28.4.97. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram'.
Preloading $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram from core_20.hex
Preloading $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram from core_20.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000

28.4.98. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram'.
Preloading $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram from core_19.hex
Preloading $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram from core_19.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000

28.4.99. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram'.
Preloading $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram from core_18.hex
Preloading $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram from core_18.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000

28.4.100. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram'.
Preloading $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram from core_17.hex
Preloading $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram from core_17.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000

28.4.101. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram'.
Preloading $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram from core_16.hex
Preloading $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram from core_16.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000

28.4.102. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram'.
Preloading $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram from core_15.hex
Preloading $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram from core_15.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000

28.4.103. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram'.
Preloading $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram from core_14.hex
Preloading $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram from core_14.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000

28.4.104. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram'.
Preloading $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram from core_13.hex
Preloading $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram from core_13.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000

28.4.105. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram'.
Preloading $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram from core_12.hex
Preloading $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram from core_12.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000

28.4.106. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram'.
Preloading $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram from core_11.hex
Preloading $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram from core_11.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000

28.4.107. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram'.
Preloading $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram from core_10.hex
Preloading $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram from core_10.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000

28.4.108. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram'.
Preloading $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram from core_9.hex
Preloading $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram from core_9.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000

28.4.109. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram'.
Preloading $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram from core_8.hex
Preloading $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram from core_8.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000

28.4.110. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram'.
Preloading $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram from core_7.hex
Preloading $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram from core_7.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000

28.4.111. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram'.
Preloading $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram from core_6.hex
Preloading $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram from core_6.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000

28.4.112. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram'.
Preloading $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram from core_5.hex
Preloading $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram from core_5.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000

28.4.113. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram'.
Preloading $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram from core_4.hex
Preloading $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram from core_4.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000

28.4.114. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram'.
Preloading $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram from core_3.hex
Preloading $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram from core_3.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000

28.4.115. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram'.
Preloading $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram from core_2.hex
Preloading $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram from core_2.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000

28.4.116. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram'.
Preloading $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram from core_1.hex
Preloading $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram from core_1.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000

28.4.117. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram'.
Preloading $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram from core_0.hex
Preloading $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram from core_0.hex

28.4.118. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux
Used module:             $paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter
Used module:                 $paramod$0fbc9f221c34c0fcd9c6a510282100747acbfeca\priority_encoder
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Parameter \WITH_CSR = 0

28.4.119. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_mem_if'.
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000'.
Parameter \WITH_CSR = 0

28.4.120. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_rf_if'.
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000'.

28.4.121. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_alu'.
Generating RTLIL representation for module `\serv_alu'.
Parameter \RESET_PC = 0
Parameter \WITH_CSR = 0

28.4.122. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_ctrl'.
Parameter \RESET_PC = 0
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl'.

28.4.123. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_bufreg'.
Generating RTLIL representation for module `\serv_bufreg'.

28.4.124. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_decode'.
Generating RTLIL representation for module `\serv_decode'.
Parameter \WITH_CSR = 0

28.4.125. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_state'.
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000'.
Parameter \WIDTH = 32
Parameter \LSB_PRIORITY = 1212761928

28.4.126. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 32
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder'.
Parameter \WIDTH = 32
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder'.

28.4.127. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux
Used module:             $paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter
Used module:                 $paramod$0fbc9f221c34c0fcd9c6a510282100747acbfeca\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Parameter \WIDTH = 16
Parameter \LSB_PRIORITY = 1212761928

28.4.128. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 16
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder'.
Parameter \WIDTH = 16
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder'.

28.4.129. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_shift'.
Generating RTLIL representation for module `\serv_shift'.

28.4.130. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux
Used module:             $paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter
Used module:                 $paramod$0fbc9f221c34c0fcd9c6a510282100747acbfeca\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:                         $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                         \serv_shift
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Parameter \WIDTH = 8
Parameter \LSB_PRIORITY = 1212761928

28.4.131. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 8
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder'.
Parameter \WIDTH = 8
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder'.

28.4.132. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux
Used module:             $paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter
Used module:                 $paramod$0fbc9f221c34c0fcd9c6a510282100747acbfeca\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:                         $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:                             $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                         \serv_shift
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Parameter \WIDTH = 4
Parameter \LSB_PRIORITY = 1212761928

28.4.133. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 4
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder'.
Parameter \WIDTH = 4
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder'.

28.4.134. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux
Used module:             $paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter
Used module:                 $paramod$0fbc9f221c34c0fcd9c6a510282100747acbfeca\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:                         $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:                             $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder
Used module:                                 $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                         \serv_shift
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Parameter \WIDTH = 2
Parameter \LSB_PRIORITY = 1212761928

28.4.135. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 2
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder'.
Parameter \WIDTH = 2
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder'.

28.4.136. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux
Used module:             $paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter
Used module:                 $paramod$0fbc9f221c34c0fcd9c6a510282100747acbfeca\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:                         $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:                             $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder
Used module:                                 $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder
Used module:                                     $paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                         \serv_shift
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen

28.4.137. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux
Used module:             $paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter
Used module:                 $paramod$0fbc9f221c34c0fcd9c6a510282100747acbfeca\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:                         $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:                             $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder
Used module:                                 $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder
Used module:                                     $paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                         \serv_shift
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Removing unused module `$abstract\corescorecore'.
Removing unused module `$abstract\clkgen'.
Removing unused module `$abstract\corescore_gowin_yosys'.
Removing unused module `$abstract\emitter_uart'.
Removing unused module `$abstract\base'.
Removing unused module `$abstract\wb2axis'.
Removing unused module `$abstract\serving'.
Removing unused module `$abstract\serving_ram'.
Removing unused module `$abstract\serving_mux'.
Removing unused module `$abstract\serving_arbiter'.
Removing unused module `$abstract\axis_async_fifo'.
Removing unused module `$abstract\axis_arb_mux'.
Removing unused module `$abstract\priority_encoder'.
Removing unused module `$abstract\arbiter'.
Removing unused module `$abstract\serv_rf_top'.
Removing unused module `$abstract\serv_top'.
Removing unused module `$abstract\serv_state'.
Removing unused module `$abstract\serv_rf_ram'.
Removing unused module `$abstract\serv_rf_ram_if'.
Removing unused module `$abstract\serv_rf_if'.
Removing unused module `$abstract\serv_mem_if'.
Removing unused module `$abstract\serv_decode'.
Removing unused module `$abstract\serv_ctrl'.
Removing unused module `$abstract\serv_csr'.
Removing unused module `$abstract\serv_alu'.
Removing unused module `$abstract\serv_bufreg'.
Removing unused module `$abstract\serv_shift'.
Removed 27 unused modules.
Module $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$64bd0fdd218743947e184567838b6fc73e111621\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$073300fb16c043819b11d630c08752b251659e86\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$c1752925c894e836aacbf002506189702869b8b2\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base directly or indirectly displays text -> setting "keep" attribute.
Module corescorecore directly or indirectly displays text -> setting "keep" attribute.
Module corescore_gowin_yosys directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram directly or indirectly displays text -> setting "keep" attribute.

28.5. Executing PROC pass (convert processes to netlists).

28.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1180'.
Found and cleaned up 1 empty switch in `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1148'.
Found and cleaned up 1 empty switch in `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1116'.
Found and cleaned up 1 empty switch in `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1084'.
Found and cleaned up 1 empty switch in `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1052'.
Found and cleaned up 1 empty switch in `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1020'.
Found and cleaned up 1 empty switch in `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$988'.
Found and cleaned up 1 empty switch in `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$956'.
Found and cleaned up 1 empty switch in `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$924'.
Found and cleaned up 1 empty switch in `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$892'.
Found and cleaned up 1 empty switch in `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$860'.
Found and cleaned up 1 empty switch in `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$828'.
Found and cleaned up 1 empty switch in `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$796'.
Found and cleaned up 1 empty switch in `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$764'.
Found and cleaned up 1 empty switch in `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$732'.
Found and cleaned up 1 empty switch in `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$700'.
Found and cleaned up 1 empty switch in `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$668'.
Found and cleaned up 1 empty switch in `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$636'.
Found and cleaned up 1 empty switch in `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$604'.
Found and cleaned up 1 empty switch in `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$556'.
Found and cleaned up 4 empty switches in `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
Found and cleaned up 1 empty switch in `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
Found and cleaned up 1 empty switch in `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1628'.
Found and cleaned up 1 empty switch in `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1596'.
Found and cleaned up 1 empty switch in `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1564'.
Found and cleaned up 1 empty switch in `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1532'.
Found and cleaned up 1 empty switch in `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1500'.
Found and cleaned up 1 empty switch in `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1468'.
Found and cleaned up 1 empty switch in `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1436'.
Found and cleaned up 1 empty switch in `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1404'.
Found and cleaned up 1 empty switch in `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1372'.
Found and cleaned up 1 empty switch in `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1340'.
Found and cleaned up 1 empty switch in `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1308'.
Found and cleaned up 1 empty switch in `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1276'.
Found and cleaned up 1 empty switch in `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1244'.
Found and cleaned up 1 empty switch in `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1212'.
Cleaned up 39 empty switches.

28.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1171 in module $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1139 in module $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1107 in module $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1075 in module $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1043 in module $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1011 in module $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$979 in module $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$947 in module $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$915 in module $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$883 in module $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$851 in module $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$819 in module $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$787 in module $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$755 in module $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$723 in module $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$691 in module $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$659 in module $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$627 in module $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$595 in module $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$547 in module $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432 in module $paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.
Marked 4 switch rules as full_case in process $proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419 in module $paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.
Marked 2 switch rules as full_case in process $proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393 in module $paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.
Marked 3 switch rules as full_case in process $proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390 in module $paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.
Marked 1 switch rules as full_case in process $proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353 in module clkgen.
Marked 3 switch rules as full_case in process $proc$src/corescore_0/rtl/emitter_uart.v:28$342 in module emitter_uart.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286 in module RAM16S4.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250 in module RAM16S2.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231 in module RAM16S1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200 in module DFFC.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196 in module DFFP.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192 in module DFFR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188 in module DFFS.
Marked 1 switch rules as full_case in process $proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:71$1712 in module $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1619 in module $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1587 in module $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1555 in module $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1523 in module $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1491 in module $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1459 in module $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1427 in module $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1395 in module $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1363 in module $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1331 in module $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1299 in module $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1267 in module $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1235 in module $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1203 in module $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.
Removed a total of 0 dead cases.

28.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 52 redundant assignments.
Promoted 345 assignments to connections.

28.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:77$436'.
  Set init value: \mask_reg = 34'0000000000000000000000000000000000
Found init rule in `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:56$435'.
  Set init value: \grant_encoded_reg = 6'000000
Found init rule in `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:55$434'.
  Set init value: \grant_valid_reg = 1'0
Found init rule in `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:54$433'.
  Set init value: \grant_reg = 34'0000000000000000000000000000000000
Found init rule in `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:165$408'.
  Set init value: \temp_m_axis_tuser_reg = 1'0
Found init rule in `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:164$407'.
  Set init value: \temp_m_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:163$406'.
  Set init value: \temp_m_axis_tid_reg = 8'00000000
Found init rule in `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:162$405'.
  Set init value: \temp_m_axis_tlast_reg = 1'0
Found init rule in `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:161$404'.
  Set init value: \temp_m_axis_tvalid_reg = 1'0
Found init rule in `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:160$403'.
  Set init value: \temp_m_axis_tkeep_reg = 1'0
Found init rule in `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:159$402'.
  Set init value: \temp_m_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:157$401'.
  Set init value: \m_axis_tuser_reg = 1'0
Found init rule in `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:156$400'.
  Set init value: \m_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:155$399'.
  Set init value: \m_axis_tid_reg = 8'00000000
Found init rule in `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:154$398'.
  Set init value: \m_axis_tlast_reg = 1'0
Found init rule in `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:153$397'.
  Set init value: \m_axis_tvalid_reg = 1'0
Found init rule in `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:152$396'.
  Set init value: \m_axis_tkeep_reg = 1'0
Found init rule in `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:151$395'.
  Set init value: \m_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:100$394'.
  Set init value: \m_axis_tready_int_reg = 1'0
Found init rule in `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$331'.
  Set init value: \mem0 = 16'0000000000000000
  Set init value: \mem1 = 16'0000000000000000
  Set init value: \mem2 = 16'0000000000000000
  Set init value: \mem3 = 16'0000000000000000
Found init rule in `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$273'.
  Set init value: \mem0 = 16'0000000000000000
  Set init value: \mem1 = 16'0000000000000000
Found init rule in `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$243'.
  Set init value: \mem = 16'0000000000000000
Found init rule in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$223'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$221'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$219'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$217'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$215'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$213'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$211'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$209'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$207'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$205'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$203'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$201'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$199'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$197'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$195'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$193'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$191'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$189'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$187'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$185'.
  Set init value: \Q = 1'0

28.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \final_rst in `\clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
Found async reset \CLEAR in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
Found async reset \CLEAR in `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220'.
Found async reset \PRESET in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
Found async reset \PRESET in `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216'.
Found async reset \CLEAR in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
Found async reset \CLEAR in `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200'.
Found async reset \PRESET in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
Found async reset \PRESET in `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196'.

28.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~240 debug messages>

28.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1180'.
Creating decoders for process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1171'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_EN[7:0]$1177
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_DATA[7:0]$1176
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_ADDR[7:0]$1175
Creating decoders for process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1164'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1148'.
Creating decoders for process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1139'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_EN[7:0]$1145
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_DATA[7:0]$1144
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_ADDR[7:0]$1143
Creating decoders for process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1132'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1116'.
Creating decoders for process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1107'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_EN[7:0]$1113
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_DATA[7:0]$1112
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_ADDR[7:0]$1111
Creating decoders for process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1100'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1084'.
Creating decoders for process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1075'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_EN[7:0]$1081
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_DATA[7:0]$1080
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_ADDR[7:0]$1079
Creating decoders for process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1068'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1052'.
Creating decoders for process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1043'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_EN[7:0]$1049
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_DATA[7:0]$1048
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_ADDR[7:0]$1047
Creating decoders for process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1036'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1020'.
Creating decoders for process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1011'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_EN[7:0]$1017
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_DATA[7:0]$1016
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_ADDR[7:0]$1015
Creating decoders for process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1004'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$988'.
Creating decoders for process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$979'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_EN[7:0]$985
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_DATA[7:0]$984
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_ADDR[7:0]$983
Creating decoders for process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$972'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$956'.
Creating decoders for process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$947'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_EN[7:0]$953
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_DATA[7:0]$952
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_ADDR[7:0]$951
Creating decoders for process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$940'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$924'.
Creating decoders for process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$915'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_EN[7:0]$921
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_DATA[7:0]$920
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_ADDR[7:0]$919
Creating decoders for process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$908'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$892'.
Creating decoders for process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$883'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_EN[7:0]$889
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_DATA[7:0]$888
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_ADDR[7:0]$887
Creating decoders for process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$876'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$860'.
Creating decoders for process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$851'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_EN[7:0]$857
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_DATA[7:0]$856
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_ADDR[7:0]$855
Creating decoders for process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$844'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$828'.
Creating decoders for process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$819'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_EN[7:0]$825
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_DATA[7:0]$824
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_ADDR[7:0]$823
Creating decoders for process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$812'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$796'.
Creating decoders for process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$787'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_EN[7:0]$793
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_DATA[7:0]$792
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_ADDR[7:0]$791
Creating decoders for process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$780'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$764'.
Creating decoders for process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$755'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_EN[7:0]$761
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_DATA[7:0]$760
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_ADDR[7:0]$759
Creating decoders for process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$748'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$732'.
Creating decoders for process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$723'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_EN[7:0]$729
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_DATA[7:0]$728
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_ADDR[7:0]$727
Creating decoders for process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$716'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$700'.
Creating decoders for process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$691'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_EN[7:0]$697
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_DATA[7:0]$696
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_ADDR[7:0]$695
Creating decoders for process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$684'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$668'.
Creating decoders for process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$659'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_EN[7:0]$665
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_DATA[7:0]$664
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_ADDR[7:0]$663
Creating decoders for process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$652'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$636'.
Creating decoders for process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$627'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_EN[7:0]$633
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_DATA[7:0]$632
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_ADDR[7:0]$631
Creating decoders for process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$620'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$604'.
Creating decoders for process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$595'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$574_EN[7:0]$601
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$574_DATA[7:0]$600
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$574_ADDR[7:0]$599
Creating decoders for process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$588'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$556'.
Creating decoders for process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$547'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$526_EN[7:0]$553
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$526_DATA[7:0]$552
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$526_ADDR[7:0]$551
Creating decoders for process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$540'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:131$525'.
     1/1: $0\rdata1[6:0]
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:77$524'.
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:55$522'.
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:140$520'.
     1/4: $0\rdata0[7:0]
     2/4: $0\rgnt[0:0]
     3/4: $0\rreq_r[0:0]
     4/4: $0\rcnt[4:0]
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:82$513'.
     1/2: $0\wgo[0:0]
     2/2: $0\wcnt[4:0]
Creating decoders for process `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:77$436'.
Creating decoders for process `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:56$435'.
Creating decoders for process `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:55$434'.
Creating decoders for process `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:54$433'.
Creating decoders for process `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
     1/4: $0\mask_reg[33:0]
     2/4: $0\grant_encoded_reg[5:0]
     3/4: $0\grant_valid_reg[0:0]
     4/4: $0\grant_reg[33:0]
Creating decoders for process `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
     1/26: $8\mask_next[33:0]
     2/26: $7\mask_next[33:0]
     3/26: $6\mask_next[33:0]
     4/26: $6\grant_encoded_next[5:0]
     5/26: $6\grant_next[33:0]
     6/26: $6\grant_valid_next[0:0]
     7/26: $5\mask_next[33:0]
     8/26: $5\grant_encoded_next[5:0]
     9/26: $5\grant_valid_next[0:0]
    10/26: $5\grant_next[33:0]
    11/26: $4\mask_next[33:0]
    12/26: $4\grant_encoded_next[5:0]
    13/26: $4\grant_valid_next[0:0]
    14/26: $4\grant_next[33:0]
    15/26: $3\mask_next[33:0]
    16/26: $3\grant_encoded_next[5:0]
    17/26: $3\grant_valid_next[0:0]
    18/26: $3\grant_next[33:0]
    19/26: $2\grant_encoded_next[5:0]
    20/26: $2\grant_next[33:0]
    21/26: $2\grant_valid_next[0:0]
    22/26: $2\mask_next[33:0]
    23/26: $1\grant_encoded_next[5:0]
    24/26: $1\grant_next[33:0]
    25/26: $1\grant_valid_next[0:0]
    26/26: $1\mask_next[33:0]
Creating decoders for process `\wb2axis.$proc$src/corescore_0/rtl/wb2axis.v:15$411'.
     1/1: $0\o_wb_ack[0:0]
Creating decoders for process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:165$408'.
Creating decoders for process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:164$407'.
Creating decoders for process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:163$406'.
Creating decoders for process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:162$405'.
Creating decoders for process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:161$404'.
Creating decoders for process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:160$403'.
Creating decoders for process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:159$402'.
Creating decoders for process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:157$401'.
Creating decoders for process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:156$400'.
Creating decoders for process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:155$399'.
Creating decoders for process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:154$398'.
Creating decoders for process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:153$397'.
Creating decoders for process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:152$396'.
Creating decoders for process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:151$395'.
Creating decoders for process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:100$394'.
Creating decoders for process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
     1/15: $0\temp_m_axis_tvalid_reg[0:0]
     2/15: $0\m_axis_tready_int_reg[0:0]
     3/15: $0\m_axis_tvalid_reg[0:0]
     4/15: $0\temp_m_axis_tuser_reg[0:0]
     5/15: $0\temp_m_axis_tdest_reg[7:0]
     6/15: $0\temp_m_axis_tid_reg[7:0]
     7/15: $0\temp_m_axis_tlast_reg[0:0]
     8/15: $0\temp_m_axis_tkeep_reg[0:0]
     9/15: $0\temp_m_axis_tdata_reg[7:0]
    10/15: $0\m_axis_tuser_reg[0:0]
    11/15: $0\m_axis_tdest_reg[7:0]
    12/15: $0\m_axis_tid_reg[7:0]
    13/15: $0\m_axis_tlast_reg[0:0]
    14/15: $0\m_axis_tkeep_reg[0:0]
    15/15: $0\m_axis_tdata_reg[7:0]
Creating decoders for process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
     1/12: $2\store_axis_temp_to_output[0:0]
     2/12: $3\temp_m_axis_tvalid_next[0:0]
     3/12: $3\m_axis_tvalid_next[0:0]
     4/12: $2\store_axis_int_to_output[0:0]
     5/12: $2\m_axis_tvalid_next[0:0]
     6/12: $2\store_axis_int_to_temp[0:0]
     7/12: $2\temp_m_axis_tvalid_next[0:0]
     8/12: $1\store_axis_int_to_temp[0:0]
     9/12: $1\store_axis_int_to_output[0:0]
    10/12: $1\temp_m_axis_tvalid_next[0:0]
    11/12: $1\m_axis_tvalid_next[0:0]
    12/12: $1\store_axis_temp_to_output[0:0]
Creating decoders for process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
Creating decoders for process `\clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
     1/2: $0\srst_n[0:0]
     2/2: $0\srst_n_pipe[0:0]
Creating decoders for process `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
     1/3: $0\cnt[9:0]
     2/3: $0\data[9:0]
     3/3: $0\o_tready[0:0]
Creating decoders for process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$331'.
Creating decoders for process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
     1/8: $1$lookahead\mem3$285[15:0]$302
     2/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1131$277[3:0]$298
     3/8: $1$lookahead\mem2$284[15:0]$301
     4/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1130$276[3:0]$297
     5/8: $1$lookahead\mem1$283[15:0]$300
     6/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1129$275[3:0]$296
     7/8: $1$lookahead\mem0$282[15:0]$299
     8/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1128$274[3:0]$295
Creating decoders for process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$273'.
Creating decoders for process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
     1/4: $1$lookahead\mem1$249[15:0]$258
     2/4: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1084$245[3:0]$256
     3/4: $1$lookahead\mem0$248[15:0]$257
     4/4: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1083$244[3:0]$255
Creating decoders for process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$243'.
Creating decoders for process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
     1/2: $1$lookahead\mem$230[15:0]$235
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1045$228[3:0]$234
Creating decoders for process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
Creating decoders for process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$223'.
Creating decoders for process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$221'.
Creating decoders for process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$219'.
Creating decoders for process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$217'.
Creating decoders for process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$215'.
Creating decoders for process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$213'.
Creating decoders for process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$211'.
Creating decoders for process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$209'.
Creating decoders for process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$207'.
Creating decoders for process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$206'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$205'.
Creating decoders for process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$204'.
Creating decoders for process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$203'.
Creating decoders for process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$201'.
Creating decoders for process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$199'.
Creating decoders for process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$197'.
Creating decoders for process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$195'.
Creating decoders for process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$193'.
Creating decoders for process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$191'.
Creating decoders for process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$189'.
Creating decoders for process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$187'.
Creating decoders for process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$186'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$185'.
Creating decoders for process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$184'.
Creating decoders for process `\serv_shift.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:18$1914'.
     1/2: $0\cnt[5:0]
     2/2: $0\signbit[0:0]
Creating decoders for process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:149$1907'.
Creating decoders for process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:90$1897'.
     1/6: $0\o_cnt[2:0]
     2/6: $0\stage_two_pending[0:0]
     3/6: $0\o_cnt_r[3:0]
     4/6: $0\o_ctrl_jump[0:0]
     5/6: $0\o_cnt_en[0:0]
     6/6: $0\o_init[0:0]
Creating decoders for process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$1837'.
     1/16: $0\imm11_7[4:0]
     2/16: $0\imm24_20[4:0]
     3/16: $0\imm30_25[5:0]
     4/16: $0\imm7[0:0]
     5/16: $0\imm19_12_20[8:0]
     6/16: $0\imm30[0:0]
     7/16: $0\op26[0:0]
     8/16: $0\op22[0:0]
     9/16: $0\op21[0:0]
    10/16: $0\op20[0:0]
    11/16: $0\funct3[2:0]
    12/16: $0\opcode[4:0]
    13/16: $0\signbit[0:0]
    14/16: $0\o_rf_rs2_addr[4:0]
    15/16: $0\o_rf_rs1_addr[4:0]
    16/16: $0\o_rf_rd_addr[4:0]
Creating decoders for process `\serv_bufreg.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:26$1724'.
     1/3: $0\o_lsb[1:0] [1]
     2/3: $0\o_lsb[1:0] [0]
     3/3: $0\data[31:0]
Creating decoders for process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:71$1712'.
     1/2: $0\en_pc_r[0:0]
     2/2: $0\o_ibus_adr[31:0]
Creating decoders for process `\serv_alu.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:89$1693'.
     1/3: $0\shamt_msb[0:0]
     2/3: $0\shamt[4:0]
     3/3: $0\result_lt_r[0:0]
Creating decoders for process `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:47$1664'.
     1/2: $0\dat[31:0]
     2/2: $0\signbit[0:0]
Creating decoders for process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1628'.
Creating decoders for process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1619'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_EN[7:0]$1625
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_DATA[7:0]$1624
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_ADDR[7:0]$1623
Creating decoders for process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1612'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1596'.
Creating decoders for process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1587'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_EN[7:0]$1593
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_DATA[7:0]$1592
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_ADDR[7:0]$1591
Creating decoders for process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1580'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1564'.
Creating decoders for process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1555'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_EN[7:0]$1561
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_DATA[7:0]$1560
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_ADDR[7:0]$1559
Creating decoders for process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1548'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1532'.
Creating decoders for process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1523'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_EN[7:0]$1529
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_DATA[7:0]$1528
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_ADDR[7:0]$1527
Creating decoders for process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1516'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1500'.
Creating decoders for process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1491'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_EN[7:0]$1497
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_DATA[7:0]$1496
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_ADDR[7:0]$1495
Creating decoders for process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1484'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1468'.
Creating decoders for process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1459'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_EN[7:0]$1465
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_DATA[7:0]$1464
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_ADDR[7:0]$1463
Creating decoders for process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1452'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1436'.
Creating decoders for process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1427'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_EN[7:0]$1433
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_DATA[7:0]$1432
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_ADDR[7:0]$1431
Creating decoders for process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1420'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1404'.
Creating decoders for process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1395'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_EN[7:0]$1401
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_DATA[7:0]$1400
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_ADDR[7:0]$1399
Creating decoders for process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1388'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1372'.
Creating decoders for process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1363'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_EN[7:0]$1369
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_DATA[7:0]$1368
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_ADDR[7:0]$1367
Creating decoders for process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1356'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1340'.
Creating decoders for process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1331'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_EN[7:0]$1337
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_DATA[7:0]$1336
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_ADDR[7:0]$1335
Creating decoders for process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1324'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1308'.
Creating decoders for process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1299'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_EN[7:0]$1305
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_DATA[7:0]$1304
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_ADDR[7:0]$1303
Creating decoders for process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1292'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1276'.
Creating decoders for process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1267'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_EN[7:0]$1273
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_DATA[7:0]$1272
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_ADDR[7:0]$1271
Creating decoders for process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1260'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1244'.
Creating decoders for process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1235'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_EN[7:0]$1241
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_DATA[7:0]$1240
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_ADDR[7:0]$1239
Creating decoders for process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1228'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1212'.
Creating decoders for process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1203'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_EN[7:0]$1209
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_DATA[7:0]$1208
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_ADDR[7:0]$1207
Creating decoders for process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1196'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]

28.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.\grant_next' from process `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
No latch inferred for signal `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.\grant_valid_next' from process `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
No latch inferred for signal `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.\grant_encoded_next' from process `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
No latch inferred for signal `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.\mask_next' from process `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
No latch inferred for signal `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.\m_axis_tvalid_next' from process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.\temp_m_axis_tvalid_next' from process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.\store_axis_int_to_output' from process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.\store_axis_int_to_temp' from process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.\store_axis_temp_to_output' from process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.\m_axis_tdata_int' from process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.\m_axis_tkeep_int' from process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.\m_axis_tvalid_int' from process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.\m_axis_tlast_int' from process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.\m_axis_tid_int' from process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.\m_axis_tdest_int' from process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.\m_axis_tuser_int' from process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_pending_irq' from process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:149$1907'.

28.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\rdata' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1171'.
  created $dff cell `$procdff$3066' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_ADDR' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1171'.
  created $dff cell `$procdff$3067' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_DATA' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1171'.
  created $dff cell `$procdff$3068' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_EN' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1171'.
  created $dff cell `$procdff$3069' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\o_wb_ack' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1164'.
  created $dff cell `$procdff$3070' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\wb_en_r' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1164'.
  created $dff cell `$procdff$3071' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\bsel' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1164'.
  created $dff cell `$procdff$3072' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\wb_rdt' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1164'.
  created $dff cell `$procdff$3073' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\rdata' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1139'.
  created $dff cell `$procdff$3074' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_ADDR' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1139'.
  created $dff cell `$procdff$3075' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_DATA' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1139'.
  created $dff cell `$procdff$3076' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_EN' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1139'.
  created $dff cell `$procdff$3077' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\o_wb_ack' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1132'.
  created $dff cell `$procdff$3078' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\wb_en_r' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1132'.
  created $dff cell `$procdff$3079' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\bsel' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1132'.
  created $dff cell `$procdff$3080' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\wb_rdt' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1132'.
  created $dff cell `$procdff$3081' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\rdata' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1107'.
  created $dff cell `$procdff$3082' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_ADDR' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1107'.
  created $dff cell `$procdff$3083' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_DATA' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1107'.
  created $dff cell `$procdff$3084' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_EN' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1107'.
  created $dff cell `$procdff$3085' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\o_wb_ack' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1100'.
  created $dff cell `$procdff$3086' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\wb_en_r' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1100'.
  created $dff cell `$procdff$3087' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\bsel' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1100'.
  created $dff cell `$procdff$3088' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\wb_rdt' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1100'.
  created $dff cell `$procdff$3089' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\rdata' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1075'.
  created $dff cell `$procdff$3090' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_ADDR' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1075'.
  created $dff cell `$procdff$3091' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_DATA' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1075'.
  created $dff cell `$procdff$3092' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_EN' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1075'.
  created $dff cell `$procdff$3093' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\o_wb_ack' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1068'.
  created $dff cell `$procdff$3094' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\wb_en_r' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1068'.
  created $dff cell `$procdff$3095' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\bsel' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1068'.
  created $dff cell `$procdff$3096' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\wb_rdt' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1068'.
  created $dff cell `$procdff$3097' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\rdata' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1043'.
  created $dff cell `$procdff$3098' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_ADDR' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1043'.
  created $dff cell `$procdff$3099' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_DATA' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1043'.
  created $dff cell `$procdff$3100' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_EN' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1043'.
  created $dff cell `$procdff$3101' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\o_wb_ack' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1036'.
  created $dff cell `$procdff$3102' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\wb_en_r' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1036'.
  created $dff cell `$procdff$3103' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\bsel' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1036'.
  created $dff cell `$procdff$3104' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\wb_rdt' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1036'.
  created $dff cell `$procdff$3105' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\rdata' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1011'.
  created $dff cell `$procdff$3106' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_ADDR' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1011'.
  created $dff cell `$procdff$3107' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_DATA' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1011'.
  created $dff cell `$procdff$3108' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_EN' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1011'.
  created $dff cell `$procdff$3109' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\o_wb_ack' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1004'.
  created $dff cell `$procdff$3110' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\wb_en_r' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1004'.
  created $dff cell `$procdff$3111' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\bsel' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1004'.
  created $dff cell `$procdff$3112' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\wb_rdt' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1004'.
  created $dff cell `$procdff$3113' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\rdata' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$979'.
  created $dff cell `$procdff$3114' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_ADDR' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$979'.
  created $dff cell `$procdff$3115' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_DATA' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$979'.
  created $dff cell `$procdff$3116' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_EN' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$979'.
  created $dff cell `$procdff$3117' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\o_wb_ack' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$972'.
  created $dff cell `$procdff$3118' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\wb_en_r' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$972'.
  created $dff cell `$procdff$3119' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\bsel' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$972'.
  created $dff cell `$procdff$3120' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\wb_rdt' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$972'.
  created $dff cell `$procdff$3121' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\rdata' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$947'.
  created $dff cell `$procdff$3122' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_ADDR' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$947'.
  created $dff cell `$procdff$3123' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_DATA' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$947'.
  created $dff cell `$procdff$3124' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_EN' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$947'.
  created $dff cell `$procdff$3125' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\o_wb_ack' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$940'.
  created $dff cell `$procdff$3126' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\wb_en_r' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$940'.
  created $dff cell `$procdff$3127' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\bsel' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$940'.
  created $dff cell `$procdff$3128' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\wb_rdt' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$940'.
  created $dff cell `$procdff$3129' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.\rdata' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$915'.
  created $dff cell `$procdff$3130' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_ADDR' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$915'.
  created $dff cell `$procdff$3131' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_DATA' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$915'.
  created $dff cell `$procdff$3132' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_EN' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$915'.
  created $dff cell `$procdff$3133' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.\o_wb_ack' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$908'.
  created $dff cell `$procdff$3134' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.\wb_en_r' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$908'.
  created $dff cell `$procdff$3135' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.\bsel' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$908'.
  created $dff cell `$procdff$3136' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.\wb_rdt' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$908'.
  created $dff cell `$procdff$3137' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.\rdata' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$883'.
  created $dff cell `$procdff$3138' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_ADDR' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$883'.
  created $dff cell `$procdff$3139' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_DATA' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$883'.
  created $dff cell `$procdff$3140' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_EN' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$883'.
  created $dff cell `$procdff$3141' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.\o_wb_ack' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$876'.
  created $dff cell `$procdff$3142' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.\wb_en_r' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$876'.
  created $dff cell `$procdff$3143' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.\bsel' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$876'.
  created $dff cell `$procdff$3144' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.\wb_rdt' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$876'.
  created $dff cell `$procdff$3145' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.\rdata' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$851'.
  created $dff cell `$procdff$3146' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_ADDR' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$851'.
  created $dff cell `$procdff$3147' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_DATA' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$851'.
  created $dff cell `$procdff$3148' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_EN' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$851'.
  created $dff cell `$procdff$3149' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.\o_wb_ack' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$844'.
  created $dff cell `$procdff$3150' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.\wb_en_r' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$844'.
  created $dff cell `$procdff$3151' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.\bsel' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$844'.
  created $dff cell `$procdff$3152' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.\wb_rdt' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$844'.
  created $dff cell `$procdff$3153' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.\rdata' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$819'.
  created $dff cell `$procdff$3154' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_ADDR' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$819'.
  created $dff cell `$procdff$3155' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_DATA' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$819'.
  created $dff cell `$procdff$3156' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_EN' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$819'.
  created $dff cell `$procdff$3157' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.\o_wb_ack' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$812'.
  created $dff cell `$procdff$3158' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.\wb_en_r' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$812'.
  created $dff cell `$procdff$3159' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.\bsel' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$812'.
  created $dff cell `$procdff$3160' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.\wb_rdt' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$812'.
  created $dff cell `$procdff$3161' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.\rdata' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$787'.
  created $dff cell `$procdff$3162' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_ADDR' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$787'.
  created $dff cell `$procdff$3163' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_DATA' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$787'.
  created $dff cell `$procdff$3164' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_EN' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$787'.
  created $dff cell `$procdff$3165' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.\o_wb_ack' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$780'.
  created $dff cell `$procdff$3166' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.\wb_en_r' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$780'.
  created $dff cell `$procdff$3167' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.\bsel' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$780'.
  created $dff cell `$procdff$3168' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.\wb_rdt' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$780'.
  created $dff cell `$procdff$3169' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.\rdata' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$755'.
  created $dff cell `$procdff$3170' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_ADDR' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$755'.
  created $dff cell `$procdff$3171' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_DATA' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$755'.
  created $dff cell `$procdff$3172' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_EN' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$755'.
  created $dff cell `$procdff$3173' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.\o_wb_ack' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$748'.
  created $dff cell `$procdff$3174' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.\wb_en_r' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$748'.
  created $dff cell `$procdff$3175' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.\bsel' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$748'.
  created $dff cell `$procdff$3176' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.\wb_rdt' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$748'.
  created $dff cell `$procdff$3177' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.\rdata' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$723'.
  created $dff cell `$procdff$3178' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_ADDR' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$723'.
  created $dff cell `$procdff$3179' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_DATA' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$723'.
  created $dff cell `$procdff$3180' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_EN' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$723'.
  created $dff cell `$procdff$3181' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.\o_wb_ack' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$716'.
  created $dff cell `$procdff$3182' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.\wb_en_r' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$716'.
  created $dff cell `$procdff$3183' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.\bsel' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$716'.
  created $dff cell `$procdff$3184' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.\wb_rdt' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$716'.
  created $dff cell `$procdff$3185' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.\rdata' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$691'.
  created $dff cell `$procdff$3186' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_ADDR' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$691'.
  created $dff cell `$procdff$3187' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_DATA' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$691'.
  created $dff cell `$procdff$3188' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_EN' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$691'.
  created $dff cell `$procdff$3189' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.\o_wb_ack' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$684'.
  created $dff cell `$procdff$3190' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.\wb_en_r' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$684'.
  created $dff cell `$procdff$3191' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.\bsel' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$684'.
  created $dff cell `$procdff$3192' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.\wb_rdt' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$684'.
  created $dff cell `$procdff$3193' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.\rdata' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$659'.
  created $dff cell `$procdff$3194' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_ADDR' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$659'.
  created $dff cell `$procdff$3195' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_DATA' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$659'.
  created $dff cell `$procdff$3196' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_EN' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$659'.
  created $dff cell `$procdff$3197' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.\o_wb_ack' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$652'.
  created $dff cell `$procdff$3198' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.\wb_en_r' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$652'.
  created $dff cell `$procdff$3199' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.\bsel' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$652'.
  created $dff cell `$procdff$3200' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.\wb_rdt' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$652'.
  created $dff cell `$procdff$3201' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.\rdata' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$627'.
  created $dff cell `$procdff$3202' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_ADDR' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$627'.
  created $dff cell `$procdff$3203' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_DATA' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$627'.
  created $dff cell `$procdff$3204' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_EN' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$627'.
  created $dff cell `$procdff$3205' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.\o_wb_ack' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$620'.
  created $dff cell `$procdff$3206' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.\wb_en_r' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$620'.
  created $dff cell `$procdff$3207' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.\bsel' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$620'.
  created $dff cell `$procdff$3208' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.\wb_rdt' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$620'.
  created $dff cell `$procdff$3209' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.\rdata' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$595'.
  created $dff cell `$procdff$3210' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$574_ADDR' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$595'.
  created $dff cell `$procdff$3211' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$574_DATA' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$595'.
  created $dff cell `$procdff$3212' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$574_EN' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$595'.
  created $dff cell `$procdff$3213' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.\o_wb_ack' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$588'.
  created $dff cell `$procdff$3214' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.\wb_en_r' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$588'.
  created $dff cell `$procdff$3215' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.\bsel' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$588'.
  created $dff cell `$procdff$3216' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.\wb_rdt' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$588'.
  created $dff cell `$procdff$3217' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.\rdata' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$547'.
  created $dff cell `$procdff$3218' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$526_ADDR' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$547'.
  created $dff cell `$procdff$3219' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$526_DATA' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$547'.
  created $dff cell `$procdff$3220' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$526_EN' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$547'.
  created $dff cell `$procdff$3221' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.\o_wb_ack' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$540'.
  created $dff cell `$procdff$3222' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.\wb_en_r' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$540'.
  created $dff cell `$procdff$3223' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.\bsel' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$540'.
  created $dff cell `$procdff$3224' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.\wb_rdt' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$540'.
  created $dff cell `$procdff$3225' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rdata1' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:131$525'.
  created $dff cell `$procdff$3226' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wdata0_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:77$524'.
  created $dff cell `$procdff$3227' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\genblk1.wtrig0_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:55$522'.
  created $dff cell `$procdff$3228' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rdata0' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:140$520'.
  created $dff cell `$procdff$3229' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rgnt' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:140$520'.
  created $dff cell `$procdff$3230' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rcnt' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:140$520'.
  created $dff cell `$procdff$3231' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rtrig1' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:140$520'.
  created $dff cell `$procdff$3232' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rreq_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:140$520'.
  created $dff cell `$procdff$3233' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wcnt' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:82$513'.
  created $dff cell `$procdff$3234' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wgo' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:82$513'.
  created $dff cell `$procdff$3235' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wdata1_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:82$513'.
  created $dff cell `$procdff$3236' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wen0_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:82$513'.
  created $dff cell `$procdff$3237' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wen1_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:82$513'.
  created $dff cell `$procdff$3238' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wreq_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:82$513'.
  created $dff cell `$procdff$3239' with positive edge clock.
Creating register for signal `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.\grant_reg' using process `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
  created $dff cell `$procdff$3240' with positive edge clock.
Creating register for signal `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.\grant_valid_reg' using process `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
  created $dff cell `$procdff$3241' with positive edge clock.
Creating register for signal `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.\grant_encoded_reg' using process `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
  created $dff cell `$procdff$3242' with positive edge clock.
Creating register for signal `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.\mask_reg' using process `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
  created $dff cell `$procdff$3243' with positive edge clock.
Creating register for signal `\wb2axis.\o_wb_ack' using process `\wb2axis.$proc$src/corescore_0/rtl/wb2axis.v:15$411'.
  created $dff cell `$procdff$3244' with positive edge clock.
Creating register for signal `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.\m_axis_tready_int_reg' using process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3245' with positive edge clock.
Creating register for signal `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.\m_axis_tdata_reg' using process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3246' with positive edge clock.
Creating register for signal `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.\m_axis_tkeep_reg' using process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3247' with positive edge clock.
Creating register for signal `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.\m_axis_tvalid_reg' using process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3248' with positive edge clock.
Creating register for signal `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.\m_axis_tlast_reg' using process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3249' with positive edge clock.
Creating register for signal `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.\m_axis_tid_reg' using process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3250' with positive edge clock.
Creating register for signal `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.\m_axis_tdest_reg' using process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3251' with positive edge clock.
Creating register for signal `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.\m_axis_tuser_reg' using process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3252' with positive edge clock.
Creating register for signal `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.\temp_m_axis_tdata_reg' using process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3253' with positive edge clock.
Creating register for signal `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.\temp_m_axis_tkeep_reg' using process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3254' with positive edge clock.
Creating register for signal `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.\temp_m_axis_tvalid_reg' using process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3255' with positive edge clock.
Creating register for signal `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.\temp_m_axis_tlast_reg' using process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3256' with positive edge clock.
Creating register for signal `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.\temp_m_axis_tid_reg' using process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3257' with positive edge clock.
Creating register for signal `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.\temp_m_axis_tdest_reg' using process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3258' with positive edge clock.
Creating register for signal `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.\temp_m_axis_tuser_reg' using process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$3259' with positive edge clock.
Creating register for signal `\clkgen.\srst_n_pipe' using process `\clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
  created $adff cell `$procdff$3262' with positive edge clock and positive level reset.
Creating register for signal `\clkgen.\srst_n' using process `\clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
  created $adff cell `$procdff$3265' with positive edge clock and positive level reset.
Creating register for signal `\emitter_uart.\o_tready' using process `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
  created $dff cell `$procdff$3266' with positive edge clock.
Creating register for signal `\emitter_uart.\cnt' using process `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
  created $dff cell `$procdff$3267' with positive edge clock.
Creating register for signal `\emitter_uart.\data' using process `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
  created $dff cell `$procdff$3268' with positive edge clock.
Creating register for signal `\RAM16S4.\mem0' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$3269' with positive edge clock.
Creating register for signal `\RAM16S4.\mem1' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$3270' with positive edge clock.
Creating register for signal `\RAM16S4.\mem2' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$3271' with positive edge clock.
Creating register for signal `\RAM16S4.\mem3' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$3272' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1128$274' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$3273' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1129$275' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$3274' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1130$276' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$3275' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1131$277' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$3276' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem0$282' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$3277' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem1$283' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$3278' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem2$284' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$3279' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem3$285' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$3280' with positive edge clock.
Creating register for signal `\RAM16S2.\mem0' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$3281' with positive edge clock.
Creating register for signal `\RAM16S2.\mem1' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$3282' with positive edge clock.
Creating register for signal `\RAM16S2.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1083$244' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$3283' with positive edge clock.
Creating register for signal `\RAM16S2.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1084$245' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$3284' with positive edge clock.
Creating register for signal `\RAM16S2.$lookahead\mem0$248' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$3285' with positive edge clock.
Creating register for signal `\RAM16S2.$lookahead\mem1$249' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$3286' with positive edge clock.
Creating register for signal `\RAM16S1.\mem' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
  created $dff cell `$procdff$3287' with positive edge clock.
Creating register for signal `\RAM16S1.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1045$228' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
  created $dff cell `$procdff$3288' with positive edge clock.
Creating register for signal `\RAM16S1.$lookahead\mem$230' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
  created $dff cell `$procdff$3289' with positive edge clock.
Creating register for signal `\ALU.\C' using process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
  created direct connection (no actual register cell created).
Creating register for signal `\ALU.\S' using process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFFNCE.\Q' using process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
  created $adff cell `$procdff$3292' with negative edge clock and positive level reset.
Creating register for signal `\DFFNC.\Q' using process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220'.
  created $adff cell `$procdff$3295' with negative edge clock and positive level reset.
Creating register for signal `\DFFNPE.\Q' using process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
  created $adff cell `$procdff$3298' with negative edge clock and positive level reset.
Creating register for signal `\DFFNP.\Q' using process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216'.
  created $adff cell `$procdff$3301' with negative edge clock and positive level reset.
Creating register for signal `\DFFNRE.\Q' using process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214'.
  created $dff cell `$procdff$3302' with negative edge clock.
Creating register for signal `\DFFNR.\Q' using process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212'.
  created $dff cell `$procdff$3303' with negative edge clock.
Creating register for signal `\DFFNSE.\Q' using process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210'.
  created $dff cell `$procdff$3304' with negative edge clock.
Creating register for signal `\DFFNS.\Q' using process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208'.
  created $dff cell `$procdff$3305' with negative edge clock.
Creating register for signal `\DFFNE.\Q' using process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$206'.
  created $dff cell `$procdff$3306' with negative edge clock.
Creating register for signal `\DFFN.\Q' using process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$204'.
  created $dff cell `$procdff$3307' with negative edge clock.
Creating register for signal `\DFFCE.\Q' using process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
  created $adff cell `$procdff$3310' with positive edge clock and positive level reset.
Creating register for signal `\DFFC.\Q' using process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200'.
  created $adff cell `$procdff$3313' with positive edge clock and positive level reset.
Creating register for signal `\DFFPE.\Q' using process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
  created $adff cell `$procdff$3316' with positive edge clock and positive level reset.
Creating register for signal `\DFFP.\Q' using process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196'.
  created $adff cell `$procdff$3319' with positive edge clock and positive level reset.
Creating register for signal `\DFFRE.\Q' using process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194'.
  created $dff cell `$procdff$3320' with positive edge clock.
Creating register for signal `\DFFR.\Q' using process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192'.
  created $dff cell `$procdff$3321' with positive edge clock.
Creating register for signal `\DFFSE.\Q' using process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190'.
  created $dff cell `$procdff$3322' with positive edge clock.
Creating register for signal `\DFFS.\Q' using process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188'.
  created $dff cell `$procdff$3323' with positive edge clock.
Creating register for signal `\DFFE.\Q' using process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$186'.
  created $dff cell `$procdff$3324' with positive edge clock.
Creating register for signal `\DFF.\Q' using process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$184'.
  created $dff cell `$procdff$3325' with positive edge clock.
Creating register for signal `\serv_shift.\cnt' using process `\serv_shift.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:18$1914'.
  created $dff cell `$procdff$3326' with positive edge clock.
Creating register for signal `\serv_shift.\signbit' using process `\serv_shift.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:18$1914'.
  created $dff cell `$procdff$3327' with positive edge clock.
Creating register for signal `\serv_shift.\wrapped' using process `\serv_shift.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:18$1914'.
  created $dff cell `$procdff$3328' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_init' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:90$1897'.
  created $dff cell `$procdff$3329' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_cnt_en' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:90$1897'.
  created $dff cell `$procdff$3330' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_cnt_done' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:90$1897'.
  created $dff cell `$procdff$3331' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_ctrl_jump' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:90$1897'.
  created $dff cell `$procdff$3332' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\stage_two_req' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:90$1897'.
  created $dff cell `$procdff$3333' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_cnt' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:90$1897'.
  created $dff cell `$procdff$3334' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_cnt_r' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:90$1897'.
  created $dff cell `$procdff$3335' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\stage_two_pending' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:90$1897'.
  created $dff cell `$procdff$3336' with positive edge clock.
Creating register for signal `\serv_decode.\o_rf_rd_addr' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$1837'.
  created $dff cell `$procdff$3337' with positive edge clock.
Creating register for signal `\serv_decode.\o_rf_rs1_addr' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$1837'.
  created $dff cell `$procdff$3338' with positive edge clock.
Creating register for signal `\serv_decode.\o_rf_rs2_addr' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$1837'.
  created $dff cell `$procdff$3339' with positive edge clock.
Creating register for signal `\serv_decode.\signbit' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$1837'.
  created $dff cell `$procdff$3340' with positive edge clock.
Creating register for signal `\serv_decode.\opcode' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$1837'.
  created $dff cell `$procdff$3341' with positive edge clock.
Creating register for signal `\serv_decode.\funct3' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$1837'.
  created $dff cell `$procdff$3342' with positive edge clock.
Creating register for signal `\serv_decode.\op20' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$1837'.
  created $dff cell `$procdff$3343' with positive edge clock.
Creating register for signal `\serv_decode.\op21' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$1837'.
  created $dff cell `$procdff$3344' with positive edge clock.
Creating register for signal `\serv_decode.\op22' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$1837'.
  created $dff cell `$procdff$3345' with positive edge clock.
Creating register for signal `\serv_decode.\op26' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$1837'.
  created $dff cell `$procdff$3346' with positive edge clock.
Creating register for signal `\serv_decode.\imm30' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$1837'.
  created $dff cell `$procdff$3347' with positive edge clock.
Creating register for signal `\serv_decode.\imm19_12_20' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$1837'.
  created $dff cell `$procdff$3348' with positive edge clock.
Creating register for signal `\serv_decode.\imm7' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$1837'.
  created $dff cell `$procdff$3349' with positive edge clock.
Creating register for signal `\serv_decode.\imm30_25' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$1837'.
  created $dff cell `$procdff$3350' with positive edge clock.
Creating register for signal `\serv_decode.\imm24_20' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$1837'.
  created $dff cell `$procdff$3351' with positive edge clock.
Creating register for signal `\serv_decode.\imm11_7' using process `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$1837'.
  created $dff cell `$procdff$3352' with positive edge clock.
Creating register for signal `\serv_bufreg.\data' using process `\serv_bufreg.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:26$1724'.
  created $dff cell `$procdff$3353' with positive edge clock.
Creating register for signal `\serv_bufreg.\o_lsb' using process `\serv_bufreg.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:26$1724'.
  created $dff cell `$procdff$3354' with positive edge clock.
Creating register for signal `\serv_bufreg.\c_r' using process `\serv_bufreg.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:26$1724'.
  created $dff cell `$procdff$3355' with positive edge clock.
Creating register for signal `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.\o_ibus_adr' using process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:71$1712'.
  created $dff cell `$procdff$3356' with positive edge clock.
Creating register for signal `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.\en_pc_r' using process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:71$1712'.
  created $dff cell `$procdff$3357' with positive edge clock.
Creating register for signal `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.\pc_plus_4_cy_r' using process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:71$1712'.
  created $dff cell `$procdff$3358' with positive edge clock.
Creating register for signal `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.\pc_plus_offset_cy_r' using process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:71$1712'.
  created $dff cell `$procdff$3359' with positive edge clock.
Creating register for signal `\serv_alu.\result_lt_r' using process `\serv_alu.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:89$1693'.
  created $dff cell `$procdff$3360' with positive edge clock.
Creating register for signal `\serv_alu.\shamt' using process `\serv_alu.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:89$1693'.
  created $dff cell `$procdff$3361' with positive edge clock.
Creating register for signal `\serv_alu.\shamt_msb' using process `\serv_alu.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:89$1693'.
  created $dff cell `$procdff$3362' with positive edge clock.
Creating register for signal `\serv_alu.\add_cy_r' using process `\serv_alu.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:89$1693'.
  created $dff cell `$procdff$3363' with positive edge clock.
Creating register for signal `\serv_alu.\b_inv_plus_1_cy_r' using process `\serv_alu.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:89$1693'.
  created $dff cell `$procdff$3364' with positive edge clock.
Creating register for signal `\serv_alu.\lt_r' using process `\serv_alu.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:89$1693'.
  created $dff cell `$procdff$3365' with positive edge clock.
Creating register for signal `\serv_alu.\eq_r' using process `\serv_alu.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:89$1693'.
  created $dff cell `$procdff$3366' with positive edge clock.
Creating register for signal `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.\signbit' using process `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:47$1664'.
  created $dff cell `$procdff$3367' with positive edge clock.
Creating register for signal `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.\dat' using process `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:47$1664'.
  created $dff cell `$procdff$3368' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\rdata' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1619'.
  created $dff cell `$procdff$3369' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_ADDR' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1619'.
  created $dff cell `$procdff$3370' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_DATA' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1619'.
  created $dff cell `$procdff$3371' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_EN' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1619'.
  created $dff cell `$procdff$3372' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\o_wb_ack' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1612'.
  created $dff cell `$procdff$3373' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\wb_en_r' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1612'.
  created $dff cell `$procdff$3374' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\bsel' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1612'.
  created $dff cell `$procdff$3375' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\wb_rdt' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1612'.
  created $dff cell `$procdff$3376' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\rdata' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1587'.
  created $dff cell `$procdff$3377' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_ADDR' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1587'.
  created $dff cell `$procdff$3378' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_DATA' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1587'.
  created $dff cell `$procdff$3379' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_EN' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1587'.
  created $dff cell `$procdff$3380' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\o_wb_ack' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1580'.
  created $dff cell `$procdff$3381' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\wb_en_r' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1580'.
  created $dff cell `$procdff$3382' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\bsel' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1580'.
  created $dff cell `$procdff$3383' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\wb_rdt' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1580'.
  created $dff cell `$procdff$3384' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\rdata' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1555'.
  created $dff cell `$procdff$3385' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_ADDR' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1555'.
  created $dff cell `$procdff$3386' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_DATA' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1555'.
  created $dff cell `$procdff$3387' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_EN' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1555'.
  created $dff cell `$procdff$3388' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\o_wb_ack' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1548'.
  created $dff cell `$procdff$3389' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\wb_en_r' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1548'.
  created $dff cell `$procdff$3390' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\bsel' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1548'.
  created $dff cell `$procdff$3391' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\wb_rdt' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1548'.
  created $dff cell `$procdff$3392' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\rdata' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1523'.
  created $dff cell `$procdff$3393' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_ADDR' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1523'.
  created $dff cell `$procdff$3394' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_DATA' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1523'.
  created $dff cell `$procdff$3395' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_EN' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1523'.
  created $dff cell `$procdff$3396' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\o_wb_ack' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1516'.
  created $dff cell `$procdff$3397' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\wb_en_r' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1516'.
  created $dff cell `$procdff$3398' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\bsel' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1516'.
  created $dff cell `$procdff$3399' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\wb_rdt' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1516'.
  created $dff cell `$procdff$3400' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\rdata' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1491'.
  created $dff cell `$procdff$3401' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_ADDR' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1491'.
  created $dff cell `$procdff$3402' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_DATA' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1491'.
  created $dff cell `$procdff$3403' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_EN' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1491'.
  created $dff cell `$procdff$3404' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\o_wb_ack' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1484'.
  created $dff cell `$procdff$3405' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\wb_en_r' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1484'.
  created $dff cell `$procdff$3406' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\bsel' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1484'.
  created $dff cell `$procdff$3407' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\wb_rdt' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1484'.
  created $dff cell `$procdff$3408' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\rdata' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1459'.
  created $dff cell `$procdff$3409' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_ADDR' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1459'.
  created $dff cell `$procdff$3410' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_DATA' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1459'.
  created $dff cell `$procdff$3411' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_EN' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1459'.
  created $dff cell `$procdff$3412' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\o_wb_ack' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1452'.
  created $dff cell `$procdff$3413' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\wb_en_r' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1452'.
  created $dff cell `$procdff$3414' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\bsel' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1452'.
  created $dff cell `$procdff$3415' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\wb_rdt' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1452'.
  created $dff cell `$procdff$3416' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\rdata' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1427'.
  created $dff cell `$procdff$3417' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_ADDR' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1427'.
  created $dff cell `$procdff$3418' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_DATA' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1427'.
  created $dff cell `$procdff$3419' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_EN' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1427'.
  created $dff cell `$procdff$3420' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\o_wb_ack' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1420'.
  created $dff cell `$procdff$3421' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\wb_en_r' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1420'.
  created $dff cell `$procdff$3422' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\bsel' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1420'.
  created $dff cell `$procdff$3423' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\wb_rdt' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1420'.
  created $dff cell `$procdff$3424' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\rdata' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1395'.
  created $dff cell `$procdff$3425' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_ADDR' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1395'.
  created $dff cell `$procdff$3426' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_DATA' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1395'.
  created $dff cell `$procdff$3427' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_EN' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1395'.
  created $dff cell `$procdff$3428' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\o_wb_ack' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1388'.
  created $dff cell `$procdff$3429' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\wb_en_r' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1388'.
  created $dff cell `$procdff$3430' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\bsel' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1388'.
  created $dff cell `$procdff$3431' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\wb_rdt' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1388'.
  created $dff cell `$procdff$3432' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\rdata' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1363'.
  created $dff cell `$procdff$3433' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_ADDR' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1363'.
  created $dff cell `$procdff$3434' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_DATA' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1363'.
  created $dff cell `$procdff$3435' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_EN' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1363'.
  created $dff cell `$procdff$3436' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\o_wb_ack' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1356'.
  created $dff cell `$procdff$3437' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\wb_en_r' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1356'.
  created $dff cell `$procdff$3438' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\bsel' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1356'.
  created $dff cell `$procdff$3439' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\wb_rdt' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1356'.
  created $dff cell `$procdff$3440' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\rdata' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1331'.
  created $dff cell `$procdff$3441' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_ADDR' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1331'.
  created $dff cell `$procdff$3442' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_DATA' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1331'.
  created $dff cell `$procdff$3443' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_EN' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1331'.
  created $dff cell `$procdff$3444' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\o_wb_ack' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1324'.
  created $dff cell `$procdff$3445' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\wb_en_r' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1324'.
  created $dff cell `$procdff$3446' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\bsel' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1324'.
  created $dff cell `$procdff$3447' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\wb_rdt' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1324'.
  created $dff cell `$procdff$3448' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\rdata' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1299'.
  created $dff cell `$procdff$3449' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_ADDR' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1299'.
  created $dff cell `$procdff$3450' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_DATA' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1299'.
  created $dff cell `$procdff$3451' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_EN' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1299'.
  created $dff cell `$procdff$3452' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\o_wb_ack' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1292'.
  created $dff cell `$procdff$3453' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\wb_en_r' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1292'.
  created $dff cell `$procdff$3454' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\bsel' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1292'.
  created $dff cell `$procdff$3455' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\wb_rdt' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1292'.
  created $dff cell `$procdff$3456' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\rdata' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1267'.
  created $dff cell `$procdff$3457' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_ADDR' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1267'.
  created $dff cell `$procdff$3458' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_DATA' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1267'.
  created $dff cell `$procdff$3459' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_EN' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1267'.
  created $dff cell `$procdff$3460' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\o_wb_ack' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1260'.
  created $dff cell `$procdff$3461' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\wb_en_r' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1260'.
  created $dff cell `$procdff$3462' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\bsel' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1260'.
  created $dff cell `$procdff$3463' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\wb_rdt' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1260'.
  created $dff cell `$procdff$3464' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\rdata' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1235'.
  created $dff cell `$procdff$3465' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_ADDR' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1235'.
  created $dff cell `$procdff$3466' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_DATA' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1235'.
  created $dff cell `$procdff$3467' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_EN' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1235'.
  created $dff cell `$procdff$3468' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\o_wb_ack' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1228'.
  created $dff cell `$procdff$3469' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\wb_en_r' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1228'.
  created $dff cell `$procdff$3470' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\bsel' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1228'.
  created $dff cell `$procdff$3471' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\wb_rdt' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1228'.
  created $dff cell `$procdff$3472' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\rdata' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1203'.
  created $dff cell `$procdff$3473' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_ADDR' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1203'.
  created $dff cell `$procdff$3474' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_DATA' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1203'.
  created $dff cell `$procdff$3475' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_EN' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1203'.
  created $dff cell `$procdff$3476' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\o_wb_ack' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1196'.
  created $dff cell `$procdff$3477' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\wb_en_r' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1196'.
  created $dff cell `$procdff$3478' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\bsel' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1196'.
  created $dff cell `$procdff$3479' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\wb_rdt' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1196'.
  created $dff cell `$procdff$3480' with positive edge clock.

28.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

28.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1180'.
Found and cleaned up 1 empty switch in `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1171'.
Removing empty process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1171'.
Found and cleaned up 4 empty switches in `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1164'.
Removing empty process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1164'.
Removing empty process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1148'.
Found and cleaned up 1 empty switch in `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1139'.
Removing empty process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1139'.
Found and cleaned up 4 empty switches in `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1132'.
Removing empty process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1132'.
Removing empty process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1116'.
Found and cleaned up 1 empty switch in `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1107'.
Removing empty process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1107'.
Found and cleaned up 4 empty switches in `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1100'.
Removing empty process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1100'.
Removing empty process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1084'.
Found and cleaned up 1 empty switch in `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1075'.
Removing empty process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1075'.
Found and cleaned up 4 empty switches in `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1068'.
Removing empty process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1068'.
Removing empty process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1052'.
Found and cleaned up 1 empty switch in `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1043'.
Removing empty process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1043'.
Found and cleaned up 4 empty switches in `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1036'.
Removing empty process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1036'.
Removing empty process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1020'.
Found and cleaned up 1 empty switch in `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1011'.
Removing empty process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1011'.
Found and cleaned up 4 empty switches in `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1004'.
Removing empty process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1004'.
Removing empty process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$988'.
Found and cleaned up 1 empty switch in `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$979'.
Removing empty process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$979'.
Found and cleaned up 4 empty switches in `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$972'.
Removing empty process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$972'.
Removing empty process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$956'.
Found and cleaned up 1 empty switch in `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$947'.
Removing empty process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$947'.
Found and cleaned up 4 empty switches in `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$940'.
Removing empty process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$940'.
Removing empty process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$924'.
Found and cleaned up 1 empty switch in `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$915'.
Removing empty process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$915'.
Found and cleaned up 4 empty switches in `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$908'.
Removing empty process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$908'.
Removing empty process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$892'.
Found and cleaned up 1 empty switch in `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$883'.
Removing empty process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$883'.
Found and cleaned up 4 empty switches in `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$876'.
Removing empty process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$876'.
Removing empty process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$860'.
Found and cleaned up 1 empty switch in `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$851'.
Removing empty process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$851'.
Found and cleaned up 4 empty switches in `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$844'.
Removing empty process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$844'.
Removing empty process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$828'.
Found and cleaned up 1 empty switch in `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$819'.
Removing empty process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$819'.
Found and cleaned up 4 empty switches in `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$812'.
Removing empty process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$812'.
Removing empty process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$796'.
Found and cleaned up 1 empty switch in `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$787'.
Removing empty process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$787'.
Found and cleaned up 4 empty switches in `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$780'.
Removing empty process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$780'.
Removing empty process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$764'.
Found and cleaned up 1 empty switch in `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$755'.
Removing empty process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$755'.
Found and cleaned up 4 empty switches in `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$748'.
Removing empty process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$748'.
Removing empty process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$732'.
Found and cleaned up 1 empty switch in `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$723'.
Removing empty process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$723'.
Found and cleaned up 4 empty switches in `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$716'.
Removing empty process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$716'.
Removing empty process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$700'.
Found and cleaned up 1 empty switch in `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$691'.
Removing empty process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$691'.
Found and cleaned up 4 empty switches in `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$684'.
Removing empty process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$684'.
Removing empty process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$668'.
Found and cleaned up 1 empty switch in `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$659'.
Removing empty process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$659'.
Found and cleaned up 4 empty switches in `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$652'.
Removing empty process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$652'.
Removing empty process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$636'.
Found and cleaned up 1 empty switch in `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$627'.
Removing empty process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$627'.
Found and cleaned up 4 empty switches in `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$620'.
Removing empty process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$620'.
Removing empty process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$604'.
Found and cleaned up 1 empty switch in `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$595'.
Removing empty process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$595'.
Found and cleaned up 4 empty switches in `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$588'.
Removing empty process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$588'.
Removing empty process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$556'.
Found and cleaned up 1 empty switch in `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$547'.
Removing empty process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$547'.
Found and cleaned up 4 empty switches in `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$540'.
Removing empty process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$540'.
Found and cleaned up 1 empty switch in `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:131$525'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:131$525'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:77$524'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:55$522'.
Found and cleaned up 3 empty switches in `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:140$520'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:140$520'.
Found and cleaned up 4 empty switches in `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:82$513'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:82$513'.
Removing empty process `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:77$436'.
Removing empty process `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:56$435'.
Removing empty process `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:55$434'.
Removing empty process `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:54$433'.
Found and cleaned up 1 empty switch in `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
Removing empty process `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
Found and cleaned up 4 empty switches in `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
Removing empty process `$paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
Found and cleaned up 1 empty switch in `\wb2axis.$proc$src/corescore_0/rtl/wb2axis.v:15$411'.
Removing empty process `wb2axis.$proc$src/corescore_0/rtl/wb2axis.v:15$411'.
Removing empty process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:165$408'.
Removing empty process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:164$407'.
Removing empty process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:163$406'.
Removing empty process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:162$405'.
Removing empty process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:161$404'.
Removing empty process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:160$403'.
Removing empty process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:159$402'.
Removing empty process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:157$401'.
Removing empty process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:156$400'.
Removing empty process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:155$399'.
Removing empty process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:154$398'.
Removing empty process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:153$397'.
Removing empty process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:152$396'.
Removing empty process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:151$395'.
Removing empty process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:100$394'.
Found and cleaned up 4 empty switches in `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
Removing empty process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
Found and cleaned up 3 empty switches in `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
Removing empty process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
Removing empty process `$paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
Removing empty process `clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
Found and cleaned up 5 empty switches in `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
Removing empty process `emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
Removing empty process `RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$331'.
Found and cleaned up 1 empty switch in `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
Removing empty process `RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
Removing empty process `RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$273'.
Found and cleaned up 1 empty switch in `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
Removing empty process `RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
Removing empty process `RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$243'.
Found and cleaned up 1 empty switch in `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
Removing empty process `RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
Removing empty process `ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
Removing empty process `DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$223'.
Found and cleaned up 1 empty switch in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
Removing empty process `DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
Removing empty process `DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$221'.
Removing empty process `DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220'.
Removing empty process `DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$219'.
Found and cleaned up 1 empty switch in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
Removing empty process `DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
Removing empty process `DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$217'.
Removing empty process `DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216'.
Removing empty process `DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$215'.
Found and cleaned up 2 empty switches in `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214'.
Removing empty process `DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214'.
Removing empty process `DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$213'.
Found and cleaned up 1 empty switch in `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212'.
Removing empty process `DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212'.
Removing empty process `DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$211'.
Found and cleaned up 2 empty switches in `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210'.
Removing empty process `DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210'.
Removing empty process `DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$209'.
Found and cleaned up 1 empty switch in `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208'.
Removing empty process `DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208'.
Removing empty process `DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$207'.
Found and cleaned up 1 empty switch in `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$206'.
Removing empty process `DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$206'.
Removing empty process `DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$205'.
Removing empty process `DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$204'.
Removing empty process `DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$203'.
Found and cleaned up 1 empty switch in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
Removing empty process `DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
Removing empty process `DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$201'.
Removing empty process `DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200'.
Removing empty process `DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$199'.
Found and cleaned up 1 empty switch in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
Removing empty process `DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
Removing empty process `DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$197'.
Removing empty process `DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196'.
Removing empty process `DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$195'.
Found and cleaned up 2 empty switches in `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194'.
Removing empty process `DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194'.
Removing empty process `DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$193'.
Found and cleaned up 1 empty switch in `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192'.
Removing empty process `DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192'.
Removing empty process `DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$191'.
Found and cleaned up 2 empty switches in `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190'.
Removing empty process `DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190'.
Removing empty process `DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$189'.
Found and cleaned up 1 empty switch in `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188'.
Removing empty process `DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188'.
Removing empty process `DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$187'.
Found and cleaned up 1 empty switch in `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$186'.
Removing empty process `DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$186'.
Removing empty process `DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$185'.
Removing empty process `DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$184'.
Found and cleaned up 1 empty switch in `\serv_shift.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:18$1914'.
Removing empty process `serv_shift.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:18$1914'.
Removing empty process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:149$1907'.
Found and cleaned up 8 empty switches in `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:90$1897'.
Removing empty process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:90$1897'.
Found and cleaned up 3 empty switches in `\serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$1837'.
Removing empty process `serv_decode.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:194$1837'.
Found and cleaned up 3 empty switches in `\serv_bufreg.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:26$1724'.
Removing empty process `serv_bufreg.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:26$1724'.
Found and cleaned up 3 empty switches in `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:71$1712'.
Removing empty process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:71$1712'.
Found and cleaned up 2 empty switches in `\serv_alu.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:89$1693'.
Removing empty process `serv_alu.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:89$1693'.
Found and cleaned up 3 empty switches in `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:47$1664'.
Removing empty process `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:47$1664'.
Removing empty process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1628'.
Found and cleaned up 1 empty switch in `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1619'.
Removing empty process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1619'.
Found and cleaned up 4 empty switches in `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1612'.
Removing empty process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1612'.
Removing empty process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1596'.
Found and cleaned up 1 empty switch in `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1587'.
Removing empty process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1587'.
Found and cleaned up 4 empty switches in `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1580'.
Removing empty process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1580'.
Removing empty process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1564'.
Found and cleaned up 1 empty switch in `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1555'.
Removing empty process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1555'.
Found and cleaned up 4 empty switches in `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1548'.
Removing empty process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1548'.
Removing empty process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1532'.
Found and cleaned up 1 empty switch in `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1523'.
Removing empty process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1523'.
Found and cleaned up 4 empty switches in `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1516'.
Removing empty process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1516'.
Removing empty process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1500'.
Found and cleaned up 1 empty switch in `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1491'.
Removing empty process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1491'.
Found and cleaned up 4 empty switches in `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1484'.
Removing empty process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1484'.
Removing empty process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1468'.
Found and cleaned up 1 empty switch in `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1459'.
Removing empty process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1459'.
Found and cleaned up 4 empty switches in `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1452'.
Removing empty process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1452'.
Removing empty process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1436'.
Found and cleaned up 1 empty switch in `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1427'.
Removing empty process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1427'.
Found and cleaned up 4 empty switches in `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1420'.
Removing empty process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1420'.
Removing empty process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1404'.
Found and cleaned up 1 empty switch in `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1395'.
Removing empty process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1395'.
Found and cleaned up 4 empty switches in `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1388'.
Removing empty process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1388'.
Removing empty process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1372'.
Found and cleaned up 1 empty switch in `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1363'.
Removing empty process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1363'.
Found and cleaned up 4 empty switches in `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1356'.
Removing empty process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1356'.
Removing empty process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1340'.
Found and cleaned up 1 empty switch in `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1331'.
Removing empty process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1331'.
Found and cleaned up 4 empty switches in `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1324'.
Removing empty process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1324'.
Removing empty process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1308'.
Found and cleaned up 1 empty switch in `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1299'.
Removing empty process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1299'.
Found and cleaned up 4 empty switches in `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1292'.
Removing empty process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1292'.
Removing empty process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1276'.
Found and cleaned up 1 empty switch in `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1267'.
Removing empty process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1267'.
Found and cleaned up 4 empty switches in `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1260'.
Removing empty process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1260'.
Removing empty process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1244'.
Found and cleaned up 1 empty switch in `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1235'.
Removing empty process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1235'.
Found and cleaned up 4 empty switches in `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1228'.
Removing empty process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1228'.
Removing empty process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1212'.
Found and cleaned up 1 empty switch in `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1203'.
Removing empty process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1203'.
Found and cleaned up 4 empty switches in `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1196'.
Removing empty process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1196'.
Cleaned up 240 empty switches.

28.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.
Optimizing module $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.
Optimizing module $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.
Optimizing module $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.
Optimizing module $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.
Optimizing module $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.
Optimizing module $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.
Optimizing module $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.
Optimizing module $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.
Optimizing module $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.
Optimizing module $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.
Optimizing module $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.
Optimizing module $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.
Optimizing module $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.
Optimizing module $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.
Optimizing module $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.
Optimizing module $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.
Optimizing module $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.
Optimizing module $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.
Optimizing module $paramod$0fbc9f221c34c0fcd9c6a510282100747acbfeca\priority_encoder.
Optimizing module serving_arbiter.
Optimizing module serving_mux.
<suppressed ~1 debug messages>
Optimizing module $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.
Optimizing module $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.
Optimizing module $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top.
Optimizing module $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving.
Optimizing module $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving.
Optimizing module $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving.
Optimizing module $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving.
Optimizing module $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving.
Optimizing module $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving.
Optimizing module $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving.
Optimizing module $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving.
Optimizing module $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving.
Optimizing module $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving.
Optimizing module $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving.
Optimizing module $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving.
Optimizing module $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving.
Optimizing module $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving.
Optimizing module $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving.
Optimizing module $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving.
Optimizing module $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving.
Optimizing module $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving.
Optimizing module $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving.
Optimizing module $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving.
Optimizing module $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving.
Optimizing module $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving.
Optimizing module $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving.
Optimizing module $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving.
Optimizing module $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving.
Optimizing module $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving.
Optimizing module $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving.
Optimizing module $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving.
Optimizing module $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving.
Optimizing module $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving.
Optimizing module $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving.
Optimizing module $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving.
Optimizing module $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving.
Optimizing module $paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.
<suppressed ~28 debug messages>
Optimizing module wb2axis.
Optimizing module $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving.
Optimizing module $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base.
Optimizing module $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base.
Optimizing module $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base.
Optimizing module $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base.
Optimizing module $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base.
Optimizing module $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base.
Optimizing module $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base.
Optimizing module $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base.
Optimizing module $paramod$64bd0fdd218743947e184567838b6fc73e111621\base.
Optimizing module $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base.
Optimizing module $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base.
Optimizing module $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base.
Optimizing module $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base.
Optimizing module $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base.
Optimizing module $paramod$073300fb16c043819b11d630c08752b251659e86\base.
Optimizing module $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base.
Optimizing module $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base.
Optimizing module $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base.
Optimizing module $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base.
Optimizing module $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base.
Optimizing module $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base.
Optimizing module $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base.
Optimizing module $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base.
Optimizing module $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base.
Optimizing module $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base.
Optimizing module $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base.
Optimizing module $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base.
Optimizing module $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base.
Optimizing module $paramod$c1752925c894e836aacbf002506189702869b8b2\base.
Optimizing module $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base.
Optimizing module $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base.
Optimizing module $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base.
Optimizing module $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base.
Optimizing module $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base.
Optimizing module $paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.
Optimizing module clkgen.
<suppressed ~3 debug messages>
Optimizing module corescorecore.
Optimizing module emitter_uart.
Optimizing module corescore_gowin_yosys.
Optimizing module $paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder.
Optimizing module $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder.
Optimizing module $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder.
Optimizing module serv_shift.
Optimizing module $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder.
Optimizing module $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder.
Optimizing module $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.
<suppressed ~12 debug messages>
Optimizing module serv_decode.
<suppressed ~7 debug messages>
Optimizing module serv_bufreg.
Optimizing module $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.
Optimizing module serv_alu.
Optimizing module $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000.
Optimizing module $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.
<suppressed ~3 debug messages>
Optimizing module $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.
Optimizing module $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.
Optimizing module $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.
Optimizing module $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.
Optimizing module $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.
Optimizing module $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.
Optimizing module $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.
Optimizing module $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.
Optimizing module $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.
Optimizing module $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.
Optimizing module $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.
Optimizing module $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.
Optimizing module $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.
Optimizing module $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.

28.6. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.
Deleting now unused module $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.
Deleting now unused module $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.
Deleting now unused module $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.
Deleting now unused module $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.
Deleting now unused module $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.
Deleting now unused module $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.
Deleting now unused module $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.
Deleting now unused module $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.
Deleting now unused module $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.
Deleting now unused module $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.
Deleting now unused module $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.
Deleting now unused module $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.
Deleting now unused module $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.
Deleting now unused module $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.
Deleting now unused module $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.
Deleting now unused module $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.
Deleting now unused module $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.
Deleting now unused module $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.
Deleting now unused module $paramod$0fbc9f221c34c0fcd9c6a510282100747acbfeca\priority_encoder.
Deleting now unused module serving_arbiter.
Deleting now unused module serving_mux.
Deleting now unused module $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.
Deleting now unused module $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.
Deleting now unused module $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top.
Deleting now unused module $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving.
Deleting now unused module $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving.
Deleting now unused module $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving.
Deleting now unused module $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving.
Deleting now unused module $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving.
Deleting now unused module $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving.
Deleting now unused module $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving.
Deleting now unused module $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving.
Deleting now unused module $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving.
Deleting now unused module $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving.
Deleting now unused module $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving.
Deleting now unused module $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving.
Deleting now unused module $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving.
Deleting now unused module $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving.
Deleting now unused module $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving.
Deleting now unused module $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving.
Deleting now unused module $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving.
Deleting now unused module $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving.
Deleting now unused module $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving.
Deleting now unused module $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving.
Deleting now unused module $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving.
Deleting now unused module $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving.
Deleting now unused module $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving.
Deleting now unused module $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving.
Deleting now unused module $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving.
Deleting now unused module $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving.
Deleting now unused module $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving.
Deleting now unused module $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving.
Deleting now unused module $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving.
Deleting now unused module $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving.
Deleting now unused module $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving.
Deleting now unused module $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving.
Deleting now unused module $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving.
Deleting now unused module $paramod$4fcc6efefe17c98dc139f8506004dbb26179b7af\arbiter.
Deleting now unused module wb2axis.
Deleting now unused module $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving.
Deleting now unused module $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base.
Deleting now unused module $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base.
Deleting now unused module $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base.
Deleting now unused module $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base.
Deleting now unused module $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base.
Deleting now unused module $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base.
Deleting now unused module $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base.
Deleting now unused module $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base.
Deleting now unused module $paramod$64bd0fdd218743947e184567838b6fc73e111621\base.
Deleting now unused module $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base.
Deleting now unused module $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base.
Deleting now unused module $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base.
Deleting now unused module $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base.
Deleting now unused module $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base.
Deleting now unused module $paramod$073300fb16c043819b11d630c08752b251659e86\base.
Deleting now unused module $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base.
Deleting now unused module $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base.
Deleting now unused module $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base.
Deleting now unused module $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base.
Deleting now unused module $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base.
Deleting now unused module $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base.
Deleting now unused module $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base.
Deleting now unused module $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base.
Deleting now unused module $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base.
Deleting now unused module $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base.
Deleting now unused module $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base.
Deleting now unused module $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base.
Deleting now unused module $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base.
Deleting now unused module $paramod$c1752925c894e836aacbf002506189702869b8b2\base.
Deleting now unused module $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base.
Deleting now unused module $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base.
Deleting now unused module $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base.
Deleting now unused module $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base.
Deleting now unused module $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base.
Deleting now unused module $paramod$1412530b7623f39225b0510081190d8b5351a765\axis_arb_mux.
Deleting now unused module clkgen.
Deleting now unused module corescorecore.
Deleting now unused module emitter_uart.
Deleting now unused module $paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder.
Deleting now unused module $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder.
Deleting now unused module $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder.
Deleting now unused module serv_shift.
Deleting now unused module $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder.
Deleting now unused module $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder.
Deleting now unused module $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.
Deleting now unused module serv_decode.
Deleting now unused module serv_bufreg.
Deleting now unused module $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.
Deleting now unused module serv_alu.
Deleting now unused module $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000.
Deleting now unused module $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.
Deleting now unused module $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.
Deleting now unused module $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.
Deleting now unused module $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.
Deleting now unused module $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.
Deleting now unused module $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.
Deleting now unused module $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.
Deleting now unused module $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.
Deleting now unused module $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.
Deleting now unused module $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.
Deleting now unused module $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.
Deleting now unused module $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.
Deleting now unused module $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.
Deleting now unused module $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.
Deleting now unused module $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.
<suppressed ~297 debug messages>

28.7. Executing TRIBUF pass.

28.8. Executing DEMINOUT pass (demote inout ports to input or output).

28.9. Executing SYNTH pass.

28.9.1. Executing PROC pass (convert processes to netlists).

28.9.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.9.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

28.9.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

28.9.1.4. Executing PROC_INIT pass (extract init attributes).

28.9.1.5. Executing PROC_ARST pass (detect async resets in processes).

28.9.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

28.9.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

28.9.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

28.9.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

28.9.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

28.9.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.9.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~647 debug messages>

28.9.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~117 debug messages>

28.9.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 1976 unused cells and 12015 unused wires.
<suppressed ~2948 debug messages>

28.9.4. Executing CHECK pass (checking for obvious problems).
Checking module corescore_gowin_yosys...
Warning: Wire corescore_gowin_yosys.\clkgen.clk_108 is used but has no driver.
Found and reported 1 problems.

28.9.5. Executing OPT pass (performing simple optimizations).

28.9.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~3681 debug messages>
Removed a total of 1227 cells.

28.9.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2330.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2333.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2342.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2345.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2354.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2357.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2365.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2368.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2374.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2377.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2383.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2386.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2392.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2395.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2401.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2404.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2410.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2413.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2419.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2422.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2428.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2431.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2437.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2440.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2449.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2458.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2467.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2476.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.\genblk1.genblk1.priority_encoder_inst2.\genblk1.genblk1.priority_encoder_inst1.$ternary$src/verilog-axis_0-r3/rtl/priority_encoder.v:92$1913.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.\genblk1.genblk1.priority_encoder_inst2.\genblk1.genblk1.priority_encoder_inst1.\genblk1.genblk1.priority_encoder_inst1.$ternary$src/verilog-axis_0-r3/rtl/priority_encoder.v:92$1925.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.\genblk1.genblk1.priority_encoder_inst2.\genblk1.genblk1.priority_encoder_inst1.\genblk1.genblk1.priority_encoder_inst1.\genblk1.genblk1.priority_encoder_inst1.$ternary$src/verilog-axis_0-r3/rtl/priority_encoder.v:92$1928.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.\genblk1.genblk1.priority_encoder_inst2.\genblk1.genblk1.priority_encoder_inst1.$ternary$src/verilog-axis_0-r3/rtl/priority_encoder.v:92$1913.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.\genblk1.genblk1.priority_encoder_inst2.\genblk1.genblk1.priority_encoder_inst1.\genblk1.genblk1.priority_encoder_inst1.$ternary$src/verilog-axis_0-r3/rtl/priority_encoder.v:92$1925.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.\genblk1.genblk1.priority_encoder_inst2.\genblk1.genblk1.priority_encoder_inst1.\genblk1.genblk1.priority_encoder_inst1.\genblk1.genblk1.priority_encoder_inst1.$ternary$src/verilog-axis_0-r3/rtl/priority_encoder.v:92$1928.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$2574.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$2580.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$2586.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$2592.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$2598.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$2604.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$2610.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2304.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2306.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2309.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2316.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2318.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$2321.
Removed 47 multiplexer ports.
<suppressed ~2091 debug messages>

28.9.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_10.\serving.\ram.$procmux$2999:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_EN[7:0]$1302
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_EN[7:0]$1302 [0]
      New connections: $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_EN[7:0]$1302 [7:1] = { $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_EN[7:0]$1302 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_EN[7:0]$1302 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_EN[7:0]$1302 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_EN[7:0]$1302 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_EN[7:0]$1302 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_EN[7:0]$1302 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1278_EN[7:0]$1302 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_11.\serving.\ram.$procmux$3016:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_EN[7:0]$1270
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_EN[7:0]$1270 [0]
      New connections: $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_EN[7:0]$1270 [7:1] = { $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_EN[7:0]$1270 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_EN[7:0]$1270 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_EN[7:0]$1270 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_EN[7:0]$1270 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_EN[7:0]$1270 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_EN[7:0]$1270 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1246_EN[7:0]$1270 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_12.\serving.\ram.$procmux$3033:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_EN[7:0]$1238
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_EN[7:0]$1238 [0]
      New connections: $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_EN[7:0]$1238 [7:1] = { $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_EN[7:0]$1238 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_EN[7:0]$1238 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_EN[7:0]$1238 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_EN[7:0]$1238 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_EN[7:0]$1238 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_EN[7:0]$1238 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1214_EN[7:0]$1238 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_13.\serving.\ram.$procmux$3050:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_EN[7:0]$1206
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_EN[7:0]$1206 [0]
      New connections: $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_EN[7:0]$1206 [7:1] = { $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_EN[7:0]$1206 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_EN[7:0]$1206 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_EN[7:0]$1206 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_EN[7:0]$1206 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_EN[7:0]$1206 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_EN[7:0]$1206 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1182_EN[7:0]$1206 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_14.\serving.\ram.$procmux$1933:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_EN[7:0]$1174
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_EN[7:0]$1174 [0]
      New connections: $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_EN[7:0]$1174 [7:1] = { $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_EN[7:0]$1174 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_EN[7:0]$1174 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_EN[7:0]$1174 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_EN[7:0]$1174 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_EN[7:0]$1174 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_EN[7:0]$1174 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1150_EN[7:0]$1174 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_15.\serving.\ram.$procmux$1950:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_EN[7:0]$1142
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_EN[7:0]$1142 [0]
      New connections: $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_EN[7:0]$1142 [7:1] = { $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_EN[7:0]$1142 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_EN[7:0]$1142 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_EN[7:0]$1142 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_EN[7:0]$1142 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_EN[7:0]$1142 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_EN[7:0]$1142 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1118_EN[7:0]$1142 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_16.\serving.\ram.$procmux$1967:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_EN[7:0]$1110
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_EN[7:0]$1110 [0]
      New connections: $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_EN[7:0]$1110 [7:1] = { $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_EN[7:0]$1110 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_EN[7:0]$1110 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_EN[7:0]$1110 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_EN[7:0]$1110 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_EN[7:0]$1110 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_EN[7:0]$1110 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1086_EN[7:0]$1110 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_17.\serving.\ram.$procmux$1984:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_EN[7:0]$1078
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_EN[7:0]$1078 [0]
      New connections: $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_EN[7:0]$1078 [7:1] = { $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_EN[7:0]$1078 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_EN[7:0]$1078 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_EN[7:0]$1078 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_EN[7:0]$1078 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_EN[7:0]$1078 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_EN[7:0]$1078 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1054_EN[7:0]$1078 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_18.\serving.\ram.$procmux$2001:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_EN[7:0]$1046
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_EN[7:0]$1046 [0]
      New connections: $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_EN[7:0]$1046 [7:1] = { $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_EN[7:0]$1046 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_EN[7:0]$1046 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_EN[7:0]$1046 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_EN[7:0]$1046 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_EN[7:0]$1046 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_EN[7:0]$1046 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1022_EN[7:0]$1046 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_19.\serving.\ram.$procmux$2018:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_EN[7:0]$1014
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_EN[7:0]$1014 [0]
      New connections: $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_EN[7:0]$1014 [7:1] = { $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_EN[7:0]$1014 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_EN[7:0]$1014 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_EN[7:0]$1014 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_EN[7:0]$1014 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_EN[7:0]$1014 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_EN[7:0]$1014 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$990_EN[7:0]$1014 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_2.\serving.\ram.$procmux$2863:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_EN[7:0]$1558
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_EN[7:0]$1558 [0]
      New connections: $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_EN[7:0]$1558 [7:1] = { $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_EN[7:0]$1558 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_EN[7:0]$1558 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_EN[7:0]$1558 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_EN[7:0]$1558 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_EN[7:0]$1558 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_EN[7:0]$1558 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1534_EN[7:0]$1558 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_20.\serving.\ram.$procmux$2035:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_EN[7:0]$982
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_EN[7:0]$982 [0]
      New connections: $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_EN[7:0]$982 [7:1] = { $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_EN[7:0]$982 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_EN[7:0]$982 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_EN[7:0]$982 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_EN[7:0]$982 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_EN[7:0]$982 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_EN[7:0]$982 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$958_EN[7:0]$982 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_21.\serving.\ram.$procmux$2052:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_EN[7:0]$950
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_EN[7:0]$950 [0]
      New connections: $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_EN[7:0]$950 [7:1] = { $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_EN[7:0]$950 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_EN[7:0]$950 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_EN[7:0]$950 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_EN[7:0]$950 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_EN[7:0]$950 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_EN[7:0]$950 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$926_EN[7:0]$950 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_22.\serving.\ram.$procmux$2069:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_EN[7:0]$918
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_EN[7:0]$918 [0]
      New connections: $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_EN[7:0]$918 [7:1] = { $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_EN[7:0]$918 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_EN[7:0]$918 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_EN[7:0]$918 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_EN[7:0]$918 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_EN[7:0]$918 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_EN[7:0]$918 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$894_EN[7:0]$918 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_23.\serving.\ram.$procmux$2086:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_EN[7:0]$886
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_EN[7:0]$886 [0]
      New connections: $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_EN[7:0]$886 [7:1] = { $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_EN[7:0]$886 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_EN[7:0]$886 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_EN[7:0]$886 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_EN[7:0]$886 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_EN[7:0]$886 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_EN[7:0]$886 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$862_EN[7:0]$886 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_24.\serving.\ram.$procmux$2103:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_EN[7:0]$854
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_EN[7:0]$854 [0]
      New connections: $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_EN[7:0]$854 [7:1] = { $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_EN[7:0]$854 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_EN[7:0]$854 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_EN[7:0]$854 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_EN[7:0]$854 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_EN[7:0]$854 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_EN[7:0]$854 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$830_EN[7:0]$854 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_0.\serving.\ram.$procmux$2829:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_EN[7:0]$1622
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_EN[7:0]$1622 [0]
      New connections: $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_EN[7:0]$1622 [7:1] = { $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_EN[7:0]$1622 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_EN[7:0]$1622 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_EN[7:0]$1622 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_EN[7:0]$1622 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_EN[7:0]$1622 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_EN[7:0]$1622 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1598_EN[7:0]$1622 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_25.\serving.\ram.$procmux$2120:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_EN[7:0]$822
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_EN[7:0]$822 [0]
      New connections: $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_EN[7:0]$822 [7:1] = { $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_EN[7:0]$822 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_EN[7:0]$822 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_EN[7:0]$822 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_EN[7:0]$822 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_EN[7:0]$822 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_EN[7:0]$822 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$798_EN[7:0]$822 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_26.\serving.\ram.$procmux$2137:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_EN[7:0]$790
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_EN[7:0]$790 [0]
      New connections: $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_EN[7:0]$790 [7:1] = { $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_EN[7:0]$790 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_EN[7:0]$790 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_EN[7:0]$790 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_EN[7:0]$790 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_EN[7:0]$790 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_EN[7:0]$790 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$766_EN[7:0]$790 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_27.\serving.\ram.$procmux$2154:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_EN[7:0]$758
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_EN[7:0]$758 [0]
      New connections: $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_EN[7:0]$758 [7:1] = { $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_EN[7:0]$758 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_EN[7:0]$758 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_EN[7:0]$758 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_EN[7:0]$758 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_EN[7:0]$758 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_EN[7:0]$758 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$734_EN[7:0]$758 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_28.\serving.\ram.$procmux$2171:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_EN[7:0]$726
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_EN[7:0]$726 [0]
      New connections: $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_EN[7:0]$726 [7:1] = { $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_EN[7:0]$726 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_EN[7:0]$726 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_EN[7:0]$726 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_EN[7:0]$726 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_EN[7:0]$726 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_EN[7:0]$726 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$702_EN[7:0]$726 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_29.\serving.\ram.$procmux$2188:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_EN[7:0]$694
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_EN[7:0]$694 [0]
      New connections: $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_EN[7:0]$694 [7:1] = { $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_EN[7:0]$694 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_EN[7:0]$694 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_EN[7:0]$694 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_EN[7:0]$694 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_EN[7:0]$694 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_EN[7:0]$694 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$670_EN[7:0]$694 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_3.\serving.\ram.$procmux$2880:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_EN[7:0]$1526
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_EN[7:0]$1526 [0]
      New connections: $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_EN[7:0]$1526 [7:1] = { $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_EN[7:0]$1526 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_EN[7:0]$1526 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_EN[7:0]$1526 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_EN[7:0]$1526 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_EN[7:0]$1526 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_EN[7:0]$1526 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1502_EN[7:0]$1526 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_30.\serving.\ram.$procmux$2205:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_EN[7:0]$662
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_EN[7:0]$662 [0]
      New connections: $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_EN[7:0]$662 [7:1] = { $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_EN[7:0]$662 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_EN[7:0]$662 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_EN[7:0]$662 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_EN[7:0]$662 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_EN[7:0]$662 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_EN[7:0]$662 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$638_EN[7:0]$662 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_31.\serving.\ram.$procmux$2222:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_EN[7:0]$630
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_EN[7:0]$630 [0]
      New connections: $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_EN[7:0]$630 [7:1] = { $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_EN[7:0]$630 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_EN[7:0]$630 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_EN[7:0]$630 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_EN[7:0]$630 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_EN[7:0]$630 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_EN[7:0]$630 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$606_EN[7:0]$630 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_32.\serving.\ram.$procmux$2239:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$574_EN[7:0]$598
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$574_EN[7:0]$598 [0]
      New connections: $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$574_EN[7:0]$598 [7:1] = { $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$574_EN[7:0]$598 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$574_EN[7:0]$598 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$574_EN[7:0]$598 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$574_EN[7:0]$598 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$574_EN[7:0]$598 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$574_EN[7:0]$598 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$574_EN[7:0]$598 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_33.\serving.\ram.$procmux$2256:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$526_EN[7:0]$550
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$526_EN[7:0]$550 [0]
      New connections: $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$526_EN[7:0]$550 [7:1] = { $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$526_EN[7:0]$550 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$526_EN[7:0]$550 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$526_EN[7:0]$550 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$526_EN[7:0]$550 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$526_EN[7:0]$550 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$526_EN[7:0]$550 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$526_EN[7:0]$550 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_4.\serving.\ram.$procmux$2897:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_EN[7:0]$1494
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_EN[7:0]$1494 [0]
      New connections: $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_EN[7:0]$1494 [7:1] = { $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_EN[7:0]$1494 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_EN[7:0]$1494 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_EN[7:0]$1494 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_EN[7:0]$1494 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_EN[7:0]$1494 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_EN[7:0]$1494 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1470_EN[7:0]$1494 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_5.\serving.\ram.$procmux$2914:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_EN[7:0]$1462
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_EN[7:0]$1462 [0]
      New connections: $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_EN[7:0]$1462 [7:1] = { $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_EN[7:0]$1462 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_EN[7:0]$1462 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_EN[7:0]$1462 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_EN[7:0]$1462 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_EN[7:0]$1462 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_EN[7:0]$1462 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1438_EN[7:0]$1462 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_1.\serving.\ram.$procmux$2846:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_EN[7:0]$1590
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_EN[7:0]$1590 [0]
      New connections: $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_EN[7:0]$1590 [7:1] = { $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_EN[7:0]$1590 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_EN[7:0]$1590 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_EN[7:0]$1590 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_EN[7:0]$1590 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_EN[7:0]$1590 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_EN[7:0]$1590 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1566_EN[7:0]$1590 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_6.\serving.\ram.$procmux$2931:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_EN[7:0]$1430
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_EN[7:0]$1430 [0]
      New connections: $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_EN[7:0]$1430 [7:1] = { $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_EN[7:0]$1430 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_EN[7:0]$1430 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_EN[7:0]$1430 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_EN[7:0]$1430 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_EN[7:0]$1430 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_EN[7:0]$1430 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1406_EN[7:0]$1430 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_7.\serving.\ram.$procmux$2948:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_EN[7:0]$1398
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_EN[7:0]$1398 [0]
      New connections: $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_EN[7:0]$1398 [7:1] = { $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_EN[7:0]$1398 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_EN[7:0]$1398 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_EN[7:0]$1398 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_EN[7:0]$1398 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_EN[7:0]$1398 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_EN[7:0]$1398 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1374_EN[7:0]$1398 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_8.\serving.\ram.$procmux$2965:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_EN[7:0]$1366
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_EN[7:0]$1366 [0]
      New connections: $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_EN[7:0]$1366 [7:1] = { $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_EN[7:0]$1366 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_EN[7:0]$1366 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_EN[7:0]$1366 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_EN[7:0]$1366 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_EN[7:0]$1366 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_EN[7:0]$1366 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1342_EN[7:0]$1366 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_9.\serving.\ram.$procmux$2982:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_EN[7:0]$1334
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_EN[7:0]$1334 [0]
      New connections: $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_EN[7:0]$1334 [7:1] = { $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_EN[7:0]$1334 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_EN[7:0]$1334 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_EN[7:0]$1334 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_EN[7:0]$1334 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_EN[7:0]$1334 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_EN[7:0]$1334 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1310_EN[7:0]$1334 [0] }
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 34 changes.

28.9.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 0 on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$3238 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$3236 ($dff) from module corescore_gowin_yosys.

28.9.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 2173 unused wires.
<suppressed ~939 debug messages>

28.9.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~68 debug messages>

28.9.5.9. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2091 debug messages>

28.9.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3844 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3845 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3842 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3843 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3840 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3841 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3838 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3839 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3836 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3837 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3834 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3835 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3832 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3833 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3830 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3831 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3828 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3829 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3826 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3827 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3824 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3825 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3822 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3823 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3820 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3821 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3818 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3819 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3816 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3817 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3814 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3815 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3812 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3813 ($dff) from module corescore_gowin_yosys.

28.9.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 68 unused wires.
<suppressed ~1 debug messages>

28.9.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.16. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2091 debug messages>

28.9.5.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3846 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3847 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3848 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3849 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3850 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3851 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3852 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3853 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3854 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3855 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3856 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3857 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3858 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3859 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3860 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3861 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3862 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3863 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3864 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3865 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3866 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3867 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3868 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3869 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3870 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3871 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3872 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3873 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3874 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3875 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3876 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3877 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3878 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3879 ($dff) from module corescore_gowin_yosys.

28.9.5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.23. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2091 debug messages>

28.9.5.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3880 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3881 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3882 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3883 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3884 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3885 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3886 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3887 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3888 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3889 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3890 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3891 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3892 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3893 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3894 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3895 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3896 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3897 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3898 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3899 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3900 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3901 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3902 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3903 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3904 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3905 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3906 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3907 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3908 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3909 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3910 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3911 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3912 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3913 ($dff) from module corescore_gowin_yosys.

28.9.5.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.30. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2091 debug messages>

28.9.5.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3914 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3915 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3916 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3917 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3918 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3919 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3920 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3921 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3922 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3923 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3924 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3925 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3926 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3927 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3928 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3929 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3930 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3931 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3932 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3933 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3934 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3935 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3936 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3937 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3938 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3939 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3940 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3941 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3942 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3943 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3944 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3945 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3946 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3947 ($dff) from module corescore_gowin_yosys.

28.9.5.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.37. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2091 debug messages>

28.9.5.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.41. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3948 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3949 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3950 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3951 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3952 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3953 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3954 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3955 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3956 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3957 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3958 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3959 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3960 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3961 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3962 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3963 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3964 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3965 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3966 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3967 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3968 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3969 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3970 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3971 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3972 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3973 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3974 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3975 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3976 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3977 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3978 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3979 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3980 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3981 ($dff) from module corescore_gowin_yosys.

28.9.5.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.44. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2091 debug messages>

28.9.5.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.48. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3982 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3983 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3984 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3985 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3986 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3987 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3988 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3989 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3990 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3991 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3992 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3993 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3994 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3995 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3996 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3997 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3998 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3999 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4000 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4001 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4002 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4003 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4004 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4005 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4006 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4007 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4008 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4009 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4010 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4011 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4012 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4013 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4014 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4015 ($dff) from module corescore_gowin_yosys.

28.9.5.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.51. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2091 debug messages>

28.9.5.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~99 debug messages>
Removed a total of 33 cells.

28.9.5.55. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4016 ($dff) from module corescore_gowin_yosys.

28.9.5.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.58. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2091 debug messages>

28.9.5.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.62. Executing OPT_DFF pass (perform DFF optimizations).

28.9.5.63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.65. Finished OPT passes. (There is nothing left to do.)

28.9.6. Executing FSM pass (extract and optimize FSM).

28.9.6.1. Executing FSM_DETECT pass (finding FSMs in design).

28.9.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).

28.9.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).

28.9.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).

28.9.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

28.9.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

28.9.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

28.9.7. Executing OPT pass (performing simple optimizations).

28.9.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2091 debug messages>

28.9.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\emitter.$procdff$3268 ($dff) from module corescore_gowin_yosys (D = $flatten\emitter.$procmux$2630_Y [9], Q = \emitter.data [9], rval = 1'0).
Adding EN signal on $flatten\emitter.$procdff$3268 ($dff) from module corescore_gowin_yosys (D = $flatten\emitter.$0\data[9:0] [8:0], Q = \emitter.data [8:0]).
Adding EN signal on $auto$ff.cc:266:slice$4050 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \emitter.data [9]).
Adding SRST signal on $flatten\emitter.$procdff$3267 ($dff) from module corescore_gowin_yosys (D = $flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348_Y [9:0], Q = \emitter.cnt, rval = 10'0100010101).
Adding SRST signal on $flatten\emitter.$procdff$3266 ($dff) from module corescore_gowin_yosys (D = $flatten\emitter.$procmux$2635_Y, Q = \emitter.o_tready, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4057 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \emitter.o_tready).
Adding SRST signal on $flatten\corescorecore.\core_9.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_9.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_9.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4060 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_9.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_9.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4062 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_9.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_9.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_9.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_9.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata [7], Q = \corescorecore.core_9.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata [7], Q = \corescorecore.core_9.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\ram.$procdff$3448 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata, Q = \corescorecore.core_9.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\ram.$procdff$3448 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata, Q = \corescorecore.core_9.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\ram.$procdff$3448 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata, Q = \corescorecore.core_9.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\ram.$procdff$3447 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1325_Y, Q = \corescorecore.core_9.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_9.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4075 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.state.o_init, Q = \corescorecore.core_9.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_9.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$4077 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_9.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_9.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_9.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_9.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_9.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4080 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_9.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_9.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4082 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_9.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_9.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4084 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.state.two_stage_op, Q = \corescorecore.core_9.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_9.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_9.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_9.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_9.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_9.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_9.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_9.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata [6], Q = \corescorecore.core_9.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_9.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_9.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata [7], Q = \corescorecore.core_9.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_9.serving.ram.rdata [0] \corescorecore.core_9.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_9.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_9.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_9.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4111 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_9.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_9.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4117 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_9.serving.cpu.ctrl.new_pc \corescorecore.core_9.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_9.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.bufreg.q, Q = \corescorecore.core_9.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.bufreg.q, Q = \corescorecore.core_9.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_9.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_9.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_9.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_9.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_9.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_9.serving.cpu.alu.shamt_ser \corescorecore.core_9.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_9.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.alu.result_lt, Q = \corescorecore.core_9.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_8.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_8.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_8.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4128 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_8.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_8.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4130 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_8.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_8.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_8.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_8.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata [7], Q = \corescorecore.core_8.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata [7], Q = \corescorecore.core_8.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\ram.$procdff$3440 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata, Q = \corescorecore.core_8.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\ram.$procdff$3440 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata, Q = \corescorecore.core_8.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\ram.$procdff$3440 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata, Q = \corescorecore.core_8.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\ram.$procdff$3439 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1357_Y, Q = \corescorecore.core_8.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_8.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4143 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.state.o_init, Q = \corescorecore.core_8.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_8.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$4145 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_8.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_8.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_8.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_8.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_8.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4148 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_8.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_8.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4150 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_8.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_8.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4152 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.state.two_stage_op, Q = \corescorecore.core_8.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_8.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_8.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_8.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_8.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_8.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_8.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_8.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata [6], Q = \corescorecore.core_8.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_8.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_8.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata [7], Q = \corescorecore.core_8.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_8.serving.ram.rdata [0] \corescorecore.core_8.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_8.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_8.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_8.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4179 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_8.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_8.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4185 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_8.serving.cpu.ctrl.new_pc \corescorecore.core_8.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_8.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.bufreg.q, Q = \corescorecore.core_8.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.bufreg.q, Q = \corescorecore.core_8.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_8.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_8.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_8.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_8.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_8.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_8.serving.cpu.alu.shamt_ser \corescorecore.core_8.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_8.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.alu.result_lt, Q = \corescorecore.core_8.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_7.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_7.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_7.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4196 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_7.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_7.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4198 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_7.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_7.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_7.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_7.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata [7], Q = \corescorecore.core_7.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata [7], Q = \corescorecore.core_7.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\ram.$procdff$3432 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata, Q = \corescorecore.core_7.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\ram.$procdff$3432 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata, Q = \corescorecore.core_7.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\ram.$procdff$3432 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata, Q = \corescorecore.core_7.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\ram.$procdff$3431 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1389_Y, Q = \corescorecore.core_7.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_7.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4211 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.state.o_init, Q = \corescorecore.core_7.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_7.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$4213 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_7.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_7.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_7.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_7.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_7.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4216 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_7.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_7.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4218 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_7.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_7.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4220 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.state.two_stage_op, Q = \corescorecore.core_7.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_7.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_7.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_7.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_7.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_7.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_7.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_7.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata [6], Q = \corescorecore.core_7.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_7.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_7.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata [7], Q = \corescorecore.core_7.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_7.serving.ram.rdata [0] \corescorecore.core_7.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_7.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_7.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_7.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4247 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_7.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_7.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4253 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_7.serving.cpu.ctrl.new_pc \corescorecore.core_7.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_7.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.bufreg.q, Q = \corescorecore.core_7.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.bufreg.q, Q = \corescorecore.core_7.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_7.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_7.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_7.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_7.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_7.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_7.serving.cpu.alu.shamt_ser \corescorecore.core_7.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_7.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.alu.result_lt, Q = \corescorecore.core_7.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_6.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_6.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_6.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4264 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_6.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_6.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4266 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_6.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_6.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_6.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_6.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata [7], Q = \corescorecore.core_6.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata [7], Q = \corescorecore.core_6.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\ram.$procdff$3424 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata, Q = \corescorecore.core_6.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\ram.$procdff$3424 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata, Q = \corescorecore.core_6.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\ram.$procdff$3424 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata, Q = \corescorecore.core_6.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\ram.$procdff$3423 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1421_Y, Q = \corescorecore.core_6.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_6.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4279 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.state.o_init, Q = \corescorecore.core_6.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_6.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$4281 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_6.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_6.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_6.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_6.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_6.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4284 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_6.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_6.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4286 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_6.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_6.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4288 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.state.two_stage_op, Q = \corescorecore.core_6.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_6.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_6.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_6.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_6.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_6.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_6.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_6.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata [6], Q = \corescorecore.core_6.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_6.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_6.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata [7], Q = \corescorecore.core_6.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_6.serving.ram.rdata [0] \corescorecore.core_6.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_6.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_6.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_6.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4315 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_6.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_6.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4321 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_6.serving.cpu.ctrl.new_pc \corescorecore.core_6.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_6.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.bufreg.q, Q = \corescorecore.core_6.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.bufreg.q, Q = \corescorecore.core_6.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_6.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_6.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_6.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_6.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_6.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_6.serving.cpu.alu.shamt_ser \corescorecore.core_6.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_6.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.alu.result_lt, Q = \corescorecore.core_6.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_5.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_5.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_5.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4332 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_5.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_5.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4334 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_5.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_5.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_5.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_5.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata [7], Q = \corescorecore.core_5.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata [7], Q = \corescorecore.core_5.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\ram.$procdff$3416 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata, Q = \corescorecore.core_5.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\ram.$procdff$3416 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata, Q = \corescorecore.core_5.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\ram.$procdff$3416 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata, Q = \corescorecore.core_5.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\ram.$procdff$3415 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1453_Y, Q = \corescorecore.core_5.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_5.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4347 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.state.o_init, Q = \corescorecore.core_5.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_5.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$4349 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_5.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_5.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_5.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_5.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_5.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4352 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_5.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_5.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4354 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_5.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_5.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4356 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.state.two_stage_op, Q = \corescorecore.core_5.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_5.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_5.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_5.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_5.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_5.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_5.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_5.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata [6], Q = \corescorecore.core_5.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_5.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_5.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata [7], Q = \corescorecore.core_5.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_5.serving.ram.rdata [0] \corescorecore.core_5.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_5.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_5.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_5.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4383 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_5.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_5.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4389 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_5.serving.cpu.ctrl.new_pc \corescorecore.core_5.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_5.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.bufreg.q, Q = \corescorecore.core_5.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.bufreg.q, Q = \corescorecore.core_5.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_5.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_5.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_5.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_5.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_5.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_5.serving.cpu.alu.shamt_ser \corescorecore.core_5.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_5.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.alu.result_lt, Q = \corescorecore.core_5.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_4.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_4.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_4.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4400 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_4.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_4.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4402 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_4.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_4.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_4.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_4.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata [7], Q = \corescorecore.core_4.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata [7], Q = \corescorecore.core_4.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\ram.$procdff$3408 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata, Q = \corescorecore.core_4.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\ram.$procdff$3408 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata, Q = \corescorecore.core_4.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\ram.$procdff$3408 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata, Q = \corescorecore.core_4.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\ram.$procdff$3407 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1485_Y, Q = \corescorecore.core_4.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_4.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4415 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.state.o_init, Q = \corescorecore.core_4.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_4.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$4417 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_4.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_4.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_4.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_4.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_4.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4420 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_4.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_4.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4422 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_4.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_4.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4424 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.state.two_stage_op, Q = \corescorecore.core_4.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_4.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_4.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_4.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_4.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_4.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_4.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_4.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata [6], Q = \corescorecore.core_4.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_4.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_4.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata [7], Q = \corescorecore.core_4.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_4.serving.ram.rdata [0] \corescorecore.core_4.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_4.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_4.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4451 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_4.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_4.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4457 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_4.serving.cpu.ctrl.new_pc \corescorecore.core_4.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_4.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.bufreg.q, Q = \corescorecore.core_4.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.bufreg.q, Q = \corescorecore.core_4.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_4.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_4.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_4.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_4.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_4.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_4.serving.cpu.alu.shamt_ser \corescorecore.core_4.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_4.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.alu.result_lt, Q = \corescorecore.core_4.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_33.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_33.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_33.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4468 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_33.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_33.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4470 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_33.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_33.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_33.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_33.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata [7], Q = \corescorecore.core_33.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata [7], Q = \corescorecore.core_33.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\ram.$procdff$3225 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata, Q = \corescorecore.core_33.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\ram.$procdff$3225 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata, Q = \corescorecore.core_33.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\ram.$procdff$3225 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata, Q = \corescorecore.core_33.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\ram.$procdff$3224 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$541_Y, Q = \corescorecore.core_33.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_33.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4483 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.state.o_init, Q = \corescorecore.core_33.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_33.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$4485 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_33.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_33.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_33.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_33.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_33.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4488 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_33.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_33.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4490 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_33.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_33.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4492 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.state.two_stage_op, Q = \corescorecore.core_33.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_33.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_33.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_33.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_33.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_33.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_33.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_33.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata [6], Q = \corescorecore.core_33.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_33.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_33.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata [7], Q = \corescorecore.core_33.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_33.serving.ram.rdata [0] \corescorecore.core_33.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_33.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_33.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_33.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4519 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_33.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_33.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4525 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_33.serving.cpu.ctrl.new_pc \corescorecore.core_33.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_33.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.bufreg.q, Q = \corescorecore.core_33.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.bufreg.q, Q = \corescorecore.core_33.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_33.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_33.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_33.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_33.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_33.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_33.serving.cpu.alu.shamt_ser \corescorecore.core_33.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_33.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.alu.result_lt, Q = \corescorecore.core_33.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_32.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_32.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_32.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4536 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_32.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_32.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4538 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_32.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_32.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_32.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_32.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata [7], Q = \corescorecore.core_32.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata [7], Q = \corescorecore.core_32.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\ram.$procdff$3217 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata, Q = \corescorecore.core_32.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\ram.$procdff$3217 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata, Q = \corescorecore.core_32.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\ram.$procdff$3217 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata, Q = \corescorecore.core_32.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\ram.$procdff$3216 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$589_Y, Q = \corescorecore.core_32.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_32.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4551 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.state.o_init, Q = \corescorecore.core_32.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_32.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$4553 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_32.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_32.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_32.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_32.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_32.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4556 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_32.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_32.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4558 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_32.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_32.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4560 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.state.two_stage_op, Q = \corescorecore.core_32.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_32.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_32.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_32.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_32.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_32.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_32.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_32.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata [6], Q = \corescorecore.core_32.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_32.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_32.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata [7], Q = \corescorecore.core_32.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_32.serving.ram.rdata [0] \corescorecore.core_32.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_32.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_32.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_32.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4587 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_32.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_32.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4593 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_32.serving.cpu.ctrl.new_pc \corescorecore.core_32.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_32.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.bufreg.q, Q = \corescorecore.core_32.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.bufreg.q, Q = \corescorecore.core_32.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_32.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_32.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_32.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_32.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_32.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_32.serving.cpu.alu.shamt_ser \corescorecore.core_32.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_32.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.alu.result_lt, Q = \corescorecore.core_32.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_31.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_31.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_31.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4604 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_31.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_31.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4606 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_31.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_31.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_31.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_31.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata [7], Q = \corescorecore.core_31.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata [7], Q = \corescorecore.core_31.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\ram.$procdff$3209 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata, Q = \corescorecore.core_31.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\ram.$procdff$3209 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata, Q = \corescorecore.core_31.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\ram.$procdff$3209 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata, Q = \corescorecore.core_31.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\ram.$procdff$3208 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$621_Y, Q = \corescorecore.core_31.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_31.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4619 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.state.o_init, Q = \corescorecore.core_31.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_31.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$4621 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_31.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_31.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_31.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_31.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_31.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4624 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_31.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_31.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4626 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_31.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_31.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4628 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.state.two_stage_op, Q = \corescorecore.core_31.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_31.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_31.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_31.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_31.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_31.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_31.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_31.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata [6], Q = \corescorecore.core_31.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_31.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_31.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata [7], Q = \corescorecore.core_31.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_31.serving.ram.rdata [0] \corescorecore.core_31.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_31.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_31.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_31.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4655 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_31.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_31.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4661 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_31.serving.cpu.ctrl.new_pc \corescorecore.core_31.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_31.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.bufreg.q, Q = \corescorecore.core_31.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.bufreg.q, Q = \corescorecore.core_31.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_31.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_31.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_31.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_31.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_31.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_31.serving.cpu.alu.shamt_ser \corescorecore.core_31.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_31.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.alu.result_lt, Q = \corescorecore.core_31.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_30.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_30.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_30.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4672 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_30.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_30.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4674 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_30.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_30.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_30.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_30.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata [7], Q = \corescorecore.core_30.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata [7], Q = \corescorecore.core_30.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\ram.$procdff$3201 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata, Q = \corescorecore.core_30.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\ram.$procdff$3201 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata, Q = \corescorecore.core_30.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\ram.$procdff$3201 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata, Q = \corescorecore.core_30.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\ram.$procdff$3200 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$653_Y, Q = \corescorecore.core_30.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_30.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4687 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.state.o_init, Q = \corescorecore.core_30.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_30.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$4689 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_30.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_30.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_30.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_30.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_30.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4692 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_30.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_30.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4694 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_30.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_30.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4696 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.state.two_stage_op, Q = \corescorecore.core_30.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_30.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_30.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_30.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_30.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_30.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_30.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_30.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata [6], Q = \corescorecore.core_30.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_30.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_30.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata [7], Q = \corescorecore.core_30.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_30.serving.ram.rdata [0] \corescorecore.core_30.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_30.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_30.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_30.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4723 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_30.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_30.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4729 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_30.serving.cpu.ctrl.new_pc \corescorecore.core_30.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_30.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.bufreg.q, Q = \corescorecore.core_30.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.bufreg.q, Q = \corescorecore.core_30.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_30.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_30.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_30.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_30.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_30.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_30.serving.cpu.alu.shamt_ser \corescorecore.core_30.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_30.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.alu.result_lt, Q = \corescorecore.core_30.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_3.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_3.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_3.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4740 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_3.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_3.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4742 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_3.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_3.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_3.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_3.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata [7], Q = \corescorecore.core_3.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata [7], Q = \corescorecore.core_3.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\ram.$procdff$3400 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata, Q = \corescorecore.core_3.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\ram.$procdff$3400 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata, Q = \corescorecore.core_3.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\ram.$procdff$3400 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata, Q = \corescorecore.core_3.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\ram.$procdff$3399 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1517_Y, Q = \corescorecore.core_3.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_3.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4755 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.state.o_init, Q = \corescorecore.core_3.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_3.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$4757 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_3.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_3.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_3.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_3.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_3.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4760 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_3.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_3.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4762 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_3.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_3.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4764 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.state.two_stage_op, Q = \corescorecore.core_3.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_3.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_3.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_3.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_3.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_3.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_3.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_3.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata [6], Q = \corescorecore.core_3.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_3.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_3.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata [7], Q = \corescorecore.core_3.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_3.serving.ram.rdata [0] \corescorecore.core_3.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_3.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_3.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4791 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_3.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_3.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4797 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_3.serving.cpu.ctrl.new_pc \corescorecore.core_3.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_3.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.bufreg.q, Q = \corescorecore.core_3.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.bufreg.q, Q = \corescorecore.core_3.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_3.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_3.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_3.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_3.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_3.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_3.serving.cpu.alu.shamt_ser \corescorecore.core_3.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_3.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.alu.result_lt, Q = \corescorecore.core_3.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_29.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_29.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_29.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4808 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_29.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_29.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4810 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_29.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_29.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_29.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_29.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata [7], Q = \corescorecore.core_29.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata [7], Q = \corescorecore.core_29.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\ram.$procdff$3193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata, Q = \corescorecore.core_29.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\ram.$procdff$3193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata, Q = \corescorecore.core_29.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\ram.$procdff$3193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata, Q = \corescorecore.core_29.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\ram.$procdff$3192 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$685_Y, Q = \corescorecore.core_29.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_29.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4823 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.state.o_init, Q = \corescorecore.core_29.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_29.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$4825 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_29.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_29.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_29.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_29.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_29.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4828 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_29.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_29.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4830 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_29.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_29.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4832 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.state.two_stage_op, Q = \corescorecore.core_29.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_29.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_29.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_29.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_29.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_29.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_29.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_29.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata [6], Q = \corescorecore.core_29.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_29.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_29.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata [7], Q = \corescorecore.core_29.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_29.serving.ram.rdata [0] \corescorecore.core_29.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_29.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_29.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_29.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4859 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_29.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_29.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4865 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_29.serving.cpu.ctrl.new_pc \corescorecore.core_29.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_29.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.bufreg.q, Q = \corescorecore.core_29.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.bufreg.q, Q = \corescorecore.core_29.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_29.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_29.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_29.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_29.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_29.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_29.serving.cpu.alu.shamt_ser \corescorecore.core_29.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_29.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.alu.result_lt, Q = \corescorecore.core_29.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_28.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_28.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_28.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4876 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_28.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_28.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4878 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_28.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_28.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_28.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_28.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata [7], Q = \corescorecore.core_28.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata [7], Q = \corescorecore.core_28.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\ram.$procdff$3185 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata, Q = \corescorecore.core_28.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\ram.$procdff$3185 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata, Q = \corescorecore.core_28.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\ram.$procdff$3185 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata, Q = \corescorecore.core_28.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\ram.$procdff$3184 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$717_Y, Q = \corescorecore.core_28.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_28.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4891 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.state.o_init, Q = \corescorecore.core_28.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_28.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$4893 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_28.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_28.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_28.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_28.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_28.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4896 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_28.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_28.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4898 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_28.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_28.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4900 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.state.two_stage_op, Q = \corescorecore.core_28.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_28.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_28.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_28.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_28.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_28.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_28.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_28.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata [6], Q = \corescorecore.core_28.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_28.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_28.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata [7], Q = \corescorecore.core_28.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_28.serving.ram.rdata [0] \corescorecore.core_28.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_28.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_28.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_28.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4927 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_28.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_28.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4933 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_28.serving.cpu.ctrl.new_pc \corescorecore.core_28.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_28.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.bufreg.q, Q = \corescorecore.core_28.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.bufreg.q, Q = \corescorecore.core_28.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_28.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_28.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_28.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_28.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_28.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_28.serving.cpu.alu.shamt_ser \corescorecore.core_28.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_28.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.alu.result_lt, Q = \corescorecore.core_28.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_27.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_27.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_27.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4944 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_27.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_27.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4946 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_27.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_27.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_27.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_27.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata [7], Q = \corescorecore.core_27.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata [7], Q = \corescorecore.core_27.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\ram.$procdff$3177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata, Q = \corescorecore.core_27.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\ram.$procdff$3177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata, Q = \corescorecore.core_27.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\ram.$procdff$3177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata, Q = \corescorecore.core_27.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\ram.$procdff$3176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$749_Y, Q = \corescorecore.core_27.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_27.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4959 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.state.o_init, Q = \corescorecore.core_27.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_27.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$4961 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_27.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_27.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_27.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_27.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_27.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4964 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_27.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_27.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4966 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_27.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_27.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4968 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.state.two_stage_op, Q = \corescorecore.core_27.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_27.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_27.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_27.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_27.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_27.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_27.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_27.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata [6], Q = \corescorecore.core_27.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_27.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_27.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata [7], Q = \corescorecore.core_27.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_27.serving.ram.rdata [0] \corescorecore.core_27.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_27.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_27.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_27.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4995 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_27.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_27.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5001 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_27.serving.cpu.ctrl.new_pc \corescorecore.core_27.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_27.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.bufreg.q, Q = \corescorecore.core_27.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.bufreg.q, Q = \corescorecore.core_27.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_27.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_27.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_27.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_27.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_27.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_27.serving.cpu.alu.shamt_ser \corescorecore.core_27.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_27.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.alu.result_lt, Q = \corescorecore.core_27.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_26.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_26.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_26.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5012 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_26.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_26.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5014 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_26.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_26.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_26.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_26.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata [7], Q = \corescorecore.core_26.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata [7], Q = \corescorecore.core_26.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\ram.$procdff$3169 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata, Q = \corescorecore.core_26.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\ram.$procdff$3169 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata, Q = \corescorecore.core_26.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\ram.$procdff$3169 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata, Q = \corescorecore.core_26.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\ram.$procdff$3168 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$781_Y, Q = \corescorecore.core_26.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_26.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5027 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.state.o_init, Q = \corescorecore.core_26.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_26.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5029 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_26.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_26.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_26.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_26.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_26.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5032 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_26.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_26.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5034 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_26.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_26.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5036 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.state.two_stage_op, Q = \corescorecore.core_26.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_26.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_26.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_26.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_26.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_26.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_26.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_26.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata [6], Q = \corescorecore.core_26.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_26.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_26.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata [7], Q = \corescorecore.core_26.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_26.serving.ram.rdata [0] \corescorecore.core_26.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_26.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_26.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_26.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5063 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_26.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_26.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5069 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_26.serving.cpu.ctrl.new_pc \corescorecore.core_26.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_26.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.bufreg.q, Q = \corescorecore.core_26.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.bufreg.q, Q = \corescorecore.core_26.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_26.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_26.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_26.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_26.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_26.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_26.serving.cpu.alu.shamt_ser \corescorecore.core_26.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_26.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.alu.result_lt, Q = \corescorecore.core_26.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_25.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_25.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_25.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5080 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_25.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_25.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5082 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_25.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_25.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_25.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_25.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata [7], Q = \corescorecore.core_25.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata [7], Q = \corescorecore.core_25.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\ram.$procdff$3161 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata, Q = \corescorecore.core_25.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\ram.$procdff$3161 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata, Q = \corescorecore.core_25.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\ram.$procdff$3161 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata, Q = \corescorecore.core_25.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\ram.$procdff$3160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$813_Y, Q = \corescorecore.core_25.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_25.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5095 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.state.o_init, Q = \corescorecore.core_25.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_25.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5097 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_25.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_25.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_25.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_25.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_25.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5100 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_25.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_25.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5102 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_25.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_25.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5104 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.state.two_stage_op, Q = \corescorecore.core_25.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_25.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_25.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_25.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_25.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_25.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_25.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_25.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata [6], Q = \corescorecore.core_25.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_25.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_25.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata [7], Q = \corescorecore.core_25.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_25.serving.ram.rdata [0] \corescorecore.core_25.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_25.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_25.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_25.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5131 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_25.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_25.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5137 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_25.serving.cpu.ctrl.new_pc \corescorecore.core_25.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_25.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.bufreg.q, Q = \corescorecore.core_25.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.bufreg.q, Q = \corescorecore.core_25.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_25.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_25.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_25.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_25.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_25.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_25.serving.cpu.alu.shamt_ser \corescorecore.core_25.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_25.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.alu.result_lt, Q = \corescorecore.core_25.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_24.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_24.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_24.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5148 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_24.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_24.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5150 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_24.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_24.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_24.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_24.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata [7], Q = \corescorecore.core_24.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata [7], Q = \corescorecore.core_24.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\ram.$procdff$3153 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata, Q = \corescorecore.core_24.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\ram.$procdff$3153 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata, Q = \corescorecore.core_24.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\ram.$procdff$3153 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata, Q = \corescorecore.core_24.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\ram.$procdff$3152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$845_Y, Q = \corescorecore.core_24.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_24.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5163 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.state.o_init, Q = \corescorecore.core_24.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_24.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5165 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_24.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_24.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_24.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_24.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_24.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5168 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_24.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_24.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5170 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_24.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_24.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5172 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.state.two_stage_op, Q = \corescorecore.core_24.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_24.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_24.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_24.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_24.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_24.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_24.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_24.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata [6], Q = \corescorecore.core_24.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_24.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_24.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata [7], Q = \corescorecore.core_24.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_24.serving.ram.rdata [0] \corescorecore.core_24.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_24.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_24.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_24.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5199 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_24.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_24.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5205 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_24.serving.cpu.ctrl.new_pc \corescorecore.core_24.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_24.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.bufreg.q, Q = \corescorecore.core_24.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.bufreg.q, Q = \corescorecore.core_24.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_24.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_24.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_24.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_24.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_24.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_24.serving.cpu.alu.shamt_ser \corescorecore.core_24.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_24.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.alu.result_lt, Q = \corescorecore.core_24.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_23.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_23.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_23.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5216 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_23.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_23.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5218 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_23.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_23.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_23.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_23.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata [7], Q = \corescorecore.core_23.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata [7], Q = \corescorecore.core_23.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\ram.$procdff$3145 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata, Q = \corescorecore.core_23.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\ram.$procdff$3145 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata, Q = \corescorecore.core_23.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\ram.$procdff$3145 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata, Q = \corescorecore.core_23.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\ram.$procdff$3144 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$877_Y, Q = \corescorecore.core_23.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_23.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5231 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.state.o_init, Q = \corescorecore.core_23.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_23.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5233 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_23.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_23.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_23.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_23.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_23.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5236 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_23.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_23.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5238 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_23.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_23.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5240 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.state.two_stage_op, Q = \corescorecore.core_23.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_23.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_23.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_23.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_23.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_23.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_23.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_23.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata [6], Q = \corescorecore.core_23.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_23.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_23.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata [7], Q = \corescorecore.core_23.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_23.serving.ram.rdata [0] \corescorecore.core_23.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_23.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_23.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_23.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5267 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_23.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_23.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5273 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_23.serving.cpu.ctrl.new_pc \corescorecore.core_23.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_23.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.bufreg.q, Q = \corescorecore.core_23.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.bufreg.q, Q = \corescorecore.core_23.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_23.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_23.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_23.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_23.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_23.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_23.serving.cpu.alu.shamt_ser \corescorecore.core_23.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_23.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.alu.result_lt, Q = \corescorecore.core_23.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_22.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_22.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_22.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5284 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_22.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_22.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5286 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_22.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_22.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_22.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_22.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata [7], Q = \corescorecore.core_22.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata [7], Q = \corescorecore.core_22.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\ram.$procdff$3137 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata, Q = \corescorecore.core_22.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\ram.$procdff$3137 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata, Q = \corescorecore.core_22.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\ram.$procdff$3137 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata, Q = \corescorecore.core_22.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\ram.$procdff$3136 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$909_Y, Q = \corescorecore.core_22.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_22.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5299 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.state.o_init, Q = \corescorecore.core_22.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_22.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5301 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_22.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_22.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_22.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_22.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_22.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5304 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_22.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_22.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5306 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_22.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_22.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5308 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.state.two_stage_op, Q = \corescorecore.core_22.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_22.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_22.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_22.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_22.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_22.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_22.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_22.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata [6], Q = \corescorecore.core_22.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_22.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_22.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata [7], Q = \corescorecore.core_22.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_22.serving.ram.rdata [0] \corescorecore.core_22.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_22.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_22.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_22.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5335 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_22.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_22.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5341 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_22.serving.cpu.ctrl.new_pc \corescorecore.core_22.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_22.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.bufreg.q, Q = \corescorecore.core_22.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.bufreg.q, Q = \corescorecore.core_22.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_22.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_22.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_22.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_22.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_22.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_22.serving.cpu.alu.shamt_ser \corescorecore.core_22.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_22.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.alu.result_lt, Q = \corescorecore.core_22.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_21.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_21.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_21.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5352 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_21.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_21.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5354 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_21.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_21.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_21.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_21.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata [7], Q = \corescorecore.core_21.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata [7], Q = \corescorecore.core_21.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\ram.$procdff$3129 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata, Q = \corescorecore.core_21.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\ram.$procdff$3129 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata, Q = \corescorecore.core_21.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\ram.$procdff$3129 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata, Q = \corescorecore.core_21.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\ram.$procdff$3128 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$941_Y, Q = \corescorecore.core_21.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_21.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5367 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.state.o_init, Q = \corescorecore.core_21.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_21.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5369 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_21.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_21.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_21.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_21.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_21.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5372 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_21.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_21.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5374 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_21.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_21.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5376 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.state.two_stage_op, Q = \corescorecore.core_21.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_21.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_21.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_21.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_21.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_21.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_21.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_21.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata [6], Q = \corescorecore.core_21.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_21.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_21.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata [7], Q = \corescorecore.core_21.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_21.serving.ram.rdata [0] \corescorecore.core_21.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_21.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_21.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_21.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5403 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_21.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_21.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5409 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_21.serving.cpu.ctrl.new_pc \corescorecore.core_21.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_21.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.bufreg.q, Q = \corescorecore.core_21.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.bufreg.q, Q = \corescorecore.core_21.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_21.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_21.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_21.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_21.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_21.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_21.serving.cpu.alu.shamt_ser \corescorecore.core_21.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_21.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.alu.result_lt, Q = \corescorecore.core_21.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_20.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_20.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_20.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5420 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_20.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_20.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5422 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_20.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_20.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_20.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_20.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata [7], Q = \corescorecore.core_20.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata [7], Q = \corescorecore.core_20.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\ram.$procdff$3121 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata, Q = \corescorecore.core_20.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\ram.$procdff$3121 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata, Q = \corescorecore.core_20.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\ram.$procdff$3121 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata, Q = \corescorecore.core_20.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\ram.$procdff$3120 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$973_Y, Q = \corescorecore.core_20.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_20.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5435 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.state.o_init, Q = \corescorecore.core_20.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_20.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5437 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_20.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_20.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_20.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_20.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_20.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5440 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_20.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_20.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5442 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_20.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_20.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5444 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.state.two_stage_op, Q = \corescorecore.core_20.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_20.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_20.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_20.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_20.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_20.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_20.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_20.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata [6], Q = \corescorecore.core_20.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_20.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_20.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata [7], Q = \corescorecore.core_20.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_20.serving.ram.rdata [0] \corescorecore.core_20.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_20.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_20.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_20.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5471 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_20.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_20.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5477 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_20.serving.cpu.ctrl.new_pc \corescorecore.core_20.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_20.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.bufreg.q, Q = \corescorecore.core_20.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.bufreg.q, Q = \corescorecore.core_20.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_20.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_20.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_20.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_20.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_20.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_20.serving.cpu.alu.shamt_ser \corescorecore.core_20.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_20.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.alu.result_lt, Q = \corescorecore.core_20.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_2.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_2.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_2.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5488 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_2.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_2.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5490 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_2.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_2.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_2.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_2.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata [7], Q = \corescorecore.core_2.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata [7], Q = \corescorecore.core_2.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\ram.$procdff$3392 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata, Q = \corescorecore.core_2.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\ram.$procdff$3392 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata, Q = \corescorecore.core_2.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\ram.$procdff$3392 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata, Q = \corescorecore.core_2.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\ram.$procdff$3391 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1549_Y, Q = \corescorecore.core_2.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_2.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5503 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.state.o_init, Q = \corescorecore.core_2.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_2.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5505 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_2.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_2.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_2.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_2.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_2.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5508 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_2.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_2.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5510 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_2.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_2.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5512 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.state.two_stage_op, Q = \corescorecore.core_2.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_2.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_2.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_2.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_2.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_2.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_2.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_2.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata [6], Q = \corescorecore.core_2.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_2.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_2.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata [7], Q = \corescorecore.core_2.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_2.serving.ram.rdata [0] \corescorecore.core_2.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_2.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_2.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5539 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_2.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_2.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5545 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_2.serving.cpu.ctrl.new_pc \corescorecore.core_2.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_2.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.bufreg.q, Q = \corescorecore.core_2.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.bufreg.q, Q = \corescorecore.core_2.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_2.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_2.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_2.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_2.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_2.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_2.serving.cpu.alu.shamt_ser \corescorecore.core_2.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_2.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.alu.result_lt, Q = \corescorecore.core_2.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_19.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_19.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_19.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5556 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_19.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_19.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5558 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_19.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_19.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_19.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_19.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata [7], Q = \corescorecore.core_19.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata [7], Q = \corescorecore.core_19.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\ram.$procdff$3113 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata, Q = \corescorecore.core_19.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\ram.$procdff$3113 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata, Q = \corescorecore.core_19.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\ram.$procdff$3113 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata, Q = \corescorecore.core_19.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\ram.$procdff$3112 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1005_Y, Q = \corescorecore.core_19.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_19.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5571 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.state.o_init, Q = \corescorecore.core_19.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_19.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5573 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_19.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_19.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_19.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_19.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_19.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5576 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_19.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_19.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5578 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_19.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_19.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5580 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.state.two_stage_op, Q = \corescorecore.core_19.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_19.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_19.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_19.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_19.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_19.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_19.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_19.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata [6], Q = \corescorecore.core_19.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_19.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_19.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata [7], Q = \corescorecore.core_19.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_19.serving.ram.rdata [0] \corescorecore.core_19.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_19.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_19.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_19.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5607 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_19.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_19.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5613 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_19.serving.cpu.ctrl.new_pc \corescorecore.core_19.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_19.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.bufreg.q, Q = \corescorecore.core_19.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.bufreg.q, Q = \corescorecore.core_19.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_19.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_19.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_19.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_19.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_19.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_19.serving.cpu.alu.shamt_ser \corescorecore.core_19.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_19.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.alu.result_lt, Q = \corescorecore.core_19.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_18.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_18.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_18.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5624 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_18.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_18.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5626 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_18.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_18.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_18.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_18.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata [7], Q = \corescorecore.core_18.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata [7], Q = \corescorecore.core_18.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\ram.$procdff$3105 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata, Q = \corescorecore.core_18.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\ram.$procdff$3105 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata, Q = \corescorecore.core_18.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\ram.$procdff$3105 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata, Q = \corescorecore.core_18.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\ram.$procdff$3104 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1037_Y, Q = \corescorecore.core_18.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_18.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5639 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.state.o_init, Q = \corescorecore.core_18.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_18.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5641 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_18.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_18.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_18.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_18.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_18.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5644 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_18.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_18.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5646 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_18.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_18.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5648 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.state.two_stage_op, Q = \corescorecore.core_18.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_18.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_18.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_18.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_18.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_18.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_18.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_18.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata [6], Q = \corescorecore.core_18.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_18.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_18.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata [7], Q = \corescorecore.core_18.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_18.serving.ram.rdata [0] \corescorecore.core_18.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_18.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_18.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_18.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5675 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_18.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_18.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5681 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_18.serving.cpu.ctrl.new_pc \corescorecore.core_18.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_18.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.bufreg.q, Q = \corescorecore.core_18.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.bufreg.q, Q = \corescorecore.core_18.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_18.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_18.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_18.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_18.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_18.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_18.serving.cpu.alu.shamt_ser \corescorecore.core_18.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_18.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.alu.result_lt, Q = \corescorecore.core_18.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_17.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_17.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_17.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5692 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_17.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_17.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5694 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_17.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_17.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_17.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_17.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata [7], Q = \corescorecore.core_17.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata [7], Q = \corescorecore.core_17.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\ram.$procdff$3097 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata, Q = \corescorecore.core_17.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\ram.$procdff$3097 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata, Q = \corescorecore.core_17.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\ram.$procdff$3097 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata, Q = \corescorecore.core_17.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\ram.$procdff$3096 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1069_Y, Q = \corescorecore.core_17.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_17.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5707 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.state.o_init, Q = \corescorecore.core_17.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_17.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5709 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_17.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_17.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_17.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_17.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_17.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5712 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_17.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_17.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5714 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_17.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_17.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5716 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.state.two_stage_op, Q = \corescorecore.core_17.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_17.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_17.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_17.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_17.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_17.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_17.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_17.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata [6], Q = \corescorecore.core_17.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_17.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_17.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata [7], Q = \corescorecore.core_17.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_17.serving.ram.rdata [0] \corescorecore.core_17.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_17.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_17.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_17.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5743 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_17.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_17.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5749 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_17.serving.cpu.ctrl.new_pc \corescorecore.core_17.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_17.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.bufreg.q, Q = \corescorecore.core_17.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.bufreg.q, Q = \corescorecore.core_17.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_17.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_17.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_17.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_17.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_17.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_17.serving.cpu.alu.shamt_ser \corescorecore.core_17.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_17.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.alu.result_lt, Q = \corescorecore.core_17.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_16.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_16.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_16.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5760 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_16.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_16.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5762 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_16.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_16.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_16.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_16.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata [7], Q = \corescorecore.core_16.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata [7], Q = \corescorecore.core_16.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\ram.$procdff$3089 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata, Q = \corescorecore.core_16.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\ram.$procdff$3089 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata, Q = \corescorecore.core_16.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\ram.$procdff$3089 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata, Q = \corescorecore.core_16.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\ram.$procdff$3088 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1101_Y, Q = \corescorecore.core_16.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_16.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5775 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.state.o_init, Q = \corescorecore.core_16.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_16.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5777 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_16.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_16.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_16.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_16.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_16.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5780 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_16.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_16.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5782 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_16.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_16.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5784 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.state.two_stage_op, Q = \corescorecore.core_16.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_16.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_16.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_16.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_16.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_16.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_16.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_16.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata [6], Q = \corescorecore.core_16.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_16.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_16.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata [7], Q = \corescorecore.core_16.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_16.serving.ram.rdata [0] \corescorecore.core_16.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_16.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_16.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_16.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5811 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_16.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_16.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5817 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_16.serving.cpu.ctrl.new_pc \corescorecore.core_16.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_16.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.bufreg.q, Q = \corescorecore.core_16.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.bufreg.q, Q = \corescorecore.core_16.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_16.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_16.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_16.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_16.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_16.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_16.serving.cpu.alu.shamt_ser \corescorecore.core_16.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_16.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.alu.result_lt, Q = \corescorecore.core_16.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_15.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_15.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_15.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5828 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_15.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_15.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5830 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_15.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_15.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_15.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_15.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata [7], Q = \corescorecore.core_15.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata [7], Q = \corescorecore.core_15.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\ram.$procdff$3081 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata, Q = \corescorecore.core_15.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\ram.$procdff$3081 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata, Q = \corescorecore.core_15.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\ram.$procdff$3081 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata, Q = \corescorecore.core_15.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\ram.$procdff$3080 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1133_Y, Q = \corescorecore.core_15.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_15.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5843 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.state.o_init, Q = \corescorecore.core_15.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_15.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5845 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_15.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_15.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_15.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_15.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_15.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5848 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_15.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_15.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5850 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_15.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_15.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5852 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.state.two_stage_op, Q = \corescorecore.core_15.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_15.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_15.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_15.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_15.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_15.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_15.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_15.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata [6], Q = \corescorecore.core_15.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_15.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_15.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata [7], Q = \corescorecore.core_15.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_15.serving.ram.rdata [0] \corescorecore.core_15.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_15.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_15.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_15.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5879 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_15.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_15.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5885 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_15.serving.cpu.ctrl.new_pc \corescorecore.core_15.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_15.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.bufreg.q, Q = \corescorecore.core_15.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.bufreg.q, Q = \corescorecore.core_15.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_15.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_15.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_15.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_15.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_15.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_15.serving.cpu.alu.shamt_ser \corescorecore.core_15.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_15.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.alu.result_lt, Q = \corescorecore.core_15.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_14.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_14.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_14.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5896 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_14.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_14.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5898 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_14.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_14.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_14.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_14.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata [7], Q = \corescorecore.core_14.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata [7], Q = \corescorecore.core_14.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\ram.$procdff$3073 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata, Q = \corescorecore.core_14.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\ram.$procdff$3073 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata, Q = \corescorecore.core_14.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\ram.$procdff$3073 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata, Q = \corescorecore.core_14.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\ram.$procdff$3072 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1165_Y, Q = \corescorecore.core_14.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_14.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5911 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.state.o_init, Q = \corescorecore.core_14.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_14.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5913 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_14.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_14.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_14.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_14.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_14.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5916 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_14.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_14.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5918 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_14.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_14.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5920 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.state.two_stage_op, Q = \corescorecore.core_14.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_14.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_14.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_14.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_14.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_14.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_14.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_14.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata [6], Q = \corescorecore.core_14.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_14.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_14.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata [7], Q = \corescorecore.core_14.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_14.serving.ram.rdata [0] \corescorecore.core_14.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_14.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_14.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_14.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5947 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_14.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_14.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5953 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_14.serving.cpu.ctrl.new_pc \corescorecore.core_14.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_14.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.bufreg.q, Q = \corescorecore.core_14.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.bufreg.q, Q = \corescorecore.core_14.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_14.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_14.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_14.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_14.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_14.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_14.serving.cpu.alu.shamt_ser \corescorecore.core_14.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_14.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.alu.result_lt, Q = \corescorecore.core_14.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_13.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_13.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_13.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5964 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_13.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_13.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5966 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_13.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_13.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_13.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_13.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata [7], Q = \corescorecore.core_13.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata [7], Q = \corescorecore.core_13.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\ram.$procdff$3480 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata, Q = \corescorecore.core_13.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\ram.$procdff$3480 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata, Q = \corescorecore.core_13.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\ram.$procdff$3480 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata, Q = \corescorecore.core_13.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\ram.$procdff$3479 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1197_Y, Q = \corescorecore.core_13.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_13.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5979 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.state.o_init, Q = \corescorecore.core_13.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_13.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5981 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_13.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_13.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_13.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_13.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_13.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5984 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_13.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_13.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5986 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_13.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_13.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5988 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.state.two_stage_op, Q = \corescorecore.core_13.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_13.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_13.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_13.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_13.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_13.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_13.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_13.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata [6], Q = \corescorecore.core_13.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_13.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_13.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata [7], Q = \corescorecore.core_13.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_13.serving.ram.rdata [0] \corescorecore.core_13.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_13.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_13.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_13.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6015 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_13.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_13.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6021 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_13.serving.cpu.ctrl.new_pc \corescorecore.core_13.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_13.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.bufreg.q, Q = \corescorecore.core_13.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.bufreg.q, Q = \corescorecore.core_13.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_13.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_13.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_13.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_13.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_13.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_13.serving.cpu.alu.shamt_ser \corescorecore.core_13.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_13.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.alu.result_lt, Q = \corescorecore.core_13.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_12.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_12.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_12.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6032 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_12.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_12.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6034 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_12.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_12.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_12.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_12.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata [7], Q = \corescorecore.core_12.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata [7], Q = \corescorecore.core_12.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\ram.$procdff$3472 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata, Q = \corescorecore.core_12.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\ram.$procdff$3472 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata, Q = \corescorecore.core_12.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\ram.$procdff$3472 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata, Q = \corescorecore.core_12.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\ram.$procdff$3471 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1229_Y, Q = \corescorecore.core_12.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_12.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6047 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.state.o_init, Q = \corescorecore.core_12.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_12.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6049 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_12.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_12.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_12.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_12.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_12.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6052 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_12.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_12.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6054 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_12.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_12.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6056 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.state.two_stage_op, Q = \corescorecore.core_12.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_12.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_12.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_12.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_12.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_12.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_12.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_12.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata [6], Q = \corescorecore.core_12.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_12.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_12.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata [7], Q = \corescorecore.core_12.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_12.serving.ram.rdata [0] \corescorecore.core_12.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_12.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_12.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_12.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6083 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_12.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_12.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6089 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_12.serving.cpu.ctrl.new_pc \corescorecore.core_12.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_12.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.bufreg.q, Q = \corescorecore.core_12.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.bufreg.q, Q = \corescorecore.core_12.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_12.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_12.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_12.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_12.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_12.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_12.serving.cpu.alu.shamt_ser \corescorecore.core_12.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_12.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.alu.result_lt, Q = \corescorecore.core_12.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_11.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_11.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_11.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6100 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_11.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_11.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6102 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_11.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_11.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_11.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_11.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata [7], Q = \corescorecore.core_11.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata [7], Q = \corescorecore.core_11.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\ram.$procdff$3464 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata, Q = \corescorecore.core_11.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\ram.$procdff$3464 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata, Q = \corescorecore.core_11.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\ram.$procdff$3464 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata, Q = \corescorecore.core_11.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\ram.$procdff$3463 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1261_Y, Q = \corescorecore.core_11.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_11.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6115 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.state.o_init, Q = \corescorecore.core_11.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_11.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6117 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_11.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_11.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_11.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_11.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_11.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6120 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_11.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_11.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6122 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_11.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_11.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6124 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.state.two_stage_op, Q = \corescorecore.core_11.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_11.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_11.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_11.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_11.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_11.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_11.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_11.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata [6], Q = \corescorecore.core_11.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_11.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_11.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata [7], Q = \corescorecore.core_11.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_11.serving.ram.rdata [0] \corescorecore.core_11.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_11.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_11.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_11.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6151 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_11.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_11.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6157 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_11.serving.cpu.ctrl.new_pc \corescorecore.core_11.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_11.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.bufreg.q, Q = \corescorecore.core_11.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.bufreg.q, Q = \corescorecore.core_11.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_11.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_11.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_11.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_11.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_11.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_11.serving.cpu.alu.shamt_ser \corescorecore.core_11.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_11.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.alu.result_lt, Q = \corescorecore.core_11.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_10.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_10.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_10.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6168 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_10.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_10.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6170 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_10.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_10.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_10.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_10.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata [7], Q = \corescorecore.core_10.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata [7], Q = \corescorecore.core_10.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\ram.$procdff$3456 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata, Q = \corescorecore.core_10.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\ram.$procdff$3456 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata, Q = \corescorecore.core_10.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\ram.$procdff$3456 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata, Q = \corescorecore.core_10.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\ram.$procdff$3455 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1293_Y, Q = \corescorecore.core_10.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_10.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6183 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.state.o_init, Q = \corescorecore.core_10.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_10.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6185 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_10.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_10.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_10.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_10.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_10.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6188 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_10.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_10.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6190 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_10.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_10.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6192 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.state.two_stage_op, Q = \corescorecore.core_10.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_10.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_10.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_10.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_10.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_10.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_10.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_10.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata [6], Q = \corescorecore.core_10.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_10.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_10.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata [7], Q = \corescorecore.core_10.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_10.serving.ram.rdata [0] \corescorecore.core_10.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_10.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_10.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_10.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6219 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_10.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_10.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6225 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_10.serving.cpu.ctrl.new_pc \corescorecore.core_10.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_10.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.bufreg.q, Q = \corescorecore.core_10.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.bufreg.q, Q = \corescorecore.core_10.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_10.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_10.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_10.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_10.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_10.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_10.serving.cpu.alu.shamt_ser \corescorecore.core_10.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_10.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.alu.result_lt, Q = \corescorecore.core_10.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_1.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_1.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_1.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6236 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_1.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_1.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6238 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_1.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_1.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_1.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_1.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata [7], Q = \corescorecore.core_1.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata [7], Q = \corescorecore.core_1.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\ram.$procdff$3384 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata, Q = \corescorecore.core_1.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\ram.$procdff$3384 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata, Q = \corescorecore.core_1.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\ram.$procdff$3384 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata, Q = \corescorecore.core_1.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\ram.$procdff$3383 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1581_Y, Q = \corescorecore.core_1.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_1.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6251 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.state.o_init, Q = \corescorecore.core_1.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_1.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6253 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_1.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_1.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_1.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_1.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_1.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6256 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_1.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_1.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6258 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_1.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_1.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6260 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.state.two_stage_op, Q = \corescorecore.core_1.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_1.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_1.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_1.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_1.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_1.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_1.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_1.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata [6], Q = \corescorecore.core_1.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_1.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_1.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata [7], Q = \corescorecore.core_1.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_1.serving.ram.rdata [0] \corescorecore.core_1.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_1.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_1.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6287 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_1.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_1.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6293 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_1.serving.cpu.ctrl.new_pc \corescorecore.core_1.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_1.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.bufreg.q, Q = \corescorecore.core_1.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.bufreg.q, Q = \corescorecore.core_1.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_1.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_1.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_1.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_1.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_1.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_1.serving.cpu.alu.shamt_ser \corescorecore.core_1.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_1.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.alu.result_lt, Q = \corescorecore.core_1.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_0.\w2s.$procdff$3244 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_0.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$3235 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procmux$2282_Y, Q = \corescorecore.core_0.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6304 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_0.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$3234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procmux$2286_Y, Q = \corescorecore.core_0.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6306 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y, Q = \corescorecore.core_0.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$3233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_0.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$3231 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y, Q = \corescorecore.core_0.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$3230 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_0.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$3229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata [7], Q = \corescorecore.core_0.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$3226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata [7], Q = \corescorecore.core_0.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\ram.$procdff$3376 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata, Q = \corescorecore.core_0.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\ram.$procdff$3376 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata, Q = \corescorecore.core_0.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\ram.$procdff$3376 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata, Q = \corescorecore.core_0.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\ram.$procdff$3375 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1613_Y, Q = \corescorecore.core_0.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$3336 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$2732_Y, Q = \corescorecore.core_0.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6319 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.state.o_init, Q = \corescorecore.core_0.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$3335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$2736_Y, Q = \corescorecore.core_0.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6321 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_0.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_0.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_0.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$3334 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906_Y, Q = \corescorecore.core_0.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$3332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$2740_Y, Q = \corescorecore.core_0.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6324 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:92$1898_Y, Q = \corescorecore.core_0.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$3330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$2744_Y, Q = \corescorecore.core_0.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6326 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_0.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$3329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$2748_Y, Q = \corescorecore.core_0.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6328 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.state.two_stage_op, Q = \corescorecore.core_0.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$procdff$3368 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_0.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$procdff$3367 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_0.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$3352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_0.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$3351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_0.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$3350 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_0.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$3349 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_0.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$3348 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_0.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$3347 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata [6], Q = \corescorecore.core_0.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$3342 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_0.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$3341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_0.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$3340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata [7], Q = \corescorecore.core_0.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$3339 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_0.serving.ram.rdata [0] \corescorecore.core_0.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_0.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$3337 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$procdff$3357 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$procmux$2804_Y, Q = \corescorecore.core_0.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6355 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_0.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$procdff$3356 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$procmux$2812_Y, Q = \corescorecore.core_0.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6361 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_0.serving.cpu.ctrl.new_pc \corescorecore.core_0.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_0.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.bufreg.q, Q = \corescorecore.core_0.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$procdff$3354 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.bufreg.q, Q = \corescorecore.core_0.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$procdff$3353 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:31$1728_Y \corescorecore.core_0.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_0.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$procdff$3327 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:22$1916_Y, Q = \corescorecore.core_0.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$procdff$3326 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915_Y, Q = \corescorecore.core_0.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$procdff$3362 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_0.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$procdff$3361 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_0.serving.cpu.alu.shamt_ser \corescorecore.core_0.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_0.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$procdff$3360 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.alu.result_lt, Q = \corescorecore.core_0.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\axis_mux.\arb_inst.$procdff$3243 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.arb_inst.mask_next, Q = \corescorecore.axis_mux.arb_inst.mask_reg, rval = 34'0000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$6371 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.\arb_inst.$4\mask_next[33:0], Q = \corescorecore.axis_mux.arb_inst.mask_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.\arb_inst.$procdff$3242 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.arb_inst.grant_encoded_next, Q = \corescorecore.axis_mux.arb_inst.grant_encoded_reg, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$6377 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.\arb_inst.$3\grant_encoded_next[5:0], Q = \corescorecore.axis_mux.arb_inst.grant_encoded_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.\arb_inst.$procdff$3241 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.arb_inst.grant_valid_next, Q = \corescorecore.axis_mux.arb_inst.grant_valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6379 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.\arb_inst.$3\grant_valid_next[0:0], Q = \corescorecore.axis_mux.arb_inst.grant_valid_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.\arb_inst.$procdff$3240 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.arb_inst.grant_next, Q = \corescorecore.axis_mux.arb_inst.grant_reg, rval = 34'0000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$6381 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.\arb_inst.$3\grant_next[33:0], Q = \corescorecore.axis_mux.arb_inst.grant_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.$procdff$3255 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.temp_m_axis_tvalid_next, Q = \corescorecore.axis_mux.temp_m_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6383 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.temp_m_axis_tvalid_next, Q = \corescorecore.axis_mux.temp_m_axis_tvalid_reg).
Adding EN signal on $flatten\corescorecore.\axis_mux.$procdff$3253 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.m_axis_tdata_int, Q = \corescorecore.axis_mux.temp_m_axis_tdata_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.$procdff$3248 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.m_axis_tvalid_next, Q = \corescorecore.axis_mux.m_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6392 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.m_axis_tvalid_next, Q = \corescorecore.axis_mux.m_axis_tvalid_reg).
Adding EN signal on $flatten\corescorecore.\axis_mux.$procdff$3246 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.$0\m_axis_tdata_reg[7:0], Q = \corescorecore.axis_mux.m_axis_tdata_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.$procdff$3245 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.m_axis_tready_int_early, Q = \corescorecore.axis_mux.m_axis_tready_int_reg, rval = 1'0).

28.9.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 1478 unused cells and 1376 unused wires.
<suppressed ~1483 debug messages>

28.9.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~208 debug messages>

28.9.7.9. Rerunning OPT passes. (Maybe there is more to do..)

28.9.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1067 debug messages>

28.9.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~510 debug messages>
Removed a total of 170 cells.

28.9.7.13. Executing OPT_DFF pass (perform DFF optimizations).

28.9.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 170 unused wires.
<suppressed ~1 debug messages>

28.9.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.7.16. Rerunning OPT passes. (Maybe there is more to do..)

28.9.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1067 debug messages>

28.9.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.7.20. Executing OPT_DFF pass (perform DFF optimizations).

28.9.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.7.23. Finished OPT passes. (There is nothing left to do.)

28.9.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1627 (corescorecore.core_0.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1595 (corescorecore.core_1.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1307 (corescorecore.core_10.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1275 (corescorecore.core_11.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1243 (corescorecore.core_12.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1211 (corescorecore.core_13.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1179 (corescorecore.core_14.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1147 (corescorecore.core_15.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1115 (corescorecore.core_16.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1083 (corescorecore.core_17.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1051 (corescorecore.core_18.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1019 (corescorecore.core_19.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1563 (corescorecore.core_2.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$987 (corescorecore.core_20.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$955 (corescorecore.core_21.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$923 (corescorecore.core_22.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$891 (corescorecore.core_23.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$859 (corescorecore.core_24.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$827 (corescorecore.core_25.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$795 (corescorecore.core_26.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$763 (corescorecore.core_27.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$731 (corescorecore.core_28.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$699 (corescorecore.core_29.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1531 (corescorecore.core_3.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$667 (corescorecore.core_30.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$635 (corescorecore.core_31.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$603 (corescorecore.core_32.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$555 (corescorecore.core_33.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1499 (corescorecore.core_4.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1467 (corescorecore.core_5.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1435 (corescorecore.core_6.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1403 (corescorecore.core_7.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1371 (corescorecore.core_8.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1339 (corescorecore.core_9.serving.ram.mem).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$auto$opt_dff.cc:195:make_patterns_logic$6397 ($ne).
Removed top 33 bits (of 34) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.$shl$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:107$357 ($shl).
Removed top 22 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.$shiftx$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:0$360 ($shiftx).
Removed top 30 bits (of 32) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$571 ($shl).
Removed top 31 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430 ($add).
Removed top 25 bits (of 32) from port Y of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430 ($add).
Removed top 31 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428 ($add).
Removed top 25 bits (of 32) from port Y of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428 ($add).
Removed top 30 bits (of 32) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$571 ($shl).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.$not$src/serving_1.0.2/serving/serving.v:80$409 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$537 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$541 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$544 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.$not$src/serving_1.0.2/serving/serving.v:81$410 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.$not$src/serving_1.0.2/serving/serving.v:80$437 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$585 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$589 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$592 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.$not$src/serving_1.0.2/serving/serving.v:81$438 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.$not$src/serving_1.0.2/serving/serving.v:80$439 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$617 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$621 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$624 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.$not$src/serving_1.0.2/serving/serving.v:81$440 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.$not$src/serving_1.0.2/serving/serving.v:80$441 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$649 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$653 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$656 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.$not$src/serving_1.0.2/serving/serving.v:81$442 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.$not$src/serving_1.0.2/serving/serving.v:80$443 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$681 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$685 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$688 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.$not$src/serving_1.0.2/serving/serving.v:81$444 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.$not$src/serving_1.0.2/serving/serving.v:80$445 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$713 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$717 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$720 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.$not$src/serving_1.0.2/serving/serving.v:81$446 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.$not$src/serving_1.0.2/serving/serving.v:80$447 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$745 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$749 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$752 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.$not$src/serving_1.0.2/serving/serving.v:81$448 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.$not$src/serving_1.0.2/serving/serving.v:80$449 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$777 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$781 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$784 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.$not$src/serving_1.0.2/serving/serving.v:81$450 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.$not$src/serving_1.0.2/serving/serving.v:80$451 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$809 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$813 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$816 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.$not$src/serving_1.0.2/serving/serving.v:81$452 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.$not$src/serving_1.0.2/serving/serving.v:80$453 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$841 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$845 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$848 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.$not$src/serving_1.0.2/serving/serving.v:81$454 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.$not$src/serving_1.0.2/serving/serving.v:80$455 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$873 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$877 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$880 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.$not$src/serving_1.0.2/serving/serving.v:81$456 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.$not$src/serving_1.0.2/serving/serving.v:80$457 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$905 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$909 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$912 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.$not$src/serving_1.0.2/serving/serving.v:81$458 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.$not$src/serving_1.0.2/serving/serving.v:80$459 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$937 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$941 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$944 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.$not$src/serving_1.0.2/serving/serving.v:81$460 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.$not$src/serving_1.0.2/serving/serving.v:80$461 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$969 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$973 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$976 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.$not$src/serving_1.0.2/serving/serving.v:81$462 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.$not$src/serving_1.0.2/serving/serving.v:80$463 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1001 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1005 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1008 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.$not$src/serving_1.0.2/serving/serving.v:81$464 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.$not$src/serving_1.0.2/serving/serving.v:80$465 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1033 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1037 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1040 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.$not$src/serving_1.0.2/serving/serving.v:81$466 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.$not$src/serving_1.0.2/serving/serving.v:80$467 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1065 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1069 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1072 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.$not$src/serving_1.0.2/serving/serving.v:81$468 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.$not$src/serving_1.0.2/serving/serving.v:80$469 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1097 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1101 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1104 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.$not$src/serving_1.0.2/serving/serving.v:81$470 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.$not$src/serving_1.0.2/serving/serving.v:80$471 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1129 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1133 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1136 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.$not$src/serving_1.0.2/serving/serving.v:81$472 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.$not$src/serving_1.0.2/serving/serving.v:80$473 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1161 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1165 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1168 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.$not$src/serving_1.0.2/serving/serving.v:81$474 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.$not$src/serving_1.0.2/serving/serving.v:80$475 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1193 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1197 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1200 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.$not$src/serving_1.0.2/serving/serving.v:81$476 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.$not$src/serving_1.0.2/serving/serving.v:80$477 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1225 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1229 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1232 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.$not$src/serving_1.0.2/serving/serving.v:81$478 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.$not$src/serving_1.0.2/serving/serving.v:80$479 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1257 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1261 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1264 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.$not$src/serving_1.0.2/serving/serving.v:81$480 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.$not$src/serving_1.0.2/serving/serving.v:80$481 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1289 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1293 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1296 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.$not$src/serving_1.0.2/serving/serving.v:81$482 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.$not$src/serving_1.0.2/serving/serving.v:80$483 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1321 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1325 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1328 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.$not$src/serving_1.0.2/serving/serving.v:81$484 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.$not$src/serving_1.0.2/serving/serving.v:80$485 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1353 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1357 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1360 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.$not$src/serving_1.0.2/serving/serving.v:81$486 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.$not$src/serving_1.0.2/serving/serving.v:80$487 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1385 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1389 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1392 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.$not$src/serving_1.0.2/serving/serving.v:81$488 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.$not$src/serving_1.0.2/serving/serving.v:80$489 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1417 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1421 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1424 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.$not$src/serving_1.0.2/serving/serving.v:81$490 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.$not$src/serving_1.0.2/serving/serving.v:80$491 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1449 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1453 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1456 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.$not$src/serving_1.0.2/serving/serving.v:81$492 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.$not$src/serving_1.0.2/serving/serving.v:80$493 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1481 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1485 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1488 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.$not$src/serving_1.0.2/serving/serving.v:81$494 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.$not$src/serving_1.0.2/serving/serving.v:80$495 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1513 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1517 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1520 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.$not$src/serving_1.0.2/serving/serving.v:81$496 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.$not$src/serving_1.0.2/serving/serving.v:80$497 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1545 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1549 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1552 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.$not$src/serving_1.0.2/serving/serving.v:81$498 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.$not$src/serving_1.0.2/serving/serving.v:80$499 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1577 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1581 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1584 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.$not$src/serving_1.0.2/serving/serving.v:81$500 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.$not$src/serving_1.0.2/serving/serving.v:80$501 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\state.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:63$1862 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:192$1833 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\decode.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_decode.v:191$1832 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:33$1638 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$eq$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:126$519 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procmux$2272 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procmux$2274 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1609 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1613 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1616 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$567 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.$not$src/serving_1.0.2/serving/serving.v:81$502 ($not).
Removed top 1 bits (of 10) from mux cell corescore_gowin_yosys.$flatten\emitter.$procmux$2633 ($mux).
Removed top 1 bits (of 10) from mux cell corescore_gowin_yosys.$flatten\emitter.$procmux$2630 ($mux).
Removed top 31 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348 ($sub).
Removed top 22 bits (of 32) from port Y of cell corescore_gowin_yosys.$flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348 ($sub).
Removed top 25 bits (of 32) from wire corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428_Y.
Removed top 25 bits (of 32) from wire corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 3 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 4 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y.
Removed top 1 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 3 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 2 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 10) from wire corescore_gowin_yosys.$flatten\emitter.$0\data[9:0].
Removed top 1 bits (of 10) from wire corescore_gowin_yosys.$flatten\emitter.$procmux$2630_Y.
Removed top 22 bits (of 32) from wire corescore_gowin_yosys.$flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348_Y.

28.9.9. Executing PEEPOPT pass (run peephole optimizers).

28.9.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 82 unused wires.
<suppressed ~1 debug messages>

28.9.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module corescore_gowin_yosys:
  creating $macc model for $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428 ($add).
  creating $macc model for $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1613 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1581 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1293 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1261 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1229 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1197 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1165 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1133 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1101 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1069 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1037 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1005 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1549 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$973 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$941 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$909 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$877 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$845 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$813 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$781 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$749 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$717 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$685 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1517 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$653 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$621 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$589 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$541 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1485 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1453 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1421 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1389 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1357 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1325 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515 ($add).
  creating $macc model for $flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348 ($sub).
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1707 into $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1699 into $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1722 into $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1675 into $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1672 into $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$589.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$685.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$717.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$749.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$781.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$541.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$813.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$621.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$845.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$877.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1485.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$909.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$653.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$941.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$973.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1453.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1549.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1005.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1037.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1421.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1069.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1101.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1133.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1389.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1165.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1197.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1517.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1229.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1261.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1357.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1293.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1581.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1613.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1325.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673.
  creating $alu model for $macc $flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348.
  creating $alu model for $macc $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430.
  creating $alu model for $macc $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428.
  creating $alu cell for $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428: $auto$alumacc.cc:495:replace_alu$6486
  creating $alu cell for $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430: $auto$alumacc.cc:495:replace_alu$6489
  creating $alu cell for $flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348: $auto$alumacc.cc:495:replace_alu$6492
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$6495
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$6498
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$6501
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$6504
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$6507
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$6510
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1325: $auto$alumacc.cc:495:replace_alu$6513
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$6516
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$6519
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$6522
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$6525
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$6528
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1613: $auto$alumacc.cc:495:replace_alu$6531
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$6534
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$6537
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$6540
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$6543
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$6546
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$6549
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$6552
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$6555
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$6558
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$6561
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$6564
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$6567
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$6570
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$6573
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$6576
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1581: $auto$alumacc.cc:495:replace_alu$6579
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$6582
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$6585
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$6588
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$6591
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$6594
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$6597
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$6600
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$6603
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$6606
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$6609
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$6612
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$6615
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$6618
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$6621
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$6624
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1293: $auto$alumacc.cc:495:replace_alu$6627
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$6630
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$6633
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$6636
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$6639
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$6642
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$6645
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$6648
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$6651
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$6654
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$6657
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$6660
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1357: $auto$alumacc.cc:495:replace_alu$6663
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$6666
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$6669
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$6672
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1261: $auto$alumacc.cc:495:replace_alu$6675
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$6678
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$6681
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$6684
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$6687
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$6690
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$6693
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$6696
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$6699
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$6702
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$6705
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$6708
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$6711
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$6714
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$6717
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$6720
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1229: $auto$alumacc.cc:495:replace_alu$6723
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$6726
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$6729
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1517: $auto$alumacc.cc:495:replace_alu$6732
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$6735
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$6738
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$6741
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$6744
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$6747
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$6750
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$6753
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$6756
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$6759
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$6762
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$6765
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$6768
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1197: $auto$alumacc.cc:495:replace_alu$6771
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$6774
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$6777
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$6780
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$6783
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$6786
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$6789
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$6792
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$6795
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$6798
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$6801
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$6804
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$6807
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$6810
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$6813
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$6816
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1165: $auto$alumacc.cc:495:replace_alu$6819
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$6822
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$6825
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1389: $auto$alumacc.cc:495:replace_alu$6828
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$6831
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$6834
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$6837
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$6840
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$6843
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$6846
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$6849
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$6852
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$6855
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$6858
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$6861
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$6864
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1133: $auto$alumacc.cc:495:replace_alu$6867
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$6870
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$6873
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$6876
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$6879
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$6882
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$6885
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$6888
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$6891
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$6894
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$6897
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$6900
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$6903
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$6906
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$6909
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$6912
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1101: $auto$alumacc.cc:495:replace_alu$6915
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$6918
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$6921
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$6924
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$6927
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$6930
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$6933
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$6936
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$6939
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$6942
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$6945
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$6948
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$6951
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$6954
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$6957
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$6960
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1069: $auto$alumacc.cc:495:replace_alu$6963
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$6966
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$6969
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$6972
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$6975
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1421: $auto$alumacc.cc:495:replace_alu$6978
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$6981
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$6984
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$6987
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$6990
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$6993
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$6996
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$6999
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$7002
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$7005
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$7008
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1037: $auto$alumacc.cc:495:replace_alu$7011
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$7014
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$7017
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$7020
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$7023
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$7026
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$7029
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$7032
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$7035
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$7038
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$7041
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$7044
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$7047
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$7050
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$7053
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$7056
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1005: $auto$alumacc.cc:495:replace_alu$7059
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$7062
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$7065
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$7068
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$7071
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$7074
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$7077
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$7080
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$7083
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$7086
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$7089
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$7092
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$7095
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$7098
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$7101
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$7104
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1549: $auto$alumacc.cc:495:replace_alu$7107
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$7110
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$7113
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$7116
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$7119
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$7122
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$7125
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$7128
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1453: $auto$alumacc.cc:495:replace_alu$7131
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$7134
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$7137
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$7140
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$7143
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$7146
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$7149
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$7152
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$973: $auto$alumacc.cc:495:replace_alu$7155
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$7158
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$7161
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$7164
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$7167
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$7170
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$7173
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$7176
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$7179
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$7182
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$7185
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$7188
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$7191
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$7194
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$7197
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$7200
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$941: $auto$alumacc.cc:495:replace_alu$7203
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$7206
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$7209
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$653: $auto$alumacc.cc:495:replace_alu$7212
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$7215
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$7218
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$7221
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$7224
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$7227
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$7230
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$7233
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$7236
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$7239
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$7242
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$7245
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$7248
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$909: $auto$alumacc.cc:495:replace_alu$7251
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$7254
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$7257
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$7260
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$7263
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$7266
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$7269
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$7272
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$7275
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$7278
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1485: $auto$alumacc.cc:495:replace_alu$7281
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$7284
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$7287
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$7290
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$7293
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$7296
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$877: $auto$alumacc.cc:495:replace_alu$7299
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$7302
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$7305
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$7308
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$7311
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$7314
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$7317
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$7320
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$7323
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$7326
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$7329
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$7332
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$7335
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$7338
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$7341
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$7344
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$845: $auto$alumacc.cc:495:replace_alu$7347
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$7350
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$7353
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$7356
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$7359
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$621: $auto$alumacc.cc:495:replace_alu$7362
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$7365
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$7368
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$7371
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$7374
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$7377
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$7380
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$7383
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$7386
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$7389
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$7392
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$813: $auto$alumacc.cc:495:replace_alu$7395
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$7398
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$7401
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$7404
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$7407
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$7410
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$7413
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$7416
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$7419
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$7422
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$7425
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$7428
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$541: $auto$alumacc.cc:495:replace_alu$7431
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$7434
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$7437
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$7440
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$781: $auto$alumacc.cc:495:replace_alu$7443
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$7446
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$7449
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$7452
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$7455
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$7458
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$7461
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$7464
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$7467
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$7470
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$7473
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$7476
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$7479
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$7482
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$7485
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$7488
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$749: $auto$alumacc.cc:495:replace_alu$7491
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$7494
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$7497
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$7500
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$7503
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$7506
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$7509
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$7512
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$7515
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$7518
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$7521
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$7524
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$7527
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$7530
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$7533
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$7536
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$717: $auto$alumacc.cc:495:replace_alu$7539
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$7542
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$7545
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$7548
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$7551
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$7554
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$7557
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$7560
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$7563
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$7566
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$7569
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:53$1700: $auto$alumacc.cc:495:replace_alu$7572
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$7575
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_ctrl.v:65$1708: $auto$alumacc.cc:495:replace_alu$7578
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$7581
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$7584
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$685: $auto$alumacc.cc:495:replace_alu$7587
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:142$521: $auto$alumacc.cc:495:replace_alu$7590
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_rf_ram_if.v:90$515: $auto$alumacc.cc:495:replace_alu$7593
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$589: $auto$alumacc.cc:495:replace_alu$7596
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:63$1673: $auto$alumacc.cc:495:replace_alu$7599
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\state.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_state.v:114$1906: $auto$alumacc.cc:495:replace_alu$7602
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_alu.v:64$1676: $auto$alumacc.cc:495:replace_alu$7605
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_shift.v:19$1915: $auto$alumacc.cc:495:replace_alu$7608
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_mem_if.v:24$1630: $auto$alumacc.cc:495:replace_alu$7611
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/serv_1.0.2/rtl/serv_bufreg.v:24$1723: $auto$alumacc.cc:495:replace_alu$7614
  created 377 $alu and 0 $macc cells.

28.9.12. Executing SHARE pass (SAT-based resource sharing).
Found 4 cells in module corescore_gowin_yosys that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$571 ($shl):
    Found 1 activation_patterns using ctrl signal { \corescorecore.axis_mux.arb_inst.masked_request_valid \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid }.
    Found 1 candidates: $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$571
    Analyzing resource sharing with $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$571 ($shl):
      Found 1 activation_patterns using ctrl signal { \corescorecore.axis_mux.arb_inst.masked_request_valid \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid }.
      Activation pattern for cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$571: { \corescorecore.axis_mux.arb_inst.masked_request_valid \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid } = 2'11
      Activation pattern for cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$571: { \corescorecore.axis_mux.arb_inst.masked_request_valid \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid } = 2'01
      Size of SAT problem: 3234 variables, 7358 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$571: $auto$share.cc:977:make_cell_activation_logic$7617
      New cell: $auto$share.cc:667:make_supercell$7624 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$7624 ($shl):
    Found 1 activation_patterns using ctrl signal \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid.
    No candidates found.
  Analyzing resource sharing options for $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:132$431 ($shl):
    Found 1 activation_patterns using ctrl signal \corescorecore.axis_mux.arb_inst.masked_request_valid.
    Found 1 candidates: $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:123$429
    Analyzing resource sharing with $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:123$429 ($shl):
      Found 1 activation_patterns using ctrl signal \corescorecore.axis_mux.arb_inst.masked_request_valid.
      Activation pattern for cell $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:132$431: \corescorecore.axis_mux.arb_inst.masked_request_valid = 1'0
      Activation pattern for cell $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:123$429: \corescorecore.axis_mux.arb_inst.masked_request_valid = 1'1
      Size of SAT problem: 3062 variables, 6908 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:132$431: $auto$share.cc:977:make_cell_activation_logic$7627
      New cell: $auto$share.cc:667:make_supercell$7634 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$7634 ($shl):
    Cell is always active. Therefore no sharing is possible.
Removing 4 cells in module corescore_gowin_yosys:
  Removing cell $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:123$429 ($shl).
  Removing cell $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:132$431 ($shl).
  Removing cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$571 ($shl).
  Removing cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$571 ($shl).

28.9.13. Executing OPT pass (performing simple optimizations).

28.9.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~4 debug messages>

28.9.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

28.9.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1069 debug messages>

28.9.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 2 changes.

28.9.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.13.6. Executing OPT_DFF pass (perform DFF optimizations).

28.9.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 171 unused cells and 178 unused wires.
<suppressed ~174 debug messages>

28.9.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.13.9. Rerunning OPT passes. (Maybe there is more to do..)

28.9.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1068 debug messages>

28.9.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.13.13. Executing OPT_DFF pass (perform DFF optimizations).

28.9.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.13.16. Finished OPT passes. (There is nothing left to do.)

28.9.14. Executing MEMORY pass.

28.9.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

28.9.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

28.9.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing corescore_gowin_yosys.corescorecore.core_0.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_1.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_10.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_11.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_12.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_13.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_14.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_15.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_16.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_17.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_18.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_19.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_2.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_20.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_21.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_22.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_23.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_24.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_25.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_26.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_27.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_28.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_29.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_3.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_30.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_31.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_32.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_33.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_4.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_5.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_6.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_7.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_8.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_9.serving.ram.mem write port 0.

28.9.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

28.9.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\corescorecore.core_0.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_1.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_10.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_11.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_12.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_13.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_14.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_15.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_16.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_17.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_18.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_19.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_2.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_20.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_21.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_22.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_23.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_24.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_25.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_26.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_27.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_28.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_29.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_3.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_30.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_31.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_32.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_33.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_4.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_5.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_6.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_7.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_8.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_9.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.

28.9.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 34 unused cells and 306 unused wires.
<suppressed ~35 debug messages>

28.9.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

28.9.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

28.9.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

28.9.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.10. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory corescore_gowin_yosys.corescorecore.core_0.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_1.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_10.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_11.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_12.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_13.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_14.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_15.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_16.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_17.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_18.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_19.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_2.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_20.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_21.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_22.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_23.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_24.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_25.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_26.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_27.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_28.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_29.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_3.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_30.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_31.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_32.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_33.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_4.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_5.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_6.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_7.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_8.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_9.serving.ram.mem via $__GOWIN_DP_
<suppressed ~16048 debug messages>

28.11. Executing TECHMAP pass (map to technology primitives).

28.11.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

28.11.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

28.11.3. Continuing TECHMAP pass.
Using template $paramod$905630ed485929646aec30df859088edee70d8e5\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$3f5cf8a8118506a1a74edbbca467736a05867c0d\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$15ffa52f0e7734e2fdef453a9f940c842f46fa82\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$218fef238482c0e16ecf36160180cdbcc7eb170c\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$c15f00594bef52da0d6a3e64bf9cd2017509f3bb\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$84b04aba9b54c94e4ed061d9baac09d4733c735f\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$9ea7df86c464fab38cbe6326f8e295c70b2458f5\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$72ba81c73d60e310c41c481eb5d84290e9693a13\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$6b785a94d776beab7318a9d8fa182006d82f55a6\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$38996717c5dcbe04aba1228dedb281c1e733e195\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$5d95ca09065f4250a38574f9a6d4d68708b08412\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$5e92345170ea78b00f3b20fb9032439778093dff\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$c1d5df2949182fc9a87c22ab766eb9e431912970\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$3048ea596b2874d97beb3849f11f329cef539cac\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$60cf3a1abb6840ff65bce755fb2f4d2114ba21f5\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$eee2078234c15433b8961bdb7365d3d1b294ef11\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$e81beae8ada53a88ebbfa1d41e548071560506e7\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$8fbc79169f7b8977d2a385f8777f4ac4a2f3465e\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$5c589e02974cdd1a75166fa1a7aec5df28cd4ea1\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$a5acb668b342c1e51c268a943a2071bc98899341\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$e27df126e5597fe7af2d2e5597fd35e781d65ef8\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$c04632524c2225ed0f468c19e48f6206c8da570f\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$073824068d26912f013c615c80841db51b85d86e\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$279a7248cb771e7976ad4b30f824e7b1fda1e990\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$37d2e8c09be502a06dbdb80d7f24646dce26c287\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$c13c99c897ae3a53d22fdac7da8703b5a883e9bc\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$27dc83951a61dc6e9e2f54fa05964f5d5bb96c46\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$c756ecdfdfabda800d5a0f68dbefcf8d5187b249\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$bd6268edb5c581897611d34dccb836bad71129b1\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$10e98f6a59db8ff74e55901e88d564a3ec74a7a8\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$6ff63fcd21be004c12cc9512156881e3e53c5d15\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$ac1fd71399acf81b8913f4a8fb35d096a3ea9e0f\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$cca26549afa576ddc84f160478f851e75819192b\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$939fac5d0e613050f77449dfa5f8d2e1911ac2b0\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
No more expansions possible.
<suppressed ~754 debug messages>

28.12. Executing OPT pass (performing simple optimizations).

28.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~724 debug messages>

28.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.12.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8166 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8148 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$7968 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8130 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8112 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8094 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8076 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8544 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$7950 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8526 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8058 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8508 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8490 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8472 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8454 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8436 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8418 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8400 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8382 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8364 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8346 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8040 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8328 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$7986 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8310 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8292 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8274 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8256 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8238 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8220 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8202 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8184 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8022 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$8004 ($dffe) from module corescore_gowin_yosys.

28.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 1199 unused wires.
<suppressed ~1 debug messages>

28.12.5. Rerunning OPT passes. (Removed registers in this run.)

28.12.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.12.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.12.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8541 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8538 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8523 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8520 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8505 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8502 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8487 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8484 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8469 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8466 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8451 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8448 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8433 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8430 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8415 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8412 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8397 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8394 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8379 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8376 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8361 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8358 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8340 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8325 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8322 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8307 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8304 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8289 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8286 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8271 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8268 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8253 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8250 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8235 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8232 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8217 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8214 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8199 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8196 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8181 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8178 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8160 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8145 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8142 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8127 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8124 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8109 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8106 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8091 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8088 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8073 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8070 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8052 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8037 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8034 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8019 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$8016 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$8001 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$7998 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$7983 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$7980 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$7965 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$7962 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$7947 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$7944 [7], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$4052 ($dffe) from module corescore_gowin_yosys (D = \emitter.data [1], Q = \emitter.data [0], rval = 1'0).

28.12.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.12.10. Rerunning OPT passes. (Removed registers in this run.)

28.12.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.12.13. Executing OPT_DFF pass (perform DFF optimizations).

28.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.12.15. Finished fast OPT passes.

28.13. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

28.14. Executing OPT pass (performing simple optimizations).

28.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1067 debug messages>

28.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
    Consolidated identical input bits for $mux cell $auto$share.cc:661:make_supercell$7632:
      Old ports: A={ 25'0000000000000000000000000 $auto$wreduce.cc:513:run$6405 [6:0] }, B={ 25'0000000000000000000000000 $auto$wreduce.cc:513:run$6404 [6:0] }, Y=$auto$share.cc:658:make_supercell$7630
      New ports: A=$auto$wreduce.cc:513:run$6405 [6:0], B=$auto$wreduce.cc:513:run$6404 [6:0], Y=$auto$share.cc:658:make_supercell$7630 [6:0]
      New connections: $auto$share.cc:658:make_supercell$7630 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.\genblk1.genblk1.priority_encoder_inst2.$ternary$src/verilog-axis_0-r3/rtl/priority_encoder.v:92$1910:
      Old ports: A=5'11111, B={ 4'0000 \corescorecore.axis_mux.arb_inst.priority_encoder_inst.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.priority_encoder_inst1.genblk1.genblk1.priority_encoder_inst1.genblk1.genblk1.priority_encoder_inst1.genblk1.genblk1.out1 }, Y=\corescorecore.axis_mux.arb_inst.priority_encoder_inst.genblk1.genblk1.out2
      New ports: A=2'11, B={ 1'0 \corescorecore.axis_mux.arb_inst.priority_encoder_inst.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.priority_encoder_inst1.genblk1.genblk1.priority_encoder_inst1.genblk1.genblk1.priority_encoder_inst1.genblk1.genblk1.out1 }, Y=\corescorecore.axis_mux.arb_inst.priority_encoder_inst.genblk1.genblk1.out2 [1:0]
      New connections: \corescorecore.axis_mux.arb_inst.priority_encoder_inst.genblk1.genblk1.out2 [4:2] = { \corescorecore.axis_mux.arb_inst.priority_encoder_inst.genblk1.genblk1.out2 [1] \corescorecore.axis_mux.arb_inst.priority_encoder_inst.genblk1.genblk1.out2 [1] \corescorecore.axis_mux.arb_inst.priority_encoder_inst.genblk1.genblk1.out2 [1] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.\genblk1.genblk1.priority_encoder_inst2.$ternary$src/verilog-axis_0-r3/rtl/priority_encoder.v:92$1910:
      Old ports: A=5'11111, B={ 4'0000 \corescorecore.axis_mux.arb_inst.priority_encoder_masked.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.priority_encoder_inst1.genblk1.genblk1.priority_encoder_inst1.genblk1.genblk1.priority_encoder_inst1.genblk1.genblk1.out1 }, Y=\corescorecore.axis_mux.arb_inst.priority_encoder_masked.genblk1.genblk1.out2
      New ports: A=2'11, B={ 1'0 \corescorecore.axis_mux.arb_inst.priority_encoder_masked.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.priority_encoder_inst1.genblk1.genblk1.priority_encoder_inst1.genblk1.genblk1.priority_encoder_inst1.genblk1.genblk1.out1 }, Y=\corescorecore.axis_mux.arb_inst.priority_encoder_masked.genblk1.genblk1.out2 [1:0]
      New connections: \corescorecore.axis_mux.arb_inst.priority_encoder_masked.genblk1.genblk1.out2 [4:2] = { \corescorecore.axis_mux.arb_inst.priority_encoder_masked.genblk1.genblk1.out2 [1] \corescorecore.axis_mux.arb_inst.priority_encoder_masked.genblk1.genblk1.out2 [1] \corescorecore.axis_mux.arb_inst.priority_encoder_masked.genblk1.genblk1.out2 [1] }
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 3 changes.

28.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.14.6. Executing OPT_DFF pass (perform DFF optimizations).

28.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.14.9. Rerunning OPT passes. (Maybe there is more to do..)

28.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1067 debug messages>

28.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.14.13. Executing OPT_DFF pass (perform DFF optimizations).

28.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.14.16. Finished OPT passes. (There is nothing left to do.)

28.15. Executing TECHMAP pass (map to technology primitives).

28.15.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

28.15.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_gw1n_alu'.
Successfully finished Verilog frontend.

28.15.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using template $paramod$constmap:a94907f41de4c917b808636a07040377de41a1dc$paramod$da8e5008cc187a36b301b8d99b0705ca3e4a65f4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:057f98783b7444c30dd17c1bdec5f4f1137de56d$paramod$7292bf67bbe310cd719a4a10e33d2936a4edfb0d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:2e86f2c52ff990d727110bfa4d3abc3f0df72b3d$paramod$fd52d4956c3870079a27b9ba1e5d768ba2e8d245\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:4b8f1d4a5ee5ac9e46fd6ea02cf33a501d772a0c$paramod$2e69f1208208bce23272b395ea06436143926846\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:f0d671ae659939c8fa466613bc002362ad83b867$paramod$470b8de0ddc3934c7a1de5ea14c6376c180a8b35\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$1eb759649286d7485bd82f4dfc30385bade4b4b3\_80_gw1n_alu for cells of type $alu.
Using template $paramod$f28fc3f2e267d7716249e826e8c90c34ca9542c1\_80_gw1n_alu for cells of type $alu.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$constmap:7d76671789eab5a3b738ca179e02d60df7ce0331$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:1ef046be63c9541309f2f19c4ef998a798f64488$paramod$7fe1424d9d826b3a6286885bc851fafa5143be2b\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:37b3cc4e06391b7a7ef418215dc52e2abb59f048$paramod$282e2f6c0b1116d84b8f8102ddacd7ff760b6794\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_gw1n_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_gw1n_alu for cells of type $alu.
Using template $paramod$649fc39eef2451024566705288528c8671211199\_80_gw1n_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~18031 debug messages>

28.16. Executing OPT pass (performing simple optimizations).

28.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~12628 debug messages>

28.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~3531 debug messages>
Removed a total of 1177 cells.

28.16.3. Executing OPT_DFF pass (perform DFF optimizations).

28.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 4981 unused cells and 12162 unused wires.
<suppressed ~5118 debug messages>

28.16.5. Finished fast OPT passes.

28.17. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port corescore_gowin_yosys.i_clk using IBUF.
Mapping port corescore_gowin_yosys.i_rstn using IBUF.
Mapping port corescore_gowin_yosys.o_uart_tx using OBUF.

28.18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

28.19. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

28.20. Executing TECHMAP pass (map to technology primitives).

28.20.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

28.20.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
No more expansions possible.
<suppressed ~9626 debug messages>

28.21. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~36 debug messages>

28.22. Executing SIMPLEMAP pass (map simple cells to gate primitives).

28.23. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

28.24. Executing ABC9 pass.

28.24.1. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.2. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.3. Executing PROC pass (convert processes to netlists).

28.24.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$82394'.
Cleaned up 1 empty switch.

28.24.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

28.24.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 4 assignments to connections.

28.24.3.4. Executing PROC_INIT pass (extract init attributes).

28.24.3.5. Executing PROC_ARST pass (detect async resets in processes).

28.24.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

28.24.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$82394'.

28.24.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

28.24.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.\C' using process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$82394'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.\S' using process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$82394'.
  created direct connection (no actual register cell created).

28.24.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

28.24.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$82394'.
Cleaned up 0 empty switches.

28.24.3.12. Executing OPT_EXPR pass (perform const folding).

28.24.4. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module corescore_gowin_yosys.
Found 0 SCCs.

28.24.5. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.6. Executing PROC pass (convert processes to netlists).

28.24.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.24.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

28.24.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

28.24.6.4. Executing PROC_INIT pass (extract init attributes).

28.24.6.5. Executing PROC_ARST pass (detect async resets in processes).

28.24.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

28.24.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

28.24.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).

28.24.6.9. Executing PROC_DFF pass (convert process syncs to FFs).

28.24.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

28.24.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.24.6.12. Executing OPT_EXPR pass (perform const folding).

28.24.7. Executing TECHMAP pass (map to technology primitives).

28.24.7.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

28.24.7.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~252 debug messages>

28.24.8. Executing OPT pass (performing simple optimizations).

28.24.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module DFFC.

28.24.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DFFC'.
Removed a total of 0 cells.

28.24.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \DFFC..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

28.24.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \DFFC.
Performed a total of 0 changes.

28.24.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DFFC'.
Removed a total of 0 cells.

28.24.8.6. Executing OPT_DFF pass (perform DFF optimizations).

28.24.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DFFC..

28.24.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module DFFC.

28.24.8.9. Finished OPT passes. (There is nothing left to do.)

28.24.9. Executing TECHMAP pass (map to technology primitives).

28.24.9.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

28.24.9.2. Continuing TECHMAP pass.
Using template DFFC for cells of type DFFC.
No more expansions possible.
<suppressed ~5 debug messages>

28.24.10. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Replacing existing blackbox module `$__ABC9_DELAY' at /usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Replacing existing blackbox module `$__ABC9_SCC_BREAKER' at /usr/local/bin/../share/yosys/abc9_model.v:9.1-11.10.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Replacing existing module `$__DFF_N__$abc9_flop' at /usr/local/bin/../share/yosys/abc9_model.v:14.1-20.10.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Replacing existing module `$__DFF_P__$abc9_flop' at /usr/local/bin/../share/yosys/abc9_model.v:23.1-29.10.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

28.24.11. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~18672 debug messages>

28.24.12. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

28.24.14. Executing TECHMAP pass (map to technology primitives).

28.24.14.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

28.24.14.2. Continuing TECHMAP pass.
Using template $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 for cells of type $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $not.
No more expansions possible.
<suppressed ~261 debug messages>

28.24.15. Executing OPT pass (performing simple optimizations).

28.24.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.24.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.24.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

28.24.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.24.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.24.15.6. Executing OPT_DFF pass (perform DFF optimizations).

28.24.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

28.24.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.24.15.9. Rerunning OPT passes. (Maybe there is more to do..)

28.24.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

28.24.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.24.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.24.15.13. Executing OPT_DFF pass (perform DFF optimizations).

28.24.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.24.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.24.15.16. Finished OPT passes. (There is nothing left to do.)

28.24.16. Executing AIGMAP pass (map logic to AIG).
Module corescore_gowin_yosys: replaced 5 cells with 35 new cells, skipped 9 cells.
  replaced 2 cell types:
       3 $_XOR_
       2 $_MUX_
  not replaced 2 cell types:
       8 $specify2
       1 $_NOT_

28.24.17. Executing AIGMAP pass (map logic to AIG).
Module corescore_gowin_yosys: replaced 12736 cells with 78996 new cells, skipped 40112 cells.
  replaced 4 cell types:
    3384 $_OR_
     952 $_XOR_
       1 $_ORNOT_
    8399 $_MUX_
  not replaced 20 cell types:
      34 $print
     675 $scopeinfo
    6260 $_NOT_
    4057 $_AND_
    2210 DFF
    5022 DFFE
      38 DFFS
      69 DFFSE
     653 DFFR
    1609 DFFRE
       2 DFFC
       2 IBUF
       1 OBUF
       1 rPLL
      34 DPX9B
       1 CLKDIV
    9601 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000001001000000
    9069 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000000111111
     772 $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010
       2 DFFC_$abc9_byp

28.24.17.1. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.17.2. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.17.3. Executing XAIGER backend.
<suppressed ~9614 debug messages>
Extracted 35495 AND gates and 125913 wires from module `corescore_gowin_yosys' to a netlist network with 9883 inputs and 19528 outputs.

28.24.17.4. Executing ABC9_EXE pass (technology mapping using ABC9).

28.24.17.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   9883/  19528  and =   30624  lev =   27 (1.50)  mem = 1.44 MB  box = 19444  bb = 18672
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1744 carries.
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   9883/  19528  and =   41144  lev =   25 (1.38)  mem = 1.56 MB  ch = 5010  box = 19442  bb = 18672
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1744 carries.
ABC: + &if -W 500 -v 
ABC: K = 8. Memory (bytes): Truth =    0. Cut =   68. Obj =  152. Set =  708. CutMin = no
ABC: Node =   41144.  Ch =  4445.  Total mem =   18.03 MB. Peak cut mem =    0.92 MB.
ABC: P:  Del = 17540.00.  Ar =   62176.0.  Edge =    50524.  Cut =   504004.  T =     0.08 sec
ABC: P:  Del = 17407.00.  Ar =   63379.0.  Edge =    51064.  Cut =   502299.  T =     0.08 sec
ABC: P:  Del = 17407.00.  Ar =   13603.0.  Edge =    37275.  Cut =   861363.  T =     0.12 sec
ABC: F:  Del = 17407.00.  Ar =   11140.0.  Edge =    34774.  Cut =   845123.  T =     0.12 sec
ABC: A:  Del = 17393.00.  Ar =   10749.0.  Edge =    31995.  Cut =   841442.  T =     0.18 sec
ABC: A:  Del = 17393.00.  Ar =   10662.0.  Edge =    32011.  Cut =   846886.  T =     0.18 sec
ABC: Total time =     0.77 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   9883/  19528  and =   30934  lev =   28 (1.36)  mem = 1.44 MB  box = 19442  bb = 18672
ABC: Mapping (K=8)  :  lut =   8847  edge =   31890  lev =   12 (0.93)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   28  mem = 0.58 MB
ABC: LUT = 8847 : 2=846 9.6 %  3=3149 35.6 %  4=3634 41.1 %  5=1151 13.0 %  6=31 0.4 %  7=14 0.2 %  8=22 0.2 %  Ave = 3.60
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1744 carries.
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 2.80 seconds, total: 2.80 seconds

28.24.17.6. Executing AIGER frontend.
<suppressed ~58836 debug messages>
Removed 48060 unused cells and 120525 unused wires.

28.24.17.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     9019
ABC RESULTS:   $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 cells:      770
ABC RESULTS:   \DFFC_$abc9_byp cells:        2
ABC RESULTS:           input signals:     2264
ABC RESULTS:          output signals:    18814
Removing temp directory.

28.24.18. Executing TECHMAP pass (map to technology primitives).

28.24.18.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

28.24.18.2. Continuing TECHMAP pass.
Using template $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 for cells of type $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.
Using template DFFC_$abc9_byp for cells of type DFFC_$abc9_byp.
No more expansions possible.
<suppressed ~779 debug messages>
Removed 2113 unused cells and 200701 unused wires.

28.25. Executing TECHMAP pass (map to technology primitives).

28.25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

28.25.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$3cd7ba4e37ac845a21f7d679f20c35087949289b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$a197ef6f3b51d411ae3e5b42b5d77a606c4fb11a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$f940b3836b816258cf0bf1afa7ea5d3b0e7a8025\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$360bd32232a4906bb22869df7903bdf19388c276\$lut for cells of type $lut.
Using template $paramod$8fd8efe0a495790cc9ddc97266933ea8a8cd7b45\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$bfa79e6c0cfd27dfa98af2c2a5a9963b2c011138\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$8acda0abbfee6324110c39fb5d5a5f6e08538b83\$lut for cells of type $lut.
Using template $paramod$10a6d42c84663fca6c1622800fdec61acbd34667\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$3f210085eead809eaae50f34f60b6dcdb4647df7\$lut for cells of type $lut.
Using template $paramod$b798a5784deb1c0416affebe450ff3c1f373449a\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$d646cd5cb36fb1f9dd2b06f584b3b88b2dec1d24\$lut for cells of type $lut.
Using template $paramod$c29c2111d3826f775d2163f37acfb2332a6811b5\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$0b3dae0cf9ba4ff0f31b6a740f162807f52296cf\$lut for cells of type $lut.
Using template $paramod$0c65ec1ceb445ea7945dba7cb051b17857c6a31a\$lut for cells of type $lut.
Using template $paramod$526d09a9bf9f1d3d7d361e3ac93ce8dbeb8c58f0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$f65cf6380214e831938c4f25f730307ae86218f7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod$bdd982c778eb9119c01aab365510e07c22eaccd7\$lut for cells of type $lut.
Using template $paramod$55c90a00b595b55af3050e1c8ad692bd8d6a9062\$lut for cells of type $lut.
Using template $paramod$ea7a351beafa8581073707d0ad4e40be86f8b5f3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010010 for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod$1e47b2c82141d6a54f09852fad33b92b9763040f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$df2187bf752b62c56f43fc07332b11bc117f6de5\$lut for cells of type $lut.
Using template $paramod$ae3cb2f3ecb86ff2d72ca65bb5ebb37d601ee2b0\$lut for cells of type $lut.
Using template $paramod$31b6a764205cbe9506e319175f100f6f7e827354\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$9b742027133b4fde85a5459539c0c07da9610d18\$lut for cells of type $lut.
Using template $paramod$dc41a956c02896bb314b3585a99557a5e53688a4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$562742778950be5e64a32ee62d1969df5be2f6d8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$e930af86a0806f35bf9aa23f5a127fba13497110\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111011 for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod$ef5c2c113cb150af72a83c8268435b3aa9c35bde\$lut for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod$f0773b2e1ec54f4b5730a332b99958a07b433091\$lut for cells of type $lut.
Using template $paramod$a1cfe99817bd6d57a83efd5e1c3fc26a743b692f\$lut for cells of type $lut.
Using template $paramod$338ce46cf7ff44b9974887dd2adee6c4e0530bed\$lut for cells of type $lut.
Using template $paramod$8a77a4b825e7cd0e2a0cbe1bb8ec99794d7f5906\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$b96e40321b3f1ea90a4274c5e06da834d452fd19\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111101 for cells of type $lut.
Using template $paramod$51f09467e40de53c6edaa1074acf47337b836f7c\$lut for cells of type $lut.
Using template $paramod$77970d38e1d966d0c74631f307544f2efca4cbe7\$lut for cells of type $lut.
Using template $paramod$f577f8feb66a0971db8188338533f973999256a1\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$2d5bc20486d975ad93935a66efca425d6df3f432\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$9e354de8d358bf081aa0c089488ea3bc5b7c2fd9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod$f5e53a81ee7c9557f7315d656b8d99043877a0c7\$lut for cells of type $lut.
Using template $paramod$10855663ad4a7e0794519fdd971a224623a8ba39\$lut for cells of type $lut.
Using template $paramod$f34672e82664f546a1854f0ba2e5ce9e2f2f199c\$lut for cells of type $lut.
Using template $paramod$b139cee352d8059cdf00219c9c2324138262fd49\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$389153bc2019f1f1fea2d1643e1e6863e984b5b7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101100 for cells of type $lut.
Using template $paramod$97f91d8ca6e4fa66a1f2a5efcbf8907461fe9776\$lut for cells of type $lut.
Using template $paramod$689b29aec14cf310126e5f1525576af4586fd768\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101111 for cells of type $lut.
Using template $paramod$82abb8f9ddaac453e6ee24bf456879be259b8e87\$lut for cells of type $lut.
Using template $paramod$4853050665c020c8d21fb1a749196950a09d9df8\$lut for cells of type $lut.
Using template $paramod$f527a2939381c0aa4aa1dafeb9145a0e58c03acd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$5ac22f37522f0382fe67c9045399209b65eaccd7\$lut for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$6b2e3f45e60a8ca189e3ece7e5bc1e9ffcf1353a\$lut for cells of type $lut.
Using template $paramod$de5328836923c44c99600bcab852423201246f91\$lut for cells of type $lut.
Using template $paramod$a5a9d48041af65bd5d7b6a1f6014e7ed22f6b87a\$lut for cells of type $lut.
Using template $paramod$52953750219effadf43093a566baf492fdd6b6c8\$lut for cells of type $lut.
Using template $paramod$00ca7c2ece4d384d0ccb2f396ac0dd25dc61ced1\$lut for cells of type $lut.
Using template $paramod$44085d536a6cd16dc29ad3fe0f547f47011e475d\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$0f165e890b967b8279bbe5ed6228f768d8bfad23\$lut for cells of type $lut.
Using template $paramod$db8097837abf9a0d901636e28266b136d2c72b9d\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$103c3bda4552892753f88efabdc38c8f517475a7\$lut for cells of type $lut.
Using template $paramod$8c218f07f4fcb7aa89542ff3d7405186c308b9d1\$lut for cells of type $lut.
Using template $paramod$7a84df6e12e70b4c9a7b8fb79ef77f264f9bc27f\$lut for cells of type $lut.
Using template $paramod$6665b39ceac26e0ab2d4c34094b2005de33923b9\$lut for cells of type $lut.
Using template $paramod$20aecb9a781743d0e93608b1c1e7d62ffc3a69a9\$lut for cells of type $lut.
Using template $paramod$122a4c0b007fa7ed75dbda7c4d71a52e22ce1276\$lut for cells of type $lut.
Using template $paramod$15248fd5a26dff0269af28e20885159bc9b0f163\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000100 for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$79adb436d4a2a48d714513ebfdff04d14450d594\$lut for cells of type $lut.
Using template $paramod$8d08395e9a4e4cded27c9198dd6b7fb30a5dc6be\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100001 for cells of type $lut.
Using template $paramod$3352694b384c9431624f23558a71f71f407f37f8\$lut for cells of type $lut.
Using template $paramod$525afff34c0e14cf3d4c8cd3502cb3248612ccb1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$7e9df0afb32b76fe5fce0691b8752aca650057fa\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$451224992d22cebcc21fb34b69be67a7d11289db\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001110 for cells of type $lut.
Using template $paramod$dcfc23e7d6bcd26b82233688fdfbe92480ddfdcf\$lut for cells of type $lut.
Using template $paramod$514a3911060fb980dd078532320cd172e1e80625\$lut for cells of type $lut.
Using template $paramod$86d1a43c2f1d620ff2cef866448dd1258c868fad\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$857512ea84a5fe5464efcd374b77666399ea78e1\$lut for cells of type $lut.
Using template $paramod$cad45b6c9da81941161a13849773fe2ed4bc1c6f\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$98c377328f303d3ed9039ca0db26b18f36e929b2\$lut for cells of type $lut.
Using template $paramod$23e248ea7e0745bada846cf03bb953583c6a540f\$lut for cells of type $lut.
Using template $paramod$39a3022e55aa03d0b5478da3a6d9fcb662c62e56\$lut for cells of type $lut.
Using template $paramod$b287726797d0722f64e731f1134f7c05af8f1578\$lut for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$b009a26b33c3ca109c016cf968a774c0d66687bb\$lut for cells of type $lut.
Using template $paramod$d7e334b132736f2e8edf02283f646e2815d42760\$lut for cells of type $lut.
Using template $paramod$28c616faf5f033f157ae11b466e19ab28d454f1e\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$b56c65c1e06cd422f362b20d2b4c7317c437827a\$lut for cells of type $lut.
Using template $paramod$b55f45c6dc20e6c434e3ecfaac16a92e424cd4fe\$lut for cells of type $lut.
Using template $paramod$d9b67eb0388ec247bb3f0c8d94fdc69da1f63cb0\$lut for cells of type $lut.
Using template $paramod$dd4cb24d7d66ec95f59335dcfc5d2478d8991a2b\$lut for cells of type $lut.
Using template $paramod$6be53ab59e0a69757fc32adb071ddcb64e8c87b6\$lut for cells of type $lut.
Using template $paramod$250e9ed6c15020113b6b30a5ef7c8f11f208ca8e\$lut for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$8614da24b3846fe751594d00fba789cfcb7b874c\$lut for cells of type $lut.
Using template $paramod$20235ca863361fbc253329cfc7eeea38c77404dc\$lut for cells of type $lut.
Using template $paramod$593d55011d7f7c07fc45eeb42e2947ea45865189\$lut for cells of type $lut.
Using template $paramod$b8c12e9f20286ec99dd92b2fd58c920f7e7cec0f\$lut for cells of type $lut.
Using template $paramod$dd94059fcb77eeb0f907558ea0d112c2826edd53\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$e3f0f1b1a91dadf82d87013c252f9f5fc0dc6888\$lut for cells of type $lut.
Using template $paramod$1fe00a3b75b29d6afc67e6284618f808cf6db18c\$lut for cells of type $lut.
Using template $paramod$fbef11ace9bdbdedce6b366d076918a7489d2f67\$lut for cells of type $lut.
Using template $paramod$f22ae7af8c0b90512d1b196570460620819a719d\$lut for cells of type $lut.
Using template $paramod$1a266bf8e2bab80e44dfcbe65c46d1da2f48de5d\$lut for cells of type $lut.
Using template $paramod$666fbe13944c5deaa4bb4a1691ed6b0572d76f61\$lut for cells of type $lut.
Using template $paramod$69185bb43703e4b30816b8e1888ef6df295509db\$lut for cells of type $lut.
Using template $paramod$0e85ee84681a3242934ca2236de1e53235267f1a\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$b050bcd63ab4639146bc1a1c9b0d62c5d35c5bc8\$lut for cells of type $lut.
Using template $paramod$23a44c557d8b0c41a23d6c16083c7af93f76ea34\$lut for cells of type $lut.
Using template $paramod$2e37a29808ea9d028852cbc67bbcbc7bc127b77a\$lut for cells of type $lut.
Using template $paramod$07b1b12ce0305f55108770e958fd02caedfebdf8\$lut for cells of type $lut.
Using template $paramod$4133399190d452e2aa8b6750c1cb9678376e85e9\$lut for cells of type $lut.
Using template $paramod$0260ba258d9e1a608f5e349a51c65fb9e84b9283\$lut for cells of type $lut.
Using template $paramod$41eb4626e47a29eff3627cf0140837d1b524b5da\$lut for cells of type $lut.
Using template $paramod$d07b370dde847ff102dfeea99a3d78ed7f287f4e\$lut for cells of type $lut.
Using template $paramod$9ae0f136c9ed34a2deb323e9b2a3a520eea61514\$lut for cells of type $lut.
Using template $paramod$ac9e31900cff76460281de38a1cdb2c70331dcc1\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$200337237619ba4c0bed9a492562f1d1b57fb569\$lut for cells of type $lut.
Using template $paramod$670c2e21f208cece57109219901ab00f2c5f05c5\$lut for cells of type $lut.
Using template $paramod$a1dca1bb463e80e7abba245c3ac2496729ae135a\$lut for cells of type $lut.
Using template $paramod$d7ec878ecfa8f5f7604d3e91692b5d4c2ee758ad\$lut for cells of type $lut.
Using template $paramod$3156f2d69ee2a18bf68b5d292ef83b87c67861f2\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$66726708ce41e8925a2129c978c6579d4d79a814\$lut for cells of type $lut.
Using template $paramod$0f6a5b2d703b48519c07dd3bf95386222f32fadd\$lut for cells of type $lut.
Using template $paramod$15acf6bb8b2c709202d2494cfee3a5ee0b6dd9c5\$lut for cells of type $lut.
Using template $paramod$04a71ef6b0c8d8f258e7469b09b323039c0c6e76\$lut for cells of type $lut.
Using template $paramod$a743caf801766df40bcc22d49baa12a0bdc2f7fe\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod$efa87d16d31dcff6e90739471fed729a161079c1\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$a4b597761777c97fe55c193cf85ce021fd18bb2a\$lut for cells of type $lut.
Using template $paramod$af6bfc66edfa832be553173935a94fd15de7c168\$lut for cells of type $lut.
Using template $paramod$6d7c5e2ef141c836ee739b4c9379e9bee1aeb05f\$lut for cells of type $lut.
Using template $paramod$2645ed3928f2726e8ccb403cb23252de43b617d7\$lut for cells of type $lut.
Using template $paramod$81802a22e5133f76ece279dc85162ccd868d7b8c\$lut for cells of type $lut.
Using template $paramod$2649632427059f17a6997e51dd7f224fd1802b32\$lut for cells of type $lut.
Using template $paramod$09fa89531d411d822576d2550b48621f24953723\$lut for cells of type $lut.
Using template $paramod$31572972585a2e033c48ed4ccf53906f24c15db4\$lut for cells of type $lut.
Using template $paramod$0fcb06ed76df01e8d45bc2b9e6c8a9b43fa42cb4\$lut for cells of type $lut.
Using template $paramod$049018baee76296fb630c845e637dc6690d589bc\$lut for cells of type $lut.
Using template $paramod$ec0b7a344a5caff41a89a9719e9314adf4845e38\$lut for cells of type $lut.
Using template $paramod$7e7acdc446914aa2ed47975093819d817c7d8c7b\$lut for cells of type $lut.
Using template $paramod$cdfad468f4484a60619be56d20d7d883583e45c6\$lut for cells of type $lut.
Using template $paramod$c4892c683e419f3e447f09e24c2b8babed14d968\$lut for cells of type $lut.
Using template $paramod$d874b3d7b3dffea981fd3eccddd1f82fc57b22f5\$lut for cells of type $lut.
Using template $paramod$a0af6facf9ab20da5be51286724b835659c2dbaf\$lut for cells of type $lut.
Using template $paramod$f63efb2a98f92e96c5a3b14a6abadd2c0af55804\$lut for cells of type $lut.
Using template $paramod$066c8b79539c6cc144c5af6a60f411ebf4e1a8d9\$lut for cells of type $lut.
Using template $paramod$e9d482e6cd82c9f64ba0f8dc6cf277e9ab61b8e5\$lut for cells of type $lut.
Using template $paramod$331ebacff24faec3dbee58b8a47d65babecfbc8e\$lut for cells of type $lut.
Using template $paramod$d869f81b077b8488bf720dc318113b3638bb6649\$lut for cells of type $lut.
Using template $paramod$06cf2a31a4f031bbe52fc7007a0c283db305af5c\$lut for cells of type $lut.
Using template $paramod$3d61124bf13b14b11480a8c908c1f3ff98c9649d\$lut for cells of type $lut.
Using template $paramod$e8d638ef86c87b663780f87a0e4c8056b5380be0\$lut for cells of type $lut.
Using template $paramod$b78254f9dd4fed0ddc27a3f4ae046e138a39b2d7\$lut for cells of type $lut.
Using template $paramod$cf73134d1cf2a84eaa86671fe57a901cff49434a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$56440837174592c8c12ca6ab57bb22e0942a5fda\$lut for cells of type $lut.
Using template $paramod$6507513c0010da33acd512bfc664cd54f3e32564\$lut for cells of type $lut.
Using template $paramod$919cc227b9cec636b95b26ec33d1890918ba08ac\$lut for cells of type $lut.
Using template $paramod$5f2d935851d5f484e0b94e2bba0746a320f40728\$lut for cells of type $lut.
Using template $paramod$8b4d389a973b4a41aba95a147bd0b4a762c0f00e\$lut for cells of type $lut.
Using template $paramod$34c9c504823b90a7cd1dc55c6cf90ae600a8d197\$lut for cells of type $lut.
Using template $paramod$87b8eaed1dc53a9b7dfe60b861e0e3e6b2b440bd\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$c685a6e5e211287be351ac5f1078c1501564ce89\$lut for cells of type $lut.
Using template $paramod$02e55836878a22873310c70e8a2ed14028fabfa5\$lut for cells of type $lut.
Using template $paramod$177066801e8213667f5a7c17d502bdfdfc2b0546\$lut for cells of type $lut.
Using template $paramod$fb0b6ce87305379fbe98fda6979dd3daf3e7c41f\$lut for cells of type $lut.
Using template $paramod$19451f719aa4a75f15cb977ed4212a1c1a1550e9\$lut for cells of type $lut.
Using template $paramod$c6c26b8047ec0055d6d594b2e68a8e9ce96dc14e\$lut for cells of type $lut.
Using template $paramod$fca001e3e0b52158a872e76e56c01ec10dfbb1de\$lut for cells of type $lut.
Using template $paramod$5c7d886f3b88971ac55fed4bca034a87bf180f7d\$lut for cells of type $lut.
Using template $paramod$6d2e9610cc7e28c8feee9e6b7f353c16f3999246\$lut for cells of type $lut.
Using template $paramod$dcf464990597ed9f574b5d75638c55d2a4e121f4\$lut for cells of type $lut.
Using template $paramod$4767f9a5af7e6e2e75a8d69c788bdf062425248b\$lut for cells of type $lut.
Using template $paramod$6640d08e639198f151386cce667425e820913986\$lut for cells of type $lut.
Using template $paramod$26e2480f174c5057502fb95a7a74f2c6b0a38942\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111011 for cells of type $lut.
Using template $paramod$8e7dd5aee1ff7a27cf6a7cea0207a5e10be55462\$lut for cells of type $lut.
Using template $paramod$65d5d5c1e01bf41ee659754efba932f3d99198e5\$lut for cells of type $lut.
Using template $paramod$c71ed138d834112b80a85f4478e2e21f72e5c48b\$lut for cells of type $lut.
Using template $paramod$d0f8e9e00b83cb69742e69fe894a4d457c015e6a\$lut for cells of type $lut.
Using template $paramod$234fd643079033ba0cbc98ff572df9b7b7a0dc86\$lut for cells of type $lut.
Using template $paramod$a784147b30887ec8848a57709661fdb9cb0d528e\$lut for cells of type $lut.
Using template $paramod$52a7db111cf6849ee8a6654d73e2e4fb11fc3abe\$lut for cells of type $lut.
Using template $paramod$845091abb5b78f3b6b0c1c1931ad510371446f3b\$lut for cells of type $lut.
Using template $paramod$9e163930d0940d4a632a99485d1f5f72b040087b\$lut for cells of type $lut.
Using template $paramod$03b4181d05f7ae07b9b6819e3830b0bd064a4efc\$lut for cells of type $lut.
Using template $paramod$e67f7401ddeed7957ea40cf37767a32ba5d5b941\$lut for cells of type $lut.
Using template $paramod$dc80e74b9623b8a802ef4b5162559616e5ac1cef\$lut for cells of type $lut.
Using template $paramod$2c01c78b93f77b5e79eae85526677e695be05a34\$lut for cells of type $lut.
Using template $paramod$7fd07caee2489659cc41386fa4c6b5c29776e310\$lut for cells of type $lut.
Using template $paramod$4e0dac06d9d9602cfb659e01e0850b77eec5b798\$lut for cells of type $lut.
Using template $paramod$34130a2583c0530ca8b8853e64a2a0ddd2e81d2e\$lut for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7\$lut for cells of type $lut.
Using template $paramod$18455d4fd1270af2266bf4bb1c44971b2eb6b37a\$lut for cells of type $lut.
Using template $paramod$21a451808ccf3a1ce333a0078f546370105f809c\$lut for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673\$lut for cells of type $lut.
Using template $paramod$acb8c6253d65f5d7c38afa66fc3850a657bea507\$lut for cells of type $lut.
Using template $paramod$549a24c0b77071744eefd28bf11342e15d6bc181\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod$ee82f1504b2c48e70160208feb4e1f2a1b612b8d\$lut for cells of type $lut.
Using template $paramod$1076d5b96410dc32bbe68df15017559464728316\$lut for cells of type $lut.
Using template $paramod$1b53a9695a0f80de7517b50863b438fd2b7f56da\$lut for cells of type $lut.
Using template $paramod$e8b1383c6901b56df73ac402d78a5e0a42461be0\$lut for cells of type $lut.
Using template $paramod$00228aee8591bd54ed99d224e2adfd9c09ac0e45\$lut for cells of type $lut.
Using template $paramod$3fb3f0de5b347667e45afe024bcf37620e184335\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$b68f9800cc1bf69afcfbc0567a25e43ebb01456c\$lut for cells of type $lut.
Using template $paramod$d61dc5ff3a9102f3e1b420770cb57c48730b6a64\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$a3077fa2cf8e48a37d410abdac8a7cce2583fbf3\$lut for cells of type $lut.
Using template $paramod$64ed40f74e19bff7f50592ea328f713c3f8b3f50\$lut for cells of type $lut.
Using template $paramod$72d07626dddc003d81cdb578d9d85742a35a750f\$lut for cells of type $lut.
Using template $paramod$36fd0635f2e632dcb7126e8f902afa89f5af8c0e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$782961deb8dc512aef835b73aa3765da3ab3c15c\$lut for cells of type $lut.
Using template $paramod$fa8852d442134efa381df9456239cde7cc3e31ff\$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod$b43cdd6ca89f8faa7ea02c4f2b202cefaf655ede\$lut for cells of type $lut.
Using template $paramod$4e5304c8e480e1c42d3c7c99036abe7def194d87\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$8003648fafc9e902111bc001e18b9424f9891d04\$lut for cells of type $lut.
Using template $paramod$f34cd1f02128162496db37fc52b0260087492050\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod$f9e6b8c8bbaa4b164a91075c553341d15958d0ba\$lut for cells of type $lut.
Using template $paramod$e30a9a43ea299ff90fb203f7ab63d7cdf14595a2\$lut for cells of type $lut.
Using template $paramod$bdd0743498c1b082701359850a99d6fbd624c0dd\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$fd3b589f355e989c0a46f46a1ab611b8e84c3267\$lut for cells of type $lut.
Using template $paramod$d8b28c333110872eec13885b3715d07c32c5fc8e\$lut for cells of type $lut.
Using template $paramod$0d39ccfe1bc517d8ca67e97b2da730c3a3cac69d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$e1c19855d6b34d80487dfac5975a8ed635b75d4f\$lut for cells of type $lut.
Using template $paramod$b234d4034f69cc68b98a9c839161aac520116a58\$lut for cells of type $lut.
Using template $paramod$d0b67455e9fe4bf36574217a83dd346d2261e99b\$lut for cells of type $lut.
Using template $paramod$ecb82f015bc0f87265257de1223e4b8cee22a83a\$lut for cells of type $lut.
Using template $paramod$9f7ba88b10a0098991f135c0dc702c035044ca00\$lut for cells of type $lut.
Using template $paramod$73fb9987191c5a9826165a0eef3cef405abd9099\$lut for cells of type $lut.
Using template $paramod$9042ec5a981e5dbdf7a01c41ab9787497c42b61d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$56b854b1fa618e87653157cf53a5559e0cb33285\$lut for cells of type $lut.
Using template $paramod$251ba25c1fb93fb0103d3dc6c511490b9aaf8a0d\$lut for cells of type $lut.
Using template $paramod$784bd3d061a84eb60c348bea4cfb1147571c2129\$lut for cells of type $lut.
Using template $paramod$5f9486f2b60bcdb8f7b28a827f450a283ea561ab\$lut for cells of type $lut.
Using template $paramod$345fd51f984a9c72c2313bf924d67d39e014830b\$lut for cells of type $lut.
Using template $paramod$7247af77c93ca175cc5ed49313d3138b0c1575ff\$lut for cells of type $lut.
Using template $paramod$df689da9e737b564501197d17365244fa9eb0df4\$lut for cells of type $lut.
Using template $paramod$e27c94ce27b588d9271f53710a1604e7eef5ce80\$lut for cells of type $lut.
Using template $paramod$09e06c41f93c7ad9f9c3554ca4dcf0e034618439\$lut for cells of type $lut.
Using template $paramod$7713e6c71a00cd9318177ed006b629a090953be1\$lut for cells of type $lut.
Using template $paramod$e134ec2a47a2462a591072e65d34fb15b81c90e0\$lut for cells of type $lut.
Using template $paramod$9ab51118c600f21476f49a73c590f81be1d912af\$lut for cells of type $lut.
Using template $paramod$36b7d8209200ca95c844934f9e4add2d5121b073\$lut for cells of type $lut.
Using template $paramod$e7fa813675354f20c694ab2d4d9ecca5b21f170c\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$c37dc9c26509b171929f4ca8b58545425dce3760\$lut for cells of type $lut.
Using template $paramod$097592bb16245531f0716c5ddb18d7090f9c7d9d\$lut for cells of type $lut.
Using template $paramod$47d363ae7b1a0e81207e02fe31af85b6bf36a2ac\$lut for cells of type $lut.
Using template $paramod$8b81775fb73b10ccf3a57c39fc26126ef8a47ddb\$lut for cells of type $lut.
Using template $paramod$eec22efc31481e6a2706a92743e67f4f90bad45a\$lut for cells of type $lut.
Using template $paramod$32abbd1d449a67fb913b4733374e345d4c17175b\$lut for cells of type $lut.
Using template $paramod$0ae7705354ab4bfd071e2551e0df024a40a698f7\$lut for cells of type $lut.
Using template $paramod$d315acbf930db7c20b3f4ac2dad3b7982b1f437c\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$024355eaad47fe8be4085f7c498ca9a0efd211ea\$lut for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$7206c51fc40db4fbcd514f76fb6c37608d67399b\$lut for cells of type $lut.
Using template $paramod$62fb31b1a783eac472264027492b859f55ad08ed\$lut for cells of type $lut.
Using template $paramod$20f82dd03802038bc013e5804609eaebb5d257db\$lut for cells of type $lut.
Using template $paramod$008350e0470effd6d4b84364ed6fe47a512656db\$lut for cells of type $lut.
Using template $paramod$660a72f63d46a844bb0ddab189b65027c878fc6b\$lut for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31\$lut for cells of type $lut.
Using template $paramod$ea5280fce2698f0f291737e66fca69a1d9d058e1\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$b37e62d0dd2269ea691d26c59bccb55e4d588045\$lut for cells of type $lut.
Using template $paramod$c064d9f267b09049d631f66733af1b91c12aa819\$lut for cells of type $lut.
Using template $paramod$18368a3da11a7221c7fb674ec80ee0d0bd64b883\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod$e6cfc2a250ad5b0b3da266fa46a057a6eca6e3d9\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$175a3494c4b3adfaa2e2b0250e3f290a91451168\$lut for cells of type $lut.
Using template $paramod$fe89c52e83c5b0456317806a3190c48a5e8494e5\$lut for cells of type $lut.
Using template $paramod$76bda82466d3389b35a6c0d236517b2521618924\$lut for cells of type $lut.
Using template $paramod$a56cc1380a3f51ce3bfe0cd6b0c2704227c2b267\$lut for cells of type $lut.
Using template $paramod$2e6418a2d0c2e6cdc5f4ad439dd460842bb4449c\$lut for cells of type $lut.
Using template $paramod$3834e2239f05e6b9b27d483b2e01a04de47c5bd6\$lut for cells of type $lut.
Using template $paramod$f15ea701f381368d83ae4fcb2bb3b9cbba58b50a\$lut for cells of type $lut.
Using template $paramod$ab911864845e0128a5b06c234432914c79dfedce\$lut for cells of type $lut.
Using template $paramod$4385b611926e5c0509dba4de58311d325da0ff0d\$lut for cells of type $lut.
Using template $paramod$32ccf65669c41e1e3bce1f16051f6d60ad96a2a0\$lut for cells of type $lut.
Using template $paramod$7f8dcbbcc0931c3398304053d9bb53ce1acb1b1f\$lut for cells of type $lut.
Using template $paramod$e13515ff50e27c9008f50b05a66e5bcc5bfc830a\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$5a490b0e00aeb3aa961ff44c01138435d4948c4d\$lut for cells of type $lut.
Using template $paramod$f5c118b1371bfc24986fe89a9f3e936c05edfbc3\$lut for cells of type $lut.
Using template $paramod$e019cb14313283ce60b57907d30cf3eefa00a93d\$lut for cells of type $lut.
Using template $paramod$e6a488add0b5a2d742e2ae29f62ce7616e04271d\$lut for cells of type $lut.
Using template $paramod$0c822c65361ce832091b6c90f1a02f1ee0b109d4\$lut for cells of type $lut.
Using template $paramod$2014354416722209de7d48370ab008bc2278a034\$lut for cells of type $lut.
Using template $paramod$018d71a0fe325d6362687fe53ac13dd6340e400d\$lut for cells of type $lut.
Using template $paramod$4b9b235bc4444ff899bef0c648e4109b26737f1a\$lut for cells of type $lut.
Using template $paramod$fcff9a7b1687e357a40264efcefe8443c8b2971a\$lut for cells of type $lut.
Using template $paramod$9dd298ae76fb41ac94779a83c068607fbc09ce4f\$lut for cells of type $lut.
Using template $paramod$58df2c605746858c7e53492c8f57d6f1fafa12d2\$lut for cells of type $lut.
Using template $paramod$3702268f692b8bf258e428f65d3bca4e1f76d98b\$lut for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8\$lut for cells of type $lut.
Using template $paramod$0eed1ca7587055aef420e7f640bfef05998b883e\$lut for cells of type $lut.
Using template $paramod$068092ddede495d8462ffe530e6d91711913edbc\$lut for cells of type $lut.
Using template $paramod$16894c241be5ea1f024e9339dea788b4dbe184ae\$lut for cells of type $lut.
Using template $paramod$085cb83d0db09780ae5aa544a0f286ba9445143f\$lut for cells of type $lut.
Using template $paramod$a7c07944e10969b2e1fd563a5b72f89493cb3705\$lut for cells of type $lut.
Using template $paramod$712505941a295086314c22735153725461a87f4a\$lut for cells of type $lut.
Using template $paramod$728e616c918eb05878d70b2bb240e381ea2847b9\$lut for cells of type $lut.
Using template $paramod$2ec6422db00d358fc7469efce6208bffbc8521cd\$lut for cells of type $lut.
Using template $paramod$64f43dc318f4c77b4186c3ebcba0aa7863e84359\$lut for cells of type $lut.
Using template $paramod$7843dc81c49c8b1162a4cb2fb3425453d572562c\$lut for cells of type $lut.
Using template $paramod$7a0b348a7069d0c8f44afe945e212fcf3f3fd64c\$lut for cells of type $lut.
Using template $paramod$a75f1bfd0f9de52245af436b121589072e538719\$lut for cells of type $lut.
Using template $paramod$2b81c22187dcd49311a976bb63273aa43c4d3b68\$lut for cells of type $lut.
Using template $paramod$87a0923f4549d20cf051e3d239c4a3f5225bcdbc\$lut for cells of type $lut.
Using template $paramod$06c82268dfde56aa02081c9de7c945afcb4ed95e\$lut for cells of type $lut.
Using template $paramod$6cf3af45e53e3262a3cbe3667dbe8957fd5e9d12\$lut for cells of type $lut.
Using template $paramod$89f931611b66d827751f4a175a88569d5ab95376\$lut for cells of type $lut.
Using template $paramod$133ad27679cc12d115c56a20436ffefcefb608a9\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$6e8c35d782a068addf8a167a8ffc3ed7aac9b5aa\$lut for cells of type $lut.
Using template $paramod$17fd36fab32bce162e5828682c2ba9fa7f9e273b\$lut for cells of type $lut.
Using template $paramod$4bb876346cbc5d13aef9f873277f12d388c5d51a\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$9a6965d4f53d69e345bd8d48283856520a30225e\$lut for cells of type $lut.
Using template $paramod$b40080b643baa8bb528ec249e10d82b2d80dfed9\$lut for cells of type $lut.
Using template $paramod$d470bce6b03f04b0cb88a4761d49e686021fbc2b\$lut for cells of type $lut.
Using template $paramod$cda8029d52cff91b962d3aec582e62b5d75cec4f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011101 for cells of type $lut.
Using template $paramod$7c16f98578054b4e5fe49862089c7b6e80ecafdc\$lut for cells of type $lut.
Using template $paramod$4e344aeae561c8e862a8e4dcfe1a4dc1781eecb3\$lut for cells of type $lut.
Using template $paramod$9dbd4791d6340c67f1467b26a3f0a81b823822c0\$lut for cells of type $lut.
Using template $paramod$e1f6f26c595b714b23aaf5b46e4ff285d7dd2807\$lut for cells of type $lut.
Using template $paramod$346c28c83d9959bca22fab8e9a88e63920be2e4c\$lut for cells of type $lut.
Using template $paramod$0b2a0ff8219f2f1a24feeecef5cd9dcedf4044a4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod$bf9d12be9e757c28b1374b63e168615e76b4b315\$lut for cells of type $lut.
Using template $paramod$6d2004a2c5279c7551c4157d1d9c28dfdc0578d2\$lut for cells of type $lut.
Using template $paramod$e01a027fedb28671a20c130493a89c7afd4e87d3\$lut for cells of type $lut.
Using template $paramod$c45a3be2ff10e73f3143b3cf3a461348624a6bfd\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod$096f8f0a00831e8fcf9de4968c0c1d657d68ca97\$lut for cells of type $lut.
Using template $paramod$ba7f31f246a278c41fa0648a6e0512f63185dec0\$lut for cells of type $lut.
Using template $paramod$0ddd2e92688b2eee539d320e54500ff039338130\$lut for cells of type $lut.
Using template $paramod$579000a2c52c56c25bd94e0fe80a74188191f258\$lut for cells of type $lut.
Using template $paramod$b75e8306635d621cb7e96e5d2ad1327ab1afa025\$lut for cells of type $lut.
Using template $paramod$4888f2121a1fba4d507203534ae54782bc81e02e\$lut for cells of type $lut.
Using template $paramod$766f851776a2d25e13728c9147ddfe7ff70917a3\$lut for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod$c4f16bbc2030e7554de0d493d32b7496f0e663c6\$lut for cells of type $lut.
Using template $paramod$a6597eda4608f36e684c1dd07ed552fcbec112b2\$lut for cells of type $lut.
Using template $paramod$9c5631f812cf9efc6a2b21ebe350c09f2d242045\$lut for cells of type $lut.
Using template $paramod$432f26b811c14bf54c5e87c8670ec65cbcaf38ac\$lut for cells of type $lut.
Using template $paramod$58ac9076891956916d8ec421343272ffad97e874\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$833582361e14b3ee2e66ad676022ab35d7aa7e28\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$d4b4ad95211223443cff1d11b016f49a78d077b7\$lut for cells of type $lut.
Using template $paramod$1c68dccb411103e9f3dad15f1fff44f646ddd4c5\$lut for cells of type $lut.
Using template $paramod$66e741791413519a466d4f44240bc83d3a191818\$lut for cells of type $lut.
Using template $paramod$1753305f6290fe1dd6274f2db422bab2f051522d\$lut for cells of type $lut.
Using template $paramod$60096d1cdb5f7f55fdf4ed3aab322b5c7375f61e\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$512255fe99ac01283a4af777a290480422ff1d9f\$lut for cells of type $lut.
Using template $paramod$09b1b478502b21d462badc04653b99a876862611\$lut for cells of type $lut.
Using template $paramod$113a3958fe2593d13faf770e232202582b8082fe\$lut for cells of type $lut.
Using template $paramod$48ff51ecc9ba865891e818f5e8f9074105f3b668\$lut for cells of type $lut.
Using template $paramod$552e3322e4b067f4d534291d7d7f0fa4db22b890\$lut for cells of type $lut.
Using template $paramod$828a8401942c51a164953f7540c0f2b883928844\$lut for cells of type $lut.
Using template $paramod$7be5ba6537bbd61f594c56628aabac8a2fd8927a\$lut for cells of type $lut.
Using template $paramod$4fecd6f048c13201e253aa7a8c8071b66ae8f69c\$lut for cells of type $lut.
Using template $paramod$9664483609d9e726df9697364de1aad825ad3979\$lut for cells of type $lut.
Using template $paramod$99b7d9c95865d7fd46c584123525842190563b50\$lut for cells of type $lut.
Using template $paramod$55fd3f54a2cbf538e4c0f5b019dcd6cb7c7c5d70\$lut for cells of type $lut.
Using template $paramod$aad72af640fd3808b96db51bb8b23c293ec78e62\$lut for cells of type $lut.
Using template $paramod$1988702369d004101daa49bbca08cc4510c07e06\$lut for cells of type $lut.
Using template $paramod$3a32a7587b9f95b908af04fb9b75cd3eae00b58e\$lut for cells of type $lut.
Using template $paramod$7d747fdc6cc67d89e68f008e3c4dc736e21dd2b9\$lut for cells of type $lut.
Using template $paramod$9737430c7a5b9380e2d3db558f084a537f974d50\$lut for cells of type $lut.
Using template $paramod$2f14ba59dec30a3ecd03a3496ab46722012d8c15\$lut for cells of type $lut.
Using template $paramod$474260bf3cc3607af16431c1dc152db36c8c0b29\$lut for cells of type $lut.
Using template $paramod$d1378479fb1f069eb7a6dbf7374bdd301d99579b\$lut for cells of type $lut.
Using template $paramod$a1bd9a55465e83a4ecdd99422769d1af6cf2b9ef\$lut for cells of type $lut.
Using template $paramod$278278da8d76ea5cbd78cd718b45f52986d1194a\$lut for cells of type $lut.
Using template $paramod$7a304f4cc33557f2483dc5919be108a1249ae1f1\$lut for cells of type $lut.
Using template $paramod$dfa878fa093a2ca33fdaae486b6e43e540be349b\$lut for cells of type $lut.
Using template $paramod$5ed1c354d6b30f4c97780c151c05b1db17e08b1b\$lut for cells of type $lut.
Using template $paramod$59ffe52bab897387925001b1e3f9a4683865bc3e\$lut for cells of type $lut.
Using template $paramod$2ad28eaf887c645598b6b2ca0bbbd471c87260e5\$lut for cells of type $lut.
Using template $paramod$f8f99dc9393cdebbd10f029aca59b8816c23a9f8\$lut for cells of type $lut.
Using template $paramod$0ed4736b1191795b6e8974125fad0ebba3bd2971\$lut for cells of type $lut.
Using template $paramod$3c2c41a3dfa511b9d0c6ddbf4ddb8fe22bb4f3cf\$lut for cells of type $lut.
Using template $paramod$767b19048e7407cd61a53716c9970155c85a0bc1\$lut for cells of type $lut.
Using template $paramod$85e330a28061e8997c60b9b2655c94f2cf045d92\$lut for cells of type $lut.
Using template $paramod$ff3b04fc04a5df84a70499147f6a962e56652ac9\$lut for cells of type $lut.
Using template $paramod$cb9389d3bcc7824cbc8eb11c8ac4986b2acbae18\$lut for cells of type $lut.
Using template $paramod$392c3064370768071378e15036c153bfeb352944\$lut for cells of type $lut.
Using template $paramod$2bfb7645c6c4424af1ad4812a5f4b9918e8652f9\$lut for cells of type $lut.
Using template $paramod$38eb41627b73166bbe454e6a54f14d2c3bea9c81\$lut for cells of type $lut.
Using template $paramod$9860859c065cdba53450984813d75036f670492e\$lut for cells of type $lut.
Using template $paramod$1d6535f770c575539e9e3bf71773b0a7c1830b0a\$lut for cells of type $lut.
Using template $paramod$48019633505af00c5cb51358d41f3fe80ccd7211\$lut for cells of type $lut.
Using template $paramod$2bc1b520d0cf7a9a9dad0838432301cc5463640f\$lut for cells of type $lut.
Using template $paramod$de3b335f6f633ad999754a67cd77af9193bf5eb3\$lut for cells of type $lut.
Using template $paramod$6b8a8f74de7c7b7d4664fa7fded5c6b7340f4657\$lut for cells of type $lut.
Using template $paramod$97f0cf63d6b31fc616e5d91ecad0a261e10a81f6\$lut for cells of type $lut.
Using template $paramod$2168d4ba6b0d93e25cd469cec2e0d0457c7158fa\$lut for cells of type $lut.
Using template $paramod$816c228b5c7f465523ebe8c2f4dd230f3c49d014\$lut for cells of type $lut.
Using template $paramod$939aa1e851f8b3b3264014bbd67f59853820ce6a\$lut for cells of type $lut.
Using template $paramod$1e3b726da05fda706d5bfc22b8043839efc4e884\$lut for cells of type $lut.
Using template $paramod$2b035d80f8da5c79477e458830d5b787d3ec97aa\$lut for cells of type $lut.
Using template $paramod$05233030dc382ecdd298d01c6f9c3782692ebc3f\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$33631c0b9314690a4bcc54202207c075694cf41c\$lut for cells of type $lut.
Using template $paramod$a27b846e6f3cb734988b8fc3171e11161ab410eb\$lut for cells of type $lut.
Using template $paramod$d256bc2b9ce19229cc37120fc1f2fa28b6d97e0e\$lut for cells of type $lut.
Using template $paramod$eb71a66b1f7e8f54b1fc182edf6c8fc54baeb49a\$lut for cells of type $lut.
Using template $paramod$bf0d0292861bdee659ef5cbc5e58b330ac5871f9\$lut for cells of type $lut.
Using template $paramod$bdb6cb1f928072e2e7aee42cc945b8e4028c29d5\$lut for cells of type $lut.
Using template $paramod$31ec7db3a061c759e696f3d5ea0a70cb4415c09a\$lut for cells of type $lut.
Using template $paramod$f804160aded9271e6ad4c148aa9779872ea8cf3b\$lut for cells of type $lut.
Using template $paramod$826d0afc32ae9813cb509812fbacfc30d3c8eebd\$lut for cells of type $lut.
Using template $paramod$2a86830f17dab7616b3c7019339acf97f5bb0a1e\$lut for cells of type $lut.
Using template $paramod$99c55727add106f7ea1a4f2e334ceff66e869f65\$lut for cells of type $lut.
Using template $paramod$99724026b4fb8e85515c9e1d8d21ec1dfcaff0cf\$lut for cells of type $lut.
Using template $paramod$9457284db43267f3fe839e524ec1d6fabd93cab7\$lut for cells of type $lut.
Using template $paramod$15de1ae23f80d79c5a97786543e92f8c8fa0a815\$lut for cells of type $lut.
Using template $paramod$35c0bbac66136e8c7eace259cc76fb35a32c00c9\$lut for cells of type $lut.
Using template $paramod$8ee719fea47d9860102cb16aac878c3827fa71d3\$lut for cells of type $lut.
Using template $paramod$e34c2988e28b1cae41bf083e81154c7a75b39b74\$lut for cells of type $lut.
Using template $paramod$ce80bbb0ae4806b0743f0343eef8c66517330d19\$lut for cells of type $lut.
Using template $paramod$64892fa03b94e3b43f3ace48226dbcde5907812b\$lut for cells of type $lut.
Using template $paramod$98fc1653ede13bf53a26442f247d4d5b2230a6de\$lut for cells of type $lut.
Using template $paramod$eb408af7eeb27bbd622146de5a3d8d1f5827ba6e\$lut for cells of type $lut.
Using template $paramod$b3594aaa5137b38c39581edb19ac40e55e8814af\$lut for cells of type $lut.
Using template $paramod$2d9c1ed2fe68eda6e11e3f3b72fc777402afcd15\$lut for cells of type $lut.
Using template $paramod$1105389d7dd9bb30649af81306ba16328e2f6e49\$lut for cells of type $lut.
Using template $paramod$f2e35d6479af284473a08fe11deb40fe4756ebf5\$lut for cells of type $lut.
Using template $paramod$e125573185f7976bc2f37b0a21b39572c620b3d2\$lut for cells of type $lut.
Using template $paramod$1e18bb222b874015e5ffcc6f06d22a0714fbcf43\$lut for cells of type $lut.
Using template $paramod$ed5e2cdecf2c65af2d0da8ba7aaa5448af56508e\$lut for cells of type $lut.
Using template $paramod$f662136eb3bf14124e48a08e8a5f943c7248b53d\$lut for cells of type $lut.
Using template $paramod$a3b070ca697c2574dc21fca1a01c7ba9de73b9ec\$lut for cells of type $lut.
Using template $paramod$79df81f4c5c4d030c8254439f3a2c1d8e9ec1103\$lut for cells of type $lut.
Using template $paramod$19ab8a32fbd0e9574001226b21cee7b82d558181\$lut for cells of type $lut.
Using template $paramod$197df8ec6d6f836a7fa2f88771f5f2cdc5b0bdb5\$lut for cells of type $lut.
Using template $paramod$ece262ac380e3265be6719277334cf26e8603eab\$lut for cells of type $lut.
Using template $paramod$be11aa6344318f88ec7d17c5a12b44fd790022fb\$lut for cells of type $lut.
Using template $paramod$43c5618f64c7fdbe3153ae8e8ec55b802ba6a3ab\$lut for cells of type $lut.
Using template $paramod$26f059a88466f97011d6993ef69208004ed7176d\$lut for cells of type $lut.
Using template $paramod$ab389735f29f6617eadfc815a85444bba217667f\$lut for cells of type $lut.
Using template $paramod$50979a08fc088dc129f738edf0a527288a1d4a8a\$lut for cells of type $lut.
Using template $paramod$97a96ae5e0abc376748954a0cd110ccd97d13df0\$lut for cells of type $lut.
Using template $paramod$6af023d04780a6b54e8dd53dc6126bcf1a45e79b\$lut for cells of type $lut.
Using template $paramod$043e26567949d0d869b625a1321bedb6e8e1877e\$lut for cells of type $lut.
Using template $paramod$1526a10d0657bff89012de522b91816e4357e43b\$lut for cells of type $lut.
Using template $paramod$aa5050f359fb8e8c47ee5a96e8e8b0434c5db34d\$lut for cells of type $lut.
Using template $paramod$b58b9e6fd801cf809016438ee734fb9cfea1e19f\$lut for cells of type $lut.
Using template $paramod$a8c6cd85000baddfe6199109552f5357528f25a0\$lut for cells of type $lut.
Using template $paramod$07435e1d9525c63d40298b9414e20f2e7955c97e\$lut for cells of type $lut.
Using template $paramod$e9792071954b5e3a3a5646e14b3913538e75095a\$lut for cells of type $lut.
Using template $paramod$a2bd6d95ea990255230f029a8c6404e8fe51f10e\$lut for cells of type $lut.
Using template $paramod$9c155c08b930856254825e62c473bef89f4d4a1d\$lut for cells of type $lut.
Using template $paramod$f5ad8183551914332259c2f3cb703d323f77c66e\$lut for cells of type $lut.
Using template $paramod$df8019e1515c6805d7a888424e4103a94535bf81\$lut for cells of type $lut.
Using template $paramod$9f00ada3beef921d7cc403e4cdcc2195b948ee2d\$lut for cells of type $lut.
Using template $paramod$149f41c146f3d7df72799e86c14a5edee10b80ab\$lut for cells of type $lut.
Using template $paramod$ace62399341c38d32051e24873d05458bdba3129\$lut for cells of type $lut.
Using template $paramod$bcc226a56ac87b81251bbc61e5d1b178f4e61e9c\$lut for cells of type $lut.
Using template $paramod$25e347ea68d0a37e6ec89a3d8824b9d52e250ab2\$lut for cells of type $lut.
Using template $paramod$c28ffbd19373e8ad95b094fe0b15ace148753312\$lut for cells of type $lut.
Using template $paramod$c0417e30a1b4ca2a715c6fd3de4da9ef86acf74a\$lut for cells of type $lut.
Using template $paramod$9eac743f11310cf03efe842fba73952be4605703\$lut for cells of type $lut.
Using template $paramod$5e8a3c37e696f1773ead42a24ba0728ca105efd0\$lut for cells of type $lut.
Using template $paramod$7a44d7a29e658f79fded008243c8ec59cc1f7cff\$lut for cells of type $lut.
Using template $paramod$29611526d3ec9d0383c3b986b52eb5e5bcdba076\$lut for cells of type $lut.
Using template $paramod$b4d1a83f16052e80d396c0efceb13dc5f04a2965\$lut for cells of type $lut.
Using template $paramod$6c324f274cc55723981ff93567f8f06ed63bcee3\$lut for cells of type $lut.
Using template $paramod$56bfb9c7bc4e9d036b2c8ade273bc395ad3f1805\$lut for cells of type $lut.
Using template $paramod$ecc8f136f6aed415e047a0ef706f98ca5d1ce334\$lut for cells of type $lut.
Using template $paramod$952099544d42f056d561099eb1f057582fd51547\$lut for cells of type $lut.
Using template $paramod$1162867bb6344df07792d89878877949946cf4fa\$lut for cells of type $lut.
Using template $paramod$ae675b0eab42c5de7d08017fa010ffbef957e690\$lut for cells of type $lut.
Using template $paramod$bbbc06e1d6f8340afc59e6aa4f954a6c3616a217\$lut for cells of type $lut.
Using template $paramod$d1f00954996213f851210819611ddfcef51210bd\$lut for cells of type $lut.
Using template $paramod$893a2d12b22003de091303ae130ec3e6b450bef2\$lut for cells of type $lut.
Using template $paramod$772d88dc355852a30ef075257708b9f8f1fdf6a4\$lut for cells of type $lut.
Using template $paramod$38d393e46ccafda7d2339279be9f9a713cf861af\$lut for cells of type $lut.
Using template $paramod$2acc56796dae1e7bbd8d34441a24f749523f3d30\$lut for cells of type $lut.
Using template $paramod$e88fd4964a1fec2c840276119a37af8117100980\$lut for cells of type $lut.
Using template $paramod$fca017b29b33a5ea885b3fb661f73ebd57571715\$lut for cells of type $lut.
Using template $paramod$ea1acb810d0bf25ed94fa9aa8b6557b77b087f8a\$lut for cells of type $lut.
Using template $paramod$df74975c142ef0eaecbeae59d62f051f8a6f71c0\$lut for cells of type $lut.
Using template $paramod$9bf504cc21d958c6dbf3b0180c081ede914575a4\$lut for cells of type $lut.
Using template $paramod$afd7df6a109acf5d8fd61a1c2f7467676868f445\$lut for cells of type $lut.
Using template $paramod$266d4a4ca0f89678789a08f99630e5989249f36b\$lut for cells of type $lut.
Using template $paramod$6fc834834569ef7b743b37176d2a48715f0835bc\$lut for cells of type $lut.
Using template $paramod$d8fdcda40e49fd82721c9d9f2dd5aeffb0bd95df\$lut for cells of type $lut.
Using template $paramod$d8029ce76ea320315888cc1bb450896cac4c4cbb\$lut for cells of type $lut.
Using template $paramod$243a9f3449e12966eb09871209a71ed2a45950f0\$lut for cells of type $lut.
Using template $paramod$2607d2b6f2d73e76f6cb187477bed8a0333b070f\$lut for cells of type $lut.
Using template $paramod$12c9650b7d01b24180b1d6bd89af1720b695e432\$lut for cells of type $lut.
Using template $paramod$eda15d2d6b89804d088017cbe308749686fcc082\$lut for cells of type $lut.
Using template $paramod$cacf3cf7584436df24633636eaae0da04641748b\$lut for cells of type $lut.
Using template $paramod$c39b24a64c3c43d7ae9ef00bd6800a55b30f3bd0\$lut for cells of type $lut.
Using template $paramod$a85d501219ba2e70329b4df22639976499dda400\$lut for cells of type $lut.
Using template $paramod$b32a58264305f12f49c0ad07431868f2e7497c26\$lut for cells of type $lut.
Using template $paramod$369d2c18f1a1b93ff502c402105b2c8fbdb2e613\$lut for cells of type $lut.
Using template $paramod$6b91293bed43caa104a13f7dddcb1f798bda655d\$lut for cells of type $lut.
Using template $paramod$d94893256d21a0ee2c65d7177ece4d7768cb30be\$lut for cells of type $lut.
Using template $paramod$4c2f0a89f8ce38fa946329095afbe0062eaaf6ba\$lut for cells of type $lut.
Using template $paramod$e30f6c9559056477485bfe0443e3be7a4b28f3ca\$lut for cells of type $lut.
Using template $paramod$1cf9b82d1ee6d136137f7fe3fdcec233ede0ed17\$lut for cells of type $lut.
Using template $paramod$5a4a4e5e822acdf7b0fcaace4fbd43ff548794da\$lut for cells of type $lut.
Using template $paramod$d4b31f832afe87a72001000d8e8ec72b92fd33d3\$lut for cells of type $lut.
Using template $paramod$8d1bc698c8905a964b2f4f9fae07304e310d58f5\$lut for cells of type $lut.
Using template $paramod$37591515a6b26596b8f79693031c4dfba5bd0bdb\$lut for cells of type $lut.
Using template $paramod$16c0cdae787834c4c36eb3cd833ecb90bd4b526c\$lut for cells of type $lut.
Using template $paramod$71d6d3d7653dd35f0f0d8d3740edf95dfe9e8e8e\$lut for cells of type $lut.
Using template $paramod$bcf63adb06ef88e78df7dba43c9224c711395be6\$lut for cells of type $lut.
Using template $paramod$8d9a45746bebfac72ab0e2fa8963e114c6988973\$lut for cells of type $lut.
Using template $paramod$f107f5c4842c1fd61b60197b736e54648b7f4a1c\$lut for cells of type $lut.
Using template $paramod$4743360969d56d55cc37c0be6a9acf2aad2e92d9\$lut for cells of type $lut.
Using template $paramod$b3061d9cff9ac0faf92016df7ea19c306825644e\$lut for cells of type $lut.
Using template $paramod$51584f63136af673e9f20306b10726dad4bfcd2c\$lut for cells of type $lut.
Using template $paramod$c105c3ef2f9a8105b3df66cbb6aad4c6c690aa8f\$lut for cells of type $lut.
Using template $paramod$5f8ab9a46761e05476da29d8b28b7f6a5f068746\$lut for cells of type $lut.
Using template $paramod$748438a819d2378278dedf872c17da3557f0ef07\$lut for cells of type $lut.
Using template $paramod$01f6e836b70c0df99a24bbb2f2fd201f96dac8e1\$lut for cells of type $lut.
Using template $paramod$b651d051156de406e4aba6487a921ffe3d74ad4d\$lut for cells of type $lut.
Using template $paramod$df888b51e4fe54c2399089c29896210b34e9500e\$lut for cells of type $lut.
Using template $paramod$7c59cc86cef5d103a962255e20df169a1ccbf910\$lut for cells of type $lut.
Using template $paramod$5d3e61cdc956c1c36047b375e4ff343906c517f3\$lut for cells of type $lut.
Using template $paramod$91e32c041933e9d3cad3efac5cd789a555744a72\$lut for cells of type $lut.
Using template $paramod$28d07f25c3f724c7772d8abfb9144e8c7168eee9\$lut for cells of type $lut.
Using template $paramod$f047a22037095ece85d5053ab2c9b7aaedae9ed7\$lut for cells of type $lut.
Using template $paramod$1e05b31d9ef5a73a22c0e9c3140c467da6bb9561\$lut for cells of type $lut.
Using template $paramod$c5a6a89fd51d01394d1004213b367c4851962a75\$lut for cells of type $lut.
Using template $paramod$97cabfa6bbb163e41174bfc751838037b2c5640a\$lut for cells of type $lut.
Using template $paramod$6dfbf2b16544eed6d57b22f5b0b28575863de8fd\$lut for cells of type $lut.
Using template $paramod$a581731ddcf4bc6a484ef705994ec78838f550a2\$lut for cells of type $lut.
Using template $paramod$dbe4ee2ba6ae6de27cc3064d0692aa4955c70656\$lut for cells of type $lut.
Using template $paramod$27e0a80974838dde80d83583df1c28c4b8f08c96\$lut for cells of type $lut.
Using template $paramod$7b795d1e790b22d7b2d79f8663d0e3400cb937ab\$lut for cells of type $lut.
Using template $paramod$277234d3a89cdba483de4f792ba5154264691367\$lut for cells of type $lut.
Using template $paramod$e0471b9ceb1c3fa1300649218fbd5ed7f22905da\$lut for cells of type $lut.
Using template $paramod$f7394c94b889c79266b66014037044b5af49c954\$lut for cells of type $lut.
Using template $paramod$734cb5d7d83659ae4da13abb9e04fafa8dc19119\$lut for cells of type $lut.
Using template $paramod$9b12829c405d4eb6c616bcd986a023a2e8934f33\$lut for cells of type $lut.
Using template $paramod$2f7714d4fc3e959a6435367a79c0a1b307651679\$lut for cells of type $lut.
Using template $paramod$8b62c4e0f1b1a5def8ebf93d54d5875ba169faa6\$lut for cells of type $lut.
Using template $paramod$fe2ccc9771c7f3621af3392ea69c0322e13310d4\$lut for cells of type $lut.
Using template $paramod$50e19e0e60d4135b10e3942acbecde9609be653f\$lut for cells of type $lut.
Using template $paramod$196e959213b04d7687e4ded97ea7d526c69c8d5a\$lut for cells of type $lut.
Using template $paramod$e6c10ae564be944dd131e4f5c7ad60c2040f7955\$lut for cells of type $lut.
Using template $paramod$624a7b6c46d734398f1eaa2f7f533374157f9706\$lut for cells of type $lut.
Using template $paramod$8af715df6cb2eaa2016368c7857cd3bb00d17b8c\$lut for cells of type $lut.
Using template $paramod$635fe4a6c982fd4aa1bfc2982c64d5c2ca89d26e\$lut for cells of type $lut.
Using template $paramod$4efd1b47743553d2acd3bf9d6f9320a0d69e4d5a\$lut for cells of type $lut.
Using template $paramod$6aa3a3681cb9a7761f11e46d3f6a02317a2dbded\$lut for cells of type $lut.
Using template $paramod$a6486c959d4248a95ea4a68b28e721d2c1eb7c23\$lut for cells of type $lut.
Using template $paramod$7a36951baf95cd2183bd59cb8867efd49cdcf08c\$lut for cells of type $lut.
Using template $paramod$a2338460ffee92511073d5e7a257ff7f07910861\$lut for cells of type $lut.
Using template $paramod$48159ca3ce902ff42a62d755a18ca262db391a6a\$lut for cells of type $lut.
Using template $paramod$0fbc931e324686b423ba8b339e16b891dd560e8e\$lut for cells of type $lut.
Using template $paramod$c6529463e1f83a5679f24f38f745dd95e9b4635b\$lut for cells of type $lut.
Using template $paramod$1b76aa0d80e59ec8197e17c7c6843bd29c917a30\$lut for cells of type $lut.
Using template $paramod$06fc2007402bd8374714ba45b03265cdb5b17eb9\$lut for cells of type $lut.
Using template $paramod$42fd86394004644f8b65f45319623d3257d5fd71\$lut for cells of type $lut.
Using template $paramod$dfc2909cb07811c5229a4af8c8135bd8b31f7bae\$lut for cells of type $lut.
Using template $paramod$1508212f3a9b85ac6927422cfeb20341c3f77087\$lut for cells of type $lut.
Using template $paramod$d76e5d9b7309edd6bc6de5c1b8f2b6ed217f0bd9\$lut for cells of type $lut.
Using template $paramod$2a32e8c4c7c94a7bb817064cc244b86eb3838f23\$lut for cells of type $lut.
Using template $paramod$8d6315dc3df1dab8d9fa60f87d37ce4fa4ad7d28\$lut for cells of type $lut.
Using template $paramod$cba70b6e653a9200d4db4a28a637d318ceb4e4f3\$lut for cells of type $lut.
Using template $paramod$308d34463fa28c51d3952b2fe895fd8ee34640b0\$lut for cells of type $lut.
Using template $paramod$5161372e00af1962eff6027bd82fb42ca69df210\$lut for cells of type $lut.
Using template $paramod$3d1e4720a2306e22bff52d796eb65240ede3347a\$lut for cells of type $lut.
Using template $paramod$e3911821e2bbfab5e766f96c89a9179ca7818a5c\$lut for cells of type $lut.
Using template $paramod$efbd6acf9ccd87453c159fe7738543c8ae0e8344\$lut for cells of type $lut.
Using template $paramod$6eade0f5e7d86872e59268e7bee4fd9327a1b111\$lut for cells of type $lut.
Using template $paramod$ef578cced0616a1ee014649da3516c9a6e064330\$lut for cells of type $lut.
Using template $paramod$905381b7ac9f5432c09ff06a1fb23da89d2307c2\$lut for cells of type $lut.
Using template $paramod$ac9b9cc1cd7776699a0ffc2df21fc3797723b257\$lut for cells of type $lut.
Using template $paramod$9b831af1b4b24aa63977beba33cb118a7449afa2\$lut for cells of type $lut.
Using template $paramod$4f3d4d938d5236fea2bf7065d2781f8ab2263d98\$lut for cells of type $lut.
Using template $paramod$a3ee0a690d210bfd30b72a7f909ad0a9b1ce636b\$lut for cells of type $lut.
Using template $paramod$431e671cc1da30175325000ac9da237682bb93a6\$lut for cells of type $lut.
Using template $paramod$0ccb9051487bb97ad9e2bd9c95aeeb8e5c60577c\$lut for cells of type $lut.
Using template $paramod$63338d87fc80bf7451ef6f3bd11c25a9f20c9545\$lut for cells of type $lut.
Using template $paramod$e1e0860bc66b0ec3f1528c4ebf1eebcd83d23576\$lut for cells of type $lut.
Using template $paramod$68e7ce19ee649abe2e4366e926531917d17d9def\$lut for cells of type $lut.
Using template $paramod$a0f1e2962a02f81692dc9050a014f3830f6ee0d9\$lut for cells of type $lut.
Using template $paramod$7716ea8355aa41539a2055811a6bd4543d20da92\$lut for cells of type $lut.
Using template $paramod$db0257cdcf5b1af3b94a80da2a54e3efdde7a295\$lut for cells of type $lut.
Using template $paramod$b6b06add2553133c71eecc85769112ec63e08243\$lut for cells of type $lut.
Using template $paramod$d1753b1145dd81674b772b6c0e41c88ea50cbbbc\$lut for cells of type $lut.
Using template $paramod$61bc98ece8c76bffd4acdf40e5f231340cba90fc\$lut for cells of type $lut.
Using template $paramod$d6c1fc082cd90cd2d6891c8cdf00852e1c858ca2\$lut for cells of type $lut.
Using template $paramod$95dae71d66cfc754a1edf34daedcb33e29a90d1b\$lut for cells of type $lut.
Using template $paramod$79049b24b16431d880f2674f070a9d22378c25b5\$lut for cells of type $lut.
Using template $paramod$871708979039ac51afdc9c7c015565be7a27dc0a\$lut for cells of type $lut.
Using template $paramod$41830bd53c6ed5b0cde14be5b7e6874ea2d99b98\$lut for cells of type $lut.
Using template $paramod$d1bca00c57452256dab8aa26c620c442453f5a7a\$lut for cells of type $lut.
Using template $paramod$e4e96a5dece796d779288739da28d0f9a19e7c8a\$lut for cells of type $lut.
Using template $paramod$345bdc2949b35089152f735f884f614f0a704d4f\$lut for cells of type $lut.
Using template $paramod$c315fd171a22ad0b563d890e3adda172ea240769\$lut for cells of type $lut.
Using template $paramod$dd116564781cddfec83f927ad493df0f2d40f20c\$lut for cells of type $lut.
Using template $paramod$d7c44e0b4dfbebfd84036f709f4ef5a4761189c1\$lut for cells of type $lut.
Using template $paramod$3bb9f11c9593dad00ace6344683e7892526e9d66\$lut for cells of type $lut.
Using template $paramod$ed73ac5f351b768bb5b61682a65766bc8f38e84d\$lut for cells of type $lut.
Using template $paramod$44c653badd44c00350d3387aebe98a8f15517b7b\$lut for cells of type $lut.
Using template $paramod$f3681af76a61a5b27cbf7d348fac70653361809d\$lut for cells of type $lut.
Using template $paramod$0a10e500453dcac8ee31d4022de7ba51bba75de8\$lut for cells of type $lut.
Using template $paramod$369540f72f05b1605c9c6fd64c41785f308bd429\$lut for cells of type $lut.
Using template $paramod$e084a34099f62b9b3d3586e7d850ce8d50c890cf\$lut for cells of type $lut.
Using template $paramod$5da2d33f6c405d05571cd60398ac5629421ee2a1\$lut for cells of type $lut.
Using template $paramod$4087b3ef6b204b0d76b4bc8eee8081051c7e8b1e\$lut for cells of type $lut.
Using template $paramod$01a28f373eae9e2d1926501d3d58fff8815a66d2\$lut for cells of type $lut.
Using template $paramod$6ea70405429b9603462af307fa652f873e2feda3\$lut for cells of type $lut.
Using template $paramod$0ec2cbfdfccab62d3e6648825f0843e35e6ff6e5\$lut for cells of type $lut.
Using template $paramod$197877071d6d746b5038887e85a7f6b3a995bf9f\$lut for cells of type $lut.
Using template $paramod$4aaa426b7bf32ca9a3a50479518597fb8f5b70f7\$lut for cells of type $lut.
Using template $paramod$ad413dbbb76fe5df89e4c9e74fde3282f9fd12c8\$lut for cells of type $lut.
Using template $paramod$577d56b3f90b5b2a5b9d0314723009dcd12b91fb\$lut for cells of type $lut.
Using template $paramod$c56e53332e8adfbb2d82d38677282b45eb878a02\$lut for cells of type $lut.
Using template $paramod$1f10be9219716774e8c896cda1b0ded24d8664a0\$lut for cells of type $lut.
Using template $paramod$b9a441c96611132fe8890920364722349937724e\$lut for cells of type $lut.
Using template $paramod$106271328d2708bd564637bc439478ab732d6955\$lut for cells of type $lut.
Using template $paramod$dcce3d0b49eb744f6e870df0564f2722b0319bb2\$lut for cells of type $lut.
Using template $paramod$cc32a05866f608aca38637d6c7ba9e5d077e8484\$lut for cells of type $lut.
Using template $paramod$d8ce67cd4489b02c4ed7256c47f4a3db429cd3eb\$lut for cells of type $lut.
Using template $paramod$51630f522106fedd360d7227189bb155186d2133\$lut for cells of type $lut.
Using template $paramod$4538428201827d1c19a26223aec6f65c950ccede\$lut for cells of type $lut.
Using template $paramod$ddd3597eb960f70c80c5335b56d2f0cb48a8468d\$lut for cells of type $lut.
Using template $paramod$eafe29f9d215438e70caa763613472e34ebcb69a\$lut for cells of type $lut.
Using template $paramod$2718ce4f0bb58b355244a67109abb9f8df634995\$lut for cells of type $lut.
Using template $paramod$7efe707b39447a7527c2fcbfcc8672a0fd26369b\$lut for cells of type $lut.
Using template $paramod$40f7cc32bb6b063d65d0f2431c090640e9bf2b92\$lut for cells of type $lut.
Using template $paramod$cd75dd0f65cc1de2d09a4358b5d3ca5371b8f737\$lut for cells of type $lut.
Using template $paramod$0a428436182a94dd9686d8691e6729ffe0de33e2\$lut for cells of type $lut.
Using template $paramod$d1971a142b315eac70fd61294b6fa89984bb4b4a\$lut for cells of type $lut.
Using template $paramod$2f9bea8273916edcf09f01c51ddefc2b53c2b7bd\$lut for cells of type $lut.
Using template $paramod$34126c4367b1a9c39a621b418dc2f0e2f2e4ad8e\$lut for cells of type $lut.
Using template $paramod$8461a38da2644081983cd5b082d7f6c55a8dc5b7\$lut for cells of type $lut.
Using template $paramod$81e178cde58ae6e755aed05340efb4d7f6966c25\$lut for cells of type $lut.
Using template $paramod$3b54d5392a9256714260d03c480c781df50657de\$lut for cells of type $lut.
Using template $paramod$8856f96a0b194acdcc937918166b3504abd42e54\$lut for cells of type $lut.
Using template $paramod$aee3d4ca280b312c95199a57aed27e2f4f8a3c6a\$lut for cells of type $lut.
Using template $paramod$d2fa31f62fa7a73b8e77c9d2ba4e1f80e2032ff5\$lut for cells of type $lut.
Using template $paramod$2fe70dc8f7d8d4c53e12686d9863d9ad022a4f68\$lut for cells of type $lut.
Using template $paramod$28570e9257a04f41d8940c8afcbc57b3d855a122\$lut for cells of type $lut.
Using template $paramod$50791eb1f483838b32d813a6298140ef539f09e4\$lut for cells of type $lut.
Using template $paramod$9c83190cb7e48bb3a6ae53b261370c80c7b95001\$lut for cells of type $lut.
Using template $paramod$e0b192dcf742212c7befd720b774997b20cd9310\$lut for cells of type $lut.
Using template $paramod$6ac3487a8e0195e281cf3533b613187c2da6cd6a\$lut for cells of type $lut.
Using template $paramod$ffc88efcd0735b4c0d7032c438196ae94c4e7756\$lut for cells of type $lut.
Using template $paramod$cc778a82fd81ea9185402656ce1c9108e4328ce0\$lut for cells of type $lut.
Using template $paramod$bb600e80482bfe1b706617423277a0fa77c4472b\$lut for cells of type $lut.
Using template $paramod$9b54d31d6851d14c28612c67c2cfd85028456d6b\$lut for cells of type $lut.
Using template $paramod$cb25365ef457199f43b7e42fae6d653c4340ec3a\$lut for cells of type $lut.
Using template $paramod$27375d4805c7fef033faed19017408156bccab67\$lut for cells of type $lut.
Using template $paramod$8f8b10407c4d7eb49e0e255b26597cdf4b6d9e44\$lut for cells of type $lut.
Using template $paramod$1ce9028d239198809f171e29d8ac1290ec406e6a\$lut for cells of type $lut.
Using template $paramod$0c96fe396f77de1aba3b3d3cde65feaed39983d3\$lut for cells of type $lut.
Using template $paramod$5a9d734fd8913f381e26effe84456bf9fbece26a\$lut for cells of type $lut.
Using template $paramod$606a85e6de5616bf1b8c4ceb75e86e348628e529\$lut for cells of type $lut.
Using template $paramod$93e6136670e922bafe0c0dec033bbe442c0290dc\$lut for cells of type $lut.
Using template $paramod$3e20f06947707338115c9bda96309397648a29bc\$lut for cells of type $lut.
Using template $paramod$c371e6066587a9c683e12935a2b82489ba01f6d5\$lut for cells of type $lut.
Using template $paramod$ff58c8fdddcb0a40ff8f3ca02bf67b3e43b040ee\$lut for cells of type $lut.
Using template $paramod$bcebdf5732bfbfb5676bba941b9285a81782f984\$lut for cells of type $lut.
Using template $paramod$1273a85283c450d76416ec1ef870b844e89c445b\$lut for cells of type $lut.
Using template $paramod$4f198c8b11364949a1b7556d97a14b5143f6c2e6\$lut for cells of type $lut.
Using template $paramod$6050d624da59b691166b9d75b0e5de890bc0341f\$lut for cells of type $lut.
Using template $paramod$a618568e98a9cb3df992124e8cb37ea79dd31f14\$lut for cells of type $lut.
Using template $paramod$180a0c7fd6e49e06c69bd41bb134dbba007536fc\$lut for cells of type $lut.
Using template $paramod$76bb4d4fd7ceef2a9891ead9b86d562b7b076922\$lut for cells of type $lut.
Using template $paramod$e355862699bde7def41715c712d38f30a32e1bdb\$lut for cells of type $lut.
Using template $paramod$49f3bb7fd81760586c505c2f5056130d22118b31\$lut for cells of type $lut.
Using template $paramod$30898eb0bc86cab2371acd5c5984a4d2c4690cf9\$lut for cells of type $lut.
Using template $paramod$d366dd683aaa48d2f7ead84584ea275c53185351\$lut for cells of type $lut.
Using template $paramod$738daacac7a6d80a89b2d97109b90db9b2708a27\$lut for cells of type $lut.
Using template $paramod$90a9b0d90639cbc5c6e7f88dbf072819f6ecb5f3\$lut for cells of type $lut.
Using template $paramod$ab944409a1f65b4b2a03c2c22240d73fac3cdf39\$lut for cells of type $lut.
Using template $paramod$9dcbbd042b12af51cd754345475ef0909efc0d25\$lut for cells of type $lut.
Using template $paramod$556c69dc46ef4798e751bb353ac057129ae20bb0\$lut for cells of type $lut.
Using template $paramod$f67053edb34022bbb6fe34cd3bebc7f881bdc769\$lut for cells of type $lut.
Using template $paramod$ed29e7d001a1a28b656ab175cf2b2374213b088e\$lut for cells of type $lut.
Using template $paramod$6d0d05788a4bfe02738d7ab1ff03cff4baff275c\$lut for cells of type $lut.
Using template $paramod$c3ac3c035bbf7468d50b8cde5d7c2074ee1bd638\$lut for cells of type $lut.
Using template $paramod$faf6e9795ae630b52d88b86f0a502b3aed1b606e\$lut for cells of type $lut.
Using template $paramod$263a40855bb77428060edb394588da72807397e4\$lut for cells of type $lut.
Using template $paramod$85868ac9072e18509c06d62dfc5410952aeab819\$lut for cells of type $lut.
Using template $paramod$82a48e5f5771a531ca9edba4cc6af5165f5035d5\$lut for cells of type $lut.
Using template $paramod$c64f42c1cb0fee9898ec8f90b382860990db9981\$lut for cells of type $lut.
Using template $paramod$09dbe61e58773048a674851ccc0b491df7fd71e3\$lut for cells of type $lut.
Using template $paramod$cf174632b927f5e6ba0aebb22ee4c62ffb5cc2be\$lut for cells of type $lut.
Using template $paramod$a0cf25a462775f827a095ab1cfae41bffe2a7b04\$lut for cells of type $lut.
Using template $paramod$aff766d51bfd6300c845683283a4e6e3ffed8b12\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~22703 debug messages>

28.26. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in corescore_gowin_yosys.
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34370.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34370.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34370.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34370.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34378.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34378.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34378.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34378.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34378.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34378.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34378.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34370.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34370.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34370.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34370.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34388.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34323.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34670.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$277973$lut$aiger277972$34650.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$277973$lut$aiger277972$34622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34658.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34658.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34658.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34658.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34658.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34658.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34700.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34764.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34764.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34751.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34370.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34370.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34378.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34378.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34378.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34378.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34370.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34370.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34287.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34388.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34388.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34421.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34349.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34344.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$277973$lut$aiger277972$34527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34323.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34354.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34344.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$277973$lut$aiger277972$34670.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34670.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34037.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34650.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34650.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34658.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34658.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34658.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34658.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34700.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34700.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34700.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$277973$lut$aiger277972$34441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280150.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$277973$lut$aiger277972$34716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$36897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$43468.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$36897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$36890.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$44153.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34764.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34770.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34764.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34775.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_1.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$46212.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34739.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$44882.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$33925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34363.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$277973$lut$aiger277972$34363.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34378.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34378.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34370.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34358.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$277973$lut$aiger277972$34409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34388.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34388.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34421.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$277973$lut$aiger277972$53038.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$47136.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$51598.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34323.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34323.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34323.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34323.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$46450.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34382.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34670.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34037.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34207.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34650.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34256.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$277973$lut$aiger277972$34224.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$37722.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34658.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34658.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34683.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$49996.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$44719.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$277973$lut$aiger277972$34716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$44051.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279882.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279627.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279606.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279562.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279561.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279558.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279522.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279356.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279314.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279312.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279276.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279244.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279211.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279210.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279209.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279142.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279105.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279098.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279096.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279058.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279054.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278977.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278924.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278922.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278873.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278835.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278833.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278792.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278789.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$60211.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$46364.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$43551.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$43356.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$37863.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278030.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$60494.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278082.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$60159.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$59999.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$58679.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278296.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$58425.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278356.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$57081.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278454.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278455.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278463.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278488.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278490.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278491.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$56542.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$56389.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278538.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$55907.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$55139.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278640.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$54790.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$54725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278701.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278703.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278740.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$45574.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$35106.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$35628.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$36267.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$36475.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$37234.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$37293.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38275.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$38968.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$39218.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39470.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$40112.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$41113.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$41126.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$41139.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41851.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42229.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42257.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42887.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$43785.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$44280.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34751.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280150.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_2.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$46961.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$47667.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$48126.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$39976.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$49465.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$49539.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$49508.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$52694.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$52411.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$50092.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$52363.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$51123.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34658.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34658.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$277973$lut$aiger277972$34664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34670.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34650.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34479.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34475.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34224.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34403.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34581.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$50305.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51980.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$47188.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$51423.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$51328.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$57352.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278331.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278239.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278227.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut\corescorecore.core_12.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$51869.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$30106.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$277973$lut$aiger277972$30376.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$30268.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$45361.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$30358.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$277973$lut$aiger277972$52131.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_33.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278229.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51754.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$56294.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut\corescorecore.core_14.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$38098.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38115.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut\corescorecore.core_19.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$30692.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$277973$lut$aiger277972$51289.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$60911.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$46392.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$45310.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_4.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_31.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$43383.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51315.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$45060.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$38058.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut\corescorecore.core_10.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$46232.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$51980.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$45482.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$46001.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$32607.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$32592.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$32839.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$32616.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$32677.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$51469.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$46281.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$51383.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$51439.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$32677.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$30160.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$51896.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$33116.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$57295.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33361.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33209.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$33318.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$44373.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$44549.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$33468.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$45860.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$57825.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$57825.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$36959.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$33643.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$44970.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33684.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$33684.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$33718.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$33758.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$32822.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33770.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33505.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33791.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut\corescorecore.core_2.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33879.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$33905.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_12.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34462.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$35899.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$33974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34458.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34378.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34153.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34354.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34037.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$37032.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34670.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34633.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34123.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34074.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34650.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34563.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34224.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34287.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34323.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34344.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34349.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34354.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34363.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34370.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34378.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34425.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34388.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34388.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34421.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$277973$lut$aiger277972$34441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$277973$lut$aiger277972$34454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$33974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34569.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34512.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$46317.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34700.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34287.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34700.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34650.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34658.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34670.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34700.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34743.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34751.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34764.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34764.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$277973$lut$aiger277972$34764.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34829.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_27.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$44287.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34822.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34910.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34961.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34970.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$51328.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42149.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$42561.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$35106.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$35177.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$53620.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41765.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$59986.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$35263.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$35202.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34339.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$35333.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$35277.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$35299.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51598.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$35333.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$35354.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$33749.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$35420.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$35326.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$35374.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$59658.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42554.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$35569.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$38391.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$35683.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$35683.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$35723.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$35871.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$35849.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$35878.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$35387.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$35878.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$35934.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$44719.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51302.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$35989.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42659.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42987.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$44186.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$44241.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$36267.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$36279.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$36355.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$36345.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$47787.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$35862.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$37823.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$36475.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$36489.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$46734.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$36568.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$36557.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$46561.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$36593.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$36627.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$36627.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$37045.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$36648.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$36768.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$37935.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$36306.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$36781.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$36768.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$36781.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$36839.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$36866.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$36847.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$36880.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$36620.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$36866.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$36880.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34004.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$36897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$52812.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$37032.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$37045.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$37149.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$37067.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$46834.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$37149.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$37164.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$37164.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$37178.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$37195.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$37195.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$48909.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$37286.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$37259.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$37313.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$37293.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$37313.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$37387.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$37419.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$37432.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$37482.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$37419.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$37432.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$37446.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$55299.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$37446.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$37567.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$37482.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$37567.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$37580.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$37580.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$37632.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$37632.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$37693.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$37693.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$37067.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$37796.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$37796.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$49087.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$37810.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$37823.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$37837.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$37837.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$37850.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$37850.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$37863.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$37726.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$37896.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$38012.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$37896.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$37992.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$38012.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$38571.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$38058.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$38071.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38071.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$38084.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$37992.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38717.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38717.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38115.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$38154.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$38206.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38179.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38213.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38234.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$38213.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$38247.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38234.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38247.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$38260.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$38260.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38275.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38288.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$38288.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38334.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38344.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$38418.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$38398.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$38418.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38464.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38464.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$38481.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$47232.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$38481.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$38500.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38500.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$38535.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$38627.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38535.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38647.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38627.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$38647.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$47204.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38683.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$38774.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51876.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38774.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$38893.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$38893.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38907.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38907.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$38955.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38955.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$38990.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39023.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39023.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$39044.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$39101.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39101.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$39114.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39114.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$39168.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$38620.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39183.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39168.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39218.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$51798.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51780.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$44041.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$277973$lut$aiger277972$39402.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$39338.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51439.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39402.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39415.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39415.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$39428.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$39428.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39442.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$39442.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39456.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39183.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$39470.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$39493.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39493.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$39506.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$39553.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39574.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$39574.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39606.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39622.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39622.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$39693.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$39655.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$39655.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39737.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$39737.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39771.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$39867.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$47584.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$51767.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$53064.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39867.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$39932.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51741.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$39919.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$39456.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$39932.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$39954.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278208.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39954.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$40112.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41644.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$40240.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$47579.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$40298.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$33452.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$40386.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$40408.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$40465.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$40490.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39919.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$40612.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$40692.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$40793.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$40869.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$40894.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$40967.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$40967.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$41015.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$41015.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41028.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41028.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$41042.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$41042.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41059.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41059.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$41085.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41072.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41085.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$41099.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41099.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$41113.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41126.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41139.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$41152.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41152.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$41165.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$41072.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$41179.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41165.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41179.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$52015.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278205.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51754.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$50061.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$41788.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41631.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$41644.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41657.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$41657.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41670.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41670.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$41683.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41683.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$41697.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41697.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$41733.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$41746.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$41752.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$277973$lut$aiger277972$41765.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut\corescorecore.core_26.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$41811.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$41825.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$41825.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41838.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41631.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41851.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41864.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$41864.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41935.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$41877.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41838.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$41935.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$42023.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$41964.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41877.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42063.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42090.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$42077.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41964.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42090.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42117.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$42104.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$42077.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42117.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42134.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42134.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$42149.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42172.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42172.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$42191.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42191.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$42204.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$42204.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42229.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$42242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$42242.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42257.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$42270.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42270.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$42283.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$42283.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42296.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42296.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$42309.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$42309.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42347.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$42354.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$42454.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$30548.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$33946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$42541.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$42561.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42581.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42655.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$42639.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42706.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$42706.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42726.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42739.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$42739.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42795.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$33452.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42806.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$42831.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42852.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$42852.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42887.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$36959.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$43610.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$43081.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$42987.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$43048.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$45860.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$43101.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$43074.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut\corescorecore.core_23.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_23.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$43305.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$43269.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$43363.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42454.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$43330.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$49365.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$43394.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$43101.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39297.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$43495.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$43468.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$46512.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$43514.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$43383.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$43507.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$43547.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$43610.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$43591.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$44051.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$43679.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$43692.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$43775.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$43768.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$46555.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34432.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$43795.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$39297.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut\corescorecore.core_23.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$43870.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$43500.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$50009.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$50048.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$44221.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$44153.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$44261.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$44234.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$44261.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$44306.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$44287.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$44341.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$44322.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$44341.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$44354.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$44306.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$44373.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$49539.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$44531.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$44354.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$44542.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$44386.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$44549.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$44582.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$44582.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut\corescorecore.core_4.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_4.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_1.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$44755.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$44322.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$44755.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$44918.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$48889.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$44933.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$45000.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_1.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$44812.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$45134.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$45125.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut\corescorecore.core_1.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$57753.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$45097.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$45286.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$57282.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$45158.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$45377.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$49551.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$46490.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$45545.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$45711.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_27.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$45331.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$37093.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$45607.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$53620.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$45816.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278700.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$45875.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_23.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$51845.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$45943.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$46142.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut\corescorecore.core_3.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_26.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$46906.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$46205.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$46544.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$47839.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$54705.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$46301.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$46323.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$45565.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$34487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$46332.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$45674.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$46353.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$46544.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34694.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$36512.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$43885.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$44041.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$46441.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$46153.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$39297.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33839.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$36512.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$46637.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$46685.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$46713.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$37093.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$50140.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51084.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$47082.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$47114.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$47076.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$47098.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut\corescorecore.core_16.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$47146.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$46694.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_10.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_10.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33993.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$50048.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut\corescorecore.core_12.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$48249.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$47416.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$48256.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$48238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$47482.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$48929.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$53091.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$47525.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$50022.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$47634.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$47647.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$57799.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$47131.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$47719.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$47774.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$47774.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$47787.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$47800.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$47813.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$47800.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$47813.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$47826.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$47852.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$47839.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$47521.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$58505.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$48113.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$47660.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$48113.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$48170.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$48170.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$48225.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278241.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$48256.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$48276.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$48428.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$48276.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$60802.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$59933.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$48615.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$48428.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$48787.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$48854.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$48854.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$48909.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$48929.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$37810.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38683.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$49147.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$45222.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_14.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_14.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$49260.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$49365.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$49440.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$49452.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$49452.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$49465.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$49478.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$49492.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$49478.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$49508.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$49492.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$49551.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$49564.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$49736.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$49564.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$49260.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$277973$lut$aiger277972$39976.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$49787.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$49904.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39837.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$49996.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$46853.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$50009.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$50022.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$50035.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$50061.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$50035.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$44186.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut\corescorecore.core_4.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$50092.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$49736.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$50147.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$50167.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$50147.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$50180.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$50167.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$50305.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39080.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$48902.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$60815.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$50180.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$50837.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$50766.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$50837.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51071.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$50990.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$51084.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51097.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$51071.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51110.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$51097.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51137.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51110.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51241.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$51137.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$51276.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$51241.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42753.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51302.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51315.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51289.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$35973.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51403.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51373.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut\corescorecore.core_32.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33188.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$51423.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$33629.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34349.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$53149.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut\corescorecore.core_16.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$35723.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$52738.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51715.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$51741.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51728.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$51767.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$51780.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$51728.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38098.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51876.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$51858.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$51845.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51715.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51896.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51396.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$52035.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$52035.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$52028.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$52339.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$46376.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$52288.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$277973$lut$aiger277972$52222.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$46178.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$52307.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$52288.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39080.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$52222.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279483.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$52363.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$52398.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$53051.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$53051.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$52545.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51123.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$52738.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$47204.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$52812.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$52830.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$52854.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$53038.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$52830.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$277973$lut$aiger277972$39837.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$34110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$50533.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$53104.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$53064.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$52450.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$53077.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$53077.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$53091.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$53104.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$53149.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$53279.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51276.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$53292.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$53279.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$277973$lut$aiger277972$53367.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$53292.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$53367.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$53568.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$53488.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$53581.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$53568.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$53594.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$53581.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$53607.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$53594.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$59933.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$53633.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$53607.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$53653.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$53633.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$53713.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$53653.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$53726.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$53713.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$277973$lut$aiger277972$53794.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$53726.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$54046.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278738.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$54046.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$53952.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$54140.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$54458.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$54348.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$54458.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$54574.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278699.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$54587.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$54574.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$54600.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$54587.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$54613.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$54600.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$54626.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$54613.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$54687.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$54674.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$43795.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$54705.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$54725.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$54626.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$54743.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$54790.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278677.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$54743.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$54853.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$54853.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$55146.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$55115.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$55146.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$55128.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278635.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$55289.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$55299.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$55344.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$55289.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$277973$lut$aiger277972$55375.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$55811.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$55630.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$55811.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$55891.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$55907.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278570.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$55980.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$55980.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$56037.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$56037.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$56157.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$56203.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278533.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$56234.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$56157.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$56255.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$56203.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$56277.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$56294.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$56362.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$56234.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$277973$lut$aiger277972$56389.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$56487.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$56487.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$56509.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$56542.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$56522.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$56643.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$56681.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278461.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$56749.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$47852.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$56944.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$56892.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$56944.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$57014.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278453.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$57081.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$57014.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$57118.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$33243.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$36368.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$57313.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$57313.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$36375.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$57352.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$57118.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$57673.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$47667.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$57736.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$57673.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$57753.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$57799.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$57772.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$57786.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278354.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$57446.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$57772.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$57812.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$57786.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$57955.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$58033.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$57968.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$57812.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$57955.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$57981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$57994.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$57968.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$58007.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$57981.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$58020.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$57994.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278333.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278333.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$58052.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$58020.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$57736.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$58174.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$58383.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$58397.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278332.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$58440.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$58411.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$58425.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$58397.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$58440.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$58174.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$58477.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$58527.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$58505.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$58383.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$47826.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$58545.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278294.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$58679.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$58545.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$58477.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$58778.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$58823.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$58791.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$58978.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$58978.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$59242.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$59163.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$59273.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$59242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$277973$lut$aiger277972$59318.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$59273.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$59455.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$59471.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$59455.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$277973$lut$aiger277972$59613.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278133.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$59643.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$59471.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$59658.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278204.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$59881.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278132.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$59894.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$35168.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278127.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$59946.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$59881.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$59959.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$59894.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$59972.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$59946.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$59986.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$59999.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$59972.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$60091.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278091.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$60107.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$60146.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$60174.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$60120.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$60133.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$60091.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$60146.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$60120.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$60159.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$60133.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$60174.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$59959.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$59687.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$60211.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$60244.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$60253.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$60244.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$60253.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$60370.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$60441.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$60370.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$60494.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278078.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278026.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$60749.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$60776.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$60789.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$60776.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$60802.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$60815.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$60107.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$60828.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$60789.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$60841.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$60828.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$60854.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$60841.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$60867.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$60854.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$60911.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$60867.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut\corescorecore.core_0.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_0.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_0.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_0.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_0.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$53026.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_1.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$37178.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$44518.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$46212.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$35202.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut\corescorecore.core_10.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_10.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33879.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut\corescorecore.core_11.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_11.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_11.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_11.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_11.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_12.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_12.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_13.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_13.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_13.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_13.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_13.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$35973.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut\corescorecore.core_14.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_14.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_15.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_15.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_15.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_15.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_15.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_16.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_16.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_16.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_17.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_17.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_17.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_17.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_17.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_18.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_18.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_18.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_18.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_18.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$34370.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_19.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_19.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_19.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_19.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_2.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_2.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_2.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$35560.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_20.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_20.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_20.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_20.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_20.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_21.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_21.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_21.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_21.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_21.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_22.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_22.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_22.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_22.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_22.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$43269.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut\corescorecore.core_23.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$43081.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut\corescorecore.core_24.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_24.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_24.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_24.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_24.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_25.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_25.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_25.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_25.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_25.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$41788.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut\corescorecore.core_26.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_26.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_26.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_27.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_27.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_27.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_28.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_28.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_28.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_28.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$30484.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut\corescorecore.core_29.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_29.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_29.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_29.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_29.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$42063.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut\corescorecore.core_3.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_3.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_3.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_3.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_30.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_30.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_30.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_30.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_30.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$43023.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$44386.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$277973$lut\corescorecore.core_31.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_31.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_31.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_31.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$37387.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut\corescorecore.core_32.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_32.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_32.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_32.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_33.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_33.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_33.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_33.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$50127.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_4.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$35899.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$44569.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut\corescorecore.core_5.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_5.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_5.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_5.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_5.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_6.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_6.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_6.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_6.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_6.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_7.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_7.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_7.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_7.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_7.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$36489.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut\corescorecore.core_8.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_8.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_8.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_8.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_8.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_9.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_9.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_9.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_9.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut\corescorecore.core_9.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278029.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278026.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278029.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278030.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278080.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278078.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278080.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278082.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278091.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278208.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278133.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278132.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$59613.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278127.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278231.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278204.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278205.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$59110.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$58411.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278240.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278241.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278231.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278229.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278240.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278227.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278242.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278239.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$56938.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$58527.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$56938.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278294.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278296.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$58052.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$58007.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278332.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$58033.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278331.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278354.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278356.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$57446.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$57306.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42753.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278453.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278454.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278455.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$56872.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278462.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278461.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278462.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278463.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278489.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278488.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278489.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278490.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278491.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278510.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278534.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278533.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278534.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278539.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278538.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278539.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278570.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$55213.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278635.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278639.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278639.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278640.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278678.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278677.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278678.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$54698.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278699.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278700.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278701.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278703.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278739.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278738.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278739.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278740.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280021.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278789.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278791.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278792.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278791.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278833.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278834.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278835.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278834.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278872.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278873.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278872.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278922.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278923.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278924.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278923.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278977.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278978.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278979.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278978.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$51403.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279054.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$278979.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279057.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279058.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279057.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279096.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279097.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279098.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279097.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279105.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279106.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279107.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279106.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279142.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279107.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279209.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279210.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279211.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279212.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279213.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279212.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279213.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$50533.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279244.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279246.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279247.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279246.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279276.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279247.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279312.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279313.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279314.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279313.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$48225.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279350.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279350.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279356.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279357.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279358.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279357.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279413.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279424.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279448.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279358.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$46232.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279522.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279448.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279541.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279550.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279551.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279550.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279555.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279551.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279558.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279555.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279561.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279562.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279563.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279564.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279563.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279567.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279564.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$44569.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279573.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279567.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279579.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279573.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279581.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279579.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$44241.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279600.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279581.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279604.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279600.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279606.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279604.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279622.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279627.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279623.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279629.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279630.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279629.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279632.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279630.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$43363.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279637.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279632.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279639.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279637.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279642.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279639.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42699.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279647.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279642.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42104.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42726.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279658.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279647.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42581.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$41811.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279732.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279658.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279735.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279732.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39771.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$39606.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$39044.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279840.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279735.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38398.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$38084.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$37985.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279878.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279840.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279882.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279878.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$36648.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$277973$lut$aiger277972$33243.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$36375.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279934.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279952.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$35365.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$35354.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$279991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$277973$lut$aiger277972$33718.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280020.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280021.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280020.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280042.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$277973$lut$aiger277972$42531.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$277973$lut\corescorecore.core_28.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280150.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280154.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$280156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)

28.27. Executing SETUNDEF pass (replace undef values with defined constants).

28.28. Executing HILOMAP pass (mapping to constant drivers).
Removed 0 unused cells and 26169 unused wires.

28.29. Executing AUTONAME pass.
Renamed 292746 objects in module corescore_gowin_yosys (113 iterations).
<suppressed ~35938 debug messages>

28.30. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `corescore_gowin_yosys'. Setting top module to corescore_gowin_yosys.

28.30.1. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys

28.30.2. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Removed 0 unused modules.
Module corescore_gowin_yosys directly or indirectly displays text -> setting "keep" attribute.

28.31. Printing statistics.

=== corescore_gowin_yosys ===

   Number of wires:              22234
   Number of wire bits:          90834
   Number of public wires:       22234
   Number of public wire bits:   90834
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              23585
     $print                         34
     $scopeinfo                    675
     ALU                           770
     CLKDIV                          1
     DFF                          2210
     DFFC                            2
     DFFE                         5022
     DFFR                          653
     DFFRE                        1609
     DFFS                           38
     DFFSE                          69
     DPX9B                          34
     GND                             1
     IBUF                            2
     LUT1                         1007
     LUT2                         1223
     LUT3                         4020
     LUT4                         4525
     MUX2_LUT5                    1453
     MUX2_LUT6                     151
     MUX2_LUT7                      60
     MUX2_LUT8                      23
     OBUF                            1
     VCC                             1
     rPLL                            1

28.32. Executing CHECK pass (checking for obvious problems).
Checking module corescore_gowin_yosys...
Found and reported 0 problems.

29. Executing BLIF backend.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: cd19801722, CPU: user 28.30s system 0.14s, MEM: 462.85 MB peak
Yosys 0.50+56 (git sha1 176131b50, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 21% 31x opt_clean (6 sec), 12% 53x opt_expr (3 sec), ...
