#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017c88faf2d0 .scope module, "ShiftLeftOne" "ShiftLeftOne" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i";
    .port_info 1 /OUTPUT 32 "o";
v0000017c88fcb390_0 .net *"_ivl_2", 30 0, L_0000017c890138c0;  1 drivers
L_0000017c8905a0b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c88fccfb0_0 .net *"_ivl_4", 0 0, L_0000017c8905a0b8;  1 drivers
o0000017c890200e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017c88fcc470_0 .net/s "i", 31 0, o0000017c890200e8;  0 drivers
v0000017c88fcbf70_0 .net/s "o", 31 0, L_0000017c890140e0;  1 drivers
L_0000017c890138c0 .part o0000017c890200e8, 0, 31;
L_0000017c890140e0 .concat [ 1 31 0 0], L_0000017c8905a0b8, L_0000017c890138c0;
S_0000017c88faf460 .scope module, "SingleCycleCPU" "SingleCycleCPU" 3 12;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
L_0000017c88faf910 .functor AND 1, v0000017c88fcc8d0_0, L_0000017c89016b90, C4<1>, C4<1>;
v0000017c890135a0_0 .net "ALUData2", 31 0, L_0000017c89016730;  1 drivers
v0000017c89013aa0_0 .net "ALUOp", 1 0, v0000017c88fccc90_0;  1 drivers
v0000017c89013780_0 .net "ALUOut", 31 0, v0000017c88fcbb10_0;  1 drivers
v0000017c89014400_0 .net "ALUSrc", 0 0, v0000017c88fcc830_0;  1 drivers
v0000017c89013a00_0 .net "Aluctl", 3 0, v0000017c88fcc970_0;  1 drivers
v0000017c89013b40_0 .net "b_sum", 31 0, L_0000017c89015e70;  1 drivers
v0000017c89013fa0_0 .net "branch", 0 0, v0000017c88fcc8d0_0;  1 drivers
o0000017c89020a18 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c89014720_0 .net "clk", 0 0, o0000017c89020a18;  0 drivers
v0000017c89014540_0 .net "i_inst", 31 0, L_0000017c89016230;  1 drivers
v0000017c89014360_0 .net "imm", 31 0, v0000017c89058ff0_0;  1 drivers
v0000017c890136e0_0 .net "jump_sel", 0 0, L_0000017c88faf910;  1 drivers
v0000017c89013be0_0 .net "load_data", 31 0, v0000017c89059630_0;  1 drivers
v0000017c890142c0_0 .net "memRead", 0 0, v0000017c88fcb930_0;  1 drivers
v0000017c89013e60_0 .net "memWrite", 0 0, v0000017c88fcd050_0;  1 drivers
v0000017c89013820_0 .net "memtoReg", 0 0, v0000017c88fcd0f0_0;  1 drivers
v0000017c890131e0_0 .net "pc_i", 31 0, L_0000017c89015970;  1 drivers
v0000017c89014ae0_0 .net "pc_o", 31 0, v0000017c89059810_0;  1 drivers
v0000017c89014220_0 .net "pc_sum", 31 0, L_0000017c89016a50;  1 drivers
v0000017c89014fe0_0 .net "readData1", 31 0, L_0000017c89015c90;  1 drivers
v0000017c89014d60_0 .net "readData2", 31 0, L_0000017c890164b0;  1 drivers
v0000017c89013f00_0 .net "regWrite", 0 0, v0000017c88fccdd0_0;  1 drivers
o0000017c89022278 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c89014c20_0 .net "start", 0 0, o0000017c89022278;  0 drivers
v0000017c89013140_0 .net "writeData", 31 0, L_0000017c89015510;  1 drivers
v0000017c89013d20_0 .net "zero", 0 0, L_0000017c89016b90;  1 drivers
L_0000017c89015150 .part L_0000017c89016230, 0, 7;
L_0000017c890162d0 .part L_0000017c89016230, 12, 3;
L_0000017c89015d30 .part L_0000017c89016230, 15, 5;
L_0000017c890165f0 .part L_0000017c89016230, 20, 5;
L_0000017c89015290 .part L_0000017c89016230, 7, 5;
L_0000017c89016f50 .part L_0000017c89016230, 30, 1;
L_0000017c890153d0 .part L_0000017c89016230, 12, 3;
S_0000017c88f66930 .scope module, "m_ALU" "ALU" 3 140, 4 1 0, S_0000017c88faf460;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUCtl";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "zero";
v0000017c88fcb430_0 .net/s "A", 31 0, L_0000017c89015c90;  alias, 1 drivers
v0000017c88fcb4d0_0 .net "ALUCtl", 3 0, v0000017c88fcc970_0;  alias, 1 drivers
v0000017c88fcbb10_0 .var/s "ALUOut", 31 0;
v0000017c88fcc150_0 .net/s "B", 31 0, L_0000017c89016730;  alias, 1 drivers
v0000017c88fcc6f0_0 .net "zero", 0 0, L_0000017c89016b90;  alias, 1 drivers
E_0000017c88fe83b0 .event anyedge, v0000017c88fcb4d0_0, v0000017c88fcb430_0, v0000017c88fcc150_0;
L_0000017c89016b90 .cmp/eq 32, L_0000017c89015c90, L_0000017c89016730;
S_0000017c88f66ac0 .scope module, "m_ALUCtrl" "ALUCtrl" 3 133, 5 1 0, S_0000017c88faf460;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 1 "funct7";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /OUTPUT 4 "ALUCtl";
v0000017c88fcc970_0 .var "ALUCtl", 3 0;
v0000017c88fcc1f0_0 .net "ALUOp", 1 0, v0000017c88fccc90_0;  alias, 1 drivers
v0000017c88fcbbb0_0 .net "funct3", 2 0, L_0000017c890153d0;  1 drivers
v0000017c88fcc510_0 .net "funct7", 0 0, L_0000017c89016f50;  1 drivers
E_0000017c88fe82b0 .event anyedge, v0000017c88fcc1f0_0, v0000017c88fcbbb0_0, v0000017c88fcc510_0;
S_0000017c88f66c50 .scope module, "m_Adder_1" "Adder" 3 65, 6 1 0, S_0000017c88faf460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0000017c88fcc3d0_0 .net/s "a", 31 0, v0000017c89059810_0;  alias, 1 drivers
v0000017c88fcb570_0 .net/s "b", 31 0, v0000017c89058ff0_0;  alias, 1 drivers
v0000017c88fccab0_0 .net/s "sum", 31 0, L_0000017c89015e70;  alias, 1 drivers
L_0000017c89015e70 .arith/sum 32, v0000017c89059810_0, v0000017c89058ff0_0;
S_0000017c88f71070 .scope module, "m_Adder_2" "Adder" 3 112, 6 1 0, S_0000017c88faf460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0000017c88fcc650_0 .net/s "a", 31 0, v0000017c89059810_0;  alias, 1 drivers
L_0000017c8905a580 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000017c88fcb9d0_0 .net/s "b", 31 0, L_0000017c8905a580;  1 drivers
v0000017c88fcc790_0 .net/s "sum", 31 0, L_0000017c89016a50;  alias, 1 drivers
L_0000017c89016a50 .arith/sum 32, v0000017c89059810_0, L_0000017c8905a580;
S_0000017c88f71200 .scope module, "m_Control" "Control" 3 76, 7 1 0, S_0000017c88faf460;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "branch";
    .port_info 2 /INPUT 3 "func3";
    .port_info 3 /OUTPUT 1 "memRead";
    .port_info 4 /OUTPUT 1 "memtoReg";
    .port_info 5 /OUTPUT 2 "ALUOp";
    .port_info 6 /OUTPUT 1 "memWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "regWrite";
v0000017c88fccc90_0 .var "ALUOp", 1 0;
v0000017c88fcc830_0 .var "ALUSrc", 0 0;
v0000017c88fcc8d0_0 .var "branch", 0 0;
v0000017c88fcb750_0 .net "func3", 2 0, L_0000017c890162d0;  1 drivers
v0000017c88fcb930_0 .var "memRead", 0 0;
v0000017c88fcd050_0 .var "memWrite", 0 0;
v0000017c88fcd0f0_0 .var "memtoReg", 0 0;
v0000017c88fccd30_0 .net "opcode", 6 0, L_0000017c89015150;  1 drivers
v0000017c88fccdd0_0 .var "regWrite", 0 0;
E_0000017c88fe8430 .event anyedge, v0000017c88fccd30_0, v0000017c88fcb750_0;
S_0000017c88f71390 .scope module, "m_DataMemory" "DataMemory" 3 148, 8 1 0, S_0000017c88faf460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "memWrite";
    .port_info 3 /INPUT 1 "memRead";
    .port_info 4 /INPUT 32 "address";
    .port_info 5 /INPUT 32 "writeData";
    .port_info 6 /OUTPUT 32 "readData";
v0000017c88fcce70_0 .net "address", 31 0, v0000017c88fcbb10_0;  alias, 1 drivers
v0000017c88fccf10_0 .net "clk", 0 0, o0000017c89020a18;  alias, 0 drivers
v0000017c88fcb890 .array "data_memory", 0 127, 7 0;
v0000017c89059270_0 .net "memRead", 0 0, v0000017c88fcb930_0;  alias, 1 drivers
v0000017c89058a50_0 .net "memWrite", 0 0, v0000017c88fcd050_0;  alias, 1 drivers
v0000017c89059630_0 .var "readData", 31 0;
v0000017c89058af0_0 .net "rst", 0 0, o0000017c89022278;  alias, 0 drivers
v0000017c89058370_0 .net "writeData", 31 0, L_0000017c890164b0;  alias, 1 drivers
v0000017c88fcb890_0 .array/port v0000017c88fcb890, 0;
v0000017c88fcb890_1 .array/port v0000017c88fcb890, 1;
E_0000017c88fe7b30/0 .event anyedge, v0000017c88fcb930_0, v0000017c88fcbb10_0, v0000017c88fcb890_0, v0000017c88fcb890_1;
v0000017c88fcb890_2 .array/port v0000017c88fcb890, 2;
v0000017c88fcb890_3 .array/port v0000017c88fcb890, 3;
v0000017c88fcb890_4 .array/port v0000017c88fcb890, 4;
v0000017c88fcb890_5 .array/port v0000017c88fcb890, 5;
E_0000017c88fe7b30/1 .event anyedge, v0000017c88fcb890_2, v0000017c88fcb890_3, v0000017c88fcb890_4, v0000017c88fcb890_5;
v0000017c88fcb890_6 .array/port v0000017c88fcb890, 6;
v0000017c88fcb890_7 .array/port v0000017c88fcb890, 7;
v0000017c88fcb890_8 .array/port v0000017c88fcb890, 8;
v0000017c88fcb890_9 .array/port v0000017c88fcb890, 9;
E_0000017c88fe7b30/2 .event anyedge, v0000017c88fcb890_6, v0000017c88fcb890_7, v0000017c88fcb890_8, v0000017c88fcb890_9;
v0000017c88fcb890_10 .array/port v0000017c88fcb890, 10;
v0000017c88fcb890_11 .array/port v0000017c88fcb890, 11;
v0000017c88fcb890_12 .array/port v0000017c88fcb890, 12;
v0000017c88fcb890_13 .array/port v0000017c88fcb890, 13;
E_0000017c88fe7b30/3 .event anyedge, v0000017c88fcb890_10, v0000017c88fcb890_11, v0000017c88fcb890_12, v0000017c88fcb890_13;
v0000017c88fcb890_14 .array/port v0000017c88fcb890, 14;
v0000017c88fcb890_15 .array/port v0000017c88fcb890, 15;
v0000017c88fcb890_16 .array/port v0000017c88fcb890, 16;
v0000017c88fcb890_17 .array/port v0000017c88fcb890, 17;
E_0000017c88fe7b30/4 .event anyedge, v0000017c88fcb890_14, v0000017c88fcb890_15, v0000017c88fcb890_16, v0000017c88fcb890_17;
v0000017c88fcb890_18 .array/port v0000017c88fcb890, 18;
v0000017c88fcb890_19 .array/port v0000017c88fcb890, 19;
v0000017c88fcb890_20 .array/port v0000017c88fcb890, 20;
v0000017c88fcb890_21 .array/port v0000017c88fcb890, 21;
E_0000017c88fe7b30/5 .event anyedge, v0000017c88fcb890_18, v0000017c88fcb890_19, v0000017c88fcb890_20, v0000017c88fcb890_21;
v0000017c88fcb890_22 .array/port v0000017c88fcb890, 22;
v0000017c88fcb890_23 .array/port v0000017c88fcb890, 23;
v0000017c88fcb890_24 .array/port v0000017c88fcb890, 24;
v0000017c88fcb890_25 .array/port v0000017c88fcb890, 25;
E_0000017c88fe7b30/6 .event anyedge, v0000017c88fcb890_22, v0000017c88fcb890_23, v0000017c88fcb890_24, v0000017c88fcb890_25;
v0000017c88fcb890_26 .array/port v0000017c88fcb890, 26;
v0000017c88fcb890_27 .array/port v0000017c88fcb890, 27;
v0000017c88fcb890_28 .array/port v0000017c88fcb890, 28;
v0000017c88fcb890_29 .array/port v0000017c88fcb890, 29;
E_0000017c88fe7b30/7 .event anyedge, v0000017c88fcb890_26, v0000017c88fcb890_27, v0000017c88fcb890_28, v0000017c88fcb890_29;
v0000017c88fcb890_30 .array/port v0000017c88fcb890, 30;
v0000017c88fcb890_31 .array/port v0000017c88fcb890, 31;
v0000017c88fcb890_32 .array/port v0000017c88fcb890, 32;
v0000017c88fcb890_33 .array/port v0000017c88fcb890, 33;
E_0000017c88fe7b30/8 .event anyedge, v0000017c88fcb890_30, v0000017c88fcb890_31, v0000017c88fcb890_32, v0000017c88fcb890_33;
v0000017c88fcb890_34 .array/port v0000017c88fcb890, 34;
v0000017c88fcb890_35 .array/port v0000017c88fcb890, 35;
v0000017c88fcb890_36 .array/port v0000017c88fcb890, 36;
v0000017c88fcb890_37 .array/port v0000017c88fcb890, 37;
E_0000017c88fe7b30/9 .event anyedge, v0000017c88fcb890_34, v0000017c88fcb890_35, v0000017c88fcb890_36, v0000017c88fcb890_37;
v0000017c88fcb890_38 .array/port v0000017c88fcb890, 38;
v0000017c88fcb890_39 .array/port v0000017c88fcb890, 39;
v0000017c88fcb890_40 .array/port v0000017c88fcb890, 40;
v0000017c88fcb890_41 .array/port v0000017c88fcb890, 41;
E_0000017c88fe7b30/10 .event anyedge, v0000017c88fcb890_38, v0000017c88fcb890_39, v0000017c88fcb890_40, v0000017c88fcb890_41;
v0000017c88fcb890_42 .array/port v0000017c88fcb890, 42;
v0000017c88fcb890_43 .array/port v0000017c88fcb890, 43;
v0000017c88fcb890_44 .array/port v0000017c88fcb890, 44;
v0000017c88fcb890_45 .array/port v0000017c88fcb890, 45;
E_0000017c88fe7b30/11 .event anyedge, v0000017c88fcb890_42, v0000017c88fcb890_43, v0000017c88fcb890_44, v0000017c88fcb890_45;
v0000017c88fcb890_46 .array/port v0000017c88fcb890, 46;
v0000017c88fcb890_47 .array/port v0000017c88fcb890, 47;
v0000017c88fcb890_48 .array/port v0000017c88fcb890, 48;
v0000017c88fcb890_49 .array/port v0000017c88fcb890, 49;
E_0000017c88fe7b30/12 .event anyedge, v0000017c88fcb890_46, v0000017c88fcb890_47, v0000017c88fcb890_48, v0000017c88fcb890_49;
v0000017c88fcb890_50 .array/port v0000017c88fcb890, 50;
v0000017c88fcb890_51 .array/port v0000017c88fcb890, 51;
v0000017c88fcb890_52 .array/port v0000017c88fcb890, 52;
v0000017c88fcb890_53 .array/port v0000017c88fcb890, 53;
E_0000017c88fe7b30/13 .event anyedge, v0000017c88fcb890_50, v0000017c88fcb890_51, v0000017c88fcb890_52, v0000017c88fcb890_53;
v0000017c88fcb890_54 .array/port v0000017c88fcb890, 54;
v0000017c88fcb890_55 .array/port v0000017c88fcb890, 55;
v0000017c88fcb890_56 .array/port v0000017c88fcb890, 56;
v0000017c88fcb890_57 .array/port v0000017c88fcb890, 57;
E_0000017c88fe7b30/14 .event anyedge, v0000017c88fcb890_54, v0000017c88fcb890_55, v0000017c88fcb890_56, v0000017c88fcb890_57;
v0000017c88fcb890_58 .array/port v0000017c88fcb890, 58;
v0000017c88fcb890_59 .array/port v0000017c88fcb890, 59;
v0000017c88fcb890_60 .array/port v0000017c88fcb890, 60;
v0000017c88fcb890_61 .array/port v0000017c88fcb890, 61;
E_0000017c88fe7b30/15 .event anyedge, v0000017c88fcb890_58, v0000017c88fcb890_59, v0000017c88fcb890_60, v0000017c88fcb890_61;
v0000017c88fcb890_62 .array/port v0000017c88fcb890, 62;
v0000017c88fcb890_63 .array/port v0000017c88fcb890, 63;
v0000017c88fcb890_64 .array/port v0000017c88fcb890, 64;
v0000017c88fcb890_65 .array/port v0000017c88fcb890, 65;
E_0000017c88fe7b30/16 .event anyedge, v0000017c88fcb890_62, v0000017c88fcb890_63, v0000017c88fcb890_64, v0000017c88fcb890_65;
v0000017c88fcb890_66 .array/port v0000017c88fcb890, 66;
v0000017c88fcb890_67 .array/port v0000017c88fcb890, 67;
v0000017c88fcb890_68 .array/port v0000017c88fcb890, 68;
v0000017c88fcb890_69 .array/port v0000017c88fcb890, 69;
E_0000017c88fe7b30/17 .event anyedge, v0000017c88fcb890_66, v0000017c88fcb890_67, v0000017c88fcb890_68, v0000017c88fcb890_69;
v0000017c88fcb890_70 .array/port v0000017c88fcb890, 70;
v0000017c88fcb890_71 .array/port v0000017c88fcb890, 71;
v0000017c88fcb890_72 .array/port v0000017c88fcb890, 72;
v0000017c88fcb890_73 .array/port v0000017c88fcb890, 73;
E_0000017c88fe7b30/18 .event anyedge, v0000017c88fcb890_70, v0000017c88fcb890_71, v0000017c88fcb890_72, v0000017c88fcb890_73;
v0000017c88fcb890_74 .array/port v0000017c88fcb890, 74;
v0000017c88fcb890_75 .array/port v0000017c88fcb890, 75;
v0000017c88fcb890_76 .array/port v0000017c88fcb890, 76;
v0000017c88fcb890_77 .array/port v0000017c88fcb890, 77;
E_0000017c88fe7b30/19 .event anyedge, v0000017c88fcb890_74, v0000017c88fcb890_75, v0000017c88fcb890_76, v0000017c88fcb890_77;
v0000017c88fcb890_78 .array/port v0000017c88fcb890, 78;
v0000017c88fcb890_79 .array/port v0000017c88fcb890, 79;
v0000017c88fcb890_80 .array/port v0000017c88fcb890, 80;
v0000017c88fcb890_81 .array/port v0000017c88fcb890, 81;
E_0000017c88fe7b30/20 .event anyedge, v0000017c88fcb890_78, v0000017c88fcb890_79, v0000017c88fcb890_80, v0000017c88fcb890_81;
v0000017c88fcb890_82 .array/port v0000017c88fcb890, 82;
v0000017c88fcb890_83 .array/port v0000017c88fcb890, 83;
v0000017c88fcb890_84 .array/port v0000017c88fcb890, 84;
v0000017c88fcb890_85 .array/port v0000017c88fcb890, 85;
E_0000017c88fe7b30/21 .event anyedge, v0000017c88fcb890_82, v0000017c88fcb890_83, v0000017c88fcb890_84, v0000017c88fcb890_85;
v0000017c88fcb890_86 .array/port v0000017c88fcb890, 86;
v0000017c88fcb890_87 .array/port v0000017c88fcb890, 87;
v0000017c88fcb890_88 .array/port v0000017c88fcb890, 88;
v0000017c88fcb890_89 .array/port v0000017c88fcb890, 89;
E_0000017c88fe7b30/22 .event anyedge, v0000017c88fcb890_86, v0000017c88fcb890_87, v0000017c88fcb890_88, v0000017c88fcb890_89;
v0000017c88fcb890_90 .array/port v0000017c88fcb890, 90;
v0000017c88fcb890_91 .array/port v0000017c88fcb890, 91;
v0000017c88fcb890_92 .array/port v0000017c88fcb890, 92;
v0000017c88fcb890_93 .array/port v0000017c88fcb890, 93;
E_0000017c88fe7b30/23 .event anyedge, v0000017c88fcb890_90, v0000017c88fcb890_91, v0000017c88fcb890_92, v0000017c88fcb890_93;
v0000017c88fcb890_94 .array/port v0000017c88fcb890, 94;
v0000017c88fcb890_95 .array/port v0000017c88fcb890, 95;
v0000017c88fcb890_96 .array/port v0000017c88fcb890, 96;
v0000017c88fcb890_97 .array/port v0000017c88fcb890, 97;
E_0000017c88fe7b30/24 .event anyedge, v0000017c88fcb890_94, v0000017c88fcb890_95, v0000017c88fcb890_96, v0000017c88fcb890_97;
v0000017c88fcb890_98 .array/port v0000017c88fcb890, 98;
v0000017c88fcb890_99 .array/port v0000017c88fcb890, 99;
v0000017c88fcb890_100 .array/port v0000017c88fcb890, 100;
v0000017c88fcb890_101 .array/port v0000017c88fcb890, 101;
E_0000017c88fe7b30/25 .event anyedge, v0000017c88fcb890_98, v0000017c88fcb890_99, v0000017c88fcb890_100, v0000017c88fcb890_101;
v0000017c88fcb890_102 .array/port v0000017c88fcb890, 102;
v0000017c88fcb890_103 .array/port v0000017c88fcb890, 103;
v0000017c88fcb890_104 .array/port v0000017c88fcb890, 104;
v0000017c88fcb890_105 .array/port v0000017c88fcb890, 105;
E_0000017c88fe7b30/26 .event anyedge, v0000017c88fcb890_102, v0000017c88fcb890_103, v0000017c88fcb890_104, v0000017c88fcb890_105;
v0000017c88fcb890_106 .array/port v0000017c88fcb890, 106;
v0000017c88fcb890_107 .array/port v0000017c88fcb890, 107;
v0000017c88fcb890_108 .array/port v0000017c88fcb890, 108;
v0000017c88fcb890_109 .array/port v0000017c88fcb890, 109;
E_0000017c88fe7b30/27 .event anyedge, v0000017c88fcb890_106, v0000017c88fcb890_107, v0000017c88fcb890_108, v0000017c88fcb890_109;
v0000017c88fcb890_110 .array/port v0000017c88fcb890, 110;
v0000017c88fcb890_111 .array/port v0000017c88fcb890, 111;
v0000017c88fcb890_112 .array/port v0000017c88fcb890, 112;
v0000017c88fcb890_113 .array/port v0000017c88fcb890, 113;
E_0000017c88fe7b30/28 .event anyedge, v0000017c88fcb890_110, v0000017c88fcb890_111, v0000017c88fcb890_112, v0000017c88fcb890_113;
v0000017c88fcb890_114 .array/port v0000017c88fcb890, 114;
v0000017c88fcb890_115 .array/port v0000017c88fcb890, 115;
v0000017c88fcb890_116 .array/port v0000017c88fcb890, 116;
v0000017c88fcb890_117 .array/port v0000017c88fcb890, 117;
E_0000017c88fe7b30/29 .event anyedge, v0000017c88fcb890_114, v0000017c88fcb890_115, v0000017c88fcb890_116, v0000017c88fcb890_117;
v0000017c88fcb890_118 .array/port v0000017c88fcb890, 118;
v0000017c88fcb890_119 .array/port v0000017c88fcb890, 119;
v0000017c88fcb890_120 .array/port v0000017c88fcb890, 120;
v0000017c88fcb890_121 .array/port v0000017c88fcb890, 121;
E_0000017c88fe7b30/30 .event anyedge, v0000017c88fcb890_118, v0000017c88fcb890_119, v0000017c88fcb890_120, v0000017c88fcb890_121;
v0000017c88fcb890_122 .array/port v0000017c88fcb890, 122;
v0000017c88fcb890_123 .array/port v0000017c88fcb890, 123;
v0000017c88fcb890_124 .array/port v0000017c88fcb890, 124;
v0000017c88fcb890_125 .array/port v0000017c88fcb890, 125;
E_0000017c88fe7b30/31 .event anyedge, v0000017c88fcb890_122, v0000017c88fcb890_123, v0000017c88fcb890_124, v0000017c88fcb890_125;
v0000017c88fcb890_126 .array/port v0000017c88fcb890, 126;
v0000017c88fcb890_127 .array/port v0000017c88fcb890, 127;
E_0000017c88fe7b30/32 .event anyedge, v0000017c88fcb890_126, v0000017c88fcb890_127;
E_0000017c88fe7b30 .event/or E_0000017c88fe7b30/0, E_0000017c88fe7b30/1, E_0000017c88fe7b30/2, E_0000017c88fe7b30/3, E_0000017c88fe7b30/4, E_0000017c88fe7b30/5, E_0000017c88fe7b30/6, E_0000017c88fe7b30/7, E_0000017c88fe7b30/8, E_0000017c88fe7b30/9, E_0000017c88fe7b30/10, E_0000017c88fe7b30/11, E_0000017c88fe7b30/12, E_0000017c88fe7b30/13, E_0000017c88fe7b30/14, E_0000017c88fe7b30/15, E_0000017c88fe7b30/16, E_0000017c88fe7b30/17, E_0000017c88fe7b30/18, E_0000017c88fe7b30/19, E_0000017c88fe7b30/20, E_0000017c88fe7b30/21, E_0000017c88fe7b30/22, E_0000017c88fe7b30/23, E_0000017c88fe7b30/24, E_0000017c88fe7b30/25, E_0000017c88fe7b30/26, E_0000017c88fe7b30/27, E_0000017c88fe7b30/28, E_0000017c88fe7b30/29, E_0000017c88fe7b30/30, E_0000017c88fe7b30/31, E_0000017c88fe7b30/32;
E_0000017c88fe8470 .event posedge, v0000017c88fccf10_0;
S_0000017c88f7b240 .scope module, "m_ImmGen" "ImmGen" 3 102, 9 11 0, S_0000017c88faf460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /OUTPUT 32 "imm";
P_0000017c88fe84b0 .param/l "Width" 0 9 11, +C4<00000000000000000000000000100000>;
v0000017c89058ff0_0 .var/s "imm", 31 0;
v0000017c89059ef0_0 .net "inst", 31 0, L_0000017c89016230;  alias, 1 drivers
v0000017c890580f0_0 .net "opcode", 6 0, L_0000017c89016690;  1 drivers
E_0000017c88fe8530 .event anyedge, v0000017c890580f0_0, v0000017c89059ef0_0;
L_0000017c89016690 .part L_0000017c89016230, 0, 7;
S_0000017c88f7b3d0 .scope module, "m_InstMem" "InstructionMemory" 3 71, 10 1 0, S_0000017c88faf460;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "readAddr";
    .port_info 1 /OUTPUT 32 "inst";
L_0000017c8905a100 .functor BUFT 1, C4<00000000000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0000017c89058910_0 .net/2u *"_ivl_0", 31 0, L_0000017c8905a100;  1 drivers
v0000017c89059bd0_0 .net *"_ivl_10", 32 0, L_0000017c890156f0;  1 drivers
L_0000017c8905a190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c89059310_0 .net *"_ivl_13", 0 0, L_0000017c8905a190;  1 drivers
L_0000017c8905a1d8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017c89058190_0 .net/2u *"_ivl_14", 32 0, L_0000017c8905a1d8;  1 drivers
v0000017c89058690_0 .net *"_ivl_16", 32 0, L_0000017c89015790;  1 drivers
v0000017c89058410_0 .net *"_ivl_18", 7 0, L_0000017c89015bf0;  1 drivers
v0000017c89058eb0_0 .net *"_ivl_2", 0 0, L_0000017c89016910;  1 drivers
v0000017c890587d0_0 .net *"_ivl_20", 32 0, L_0000017c89015470;  1 drivers
L_0000017c8905a220 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c89059c70_0 .net *"_ivl_23", 0 0, L_0000017c8905a220;  1 drivers
L_0000017c8905a268 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000017c89059090_0 .net/2u *"_ivl_24", 32 0, L_0000017c8905a268;  1 drivers
v0000017c890585f0_0 .net *"_ivl_26", 32 0, L_0000017c890167d0;  1 drivers
v0000017c890582d0_0 .net *"_ivl_28", 7 0, L_0000017c89015a10;  1 drivers
v0000017c89059f90_0 .net *"_ivl_30", 32 0, L_0000017c89016190;  1 drivers
L_0000017c8905a2b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000017c89059770_0 .net *"_ivl_33", 0 0, L_0000017c8905a2b0;  1 drivers
L_0000017c8905a2f8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000017c89059590_0 .net/2u *"_ivl_34", 32 0, L_0000017c8905a2f8;  1 drivers
v0000017c89058870_0 .net *"_ivl_36", 32 0, L_0000017c89016870;  1 drivers
v0000017c89058f50_0 .net *"_ivl_38", 31 0, L_0000017c89016ff0;  1 drivers
L_0000017c8905a148 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017c89058730_0 .net/2u *"_ivl_4", 31 0, L_0000017c8905a148;  1 drivers
v0000017c890599f0_0 .net *"_ivl_6", 7 0, L_0000017c89015830;  1 drivers
v0000017c89059950_0 .net *"_ivl_8", 7 0, L_0000017c89016550;  1 drivers
v0000017c89058230_0 .net "inst", 31 0, L_0000017c89016230;  alias, 1 drivers
v0000017c890584b0 .array "insts", 0 127, 7 0;
v0000017c89058550_0 .net "readAddr", 31 0, v0000017c89059810_0;  alias, 1 drivers
L_0000017c89016910 .cmp/ge 32, v0000017c89059810_0, L_0000017c8905a100;
L_0000017c89015830 .array/port v0000017c890584b0, v0000017c89059810_0;
L_0000017c89016550 .array/port v0000017c890584b0, L_0000017c89015790;
L_0000017c890156f0 .concat [ 32 1 0 0], v0000017c89059810_0, L_0000017c8905a190;
L_0000017c89015790 .arith/sum 33, L_0000017c890156f0, L_0000017c8905a1d8;
L_0000017c89015bf0 .array/port v0000017c890584b0, L_0000017c890167d0;
L_0000017c89015470 .concat [ 32 1 0 0], v0000017c89059810_0, L_0000017c8905a220;
L_0000017c890167d0 .arith/sum 33, L_0000017c89015470, L_0000017c8905a268;
L_0000017c89015a10 .array/port v0000017c890584b0, L_0000017c89016870;
L_0000017c89016190 .concat [ 32 1 0 0], v0000017c89059810_0, L_0000017c8905a2b0;
L_0000017c89016870 .arith/sum 33, L_0000017c89016190, L_0000017c8905a2f8;
L_0000017c89016ff0 .concat [ 8 8 8 8], L_0000017c89015a10, L_0000017c89015bf0, L_0000017c89016550, L_0000017c89015830;
L_0000017c89016230 .functor MUXZ 32, L_0000017c89016ff0, L_0000017c8905a148, L_0000017c89016910, C4<>;
S_0000017c88f9e9a0 .scope module, "m_Mux_ALU" "Mux2to1" 3 126, 11 1 0, S_0000017c88faf460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "s0";
    .port_info 2 /INPUT 32 "s1";
    .port_info 3 /OUTPUT 32 "out";
P_0000017c88fe7c70 .param/l "size" 0 11 2, +C4<00000000000000000000000000100000>;
v0000017c89059b30_0 .net/s "out", 31 0, L_0000017c89016730;  alias, 1 drivers
v0000017c890589b0_0 .net/s "s0", 31 0, L_0000017c890164b0;  alias, 1 drivers
v0000017c89058b90_0 .net/s "s1", 31 0, v0000017c89058ff0_0;  alias, 1 drivers
v0000017c89058d70_0 .net "sel", 0 0, v0000017c88fcc830_0;  alias, 1 drivers
L_0000017c89016730 .functor MUXZ 32, L_0000017c890164b0, v0000017c89058ff0_0, v0000017c88fcc830_0, C4<>;
S_0000017c88f9eb30 .scope module, "m_Mux_PC" "Mux2to1" 3 119, 11 1 0, S_0000017c88faf460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "s0";
    .port_info 2 /INPUT 32 "s1";
    .port_info 3 /OUTPUT 32 "out";
P_0000017c88fe83f0 .param/l "size" 0 11 2, +C4<00000000000000000000000000100000>;
v0000017c89058cd0_0 .net/s "out", 31 0, L_0000017c89015970;  alias, 1 drivers
v0000017c89059d10_0 .net/s "s0", 31 0, L_0000017c89016a50;  alias, 1 drivers
v0000017c89058c30_0 .net/s "s1", 31 0, L_0000017c89015e70;  alias, 1 drivers
v0000017c89058e10_0 .net "sel", 0 0, L_0000017c88faf910;  alias, 1 drivers
L_0000017c89015970 .functor MUXZ 32, L_0000017c89016a50, L_0000017c89015e70, L_0000017c88faf910, C4<>;
S_0000017c88f9ecc0 .scope module, "m_Mux_WriteData" "Mux2to1" 3 158, 11 1 0, S_0000017c88faf460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "s0";
    .port_info 2 /INPUT 32 "s1";
    .port_info 3 /OUTPUT 32 "out";
P_0000017c88fe7c30 .param/l "size" 0 11 2, +C4<00000000000000000000000000100000>;
v0000017c89059130_0 .net/s "out", 31 0, L_0000017c89015510;  alias, 1 drivers
v0000017c89059a90_0 .net/s "s0", 31 0, v0000017c88fcbb10_0;  alias, 1 drivers
v0000017c890596d0_0 .net/s "s1", 31 0, v0000017c89059630_0;  alias, 1 drivers
v0000017c89059db0_0 .net "sel", 0 0, v0000017c88fcd0f0_0;  alias, 1 drivers
L_0000017c89015510 .functor MUXZ 32, v0000017c88fcbb10_0, v0000017c89059630_0, v0000017c88fcd0f0_0, C4<>;
S_0000017c88f65d90 .scope module, "m_PC" "PC" 3 57, 12 1 0, S_0000017c88faf460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_i";
    .port_info 3 /OUTPUT 32 "pc_o";
v0000017c89059e50_0 .net "clk", 0 0, o0000017c89020a18;  alias, 0 drivers
v0000017c890591d0_0 .net "pc_i", 31 0, L_0000017c89015970;  alias, 1 drivers
v0000017c89059810_0 .var "pc_o", 31 0;
v0000017c890598b0_0 .net "rst", 0 0, o0000017c89022278;  alias, 0 drivers
S_0000017c88f65f20 .scope module, "m_Register" "Register" 3 89, 13 3 0, S_0000017c88faf460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "regWrite";
    .port_info 3 /INPUT 5 "readReg1";
    .port_info 4 /INPUT 5 "readReg2";
    .port_info 5 /INPUT 5 "writeReg";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
v0000017c89059450_0 .net *"_ivl_0", 31 0, L_0000017c89015330;  1 drivers
v0000017c890594f0_0 .net *"_ivl_10", 6 0, L_0000017c890151f0;  1 drivers
L_0000017c8905a3d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c89014e00_0 .net *"_ivl_13", 1 0, L_0000017c8905a3d0;  1 drivers
L_0000017c8905a418 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017c89013320_0 .net/2u *"_ivl_14", 31 0, L_0000017c8905a418;  1 drivers
v0000017c890145e0_0 .net *"_ivl_18", 31 0, L_0000017c89016eb0;  1 drivers
L_0000017c8905a460 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017c89014f40_0 .net *"_ivl_21", 26 0, L_0000017c8905a460;  1 drivers
L_0000017c8905a4a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017c89014ea0_0 .net/2u *"_ivl_22", 31 0, L_0000017c8905a4a8;  1 drivers
v0000017c89014a40_0 .net *"_ivl_24", 0 0, L_0000017c890158d0;  1 drivers
v0000017c89014680_0 .net *"_ivl_26", 31 0, L_0000017c89016410;  1 drivers
v0000017c89013500_0 .net *"_ivl_28", 6 0, L_0000017c89015ab0;  1 drivers
L_0000017c8905a340 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017c89014b80_0 .net *"_ivl_3", 26 0, L_0000017c8905a340;  1 drivers
L_0000017c8905a4f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017c890133c0_0 .net *"_ivl_31", 1 0, L_0000017c8905a4f0;  1 drivers
L_0000017c8905a538 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017c89013640_0 .net/2u *"_ivl_32", 31 0, L_0000017c8905a538;  1 drivers
L_0000017c8905a388 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017c89014860_0 .net/2u *"_ivl_4", 31 0, L_0000017c8905a388;  1 drivers
v0000017c890144a0_0 .net *"_ivl_6", 0 0, L_0000017c89015f10;  1 drivers
v0000017c890149a0_0 .net *"_ivl_8", 31 0, L_0000017c89016370;  1 drivers
v0000017c89014040_0 .net "clk", 0 0, o0000017c89020a18;  alias, 0 drivers
v0000017c89013960_0 .net "readData1", 31 0, L_0000017c89015c90;  alias, 1 drivers
v0000017c89013dc0_0 .net "readData2", 31 0, L_0000017c890164b0;  alias, 1 drivers
v0000017c890147c0_0 .net "readReg1", 4 0, L_0000017c89015d30;  1 drivers
v0000017c89013460_0 .net "readReg2", 4 0, L_0000017c890165f0;  1 drivers
v0000017c89013280_0 .net "regWrite", 0 0, v0000017c88fccdd0_0;  alias, 1 drivers
v0000017c89014cc0 .array "regs", 31 0, 31 0;
v0000017c89014180_0 .net "rst", 0 0, o0000017c89022278;  alias, 0 drivers
v0000017c89013c80_0 .net "writeData", 31 0, L_0000017c89015510;  alias, 1 drivers
v0000017c89014900_0 .net "writeReg", 4 0, L_0000017c89015290;  1 drivers
L_0000017c89015330 .concat [ 5 27 0 0], L_0000017c89015d30, L_0000017c8905a340;
L_0000017c89015f10 .cmp/ne 32, L_0000017c89015330, L_0000017c8905a388;
L_0000017c89016370 .array/port v0000017c89014cc0, L_0000017c890151f0;
L_0000017c890151f0 .concat [ 5 2 0 0], L_0000017c89015d30, L_0000017c8905a3d0;
L_0000017c89015c90 .functor MUXZ 32, L_0000017c8905a418, L_0000017c89016370, L_0000017c89015f10, C4<>;
L_0000017c89016eb0 .concat [ 5 27 0 0], L_0000017c890165f0, L_0000017c8905a460;
L_0000017c890158d0 .cmp/ne 32, L_0000017c89016eb0, L_0000017c8905a4a8;
L_0000017c89016410 .array/port v0000017c89014cc0, L_0000017c89015ab0;
L_0000017c89015ab0 .concat [ 5 2 0 0], L_0000017c890165f0, L_0000017c8905a4f0;
L_0000017c890164b0 .functor MUXZ 32, L_0000017c8905a538, L_0000017c89016410, L_0000017c890158d0, C4<>;
    .scope S_0000017c88f65d90;
T_0 ;
    %wait E_0000017c88fe8470;
    %load/vec4 v0000017c890598b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017c89059810_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017c890591d0_0;
    %assign/vec4 v0000017c89059810_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000017c88f7b3d0;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017c890584b0, 4, 0;
    %vpi_call 10 21 "$readmemb", "TEST_INSTRUCTIONS.dat", v0000017c890584b0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000017c88f71200;
T_2 ;
    %wait E_0000017c88fe8430;
    %load/vec4 v0000017c88fccd30_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fcc8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fcb930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fcd0f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017c88fccc90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fcd050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fcc830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fccdd0_0, 0, 1;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fcc8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fcb930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fcd0f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000017c88fccc90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fcd050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fcc830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c88fccdd0_0, 0, 1;
    %jmp T_2.7;
T_2.1 ;
    %load/vec4 v0000017c88fcb750_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017c88fccc90_0, 0, 2;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000017c88fccc90_0, 0, 2;
T_2.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fcc8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fcb930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fcd0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fcd050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c88fcc830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c88fccdd0_0, 0, 1;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fcc8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c88fcb930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c88fcd0f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017c88fccc90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fcd050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c88fcc830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c88fccdd0_0, 0, 1;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fcc8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fcb930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fcd0f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017c88fccc90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c88fcd050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c88fcc830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fccdd0_0, 0, 1;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c88fcc8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fcb930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fcd0f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017c88fccc90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fcd050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fcc830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fccdd0_0, 0, 1;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fcc8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fcb930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fcd0f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017c88fccc90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c88fcd050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c88fcc830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c88fccdd0_0, 0, 1;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000017c88f65f20;
T_3 ;
    %wait E_0000017c88fe8470;
    %load/vec4 v0000017c89014180_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 128, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000017c89013280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000017c89014900_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %load/vec4 v0000017c89013c80_0;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %load/vec4 v0000017c89014900_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c89014cc0, 0, 4;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000017c88f7b240;
T_4 ;
    %wait E_0000017c88fe8530;
    %load/vec4 v0000017c890580f0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0000017c89059ef0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000017c89059ef0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017c89058ff0_0, 0, 32;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0000017c89059ef0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000017c89059ef0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017c89058ff0_0, 0, 32;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0000017c89059ef0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000017c89059ef0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017c89058ff0_0, 0, 32;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0000017c89059ef0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0000017c89059ef0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017c89059ef0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017c89058ff0_0, 0, 32;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0000017c89059ef0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000017c89059ef0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017c89059ef0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017c89059ef0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000017c89058ff0_0, 0, 32;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0000017c89059ef0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0000017c89059ef0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017c89059ef0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017c89059ef0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000017c89058ff0_0, 0, 32;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000017c88f66ac0;
T_5 ;
    %wait E_0000017c88fe82b0;
    %load/vec4 v0000017c88fcc1f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000017c88fcc970_0, 0, 4;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000017c88fcc970_0, 0, 4;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000017c88fcc970_0, 0, 4;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0000017c88fcbbb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000017c88fcc970_0, 0, 4;
    %jmp T_5.13;
T_5.5 ;
    %load/vec4 v0000017c88fcc510_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_5.14, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_5.15, 8;
T_5.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_5.15, 8;
 ; End of false expr.
    %blend;
T_5.15;
    %store/vec4 v0000017c88fcc970_0, 0, 4;
    %jmp T_5.13;
T_5.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000017c88fcc970_0, 0, 4;
    %jmp T_5.13;
T_5.7 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000017c88fcc970_0, 0, 4;
    %jmp T_5.13;
T_5.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000017c88fcc970_0, 0, 4;
    %jmp T_5.13;
T_5.9 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000017c88fcc970_0, 0, 4;
    %jmp T_5.13;
T_5.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000017c88fcc970_0, 0, 4;
    %jmp T_5.13;
T_5.11 ;
    %load/vec4 v0000017c88fcc510_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_5.16, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_5.17, 8;
T_5.16 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_5.17, 8;
 ; End of false expr.
    %blend;
T_5.17;
    %store/vec4 v0000017c88fcc970_0, 0, 4;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000017c88f66930;
T_6 ;
    %wait E_0000017c88fe83b0;
    %load/vec4 v0000017c88fcb4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017c88fcbb10_0, 0, 32;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0000017c88fcb430_0;
    %load/vec4 v0000017c88fcc150_0;
    %add;
    %store/vec4 v0000017c88fcbb10_0, 0, 32;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0000017c88fcb430_0;
    %load/vec4 v0000017c88fcc150_0;
    %sub;
    %store/vec4 v0000017c88fcbb10_0, 0, 32;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0000017c88fcb430_0;
    %load/vec4 v0000017c88fcc150_0;
    %or;
    %store/vec4 v0000017c88fcbb10_0, 0, 32;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000017c88f71390;
T_7 ;
    %wait E_0000017c88fe8470;
    %load/vec4 v0000017c89058af0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 51, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 52, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 53, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 54, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 55, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 56, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 57, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 58, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 59, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 60, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 64, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 65, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 66, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 67, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 68, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 69, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 70, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 71, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 72, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 73, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 74, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 75, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 76, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 77, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 78, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 79, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 80, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 81, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 82, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 83, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 84, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 85, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 86, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 87, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 88, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 89, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 90, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 91, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 92, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 93, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 94, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 95, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 96, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 97, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 98, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 99, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 100, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 101, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 102, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 103, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 104, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 105, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 106, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 107, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 108, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 109, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 110, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 111, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 112, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 113, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 114, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 115, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 116, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 117, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 118, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 119, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 120, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 121, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 122, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 123, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 124, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 125, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 126, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 127, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000017c89058a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000017c89058370_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000017c88fcce70_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %load/vec4 v0000017c89058370_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000017c88fcce70_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %load/vec4 v0000017c89058370_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000017c88fcce70_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
    %load/vec4 v0000017c89058370_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0000017c88fcce70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017c88fcb890, 0, 4;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000017c88f71390;
T_8 ;
    %wait E_0000017c88fe7b30;
    %load/vec4 v0000017c89059270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000017c88fcce70_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000017c88fcb890, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017c89059630_0, 4, 8;
    %load/vec4 v0000017c88fcce70_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000017c88fcb890, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017c89059630_0, 4, 8;
    %load/vec4 v0000017c88fcce70_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000017c88fcb890, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017c89059630_0, 4, 8;
    %ix/getv 4, v0000017c88fcce70_0;
    %load/vec4a v0000017c88fcb890, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017c89059630_0, 4, 8;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017c89059630_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "./ShiftLeftOne.v";
    "SingleCycleCPU.v";
    "./ALU.v";
    "./ALUCtrl.v";
    "./Adder.v";
    "./Control.v";
    "./DataMemory.v";
    "./ImmGen.v";
    "./InstructionMemory.v";
    "./Mux2to1.v";
    "./PC.v";
    "./Register.v";
