// Seed: 1177640252
module module_0 ();
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1;
  wand id_1 = id_1 && id_1;
  wire id_2;
  module_0 modCall_1 ();
endmodule
program module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  localparam id_6 = 1;
  wire id_7;
  assign id_2 = id_5;
endmodule
module module_3 (
    input tri id_0,
    input supply1 id_1,
    output logic id_2,
    input supply1 id_3
);
  always begin : LABEL_0
    `define pp_5 0
    id_2 <= -1;
  end
  wire id_6;
  module_2 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  logic [7:0][1 : 1]
      id_7 (
          .id_0(),
          .id_1(id_3),
          .id_2(-1),
          .id_3(1),
          .id_4(id_1),
          .id_5($realtime),
          .id_6(id_1#(.id_7(1'b0)) < id_0 !== -1),
          .id_8(id_6)
      ),
      id_8;
endmodule
