

================================================================
== Vitis HLS Report for 'sin_or_cos_double_s'
================================================================
* Date:           Thu Apr 11 21:35:00 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.947 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       34|  0.390 us|  0.510 us|   26|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        6|        6|         2|          -|          -|      3|        no|
        |- Loop 2  |        4|        4|         1|          -|          -|      4|        no|
        |- Loop 3  |        2|        9|         2|          -|          -|  1 ~ 4|        no|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 15 
14 --> 13 
15 --> 15 16 
16 --> 17 
17 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.82>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 18 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%out_bits_V_2 = alloca i32 1"   --->   Operation 19 'alloca' 'out_bits_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%out_bits_V_2_1 = alloca i32 1"   --->   Operation 20 'alloca' 'out_bits_V_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%out_bits_V_2_2 = alloca i32 1"   --->   Operation 21 'alloca' 'out_bits_V_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%t_in_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %t_in" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 22 'read' 't_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %t_in_read" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 23 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 24 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%din_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 25 'partselect' 'din_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%din_sig_V = trunc i64 %data_V"   --->   Operation 26 'trunc' 'din_sig_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.88ns)   --->   "%closepath = icmp_ult  i11 %din_exp_V, i11 1022"   --->   Operation 27 'icmp' 'closepath' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_18 = trunc i64 %data_V"   --->   Operation 28 'trunc' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.63ns)   --->   "%add_ln214 = add i11 %din_exp_V, i11 1101"   --->   Operation 29 'add' 'add_ln214' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.69ns)   --->   "%addr = select i1 %closepath, i11 74, i11 %add_ln214"   --->   Operation 30 'select' 'addr' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %addr, i32 7, i32 10"   --->   Operation 31 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln668 = zext i4 %tmp"   --->   Operation 32 'zext' 'zext_ln668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%ref_4oPi_table_256_V_addr = getelementptr i256 %ref_4oPi_table_256_V, i64 0, i64 %zext_ln668" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:426]   --->   Operation 33 'getelementptr' 'ref_4oPi_table_256_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (3.25ns)   --->   "%table_256_V = load i4 %ref_4oPi_table_256_V_addr" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:426]   --->   Operation 34 'load' 'table_256_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 256> <Depth = 10> <ROM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i11 %addr"   --->   Operation 35 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln430 = store i2 0, i2 %i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 36 'store' 'store_ln430' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 8.19>
ST_2 : Operation 37 [1/2] (3.25ns)   --->   "%table_256_V = load i4 %ref_4oPi_table_256_V_addr" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:426]   --->   Operation 37 'load' 'table_256_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 256> <Depth = 10> <ROM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln930 = zext i7 %trunc_ln628"   --->   Operation 38 'zext' 'zext_ln930' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (4.94ns)   --->   "%r_V_18 = shl i256 %table_256_V, i256 %zext_ln930"   --->   Operation 39 'shl' 'r_V_18' <Predicate = true> <Delay = 4.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%Med_V = partselect i170 @_ssdm_op_PartSelect.i170.i256.i32.i32, i256 %r_V_18, i32 86, i32 255"   --->   Operation 40 'partselect' 'Med_V' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 10.3>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_19 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %p_Result_18"   --->   Operation 41 'bitconcatenate' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i53 %p_Result_19"   --->   Operation 42 'zext' 'zext_ln1494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (10.3ns)   --->   "%ret_V_5 = mul i170 %Med_V, i170 %zext_ln1494"   --->   Operation 43 'mul' 'ret_V_5' <Predicate = true> <Delay = 10.3> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 10.3>
ST_4 : Operation 44 [1/2] (10.3ns)   --->   "%ret_V_5 = mul i170 %Med_V, i170 %zext_ln1494"   --->   Operation 44 'mul' 'ret_V_5' <Predicate = true> <Delay = 10.3> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%Mx_bits_V = partselect i124 @_ssdm_op_PartSelect.i124.i170.i32.i32, i170 %ret_V_5, i32 43, i32 166"   --->   Operation 45 'partselect' 'Mx_bits_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%k_V = partselect i3 @_ssdm_op_PartSelect.i3.i170.i32.i32, i170 %ret_V_5, i32 167, i32 169"   --->   Operation 46 'partselect' 'k_V' <Predicate = (!closepath)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.04>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i170.i32, i170 %ret_V_5, i32 167" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:259]   --->   Operation 47 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.98ns)   --->   "%k_V_1 = select i1 %closepath, i3 0, i3 %k_V"   --->   Operation 48 'select' 'k_V_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%xor_ln1027 = xor i1 %closepath, i1 1"   --->   Operation 49 'xor' 'xor_ln1027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%p_Result_s = and i1 %tmp_3, i1 %xor_ln1027"   --->   Operation 50 'and' 'p_Result_s' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (5.23ns)   --->   "%Mx_bits_V_1 = sub i124 0, i124 %Mx_bits_V"   --->   Operation 51 'sub' 'Mx_bits_V_1' <Predicate = true> <Delay = 5.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (1.80ns) (out node of the LUT)   --->   "%Mx_bits_V_3 = select i1 %p_Result_s, i124 %Mx_bits_V_1, i124 %Mx_bits_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:520]   --->   Operation 52 'select' 'Mx_bits_V_3' <Predicate = true> <Delay = 1.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i61 @_ssdm_op_PartSelect.i61.i124.i32.i32, i124 %Mx_bits_V_3, i32 63, i32 123"   --->   Operation 53 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_20 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i61.i1, i61 %tmp_1, i1 1"   --->   Operation 54 'bitconcatenate' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i62 @llvm.part.select.i62, i62 %p_Result_20, i32 61, i32 0"   --->   Operation 55 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_21 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i1.i62, i1 1, i62 %p_Result_2"   --->   Operation 56 'bitconcatenate' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1204 = sext i63 %p_Result_21"   --->   Operation 57 'sext' 'sext_ln1204' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_s = cttz i64 @llvm.cttz.i64, i64 %sext_ln1204, i1 1"   --->   Operation 58 'cttz' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%Mx_zeros = trunc i64 %tmp_s"   --->   Operation 59 'trunc' 'Mx_zeros' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 10.2>
ST_6 : Operation 60 [1/1] (1.63ns)   --->   "%Ex_V = add i11 %din_exp_V, i11 1027"   --->   Operation 60 'add' 'Ex_V' <Predicate = (closepath)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node Ex_V_3)   --->   "%select_ln482 = select i1 %closepath, i11 %Ex_V, i11 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:482]   --->   Operation 61 'select' 'select_ln482' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node Ex_V_3)   --->   "%zext_ln841 = zext i7 %Mx_zeros"   --->   Operation 62 'zext' 'zext_ln841' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1454 = zext i7 %Mx_zeros"   --->   Operation 63 'zext' 'zext_ln1454' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (4.89ns)   --->   "%r = shl i124 %Mx_bits_V_3, i124 %zext_ln1454"   --->   Operation 64 'shl' 'r' <Predicate = true> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%Mx_V = partselect i63 @_ssdm_op_PartSelect.i63.i124.i32.i32, i124 %r, i32 61, i32 123"   --->   Operation 65 'partselect' 'Mx_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (1.63ns) (out node of the LUT)   --->   "%Ex_V_3 = sub i11 %select_ln482, i11 %zext_ln841"   --->   Operation 66 'sub' 'Ex_V_3' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1535 = sext i11 %Ex_V_3"   --->   Operation 67 'sext' 'sext_ln1535' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %Ex_V_3, i32 10"   --->   Operation 68 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (1.63ns)   --->   "%sub_ln1512 = sub i12 0, i12 %sext_ln1535"   --->   Operation 69 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sub_ln1512, i12 %sext_ln1535"   --->   Operation 70 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i12 %ush"   --->   Operation 71 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 72 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node r_V_19)   --->   "%r_V = lshr i63 %Mx_V, i63 %zext_ln1488"   --->   Operation 73 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node r_V_19)   --->   "%r_V_2 = shl i63 %Mx_V, i63 %zext_ln1488"   --->   Operation 74 'shl' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (4.59ns) (out node of the LUT)   --->   "%r_V_19 = select i1 %isNeg, i63 %r_V, i63 %r_V_2"   --->   Operation 75 'select' 'r_V_19' <Predicate = true> <Delay = 4.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i63.i32.i32, i63 %r_V_19, i32 56, i32 62"   --->   Operation 76 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%B_V = trunc i63 %r_V_19"   --->   Operation 77 'trunc' 'B_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%B_trunc = partselect i49 @_ssdm_op_PartSelect.i49.i63.i32.i32, i63 %r_V_19, i32 7, i32 55"   --->   Operation 78 'partselect' 'B_trunc' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 10.4>
ST_7 : Operation 79 [1/1] (2.30ns)   --->   "%cos_basis = mux i1 @_ssdm_op_Mux.ap_auto.8i1.i3, i1 0, i1 1, i1 1, i1 0, i1 0, i1 1, i1 1, i1 0, i3 %k_V_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 79 'mux' 'cos_basis' <Predicate = true> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i49 %B_trunc"   --->   Operation 80 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (10.4ns)   --->   "%r_V_4 = mul i98 %zext_ln1271, i98 %zext_ln1271"   --->   Operation 81 'mul' 'r_V_4' <Predicate = true> <Delay = 10.4> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 10.4> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%B_squared_V = partselect i49 @_ssdm_op_PartSelect.i49.i98.i32.i32, i98 %r_V_4, i32 49, i32 97"   --->   Operation 82 'partselect' 'B_squared_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.97ns)   --->   "%sin_basis = xor i1 %cos_basis, i1 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:29]   --->   Operation 83 'xor' 'sin_basis' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %sin_basis, i7 %tmp_2"   --->   Operation 84 'bitconcatenate' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i8 %p_Result_22"   --->   Operation 85 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K1_V_addr = getelementptr i52 %fourth_order_double_sin_cos_K1_V, i64 0, i64 %zext_ln541"   --->   Operation 86 'getelementptr' 'fourth_order_double_sin_cos_K1_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [2/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K1_V_load = load i8 %fourth_order_double_sin_cos_K1_V_addr"   --->   Operation 87 'load' 'fourth_order_double_sin_cos_K1_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 52> <Depth = 256> <ROM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K2_V_addr = getelementptr i44 %fourth_order_double_sin_cos_K2_V, i64 0, i64 %zext_ln541"   --->   Operation 88 'getelementptr' 'fourth_order_double_sin_cos_K2_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [2/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K2_V_load = load i8 %fourth_order_double_sin_cos_K2_V_addr"   --->   Operation 89 'load' 'fourth_order_double_sin_cos_K2_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 44> <Depth = 256> <ROM>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K3_V_addr = getelementptr i33 %fourth_order_double_sin_cos_K3_V, i64 0, i64 %zext_ln541"   --->   Operation 90 'getelementptr' 'fourth_order_double_sin_cos_K3_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [2/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K3_V_load = load i8 %fourth_order_double_sin_cos_K3_V_addr"   --->   Operation 91 'load' 'fourth_order_double_sin_cos_K3_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 33> <Depth = 256> <ROM>

State 8 <SV = 7> <Delay = 10.9>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i49 %B_squared_V"   --->   Operation 92 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (10.4ns)   --->   "%r_V_5 = mul i98 %zext_ln818, i98 %zext_ln1271"   --->   Operation 93 'mul' 'r_V_5' <Predicate = true> <Delay = 10.4> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 10.4> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (10.4ns)   --->   "%r_V_7 = mul i98 %zext_ln818, i98 %zext_ln818"   --->   Operation 94 'mul' 'r_V_7' <Predicate = true> <Delay = 10.4> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 10.4> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K0_V_addr = getelementptr i59 %fourth_order_double_sin_cos_K0_V, i64 0, i64 %zext_ln541"   --->   Operation 95 'getelementptr' 'fourth_order_double_sin_cos_K0_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [2/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K0_V_load = load i8 %fourth_order_double_sin_cos_K0_V_addr"   --->   Operation 96 'load' 'fourth_order_double_sin_cos_K0_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 59> <Depth = 256> <ROM>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1271_1 = zext i56 %B_V"   --->   Operation 97 'zext' 'zext_ln1271_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K1_V_load = load i8 %fourth_order_double_sin_cos_K1_V_addr"   --->   Operation 98 'load' 'fourth_order_double_sin_cos_K1_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 52> <Depth = 256> <ROM>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i52 %fourth_order_double_sin_cos_K1_V_load"   --->   Operation 99 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [2/2] (8.62ns)   --->   "%r_V_9 = mul i108 %zext_ln1271_1, i108 %sext_ln1273"   --->   Operation 100 'mul' 'r_V_9' <Predicate = true> <Delay = 8.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K2_V_load = load i8 %fourth_order_double_sin_cos_K2_V_addr"   --->   Operation 101 'load' 'fourth_order_double_sin_cos_K2_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 44> <Depth = 256> <ROM>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i42 @_ssdm_op_PartSelect.i42.i98.i32.i32, i98 %r_V_5, i32 56, i32 97"   --->   Operation 102 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K3_V_load = load i8 %fourth_order_double_sin_cos_K3_V_addr"   --->   Operation 103 'load' 'fourth_order_double_sin_cos_K3_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 33> <Depth = 256> <ROM>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln1270_1 = partselect i35 @_ssdm_op_PartSelect.i35.i98.i32.i32, i98 %r_V_7, i32 63, i32 97"   --->   Operation 104 'partselect' 'trunc_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K4_V_addr = getelementptr i25 %fourth_order_double_sin_cos_K4_V, i64 0, i64 %zext_ln541"   --->   Operation 105 'getelementptr' 'fourth_order_double_sin_cos_K4_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [2/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K4_V_load = load i8 %fourth_order_double_sin_cos_K4_V_addr"   --->   Operation 106 'load' 'fourth_order_double_sin_cos_K4_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>

State 9 <SV = 8> <Delay = 10.8>
ST_9 : Operation 107 [1/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K0_V_load = load i8 %fourth_order_double_sin_cos_K0_V_addr"   --->   Operation 107 'load' 'fourth_order_double_sin_cos_K0_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 59> <Depth = 256> <ROM>
ST_9 : Operation 108 [1/2] (8.62ns)   --->   "%r_V_9 = mul i108 %zext_ln1271_1, i108 %sext_ln1273"   --->   Operation 108 'mul' 'r_V_9' <Predicate = true> <Delay = 8.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%rhs_1 = partselect i56 @_ssdm_op_PartSelect.i56.i108.i32.i32, i108 %r_V_9, i32 52, i32 107"   --->   Operation 109 'partselect' 'rhs_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1271_2 = zext i49 %B_squared_V"   --->   Operation 110 'zext' 'zext_ln1271_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i44 %fourth_order_double_sin_cos_K2_V_load"   --->   Operation 111 'sext' 'sext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (10.4ns)   --->   "%r_V_10 = mul i93 %zext_ln1271_2, i93 %sext_ln1273_1"   --->   Operation 112 'mul' 'r_V_10' <Predicate = true> <Delay = 10.4> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 10.4> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%rhs_2 = partselect i48 @_ssdm_op_PartSelect.i48.i93.i32.i32, i93 %r_V_10, i32 45, i32 92"   --->   Operation 113 'partselect' 'rhs_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i42 %trunc_ln1"   --->   Operation 114 'zext' 'zext_ln1270' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i33 %fourth_order_double_sin_cos_K3_V_load"   --->   Operation 115 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (9.21ns)   --->   "%r_V_11 = mul i75 %zext_ln1270, i75 %zext_ln1273"   --->   Operation 116 'mul' 'r_V_11' <Predicate = true> <Delay = 9.21> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 9.21> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln1270_1 = zext i35 %trunc_ln1270_1"   --->   Operation 117 'zext' 'zext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K4_V_load = load i8 %fourth_order_double_sin_cos_K4_V_addr"   --->   Operation 118 'load' 'fourth_order_double_sin_cos_K4_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i25 %fourth_order_double_sin_cos_K4_V_load"   --->   Operation 119 'zext' 'zext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (8.48ns)   --->   "%r_V_12 = mul i60 %zext_ln1270_1, i60 %zext_ln1273_1"   --->   Operation 120 'mul' 'r_V_12' <Predicate = true> <Delay = 8.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%rhs_4 = partselect i29 @_ssdm_op_PartSelect.i29.i60.i32.i32, i60 %r_V_12, i32 31, i32 59"   --->   Operation 121 'partselect' 'rhs_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i37 @_ssdm_op_PartSelect.i37.i75.i32.i32, i75 %r_V_11, i32 38, i32 74"   --->   Operation 122 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 10.6>
ST_10 : Operation 123 [1/1] (1.41ns)   --->   "%Mx_V_2 = select i1 %cos_basis, i63 9223372036854775807, i63 %Mx_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:272]   --->   Operation 123 'select' 'Mx_V_2' <Predicate = true> <Delay = 1.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%t1_V = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i59.i4, i59 %fourth_order_double_sin_cos_K0_V_load, i4 0"   --->   Operation 124 'bitconcatenate' 't1_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i63 %t1_V"   --->   Operation 125 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i56 %rhs_1"   --->   Operation 126 'sext' 'sext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_6 = add i64 %sext_ln813, i64 %sext_ln813_1"   --->   Operation 127 'add' 'ret_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i48 %rhs_2"   --->   Operation 128 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%ret_V_7 = add i64 %ret_V_6, i64 %sext_ln1347"   --->   Operation 129 'add' 'ret_V_7' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i37 %trunc_ln2"   --->   Operation 130 'zext' 'zext_ln1347' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_8 = add i64 %ret_V_7, i64 %zext_ln1347"   --->   Operation 131 'add' 'ret_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1347_1 = zext i29 %rhs_4"   --->   Operation 132 'zext' 'zext_ln1347_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%ret_V = add i64 %ret_V_8, i64 %zext_ln1347_1"   --->   Operation 133 'add' 'ret_V' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 10.3>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln1270_2 = zext i63 %Mx_V_2"   --->   Operation 134 'zext' 'zext_ln1270_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln1273_2 = sext i64 %ret_V"   --->   Operation 135 'sext' 'sext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [2/2] (10.3ns)   --->   "%r_V_14 = mul i126 %sext_ln1273_2, i126 %zext_ln1270_2"   --->   Operation 136 'mul' 'r_V_14' <Predicate = true> <Delay = 10.3> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.3>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i59 %fourth_order_double_sin_cos_K0_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:16]   --->   Operation 137 'specmemcore' 'specmemcore_ln16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i52 %fourth_order_double_sin_cos_K1_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:17]   --->   Operation 138 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i44 %fourth_order_double_sin_cos_K2_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:18]   --->   Operation 139 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%specmemcore_ln19 = specmemcore void @_ssdm_op_SpecMemCore, i33 %fourth_order_double_sin_cos_K3_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:19]   --->   Operation 140 'specmemcore' 'specmemcore_ln19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i25 %fourth_order_double_sin_cos_K4_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:20]   --->   Operation 141 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/2] (10.3ns)   --->   "%r_V_14 = mul i126 %sext_ln1273_2, i126 %zext_ln1270_2"   --->   Operation 142 'mul' 'r_V_14' <Predicate = true> <Delay = 10.3> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%result_V = partselect i63 @_ssdm_op_PartSelect.i63.i126.i32.i32, i126 %r_V_14, i32 63, i32 125"   --->   Operation 143 'partselect' 'result_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln430 = br void %for.inc.i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 144 'br' 'br_ln430' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 8.24>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%i_2 = load i2 %i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 145 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.95ns)   --->   "%icmp_ln430 = icmp_eq  i2 %i_2, i2 3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 146 'icmp' 'icmp_ln430' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 147 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (1.56ns)   --->   "%i_5 = add i2 %i_2, i2 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 148 'add' 'i_5' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln430 = br i1 %icmp_ln430, void %for.inc.i.split, void %for.end.i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 149 'br' 'br_ln430' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %i_2, i4 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:432]   --->   Operation 150 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln430)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (1.82ns)   --->   "%sub_ln433 = sub i6 47, i6 %shl_ln" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:433]   --->   Operation 151 'sub' 'sub_ln433' <Predicate = (!icmp_ln430)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [1/1] (1.82ns)   --->   "%sub_ln594 = sub i6 62, i6 %shl_ln"   --->   Operation 152 'sub' 'sub_ln594' <Predicate = (!icmp_ln430)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/1] (1.42ns)   --->   "%icmp_ln594 = icmp_ugt  i6 %sub_ln433, i6 %sub_ln594"   --->   Operation 153 'icmp' 'icmp_ln594' <Predicate = (!icmp_ln430)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln594)   --->   "%tmp_6 = partselect i63 @_ssdm_op_PartSelect.i63.i126.i32.i32, i126 %r_V_14, i32 125, i32 63"   --->   Operation 154 'partselect' 'tmp_6' <Predicate = (!icmp_ln430)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (1.82ns)   --->   "%sub_ln594_1 = sub i6 %sub_ln433, i6 %sub_ln594"   --->   Operation 155 'sub' 'sub_ln594_1' <Predicate = (!icmp_ln430)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [1/1] (1.82ns)   --->   "%sub_ln594_2 = sub i6 62, i6 %sub_ln433"   --->   Operation 156 'sub' 'sub_ln594_2' <Predicate = (!icmp_ln430)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 157 [1/1] (1.82ns)   --->   "%sub_ln594_3 = sub i6 %sub_ln594, i6 %sub_ln433"   --->   Operation 157 'sub' 'sub_ln594_3' <Predicate = (!icmp_ln430)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node sub_ln594_4)   --->   "%select_ln594 = select i1 %icmp_ln594, i6 %sub_ln594_1, i6 %sub_ln594_3"   --->   Operation 158 'select' 'select_ln594' <Predicate = (!icmp_ln430)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln594)   --->   "%select_ln594_1 = select i1 %icmp_ln594, i63 %tmp_6, i63 %result_V"   --->   Operation 159 'select' 'select_ln594_1' <Predicate = (!icmp_ln430)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln594)   --->   "%select_ln594_2 = select i1 %icmp_ln594, i6 %sub_ln594_2, i6 %sub_ln433"   --->   Operation 160 'select' 'select_ln594_2' <Predicate = (!icmp_ln430)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 161 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln594_4 = sub i6 62, i6 %select_ln594"   --->   Operation 161 'sub' 'sub_ln594_4' <Predicate = (!icmp_ln430)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln594)   --->   "%zext_ln594 = zext i6 %select_ln594_2"   --->   Operation 162 'zext' 'zext_ln594' <Predicate = (!icmp_ln430)> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (4.59ns) (out node of the LUT)   --->   "%lshr_ln594 = lshr i63 %select_ln594_1, i63 %zext_ln594"   --->   Operation 163 'lshr' 'lshr_ln594' <Predicate = (!icmp_ln430)> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 164 'alloca' 'i_1' <Predicate = (icmp_ln430)> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%c_3 = alloca i32 1"   --->   Operation 165 'alloca' 'c_3' <Predicate = (icmp_ln430)> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%c_3_1 = alloca i32 1"   --->   Operation 166 'alloca' 'c_3_1' <Predicate = (icmp_ln430)> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%c_3_2 = alloca i32 1"   --->   Operation 167 'alloca' 'c_3_2' <Predicate = (icmp_ln430)> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%c_3_3 = alloca i32 1"   --->   Operation 168 'alloca' 'c_3_3' <Predicate = (icmp_ln430)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.69ns)   --->   "%Ex_V_4 = select i1 %cos_basis, i11 0, i11 %Ex_V_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:272]   --->   Operation 169 'select' 'Ex_V_4' <Predicate = (icmp_ln430)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i15 @_ssdm_op_PartSelect.i15.i126.i32.i32, i126 %r_V_14, i32 63, i32 77"   --->   Operation 170 'partselect' 'tmp_5' <Predicate = (icmp_ln430)> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%p_Result_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_5, i17 65536"   --->   Operation 171 'bitconcatenate' 'p_Result_24' <Predicate = (icmp_ln430)> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (1.58ns)   --->   "%store_ln443 = store i3 0, i3 %i_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 172 'store' 'store_ln443' <Predicate = (icmp_ln430)> <Delay = 1.58>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln443 = br void %for.inc43.i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 173 'br' 'br_ln443' <Predicate = (icmp_ln430)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.94>
ST_14 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node p_Result_23)   --->   "%zext_ln594_1 = zext i6 %sub_ln594_4"   --->   Operation 174 'zext' 'zext_ln594_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node p_Result_23)   --->   "%lshr_ln594_1 = lshr i63 9223372036854775807, i63 %zext_ln594_1"   --->   Operation 175 'lshr' 'lshr_ln594_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 176 [1/1] (2.94ns) (out node of the LUT)   --->   "%p_Result_23 = and i63 %lshr_ln594, i63 %lshr_ln594_1"   --->   Operation 176 'and' 'p_Result_23' <Predicate = true> <Delay = 2.94> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i63 %p_Result_23"   --->   Operation 177 'trunc' 'trunc_ln368' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%out_bits_V_0 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln368, i16 32768"   --->   Operation 178 'bitconcatenate' 'out_bits_V_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.95ns)   --->   "%switch_ln804 = switch i2 %i_2, void %branch2, i2 0, void %for.inc.i.split.for.inc.i.split15_crit_edge, i2 1, void %branch1"   --->   Operation 179 'switch' 'switch_ln804' <Predicate = true> <Delay = 0.95>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%store_ln804 = store i32 %out_bits_V_0, i32 %out_bits_V_2_1"   --->   Operation 180 'store' 'store_ln804' <Predicate = (i_2 == 1)> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln804 = br void %for.inc.i.split15"   --->   Operation 181 'br' 'br_ln804' <Predicate = (i_2 == 1)> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%store_ln804 = store i32 %out_bits_V_0, i32 %out_bits_V_2"   --->   Operation 182 'store' 'store_ln804' <Predicate = (i_2 == 0)> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln804 = br void %for.inc.i.split15"   --->   Operation 183 'br' 'br_ln804' <Predicate = (i_2 == 0)> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%store_ln804 = store i32 %out_bits_V_0, i32 %out_bits_V_2_2"   --->   Operation 184 'store' 'store_ln804' <Predicate = (i_2 != 0 & i_2 != 1)> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln804 = br void %for.inc.i.split15"   --->   Operation 185 'br' 'br_ln804' <Predicate = (i_2 != 0 & i_2 != 1)> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (1.58ns)   --->   "%store_ln430 = store i2 %i_5, i2 %i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 186 'store' 'store_ln430' <Predicate = true> <Delay = 1.58>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln430 = br void %for.inc.i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 187 'br' 'br_ln430' <Predicate = true> <Delay = 0.00>

State 15 <SV = 13> <Delay = 3.23>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%i_4 = load i3 %i_1"   --->   Operation 188 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (1.13ns)   --->   "%icmp_ln443 = icmp_eq  i3 %i_4, i3 4" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 189 'icmp' 'icmp_ln443' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%empty_66 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 190 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (1.65ns)   --->   "%add_ln443 = add i3 %i_4, i3 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 191 'add' 'add_ln443' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln443 = br i1 %icmp_ln443, void %for.inc43.i.split, void %for.end45.i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 192 'br' 'br_ln443' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%out_bits_V_2_load = load i32 %out_bits_V_2"   --->   Operation 193 'load' 'out_bits_V_2_load' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%out_bits_V_2_1_load = load i32 %out_bits_V_2_1"   --->   Operation 194 'load' 'out_bits_V_2_1_load' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%out_bits_V_2_2_load = load i32 %out_bits_V_2_2"   --->   Operation 195 'load' 'out_bits_V_2_2_load' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln553 = trunc i3 %i_4"   --->   Operation 196 'trunc' 'trunc_ln553' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (1.82ns)   --->   "%p_Val2_10 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %out_bits_V_2_load, i32 %out_bits_V_2_1_load, i32 %out_bits_V_2_2_load, i32 %p_Result_24, i2 %trunc_ln553"   --->   Operation 197 'mux' 'p_Val2_10' <Predicate = (!icmp_ln443)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%p_Result_25 = partselect i32 @llvm.part.select.i32, i32 %p_Val2_10, i32 31, i32 0"   --->   Operation 198 'partselect' 'p_Result_25' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%c_0 = cttz i32 @llvm.cttz.i32, i32 %p_Result_25, i1 1"   --->   Operation 199 'cttz' 'c_0' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (0.95ns)   --->   "%switch_ln444 = switch i2 %trunc_ln553, void %branch7, i2 0, void %for.inc43.i.split.for.inc43.i.split25_crit_edge, i2 1, void %branch5, i2 2, void %branch6" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 200 'switch' 'switch_ln444' <Predicate = (!icmp_ln443)> <Delay = 0.95>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%store_ln444 = store i32 %c_0, i32 %c_3_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 201 'store' 'store_ln444' <Predicate = (!icmp_ln443 & trunc_ln553 == 2)> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln444 = br void %for.inc43.i.split25" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 202 'br' 'br_ln444' <Predicate = (!icmp_ln443 & trunc_ln553 == 2)> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%store_ln444 = store i32 %c_0, i32 %c_3_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 203 'store' 'store_ln444' <Predicate = (!icmp_ln443 & trunc_ln553 == 1)> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln444 = br void %for.inc43.i.split25" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 204 'br' 'br_ln444' <Predicate = (!icmp_ln443 & trunc_ln553 == 1)> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%store_ln444 = store i32 %c_0, i32 %c_3_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 205 'store' 'store_ln444' <Predicate = (!icmp_ln443 & trunc_ln553 == 0)> <Delay = 0.00>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln444 = br void %for.inc43.i.split25" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 206 'br' 'br_ln444' <Predicate = (!icmp_ln443 & trunc_ln553 == 0)> <Delay = 0.00>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%store_ln444 = store i32 %c_0, i32 %c_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 207 'store' 'store_ln444' <Predicate = (!icmp_ln443 & trunc_ln553 == 3)> <Delay = 0.00>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln444 = br void %for.inc43.i.split25" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 208 'br' 'br_ln444' <Predicate = (!icmp_ln443 & trunc_ln553 == 3)> <Delay = 0.00>
ST_15 : Operation 209 [1/1] (1.58ns)   --->   "%store_ln443 = store i3 %add_ln443, i3 %i_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 209 'store' 'store_ln443' <Predicate = (!icmp_ln443)> <Delay = 1.58>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln443 = br void %for.inc43.i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 210 'br' 'br_ln443' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 211 'alloca' 'i_3' <Predicate = (icmp_ln443)> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%in_shift_V = alloca i32 1"   --->   Operation 212 'alloca' 'in_shift_V' <Predicate = (icmp_ln443)> <Delay = 0.00>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%shift = alloca i32 1"   --->   Operation 213 'alloca' 'shift' <Predicate = (icmp_ln443)> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i11 %Ex_V_4"   --->   Operation 214 'sext' 'sext_ln186' <Predicate = (icmp_ln443)> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (1.58ns)   --->   "%store_ln450 = store i32 0, i32 %shift" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 215 'store' 'store_ln450' <Predicate = (icmp_ln443)> <Delay = 1.58>
ST_15 : Operation 216 [1/1] (1.58ns)   --->   "%store_ln450 = store i63 %result_V, i63 %in_shift_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 216 'store' 'store_ln450' <Predicate = (icmp_ln443)> <Delay = 1.58>
ST_15 : Operation 217 [1/1] (1.58ns)   --->   "%store_ln450 = store i3 0, i3 %i_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 217 'store' 'store_ln450' <Predicate = (icmp_ln443)> <Delay = 1.58>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln450 = br void %for.body50.i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 218 'br' 'br_ln450' <Predicate = (icmp_ln443)> <Delay = 0.00>

State 16 <SV = 14> <Delay = 5.07>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%i_6 = load i3 %i_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 219 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (0.00ns)   --->   "%in_shift_V_2 = load i63 %in_shift_V"   --->   Operation 220 'load' 'in_shift_V_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "%shift_2 = load i32 %shift" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 221 'load' 'shift_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 222 [1/1] (1.13ns)   --->   "%icmp_ln450 = icmp_eq  i3 %i_6, i3 4" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 222 'icmp' 'icmp_ln450' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%empty_67 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 4, i64 2"   --->   Operation 223 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 224 [1/1] (1.65ns)   --->   "%add_ln450 = add i3 %i_6, i3 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 224 'add' 'add_ln450' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 225 [1/1] (1.58ns)   --->   "%br_ln450 = br i1 %icmp_ln450, void %for.body50.i.split, void %for.end62.i_ifconv" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 225 'br' 'br_ln450' <Predicate = true> <Delay = 1.58>
ST_16 : Operation 226 [1/1] (0.00ns)   --->   "%c_3_load = load i32 %c_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 226 'load' 'c_3_load' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "%c_3_1_load = load i32 %c_3_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 227 'load' 'c_3_1_load' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%c_3_2_load = load i32 %c_3_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 228 'load' 'c_3_2_load' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_16 : Operation 229 [1/1] (0.00ns)   --->   "%c_3_3_load = load i32 %c_3_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 229 'load' 'c_3_3_load' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln451 = trunc i3 %i_6" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 230 'trunc' 'trunc_ln451' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_16 : Operation 231 [1/1] (1.82ns)   --->   "%sh_assign_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %c_3_1_load, i32 %c_3_2_load, i32 %c_3_3_load, i32 %c_3_load, i2 %trunc_ln451" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 231 'mux' 'sh_assign_2' <Predicate = (!icmp_ln450)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 232 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sh_assign_2, i32 31"   --->   Operation 232 'bitselect' 'isNeg_1' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_16 : Operation 233 [1/1] (2.55ns)   --->   "%sub_ln1512_1 = sub i32 0, i32 %sh_assign_2"   --->   Operation 233 'sub' 'sub_ln1512_1' <Predicate = (!icmp_ln450)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 234 [1/1] (0.69ns)   --->   "%ush_1 = select i1 %isNeg_1, i32 %sub_ln1512_1, i32 %sh_assign_2"   --->   Operation 234 'select' 'ush_1' <Predicate = (!icmp_ln450)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 15> <Delay = 8.66>
ST_17 : Operation 235 [1/1] (2.55ns)   --->   "%shift_3 = add i32 %sh_assign_2, i32 %shift_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 235 'add' 'shift_3' <Predicate = (!icmp_ln450)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln1488_1 = zext i32 %ush_1"   --->   Operation 236 'zext' 'zext_ln1488_1' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_17 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node r_V_20)   --->   "%r_V_15 = ashr i63 %in_shift_V_2, i63 %zext_ln1488_1"   --->   Operation 237 'ashr' 'r_V_15' <Predicate = (!icmp_ln450 & isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node r_V_20)   --->   "%r_V_16 = shl i63 %in_shift_V_2, i63 %zext_ln1488_1"   --->   Operation 238 'shl' 'r_V_16' <Predicate = (!icmp_ln450 & !isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 239 [1/1] (4.59ns) (out node of the LUT)   --->   "%r_V_20 = select i1 %isNeg_1, i63 %r_V_15, i63 %r_V_16"   --->   Operation 239 'select' 'r_V_20' <Predicate = (!icmp_ln450)> <Delay = 4.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 240 [1/1] (2.47ns)   --->   "%icmp_ln453 = icmp_eq  i32 %sh_assign_2, i32 16" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 240 'icmp' 'icmp_ln453' <Predicate = (!icmp_ln450)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 241 [1/1] (1.58ns)   --->   "%br_ln453 = br i1 %icmp_ln453, void %for.end62.i_ifconv, void %for.inc60.i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 241 'br' 'br_ln453' <Predicate = (!icmp_ln450)> <Delay = 1.58>
ST_17 : Operation 242 [1/1] (1.58ns)   --->   "%store_ln450 = store i32 %shift_3, i32 %shift" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 242 'store' 'store_ln450' <Predicate = (!icmp_ln450 & icmp_ln453)> <Delay = 1.58>
ST_17 : Operation 243 [1/1] (1.58ns)   --->   "%store_ln450 = store i63 %r_V_20, i63 %in_shift_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 243 'store' 'store_ln450' <Predicate = (!icmp_ln450 & icmp_ln453)> <Delay = 1.58>
ST_17 : Operation 244 [1/1] (1.58ns)   --->   "%store_ln450 = store i3 %add_ln450, i3 %i_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 244 'store' 'store_ln450' <Predicate = (!icmp_ln450 & icmp_ln453)> <Delay = 1.58>
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln450 = br void %for.body50.i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 245 'br' 'br_ln450' <Predicate = (!icmp_ln450 & icmp_ln453)> <Delay = 0.00>
ST_17 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%add_i285_lcssa = phi i32 %shift_2, void %for.body50.i, i32 %shift_3, void %for.body50.i.split"   --->   Operation 246 'phi' 'add_i285_lcssa' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.00>
ST_17 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%p_Result_30_in_in = phi i63 %in_shift_V_2, void %for.body50.i, i63 %r_V_20, void %for.body50.i.split"   --->   Operation 247 'phi' 'p_Result_30_in_in' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.00>
ST_17 : Operation 248 [1/1] (1.63ns)   --->   "%add_ln461 = add i12 %sext_ln186, i12 1023" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:461]   --->   Operation 248 'add' 'add_ln461' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%sext_ln461 = sext i12 %add_ln461" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:461]   --->   Operation 249 'sext' 'sext_ln461' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.00>
ST_17 : Operation 250 [1/1] (2.55ns) (out node of the LUT)   --->   "%newexp = sub i32 %sext_ln461, i32 %add_i285_lcssa" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:461]   --->   Operation 250 'sub' 'newexp' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newexp, i32 31" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:462]   --->   Operation 251 'bitselect' 'tmp_10' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.00>
ST_17 : Operation 252 [1/1] (2.78ns)   --->   "%icmp_ln1653 = icmp_eq  i63 %result_V, i63 0"   --->   Operation 252 'icmp' 'icmp_ln1653' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 253 [1/1] (0.97ns)   --->   "%or_ln462 = or i1 %tmp_10, i1 %icmp_ln1653" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:462]   --->   Operation 253 'or' 'or_ln462' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%phitmp8 = partselect i52 @_ssdm_op_PartSelect.i52.i63.i32.i32, i63 %p_Result_30_in_in, i32 10, i32 61"   --->   Operation 254 'partselect' 'phitmp8' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.00>
ST_17 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%empty_68 = trunc i32 %newexp" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:461]   --->   Operation 255 'trunc' 'empty_68' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.00>
ST_17 : Operation 256 [1/1] (0.00ns)   --->   "%p_Result_26 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %p_Result_17, i3 %k_V_1"   --->   Operation 256 'bitconcatenate' 'p_Result_26' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.00>
ST_17 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_2)   --->   "%tmp_8 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 0, i1 0, i1 0, i1 1, i1 1, i1 1, i1 1, i1 0, i1 0, i1 1, i1 1, i1 1, i1 1, i1 0, i1 0, i1 0, i4 %p_Result_26" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:296]   --->   Operation 257 'mux' 'tmp_8' <Predicate = (!icmp_ln453 & cos_basis) | (icmp_ln450 & cos_basis)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_2)   --->   "%tmp_9 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 0, i1 0, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 0, i1 0, i4 %p_Result_26" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:296]   --->   Operation 258 'mux' 'tmp_9' <Predicate = (!icmp_ln453 & !cos_basis) | (icmp_ln450 & !cos_basis)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_2)   --->   "%results_sign_V = select i1 %cos_basis, i1 %tmp_8, i1 %tmp_9" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 259 'select' 'results_sign_V' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 260 [1/1] (1.88ns)   --->   "%icmp_ln1019 = icmp_eq  i11 %din_exp_V, i11 0"   --->   Operation 260 'icmp' 'icmp_ln1019' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 261 [1/1] (2.89ns)   --->   "%icmp_ln1019_1 = icmp_eq  i52 %din_sig_V, i52 0"   --->   Operation 261 'icmp' 'icmp_ln1019_1' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 262 [1/1] (0.97ns)   --->   "%and_ln300 = and i1 %icmp_ln1019, i1 %icmp_ln1019_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 262 'and' 'and_ln300' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 263 [1/1] (1.88ns)   --->   "%icmp_ln1019_2 = icmp_eq  i11 %din_exp_V, i11 2047"   --->   Operation 263 'icmp' 'icmp_ln1019_2' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_2)   --->   "%xor_ln311 = xor i1 %icmp_ln1019_2, i1 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:311]   --->   Operation 264 'xor' 'xor_ln311' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_2)   --->   "%results_sign_V_1 = and i1 %results_sign_V, i1 %xor_ln311" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:311]   --->   Operation 265 'and' 'results_sign_V_1' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 266 [1/1] (2.06ns) (out node of the LUT)   --->   "%results_sign_V_2 = select i1 %and_ln300, i1 %p_Result_17, i1 %results_sign_V_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 266 'select' 'results_sign_V_2' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 2.06> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node xor_ln300)   --->   "%and_ln300_1 = and i1 %icmp_ln1019, i1 %icmp_ln1019_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 267 'and' 'and_ln300_1' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 268 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln300 = xor i1 %and_ln300_1, i1 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 268 'xor' 'xor_ln300' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%select_ln300_2 = select i1 %xor_ln300, i11 2047, i11 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 269 'select' 'select_ln300_2' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 270 [1/1] (0.97ns)   --->   "%or_ln300 = or i1 %and_ln300, i1 %icmp_ln1019_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 270 'or' 'or_ln300' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%select_ln300_1 = select i1 %or_ln462, i11 0, i11 %empty_68" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 271 'select' 'select_ln300_1' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 272 [1/1] (0.99ns) (out node of the LUT)   --->   "%results_exp_V = select i1 %or_ln300, i11 %select_ln300_2, i11 %select_ln300_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 272 'select' 'results_exp_V' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%select_ln300_5 = select i1 %xor_ln300, i52 4503599627370495, i52 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 273 'select' 'select_ln300_5' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%select_ln300_3 = select i1 %or_ln462, i52 0, i52 %phitmp8" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 274 'select' 'select_ln300_3' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 275 [1/1] (0.99ns) (out node of the LUT)   --->   "%results_sig_V = select i1 %or_ln300, i52 %select_ln300_5, i52 %select_ln300_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 275 'select' 'results_sig_V' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 276 [1/1] (0.00ns)   --->   "%p_Result_27 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %results_sign_V_2, i11 %results_exp_V, i52 %results_sig_V"   --->   Operation 276 'bitconcatenate' 'p_Result_27' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.00>
ST_17 : Operation 277 [1/1] (0.00ns)   --->   "%bitcast_ln526 = bitcast i64 %p_Result_27" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:526]   --->   Operation 277 'bitcast' 'bitcast_ln526' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.00>
ST_17 : Operation 278 [1/1] (0.00ns)   --->   "%ret_ln316 = ret i64 %bitcast_ln526" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:316]   --->   Operation 278 'ret' 'ret_ln316' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K0_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K1_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K3_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K4_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                     (alloca           ) [ 011111111111111000]
out_bits_V_2                          (alloca           ) [ 001111111111111100]
out_bits_V_2_1                        (alloca           ) [ 001111111111111100]
out_bits_V_2_2                        (alloca           ) [ 001111111111111100]
t_in_read                             (read             ) [ 000000000000000000]
data_V                                (bitcast          ) [ 000000000000000000]
p_Result_17                           (bitselect        ) [ 001111111111111111]
din_exp_V                             (partselect       ) [ 001111111111111111]
din_sig_V                             (trunc            ) [ 001111111111111111]
closepath                             (icmp             ) [ 001111100000000000]
p_Result_18                           (trunc            ) [ 001100000000000000]
add_ln214                             (add              ) [ 000000000000000000]
addr                                  (select           ) [ 000000000000000000]
tmp                                   (partselect       ) [ 000000000000000000]
zext_ln668                            (zext             ) [ 000000000000000000]
ref_4oPi_table_256_V_addr             (getelementptr    ) [ 001000000000000000]
trunc_ln628                           (trunc            ) [ 001000000000000000]
store_ln430                           (store            ) [ 000000000000000000]
table_256_V                           (load             ) [ 000000000000000000]
zext_ln930                            (zext             ) [ 000000000000000000]
r_V_18                                (shl              ) [ 000000000000000000]
Med_V                                 (partselect       ) [ 000110000000000000]
p_Result_19                           (bitconcatenate   ) [ 000000000000000000]
zext_ln1494                           (zext             ) [ 000010000000000000]
ret_V_5                               (mul              ) [ 000001000000000000]
Mx_bits_V                             (partselect       ) [ 000001000000000000]
k_V                                   (partselect       ) [ 000001000000000000]
tmp_3                                 (bitselect        ) [ 000000000000000000]
k_V_1                                 (select           ) [ 000000111111111111]
xor_ln1027                            (xor              ) [ 000000000000000000]
p_Result_s                            (and              ) [ 000000000000000000]
Mx_bits_V_1                           (sub              ) [ 000000000000000000]
Mx_bits_V_3                           (select           ) [ 000000100000000000]
tmp_1                                 (partselect       ) [ 000000000000000000]
p_Result_20                           (bitconcatenate   ) [ 000000000000000000]
p_Result_2                            (partselect       ) [ 000000000000000000]
p_Result_21                           (bitconcatenate   ) [ 000000000000000000]
sext_ln1204                           (sext             ) [ 000000000000000000]
tmp_s                                 (cttz             ) [ 000000000000000000]
Mx_zeros                              (trunc            ) [ 000000100000000000]
Ex_V                                  (add              ) [ 000000000000000000]
select_ln482                          (select           ) [ 000000000000000000]
zext_ln841                            (zext             ) [ 000000000000000000]
zext_ln1454                           (zext             ) [ 000000000000000000]
r                                     (shl              ) [ 000000000000000000]
Mx_V                                  (partselect       ) [ 000000011110000000]
Ex_V_3                                (sub              ) [ 000000011111111000]
sext_ln1535                           (sext             ) [ 000000000000000000]
isNeg                                 (bitselect        ) [ 000000000000000000]
sub_ln1512                            (sub              ) [ 000000000000000000]
ush                                   (select           ) [ 000000000000000000]
sext_ln1488                           (sext             ) [ 000000000000000000]
zext_ln1488                           (zext             ) [ 000000000000000000]
r_V                                   (lshr             ) [ 000000000000000000]
r_V_2                                 (shl              ) [ 000000000000000000]
r_V_19                                (select           ) [ 000000000000000000]
tmp_2                                 (partselect       ) [ 000000010000000000]
B_V                                   (trunc            ) [ 000000011000000000]
B_trunc                               (partselect       ) [ 000000010000000000]
cos_basis                             (mux              ) [ 000000001111111111]
zext_ln1271                           (zext             ) [ 000000001000000000]
r_V_4                                 (mul              ) [ 000000000000000000]
B_squared_V                           (partselect       ) [ 000000001100000000]
sin_basis                             (xor              ) [ 000000000000000000]
p_Result_22                           (bitconcatenate   ) [ 000000000000000000]
zext_ln541                            (zext             ) [ 000000001000000000]
fourth_order_double_sin_cos_K1_V_addr (getelementptr    ) [ 000000001000000000]
fourth_order_double_sin_cos_K2_V_addr (getelementptr    ) [ 000000001000000000]
fourth_order_double_sin_cos_K3_V_addr (getelementptr    ) [ 000000001000000000]
zext_ln818                            (zext             ) [ 000000000000000000]
r_V_5                                 (mul              ) [ 000000000000000000]
r_V_7                                 (mul              ) [ 000000000000000000]
fourth_order_double_sin_cos_K0_V_addr (getelementptr    ) [ 000000000100000000]
zext_ln1271_1                         (zext             ) [ 000000000100000000]
fourth_order_double_sin_cos_K1_V_load (load             ) [ 000000000000000000]
sext_ln1273                           (sext             ) [ 000000000100000000]
fourth_order_double_sin_cos_K2_V_load (load             ) [ 000000000100000000]
trunc_ln1                             (partselect       ) [ 000000000100000000]
fourth_order_double_sin_cos_K3_V_load (load             ) [ 000000000100000000]
trunc_ln1270_1                        (partselect       ) [ 000000000100000000]
fourth_order_double_sin_cos_K4_V_addr (getelementptr    ) [ 000000000100000000]
fourth_order_double_sin_cos_K0_V_load (load             ) [ 000000000010000000]
r_V_9                                 (mul              ) [ 000000000000000000]
rhs_1                                 (partselect       ) [ 000000000010000000]
zext_ln1271_2                         (zext             ) [ 000000000000000000]
sext_ln1273_1                         (sext             ) [ 000000000000000000]
r_V_10                                (mul              ) [ 000000000000000000]
rhs_2                                 (partselect       ) [ 000000000010000000]
zext_ln1270                           (zext             ) [ 000000000000000000]
zext_ln1273                           (zext             ) [ 000000000000000000]
r_V_11                                (mul              ) [ 000000000000000000]
zext_ln1270_1                         (zext             ) [ 000000000000000000]
fourth_order_double_sin_cos_K4_V_load (load             ) [ 000000000000000000]
zext_ln1273_1                         (zext             ) [ 000000000000000000]
r_V_12                                (mul              ) [ 000000000000000000]
rhs_4                                 (partselect       ) [ 000000000010000000]
trunc_ln2                             (partselect       ) [ 000000000010000000]
Mx_V_2                                (select           ) [ 000000000001000000]
t1_V                                  (bitconcatenate   ) [ 000000000000000000]
sext_ln813                            (sext             ) [ 000000000000000000]
sext_ln813_1                          (sext             ) [ 000000000000000000]
ret_V_6                               (add              ) [ 000000000000000000]
sext_ln1347                           (sext             ) [ 000000000000000000]
ret_V_7                               (add              ) [ 000000000000000000]
zext_ln1347                           (zext             ) [ 000000000000000000]
ret_V_8                               (add              ) [ 000000000000000000]
zext_ln1347_1                         (zext             ) [ 000000000000000000]
ret_V                                 (add              ) [ 000000000001000000]
zext_ln1270_2                         (zext             ) [ 000000000000100000]
sext_ln1273_2                         (sext             ) [ 000000000000100000]
specmemcore_ln16                      (specmemcore      ) [ 000000000000000000]
specmemcore_ln17                      (specmemcore      ) [ 000000000000000000]
specmemcore_ln18                      (specmemcore      ) [ 000000000000000000]
specmemcore_ln19                      (specmemcore      ) [ 000000000000000000]
specmemcore_ln20                      (specmemcore      ) [ 000000000000000000]
r_V_14                                (mul              ) [ 000000000000011000]
result_V                              (partselect       ) [ 000000000000011111]
br_ln430                              (br               ) [ 000000000000000000]
i_2                                   (load             ) [ 000000000000001000]
icmp_ln430                            (icmp             ) [ 000000000000011000]
empty                                 (speclooptripcount) [ 000000000000000000]
i_5                                   (add              ) [ 000000000000001000]
br_ln430                              (br               ) [ 000000000000000000]
shl_ln                                (bitconcatenate   ) [ 000000000000000000]
sub_ln433                             (sub              ) [ 000000000000000000]
sub_ln594                             (sub              ) [ 000000000000000000]
icmp_ln594                            (icmp             ) [ 000000000000000000]
tmp_6                                 (partselect       ) [ 000000000000000000]
sub_ln594_1                           (sub              ) [ 000000000000000000]
sub_ln594_2                           (sub              ) [ 000000000000000000]
sub_ln594_3                           (sub              ) [ 000000000000000000]
select_ln594                          (select           ) [ 000000000000000000]
select_ln594_1                        (select           ) [ 000000000000000000]
select_ln594_2                        (select           ) [ 000000000000000000]
sub_ln594_4                           (sub              ) [ 000000000000001000]
zext_ln594                            (zext             ) [ 000000000000000000]
lshr_ln594                            (lshr             ) [ 000000000000001000]
i_1                                   (alloca           ) [ 000000000000011100]
c_3                                   (alloca           ) [ 000000000000000111]
c_3_1                                 (alloca           ) [ 000000000000000111]
c_3_2                                 (alloca           ) [ 000000000000000111]
c_3_3                                 (alloca           ) [ 000000000000000111]
Ex_V_4                                (select           ) [ 000000000000000100]
tmp_5                                 (partselect       ) [ 000000000000000000]
p_Result_24                           (bitconcatenate   ) [ 000000000000000100]
store_ln443                           (store            ) [ 000000000000000000]
br_ln443                              (br               ) [ 000000000000000000]
zext_ln594_1                          (zext             ) [ 000000000000000000]
lshr_ln594_1                          (lshr             ) [ 000000000000000000]
p_Result_23                           (and              ) [ 000000000000000000]
trunc_ln368                           (trunc            ) [ 000000000000000000]
out_bits_V_0                          (bitconcatenate   ) [ 000000000000000000]
switch_ln804                          (switch           ) [ 000000000000000000]
store_ln804                           (store            ) [ 000000000000000000]
br_ln804                              (br               ) [ 000000000000000000]
store_ln804                           (store            ) [ 000000000000000000]
br_ln804                              (br               ) [ 000000000000000000]
store_ln804                           (store            ) [ 000000000000000000]
br_ln804                              (br               ) [ 000000000000000000]
store_ln430                           (store            ) [ 000000000000000000]
br_ln430                              (br               ) [ 000000000000000000]
i_4                                   (load             ) [ 000000000000000000]
icmp_ln443                            (icmp             ) [ 000000000000000100]
empty_66                              (speclooptripcount) [ 000000000000000000]
add_ln443                             (add              ) [ 000000000000000000]
br_ln443                              (br               ) [ 000000000000000000]
out_bits_V_2_load                     (load             ) [ 000000000000000000]
out_bits_V_2_1_load                   (load             ) [ 000000000000000000]
out_bits_V_2_2_load                   (load             ) [ 000000000000000000]
trunc_ln553                           (trunc            ) [ 000000000000000100]
p_Val2_10                             (mux              ) [ 000000000000000000]
p_Result_25                           (partselect       ) [ 000000000000000000]
c_0                                   (cttz             ) [ 000000000000000000]
switch_ln444                          (switch           ) [ 000000000000000000]
store_ln444                           (store            ) [ 000000000000000000]
br_ln444                              (br               ) [ 000000000000000000]
store_ln444                           (store            ) [ 000000000000000000]
br_ln444                              (br               ) [ 000000000000000000]
store_ln444                           (store            ) [ 000000000000000000]
br_ln444                              (br               ) [ 000000000000000000]
store_ln444                           (store            ) [ 000000000000000000]
br_ln444                              (br               ) [ 000000000000000000]
store_ln443                           (store            ) [ 000000000000000000]
br_ln443                              (br               ) [ 000000000000000000]
i_3                                   (alloca           ) [ 000000000000000111]
in_shift_V                            (alloca           ) [ 000000000000000111]
shift                                 (alloca           ) [ 000000000000000111]
sext_ln186                            (sext             ) [ 000000000000000011]
store_ln450                           (store            ) [ 000000000000000000]
store_ln450                           (store            ) [ 000000000000000000]
store_ln450                           (store            ) [ 000000000000000000]
br_ln450                              (br               ) [ 000000000000000000]
i_6                                   (load             ) [ 000000000000000000]
in_shift_V_2                          (load             ) [ 000000000000000011]
shift_2                               (load             ) [ 000000000000000011]
icmp_ln450                            (icmp             ) [ 000000000000000011]
empty_67                              (speclooptripcount) [ 000000000000000000]
add_ln450                             (add              ) [ 000000000000000001]
br_ln450                              (br               ) [ 000000000000000011]
c_3_load                              (load             ) [ 000000000000000000]
c_3_1_load                            (load             ) [ 000000000000000000]
c_3_2_load                            (load             ) [ 000000000000000000]
c_3_3_load                            (load             ) [ 000000000000000000]
trunc_ln451                           (trunc            ) [ 000000000000000000]
sh_assign_2                           (mux              ) [ 000000000000000001]
isNeg_1                               (bitselect        ) [ 000000000000000001]
sub_ln1512_1                          (sub              ) [ 000000000000000000]
ush_1                                 (select           ) [ 000000000000000001]
shift_3                               (add              ) [ 000000000000000000]
zext_ln1488_1                         (zext             ) [ 000000000000000000]
r_V_15                                (ashr             ) [ 000000000000000000]
r_V_16                                (shl              ) [ 000000000000000000]
r_V_20                                (select           ) [ 000000000000000000]
icmp_ln453                            (icmp             ) [ 000000000000000011]
br_ln453                              (br               ) [ 000000000000000000]
store_ln450                           (store            ) [ 000000000000000000]
store_ln450                           (store            ) [ 000000000000000000]
store_ln450                           (store            ) [ 000000000000000000]
br_ln450                              (br               ) [ 000000000000000000]
add_i285_lcssa                        (phi              ) [ 000000000000000001]
p_Result_30_in_in                     (phi              ) [ 000000000000000001]
add_ln461                             (add              ) [ 000000000000000000]
sext_ln461                            (sext             ) [ 000000000000000000]
newexp                                (sub              ) [ 000000000000000000]
tmp_10                                (bitselect        ) [ 000000000000000000]
icmp_ln1653                           (icmp             ) [ 000000000000000000]
or_ln462                              (or               ) [ 000000000000000000]
phitmp8                               (partselect       ) [ 000000000000000000]
empty_68                              (trunc            ) [ 000000000000000000]
p_Result_26                           (bitconcatenate   ) [ 000000000000000000]
tmp_8                                 (mux              ) [ 000000000000000000]
tmp_9                                 (mux              ) [ 000000000000000000]
results_sign_V                        (select           ) [ 000000000000000000]
icmp_ln1019                           (icmp             ) [ 000000000000000000]
icmp_ln1019_1                         (icmp             ) [ 000000000000000000]
and_ln300                             (and              ) [ 000000000000000000]
icmp_ln1019_2                         (icmp             ) [ 000000000000000000]
xor_ln311                             (xor              ) [ 000000000000000000]
results_sign_V_1                      (and              ) [ 000000000000000000]
results_sign_V_2                      (select           ) [ 000000000000000000]
and_ln300_1                           (and              ) [ 000000000000000000]
xor_ln300                             (xor              ) [ 000000000000000000]
select_ln300_2                        (select           ) [ 000000000000000000]
or_ln300                              (or               ) [ 000000000000000000]
select_ln300_1                        (select           ) [ 000000000000000000]
results_exp_V                         (select           ) [ 000000000000000000]
select_ln300_5                        (select           ) [ 000000000000000000]
select_ln300_3                        (select           ) [ 000000000000000000]
results_sig_V                         (select           ) [ 000000000000000000]
p_Result_27                           (bitconcatenate   ) [ 000000000000000000]
bitcast_ln526                         (bitcast          ) [ 000000000000000000]
ret_ln316                             (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fourth_order_double_sin_cos_K0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fourth_order_double_sin_cos_K1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fourth_order_double_sin_cos_K2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fourth_order_double_sin_cos_K3_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K3_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fourth_order_double_sin_cos_K4_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K4_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i170.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i124.i170.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i170.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i170.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i124.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i61.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i62"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i1.i62"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i64"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i124.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i49.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i1.i3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i49.i98.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i42.i98.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i35.i98.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i56.i108.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i60.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i37.i75.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i59.i4"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i15.i17"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i1.i4"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="228" class="1004" name="i_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="out_bits_V_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_bits_V_2/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="out_bits_V_2_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_bits_V_2_1/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="out_bits_V_2_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_bits_V_2_2/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="i_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/13 "/>
</bind>
</comp>

<comp id="248" class="1004" name="c_3_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_3/13 "/>
</bind>
</comp>

<comp id="252" class="1004" name="c_3_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_3_1/13 "/>
</bind>
</comp>

<comp id="256" class="1004" name="c_3_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_3_2/13 "/>
</bind>
</comp>

<comp id="260" class="1004" name="c_3_3_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_3_3/13 "/>
</bind>
</comp>

<comp id="264" class="1004" name="i_3_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/15 "/>
</bind>
</comp>

<comp id="268" class="1004" name="in_shift_V_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_shift_V/15 "/>
</bind>
</comp>

<comp id="272" class="1004" name="shift_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift/15 "/>
</bind>
</comp>

<comp id="276" class="1004" name="t_in_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_in_read/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="ref_4oPi_table_256_V_addr_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="256" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="4" slack="0"/>
<pin id="286" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_4oPi_table_256_V_addr/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_256_V/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="fourth_order_double_sin_cos_K1_V_addr_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="52" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="8" slack="0"/>
<pin id="299" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K1_V_addr/7 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="52" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K1_V_load/7 "/>
</bind>
</comp>

<comp id="308" class="1004" name="fourth_order_double_sin_cos_K2_V_addr_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="44" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="8" slack="0"/>
<pin id="312" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K2_V_addr/7 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_access_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="44" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="3" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K2_V_load/7 "/>
</bind>
</comp>

<comp id="321" class="1004" name="fourth_order_double_sin_cos_K3_V_addr_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="33" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="8" slack="0"/>
<pin id="325" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K3_V_addr/7 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_access_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="33" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="3" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K3_V_load/7 "/>
</bind>
</comp>

<comp id="334" class="1004" name="fourth_order_double_sin_cos_K0_V_addr_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="59" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="8" slack="1"/>
<pin id="338" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K0_V_addr/8 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_access_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="59" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="3" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K0_V_load/8 "/>
</bind>
</comp>

<comp id="347" class="1004" name="fourth_order_double_sin_cos_K4_V_addr_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="25" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="8" slack="1"/>
<pin id="351" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K4_V_addr/8 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K4_V_load/8 "/>
</bind>
</comp>

<comp id="360" class="1005" name="add_i285_lcssa_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="362" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="add_i285_lcssa (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="add_i285_lcssa_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="32" slack="0"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_i285_lcssa/17 "/>
</bind>
</comp>

<comp id="369" class="1005" name="p_Result_30_in_in_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="63" slack="2147483647"/>
<pin id="371" dir="1" index="1" bw="63" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Result_30_in_in (phireg) "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_Result_30_in_in_phi_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="63" slack="2147483647"/>
<pin id="374" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="63" slack="0"/>
<pin id="376" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Result_30_in_in/17 "/>
</bind>
</comp>

<comp id="378" class="1004" name="data_V_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="64" slack="0"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="p_Result_17_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="64" slack="0"/>
<pin id="385" dir="0" index="2" bw="7" slack="0"/>
<pin id="386" dir="1" index="3" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="din_exp_V_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="11" slack="0"/>
<pin id="392" dir="0" index="1" bw="64" slack="0"/>
<pin id="393" dir="0" index="2" bw="7" slack="0"/>
<pin id="394" dir="0" index="3" bw="7" slack="0"/>
<pin id="395" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="din_exp_V/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="din_sig_V_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="64" slack="0"/>
<pin id="402" dir="1" index="1" bw="52" slack="15"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="din_sig_V/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="closepath_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="11" slack="0"/>
<pin id="406" dir="0" index="1" bw="11" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="closepath/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_Result_18_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="64" slack="0"/>
<pin id="412" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_18/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="add_ln214_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="11" slack="0"/>
<pin id="416" dir="0" index="1" bw="11" slack="0"/>
<pin id="417" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="addr_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="8" slack="0"/>
<pin id="423" dir="0" index="2" bw="11" slack="0"/>
<pin id="424" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="addr/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="0"/>
<pin id="430" dir="0" index="1" bw="11" slack="0"/>
<pin id="431" dir="0" index="2" bw="4" slack="0"/>
<pin id="432" dir="0" index="3" bw="5" slack="0"/>
<pin id="433" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln668_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="4" slack="0"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln668/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="trunc_ln628_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="11" slack="0"/>
<pin id="445" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln430_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="2" slack="0"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln430/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln930_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="7" slack="1"/>
<pin id="454" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln930/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="r_V_18_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="256" slack="0"/>
<pin id="457" dir="0" index="1" bw="7" slack="0"/>
<pin id="458" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_18/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="Med_V_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="170" slack="0"/>
<pin id="463" dir="0" index="1" bw="256" slack="0"/>
<pin id="464" dir="0" index="2" bw="8" slack="0"/>
<pin id="465" dir="0" index="3" bw="9" slack="0"/>
<pin id="466" dir="1" index="4" bw="170" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Med_V/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="p_Result_19_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="53" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="0" index="2" bw="52" slack="2"/>
<pin id="475" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_19/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln1494_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="53" slack="0"/>
<pin id="480" dir="1" index="1" bw="170" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="grp_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="170" slack="1"/>
<pin id="484" dir="0" index="1" bw="53" slack="0"/>
<pin id="485" dir="1" index="2" bw="170" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_5/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="Mx_bits_V_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="124" slack="0"/>
<pin id="489" dir="0" index="1" bw="170" slack="0"/>
<pin id="490" dir="0" index="2" bw="7" slack="0"/>
<pin id="491" dir="0" index="3" bw="9" slack="0"/>
<pin id="492" dir="1" index="4" bw="124" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx_bits_V/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="k_V_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="3" slack="0"/>
<pin id="499" dir="0" index="1" bw="170" slack="0"/>
<pin id="500" dir="0" index="2" bw="9" slack="0"/>
<pin id="501" dir="0" index="3" bw="9" slack="0"/>
<pin id="502" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="k_V/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_3_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="170" slack="1"/>
<pin id="510" dir="0" index="2" bw="9" slack="0"/>
<pin id="511" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="514" class="1004" name="k_V_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="4"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="0" index="2" bw="3" slack="1"/>
<pin id="518" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_V_1/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="xor_ln1027_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="4"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1027/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="p_Result_s_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="Mx_bits_V_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="124" slack="1"/>
<pin id="534" dir="1" index="2" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Mx_bits_V_1/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="Mx_bits_V_3_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="124" slack="0"/>
<pin id="539" dir="0" index="2" bw="124" slack="1"/>
<pin id="540" dir="1" index="3" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_bits_V_3/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="61" slack="0"/>
<pin id="545" dir="0" index="1" bw="124" slack="0"/>
<pin id="546" dir="0" index="2" bw="7" slack="0"/>
<pin id="547" dir="0" index="3" bw="8" slack="0"/>
<pin id="548" dir="1" index="4" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="p_Result_20_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="62" slack="0"/>
<pin id="555" dir="0" index="1" bw="61" slack="0"/>
<pin id="556" dir="0" index="2" bw="1" slack="0"/>
<pin id="557" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_20/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="p_Result_2_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="62" slack="0"/>
<pin id="563" dir="0" index="1" bw="62" slack="0"/>
<pin id="564" dir="0" index="2" bw="7" slack="0"/>
<pin id="565" dir="0" index="3" bw="1" slack="0"/>
<pin id="566" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="p_Result_21_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="63" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="0" index="2" bw="62" slack="0"/>
<pin id="575" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_21/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="sext_ln1204_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="63" slack="0"/>
<pin id="581" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1204/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_s_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="64" slack="0"/>
<pin id="585" dir="0" index="1" bw="63" slack="0"/>
<pin id="586" dir="0" index="2" bw="1" slack="0"/>
<pin id="587" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="Mx_zeros_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="64" slack="0"/>
<pin id="593" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Mx_zeros/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="Ex_V_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="11" slack="5"/>
<pin id="597" dir="0" index="1" bw="11" slack="0"/>
<pin id="598" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Ex_V/6 "/>
</bind>
</comp>

<comp id="600" class="1004" name="select_ln482_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="5"/>
<pin id="602" dir="0" index="1" bw="11" slack="0"/>
<pin id="603" dir="0" index="2" bw="1" slack="0"/>
<pin id="604" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln482/6 "/>
</bind>
</comp>

<comp id="607" class="1004" name="zext_ln841_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="7" slack="1"/>
<pin id="609" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln841/6 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln1454_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="7" slack="1"/>
<pin id="612" dir="1" index="1" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1454/6 "/>
</bind>
</comp>

<comp id="613" class="1004" name="r_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="124" slack="1"/>
<pin id="615" dir="0" index="1" bw="7" slack="0"/>
<pin id="616" dir="1" index="2" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r/6 "/>
</bind>
</comp>

<comp id="618" class="1004" name="Mx_V_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="63" slack="0"/>
<pin id="620" dir="0" index="1" bw="124" slack="0"/>
<pin id="621" dir="0" index="2" bw="7" slack="0"/>
<pin id="622" dir="0" index="3" bw="8" slack="0"/>
<pin id="623" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx_V/6 "/>
</bind>
</comp>

<comp id="628" class="1004" name="Ex_V_3_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="11" slack="0"/>
<pin id="630" dir="0" index="1" bw="7" slack="0"/>
<pin id="631" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Ex_V_3/6 "/>
</bind>
</comp>

<comp id="634" class="1004" name="sext_ln1535_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="11" slack="0"/>
<pin id="636" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1535/6 "/>
</bind>
</comp>

<comp id="638" class="1004" name="isNeg_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="11" slack="0"/>
<pin id="641" dir="0" index="2" bw="5" slack="0"/>
<pin id="642" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/6 "/>
</bind>
</comp>

<comp id="646" class="1004" name="sub_ln1512_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="11" slack="0"/>
<pin id="649" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/6 "/>
</bind>
</comp>

<comp id="652" class="1004" name="ush_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="12" slack="0"/>
<pin id="655" dir="0" index="2" bw="11" slack="0"/>
<pin id="656" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/6 "/>
</bind>
</comp>

<comp id="660" class="1004" name="sext_ln1488_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="12" slack="0"/>
<pin id="662" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/6 "/>
</bind>
</comp>

<comp id="664" class="1004" name="zext_ln1488_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="12" slack="0"/>
<pin id="666" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/6 "/>
</bind>
</comp>

<comp id="668" class="1004" name="r_V_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="63" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="0"/>
<pin id="671" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/6 "/>
</bind>
</comp>

<comp id="674" class="1004" name="r_V_2_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="63" slack="0"/>
<pin id="676" dir="0" index="1" bw="32" slack="0"/>
<pin id="677" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_2/6 "/>
</bind>
</comp>

<comp id="680" class="1004" name="r_V_19_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="63" slack="0"/>
<pin id="683" dir="0" index="2" bw="63" slack="0"/>
<pin id="684" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_19/6 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_2_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="7" slack="0"/>
<pin id="690" dir="0" index="1" bw="63" slack="0"/>
<pin id="691" dir="0" index="2" bw="7" slack="0"/>
<pin id="692" dir="0" index="3" bw="7" slack="0"/>
<pin id="693" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="698" class="1004" name="B_V_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="63" slack="0"/>
<pin id="700" dir="1" index="1" bw="56" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="B_V/6 "/>
</bind>
</comp>

<comp id="702" class="1004" name="B_trunc_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="49" slack="0"/>
<pin id="704" dir="0" index="1" bw="63" slack="0"/>
<pin id="705" dir="0" index="2" bw="4" slack="0"/>
<pin id="706" dir="0" index="3" bw="7" slack="0"/>
<pin id="707" dir="1" index="4" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_trunc/6 "/>
</bind>
</comp>

<comp id="712" class="1004" name="cos_basis_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="0" index="2" bw="1" slack="0"/>
<pin id="716" dir="0" index="3" bw="1" slack="0"/>
<pin id="717" dir="0" index="4" bw="1" slack="0"/>
<pin id="718" dir="0" index="5" bw="1" slack="0"/>
<pin id="719" dir="0" index="6" bw="1" slack="0"/>
<pin id="720" dir="0" index="7" bw="1" slack="0"/>
<pin id="721" dir="0" index="8" bw="1" slack="0"/>
<pin id="722" dir="0" index="9" bw="3" slack="2"/>
<pin id="723" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="cos_basis/7 "/>
</bind>
</comp>

<comp id="733" class="1004" name="zext_ln1271_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="49" slack="1"/>
<pin id="735" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271/7 "/>
</bind>
</comp>

<comp id="736" class="1004" name="r_V_4_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="49" slack="0"/>
<pin id="738" dir="0" index="1" bw="49" slack="0"/>
<pin id="739" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/7 "/>
</bind>
</comp>

<comp id="742" class="1004" name="B_squared_V_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="49" slack="0"/>
<pin id="744" dir="0" index="1" bw="98" slack="0"/>
<pin id="745" dir="0" index="2" bw="7" slack="0"/>
<pin id="746" dir="0" index="3" bw="8" slack="0"/>
<pin id="747" dir="1" index="4" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_squared_V/7 "/>
</bind>
</comp>

<comp id="752" class="1004" name="sin_basis_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sin_basis/7 "/>
</bind>
</comp>

<comp id="758" class="1004" name="p_Result_22_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="0"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="0" index="2" bw="7" slack="1"/>
<pin id="762" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_22/7 "/>
</bind>
</comp>

<comp id="765" class="1004" name="zext_ln541_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="0"/>
<pin id="767" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/7 "/>
</bind>
</comp>

<comp id="772" class="1004" name="zext_ln818_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="49" slack="1"/>
<pin id="774" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/8 "/>
</bind>
</comp>

<comp id="775" class="1004" name="r_V_5_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="49" slack="0"/>
<pin id="777" dir="0" index="1" bw="49" slack="1"/>
<pin id="778" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/8 "/>
</bind>
</comp>

<comp id="780" class="1004" name="r_V_7_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="49" slack="0"/>
<pin id="782" dir="0" index="1" bw="49" slack="0"/>
<pin id="783" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_7/8 "/>
</bind>
</comp>

<comp id="786" class="1004" name="zext_ln1271_1_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="56" slack="2"/>
<pin id="788" dir="1" index="1" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_1/8 "/>
</bind>
</comp>

<comp id="789" class="1004" name="sext_ln1273_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="52" slack="0"/>
<pin id="791" dir="1" index="1" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/8 "/>
</bind>
</comp>

<comp id="793" class="1004" name="grp_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="56" slack="0"/>
<pin id="795" dir="0" index="1" bw="52" slack="0"/>
<pin id="796" dir="1" index="2" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_9/8 "/>
</bind>
</comp>

<comp id="799" class="1004" name="trunc_ln1_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="42" slack="0"/>
<pin id="801" dir="0" index="1" bw="98" slack="0"/>
<pin id="802" dir="0" index="2" bw="7" slack="0"/>
<pin id="803" dir="0" index="3" bw="8" slack="0"/>
<pin id="804" dir="1" index="4" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/8 "/>
</bind>
</comp>

<comp id="809" class="1004" name="trunc_ln1270_1_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="35" slack="0"/>
<pin id="811" dir="0" index="1" bw="98" slack="0"/>
<pin id="812" dir="0" index="2" bw="7" slack="0"/>
<pin id="813" dir="0" index="3" bw="8" slack="0"/>
<pin id="814" dir="1" index="4" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1270_1/8 "/>
</bind>
</comp>

<comp id="819" class="1004" name="rhs_1_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="56" slack="0"/>
<pin id="821" dir="0" index="1" bw="108" slack="0"/>
<pin id="822" dir="0" index="2" bw="7" slack="0"/>
<pin id="823" dir="0" index="3" bw="8" slack="0"/>
<pin id="824" dir="1" index="4" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_1/9 "/>
</bind>
</comp>

<comp id="829" class="1004" name="zext_ln1271_2_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="49" slack="2"/>
<pin id="831" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_2/9 "/>
</bind>
</comp>

<comp id="832" class="1004" name="sext_ln1273_1_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="44" slack="1"/>
<pin id="834" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_1/9 "/>
</bind>
</comp>

<comp id="835" class="1004" name="r_V_10_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="49" slack="0"/>
<pin id="837" dir="0" index="1" bw="44" slack="0"/>
<pin id="838" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/9 "/>
</bind>
</comp>

<comp id="841" class="1004" name="rhs_2_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="48" slack="0"/>
<pin id="843" dir="0" index="1" bw="93" slack="0"/>
<pin id="844" dir="0" index="2" bw="7" slack="0"/>
<pin id="845" dir="0" index="3" bw="8" slack="0"/>
<pin id="846" dir="1" index="4" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_2/9 "/>
</bind>
</comp>

<comp id="851" class="1004" name="zext_ln1270_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="42" slack="1"/>
<pin id="853" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270/9 "/>
</bind>
</comp>

<comp id="854" class="1004" name="zext_ln1273_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="33" slack="1"/>
<pin id="856" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273/9 "/>
</bind>
</comp>

<comp id="857" class="1004" name="r_V_11_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="42" slack="0"/>
<pin id="859" dir="0" index="1" bw="33" slack="0"/>
<pin id="860" dir="1" index="2" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_11/9 "/>
</bind>
</comp>

<comp id="863" class="1004" name="zext_ln1270_1_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="35" slack="1"/>
<pin id="865" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270_1/9 "/>
</bind>
</comp>

<comp id="866" class="1004" name="zext_ln1273_1_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="25" slack="0"/>
<pin id="868" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_1/9 "/>
</bind>
</comp>

<comp id="870" class="1004" name="r_V_12_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="35" slack="0"/>
<pin id="872" dir="0" index="1" bw="25" slack="0"/>
<pin id="873" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_12/9 "/>
</bind>
</comp>

<comp id="876" class="1004" name="rhs_4_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="29" slack="0"/>
<pin id="878" dir="0" index="1" bw="60" slack="0"/>
<pin id="879" dir="0" index="2" bw="6" slack="0"/>
<pin id="880" dir="0" index="3" bw="7" slack="0"/>
<pin id="881" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_4/9 "/>
</bind>
</comp>

<comp id="886" class="1004" name="trunc_ln2_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="37" slack="0"/>
<pin id="888" dir="0" index="1" bw="75" slack="0"/>
<pin id="889" dir="0" index="2" bw="7" slack="0"/>
<pin id="890" dir="0" index="3" bw="8" slack="0"/>
<pin id="891" dir="1" index="4" bw="37" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/9 "/>
</bind>
</comp>

<comp id="896" class="1004" name="Mx_V_2_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="3"/>
<pin id="898" dir="0" index="1" bw="1" slack="0"/>
<pin id="899" dir="0" index="2" bw="63" slack="4"/>
<pin id="900" dir="1" index="3" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_V_2/10 "/>
</bind>
</comp>

<comp id="902" class="1004" name="t1_V_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="63" slack="0"/>
<pin id="904" dir="0" index="1" bw="59" slack="1"/>
<pin id="905" dir="0" index="2" bw="1" slack="0"/>
<pin id="906" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t1_V/10 "/>
</bind>
</comp>

<comp id="909" class="1004" name="sext_ln813_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="63" slack="0"/>
<pin id="911" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/10 "/>
</bind>
</comp>

<comp id="913" class="1004" name="sext_ln813_1_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="56" slack="1"/>
<pin id="915" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_1/10 "/>
</bind>
</comp>

<comp id="916" class="1004" name="ret_V_6_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="63" slack="0"/>
<pin id="918" dir="0" index="1" bw="56" slack="0"/>
<pin id="919" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/10 "/>
</bind>
</comp>

<comp id="922" class="1004" name="sext_ln1347_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="48" slack="1"/>
<pin id="924" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347/10 "/>
</bind>
</comp>

<comp id="925" class="1004" name="ret_V_7_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="64" slack="0"/>
<pin id="927" dir="0" index="1" bw="48" slack="0"/>
<pin id="928" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7/10 "/>
</bind>
</comp>

<comp id="931" class="1004" name="zext_ln1347_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="37" slack="1"/>
<pin id="933" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347/10 "/>
</bind>
</comp>

<comp id="934" class="1004" name="ret_V_8_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="64" slack="0"/>
<pin id="936" dir="0" index="1" bw="37" slack="0"/>
<pin id="937" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/10 "/>
</bind>
</comp>

<comp id="940" class="1004" name="zext_ln1347_1_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="29" slack="1"/>
<pin id="942" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_1/10 "/>
</bind>
</comp>

<comp id="943" class="1004" name="ret_V_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="64" slack="0"/>
<pin id="945" dir="0" index="1" bw="29" slack="0"/>
<pin id="946" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/10 "/>
</bind>
</comp>

<comp id="949" class="1004" name="zext_ln1270_2_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="63" slack="1"/>
<pin id="951" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270_2/11 "/>
</bind>
</comp>

<comp id="952" class="1004" name="sext_ln1273_2_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="64" slack="1"/>
<pin id="954" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_2/11 "/>
</bind>
</comp>

<comp id="955" class="1004" name="grp_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="64" slack="0"/>
<pin id="957" dir="0" index="1" bw="63" slack="0"/>
<pin id="958" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_14/11 "/>
</bind>
</comp>

<comp id="961" class="1004" name="result_V_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="63" slack="0"/>
<pin id="963" dir="0" index="1" bw="126" slack="0"/>
<pin id="964" dir="0" index="2" bw="7" slack="0"/>
<pin id="965" dir="0" index="3" bw="8" slack="0"/>
<pin id="966" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_V/12 "/>
</bind>
</comp>

<comp id="971" class="1004" name="i_2_load_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="2" slack="12"/>
<pin id="973" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/13 "/>
</bind>
</comp>

<comp id="974" class="1004" name="icmp_ln430_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="2" slack="0"/>
<pin id="976" dir="0" index="1" bw="1" slack="0"/>
<pin id="977" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln430/13 "/>
</bind>
</comp>

<comp id="980" class="1004" name="i_5_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="2" slack="0"/>
<pin id="982" dir="0" index="1" bw="1" slack="0"/>
<pin id="983" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/13 "/>
</bind>
</comp>

<comp id="986" class="1004" name="shl_ln_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="6" slack="0"/>
<pin id="988" dir="0" index="1" bw="2" slack="0"/>
<pin id="989" dir="0" index="2" bw="1" slack="0"/>
<pin id="990" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/13 "/>
</bind>
</comp>

<comp id="994" class="1004" name="sub_ln433_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="6" slack="0"/>
<pin id="996" dir="0" index="1" bw="6" slack="0"/>
<pin id="997" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln433/13 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="sub_ln594_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="2" slack="0"/>
<pin id="1002" dir="0" index="1" bw="6" slack="0"/>
<pin id="1003" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln594/13 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="icmp_ln594_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="6" slack="0"/>
<pin id="1008" dir="0" index="1" bw="6" slack="0"/>
<pin id="1009" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln594/13 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="tmp_6_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="63" slack="0"/>
<pin id="1014" dir="0" index="1" bw="126" slack="1"/>
<pin id="1015" dir="0" index="2" bw="8" slack="0"/>
<pin id="1016" dir="0" index="3" bw="7" slack="0"/>
<pin id="1017" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/13 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="sub_ln594_1_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="6" slack="0"/>
<pin id="1023" dir="0" index="1" bw="6" slack="0"/>
<pin id="1024" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln594_1/13 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="sub_ln594_2_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="2" slack="0"/>
<pin id="1029" dir="0" index="1" bw="6" slack="0"/>
<pin id="1030" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln594_2/13 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="sub_ln594_3_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="6" slack="0"/>
<pin id="1035" dir="0" index="1" bw="6" slack="0"/>
<pin id="1036" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln594_3/13 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="select_ln594_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="0"/>
<pin id="1041" dir="0" index="1" bw="6" slack="0"/>
<pin id="1042" dir="0" index="2" bw="6" slack="0"/>
<pin id="1043" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln594/13 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="select_ln594_1_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="0"/>
<pin id="1049" dir="0" index="1" bw="63" slack="0"/>
<pin id="1050" dir="0" index="2" bw="63" slack="1"/>
<pin id="1051" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln594_1/13 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="select_ln594_2_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="0"/>
<pin id="1056" dir="0" index="1" bw="6" slack="0"/>
<pin id="1057" dir="0" index="2" bw="6" slack="0"/>
<pin id="1058" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln594_2/13 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="sub_ln594_4_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="2" slack="0"/>
<pin id="1064" dir="0" index="1" bw="6" slack="0"/>
<pin id="1065" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln594_4/13 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="zext_ln594_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="6" slack="0"/>
<pin id="1070" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln594/13 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="lshr_ln594_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="63" slack="0"/>
<pin id="1074" dir="0" index="1" bw="6" slack="0"/>
<pin id="1075" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln594/13 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="Ex_V_4_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="6"/>
<pin id="1080" dir="0" index="1" bw="1" slack="0"/>
<pin id="1081" dir="0" index="2" bw="11" slack="7"/>
<pin id="1082" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ex_V_4/13 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="tmp_5_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="15" slack="0"/>
<pin id="1086" dir="0" index="1" bw="126" slack="1"/>
<pin id="1087" dir="0" index="2" bw="7" slack="0"/>
<pin id="1088" dir="0" index="3" bw="8" slack="0"/>
<pin id="1089" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/13 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="p_Result_24_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="32" slack="0"/>
<pin id="1095" dir="0" index="1" bw="15" slack="0"/>
<pin id="1096" dir="0" index="2" bw="17" slack="0"/>
<pin id="1097" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_24/13 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="store_ln443_store_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="1" slack="0"/>
<pin id="1103" dir="0" index="1" bw="3" slack="0"/>
<pin id="1104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln443/13 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="zext_ln594_1_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="6" slack="1"/>
<pin id="1108" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln594_1/14 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="lshr_ln594_1_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="0"/>
<pin id="1111" dir="0" index="1" bw="6" slack="0"/>
<pin id="1112" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln594_1/14 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="p_Result_23_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="63" slack="1"/>
<pin id="1117" dir="0" index="1" bw="63" slack="0"/>
<pin id="1118" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_23/14 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="trunc_ln368_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="63" slack="0"/>
<pin id="1122" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368/14 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="out_bits_V_0_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="32" slack="0"/>
<pin id="1126" dir="0" index="1" bw="16" slack="0"/>
<pin id="1127" dir="0" index="2" bw="16" slack="0"/>
<pin id="1128" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_bits_V_0/14 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="store_ln804_store_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="32" slack="0"/>
<pin id="1134" dir="0" index="1" bw="32" slack="13"/>
<pin id="1135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln804/14 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="store_ln804_store_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="0"/>
<pin id="1139" dir="0" index="1" bw="32" slack="13"/>
<pin id="1140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln804/14 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="store_ln804_store_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="32" slack="0"/>
<pin id="1144" dir="0" index="1" bw="32" slack="13"/>
<pin id="1145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln804/14 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="store_ln430_store_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="2" slack="1"/>
<pin id="1149" dir="0" index="1" bw="2" slack="13"/>
<pin id="1150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln430/14 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="i_4_load_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="3" slack="1"/>
<pin id="1153" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/15 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="icmp_ln443_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="3" slack="0"/>
<pin id="1156" dir="0" index="1" bw="3" slack="0"/>
<pin id="1157" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln443/15 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="add_ln443_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="3" slack="0"/>
<pin id="1162" dir="0" index="1" bw="1" slack="0"/>
<pin id="1163" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln443/15 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="out_bits_V_2_load_load_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="32" slack="13"/>
<pin id="1168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_bits_V_2_load/15 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="out_bits_V_2_1_load_load_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="13"/>
<pin id="1171" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_bits_V_2_1_load/15 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="out_bits_V_2_2_load_load_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="32" slack="13"/>
<pin id="1174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_bits_V_2_2_load/15 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="trunc_ln553_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="3" slack="0"/>
<pin id="1177" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln553/15 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="p_Val2_10_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="32" slack="0"/>
<pin id="1181" dir="0" index="1" bw="32" slack="0"/>
<pin id="1182" dir="0" index="2" bw="32" slack="0"/>
<pin id="1183" dir="0" index="3" bw="32" slack="0"/>
<pin id="1184" dir="0" index="4" bw="32" slack="1"/>
<pin id="1185" dir="0" index="5" bw="2" slack="0"/>
<pin id="1186" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_10/15 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="p_Result_25_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="0"/>
<pin id="1194" dir="0" index="1" bw="32" slack="0"/>
<pin id="1195" dir="0" index="2" bw="6" slack="0"/>
<pin id="1196" dir="0" index="3" bw="1" slack="0"/>
<pin id="1197" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_25/15 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="c_0_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="32" slack="0"/>
<pin id="1204" dir="0" index="1" bw="32" slack="0"/>
<pin id="1205" dir="0" index="2" bw="1" slack="0"/>
<pin id="1206" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="c_0/15 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="store_ln444_store_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="32" slack="0"/>
<pin id="1212" dir="0" index="1" bw="32" slack="1"/>
<pin id="1213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/15 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="store_ln444_store_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="32" slack="0"/>
<pin id="1217" dir="0" index="1" bw="32" slack="1"/>
<pin id="1218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/15 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="store_ln444_store_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="32" slack="0"/>
<pin id="1222" dir="0" index="1" bw="32" slack="1"/>
<pin id="1223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/15 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="store_ln444_store_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="32" slack="0"/>
<pin id="1227" dir="0" index="1" bw="32" slack="1"/>
<pin id="1228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/15 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="store_ln443_store_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="3" slack="0"/>
<pin id="1232" dir="0" index="1" bw="3" slack="1"/>
<pin id="1233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln443/15 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="sext_ln186_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="11" slack="1"/>
<pin id="1237" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186/15 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="store_ln450_store_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="1" slack="0"/>
<pin id="1240" dir="0" index="1" bw="32" slack="0"/>
<pin id="1241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln450/15 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="store_ln450_store_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="63" slack="2"/>
<pin id="1245" dir="0" index="1" bw="63" slack="0"/>
<pin id="1246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln450/15 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="store_ln450_store_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="1" slack="0"/>
<pin id="1249" dir="0" index="1" bw="3" slack="0"/>
<pin id="1250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln450/15 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="i_6_load_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="3" slack="1"/>
<pin id="1254" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_6/16 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="in_shift_V_2_load_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="63" slack="1"/>
<pin id="1257" dir="1" index="1" bw="63" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_shift_V_2/16 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="shift_2_load_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="32" slack="1"/>
<pin id="1260" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_2/16 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="icmp_ln450_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="3" slack="0"/>
<pin id="1263" dir="0" index="1" bw="3" slack="0"/>
<pin id="1264" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln450/16 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="add_ln450_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="3" slack="0"/>
<pin id="1269" dir="0" index="1" bw="1" slack="0"/>
<pin id="1270" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln450/16 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="c_3_load_load_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="32" slack="2"/>
<pin id="1275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3_load/16 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="c_3_1_load_load_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="32" slack="2"/>
<pin id="1278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3_1_load/16 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="c_3_2_load_load_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="32" slack="2"/>
<pin id="1281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3_2_load/16 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="c_3_3_load_load_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="32" slack="2"/>
<pin id="1284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3_3_load/16 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="trunc_ln451_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="3" slack="0"/>
<pin id="1287" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln451/16 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="sh_assign_2_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="32" slack="0"/>
<pin id="1291" dir="0" index="1" bw="32" slack="0"/>
<pin id="1292" dir="0" index="2" bw="32" slack="0"/>
<pin id="1293" dir="0" index="3" bw="32" slack="0"/>
<pin id="1294" dir="0" index="4" bw="32" slack="0"/>
<pin id="1295" dir="0" index="5" bw="2" slack="0"/>
<pin id="1296" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="sh_assign_2/16 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="isNeg_1_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="0"/>
<pin id="1305" dir="0" index="1" bw="32" slack="0"/>
<pin id="1306" dir="0" index="2" bw="6" slack="0"/>
<pin id="1307" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/16 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="sub_ln1512_1_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="1" slack="0"/>
<pin id="1313" dir="0" index="1" bw="32" slack="0"/>
<pin id="1314" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512_1/16 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="ush_1_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="1" slack="0"/>
<pin id="1319" dir="0" index="1" bw="32" slack="0"/>
<pin id="1320" dir="0" index="2" bw="32" slack="0"/>
<pin id="1321" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_1/16 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="shift_3_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="32" slack="1"/>
<pin id="1327" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1328" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_3/17 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="zext_ln1488_1_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="32" slack="1"/>
<pin id="1332" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_1/17 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="r_V_15_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="63" slack="2147483647"/>
<pin id="1335" dir="0" index="1" bw="32" slack="0"/>
<pin id="1336" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_15/17 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="r_V_16_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="63" slack="2147483647"/>
<pin id="1340" dir="0" index="1" bw="32" slack="0"/>
<pin id="1341" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_16/17 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="r_V_20_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="1" slack="1"/>
<pin id="1345" dir="0" index="1" bw="63" slack="0"/>
<pin id="1346" dir="0" index="2" bw="63" slack="0"/>
<pin id="1347" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_20/17 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="icmp_ln453_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="32" slack="1"/>
<pin id="1353" dir="0" index="1" bw="6" slack="0"/>
<pin id="1354" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln453/17 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="store_ln450_store_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="32" slack="0"/>
<pin id="1358" dir="0" index="1" bw="32" slack="2"/>
<pin id="1359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln450/17 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="store_ln450_store_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="63" slack="0"/>
<pin id="1363" dir="0" index="1" bw="63" slack="2"/>
<pin id="1364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln450/17 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="store_ln450_store_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="3" slack="1"/>
<pin id="1368" dir="0" index="1" bw="3" slack="2"/>
<pin id="1369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln450/17 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="add_ln461_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="11" slack="2"/>
<pin id="1372" dir="0" index="1" bw="11" slack="0"/>
<pin id="1373" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln461/17 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="sext_ln461_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="12" slack="0"/>
<pin id="1377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln461/17 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="newexp_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="12" slack="0"/>
<pin id="1381" dir="0" index="1" bw="32" slack="0"/>
<pin id="1382" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newexp/17 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="tmp_10_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="1" slack="0"/>
<pin id="1387" dir="0" index="1" bw="32" slack="0"/>
<pin id="1388" dir="0" index="2" bw="6" slack="0"/>
<pin id="1389" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/17 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="icmp_ln1653_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="63" slack="4"/>
<pin id="1395" dir="0" index="1" bw="1" slack="0"/>
<pin id="1396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1653/17 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="or_ln462_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="1" slack="0"/>
<pin id="1400" dir="0" index="1" bw="1" slack="0"/>
<pin id="1401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln462/17 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="phitmp8_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="52" slack="0"/>
<pin id="1406" dir="0" index="1" bw="63" slack="0"/>
<pin id="1407" dir="0" index="2" bw="5" slack="0"/>
<pin id="1408" dir="0" index="3" bw="7" slack="0"/>
<pin id="1409" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp8/17 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="empty_68_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="32" slack="0"/>
<pin id="1416" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_68/17 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="p_Result_26_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="4" slack="0"/>
<pin id="1420" dir="0" index="1" bw="1" slack="15"/>
<pin id="1421" dir="0" index="2" bw="3" slack="11"/>
<pin id="1422" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_26/17 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="tmp_8_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="1" slack="0"/>
<pin id="1426" dir="0" index="1" bw="1" slack="0"/>
<pin id="1427" dir="0" index="2" bw="1" slack="0"/>
<pin id="1428" dir="0" index="3" bw="1" slack="0"/>
<pin id="1429" dir="0" index="4" bw="1" slack="0"/>
<pin id="1430" dir="0" index="5" bw="1" slack="0"/>
<pin id="1431" dir="0" index="6" bw="1" slack="0"/>
<pin id="1432" dir="0" index="7" bw="1" slack="0"/>
<pin id="1433" dir="0" index="8" bw="1" slack="0"/>
<pin id="1434" dir="0" index="9" bw="1" slack="0"/>
<pin id="1435" dir="0" index="10" bw="1" slack="0"/>
<pin id="1436" dir="0" index="11" bw="1" slack="0"/>
<pin id="1437" dir="0" index="12" bw="1" slack="0"/>
<pin id="1438" dir="0" index="13" bw="1" slack="0"/>
<pin id="1439" dir="0" index="14" bw="1" slack="0"/>
<pin id="1440" dir="0" index="15" bw="1" slack="0"/>
<pin id="1441" dir="0" index="16" bw="1" slack="0"/>
<pin id="1442" dir="0" index="17" bw="4" slack="0"/>
<pin id="1443" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/17 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="tmp_9_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="1" slack="0"/>
<pin id="1464" dir="0" index="1" bw="1" slack="0"/>
<pin id="1465" dir="0" index="2" bw="1" slack="0"/>
<pin id="1466" dir="0" index="3" bw="1" slack="0"/>
<pin id="1467" dir="0" index="4" bw="1" slack="0"/>
<pin id="1468" dir="0" index="5" bw="1" slack="0"/>
<pin id="1469" dir="0" index="6" bw="1" slack="0"/>
<pin id="1470" dir="0" index="7" bw="1" slack="0"/>
<pin id="1471" dir="0" index="8" bw="1" slack="0"/>
<pin id="1472" dir="0" index="9" bw="1" slack="0"/>
<pin id="1473" dir="0" index="10" bw="1" slack="0"/>
<pin id="1474" dir="0" index="11" bw="1" slack="0"/>
<pin id="1475" dir="0" index="12" bw="1" slack="0"/>
<pin id="1476" dir="0" index="13" bw="1" slack="0"/>
<pin id="1477" dir="0" index="14" bw="1" slack="0"/>
<pin id="1478" dir="0" index="15" bw="1" slack="0"/>
<pin id="1479" dir="0" index="16" bw="1" slack="0"/>
<pin id="1480" dir="0" index="17" bw="4" slack="0"/>
<pin id="1481" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/17 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="results_sign_V_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="1" slack="9"/>
<pin id="1502" dir="0" index="1" bw="1" slack="0"/>
<pin id="1503" dir="0" index="2" bw="1" slack="0"/>
<pin id="1504" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sign_V/17 "/>
</bind>
</comp>

<comp id="1507" class="1004" name="icmp_ln1019_fu_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="11" slack="15"/>
<pin id="1509" dir="0" index="1" bw="1" slack="0"/>
<pin id="1510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/17 "/>
</bind>
</comp>

<comp id="1512" class="1004" name="icmp_ln1019_1_fu_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="52" slack="15"/>
<pin id="1514" dir="0" index="1" bw="1" slack="0"/>
<pin id="1515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_1/17 "/>
</bind>
</comp>

<comp id="1517" class="1004" name="and_ln300_fu_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="1" slack="0"/>
<pin id="1519" dir="0" index="1" bw="1" slack="0"/>
<pin id="1520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln300/17 "/>
</bind>
</comp>

<comp id="1523" class="1004" name="icmp_ln1019_2_fu_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="11" slack="15"/>
<pin id="1525" dir="0" index="1" bw="1" slack="0"/>
<pin id="1526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_2/17 "/>
</bind>
</comp>

<comp id="1528" class="1004" name="xor_ln311_fu_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="1" slack="0"/>
<pin id="1530" dir="0" index="1" bw="1" slack="0"/>
<pin id="1531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln311/17 "/>
</bind>
</comp>

<comp id="1534" class="1004" name="results_sign_V_1_fu_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="1" slack="0"/>
<pin id="1536" dir="0" index="1" bw="1" slack="0"/>
<pin id="1537" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="results_sign_V_1/17 "/>
</bind>
</comp>

<comp id="1540" class="1004" name="results_sign_V_2_fu_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="1" slack="0"/>
<pin id="1542" dir="0" index="1" bw="1" slack="15"/>
<pin id="1543" dir="0" index="2" bw="1" slack="0"/>
<pin id="1544" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sign_V_2/17 "/>
</bind>
</comp>

<comp id="1547" class="1004" name="and_ln300_1_fu_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="1" slack="0"/>
<pin id="1549" dir="0" index="1" bw="1" slack="0"/>
<pin id="1550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln300_1/17 "/>
</bind>
</comp>

<comp id="1553" class="1004" name="xor_ln300_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="1" slack="0"/>
<pin id="1555" dir="0" index="1" bw="1" slack="0"/>
<pin id="1556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln300/17 "/>
</bind>
</comp>

<comp id="1559" class="1004" name="select_ln300_2_fu_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="1" slack="0"/>
<pin id="1561" dir="0" index="1" bw="1" slack="0"/>
<pin id="1562" dir="0" index="2" bw="1" slack="0"/>
<pin id="1563" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln300_2/17 "/>
</bind>
</comp>

<comp id="1567" class="1004" name="or_ln300_fu_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="1" slack="0"/>
<pin id="1569" dir="0" index="1" bw="1" slack="0"/>
<pin id="1570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln300/17 "/>
</bind>
</comp>

<comp id="1573" class="1004" name="select_ln300_1_fu_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="1" slack="0"/>
<pin id="1575" dir="0" index="1" bw="1" slack="0"/>
<pin id="1576" dir="0" index="2" bw="11" slack="0"/>
<pin id="1577" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln300_1/17 "/>
</bind>
</comp>

<comp id="1581" class="1004" name="results_exp_V_fu_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="1" slack="0"/>
<pin id="1583" dir="0" index="1" bw="11" slack="0"/>
<pin id="1584" dir="0" index="2" bw="11" slack="0"/>
<pin id="1585" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_exp_V/17 "/>
</bind>
</comp>

<comp id="1589" class="1004" name="select_ln300_5_fu_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="1" slack="0"/>
<pin id="1591" dir="0" index="1" bw="1" slack="0"/>
<pin id="1592" dir="0" index="2" bw="1" slack="0"/>
<pin id="1593" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln300_5/17 "/>
</bind>
</comp>

<comp id="1597" class="1004" name="select_ln300_3_fu_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="1" slack="0"/>
<pin id="1599" dir="0" index="1" bw="1" slack="0"/>
<pin id="1600" dir="0" index="2" bw="52" slack="0"/>
<pin id="1601" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln300_3/17 "/>
</bind>
</comp>

<comp id="1605" class="1004" name="results_sig_V_fu_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="1" slack="0"/>
<pin id="1607" dir="0" index="1" bw="52" slack="0"/>
<pin id="1608" dir="0" index="2" bw="52" slack="0"/>
<pin id="1609" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sig_V/17 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="p_Result_27_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="64" slack="0"/>
<pin id="1615" dir="0" index="1" bw="1" slack="0"/>
<pin id="1616" dir="0" index="2" bw="11" slack="0"/>
<pin id="1617" dir="0" index="3" bw="52" slack="0"/>
<pin id="1618" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_27/17 "/>
</bind>
</comp>

<comp id="1623" class="1004" name="bitcast_ln526_fu_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="64" slack="0"/>
<pin id="1625" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln526/17 "/>
</bind>
</comp>

<comp id="1627" class="1005" name="i_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="2" slack="0"/>
<pin id="1629" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1634" class="1005" name="out_bits_V_2_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="32" slack="13"/>
<pin id="1636" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="out_bits_V_2 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="out_bits_V_2_1_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="32" slack="13"/>
<pin id="1642" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="out_bits_V_2_1 "/>
</bind>
</comp>

<comp id="1646" class="1005" name="out_bits_V_2_2_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="32" slack="13"/>
<pin id="1648" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="out_bits_V_2_2 "/>
</bind>
</comp>

<comp id="1652" class="1005" name="p_Result_17_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="1" slack="15"/>
<pin id="1654" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="p_Result_17 "/>
</bind>
</comp>

<comp id="1658" class="1005" name="din_exp_V_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="11" slack="5"/>
<pin id="1660" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="din_exp_V "/>
</bind>
</comp>

<comp id="1665" class="1005" name="din_sig_V_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="52" slack="15"/>
<pin id="1667" dir="1" index="1" bw="52" slack="15"/>
</pin_list>
<bind>
<opset="din_sig_V "/>
</bind>
</comp>

<comp id="1670" class="1005" name="closepath_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="1" slack="3"/>
<pin id="1672" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="closepath "/>
</bind>
</comp>

<comp id="1677" class="1005" name="p_Result_18_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="52" slack="2"/>
<pin id="1679" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_18 "/>
</bind>
</comp>

<comp id="1682" class="1005" name="ref_4oPi_table_256_V_addr_reg_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="4" slack="1"/>
<pin id="1684" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ref_4oPi_table_256_V_addr "/>
</bind>
</comp>

<comp id="1687" class="1005" name="trunc_ln628_reg_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="7" slack="1"/>
<pin id="1689" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln628 "/>
</bind>
</comp>

<comp id="1692" class="1005" name="Med_V_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="170" slack="1"/>
<pin id="1694" dir="1" index="1" bw="170" slack="1"/>
</pin_list>
<bind>
<opset="Med_V "/>
</bind>
</comp>

<comp id="1697" class="1005" name="zext_ln1494_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="170" slack="1"/>
<pin id="1699" dir="1" index="1" bw="170" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494 "/>
</bind>
</comp>

<comp id="1702" class="1005" name="ret_V_5_reg_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="170" slack="1"/>
<pin id="1704" dir="1" index="1" bw="170" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_5 "/>
</bind>
</comp>

<comp id="1707" class="1005" name="Mx_bits_V_reg_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="124" slack="1"/>
<pin id="1709" dir="1" index="1" bw="124" slack="1"/>
</pin_list>
<bind>
<opset="Mx_bits_V "/>
</bind>
</comp>

<comp id="1713" class="1005" name="k_V_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="3" slack="1"/>
<pin id="1715" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_V "/>
</bind>
</comp>

<comp id="1718" class="1005" name="k_V_1_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="3" slack="2"/>
<pin id="1720" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="k_V_1 "/>
</bind>
</comp>

<comp id="1724" class="1005" name="Mx_bits_V_3_reg_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="124" slack="1"/>
<pin id="1726" dir="1" index="1" bw="124" slack="1"/>
</pin_list>
<bind>
<opset="Mx_bits_V_3 "/>
</bind>
</comp>

<comp id="1729" class="1005" name="Mx_zeros_reg_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="7" slack="1"/>
<pin id="1731" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="Mx_zeros "/>
</bind>
</comp>

<comp id="1735" class="1005" name="Mx_V_reg_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="63" slack="4"/>
<pin id="1737" dir="1" index="1" bw="63" slack="4"/>
</pin_list>
<bind>
<opset="Mx_V "/>
</bind>
</comp>

<comp id="1740" class="1005" name="Ex_V_3_reg_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="11" slack="7"/>
<pin id="1742" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="Ex_V_3 "/>
</bind>
</comp>

<comp id="1745" class="1005" name="tmp_2_reg_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="7" slack="1"/>
<pin id="1747" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1750" class="1005" name="B_V_reg_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="56" slack="2"/>
<pin id="1752" dir="1" index="1" bw="56" slack="2"/>
</pin_list>
<bind>
<opset="B_V "/>
</bind>
</comp>

<comp id="1755" class="1005" name="B_trunc_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="49" slack="1"/>
<pin id="1757" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="B_trunc "/>
</bind>
</comp>

<comp id="1760" class="1005" name="cos_basis_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="1" slack="3"/>
<pin id="1762" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cos_basis "/>
</bind>
</comp>

<comp id="1767" class="1005" name="zext_ln1271_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="98" slack="1"/>
<pin id="1769" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271 "/>
</bind>
</comp>

<comp id="1772" class="1005" name="B_squared_V_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="49" slack="1"/>
<pin id="1774" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="B_squared_V "/>
</bind>
</comp>

<comp id="1778" class="1005" name="zext_ln541_reg_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="64" slack="1"/>
<pin id="1780" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln541 "/>
</bind>
</comp>

<comp id="1784" class="1005" name="fourth_order_double_sin_cos_K1_V_addr_reg_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="8" slack="1"/>
<pin id="1786" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K1_V_addr "/>
</bind>
</comp>

<comp id="1789" class="1005" name="fourth_order_double_sin_cos_K2_V_addr_reg_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="8" slack="1"/>
<pin id="1791" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K2_V_addr "/>
</bind>
</comp>

<comp id="1794" class="1005" name="fourth_order_double_sin_cos_K3_V_addr_reg_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="8" slack="1"/>
<pin id="1796" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K3_V_addr "/>
</bind>
</comp>

<comp id="1799" class="1005" name="fourth_order_double_sin_cos_K0_V_addr_reg_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="8" slack="1"/>
<pin id="1801" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K0_V_addr "/>
</bind>
</comp>

<comp id="1804" class="1005" name="zext_ln1271_1_reg_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="108" slack="1"/>
<pin id="1806" dir="1" index="1" bw="108" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_1 "/>
</bind>
</comp>

<comp id="1809" class="1005" name="sext_ln1273_reg_1809">
<pin_list>
<pin id="1810" dir="0" index="0" bw="108" slack="1"/>
<pin id="1811" dir="1" index="1" bw="108" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273 "/>
</bind>
</comp>

<comp id="1814" class="1005" name="fourth_order_double_sin_cos_K2_V_load_reg_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="44" slack="1"/>
<pin id="1816" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K2_V_load "/>
</bind>
</comp>

<comp id="1819" class="1005" name="trunc_ln1_reg_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="42" slack="1"/>
<pin id="1821" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="1824" class="1005" name="fourth_order_double_sin_cos_K3_V_load_reg_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="33" slack="1"/>
<pin id="1826" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K3_V_load "/>
</bind>
</comp>

<comp id="1829" class="1005" name="trunc_ln1270_1_reg_1829">
<pin_list>
<pin id="1830" dir="0" index="0" bw="35" slack="1"/>
<pin id="1831" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1270_1 "/>
</bind>
</comp>

<comp id="1834" class="1005" name="fourth_order_double_sin_cos_K4_V_addr_reg_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="8" slack="1"/>
<pin id="1836" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K4_V_addr "/>
</bind>
</comp>

<comp id="1839" class="1005" name="fourth_order_double_sin_cos_K0_V_load_reg_1839">
<pin_list>
<pin id="1840" dir="0" index="0" bw="59" slack="1"/>
<pin id="1841" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K0_V_load "/>
</bind>
</comp>

<comp id="1844" class="1005" name="rhs_1_reg_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="56" slack="1"/>
<pin id="1846" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="rhs_1 "/>
</bind>
</comp>

<comp id="1849" class="1005" name="rhs_2_reg_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="48" slack="1"/>
<pin id="1851" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="rhs_2 "/>
</bind>
</comp>

<comp id="1854" class="1005" name="rhs_4_reg_1854">
<pin_list>
<pin id="1855" dir="0" index="0" bw="29" slack="1"/>
<pin id="1856" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="rhs_4 "/>
</bind>
</comp>

<comp id="1859" class="1005" name="trunc_ln2_reg_1859">
<pin_list>
<pin id="1860" dir="0" index="0" bw="37" slack="1"/>
<pin id="1861" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1864" class="1005" name="Mx_V_2_reg_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="63" slack="1"/>
<pin id="1866" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="Mx_V_2 "/>
</bind>
</comp>

<comp id="1869" class="1005" name="ret_V_reg_1869">
<pin_list>
<pin id="1870" dir="0" index="0" bw="64" slack="1"/>
<pin id="1871" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1874" class="1005" name="zext_ln1270_2_reg_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="126" slack="1"/>
<pin id="1876" dir="1" index="1" bw="126" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1270_2 "/>
</bind>
</comp>

<comp id="1879" class="1005" name="sext_ln1273_2_reg_1879">
<pin_list>
<pin id="1880" dir="0" index="0" bw="126" slack="1"/>
<pin id="1881" dir="1" index="1" bw="126" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_2 "/>
</bind>
</comp>

<comp id="1884" class="1005" name="r_V_14_reg_1884">
<pin_list>
<pin id="1885" dir="0" index="0" bw="126" slack="1"/>
<pin id="1886" dir="1" index="1" bw="126" slack="1"/>
</pin_list>
<bind>
<opset="r_V_14 "/>
</bind>
</comp>

<comp id="1890" class="1005" name="result_V_reg_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="63" slack="1"/>
<pin id="1892" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1897" class="1005" name="i_2_reg_1897">
<pin_list>
<pin id="1898" dir="0" index="0" bw="2" slack="1"/>
<pin id="1899" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1904" class="1005" name="i_5_reg_1904">
<pin_list>
<pin id="1905" dir="0" index="0" bw="2" slack="1"/>
<pin id="1906" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="1909" class="1005" name="sub_ln594_4_reg_1909">
<pin_list>
<pin id="1910" dir="0" index="0" bw="6" slack="1"/>
<pin id="1911" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln594_4 "/>
</bind>
</comp>

<comp id="1914" class="1005" name="lshr_ln594_reg_1914">
<pin_list>
<pin id="1915" dir="0" index="0" bw="63" slack="1"/>
<pin id="1916" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln594 "/>
</bind>
</comp>

<comp id="1919" class="1005" name="i_1_reg_1919">
<pin_list>
<pin id="1920" dir="0" index="0" bw="3" slack="0"/>
<pin id="1921" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1926" class="1005" name="c_3_reg_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="32" slack="1"/>
<pin id="1928" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_3 "/>
</bind>
</comp>

<comp id="1932" class="1005" name="c_3_1_reg_1932">
<pin_list>
<pin id="1933" dir="0" index="0" bw="32" slack="1"/>
<pin id="1934" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_3_1 "/>
</bind>
</comp>

<comp id="1938" class="1005" name="c_3_2_reg_1938">
<pin_list>
<pin id="1939" dir="0" index="0" bw="32" slack="1"/>
<pin id="1940" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_3_2 "/>
</bind>
</comp>

<comp id="1944" class="1005" name="c_3_3_reg_1944">
<pin_list>
<pin id="1945" dir="0" index="0" bw="32" slack="1"/>
<pin id="1946" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_3_3 "/>
</bind>
</comp>

<comp id="1950" class="1005" name="Ex_V_4_reg_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="11" slack="1"/>
<pin id="1952" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="Ex_V_4 "/>
</bind>
</comp>

<comp id="1955" class="1005" name="p_Result_24_reg_1955">
<pin_list>
<pin id="1956" dir="0" index="0" bw="32" slack="1"/>
<pin id="1957" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_24 "/>
</bind>
</comp>

<comp id="1966" class="1005" name="i_3_reg_1966">
<pin_list>
<pin id="1967" dir="0" index="0" bw="3" slack="0"/>
<pin id="1968" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1973" class="1005" name="in_shift_V_reg_1973">
<pin_list>
<pin id="1974" dir="0" index="0" bw="63" slack="0"/>
<pin id="1975" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="in_shift_V "/>
</bind>
</comp>

<comp id="1980" class="1005" name="shift_reg_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="32" slack="0"/>
<pin id="1982" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="shift "/>
</bind>
</comp>

<comp id="1987" class="1005" name="sext_ln186_reg_1987">
<pin_list>
<pin id="1988" dir="0" index="0" bw="12" slack="2"/>
<pin id="1989" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln186 "/>
</bind>
</comp>

<comp id="1998" class="1005" name="icmp_ln450_reg_1998">
<pin_list>
<pin id="1999" dir="0" index="0" bw="1" slack="1"/>
<pin id="2000" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln450 "/>
</bind>
</comp>

<comp id="2002" class="1005" name="add_ln450_reg_2002">
<pin_list>
<pin id="2003" dir="0" index="0" bw="3" slack="1"/>
<pin id="2004" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln450 "/>
</bind>
</comp>

<comp id="2007" class="1005" name="sh_assign_2_reg_2007">
<pin_list>
<pin id="2008" dir="0" index="0" bw="32" slack="1"/>
<pin id="2009" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign_2 "/>
</bind>
</comp>

<comp id="2013" class="1005" name="isNeg_1_reg_2013">
<pin_list>
<pin id="2014" dir="0" index="0" bw="1" slack="1"/>
<pin id="2015" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg_1 "/>
</bind>
</comp>

<comp id="2018" class="1005" name="ush_1_reg_2018">
<pin_list>
<pin id="2019" dir="0" index="0" bw="32" slack="1"/>
<pin id="2020" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ush_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="231"><net_src comp="14" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="14" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="14" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="14" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="14" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="14" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="14" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="14" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="14" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="16" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="0" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="2" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="40" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="282" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="300"><net_src comp="6" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="40" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="295" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="8" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="40" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="308" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="10" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="40" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="333"><net_src comp="321" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="339"><net_src comp="4" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="40" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="346"><net_src comp="334" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="352"><net_src comp="12" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="40" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="359"><net_src comp="347" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="381"><net_src comp="276" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="18" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="378" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="20" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="396"><net_src comp="22" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="378" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="24" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="399"><net_src comp="26" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="403"><net_src comp="378" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="390" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="28" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="378" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="390" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="30" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="404" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="32" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="414" pin="2"/><net_sink comp="420" pin=2"/></net>

<net id="434"><net_src comp="34" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="420" pin="3"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="36" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="38" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="441"><net_src comp="428" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="446"><net_src comp="420" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="42" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="459"><net_src comp="289" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="452" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="467"><net_src comp="44" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="455" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="46" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="470"><net_src comp="48" pin="0"/><net_sink comp="461" pin=3"/></net>

<net id="476"><net_src comp="50" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="52" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="471" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="478" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="54" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="482" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="495"><net_src comp="56" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="496"><net_src comp="58" pin="0"/><net_sink comp="487" pin=3"/></net>

<net id="503"><net_src comp="60" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="482" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="62" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="506"><net_src comp="64" pin="0"/><net_sink comp="497" pin=3"/></net>

<net id="512"><net_src comp="66" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="62" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="519"><net_src comp="68" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="52" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="507" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="520" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="70" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="541"><net_src comp="525" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="531" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="549"><net_src comp="72" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="536" pin="3"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="20" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="552"><net_src comp="74" pin="0"/><net_sink comp="543" pin=3"/></net>

<net id="558"><net_src comp="76" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="543" pin="4"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="52" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="567"><net_src comp="78" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="553" pin="3"/><net_sink comp="561" pin=1"/></net>

<net id="569"><net_src comp="80" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="570"><net_src comp="82" pin="0"/><net_sink comp="561" pin=3"/></net>

<net id="576"><net_src comp="84" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="52" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="561" pin="4"/><net_sink comp="571" pin=2"/></net>

<net id="582"><net_src comp="571" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="588"><net_src comp="86" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="579" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="52" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="594"><net_src comp="583" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="88" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="595" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="606"><net_src comp="90" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="617"><net_src comp="610" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="624"><net_src comp="92" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="613" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="626"><net_src comp="80" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="627"><net_src comp="74" pin="0"/><net_sink comp="618" pin=3"/></net>

<net id="632"><net_src comp="600" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="607" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="637"><net_src comp="628" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="643"><net_src comp="94" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="628" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="38" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="650"><net_src comp="96" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="634" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="657"><net_src comp="638" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="646" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="634" pin="1"/><net_sink comp="652" pin=2"/></net>

<net id="663"><net_src comp="652" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="660" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="618" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="664" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="618" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="664" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="685"><net_src comp="638" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="668" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="687"><net_src comp="674" pin="2"/><net_sink comp="680" pin=2"/></net>

<net id="694"><net_src comp="98" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="680" pin="3"/><net_sink comp="688" pin=1"/></net>

<net id="696"><net_src comp="100" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="697"><net_src comp="26" pin="0"/><net_sink comp="688" pin=3"/></net>

<net id="701"><net_src comp="680" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="708"><net_src comp="102" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="680" pin="3"/><net_sink comp="702" pin=1"/></net>

<net id="710"><net_src comp="36" pin="0"/><net_sink comp="702" pin=2"/></net>

<net id="711"><net_src comp="104" pin="0"/><net_sink comp="702" pin=3"/></net>

<net id="724"><net_src comp="106" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="725"><net_src comp="108" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="726"><net_src comp="52" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="727"><net_src comp="52" pin="0"/><net_sink comp="712" pin=3"/></net>

<net id="728"><net_src comp="108" pin="0"/><net_sink comp="712" pin=4"/></net>

<net id="729"><net_src comp="108" pin="0"/><net_sink comp="712" pin=5"/></net>

<net id="730"><net_src comp="52" pin="0"/><net_sink comp="712" pin=6"/></net>

<net id="731"><net_src comp="52" pin="0"/><net_sink comp="712" pin=7"/></net>

<net id="732"><net_src comp="108" pin="0"/><net_sink comp="712" pin=8"/></net>

<net id="740"><net_src comp="733" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="733" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="748"><net_src comp="110" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="736" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="750"><net_src comp="112" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="751"><net_src comp="114" pin="0"/><net_sink comp="742" pin=3"/></net>

<net id="756"><net_src comp="712" pin="10"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="52" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="763"><net_src comp="116" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="752" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="758" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="771"><net_src comp="765" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="779"><net_src comp="772" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="784"><net_src comp="772" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="772" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="792"><net_src comp="302" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="797"><net_src comp="786" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="789" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="805"><net_src comp="118" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="775" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="807"><net_src comp="100" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="808"><net_src comp="114" pin="0"/><net_sink comp="799" pin=3"/></net>

<net id="815"><net_src comp="120" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="816"><net_src comp="780" pin="2"/><net_sink comp="809" pin=1"/></net>

<net id="817"><net_src comp="20" pin="0"/><net_sink comp="809" pin=2"/></net>

<net id="818"><net_src comp="114" pin="0"/><net_sink comp="809" pin=3"/></net>

<net id="825"><net_src comp="122" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="826"><net_src comp="793" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="827"><net_src comp="24" pin="0"/><net_sink comp="819" pin=2"/></net>

<net id="828"><net_src comp="124" pin="0"/><net_sink comp="819" pin=3"/></net>

<net id="839"><net_src comp="829" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="832" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="847"><net_src comp="126" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="848"><net_src comp="835" pin="2"/><net_sink comp="841" pin=1"/></net>

<net id="849"><net_src comp="128" pin="0"/><net_sink comp="841" pin=2"/></net>

<net id="850"><net_src comp="130" pin="0"/><net_sink comp="841" pin=3"/></net>

<net id="861"><net_src comp="851" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="854" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="869"><net_src comp="354" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="874"><net_src comp="863" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="866" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="882"><net_src comp="132" pin="0"/><net_sink comp="876" pin=0"/></net>

<net id="883"><net_src comp="870" pin="2"/><net_sink comp="876" pin=1"/></net>

<net id="884"><net_src comp="134" pin="0"/><net_sink comp="876" pin=2"/></net>

<net id="885"><net_src comp="136" pin="0"/><net_sink comp="876" pin=3"/></net>

<net id="892"><net_src comp="138" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="893"><net_src comp="857" pin="2"/><net_sink comp="886" pin=1"/></net>

<net id="894"><net_src comp="140" pin="0"/><net_sink comp="886" pin=2"/></net>

<net id="895"><net_src comp="142" pin="0"/><net_sink comp="886" pin=3"/></net>

<net id="901"><net_src comp="144" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="907"><net_src comp="146" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="908"><net_src comp="148" pin="0"/><net_sink comp="902" pin=2"/></net>

<net id="912"><net_src comp="902" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="920"><net_src comp="909" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="913" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="929"><net_src comp="916" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="922" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="938"><net_src comp="925" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="931" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="947"><net_src comp="934" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="940" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="959"><net_src comp="952" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="949" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="967"><net_src comp="158" pin="0"/><net_sink comp="961" pin=0"/></net>

<net id="968"><net_src comp="955" pin="2"/><net_sink comp="961" pin=1"/></net>

<net id="969"><net_src comp="20" pin="0"/><net_sink comp="961" pin=2"/></net>

<net id="970"><net_src comp="160" pin="0"/><net_sink comp="961" pin=3"/></net>

<net id="978"><net_src comp="971" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="979"><net_src comp="162" pin="0"/><net_sink comp="974" pin=1"/></net>

<net id="984"><net_src comp="971" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="985"><net_src comp="168" pin="0"/><net_sink comp="980" pin=1"/></net>

<net id="991"><net_src comp="170" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="992"><net_src comp="971" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="993"><net_src comp="148" pin="0"/><net_sink comp="986" pin=2"/></net>

<net id="998"><net_src comp="172" pin="0"/><net_sink comp="994" pin=0"/></net>

<net id="999"><net_src comp="986" pin="3"/><net_sink comp="994" pin=1"/></net>

<net id="1004"><net_src comp="174" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="986" pin="3"/><net_sink comp="1000" pin=1"/></net>

<net id="1010"><net_src comp="994" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="1000" pin="2"/><net_sink comp="1006" pin=1"/></net>

<net id="1018"><net_src comp="158" pin="0"/><net_sink comp="1012" pin=0"/></net>

<net id="1019"><net_src comp="160" pin="0"/><net_sink comp="1012" pin=2"/></net>

<net id="1020"><net_src comp="20" pin="0"/><net_sink comp="1012" pin=3"/></net>

<net id="1025"><net_src comp="994" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="1000" pin="2"/><net_sink comp="1021" pin=1"/></net>

<net id="1031"><net_src comp="174" pin="0"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="994" pin="2"/><net_sink comp="1027" pin=1"/></net>

<net id="1037"><net_src comp="1000" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="994" pin="2"/><net_sink comp="1033" pin=1"/></net>

<net id="1044"><net_src comp="1006" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1045"><net_src comp="1021" pin="2"/><net_sink comp="1039" pin=1"/></net>

<net id="1046"><net_src comp="1033" pin="2"/><net_sink comp="1039" pin=2"/></net>

<net id="1052"><net_src comp="1006" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1053"><net_src comp="1012" pin="4"/><net_sink comp="1047" pin=1"/></net>

<net id="1059"><net_src comp="1006" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1060"><net_src comp="1027" pin="2"/><net_sink comp="1054" pin=1"/></net>

<net id="1061"><net_src comp="994" pin="2"/><net_sink comp="1054" pin=2"/></net>

<net id="1066"><net_src comp="174" pin="0"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="1039" pin="3"/><net_sink comp="1062" pin=1"/></net>

<net id="1071"><net_src comp="1054" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1076"><net_src comp="1047" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1077"><net_src comp="1068" pin="1"/><net_sink comp="1072" pin=1"/></net>

<net id="1083"><net_src comp="90" pin="0"/><net_sink comp="1078" pin=1"/></net>

<net id="1090"><net_src comp="176" pin="0"/><net_sink comp="1084" pin=0"/></net>

<net id="1091"><net_src comp="20" pin="0"/><net_sink comp="1084" pin=2"/></net>

<net id="1092"><net_src comp="178" pin="0"/><net_sink comp="1084" pin=3"/></net>

<net id="1098"><net_src comp="180" pin="0"/><net_sink comp="1093" pin=0"/></net>

<net id="1099"><net_src comp="1084" pin="4"/><net_sink comp="1093" pin=1"/></net>

<net id="1100"><net_src comp="182" pin="0"/><net_sink comp="1093" pin=2"/></net>

<net id="1105"><net_src comp="68" pin="0"/><net_sink comp="1101" pin=0"/></net>

<net id="1113"><net_src comp="144" pin="0"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="1106" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="1119"><net_src comp="1109" pin="2"/><net_sink comp="1115" pin=1"/></net>

<net id="1123"><net_src comp="1115" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1129"><net_src comp="184" pin="0"/><net_sink comp="1124" pin=0"/></net>

<net id="1130"><net_src comp="1120" pin="1"/><net_sink comp="1124" pin=1"/></net>

<net id="1131"><net_src comp="186" pin="0"/><net_sink comp="1124" pin=2"/></net>

<net id="1136"><net_src comp="1124" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1141"><net_src comp="1124" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1146"><net_src comp="1124" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1158"><net_src comp="1151" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1159"><net_src comp="188" pin="0"/><net_sink comp="1154" pin=1"/></net>

<net id="1164"><net_src comp="1151" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1165"><net_src comp="192" pin="0"/><net_sink comp="1160" pin=1"/></net>

<net id="1178"><net_src comp="1151" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1187"><net_src comp="194" pin="0"/><net_sink comp="1179" pin=0"/></net>

<net id="1188"><net_src comp="1166" pin="1"/><net_sink comp="1179" pin=1"/></net>

<net id="1189"><net_src comp="1169" pin="1"/><net_sink comp="1179" pin=2"/></net>

<net id="1190"><net_src comp="1172" pin="1"/><net_sink comp="1179" pin=3"/></net>

<net id="1191"><net_src comp="1175" pin="1"/><net_sink comp="1179" pin=5"/></net>

<net id="1198"><net_src comp="196" pin="0"/><net_sink comp="1192" pin=0"/></net>

<net id="1199"><net_src comp="1179" pin="6"/><net_sink comp="1192" pin=1"/></net>

<net id="1200"><net_src comp="134" pin="0"/><net_sink comp="1192" pin=2"/></net>

<net id="1201"><net_src comp="82" pin="0"/><net_sink comp="1192" pin=3"/></net>

<net id="1207"><net_src comp="198" pin="0"/><net_sink comp="1202" pin=0"/></net>

<net id="1208"><net_src comp="1192" pin="4"/><net_sink comp="1202" pin=1"/></net>

<net id="1209"><net_src comp="52" pin="0"/><net_sink comp="1202" pin=2"/></net>

<net id="1214"><net_src comp="1202" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1219"><net_src comp="1202" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1224"><net_src comp="1202" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1229"><net_src comp="1202" pin="3"/><net_sink comp="1225" pin=0"/></net>

<net id="1234"><net_src comp="1160" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1242"><net_src comp="82" pin="0"/><net_sink comp="1238" pin=0"/></net>

<net id="1251"><net_src comp="68" pin="0"/><net_sink comp="1247" pin=0"/></net>

<net id="1265"><net_src comp="1252" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="1266"><net_src comp="188" pin="0"/><net_sink comp="1261" pin=1"/></net>

<net id="1271"><net_src comp="1252" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1272"><net_src comp="192" pin="0"/><net_sink comp="1267" pin=1"/></net>

<net id="1288"><net_src comp="1252" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1297"><net_src comp="194" pin="0"/><net_sink comp="1289" pin=0"/></net>

<net id="1298"><net_src comp="1276" pin="1"/><net_sink comp="1289" pin=1"/></net>

<net id="1299"><net_src comp="1279" pin="1"/><net_sink comp="1289" pin=2"/></net>

<net id="1300"><net_src comp="1282" pin="1"/><net_sink comp="1289" pin=3"/></net>

<net id="1301"><net_src comp="1273" pin="1"/><net_sink comp="1289" pin=4"/></net>

<net id="1302"><net_src comp="1285" pin="1"/><net_sink comp="1289" pin=5"/></net>

<net id="1308"><net_src comp="206" pin="0"/><net_sink comp="1303" pin=0"/></net>

<net id="1309"><net_src comp="1289" pin="6"/><net_sink comp="1303" pin=1"/></net>

<net id="1310"><net_src comp="134" pin="0"/><net_sink comp="1303" pin=2"/></net>

<net id="1315"><net_src comp="82" pin="0"/><net_sink comp="1311" pin=0"/></net>

<net id="1316"><net_src comp="1289" pin="6"/><net_sink comp="1311" pin=1"/></net>

<net id="1322"><net_src comp="1303" pin="3"/><net_sink comp="1317" pin=0"/></net>

<net id="1323"><net_src comp="1311" pin="2"/><net_sink comp="1317" pin=1"/></net>

<net id="1324"><net_src comp="1289" pin="6"/><net_sink comp="1317" pin=2"/></net>

<net id="1329"><net_src comp="1325" pin="2"/><net_sink comp="363" pin=2"/></net>

<net id="1337"><net_src comp="1330" pin="1"/><net_sink comp="1333" pin=1"/></net>

<net id="1342"><net_src comp="1330" pin="1"/><net_sink comp="1338" pin=1"/></net>

<net id="1348"><net_src comp="1333" pin="2"/><net_sink comp="1343" pin=1"/></net>

<net id="1349"><net_src comp="1338" pin="2"/><net_sink comp="1343" pin=2"/></net>

<net id="1350"><net_src comp="1343" pin="3"/><net_sink comp="372" pin=2"/></net>

<net id="1355"><net_src comp="208" pin="0"/><net_sink comp="1351" pin=1"/></net>

<net id="1360"><net_src comp="1325" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1365"><net_src comp="1343" pin="3"/><net_sink comp="1361" pin=0"/></net>

<net id="1374"><net_src comp="210" pin="0"/><net_sink comp="1370" pin=1"/></net>

<net id="1378"><net_src comp="1370" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1383"><net_src comp="1375" pin="1"/><net_sink comp="1379" pin=0"/></net>

<net id="1384"><net_src comp="363" pin="4"/><net_sink comp="1379" pin=1"/></net>

<net id="1390"><net_src comp="206" pin="0"/><net_sink comp="1385" pin=0"/></net>

<net id="1391"><net_src comp="1379" pin="2"/><net_sink comp="1385" pin=1"/></net>

<net id="1392"><net_src comp="134" pin="0"/><net_sink comp="1385" pin=2"/></net>

<net id="1397"><net_src comp="212" pin="0"/><net_sink comp="1393" pin=1"/></net>

<net id="1402"><net_src comp="1385" pin="3"/><net_sink comp="1398" pin=0"/></net>

<net id="1403"><net_src comp="1393" pin="2"/><net_sink comp="1398" pin=1"/></net>

<net id="1410"><net_src comp="214" pin="0"/><net_sink comp="1404" pin=0"/></net>

<net id="1411"><net_src comp="372" pin="4"/><net_sink comp="1404" pin=1"/></net>

<net id="1412"><net_src comp="38" pin="0"/><net_sink comp="1404" pin=2"/></net>

<net id="1413"><net_src comp="80" pin="0"/><net_sink comp="1404" pin=3"/></net>

<net id="1417"><net_src comp="1379" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1423"><net_src comp="216" pin="0"/><net_sink comp="1418" pin=0"/></net>

<net id="1444"><net_src comp="218" pin="0"/><net_sink comp="1424" pin=0"/></net>

<net id="1445"><net_src comp="108" pin="0"/><net_sink comp="1424" pin=1"/></net>

<net id="1446"><net_src comp="108" pin="0"/><net_sink comp="1424" pin=2"/></net>

<net id="1447"><net_src comp="108" pin="0"/><net_sink comp="1424" pin=3"/></net>

<net id="1448"><net_src comp="52" pin="0"/><net_sink comp="1424" pin=4"/></net>

<net id="1449"><net_src comp="52" pin="0"/><net_sink comp="1424" pin=5"/></net>

<net id="1450"><net_src comp="52" pin="0"/><net_sink comp="1424" pin=6"/></net>

<net id="1451"><net_src comp="52" pin="0"/><net_sink comp="1424" pin=7"/></net>

<net id="1452"><net_src comp="108" pin="0"/><net_sink comp="1424" pin=8"/></net>

<net id="1453"><net_src comp="108" pin="0"/><net_sink comp="1424" pin=9"/></net>

<net id="1454"><net_src comp="52" pin="0"/><net_sink comp="1424" pin=10"/></net>

<net id="1455"><net_src comp="52" pin="0"/><net_sink comp="1424" pin=11"/></net>

<net id="1456"><net_src comp="52" pin="0"/><net_sink comp="1424" pin=12"/></net>

<net id="1457"><net_src comp="52" pin="0"/><net_sink comp="1424" pin=13"/></net>

<net id="1458"><net_src comp="108" pin="0"/><net_sink comp="1424" pin=14"/></net>

<net id="1459"><net_src comp="108" pin="0"/><net_sink comp="1424" pin=15"/></net>

<net id="1460"><net_src comp="108" pin="0"/><net_sink comp="1424" pin=16"/></net>

<net id="1461"><net_src comp="1418" pin="3"/><net_sink comp="1424" pin=17"/></net>

<net id="1482"><net_src comp="218" pin="0"/><net_sink comp="1462" pin=0"/></net>

<net id="1483"><net_src comp="108" pin="0"/><net_sink comp="1462" pin=1"/></net>

<net id="1484"><net_src comp="108" pin="0"/><net_sink comp="1462" pin=2"/></net>

<net id="1485"><net_src comp="52" pin="0"/><net_sink comp="1462" pin=3"/></net>

<net id="1486"><net_src comp="108" pin="0"/><net_sink comp="1462" pin=4"/></net>

<net id="1487"><net_src comp="52" pin="0"/><net_sink comp="1462" pin=5"/></net>

<net id="1488"><net_src comp="52" pin="0"/><net_sink comp="1462" pin=6"/></net>

<net id="1489"><net_src comp="108" pin="0"/><net_sink comp="1462" pin=7"/></net>

<net id="1490"><net_src comp="52" pin="0"/><net_sink comp="1462" pin=8"/></net>

<net id="1491"><net_src comp="52" pin="0"/><net_sink comp="1462" pin=9"/></net>

<net id="1492"><net_src comp="108" pin="0"/><net_sink comp="1462" pin=10"/></net>

<net id="1493"><net_src comp="52" pin="0"/><net_sink comp="1462" pin=11"/></net>

<net id="1494"><net_src comp="52" pin="0"/><net_sink comp="1462" pin=12"/></net>

<net id="1495"><net_src comp="108" pin="0"/><net_sink comp="1462" pin=13"/></net>

<net id="1496"><net_src comp="52" pin="0"/><net_sink comp="1462" pin=14"/></net>

<net id="1497"><net_src comp="108" pin="0"/><net_sink comp="1462" pin=15"/></net>

<net id="1498"><net_src comp="108" pin="0"/><net_sink comp="1462" pin=16"/></net>

<net id="1499"><net_src comp="1418" pin="3"/><net_sink comp="1462" pin=17"/></net>

<net id="1505"><net_src comp="1424" pin="18"/><net_sink comp="1500" pin=1"/></net>

<net id="1506"><net_src comp="1462" pin="18"/><net_sink comp="1500" pin=2"/></net>

<net id="1511"><net_src comp="90" pin="0"/><net_sink comp="1507" pin=1"/></net>

<net id="1516"><net_src comp="220" pin="0"/><net_sink comp="1512" pin=1"/></net>

<net id="1521"><net_src comp="1507" pin="2"/><net_sink comp="1517" pin=0"/></net>

<net id="1522"><net_src comp="1512" pin="2"/><net_sink comp="1517" pin=1"/></net>

<net id="1527"><net_src comp="222" pin="0"/><net_sink comp="1523" pin=1"/></net>

<net id="1532"><net_src comp="1523" pin="2"/><net_sink comp="1528" pin=0"/></net>

<net id="1533"><net_src comp="52" pin="0"/><net_sink comp="1528" pin=1"/></net>

<net id="1538"><net_src comp="1500" pin="3"/><net_sink comp="1534" pin=0"/></net>

<net id="1539"><net_src comp="1528" pin="2"/><net_sink comp="1534" pin=1"/></net>

<net id="1545"><net_src comp="1517" pin="2"/><net_sink comp="1540" pin=0"/></net>

<net id="1546"><net_src comp="1534" pin="2"/><net_sink comp="1540" pin=2"/></net>

<net id="1551"><net_src comp="1507" pin="2"/><net_sink comp="1547" pin=0"/></net>

<net id="1552"><net_src comp="1512" pin="2"/><net_sink comp="1547" pin=1"/></net>

<net id="1557"><net_src comp="1547" pin="2"/><net_sink comp="1553" pin=0"/></net>

<net id="1558"><net_src comp="52" pin="0"/><net_sink comp="1553" pin=1"/></net>

<net id="1564"><net_src comp="1553" pin="2"/><net_sink comp="1559" pin=0"/></net>

<net id="1565"><net_src comp="222" pin="0"/><net_sink comp="1559" pin=1"/></net>

<net id="1566"><net_src comp="90" pin="0"/><net_sink comp="1559" pin=2"/></net>

<net id="1571"><net_src comp="1517" pin="2"/><net_sink comp="1567" pin=0"/></net>

<net id="1572"><net_src comp="1523" pin="2"/><net_sink comp="1567" pin=1"/></net>

<net id="1578"><net_src comp="1398" pin="2"/><net_sink comp="1573" pin=0"/></net>

<net id="1579"><net_src comp="90" pin="0"/><net_sink comp="1573" pin=1"/></net>

<net id="1580"><net_src comp="1414" pin="1"/><net_sink comp="1573" pin=2"/></net>

<net id="1586"><net_src comp="1567" pin="2"/><net_sink comp="1581" pin=0"/></net>

<net id="1587"><net_src comp="1559" pin="3"/><net_sink comp="1581" pin=1"/></net>

<net id="1588"><net_src comp="1573" pin="3"/><net_sink comp="1581" pin=2"/></net>

<net id="1594"><net_src comp="1553" pin="2"/><net_sink comp="1589" pin=0"/></net>

<net id="1595"><net_src comp="224" pin="0"/><net_sink comp="1589" pin=1"/></net>

<net id="1596"><net_src comp="220" pin="0"/><net_sink comp="1589" pin=2"/></net>

<net id="1602"><net_src comp="1398" pin="2"/><net_sink comp="1597" pin=0"/></net>

<net id="1603"><net_src comp="220" pin="0"/><net_sink comp="1597" pin=1"/></net>

<net id="1604"><net_src comp="1404" pin="4"/><net_sink comp="1597" pin=2"/></net>

<net id="1610"><net_src comp="1567" pin="2"/><net_sink comp="1605" pin=0"/></net>

<net id="1611"><net_src comp="1589" pin="3"/><net_sink comp="1605" pin=1"/></net>

<net id="1612"><net_src comp="1597" pin="3"/><net_sink comp="1605" pin=2"/></net>

<net id="1619"><net_src comp="226" pin="0"/><net_sink comp="1613" pin=0"/></net>

<net id="1620"><net_src comp="1540" pin="3"/><net_sink comp="1613" pin=1"/></net>

<net id="1621"><net_src comp="1581" pin="3"/><net_sink comp="1613" pin=2"/></net>

<net id="1622"><net_src comp="1605" pin="3"/><net_sink comp="1613" pin=3"/></net>

<net id="1626"><net_src comp="1613" pin="4"/><net_sink comp="1623" pin=0"/></net>

<net id="1630"><net_src comp="228" pin="1"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="1632"><net_src comp="1627" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="1633"><net_src comp="1627" pin="1"/><net_sink comp="1147" pin=1"/></net>

<net id="1637"><net_src comp="232" pin="1"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="1137" pin=1"/></net>

<net id="1639"><net_src comp="1634" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1643"><net_src comp="236" pin="1"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="1132" pin=1"/></net>

<net id="1645"><net_src comp="1640" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1649"><net_src comp="240" pin="1"/><net_sink comp="1646" pin=0"/></net>

<net id="1650"><net_src comp="1646" pin="1"/><net_sink comp="1142" pin=1"/></net>

<net id="1651"><net_src comp="1646" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1655"><net_src comp="382" pin="3"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="1418" pin=1"/></net>

<net id="1657"><net_src comp="1652" pin="1"/><net_sink comp="1540" pin=1"/></net>

<net id="1661"><net_src comp="390" pin="4"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="1663"><net_src comp="1658" pin="1"/><net_sink comp="1507" pin=0"/></net>

<net id="1664"><net_src comp="1658" pin="1"/><net_sink comp="1523" pin=0"/></net>

<net id="1668"><net_src comp="400" pin="1"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="1512" pin=0"/></net>

<net id="1673"><net_src comp="404" pin="2"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="1675"><net_src comp="1670" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1676"><net_src comp="1670" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="1680"><net_src comp="410" pin="1"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="1685"><net_src comp="282" pin="3"/><net_sink comp="1682" pin=0"/></net>

<net id="1686"><net_src comp="1682" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1690"><net_src comp="443" pin="1"/><net_sink comp="1687" pin=0"/></net>

<net id="1691"><net_src comp="1687" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="1695"><net_src comp="461" pin="4"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="1700"><net_src comp="478" pin="1"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="1705"><net_src comp="482" pin="2"/><net_sink comp="1702" pin=0"/></net>

<net id="1706"><net_src comp="1702" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="1710"><net_src comp="487" pin="4"/><net_sink comp="1707" pin=0"/></net>

<net id="1711"><net_src comp="1707" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="1712"><net_src comp="1707" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="1716"><net_src comp="497" pin="4"/><net_sink comp="1713" pin=0"/></net>

<net id="1717"><net_src comp="1713" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="1721"><net_src comp="514" pin="3"/><net_sink comp="1718" pin=0"/></net>

<net id="1722"><net_src comp="1718" pin="1"/><net_sink comp="712" pin=9"/></net>

<net id="1723"><net_src comp="1718" pin="1"/><net_sink comp="1418" pin=2"/></net>

<net id="1727"><net_src comp="536" pin="3"/><net_sink comp="1724" pin=0"/></net>

<net id="1728"><net_src comp="1724" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1732"><net_src comp="591" pin="1"/><net_sink comp="1729" pin=0"/></net>

<net id="1733"><net_src comp="1729" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="1734"><net_src comp="1729" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1738"><net_src comp="618" pin="4"/><net_sink comp="1735" pin=0"/></net>

<net id="1739"><net_src comp="1735" pin="1"/><net_sink comp="896" pin=2"/></net>

<net id="1743"><net_src comp="628" pin="2"/><net_sink comp="1740" pin=0"/></net>

<net id="1744"><net_src comp="1740" pin="1"/><net_sink comp="1078" pin=2"/></net>

<net id="1748"><net_src comp="688" pin="4"/><net_sink comp="1745" pin=0"/></net>

<net id="1749"><net_src comp="1745" pin="1"/><net_sink comp="758" pin=2"/></net>

<net id="1753"><net_src comp="698" pin="1"/><net_sink comp="1750" pin=0"/></net>

<net id="1754"><net_src comp="1750" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1758"><net_src comp="702" pin="4"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1763"><net_src comp="712" pin="10"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="1765"><net_src comp="1760" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1766"><net_src comp="1760" pin="1"/><net_sink comp="1500" pin=0"/></net>

<net id="1770"><net_src comp="733" pin="1"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="1775"><net_src comp="742" pin="4"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1777"><net_src comp="1772" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1781"><net_src comp="765" pin="1"/><net_sink comp="1778" pin=0"/></net>

<net id="1782"><net_src comp="1778" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="1783"><net_src comp="1778" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="1787"><net_src comp="295" pin="3"/><net_sink comp="1784" pin=0"/></net>

<net id="1788"><net_src comp="1784" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1792"><net_src comp="308" pin="3"/><net_sink comp="1789" pin=0"/></net>

<net id="1793"><net_src comp="1789" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="1797"><net_src comp="321" pin="3"/><net_sink comp="1794" pin=0"/></net>

<net id="1798"><net_src comp="1794" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="1802"><net_src comp="334" pin="3"/><net_sink comp="1799" pin=0"/></net>

<net id="1803"><net_src comp="1799" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="1807"><net_src comp="786" pin="1"/><net_sink comp="1804" pin=0"/></net>

<net id="1808"><net_src comp="1804" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="1812"><net_src comp="789" pin="1"/><net_sink comp="1809" pin=0"/></net>

<net id="1813"><net_src comp="1809" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="1817"><net_src comp="315" pin="3"/><net_sink comp="1814" pin=0"/></net>

<net id="1818"><net_src comp="1814" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1822"><net_src comp="799" pin="4"/><net_sink comp="1819" pin=0"/></net>

<net id="1823"><net_src comp="1819" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1827"><net_src comp="328" pin="3"/><net_sink comp="1824" pin=0"/></net>

<net id="1828"><net_src comp="1824" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1832"><net_src comp="809" pin="4"/><net_sink comp="1829" pin=0"/></net>

<net id="1833"><net_src comp="1829" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1837"><net_src comp="347" pin="3"/><net_sink comp="1834" pin=0"/></net>

<net id="1838"><net_src comp="1834" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="1842"><net_src comp="341" pin="3"/><net_sink comp="1839" pin=0"/></net>

<net id="1843"><net_src comp="1839" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="1847"><net_src comp="819" pin="4"/><net_sink comp="1844" pin=0"/></net>

<net id="1848"><net_src comp="1844" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="1852"><net_src comp="841" pin="4"/><net_sink comp="1849" pin=0"/></net>

<net id="1853"><net_src comp="1849" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1857"><net_src comp="876" pin="4"/><net_sink comp="1854" pin=0"/></net>

<net id="1858"><net_src comp="1854" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1862"><net_src comp="886" pin="4"/><net_sink comp="1859" pin=0"/></net>

<net id="1863"><net_src comp="1859" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="1867"><net_src comp="896" pin="3"/><net_sink comp="1864" pin=0"/></net>

<net id="1868"><net_src comp="1864" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1872"><net_src comp="943" pin="2"/><net_sink comp="1869" pin=0"/></net>

<net id="1873"><net_src comp="1869" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="1877"><net_src comp="949" pin="1"/><net_sink comp="1874" pin=0"/></net>

<net id="1878"><net_src comp="1874" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="1882"><net_src comp="952" pin="1"/><net_sink comp="1879" pin=0"/></net>

<net id="1883"><net_src comp="1879" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1887"><net_src comp="955" pin="2"/><net_sink comp="1884" pin=0"/></net>

<net id="1888"><net_src comp="1884" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1889"><net_src comp="1884" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1893"><net_src comp="961" pin="4"/><net_sink comp="1890" pin=0"/></net>

<net id="1894"><net_src comp="1890" pin="1"/><net_sink comp="1047" pin=2"/></net>

<net id="1895"><net_src comp="1890" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1896"><net_src comp="1890" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="1900"><net_src comp="971" pin="1"/><net_sink comp="1897" pin=0"/></net>

<net id="1907"><net_src comp="980" pin="2"/><net_sink comp="1904" pin=0"/></net>

<net id="1908"><net_src comp="1904" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1912"><net_src comp="1062" pin="2"/><net_sink comp="1909" pin=0"/></net>

<net id="1913"><net_src comp="1909" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1917"><net_src comp="1072" pin="2"/><net_sink comp="1914" pin=0"/></net>

<net id="1918"><net_src comp="1914" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1922"><net_src comp="244" pin="1"/><net_sink comp="1919" pin=0"/></net>

<net id="1923"><net_src comp="1919" pin="1"/><net_sink comp="1101" pin=1"/></net>

<net id="1924"><net_src comp="1919" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1925"><net_src comp="1919" pin="1"/><net_sink comp="1230" pin=1"/></net>

<net id="1929"><net_src comp="248" pin="1"/><net_sink comp="1926" pin=0"/></net>

<net id="1930"><net_src comp="1926" pin="1"/><net_sink comp="1225" pin=1"/></net>

<net id="1931"><net_src comp="1926" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1935"><net_src comp="252" pin="1"/><net_sink comp="1932" pin=0"/></net>

<net id="1936"><net_src comp="1932" pin="1"/><net_sink comp="1220" pin=1"/></net>

<net id="1937"><net_src comp="1932" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1941"><net_src comp="256" pin="1"/><net_sink comp="1938" pin=0"/></net>

<net id="1942"><net_src comp="1938" pin="1"/><net_sink comp="1215" pin=1"/></net>

<net id="1943"><net_src comp="1938" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1947"><net_src comp="260" pin="1"/><net_sink comp="1944" pin=0"/></net>

<net id="1948"><net_src comp="1944" pin="1"/><net_sink comp="1210" pin=1"/></net>

<net id="1949"><net_src comp="1944" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1953"><net_src comp="1078" pin="3"/><net_sink comp="1950" pin=0"/></net>

<net id="1954"><net_src comp="1950" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1958"><net_src comp="1093" pin="3"/><net_sink comp="1955" pin=0"/></net>

<net id="1959"><net_src comp="1955" pin="1"/><net_sink comp="1179" pin=4"/></net>

<net id="1969"><net_src comp="264" pin="1"/><net_sink comp="1966" pin=0"/></net>

<net id="1970"><net_src comp="1966" pin="1"/><net_sink comp="1247" pin=1"/></net>

<net id="1971"><net_src comp="1966" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1972"><net_src comp="1966" pin="1"/><net_sink comp="1366" pin=1"/></net>

<net id="1976"><net_src comp="268" pin="1"/><net_sink comp="1973" pin=0"/></net>

<net id="1977"><net_src comp="1973" pin="1"/><net_sink comp="1243" pin=1"/></net>

<net id="1978"><net_src comp="1973" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1979"><net_src comp="1973" pin="1"/><net_sink comp="1361" pin=1"/></net>

<net id="1983"><net_src comp="272" pin="1"/><net_sink comp="1980" pin=0"/></net>

<net id="1984"><net_src comp="1980" pin="1"/><net_sink comp="1238" pin=1"/></net>

<net id="1985"><net_src comp="1980" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1986"><net_src comp="1980" pin="1"/><net_sink comp="1356" pin=1"/></net>

<net id="1990"><net_src comp="1235" pin="1"/><net_sink comp="1987" pin=0"/></net>

<net id="1991"><net_src comp="1987" pin="1"/><net_sink comp="1370" pin=0"/></net>

<net id="2001"><net_src comp="1261" pin="2"/><net_sink comp="1998" pin=0"/></net>

<net id="2005"><net_src comp="1267" pin="2"/><net_sink comp="2002" pin=0"/></net>

<net id="2006"><net_src comp="2002" pin="1"/><net_sink comp="1366" pin=0"/></net>

<net id="2010"><net_src comp="1289" pin="6"/><net_sink comp="2007" pin=0"/></net>

<net id="2011"><net_src comp="2007" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="2012"><net_src comp="2007" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="2016"><net_src comp="1303" pin="3"/><net_sink comp="2013" pin=0"/></net>

<net id="2017"><net_src comp="2013" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="2021"><net_src comp="1317" pin="3"/><net_sink comp="2018" pin=0"/></net>

<net id="2022"><net_src comp="2018" pin="1"/><net_sink comp="1330" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: sin_or_cos<double> : t_in | {1 }
	Port: sin_or_cos<double> : ref_4oPi_table_256_V | {1 2 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K0_V | {8 9 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K1_V | {7 8 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K2_V | {7 8 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K3_V | {7 8 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K4_V | {8 9 }
  - Chain level:
	State 1
		p_Result_17 : 1
		din_exp_V : 1
		din_sig_V : 1
		closepath : 2
		p_Result_18 : 1
		add_ln214 : 2
		addr : 3
		tmp : 4
		zext_ln668 : 5
		ref_4oPi_table_256_V_addr : 6
		table_256_V : 7
		trunc_ln628 : 4
		store_ln430 : 1
	State 2
		r_V_18 : 1
		Med_V : 2
	State 3
		zext_ln1494 : 1
		ret_V_5 : 2
	State 4
		Mx_bits_V : 1
		k_V : 1
	State 5
		tmp_1 : 1
		p_Result_20 : 2
		p_Result_2 : 3
		p_Result_21 : 4
		sext_ln1204 : 5
		tmp_s : 6
		Mx_zeros : 7
	State 6
		select_ln482 : 1
		r : 1
		Mx_V : 2
		Ex_V_3 : 2
		sext_ln1535 : 3
		isNeg : 3
		sub_ln1512 : 4
		ush : 5
		sext_ln1488 : 6
		zext_ln1488 : 7
		r_V : 8
		r_V_2 : 8
		r_V_19 : 9
		tmp_2 : 10
		B_V : 10
		B_trunc : 10
	State 7
		r_V_4 : 1
		B_squared_V : 2
		sin_basis : 1
		p_Result_22 : 1
		zext_ln541 : 2
		fourth_order_double_sin_cos_K1_V_addr : 3
		fourth_order_double_sin_cos_K1_V_load : 4
		fourth_order_double_sin_cos_K2_V_addr : 3
		fourth_order_double_sin_cos_K2_V_load : 4
		fourth_order_double_sin_cos_K3_V_addr : 3
		fourth_order_double_sin_cos_K3_V_load : 4
	State 8
		r_V_5 : 1
		r_V_7 : 1
		fourth_order_double_sin_cos_K0_V_load : 1
		sext_ln1273 : 1
		r_V_9 : 2
		trunc_ln1 : 2
		trunc_ln1270_1 : 2
		fourth_order_double_sin_cos_K4_V_load : 1
	State 9
		rhs_1 : 1
		r_V_10 : 1
		rhs_2 : 2
		r_V_11 : 1
		zext_ln1273_1 : 1
		r_V_12 : 2
		rhs_4 : 3
		trunc_ln2 : 2
	State 10
		sext_ln813 : 1
		ret_V_6 : 2
		ret_V_7 : 3
		ret_V_8 : 4
		ret_V : 5
	State 11
		r_V_14 : 1
	State 12
		result_V : 1
	State 13
		icmp_ln430 : 1
		i_5 : 1
		br_ln430 : 2
		shl_ln : 1
		sub_ln433 : 2
		sub_ln594 : 2
		icmp_ln594 : 3
		sub_ln594_1 : 3
		sub_ln594_2 : 3
		sub_ln594_3 : 3
		select_ln594 : 4
		select_ln594_1 : 4
		select_ln594_2 : 4
		sub_ln594_4 : 5
		zext_ln594 : 5
		lshr_ln594 : 6
		p_Result_24 : 1
		store_ln443 : 1
	State 14
		lshr_ln594_1 : 1
		p_Result_23 : 2
		trunc_ln368 : 2
		out_bits_V_0 : 3
		store_ln804 : 4
		store_ln804 : 4
		store_ln804 : 4
	State 15
		icmp_ln443 : 1
		add_ln443 : 1
		br_ln443 : 2
		trunc_ln553 : 1
		p_Val2_10 : 2
		p_Result_25 : 3
		c_0 : 4
		switch_ln444 : 2
		store_ln444 : 5
		store_ln444 : 5
		store_ln444 : 5
		store_ln444 : 5
		store_ln443 : 2
		store_ln450 : 1
		store_ln450 : 1
		store_ln450 : 1
	State 16
		icmp_ln450 : 1
		add_ln450 : 1
		br_ln450 : 2
		trunc_ln451 : 1
		sh_assign_2 : 2
		isNeg_1 : 3
		sub_ln1512_1 : 3
		ush_1 : 4
	State 17
		r_V_15 : 1
		r_V_16 : 1
		r_V_20 : 2
		br_ln453 : 1
		store_ln450 : 1
		store_ln450 : 3
		add_i285_lcssa : 2
		p_Result_30_in_in : 3
		sext_ln461 : 1
		newexp : 3
		tmp_10 : 4
		or_ln462 : 5
		phitmp8 : 4
		empty_68 : 4
		tmp_8 : 1
		tmp_9 : 1
		results_sign_V : 2
		and_ln300 : 1
		xor_ln311 : 1
		results_sign_V_1 : 3
		results_sign_V_2 : 3
		and_ln300_1 : 1
		xor_ln300 : 1
		select_ln300_2 : 1
		or_ln300 : 1
		select_ln300_1 : 5
		results_exp_V : 6
		select_ln300_5 : 1
		select_ln300_3 : 5
		results_sig_V : 6
		p_Result_27 : 7
		bitcast_ln526 : 8
		ret_ln316 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |       r_V_18_fu_455      |    0    |    0    |   950   |
|    shl   |         r_fu_613         |    0    |    0    |   409   |
|          |       r_V_2_fu_674       |    0    |    0    |   179   |
|          |      r_V_16_fu_1338      |    0    |    0    |   179   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_482        |    18   |   361   |   195   |
|          |       r_V_4_fu_736       |    4    |    0    |    21   |
|          |       r_V_5_fu_775       |    4    |    0    |    21   |
|          |       r_V_7_fu_780       |    4    |    0    |    21   |
|    mul   |        grp_fu_793        |    5    |   176   |   219   |
|          |       r_V_10_fu_835      |    4    |    0    |    21   |
|          |       r_V_11_fu_857      |    4    |    0    |    23   |
|          |       r_V_12_fu_870      |    2    |    0    |    23   |
|          |        grp_fu_955        |    9    |   361   |   195   |
|----------|--------------------------|---------|---------|---------|
|          |        addr_fu_420       |    0    |    0    |    11   |
|          |       k_V_1_fu_514       |    0    |    0    |    3    |
|          |    Mx_bits_V_3_fu_536    |    0    |    0    |   124   |
|          |    select_ln482_fu_600   |    0    |    0    |    11   |
|          |        ush_fu_652        |    0    |    0    |    12   |
|          |       r_V_19_fu_680      |    0    |    0    |    63   |
|          |       Mx_V_2_fu_896      |    0    |    0    |    63   |
|          |   select_ln594_fu_1039   |    0    |    0    |    6    |
|          |  select_ln594_1_fu_1047  |    0    |    0    |    63   |
|          |  select_ln594_2_fu_1054  |    0    |    0    |    6    |
|  select  |      Ex_V_4_fu_1078      |    0    |    0    |    11   |
|          |       ush_1_fu_1317      |    0    |    0    |    32   |
|          |      r_V_20_fu_1343      |    0    |    0    |    63   |
|          |  results_sign_V_fu_1500  |    0    |    0    |    2    |
|          | results_sign_V_2_fu_1540 |    0    |    0    |    2    |
|          |  select_ln300_2_fu_1559  |    0    |    0    |    2    |
|          |  select_ln300_1_fu_1573  |    0    |    0    |    11   |
|          |   results_exp_V_fu_1581  |    0    |    0    |    11   |
|          |  select_ln300_5_fu_1589  |    0    |    0    |    2    |
|          |  select_ln300_3_fu_1597  |    0    |    0    |    52   |
|          |   results_sig_V_fu_1605  |    0    |    0    |    52   |
|----------|--------------------------|---------|---------|---------|
|          |        r_V_fu_668        |    0    |    0    |   179   |
|   lshr   |    lshr_ln594_fu_1072    |    0    |    0    |   179   |
|          |   lshr_ln594_1_fu_1109   |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|          |     add_ln214_fu_414     |    0    |    0    |    12   |
|          |        Ex_V_fu_595       |    0    |    0    |    12   |
|          |      ret_V_6_fu_916      |    0    |    0    |    63   |
|          |      ret_V_7_fu_925      |    0    |    0    |    64   |
|          |      ret_V_8_fu_934      |    0    |    0    |    64   |
|    add   |       ret_V_fu_943       |    0    |    0    |    64   |
|          |        i_5_fu_980        |    0    |    0    |    10   |
|          |     add_ln443_fu_1160    |    0    |    0    |    11   |
|          |     add_ln450_fu_1267    |    0    |    0    |    11   |
|          |      shift_3_fu_1325     |    0    |    0    |    39   |
|          |     add_ln461_fu_1370    |    0    |    0    |    12   |
|----------|--------------------------|---------|---------|---------|
|          |    Mx_bits_V_1_fu_531    |    0    |    0    |   131   |
|          |       Ex_V_3_fu_628      |    0    |    0    |    12   |
|          |     sub_ln1512_fu_646    |    0    |    0    |    12   |
|          |     sub_ln433_fu_994     |    0    |    0    |    14   |
|          |     sub_ln594_fu_1000    |    0    |    0    |    14   |
|    sub   |    sub_ln594_1_fu_1021   |    0    |    0    |    14   |
|          |    sub_ln594_2_fu_1027   |    0    |    0    |    14   |
|          |    sub_ln594_3_fu_1033   |    0    |    0    |    14   |
|          |    sub_ln594_4_fu_1062   |    0    |    0    |    14   |
|          |   sub_ln1512_1_fu_1311   |    0    |    0    |    39   |
|          |      newexp_fu_1379      |    0    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|
|          |     cos_basis_fu_712     |    0    |    0    |    42   |
|          |     p_Val2_10_fu_1179    |    0    |    0    |    20   |
|    mux   |    sh_assign_2_fu_1289   |    0    |    0    |    20   |
|          |       tmp_8_fu_1424      |    0    |    0    |    65   |
|          |       tmp_9_fu_1462      |    0    |    0    |    65   |
|----------|--------------------------|---------|---------|---------|
|   ashr   |      r_V_15_fu_1333      |    0    |    0    |   179   |
|----------|--------------------------|---------|---------|---------|
|          |     closepath_fu_404     |    0    |    0    |    11   |
|          |     icmp_ln430_fu_974    |    0    |    0    |    8    |
|          |    icmp_ln594_fu_1006    |    0    |    0    |    10   |
|          |    icmp_ln443_fu_1154    |    0    |    0    |    8    |
|   icmp   |    icmp_ln450_fu_1261    |    0    |    0    |    8    |
|          |    icmp_ln453_fu_1351    |    0    |    0    |    18   |
|          |    icmp_ln1653_fu_1393   |    0    |    0    |    28   |
|          |    icmp_ln1019_fu_1507   |    0    |    0    |    11   |
|          |   icmp_ln1019_1_fu_1512  |    0    |    0    |    24   |
|          |   icmp_ln1019_2_fu_1523  |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|          |     p_Result_s_fu_525    |    0    |    0    |    2    |
|          |    p_Result_23_fu_1115   |    0    |    0    |    63   |
|    and   |     and_ln300_fu_1517    |    0    |    0    |    2    |
|          | results_sign_V_1_fu_1534 |    0    |    0    |    2    |
|          |    and_ln300_1_fu_1547   |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |     xor_ln1027_fu_520    |    0    |    0    |    2    |
|    xor   |     sin_basis_fu_752     |    0    |    0    |    2    |
|          |     xor_ln311_fu_1528    |    0    |    0    |    2    |
|          |     xor_ln300_fu_1553    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    or    |     or_ln462_fu_1398     |    0    |    0    |    2    |
|          |     or_ln300_fu_1567     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|   read   |   t_in_read_read_fu_276  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    p_Result_17_fu_382    |    0    |    0    |    0    |
|          |       tmp_3_fu_507       |    0    |    0    |    0    |
| bitselect|       isNeg_fu_638       |    0    |    0    |    0    |
|          |      isNeg_1_fu_1303     |    0    |    0    |    0    |
|          |      tmp_10_fu_1385      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     din_exp_V_fu_390     |    0    |    0    |    0    |
|          |        tmp_fu_428        |    0    |    0    |    0    |
|          |       Med_V_fu_461       |    0    |    0    |    0    |
|          |     Mx_bits_V_fu_487     |    0    |    0    |    0    |
|          |        k_V_fu_497        |    0    |    0    |    0    |
|          |       tmp_1_fu_543       |    0    |    0    |    0    |
|          |     p_Result_2_fu_561    |    0    |    0    |    0    |
|          |        Mx_V_fu_618       |    0    |    0    |    0    |
|          |       tmp_2_fu_688       |    0    |    0    |    0    |
|          |      B_trunc_fu_702      |    0    |    0    |    0    |
|partselect|    B_squared_V_fu_742    |    0    |    0    |    0    |
|          |     trunc_ln1_fu_799     |    0    |    0    |    0    |
|          |   trunc_ln1270_1_fu_809  |    0    |    0    |    0    |
|          |       rhs_1_fu_819       |    0    |    0    |    0    |
|          |       rhs_2_fu_841       |    0    |    0    |    0    |
|          |       rhs_4_fu_876       |    0    |    0    |    0    |
|          |     trunc_ln2_fu_886     |    0    |    0    |    0    |
|          |      result_V_fu_961     |    0    |    0    |    0    |
|          |       tmp_6_fu_1012      |    0    |    0    |    0    |
|          |       tmp_5_fu_1084      |    0    |    0    |    0    |
|          |    p_Result_25_fu_1192   |    0    |    0    |    0    |
|          |      phitmp8_fu_1404     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     din_sig_V_fu_400     |    0    |    0    |    0    |
|          |    p_Result_18_fu_410    |    0    |    0    |    0    |
|          |    trunc_ln628_fu_443    |    0    |    0    |    0    |
|          |      Mx_zeros_fu_591     |    0    |    0    |    0    |
|   trunc  |        B_V_fu_698        |    0    |    0    |    0    |
|          |    trunc_ln368_fu_1120   |    0    |    0    |    0    |
|          |    trunc_ln553_fu_1175   |    0    |    0    |    0    |
|          |    trunc_ln451_fu_1285   |    0    |    0    |    0    |
|          |     empty_68_fu_1414     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln668_fu_438    |    0    |    0    |    0    |
|          |     zext_ln930_fu_452    |    0    |    0    |    0    |
|          |    zext_ln1494_fu_478    |    0    |    0    |    0    |
|          |     zext_ln841_fu_607    |    0    |    0    |    0    |
|          |    zext_ln1454_fu_610    |    0    |    0    |    0    |
|          |    zext_ln1488_fu_664    |    0    |    0    |    0    |
|          |    zext_ln1271_fu_733    |    0    |    0    |    0    |
|          |     zext_ln541_fu_765    |    0    |    0    |    0    |
|          |     zext_ln818_fu_772    |    0    |    0    |    0    |
|          |   zext_ln1271_1_fu_786   |    0    |    0    |    0    |
|   zext   |   zext_ln1271_2_fu_829   |    0    |    0    |    0    |
|          |    zext_ln1270_fu_851    |    0    |    0    |    0    |
|          |    zext_ln1273_fu_854    |    0    |    0    |    0    |
|          |   zext_ln1270_1_fu_863   |    0    |    0    |    0    |
|          |   zext_ln1273_1_fu_866   |    0    |    0    |    0    |
|          |    zext_ln1347_fu_931    |    0    |    0    |    0    |
|          |   zext_ln1347_1_fu_940   |    0    |    0    |    0    |
|          |   zext_ln1270_2_fu_949   |    0    |    0    |    0    |
|          |    zext_ln594_fu_1068    |    0    |    0    |    0    |
|          |   zext_ln594_1_fu_1106   |    0    |    0    |    0    |
|          |   zext_ln1488_1_fu_1330  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    p_Result_19_fu_471    |    0    |    0    |    0    |
|          |    p_Result_20_fu_553    |    0    |    0    |    0    |
|          |    p_Result_21_fu_571    |    0    |    0    |    0    |
|          |    p_Result_22_fu_758    |    0    |    0    |    0    |
|bitconcatenate|        t1_V_fu_902       |    0    |    0    |    0    |
|          |       shl_ln_fu_986      |    0    |    0    |    0    |
|          |    p_Result_24_fu_1093   |    0    |    0    |    0    |
|          |   out_bits_V_0_fu_1124   |    0    |    0    |    0    |
|          |    p_Result_26_fu_1418   |    0    |    0    |    0    |
|          |    p_Result_27_fu_1613   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    sext_ln1204_fu_579    |    0    |    0    |    0    |
|          |    sext_ln1535_fu_634    |    0    |    0    |    0    |
|          |    sext_ln1488_fu_660    |    0    |    0    |    0    |
|          |    sext_ln1273_fu_789    |    0    |    0    |    0    |
|          |   sext_ln1273_1_fu_832   |    0    |    0    |    0    |
|   sext   |     sext_ln813_fu_909    |    0    |    0    |    0    |
|          |    sext_ln813_1_fu_913   |    0    |    0    |    0    |
|          |    sext_ln1347_fu_922    |    0    |    0    |    0    |
|          |   sext_ln1273_2_fu_952   |    0    |    0    |    0    |
|          |    sext_ln186_fu_1235    |    0    |    0    |    0    |
|          |    sext_ln461_fu_1375    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   cttz   |       tmp_s_fu_583       |    0    |    0    |    0    |
|          |        c_0_fu_1202       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    54   |   898   |   4719  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------+--------+
|                                              |   FF   |
+----------------------------------------------+--------+
|                 B_V_reg_1750                 |   56   |
|             B_squared_V_reg_1772             |   49   |
|               B_trunc_reg_1755               |   49   |
|                Ex_V_3_reg_1740               |   11   |
|                Ex_V_4_reg_1950               |   11   |
|                Med_V_reg_1692                |   170  |
|                Mx_V_2_reg_1864               |   63   |
|                 Mx_V_reg_1735                |   63   |
|             Mx_bits_V_3_reg_1724             |   124  |
|              Mx_bits_V_reg_1707              |   124  |
|               Mx_zeros_reg_1729              |    7   |
|            add_i285_lcssa_reg_360            |   32   |
|              add_ln450_reg_2002              |    3   |
|                c_3_1_reg_1932                |   32   |
|                c_3_2_reg_1938                |   32   |
|                c_3_3_reg_1944                |   32   |
|                 c_3_reg_1926                 |   32   |
|              closepath_reg_1670              |    1   |
|              cos_basis_reg_1760              |    1   |
|              din_exp_V_reg_1658              |   11   |
|              din_sig_V_reg_1665              |   52   |
|fourth_order_double_sin_cos_K0_V_addr_reg_1799|    8   |
|fourth_order_double_sin_cos_K0_V_load_reg_1839|   59   |
|fourth_order_double_sin_cos_K1_V_addr_reg_1784|    8   |
|fourth_order_double_sin_cos_K2_V_addr_reg_1789|    8   |
|fourth_order_double_sin_cos_K2_V_load_reg_1814|   44   |
|fourth_order_double_sin_cos_K3_V_addr_reg_1794|    8   |
|fourth_order_double_sin_cos_K3_V_load_reg_1824|   33   |
|fourth_order_double_sin_cos_K4_V_addr_reg_1834|    8   |
|                 i_1_reg_1919                 |    3   |
|                 i_2_reg_1897                 |    2   |
|                 i_3_reg_1966                 |    3   |
|                 i_5_reg_1904                 |    2   |
|                  i_reg_1627                  |    2   |
|              icmp_ln450_reg_1998             |    1   |
|              in_shift_V_reg_1973             |   63   |
|               isNeg_1_reg_2013               |    1   |
|                k_V_1_reg_1718                |    3   |
|                 k_V_reg_1713                 |    3   |
|              lshr_ln594_reg_1914             |   63   |
|            out_bits_V_2_1_reg_1640           |   32   |
|            out_bits_V_2_2_reg_1646           |   32   |
|             out_bits_V_2_reg_1634            |   32   |
|             p_Result_17_reg_1652             |    1   |
|             p_Result_18_reg_1677             |   52   |
|             p_Result_24_reg_1955             |   32   |
|           p_Result_30_in_in_reg_369          |   63   |
|                r_V_14_reg_1884               |   126  |
|      ref_4oPi_table_256_V_addr_reg_1682      |    4   |
|               result_V_reg_1890              |   63   |
|               ret_V_5_reg_1702               |   170  |
|                ret_V_reg_1869                |   64   |
|                rhs_1_reg_1844                |   56   |
|                rhs_2_reg_1849                |   48   |
|                rhs_4_reg_1854                |   29   |
|            sext_ln1273_2_reg_1879            |   126  |
|             sext_ln1273_reg_1809             |   108  |
|              sext_ln186_reg_1987             |   12   |
|             sh_assign_2_reg_2007             |   32   |
|                shift_reg_1980                |   32   |
|             sub_ln594_4_reg_1909             |    6   |
|                tmp_2_reg_1745                |    7   |
|            trunc_ln1270_1_reg_1829           |   35   |
|              trunc_ln1_reg_1819              |   42   |
|              trunc_ln2_reg_1859              |   37   |
|             trunc_ln628_reg_1687             |    7   |
|                ush_1_reg_2018                |   32   |
|            zext_ln1270_2_reg_1874            |   126  |
|            zext_ln1271_1_reg_1804            |   108  |
|             zext_ln1271_reg_1767             |   98   |
|             zext_ln1494_reg_1697             |   170  |
|              zext_ln541_reg_1778             |   64   |
+----------------------------------------------+--------+
|                     Total                    |  3123  |
+----------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_289 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_302 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_315 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_328 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_341 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_354 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_482    |  p1  |   2  |  53  |   106  ||    9    |
|     grp_fu_793    |  p0  |   2  |  56  |   112  ||    9    |
|     grp_fu_793    |  p1  |   2  |  52  |   104  ||    9    |
|     grp_fu_955    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_955    |  p1  |   2  |  63  |   126  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   664  ||  17.468 ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   54   |    -   |   898  |  4719  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   99   |
|  Register |    -   |    -   |  3123  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   54   |   17   |  4021  |  4818  |
+-----------+--------+--------+--------+--------+
