

================================================================
== Vitis HLS Report for 'clock_generator'
================================================================
* Date:           Fri Jan  5 22:34:31 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        clock_generator
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.680 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    112|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|      34|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      34|    112|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |next_counter_fu_50_p2    |         +|   0|  0|  39|          32|           2|
    |next_state_fu_44_p2      |      icmp|   0|  0|  39|          32|           1|
    |next_counter_1_fu_56_p3  |    select|   0|  0|  32|           1|           5|
    |next_state_1_fu_64_p2    |       xor|   0|  0|   2|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 112|          66|           9|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |   1|   0|    1|          0|
    |counter    |  32|   0|   32|          0|
    |state      |   1|   0|    1|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  34|   0|   34|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+--------------+-----------------+--------------+
|  RTL Ports | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+------------+-----+-----+--------------+-----------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_none|  clock_generator|  return value|
|ap_rst      |   in|    1|  ap_ctrl_none|  clock_generator|  return value|
|slow_clock  |  out|    1|       ap_none|       slow_clock|       pointer|
+------------+-----+-----+--------------+-----------------+--------------+

