// Seed: 661407245
module module_0 (
    output wire id_0
    , id_4,
    input  tri  id_1,
    output wand id_2
);
  assign id_2 = id_1 + -1;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input supply0 id_2,
    input wand id_3,
    output tri id_4,
    output wor id_5,
    input wire id_6,
    input tri0 id_7,
    input supply1 id_8,
    input supply0 id_9,
    input supply1 id_10,
    output tri0 id_11,
    output logic id_12
);
  assign id_5  = 1;
  assign id_12 = 1'd0;
  nor primCall (id_5, id_3, id_9, id_2, id_10, id_0, id_7);
  module_0 modCall_1 (
      id_11,
      id_7,
      id_5
  );
  assign id_12 = -1;
  if (1) begin : LABEL_0
    always @("")
      if (1) id_12 = id_8;
      else begin : LABEL_1
        $unsigned(28);
        ;
      end
  end else begin : LABEL_2
    wire id_14;
  end
  wire id_15;
endmodule
