// Seed: 3040508716
module module_0;
  assign (pull1, highz0) id_1 = 1;
  assign id_1 = id_1;
  wire id_2;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  if (id_5) begin : LABEL_0
    begin : LABEL_0
      wire id_9;
    end
  end else wire id_10 = id_4;
  module_0 modCall_1 ();
  wire id_11, id_12;
  assign id_1 = id_5;
endmodule
