Starting process: Module

Starting process: 

SCUBA, Version Diamond_1.3_Production (92)
Fri Mar 21 10:22:27 2014

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\1.3\ispfpga\bin\nt\scuba.exe -w -n DataBuffer -lang vhdl -synth synplify -bus_exp 7 -bb -arch xo2c00 -type ramdp -device LCMXO2-7000HC -aaddr_width 10 -widtha 8 -baddr_width 10 -widthb 8 -anum_words 1024 -bnum_words 1024 -cascade 11 -mem_init0 -writemodeA NORMAL -writemodeB NORMAL -e 
    Circuit name     : DataBuffer
    Module type      : RAM_DP_TRUE
    Module Version   : 7.1
    Ports            : 
	Inputs       : DataInA[7:0], DataInB[7:0], AddressA[9:0], AddressB[9:0], ClockA, ClockB, ClockEnA, ClockEnB, WrA, WrB, ResetA, ResetB
	Outputs      : QA[7:0], QB[7:0]
    I/O buffer       : not inserted
    Memory file      : INIT_ALL_0s
    EDIF output      : suppressed
    VHDL output      : DataBuffer.vhd
    VHDL template    : DataBuffer_tmpl.vhd
    VHDL testbench   : tb_DataBuffer_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : DataBuffer.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis

File: DataBuffer.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


