// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module i_convolution1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_0_address0,
        input_0_ce0,
        input_0_q0,
        input_0_address1,
        input_0_ce1,
        input_0_q1,
        weights_0_address0,
        weights_0_ce0,
        weights_0_q0,
        weights_0_address1,
        weights_0_ce1,
        weights_0_q1,
        bias_address0,
        bias_ce0,
        bias_q0,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_pp0_stage0 = 17'd2;
parameter    ap_ST_fsm_pp0_stage1 = 17'd4;
parameter    ap_ST_fsm_pp0_stage2 = 17'd8;
parameter    ap_ST_fsm_pp0_stage3 = 17'd16;
parameter    ap_ST_fsm_pp0_stage4 = 17'd32;
parameter    ap_ST_fsm_pp0_stage5 = 17'd64;
parameter    ap_ST_fsm_pp0_stage6 = 17'd128;
parameter    ap_ST_fsm_pp0_stage7 = 17'd256;
parameter    ap_ST_fsm_pp0_stage8 = 17'd512;
parameter    ap_ST_fsm_pp0_stage9 = 17'd1024;
parameter    ap_ST_fsm_pp0_stage10 = 17'd2048;
parameter    ap_ST_fsm_pp0_stage11 = 17'd4096;
parameter    ap_ST_fsm_pp0_stage12 = 17'd8192;
parameter    ap_ST_fsm_pp0_stage13 = 17'd16384;
parameter    ap_ST_fsm_pp0_stage14 = 17'd32768;
parameter    ap_ST_fsm_state147 = 17'd65536;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] input_0_address0;
output   input_0_ce0;
input  [31:0] input_0_q0;
output  [9:0] input_0_address1;
output   input_0_ce1;
input  [31:0] input_0_q1;
output  [7:0] weights_0_address0;
output   weights_0_ce0;
input  [31:0] weights_0_q0;
output  [7:0] weights_0_address1;
output   weights_0_ce1;
input  [31:0] weights_0_q1;
output  [2:0] bias_address0;
output   bias_ce0;
input  [31:0] bias_q0;
output  [12:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [31:0] output_r_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] input_0_address0;
reg input_0_ce0;
reg[9:0] input_0_address1;
reg input_0_ce1;
reg[7:0] weights_0_address0;
reg weights_0_ce0;
reg[7:0] weights_0_address1;
reg weights_0_ce1;
reg bias_ce0;
reg[12:0] output_r_address0;
reg output_r_ce0;
reg output_r_we0;
reg[31:0] output_r_d0;

(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [11:0] indvar_flatten61_reg_630;
reg   [2:0] co_0_reg_641;
reg   [8:0] indvar_flatten_reg_652;
reg   [4:0] h_0_reg_664;
reg   [4:0] w_0_0_reg_676;
reg   [31:0] reg_727;
wire    ap_CS_fsm_pp0_stage2;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state19_pp0_stage2_iter1;
wire    ap_block_state34_pp0_stage2_iter2;
wire    ap_block_state49_pp0_stage2_iter3;
wire    ap_block_state64_pp0_stage2_iter4;
wire    ap_block_state79_pp0_stage2_iter5;
wire    ap_block_state94_pp0_stage2_iter6;
wire    ap_block_state109_pp0_stage2_iter7;
wire    ap_block_state124_pp0_stage2_iter8;
wire    ap_block_state139_pp0_stage2_iter9;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] icmp_ln11_reg_2059;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state8_pp0_stage6_iter0;
wire    ap_block_state23_pp0_stage6_iter1;
wire    ap_block_state38_pp0_stage6_iter2;
wire    ap_block_state53_pp0_stage6_iter3;
wire    ap_block_state68_pp0_stage6_iter4;
wire    ap_block_state83_pp0_stage6_iter5;
wire    ap_block_state98_pp0_stage6_iter6;
wire    ap_block_state113_pp0_stage6_iter7;
wire    ap_block_state128_pp0_stage6_iter8;
wire    ap_block_state143_pp0_stage6_iter9;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state13_pp0_stage11_iter0;
wire    ap_block_state28_pp0_stage11_iter1;
wire    ap_block_state43_pp0_stage11_iter2;
wire    ap_block_state58_pp0_stage11_iter3;
wire    ap_block_state73_pp0_stage11_iter4;
wire    ap_block_state88_pp0_stage11_iter5;
wire    ap_block_state103_pp0_stage11_iter6;
wire    ap_block_state118_pp0_stage11_iter7;
wire    ap_block_state133_pp0_stage11_iter8;
wire    ap_block_pp0_stage11_11001;
reg   [31:0] reg_734;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state12_pp0_stage10_iter0;
wire    ap_block_state27_pp0_stage10_iter1;
wire    ap_block_state42_pp0_stage10_iter2;
wire    ap_block_state57_pp0_stage10_iter3;
wire    ap_block_state72_pp0_stage10_iter4;
wire    ap_block_state87_pp0_stage10_iter5;
wire    ap_block_state102_pp0_stage10_iter6;
wire    ap_block_state117_pp0_stage10_iter7;
wire    ap_block_state132_pp0_stage10_iter8;
wire    ap_block_pp0_stage10_11001;
reg   [31:0] reg_741;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state9_pp0_stage7_iter0;
wire    ap_block_state24_pp0_stage7_iter1;
wire    ap_block_state39_pp0_stage7_iter2;
wire    ap_block_state54_pp0_stage7_iter3;
wire    ap_block_state69_pp0_stage7_iter4;
wire    ap_block_state84_pp0_stage7_iter5;
wire    ap_block_state99_pp0_stage7_iter6;
wire    ap_block_state114_pp0_stage7_iter7;
wire    ap_block_state129_pp0_stage7_iter8;
wire    ap_block_state144_pp0_stage7_iter9;
wire    ap_block_pp0_stage7_11001;
reg   [31:0] reg_749;
reg   [31:0] reg_756;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state20_pp0_stage3_iter1;
wire    ap_block_state35_pp0_stage3_iter2;
wire    ap_block_state50_pp0_stage3_iter3;
wire    ap_block_state65_pp0_stage3_iter4;
wire    ap_block_state80_pp0_stage3_iter5;
wire    ap_block_state95_pp0_stage3_iter6;
wire    ap_block_state110_pp0_stage3_iter7;
wire    ap_block_state125_pp0_stage3_iter8;
wire    ap_block_state140_pp0_stage3_iter9;
wire    ap_block_pp0_stage3_11001;
reg   [31:0] reg_765;
reg   [31:0] reg_772;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state10_pp0_stage8_iter0;
wire    ap_block_state25_pp0_stage8_iter1;
wire    ap_block_state40_pp0_stage8_iter2;
wire    ap_block_state55_pp0_stage8_iter3;
wire    ap_block_state70_pp0_stage8_iter4;
wire    ap_block_state85_pp0_stage8_iter5;
wire    ap_block_state100_pp0_stage8_iter6;
wire    ap_block_state115_pp0_stage8_iter7;
wire    ap_block_state130_pp0_stage8_iter8;
wire    ap_block_state145_pp0_stage8_iter9;
wire    ap_block_pp0_stage8_11001;
reg   [31:0] reg_780;
reg   [31:0] reg_787;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state21_pp0_stage4_iter1;
wire    ap_block_state36_pp0_stage4_iter2;
wire    ap_block_state51_pp0_stage4_iter3;
wire    ap_block_state66_pp0_stage4_iter4;
wire    ap_block_state81_pp0_stage4_iter5;
wire    ap_block_state96_pp0_stage4_iter6;
wire    ap_block_state111_pp0_stage4_iter7;
wire    ap_block_state126_pp0_stage4_iter8;
wire    ap_block_state141_pp0_stage4_iter9;
wire    ap_block_pp0_stage4_11001;
reg   [31:0] reg_795;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state14_pp0_stage12_iter0;
wire    ap_block_state29_pp0_stage12_iter1;
wire    ap_block_state44_pp0_stage12_iter2;
wire    ap_block_state59_pp0_stage12_iter3;
wire    ap_block_state74_pp0_stage12_iter4;
wire    ap_block_state89_pp0_stage12_iter5;
wire    ap_block_state104_pp0_stage12_iter6;
wire    ap_block_state119_pp0_stage12_iter7;
wire    ap_block_state134_pp0_stage12_iter8;
wire    ap_block_pp0_stage12_11001;
reg   [31:0] reg_802;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state11_pp0_stage9_iter0;
wire    ap_block_state26_pp0_stage9_iter1;
wire    ap_block_state41_pp0_stage9_iter2;
wire    ap_block_state56_pp0_stage9_iter3;
wire    ap_block_state71_pp0_stage9_iter4;
wire    ap_block_state86_pp0_stage9_iter5;
wire    ap_block_state101_pp0_stage9_iter6;
wire    ap_block_state116_pp0_stage9_iter7;
wire    ap_block_state131_pp0_stage9_iter8;
wire    ap_block_state146_pp0_stage9_iter9;
wire    ap_block_pp0_stage9_11001;
reg   [31:0] reg_809;
reg   [31:0] reg_816;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state7_pp0_stage5_iter0;
wire    ap_block_state22_pp0_stage5_iter1;
wire    ap_block_state37_pp0_stage5_iter2;
wire    ap_block_state52_pp0_stage5_iter3;
wire    ap_block_state67_pp0_stage5_iter4;
wire    ap_block_state82_pp0_stage5_iter5;
wire    ap_block_state97_pp0_stage5_iter6;
wire    ap_block_state112_pp0_stage5_iter7;
wire    ap_block_state127_pp0_stage5_iter8;
wire    ap_block_state142_pp0_stage5_iter9;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state15_pp0_stage13_iter0;
wire    ap_block_state30_pp0_stage13_iter1;
wire    ap_block_state45_pp0_stage13_iter2;
wire    ap_block_state60_pp0_stage13_iter3;
wire    ap_block_state75_pp0_stage13_iter4;
wire    ap_block_state90_pp0_stage13_iter5;
wire    ap_block_state105_pp0_stage13_iter6;
wire    ap_block_state120_pp0_stage13_iter7;
wire    ap_block_state135_pp0_stage13_iter8;
wire    ap_block_pp0_stage13_11001;
reg   [31:0] reg_823;
reg   [31:0] reg_829;
reg   [31:0] reg_836;
reg   [31:0] reg_842;
wire   [31:0] grp_fu_688_p2;
reg   [31:0] reg_848;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state18_pp0_stage1_iter1;
wire    ap_block_state33_pp0_stage1_iter2;
wire    ap_block_state48_pp0_stage1_iter3;
wire    ap_block_state63_pp0_stage1_iter4;
wire    ap_block_state78_pp0_stage1_iter5;
wire    ap_block_state93_pp0_stage1_iter6;
wire    ap_block_state108_pp0_stage1_iter7;
wire    ap_block_state123_pp0_stage1_iter8;
wire    ap_block_state138_pp0_stage1_iter9;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln11_reg_2059_pp0_iter1_reg;
wire   [31:0] grp_fu_693_p2;
reg   [31:0] reg_854;
wire   [31:0] grp_fu_698_p2;
reg   [31:0] reg_860;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] icmp_ln11_reg_2059_pp0_iter2_reg;
wire   [31:0] grp_fu_702_p2;
reg   [31:0] reg_865;
reg   [31:0] reg_870;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] icmp_ln11_reg_2059_pp0_iter3_reg;
reg   [31:0] reg_876;
reg   [31:0] reg_882;
reg   [31:0] reg_888;
reg   [31:0] reg_894;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] icmp_ln11_reg_2059_pp0_iter4_reg;
reg   [31:0] reg_900;
reg   [31:0] reg_906;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] icmp_ln11_reg_2059_pp0_iter5_reg;
reg   [31:0] reg_912;
reg   [31:0] reg_918;
reg    ap_enable_reg_pp0_iter6;
reg   [0:0] icmp_ln11_reg_2059_pp0_iter6_reg;
reg   [31:0] reg_923;
reg   [31:0] reg_928;
wire    ap_CS_fsm_pp0_stage14;
reg    ap_enable_reg_pp0_iter7;
wire    ap_block_state16_pp0_stage14_iter0;
wire    ap_block_state31_pp0_stage14_iter1;
wire    ap_block_state46_pp0_stage14_iter2;
wire    ap_block_state61_pp0_stage14_iter3;
wire    ap_block_state76_pp0_stage14_iter4;
wire    ap_block_state91_pp0_stage14_iter5;
wire    ap_block_state106_pp0_stage14_iter6;
wire    ap_block_state121_pp0_stage14_iter7;
wire    ap_block_state136_pp0_stage14_iter8;
wire    ap_block_pp0_stage14_11001;
reg   [0:0] icmp_ln11_reg_2059_pp0_iter7_reg;
reg   [31:0] reg_934;
reg   [31:0] reg_940;
reg   [31:0] reg_946;
reg   [31:0] reg_952;
reg    ap_enable_reg_pp0_iter8;
reg   [0:0] icmp_ln11_reg_2059_pp0_iter8_reg;
reg   [31:0] reg_958;
reg   [31:0] reg_964;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter9;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state17_pp0_stage0_iter1;
wire    ap_block_state32_pp0_stage0_iter2;
wire    ap_block_state47_pp0_stage0_iter3;
wire    ap_block_state62_pp0_stage0_iter4;
wire    ap_block_state77_pp0_stage0_iter5;
wire    ap_block_state92_pp0_stage0_iter6;
wire    ap_block_state107_pp0_stage0_iter7;
wire    ap_block_state122_pp0_stage0_iter8;
wire    ap_block_state137_pp0_stage0_iter9;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln11_reg_2059_pp0_iter9_reg;
reg   [31:0] reg_970;
wire   [0:0] icmp_ln11_fu_976_p2;
wire   [11:0] add_ln11_fu_982_p2;
reg   [11:0] add_ln11_reg_2063;
wire   [0:0] icmp_ln12_fu_994_p2;
reg   [0:0] icmp_ln12_reg_2068;
wire   [2:0] select_ln20_1_fu_1000_p3;
reg   [2:0] select_ln20_1_reg_2080;
reg   [2:0] select_ln20_1_reg_2080_pp0_iter1_reg;
reg   [2:0] select_ln20_1_reg_2080_pp0_iter2_reg;
reg   [2:0] select_ln20_1_reg_2080_pp0_iter3_reg;
reg   [2:0] select_ln20_1_reg_2080_pp0_iter4_reg;
reg   [2:0] select_ln20_1_reg_2080_pp0_iter5_reg;
reg   [2:0] select_ln20_1_reg_2080_pp0_iter6_reg;
reg   [2:0] select_ln20_1_reg_2080_pp0_iter7_reg;
wire   [8:0] mul_ln20_fu_1012_p2;
reg   [8:0] mul_ln20_reg_2088;
wire   [7:0] trunc_ln20_fu_1018_p1;
reg   [7:0] trunc_ln20_reg_2093;
wire   [4:0] select_ln20_fu_1022_p3;
reg   [4:0] select_ln20_reg_2121;
wire   [0:0] and_ln20_fu_1054_p2;
reg   [0:0] and_ln20_reg_2139;
wire   [4:0] select_ln24_fu_1071_p3;
reg   [4:0] select_ln24_reg_2147;
reg   [4:0] select_ln24_reg_2147_pp0_iter1_reg;
reg   [4:0] select_ln24_reg_2147_pp0_iter2_reg;
reg   [4:0] select_ln24_reg_2147_pp0_iter3_reg;
reg   [4:0] select_ln24_reg_2147_pp0_iter4_reg;
reg   [4:0] select_ln24_reg_2147_pp0_iter5_reg;
reg   [4:0] select_ln24_reg_2147_pp0_iter6_reg;
reg   [4:0] select_ln24_reg_2147_pp0_iter7_reg;
wire   [4:0] select_ln24_1_fu_1079_p3;
reg   [4:0] select_ln24_1_reg_2160;
reg   [4:0] select_ln24_1_reg_2160_pp0_iter1_reg;
reg   [4:0] select_ln24_1_reg_2160_pp0_iter2_reg;
reg   [4:0] select_ln24_1_reg_2160_pp0_iter3_reg;
reg   [4:0] select_ln24_1_reg_2160_pp0_iter4_reg;
reg   [4:0] select_ln24_1_reg_2160_pp0_iter5_reg;
reg   [4:0] select_ln24_1_reg_2160_pp0_iter6_reg;
reg   [4:0] select_ln24_1_reg_2160_pp0_iter7_reg;
wire   [4:0] or_ln20_fu_1100_p2;
reg   [4:0] or_ln20_reg_2175;
reg   [4:0] or_ln20_reg_2175_pp0_iter1_reg;
reg   [4:0] or_ln20_reg_2175_pp0_iter2_reg;
reg   [4:0] or_ln20_reg_2175_pp0_iter3_reg;
reg   [4:0] or_ln20_reg_2175_pp0_iter4_reg;
reg   [4:0] or_ln20_reg_2175_pp0_iter5_reg;
reg   [4:0] or_ln20_reg_2175_pp0_iter6_reg;
reg   [4:0] or_ln20_reg_2175_pp0_iter7_reg;
wire   [4:0] add_ln20_fu_1139_p2;
reg   [4:0] add_ln20_reg_2199;
wire   [4:0] add_ln20_1_fu_1156_p2;
reg   [4:0] add_ln20_1_reg_2213;
wire   [4:0] add_ln20_2_fu_1207_p2;
reg   [4:0] add_ln20_2_reg_2236;
wire   [11:0] zext_ln20_57_fu_1230_p1;
reg   [11:0] zext_ln20_57_reg_2249;
wire   [4:0] select_ln24_2_fu_1283_p3;
reg   [4:0] select_ln24_2_reg_2272;
wire   [31:0] grp_fu_706_p2;
reg   [31:0] tmp_s_reg_2320;
wire   [31:0] grp_fu_710_p2;
reg   [31:0] tmp_0_0_1_reg_2325;
wire   [31:0] grp_fu_714_p2;
reg   [31:0] tmp_1_reg_2335;
wire   [4:0] select_ln24_3_fu_1446_p3;
reg   [4:0] select_ln24_3_reg_2355;
reg   [31:0] tmp_0_0_2_reg_2373;
reg   [31:0] tmp_0_0_3_reg_2378;
reg   [31:0] tmp_1_0_1_reg_2383;
wire   [31:0] grp_fu_718_p2;
reg   [31:0] tmp_1_0_2_reg_2388;
reg   [31:0] tmp_0_0_4_reg_2413;
reg   [31:0] tmp_0_0_4_reg_2413_pp0_iter1_reg;
reg   [31:0] tmp_1_0_3_reg_2418;
reg   [31:0] tmp_1_0_4_reg_2423;
reg   [31:0] tmp_1_0_4_reg_2423_pp0_iter1_reg;
reg   [31:0] tmp_0_1_reg_2443;
reg   [31:0] tmp_0_1_reg_2443_pp0_iter1_reg;
reg   [31:0] tmp_0_1_1_reg_2448;
reg   [31:0] tmp_0_1_1_reg_2448_pp0_iter1_reg;
reg   [31:0] weights_0_load_15_reg_2453;
reg   [31:0] tmp_1_1_reg_2464;
reg   [31:0] tmp_1_1_reg_2464_pp0_iter1_reg;
wire   [4:0] select_ln24_4_fu_1609_p3;
reg   [4:0] select_ln24_4_reg_2479;
wire   [4:0] add_ln20_36_fu_1616_p2;
reg   [4:0] add_ln20_36_reg_2487;
reg   [31:0] tmp_0_1_2_reg_2502;
reg   [31:0] tmp_0_1_2_reg_2502_pp0_iter1_reg;
reg   [31:0] tmp_0_1_2_reg_2502_pp0_iter2_reg;
reg   [31:0] tmp_0_1_3_reg_2507;
reg   [31:0] tmp_0_1_3_reg_2507_pp0_iter1_reg;
reg   [31:0] tmp_0_1_3_reg_2507_pp0_iter2_reg;
reg   [31:0] tmp_1_1_1_reg_2512;
reg   [31:0] tmp_1_1_1_reg_2512_pp0_iter1_reg;
reg   [31:0] tmp_1_1_2_reg_2517;
reg   [31:0] tmp_1_1_2_reg_2517_pp0_iter1_reg;
reg   [31:0] tmp_1_1_2_reg_2517_pp0_iter2_reg;
wire   [8:0] add_ln12_fu_1646_p2;
reg   [8:0] add_ln12_reg_2522;
reg   [31:0] tmp_0_1_4_reg_2547;
reg   [31:0] tmp_0_1_4_reg_2547_pp0_iter1_reg;
reg   [31:0] tmp_0_1_4_reg_2547_pp0_iter2_reg;
reg   [31:0] tmp_1_1_3_reg_2552;
reg   [31:0] tmp_1_1_3_reg_2552_pp0_iter1_reg;
reg   [31:0] tmp_1_1_3_reg_2552_pp0_iter2_reg;
reg   [31:0] tmp_1_1_4_reg_2557;
reg   [31:0] tmp_1_1_4_reg_2557_pp0_iter1_reg;
reg   [31:0] tmp_1_1_4_reg_2557_pp0_iter2_reg;
reg   [31:0] tmp_0_2_reg_2577;
reg   [31:0] tmp_0_2_reg_2577_pp0_iter1_reg;
reg   [31:0] tmp_0_2_reg_2577_pp0_iter2_reg;
reg   [31:0] tmp_0_2_reg_2577_pp0_iter3_reg;
reg   [31:0] tmp_0_2_1_reg_2582;
reg   [31:0] tmp_0_2_1_reg_2582_pp0_iter1_reg;
reg   [31:0] tmp_0_2_1_reg_2582_pp0_iter2_reg;
reg   [31:0] tmp_0_2_1_reg_2582_pp0_iter3_reg;
reg   [31:0] weights_0_load_20_reg_2587;
reg   [31:0] weights_0_load_21_reg_2593;
reg   [31:0] tmp_1_2_reg_2604;
reg   [31:0] tmp_1_2_reg_2604_pp0_iter1_reg;
reg   [31:0] tmp_1_2_reg_2604_pp0_iter2_reg;
reg   [31:0] tmp_1_2_reg_2604_pp0_iter3_reg;
wire   [4:0] select_ln24_5_fu_1767_p3;
reg   [4:0] select_ln24_5_reg_2614;
reg   [31:0] tmp_0_2_2_reg_2632;
reg   [31:0] tmp_0_2_2_reg_2632_pp0_iter1_reg;
reg   [31:0] tmp_0_2_2_reg_2632_pp0_iter2_reg;
reg   [31:0] tmp_0_2_2_reg_2632_pp0_iter3_reg;
reg   [31:0] tmp_0_2_3_reg_2637;
reg   [31:0] tmp_0_2_3_reg_2637_pp0_iter1_reg;
reg   [31:0] tmp_0_2_3_reg_2637_pp0_iter2_reg;
reg   [31:0] tmp_0_2_3_reg_2637_pp0_iter3_reg;
reg   [31:0] tmp_0_2_3_reg_2637_pp0_iter4_reg;
reg   [31:0] weights_0_load_22_reg_2642;
reg   [31:0] weights_0_load_23_reg_2648;
reg   [31:0] tmp_1_2_1_reg_2653;
reg   [31:0] tmp_1_2_1_reg_2653_pp0_iter1_reg;
reg   [31:0] tmp_1_2_1_reg_2653_pp0_iter2_reg;
reg   [31:0] tmp_1_2_1_reg_2653_pp0_iter3_reg;
reg   [31:0] tmp_1_2_2_reg_2658;
reg   [31:0] tmp_1_2_2_reg_2658_pp0_iter1_reg;
reg   [31:0] tmp_1_2_2_reg_2658_pp0_iter2_reg;
reg   [31:0] tmp_1_2_2_reg_2658_pp0_iter3_reg;
reg   [31:0] tmp_0_2_4_reg_2673;
reg   [31:0] tmp_0_2_4_reg_2673_pp0_iter1_reg;
reg   [31:0] tmp_0_2_4_reg_2673_pp0_iter2_reg;
reg   [31:0] tmp_0_2_4_reg_2673_pp0_iter3_reg;
reg   [31:0] tmp_0_2_4_reg_2673_pp0_iter4_reg;
reg   [31:0] input_0_load_20_reg_2678;
reg   [31:0] input_0_load_21_reg_2683;
reg   [31:0] weights_0_load_24_reg_2689;
reg   [31:0] tmp_1_2_3_reg_2695;
reg   [31:0] tmp_1_2_3_reg_2695_pp0_iter1_reg;
reg   [31:0] tmp_1_2_3_reg_2695_pp0_iter2_reg;
reg   [31:0] tmp_1_2_3_reg_2695_pp0_iter3_reg;
reg   [31:0] tmp_1_2_4_reg_2700;
reg   [31:0] tmp_1_2_4_reg_2700_pp0_iter1_reg;
reg   [31:0] tmp_1_2_4_reg_2700_pp0_iter2_reg;
reg   [31:0] tmp_1_2_4_reg_2700_pp0_iter3_reg;
reg   [31:0] tmp_1_2_4_reg_2700_pp0_iter4_reg;
wire   [8:0] select_ln12_fu_1820_p3;
reg   [8:0] select_ln12_reg_2705;
reg   [31:0] tmp_0_3_reg_2715;
reg   [31:0] tmp_0_3_reg_2715_pp0_iter2_reg;
reg   [31:0] tmp_0_3_reg_2715_pp0_iter3_reg;
reg   [31:0] tmp_0_3_reg_2715_pp0_iter4_reg;
reg   [31:0] tmp_0_3_reg_2715_pp0_iter5_reg;
reg   [31:0] tmp_0_3_1_reg_2720;
reg   [31:0] tmp_0_3_1_reg_2720_pp0_iter2_reg;
reg   [31:0] tmp_0_3_1_reg_2720_pp0_iter3_reg;
reg   [31:0] tmp_0_3_1_reg_2720_pp0_iter4_reg;
reg   [31:0] tmp_0_3_1_reg_2720_pp0_iter5_reg;
reg   [31:0] input_0_load_22_reg_2725;
reg   [31:0] input_0_load_23_reg_2731;
reg   [31:0] tmp_1_3_reg_2742;
reg   [31:0] tmp_1_3_reg_2742_pp0_iter2_reg;
reg   [31:0] tmp_1_3_reg_2742_pp0_iter3_reg;
reg   [31:0] tmp_1_3_reg_2742_pp0_iter4_reg;
reg   [31:0] tmp_1_3_reg_2742_pp0_iter5_reg;
reg   [31:0] tmp_0_3_2_reg_2747;
reg   [31:0] tmp_0_3_2_reg_2747_pp0_iter2_reg;
reg   [31:0] tmp_0_3_2_reg_2747_pp0_iter3_reg;
reg   [31:0] tmp_0_3_2_reg_2747_pp0_iter4_reg;
reg   [31:0] tmp_0_3_2_reg_2747_pp0_iter5_reg;
reg   [31:0] tmp_0_3_2_reg_2747_pp0_iter6_reg;
reg   [31:0] tmp_0_3_3_reg_2752;
reg   [31:0] tmp_0_3_3_reg_2752_pp0_iter2_reg;
reg   [31:0] tmp_0_3_3_reg_2752_pp0_iter3_reg;
reg   [31:0] tmp_0_3_3_reg_2752_pp0_iter4_reg;
reg   [31:0] tmp_0_3_3_reg_2752_pp0_iter5_reg;
reg   [31:0] tmp_0_3_3_reg_2752_pp0_iter6_reg;
reg   [31:0] input_0_load_24_reg_2757;
reg   [31:0] tmp_1_3_1_reg_2763;
reg   [31:0] tmp_1_3_1_reg_2763_pp0_iter2_reg;
reg   [31:0] tmp_1_3_1_reg_2763_pp0_iter3_reg;
reg   [31:0] tmp_1_3_1_reg_2763_pp0_iter4_reg;
reg   [31:0] tmp_1_3_1_reg_2763_pp0_iter5_reg;
reg   [31:0] tmp_1_3_2_reg_2768;
reg   [31:0] tmp_1_3_2_reg_2768_pp0_iter2_reg;
reg   [31:0] tmp_1_3_2_reg_2768_pp0_iter3_reg;
reg   [31:0] tmp_1_3_2_reg_2768_pp0_iter4_reg;
reg   [31:0] tmp_1_3_2_reg_2768_pp0_iter5_reg;
reg   [31:0] tmp_1_3_2_reg_2768_pp0_iter6_reg;
reg   [31:0] input_0_load_29_reg_2773;
reg   [31:0] tmp_0_3_4_reg_2778;
reg   [31:0] tmp_0_3_4_reg_2778_pp0_iter2_reg;
reg   [31:0] tmp_0_3_4_reg_2778_pp0_iter3_reg;
reg   [31:0] tmp_0_3_4_reg_2778_pp0_iter4_reg;
reg   [31:0] tmp_0_3_4_reg_2778_pp0_iter5_reg;
reg   [31:0] tmp_0_3_4_reg_2778_pp0_iter6_reg;
reg   [31:0] tmp_1_3_3_reg_2783;
reg   [31:0] tmp_1_3_3_reg_2783_pp0_iter2_reg;
reg   [31:0] tmp_1_3_3_reg_2783_pp0_iter3_reg;
reg   [31:0] tmp_1_3_3_reg_2783_pp0_iter4_reg;
reg   [31:0] tmp_1_3_3_reg_2783_pp0_iter5_reg;
reg   [31:0] tmp_1_3_3_reg_2783_pp0_iter6_reg;
reg   [31:0] tmp_1_3_4_reg_2788;
reg   [31:0] tmp_1_3_4_reg_2788_pp0_iter2_reg;
reg   [31:0] tmp_1_3_4_reg_2788_pp0_iter3_reg;
reg   [31:0] tmp_1_3_4_reg_2788_pp0_iter4_reg;
reg   [31:0] tmp_1_3_4_reg_2788_pp0_iter5_reg;
reg   [31:0] tmp_1_3_4_reg_2788_pp0_iter6_reg;
reg   [31:0] tmp_0_4_reg_2793;
reg   [31:0] tmp_0_4_reg_2793_pp0_iter2_reg;
reg   [31:0] tmp_0_4_reg_2793_pp0_iter3_reg;
reg   [31:0] tmp_0_4_reg_2793_pp0_iter4_reg;
reg   [31:0] tmp_0_4_reg_2793_pp0_iter5_reg;
reg   [31:0] tmp_0_4_reg_2793_pp0_iter6_reg;
reg   [31:0] tmp_0_4_reg_2793_pp0_iter7_reg;
reg   [31:0] tmp_0_4_1_reg_2798;
reg   [31:0] tmp_0_4_1_reg_2798_pp0_iter2_reg;
reg   [31:0] tmp_0_4_1_reg_2798_pp0_iter3_reg;
reg   [31:0] tmp_0_4_1_reg_2798_pp0_iter4_reg;
reg   [31:0] tmp_0_4_1_reg_2798_pp0_iter5_reg;
reg   [31:0] tmp_0_4_1_reg_2798_pp0_iter6_reg;
reg   [31:0] tmp_0_4_1_reg_2798_pp0_iter7_reg;
reg   [31:0] tmp_1_4_reg_2803;
reg   [31:0] tmp_1_4_reg_2803_pp0_iter2_reg;
reg   [31:0] tmp_1_4_reg_2803_pp0_iter3_reg;
reg   [31:0] tmp_1_4_reg_2803_pp0_iter4_reg;
reg   [31:0] tmp_1_4_reg_2803_pp0_iter5_reg;
reg   [31:0] tmp_1_4_reg_2803_pp0_iter6_reg;
reg   [31:0] tmp_1_4_reg_2803_pp0_iter7_reg;
reg   [31:0] tmp_0_4_2_reg_2808;
reg   [31:0] tmp_0_4_2_reg_2808_pp0_iter2_reg;
reg   [31:0] tmp_0_4_2_reg_2808_pp0_iter3_reg;
reg   [31:0] tmp_0_4_2_reg_2808_pp0_iter4_reg;
reg   [31:0] tmp_0_4_2_reg_2808_pp0_iter5_reg;
reg   [31:0] tmp_0_4_2_reg_2808_pp0_iter6_reg;
reg   [31:0] tmp_0_4_2_reg_2808_pp0_iter7_reg;
reg   [31:0] tmp_0_4_3_reg_2813;
reg   [31:0] tmp_0_4_3_reg_2813_pp0_iter2_reg;
reg   [31:0] tmp_0_4_3_reg_2813_pp0_iter3_reg;
reg   [31:0] tmp_0_4_3_reg_2813_pp0_iter4_reg;
reg   [31:0] tmp_0_4_3_reg_2813_pp0_iter5_reg;
reg   [31:0] tmp_0_4_3_reg_2813_pp0_iter6_reg;
reg   [31:0] tmp_0_4_3_reg_2813_pp0_iter7_reg;
reg   [31:0] tmp_0_4_3_reg_2813_pp0_iter8_reg;
reg   [31:0] tmp_1_4_1_reg_2818;
reg   [31:0] tmp_1_4_1_reg_2818_pp0_iter2_reg;
reg   [31:0] tmp_1_4_1_reg_2818_pp0_iter3_reg;
reg   [31:0] tmp_1_4_1_reg_2818_pp0_iter4_reg;
reg   [31:0] tmp_1_4_1_reg_2818_pp0_iter5_reg;
reg   [31:0] tmp_1_4_1_reg_2818_pp0_iter6_reg;
reg   [31:0] tmp_1_4_1_reg_2818_pp0_iter7_reg;
reg   [31:0] tmp_1_4_2_reg_2823;
reg   [31:0] tmp_1_4_2_reg_2823_pp0_iter2_reg;
reg   [31:0] tmp_1_4_2_reg_2823_pp0_iter3_reg;
reg   [31:0] tmp_1_4_2_reg_2823_pp0_iter4_reg;
reg   [31:0] tmp_1_4_2_reg_2823_pp0_iter5_reg;
reg   [31:0] tmp_1_4_2_reg_2823_pp0_iter6_reg;
reg   [31:0] tmp_1_4_2_reg_2823_pp0_iter7_reg;
reg   [31:0] tmp_0_4_4_reg_2828;
reg   [31:0] tmp_0_4_4_reg_2828_pp0_iter2_reg;
reg   [31:0] tmp_0_4_4_reg_2828_pp0_iter3_reg;
reg   [31:0] tmp_0_4_4_reg_2828_pp0_iter4_reg;
reg   [31:0] tmp_0_4_4_reg_2828_pp0_iter5_reg;
reg   [31:0] tmp_0_4_4_reg_2828_pp0_iter6_reg;
reg   [31:0] tmp_0_4_4_reg_2828_pp0_iter7_reg;
reg   [31:0] tmp_0_4_4_reg_2828_pp0_iter8_reg;
reg   [31:0] tmp_1_4_3_reg_2833;
reg   [31:0] tmp_1_4_3_reg_2833_pp0_iter2_reg;
reg   [31:0] tmp_1_4_3_reg_2833_pp0_iter3_reg;
reg   [31:0] tmp_1_4_3_reg_2833_pp0_iter4_reg;
reg   [31:0] tmp_1_4_3_reg_2833_pp0_iter5_reg;
reg   [31:0] tmp_1_4_3_reg_2833_pp0_iter6_reg;
reg   [31:0] tmp_1_4_3_reg_2833_pp0_iter7_reg;
reg   [31:0] tmp_1_4_4_reg_2838;
reg   [31:0] tmp_1_4_4_reg_2838_pp0_iter2_reg;
reg   [31:0] tmp_1_4_4_reg_2838_pp0_iter3_reg;
reg   [31:0] tmp_1_4_4_reg_2838_pp0_iter4_reg;
reg   [31:0] tmp_1_4_4_reg_2838_pp0_iter5_reg;
reg   [31:0] tmp_1_4_4_reg_2838_pp0_iter6_reg;
reg   [31:0] tmp_1_4_4_reg_2838_pp0_iter7_reg;
reg   [31:0] tmp_1_4_4_reg_2838_pp0_iter8_reg;
wire   [13:0] add_ln24_1_fu_1936_p2;
reg   [13:0] add_ln24_1_reg_2843;
reg   [13:0] add_ln24_1_reg_2843_pp0_iter9_reg;
wire   [13:0] add_ln24_2_fu_1945_p2;
reg   [13:0] add_ln24_2_reg_2848;
reg   [13:0] add_ln24_2_reg_2848_pp0_iter9_reg;
reg   [31:0] bias_load_reg_2858;
wire   [31:0] select_ln23_fu_1993_p3;
reg   [31:0] select_ln23_reg_2864;
wire   [31:0] select_ln23_1_fu_2047_p3;
reg   [31:0] select_ln23_1_reg_2869;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage9_subdone;
reg   [11:0] ap_phi_mux_indvar_flatten61_phi_fu_634_p4;
wire    ap_block_pp0_stage0;
reg   [2:0] ap_phi_mux_co_0_phi_fu_645_p4;
reg   [8:0] ap_phi_mux_indvar_flatten_phi_fu_656_p4;
reg   [4:0] ap_phi_mux_h_0_phi_fu_668_p4;
wire    ap_block_pp0_stage1;
reg   [4:0] ap_phi_mux_w_0_0_phi_fu_680_p4;
wire   [63:0] zext_ln20_2_fu_1029_p1;
wire   [63:0] zext_ln20_3_fu_1038_p1;
wire   [63:0] zext_ln20_31_fu_1095_p1;
wire   [63:0] zext_ln20_37_fu_1114_p1;
wire   [63:0] zext_ln20_4_fu_1124_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln20_5_fu_1134_p1;
wire   [63:0] zext_ln20_42_fu_1151_p1;
wire   [63:0] zext_ln20_47_fu_1168_p1;
wire   [63:0] zext_ln20_6_fu_1178_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln20_7_fu_1188_p1;
wire   [63:0] zext_ln20_52_fu_1219_p1;
wire   [63:0] zext_ln20_58_fu_1240_p1;
wire   [63:0] zext_ln20_8_fu_1250_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln20_9_fu_1260_p1;
wire   [63:0] zext_ln20_32_fu_1297_p1;
wire   [63:0] zext_ln20_38_fu_1309_p1;
wire   [63:0] zext_ln20_10_fu_1319_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln20_11_fu_1329_p1;
wire   [63:0] zext_ln20_43_fu_1340_p1;
wire   [63:0] zext_ln20_48_fu_1351_p1;
wire   [63:0] zext_ln20_12_fu_1361_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln20_13_fu_1371_p1;
wire   [63:0] zext_ln20_53_fu_1393_p1;
wire   [63:0] zext_ln20_59_fu_1403_p1;
wire   [63:0] zext_ln20_14_fu_1413_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln20_15_fu_1423_p1;
wire   [63:0] zext_ln20_33_fu_1460_p1;
wire   [63:0] zext_ln20_39_fu_1472_p1;
wire   [63:0] zext_ln20_16_fu_1482_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln20_17_fu_1492_p1;
wire   [63:0] zext_ln20_44_fu_1503_p1;
wire   [63:0] zext_ln20_49_fu_1514_p1;
wire   [63:0] zext_ln20_18_fu_1524_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln20_19_fu_1534_p1;
wire   [63:0] zext_ln20_54_fu_1556_p1;
wire   [63:0] zext_ln20_60_fu_1566_p1;
wire   [63:0] zext_ln20_20_fu_1576_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln20_21_fu_1586_p1;
wire   [63:0] zext_ln20_34_fu_1629_p1;
wire   [63:0] zext_ln20_40_fu_1641_p1;
wire   [63:0] zext_ln20_22_fu_1657_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln20_23_fu_1667_p1;
wire   [63:0] zext_ln20_45_fu_1678_p1;
wire   [63:0] zext_ln20_50_fu_1689_p1;
wire   [63:0] zext_ln20_24_fu_1699_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln20_25_fu_1709_p1;
wire   [63:0] zext_ln20_55_fu_1731_p1;
wire   [63:0] zext_ln20_61_fu_1741_p1;
wire   [63:0] zext_ln20_26_fu_1751_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln20_35_fu_1781_p1;
wire   [63:0] zext_ln20_41_fu_1793_p1;
wire   [63:0] zext_ln20_46_fu_1804_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln20_51_fu_1815_p1;
wire   [63:0] zext_ln20_56_fu_1843_p1;
wire   [63:0] zext_ln20_62_fu_1853_p1;
wire   [63:0] zext_ln20_fu_1858_p1;
wire   [63:0] zext_ln24_4_fu_2001_p1;
wire   [63:0] zext_ln24_5_fu_2055_p1;
reg   [31:0] grp_fu_688_p0;
reg   [31:0] grp_fu_688_p1;
reg   [31:0] grp_fu_693_p0;
reg   [31:0] grp_fu_693_p1;
reg   [31:0] grp_fu_698_p0;
reg   [31:0] grp_fu_698_p1;
reg   [31:0] grp_fu_702_p0;
reg   [31:0] grp_fu_702_p1;
reg   [31:0] grp_fu_706_p0;
reg   [31:0] grp_fu_706_p1;
reg   [31:0] grp_fu_710_p0;
reg   [31:0] grp_fu_710_p1;
reg   [31:0] grp_fu_714_p0;
reg   [31:0] grp_fu_714_p1;
reg   [31:0] grp_fu_718_p0;
reg   [31:0] grp_fu_718_p1;
reg   [31:0] grp_fu_722_p0;
wire   [2:0] co_fu_988_p2;
wire   [2:0] mul_ln20_fu_1012_p1;
wire   [7:0] add_ln20_3_fu_1033_p2;
wire   [0:0] icmp_ln13_fu_1048_p2;
wire   [0:0] xor_ln20_fu_1043_p2;
wire   [0:0] or_ln24_fu_1066_p2;
wire   [4:0] add_ln20_28_fu_1060_p2;
wire   [9:0] tmp_31_fu_1087_p3;
wire   [9:0] tmp_36_fu_1106_p3;
wire   [7:0] add_ln20_4_fu_1119_p2;
wire   [7:0] add_ln20_5_fu_1129_p2;
wire   [9:0] tmp_41_fu_1144_p3;
wire   [9:0] tmp_46_fu_1161_p3;
wire   [7:0] add_ln20_6_fu_1173_p2;
wire   [7:0] add_ln20_8_fu_1183_p2;
wire   [9:0] tmp_25_fu_1193_p3;
wire   [9:0] tmp_51_fu_1212_p3;
wire   [5:0] w_0_0_cast1_fu_1204_p1;
wire   [5:0] add_ln20_7_fu_1224_p2;
wire   [11:0] zext_ln24_3_fu_1200_p1;
wire   [11:0] add_ln20_37_fu_1234_p2;
wire   [7:0] add_ln20_9_fu_1245_p2;
wire   [7:0] add_ln20_10_fu_1255_p2;
wire   [4:0] add_ln20_30_fu_1270_p2;
wire   [4:0] add_ln20_29_fu_1265_p2;
wire   [4:0] select_ln20_2_fu_1276_p3;
wire   [9:0] tmp_32_fu_1290_p3;
wire   [9:0] tmp_37_fu_1302_p3;
wire   [7:0] add_ln20_11_fu_1314_p2;
wire   [7:0] add_ln20_12_fu_1324_p2;
wire   [9:0] tmp_42_fu_1334_p3;
wire   [9:0] tmp_47_fu_1345_p3;
wire   [7:0] add_ln20_13_fu_1356_p2;
wire   [7:0] add_ln20_14_fu_1366_p2;
wire   [9:0] tmp_27_fu_1376_p3;
wire   [9:0] tmp_52_fu_1387_p3;
wire   [11:0] zext_ln20_27_fu_1383_p1;
wire   [11:0] add_ln20_38_fu_1398_p2;
wire   [7:0] add_ln20_15_fu_1408_p2;
wire   [7:0] add_ln20_16_fu_1418_p2;
wire   [4:0] add_ln20_32_fu_1433_p2;
wire   [4:0] add_ln20_31_fu_1428_p2;
wire   [4:0] select_ln20_3_fu_1439_p3;
wire   [9:0] tmp_33_fu_1453_p3;
wire   [9:0] tmp_38_fu_1465_p3;
wire   [7:0] add_ln20_17_fu_1477_p2;
wire   [7:0] add_ln20_18_fu_1487_p2;
wire   [9:0] tmp_43_fu_1497_p3;
wire   [9:0] tmp_48_fu_1508_p3;
wire   [7:0] add_ln20_19_fu_1519_p2;
wire   [7:0] add_ln20_20_fu_1529_p2;
wire   [9:0] tmp_28_fu_1539_p3;
wire   [9:0] tmp_53_fu_1550_p3;
wire   [11:0] zext_ln20_28_fu_1546_p1;
wire   [11:0] add_ln20_39_fu_1561_p2;
wire   [7:0] add_ln20_21_fu_1571_p2;
wire   [7:0] add_ln20_22_fu_1581_p2;
wire   [4:0] add_ln20_34_fu_1596_p2;
wire   [4:0] add_ln20_33_fu_1591_p2;
wire   [4:0] select_ln20_4_fu_1602_p3;
wire   [9:0] tmp_34_fu_1622_p3;
wire   [9:0] tmp_39_fu_1634_p3;
wire   [7:0] add_ln20_23_fu_1652_p2;
wire   [7:0] add_ln20_24_fu_1662_p2;
wire   [9:0] tmp_44_fu_1672_p3;
wire   [9:0] tmp_49_fu_1683_p3;
wire   [7:0] add_ln20_25_fu_1694_p2;
wire   [7:0] add_ln20_26_fu_1704_p2;
wire   [9:0] tmp_29_fu_1714_p3;
wire   [9:0] tmp_54_fu_1725_p3;
wire   [11:0] zext_ln20_29_fu_1721_p1;
wire   [11:0] add_ln20_40_fu_1736_p2;
wire   [7:0] add_ln20_27_fu_1746_p2;
wire   [4:0] add_ln20_35_fu_1756_p2;
wire   [4:0] select_ln20_5_fu_1761_p3;
wire   [9:0] tmp_35_fu_1774_p3;
wire   [9:0] tmp_40_fu_1786_p3;
wire   [9:0] tmp_45_fu_1798_p3;
wire   [9:0] tmp_50_fu_1809_p3;
wire   [9:0] tmp_30_fu_1826_p3;
wire   [9:0] tmp_55_fu_1837_p3;
wire   [11:0] zext_ln12_fu_1833_p1;
wire   [11:0] add_ln20_41_fu_1848_p2;
wire   [7:0] tmp_14_fu_1862_p3;
wire   [4:0] tmp_15_fu_1873_p3;
wire   [8:0] zext_ln24_fu_1869_p1;
wire   [8:0] zext_ln24_1_fu_1880_p1;
wire   [8:0] sub_ln24_fu_1884_p2;
wire  signed [9:0] sext_ln24_fu_1890_p1;
wire   [9:0] zext_ln24_2_fu_1894_p1;
wire   [9:0] add_ln24_fu_1897_p2;
wire   [8:0] trunc_ln24_fu_1903_p1;
wire   [11:0] tmp_26_fu_1915_p3;
wire   [13:0] p_shl_cast_fu_1907_p3;
wire  signed [13:0] sext_ln24_1_fu_1923_p1;
wire   [13:0] sub_ln24_1_fu_1927_p2;
wire   [13:0] zext_ln20_30_fu_1933_p1;
wire   [13:0] zext_ln20_36_fu_1942_p1;
wire   [31:0] bitcast_ln23_fu_1951_p1;
wire   [7:0] tmp_5_fu_1955_p4;
wire   [22:0] trunc_ln23_fu_1965_p1;
wire   [0:0] icmp_ln23_1_fu_1975_p2;
wire   [0:0] icmp_ln23_fu_1969_p2;
wire   [0:0] or_ln23_fu_1981_p2;
wire   [0:0] grp_fu_722_p2;
wire   [0:0] and_ln23_fu_1987_p2;
wire   [31:0] bitcast_ln23_1_fu_2005_p1;
wire   [7:0] tmp_7_fu_2009_p4;
wire   [22:0] trunc_ln23_1_fu_2019_p1;
wire   [0:0] icmp_ln23_3_fu_2029_p2;
wire   [0:0] icmp_ln23_2_fu_2023_p2;
wire   [0:0] or_ln23_1_fu_2035_p2;
wire   [0:0] and_ln23_1_fu_2041_p2;
wire    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage7_00001;
wire    ap_CS_fsm_state147;
reg   [16:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [8:0] mul_ln20_fu_1012_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
end

lenet_top_fadd_32bkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
lenet_top_fadd_32bkb_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_688_p0),
    .din1(grp_fu_688_p1),
    .ce(1'b1),
    .dout(grp_fu_688_p2)
);

lenet_top_fadd_32bkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
lenet_top_fadd_32bkb_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_693_p0),
    .din1(grp_fu_693_p1),
    .ce(1'b1),
    .dout(grp_fu_693_p2)
);

lenet_top_fadd_32bkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
lenet_top_fadd_32bkb_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_698_p0),
    .din1(grp_fu_698_p1),
    .ce(1'b1),
    .dout(grp_fu_698_p2)
);

lenet_top_fadd_32bkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
lenet_top_fadd_32bkb_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_702_p0),
    .din1(grp_fu_702_p1),
    .ce(1'b1),
    .dout(grp_fu_702_p2)
);

lenet_top_fmul_32cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
lenet_top_fmul_32cud_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_706_p0),
    .din1(grp_fu_706_p1),
    .ce(1'b1),
    .dout(grp_fu_706_p2)
);

lenet_top_fmul_32cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
lenet_top_fmul_32cud_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_710_p0),
    .din1(grp_fu_710_p1),
    .ce(1'b1),
    .dout(grp_fu_710_p2)
);

lenet_top_fmul_32cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
lenet_top_fmul_32cud_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_714_p0),
    .din1(grp_fu_714_p1),
    .ce(1'b1),
    .dout(grp_fu_714_p2)
);

lenet_top_fmul_32cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
lenet_top_fmul_32cud_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_718_p0),
    .din1(grp_fu_718_p1),
    .ce(1'b1),
    .dout(grp_fu_718_p2)
);

lenet_top_fcmp_32dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
lenet_top_fcmp_32dEe_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_722_p0),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_722_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_subdone))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_subdone))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_subdone))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_subdone))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_subdone)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone)))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter9 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln11_reg_2059 == 1'd0))) begin
        co_0_reg_641 <= select_ln20_1_reg_2080;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        co_0_reg_641 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln11_reg_2059_pp0_iter1_reg == 1'd0))) begin
        h_0_reg_664 <= select_ln24_1_reg_2160;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        h_0_reg_664 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln11_reg_2059 == 1'd0))) begin
        indvar_flatten61_reg_630 <= add_ln11_reg_2063;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten61_reg_630 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln11_reg_2059 == 1'd0))) begin
        indvar_flatten_reg_652 <= select_ln12_reg_2705;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_652 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln11_reg_2059 == 1'd0))) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
            reg_741 <= weights_0_q0;
        end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            reg_741 <= weights_0_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln11_reg_2059 == 1'd0))) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
            reg_756 <= weights_0_q1;
        end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            reg_756 <= weights_0_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln11_reg_2059 == 1'd0))) begin
        if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            reg_772 <= weights_0_q0;
        end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            reg_772 <= weights_0_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln11_reg_2059 == 1'd0))) begin
        if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            reg_787 <= weights_0_q1;
        end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            reg_787 <= weights_0_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln11_reg_2059 == 1'd0))) begin
        if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            reg_802 <= weights_0_q0;
        end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            reg_802 <= weights_0_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln11_reg_2059_pp0_iter1_reg == 1'd0))) begin
        w_0_0_reg_676 <= add_ln20_reg_2199;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        w_0_0_reg_676 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln11_reg_2063 <= add_ln11_fu_982_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln12_reg_2068 == 1'd0) & (icmp_ln11_reg_2059 == 1'd0))) begin
        add_ln12_reg_2522 <= add_ln12_fu_1646_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln11_reg_2059 == 1'd0))) begin
        add_ln20_1_reg_2213 <= add_ln20_1_fu_1156_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln11_reg_2059 == 1'd0))) begin
        add_ln20_2_reg_2236 <= add_ln20_2_fu_1207_p2;
        zext_ln20_57_reg_2249[5 : 0] <= zext_ln20_57_fu_1230_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (1'd0 == and_ln20_reg_2139) & (icmp_ln12_reg_2068 == 1'd0) & (icmp_ln11_reg_2059 == 1'd0))) begin
        add_ln20_36_reg_2487 <= add_ln20_36_fu_1616_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln11_reg_2059 == 1'd0))) begin
        add_ln20_reg_2199 <= add_ln20_fu_1139_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln11_reg_2059_pp0_iter7_reg == 1'd0))) begin
        add_ln24_1_reg_2843 <= add_ln24_1_fu_1936_p2;
        add_ln24_2_reg_2848[13 : 1] <= add_ln24_2_fu_1945_p2[13 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln24_1_reg_2843_pp0_iter9_reg <= add_ln24_1_reg_2843;
        add_ln24_2_reg_2848_pp0_iter9_reg[13 : 1] <= add_ln24_2_reg_2848[13 : 1];
        icmp_ln11_reg_2059 <= icmp_ln11_fu_976_p2;
        icmp_ln11_reg_2059_pp0_iter1_reg <= icmp_ln11_reg_2059;
        icmp_ln11_reg_2059_pp0_iter2_reg <= icmp_ln11_reg_2059_pp0_iter1_reg;
        icmp_ln11_reg_2059_pp0_iter3_reg <= icmp_ln11_reg_2059_pp0_iter2_reg;
        icmp_ln11_reg_2059_pp0_iter4_reg <= icmp_ln11_reg_2059_pp0_iter3_reg;
        icmp_ln11_reg_2059_pp0_iter5_reg <= icmp_ln11_reg_2059_pp0_iter4_reg;
        icmp_ln11_reg_2059_pp0_iter6_reg <= icmp_ln11_reg_2059_pp0_iter5_reg;
        icmp_ln11_reg_2059_pp0_iter7_reg <= icmp_ln11_reg_2059_pp0_iter6_reg;
        icmp_ln11_reg_2059_pp0_iter8_reg <= icmp_ln11_reg_2059_pp0_iter7_reg;
        icmp_ln11_reg_2059_pp0_iter9_reg <= icmp_ln11_reg_2059_pp0_iter8_reg;
        select_ln20_1_reg_2080_pp0_iter1_reg <= select_ln20_1_reg_2080;
        select_ln20_1_reg_2080_pp0_iter2_reg <= select_ln20_1_reg_2080_pp0_iter1_reg;
        select_ln20_1_reg_2080_pp0_iter3_reg <= select_ln20_1_reg_2080_pp0_iter2_reg;
        select_ln20_1_reg_2080_pp0_iter4_reg <= select_ln20_1_reg_2080_pp0_iter3_reg;
        select_ln20_1_reg_2080_pp0_iter5_reg <= select_ln20_1_reg_2080_pp0_iter4_reg;
        select_ln20_1_reg_2080_pp0_iter6_reg <= select_ln20_1_reg_2080_pp0_iter5_reg;
        select_ln20_1_reg_2080_pp0_iter7_reg <= select_ln20_1_reg_2080_pp0_iter6_reg;
        tmp_0_3_1_reg_2720_pp0_iter2_reg <= tmp_0_3_1_reg_2720;
        tmp_0_3_1_reg_2720_pp0_iter3_reg <= tmp_0_3_1_reg_2720_pp0_iter2_reg;
        tmp_0_3_1_reg_2720_pp0_iter4_reg <= tmp_0_3_1_reg_2720_pp0_iter3_reg;
        tmp_0_3_1_reg_2720_pp0_iter5_reg <= tmp_0_3_1_reg_2720_pp0_iter4_reg;
        tmp_0_3_reg_2715_pp0_iter2_reg <= tmp_0_3_reg_2715;
        tmp_0_3_reg_2715_pp0_iter3_reg <= tmp_0_3_reg_2715_pp0_iter2_reg;
        tmp_0_3_reg_2715_pp0_iter4_reg <= tmp_0_3_reg_2715_pp0_iter3_reg;
        tmp_0_3_reg_2715_pp0_iter5_reg <= tmp_0_3_reg_2715_pp0_iter4_reg;
        tmp_1_3_reg_2742_pp0_iter2_reg <= tmp_1_3_reg_2742;
        tmp_1_3_reg_2742_pp0_iter3_reg <= tmp_1_3_reg_2742_pp0_iter2_reg;
        tmp_1_3_reg_2742_pp0_iter4_reg <= tmp_1_3_reg_2742_pp0_iter3_reg;
        tmp_1_3_reg_2742_pp0_iter5_reg <= tmp_1_3_reg_2742_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln11_reg_2059 == 1'd0))) begin
        and_ln20_reg_2139 <= and_ln20_fu_1054_p2;
        or_ln20_reg_2175[4 : 1] <= or_ln20_fu_1100_p2[4 : 1];
        select_ln20_reg_2121 <= select_ln20_fu_1022_p3;
        select_ln24_reg_2147 <= select_ln24_fu_1071_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln11_reg_2059_pp0_iter8_reg == 1'd0))) begin
        bias_load_reg_2858 <= bias_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln11_fu_976_p2 == 1'd0))) begin
        icmp_ln12_reg_2068 <= icmp_ln12_fu_994_p2;
        mul_ln20_reg_2088 <= mul_ln20_fu_1012_p2;
        trunc_ln20_reg_2093 <= trunc_ln20_fu_1018_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln11_reg_2059 == 1'd0))) begin
        input_0_load_20_reg_2678 <= input_0_q0;
        input_0_load_21_reg_2683 <= input_0_q1;
        select_ln12_reg_2705 <= select_ln12_fu_1820_p3;
        tmp_0_2_4_reg_2673 <= grp_fu_706_p2;
        tmp_1_2_3_reg_2695 <= grp_fu_710_p2;
        tmp_1_2_4_reg_2700 <= grp_fu_714_p2;
        weights_0_load_24_reg_2689 <= weights_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln11_reg_2059 == 1'd0))) begin
        input_0_load_22_reg_2725 <= input_0_q0;
        input_0_load_23_reg_2731 <= input_0_q1;
        tmp_0_3_1_reg_2720 <= grp_fu_710_p2;
        tmp_0_3_reg_2715 <= grp_fu_706_p2;
        tmp_1_3_reg_2742 <= grp_fu_714_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln11_reg_2059_pp0_iter1_reg == 1'd0))) begin
        input_0_load_24_reg_2757 <= input_0_q0;
        input_0_load_29_reg_2773 <= input_0_q1;
        tmp_0_3_2_reg_2747 <= grp_fu_706_p2;
        tmp_0_3_3_reg_2752 <= grp_fu_710_p2;
        tmp_1_3_1_reg_2763 <= grp_fu_714_p2;
        tmp_1_3_2_reg_2768 <= grp_fu_718_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        or_ln20_reg_2175_pp0_iter1_reg[4 : 1] <= or_ln20_reg_2175[4 : 1];
        or_ln20_reg_2175_pp0_iter2_reg[4 : 1] <= or_ln20_reg_2175_pp0_iter1_reg[4 : 1];
        or_ln20_reg_2175_pp0_iter3_reg[4 : 1] <= or_ln20_reg_2175_pp0_iter2_reg[4 : 1];
        or_ln20_reg_2175_pp0_iter4_reg[4 : 1] <= or_ln20_reg_2175_pp0_iter3_reg[4 : 1];
        or_ln20_reg_2175_pp0_iter5_reg[4 : 1] <= or_ln20_reg_2175_pp0_iter4_reg[4 : 1];
        or_ln20_reg_2175_pp0_iter6_reg[4 : 1] <= or_ln20_reg_2175_pp0_iter5_reg[4 : 1];
        or_ln20_reg_2175_pp0_iter7_reg[4 : 1] <= or_ln20_reg_2175_pp0_iter6_reg[4 : 1];
        select_ln24_1_reg_2160_pp0_iter1_reg <= select_ln24_1_reg_2160;
        select_ln24_1_reg_2160_pp0_iter2_reg <= select_ln24_1_reg_2160_pp0_iter1_reg;
        select_ln24_1_reg_2160_pp0_iter3_reg <= select_ln24_1_reg_2160_pp0_iter2_reg;
        select_ln24_1_reg_2160_pp0_iter4_reg <= select_ln24_1_reg_2160_pp0_iter3_reg;
        select_ln24_1_reg_2160_pp0_iter5_reg <= select_ln24_1_reg_2160_pp0_iter4_reg;
        select_ln24_1_reg_2160_pp0_iter6_reg <= select_ln24_1_reg_2160_pp0_iter5_reg;
        select_ln24_1_reg_2160_pp0_iter7_reg <= select_ln24_1_reg_2160_pp0_iter6_reg;
        select_ln24_reg_2147_pp0_iter1_reg <= select_ln24_reg_2147;
        select_ln24_reg_2147_pp0_iter2_reg <= select_ln24_reg_2147_pp0_iter1_reg;
        select_ln24_reg_2147_pp0_iter3_reg <= select_ln24_reg_2147_pp0_iter2_reg;
        select_ln24_reg_2147_pp0_iter4_reg <= select_ln24_reg_2147_pp0_iter3_reg;
        select_ln24_reg_2147_pp0_iter5_reg <= select_ln24_reg_2147_pp0_iter4_reg;
        select_ln24_reg_2147_pp0_iter6_reg <= select_ln24_reg_2147_pp0_iter5_reg;
        select_ln24_reg_2147_pp0_iter7_reg <= select_ln24_reg_2147_pp0_iter6_reg;
        tmp_0_3_2_reg_2747_pp0_iter2_reg <= tmp_0_3_2_reg_2747;
        tmp_0_3_2_reg_2747_pp0_iter3_reg <= tmp_0_3_2_reg_2747_pp0_iter2_reg;
        tmp_0_3_2_reg_2747_pp0_iter4_reg <= tmp_0_3_2_reg_2747_pp0_iter3_reg;
        tmp_0_3_2_reg_2747_pp0_iter5_reg <= tmp_0_3_2_reg_2747_pp0_iter4_reg;
        tmp_0_3_2_reg_2747_pp0_iter6_reg <= tmp_0_3_2_reg_2747_pp0_iter5_reg;
        tmp_0_3_3_reg_2752_pp0_iter2_reg <= tmp_0_3_3_reg_2752;
        tmp_0_3_3_reg_2752_pp0_iter3_reg <= tmp_0_3_3_reg_2752_pp0_iter2_reg;
        tmp_0_3_3_reg_2752_pp0_iter4_reg <= tmp_0_3_3_reg_2752_pp0_iter3_reg;
        tmp_0_3_3_reg_2752_pp0_iter5_reg <= tmp_0_3_3_reg_2752_pp0_iter4_reg;
        tmp_0_3_3_reg_2752_pp0_iter6_reg <= tmp_0_3_3_reg_2752_pp0_iter5_reg;
        tmp_1_3_1_reg_2763_pp0_iter2_reg <= tmp_1_3_1_reg_2763;
        tmp_1_3_1_reg_2763_pp0_iter3_reg <= tmp_1_3_1_reg_2763_pp0_iter2_reg;
        tmp_1_3_1_reg_2763_pp0_iter4_reg <= tmp_1_3_1_reg_2763_pp0_iter3_reg;
        tmp_1_3_1_reg_2763_pp0_iter5_reg <= tmp_1_3_1_reg_2763_pp0_iter4_reg;
        tmp_1_3_2_reg_2768_pp0_iter2_reg <= tmp_1_3_2_reg_2768;
        tmp_1_3_2_reg_2768_pp0_iter3_reg <= tmp_1_3_2_reg_2768_pp0_iter2_reg;
        tmp_1_3_2_reg_2768_pp0_iter4_reg <= tmp_1_3_2_reg_2768_pp0_iter3_reg;
        tmp_1_3_2_reg_2768_pp0_iter5_reg <= tmp_1_3_2_reg_2768_pp0_iter4_reg;
        tmp_1_3_2_reg_2768_pp0_iter6_reg <= tmp_1_3_2_reg_2768_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln11_reg_2059 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln11_reg_2059 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln11_reg_2059 == 1'd0)))) begin
        reg_727 <= weights_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln11_reg_2059 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln11_reg_2059 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln11_reg_2059 == 1'd0)))) begin
        reg_734 <= input_0_q0;
        reg_749 <= input_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln11_reg_2059 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln11_reg_2059 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln11_reg_2059 == 1'd0)))) begin
        reg_765 <= input_0_q0;
        reg_780 <= input_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln11_reg_2059 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln11_reg_2059 == 1'd0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln11_reg_2059 == 1'd0)))) begin
        reg_795 <= input_0_q0;
        reg_809 <= input_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln11_reg_2059 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln11_reg_2059 == 1'd0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln11_reg_2059 == 1'd0)))) begin
        reg_816 <= input_0_q0;
        reg_829 <= input_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln11_reg_2059 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln11_reg_2059 == 1'd0)))) begin
        reg_823 <= weights_0_q0;
        reg_836 <= weights_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln11_reg_2059 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln11_reg_2059 == 1'd0)))) begin
        reg_842 <= weights_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln11_reg_2059 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln11_reg_2059_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln11_reg_2059_pp0_iter1_reg == 1'd0)))) begin
        reg_848 <= grp_fu_688_p2;
        reg_854 <= grp_fu_693_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln11_reg_2059_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln11_reg_2059_pp0_iter1_reg == 1'd0)))) begin
        reg_860 <= grp_fu_698_p2;
        reg_865 <= grp_fu_702_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln11_reg_2059_pp0_iter3_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln11_reg_2059_pp0_iter2_reg == 1'd0)))) begin
        reg_870 <= grp_fu_698_p2;
        reg_876 <= grp_fu_702_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln11_reg_2059_pp0_iter3_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln11_reg_2059_pp0_iter2_reg == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln11_reg_2059_pp0_iter3_reg == 1'd0)))) begin
        reg_882 <= grp_fu_688_p2;
        reg_888 <= grp_fu_693_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln11_reg_2059_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln11_reg_2059_pp0_iter4_reg == 1'd0)))) begin
        reg_894 <= grp_fu_698_p2;
        reg_900 <= grp_fu_702_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln11_reg_2059_pp0_iter4_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln11_reg_2059_pp0_iter5_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln11_reg_2059_pp0_iter5_reg == 1'd0)))) begin
        reg_906 <= grp_fu_688_p2;
        reg_912 <= grp_fu_693_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln11_reg_2059_pp0_iter5_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln11_reg_2059_pp0_iter6_reg == 1'd0)))) begin
        reg_918 <= grp_fu_698_p2;
        reg_923 <= grp_fu_702_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln11_reg_2059_pp0_iter7_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln11_reg_2059_pp0_iter6_reg == 1'd0)))) begin
        reg_928 <= grp_fu_698_p2;
        reg_934 <= grp_fu_702_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter6 == 1'b1) & (icmp_ln11_reg_2059_pp0_iter6_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln11_reg_2059_pp0_iter7_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln11_reg_2059_pp0_iter7_reg == 1'd0)))) begin
        reg_940 <= grp_fu_688_p2;
        reg_946 <= grp_fu_693_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln11_reg_2059_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln11_reg_2059_pp0_iter8_reg == 1'd0)))) begin
        reg_952 <= grp_fu_698_p2;
        reg_958 <= grp_fu_702_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln11_reg_2059_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln11_reg_2059_pp0_iter9_reg == 1'd0)))) begin
        reg_964 <= grp_fu_688_p2;
        reg_970 <= grp_fu_693_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln11_fu_976_p2 == 1'd0))) begin
        select_ln20_1_reg_2080 <= select_ln20_1_fu_1000_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln11_reg_2059_pp0_iter9_reg == 1'd0))) begin
        select_ln23_1_reg_2869 <= select_ln23_1_fu_2047_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln11_reg_2059_pp0_iter9_reg == 1'd0))) begin
        select_ln23_reg_2864 <= select_ln23_fu_1993_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln11_reg_2059 == 1'd0))) begin
        select_ln24_1_reg_2160 <= select_ln24_1_fu_1079_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln11_reg_2059 == 1'd0))) begin
        select_ln24_2_reg_2272 <= select_ln24_2_fu_1283_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln11_reg_2059 == 1'd0))) begin
        select_ln24_3_reg_2355 <= select_ln24_3_fu_1446_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln11_reg_2059 == 1'd0))) begin
        select_ln24_4_reg_2479 <= select_ln24_4_fu_1609_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln11_reg_2059 == 1'd0))) begin
        select_ln24_5_reg_2614 <= select_ln24_5_fu_1767_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln11_reg_2059 == 1'd0))) begin
        tmp_0_0_1_reg_2325 <= grp_fu_710_p2;
        tmp_1_reg_2335 <= grp_fu_714_p2;
        tmp_s_reg_2320 <= grp_fu_706_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln11_reg_2059 == 1'd0))) begin
        tmp_0_0_2_reg_2373 <= grp_fu_706_p2;
        tmp_0_0_3_reg_2378 <= grp_fu_710_p2;
        tmp_1_0_1_reg_2383 <= grp_fu_714_p2;
        tmp_1_0_2_reg_2388 <= grp_fu_718_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln11_reg_2059 == 1'd0))) begin
        tmp_0_0_4_reg_2413 <= grp_fu_706_p2;
        tmp_1_0_3_reg_2418 <= grp_fu_710_p2;
        tmp_1_0_4_reg_2423 <= grp_fu_714_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp_0_0_4_reg_2413_pp0_iter1_reg <= tmp_0_0_4_reg_2413;
        tmp_1_0_4_reg_2423_pp0_iter1_reg <= tmp_1_0_4_reg_2423;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln11_reg_2059 == 1'd0))) begin
        tmp_0_1_1_reg_2448 <= grp_fu_710_p2;
        tmp_0_1_reg_2443 <= grp_fu_706_p2;
        tmp_1_1_reg_2464 <= grp_fu_714_p2;
        weights_0_load_15_reg_2453 <= weights_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        tmp_0_1_1_reg_2448_pp0_iter1_reg <= tmp_0_1_1_reg_2448;
        tmp_0_1_reg_2443_pp0_iter1_reg <= tmp_0_1_reg_2443;
        tmp_1_1_reg_2464_pp0_iter1_reg <= tmp_1_1_reg_2464;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln11_reg_2059 == 1'd0))) begin
        tmp_0_1_2_reg_2502 <= grp_fu_706_p2;
        tmp_0_1_3_reg_2507 <= grp_fu_710_p2;
        tmp_1_1_1_reg_2512 <= grp_fu_714_p2;
        tmp_1_1_2_reg_2517 <= grp_fu_718_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001))) begin
        tmp_0_1_2_reg_2502_pp0_iter1_reg <= tmp_0_1_2_reg_2502;
        tmp_0_1_2_reg_2502_pp0_iter2_reg <= tmp_0_1_2_reg_2502_pp0_iter1_reg;
        tmp_0_1_3_reg_2507_pp0_iter1_reg <= tmp_0_1_3_reg_2507;
        tmp_0_1_3_reg_2507_pp0_iter2_reg <= tmp_0_1_3_reg_2507_pp0_iter1_reg;
        tmp_1_1_1_reg_2512_pp0_iter1_reg <= tmp_1_1_1_reg_2512;
        tmp_1_1_2_reg_2517_pp0_iter1_reg <= tmp_1_1_2_reg_2517;
        tmp_1_1_2_reg_2517_pp0_iter2_reg <= tmp_1_1_2_reg_2517_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln11_reg_2059 == 1'd0))) begin
        tmp_0_1_4_reg_2547 <= grp_fu_706_p2;
        tmp_1_1_3_reg_2552 <= grp_fu_710_p2;
        tmp_1_1_4_reg_2557 <= grp_fu_714_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001))) begin
        tmp_0_1_4_reg_2547_pp0_iter1_reg <= tmp_0_1_4_reg_2547;
        tmp_0_1_4_reg_2547_pp0_iter2_reg <= tmp_0_1_4_reg_2547_pp0_iter1_reg;
        tmp_1_1_3_reg_2552_pp0_iter1_reg <= tmp_1_1_3_reg_2552;
        tmp_1_1_3_reg_2552_pp0_iter2_reg <= tmp_1_1_3_reg_2552_pp0_iter1_reg;
        tmp_1_1_4_reg_2557_pp0_iter1_reg <= tmp_1_1_4_reg_2557;
        tmp_1_1_4_reg_2557_pp0_iter2_reg <= tmp_1_1_4_reg_2557_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln11_reg_2059 == 1'd0))) begin
        tmp_0_2_1_reg_2582 <= grp_fu_710_p2;
        tmp_0_2_reg_2577 <= grp_fu_706_p2;
        tmp_1_2_reg_2604 <= grp_fu_714_p2;
        weights_0_load_20_reg_2587 <= weights_0_q0;
        weights_0_load_21_reg_2593 <= weights_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp_0_2_1_reg_2582_pp0_iter1_reg <= tmp_0_2_1_reg_2582;
        tmp_0_2_1_reg_2582_pp0_iter2_reg <= tmp_0_2_1_reg_2582_pp0_iter1_reg;
        tmp_0_2_1_reg_2582_pp0_iter3_reg <= tmp_0_2_1_reg_2582_pp0_iter2_reg;
        tmp_0_2_reg_2577_pp0_iter1_reg <= tmp_0_2_reg_2577;
        tmp_0_2_reg_2577_pp0_iter2_reg <= tmp_0_2_reg_2577_pp0_iter1_reg;
        tmp_0_2_reg_2577_pp0_iter3_reg <= tmp_0_2_reg_2577_pp0_iter2_reg;
        tmp_1_2_reg_2604_pp0_iter1_reg <= tmp_1_2_reg_2604;
        tmp_1_2_reg_2604_pp0_iter2_reg <= tmp_1_2_reg_2604_pp0_iter1_reg;
        tmp_1_2_reg_2604_pp0_iter3_reg <= tmp_1_2_reg_2604_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln11_reg_2059 == 1'd0))) begin
        tmp_0_2_2_reg_2632 <= grp_fu_706_p2;
        tmp_0_2_3_reg_2637 <= grp_fu_710_p2;
        tmp_1_2_1_reg_2653 <= grp_fu_714_p2;
        tmp_1_2_2_reg_2658 <= grp_fu_718_p2;
        weights_0_load_22_reg_2642 <= weights_0_q0;
        weights_0_load_23_reg_2648 <= weights_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        tmp_0_2_2_reg_2632_pp0_iter1_reg <= tmp_0_2_2_reg_2632;
        tmp_0_2_2_reg_2632_pp0_iter2_reg <= tmp_0_2_2_reg_2632_pp0_iter1_reg;
        tmp_0_2_2_reg_2632_pp0_iter3_reg <= tmp_0_2_2_reg_2632_pp0_iter2_reg;
        tmp_0_2_3_reg_2637_pp0_iter1_reg <= tmp_0_2_3_reg_2637;
        tmp_0_2_3_reg_2637_pp0_iter2_reg <= tmp_0_2_3_reg_2637_pp0_iter1_reg;
        tmp_0_2_3_reg_2637_pp0_iter3_reg <= tmp_0_2_3_reg_2637_pp0_iter2_reg;
        tmp_0_2_3_reg_2637_pp0_iter4_reg <= tmp_0_2_3_reg_2637_pp0_iter3_reg;
        tmp_1_2_1_reg_2653_pp0_iter1_reg <= tmp_1_2_1_reg_2653;
        tmp_1_2_1_reg_2653_pp0_iter2_reg <= tmp_1_2_1_reg_2653_pp0_iter1_reg;
        tmp_1_2_1_reg_2653_pp0_iter3_reg <= tmp_1_2_1_reg_2653_pp0_iter2_reg;
        tmp_1_2_2_reg_2658_pp0_iter1_reg <= tmp_1_2_2_reg_2658;
        tmp_1_2_2_reg_2658_pp0_iter2_reg <= tmp_1_2_2_reg_2658_pp0_iter1_reg;
        tmp_1_2_2_reg_2658_pp0_iter3_reg <= tmp_1_2_2_reg_2658_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tmp_0_2_4_reg_2673_pp0_iter1_reg <= tmp_0_2_4_reg_2673;
        tmp_0_2_4_reg_2673_pp0_iter2_reg <= tmp_0_2_4_reg_2673_pp0_iter1_reg;
        tmp_0_2_4_reg_2673_pp0_iter3_reg <= tmp_0_2_4_reg_2673_pp0_iter2_reg;
        tmp_0_2_4_reg_2673_pp0_iter4_reg <= tmp_0_2_4_reg_2673_pp0_iter3_reg;
        tmp_1_2_3_reg_2695_pp0_iter1_reg <= tmp_1_2_3_reg_2695;
        tmp_1_2_3_reg_2695_pp0_iter2_reg <= tmp_1_2_3_reg_2695_pp0_iter1_reg;
        tmp_1_2_3_reg_2695_pp0_iter3_reg <= tmp_1_2_3_reg_2695_pp0_iter2_reg;
        tmp_1_2_4_reg_2700_pp0_iter1_reg <= tmp_1_2_4_reg_2700;
        tmp_1_2_4_reg_2700_pp0_iter2_reg <= tmp_1_2_4_reg_2700_pp0_iter1_reg;
        tmp_1_2_4_reg_2700_pp0_iter3_reg <= tmp_1_2_4_reg_2700_pp0_iter2_reg;
        tmp_1_2_4_reg_2700_pp0_iter4_reg <= tmp_1_2_4_reg_2700_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln11_reg_2059_pp0_iter1_reg == 1'd0))) begin
        tmp_0_3_4_reg_2778 <= grp_fu_706_p2;
        tmp_1_3_3_reg_2783 <= grp_fu_710_p2;
        tmp_1_3_4_reg_2788 <= grp_fu_714_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_0_3_4_reg_2778_pp0_iter2_reg <= tmp_0_3_4_reg_2778;
        tmp_0_3_4_reg_2778_pp0_iter3_reg <= tmp_0_3_4_reg_2778_pp0_iter2_reg;
        tmp_0_3_4_reg_2778_pp0_iter4_reg <= tmp_0_3_4_reg_2778_pp0_iter3_reg;
        tmp_0_3_4_reg_2778_pp0_iter5_reg <= tmp_0_3_4_reg_2778_pp0_iter4_reg;
        tmp_0_3_4_reg_2778_pp0_iter6_reg <= tmp_0_3_4_reg_2778_pp0_iter5_reg;
        tmp_1_3_3_reg_2783_pp0_iter2_reg <= tmp_1_3_3_reg_2783;
        tmp_1_3_3_reg_2783_pp0_iter3_reg <= tmp_1_3_3_reg_2783_pp0_iter2_reg;
        tmp_1_3_3_reg_2783_pp0_iter4_reg <= tmp_1_3_3_reg_2783_pp0_iter3_reg;
        tmp_1_3_3_reg_2783_pp0_iter5_reg <= tmp_1_3_3_reg_2783_pp0_iter4_reg;
        tmp_1_3_3_reg_2783_pp0_iter6_reg <= tmp_1_3_3_reg_2783_pp0_iter5_reg;
        tmp_1_3_4_reg_2788_pp0_iter2_reg <= tmp_1_3_4_reg_2788;
        tmp_1_3_4_reg_2788_pp0_iter3_reg <= tmp_1_3_4_reg_2788_pp0_iter2_reg;
        tmp_1_3_4_reg_2788_pp0_iter4_reg <= tmp_1_3_4_reg_2788_pp0_iter3_reg;
        tmp_1_3_4_reg_2788_pp0_iter5_reg <= tmp_1_3_4_reg_2788_pp0_iter4_reg;
        tmp_1_3_4_reg_2788_pp0_iter6_reg <= tmp_1_3_4_reg_2788_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln11_reg_2059_pp0_iter1_reg == 1'd0))) begin
        tmp_0_4_1_reg_2798 <= grp_fu_710_p2;
        tmp_0_4_reg_2793 <= grp_fu_706_p2;
        tmp_1_4_reg_2803 <= grp_fu_714_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_0_4_1_reg_2798_pp0_iter2_reg <= tmp_0_4_1_reg_2798;
        tmp_0_4_1_reg_2798_pp0_iter3_reg <= tmp_0_4_1_reg_2798_pp0_iter2_reg;
        tmp_0_4_1_reg_2798_pp0_iter4_reg <= tmp_0_4_1_reg_2798_pp0_iter3_reg;
        tmp_0_4_1_reg_2798_pp0_iter5_reg <= tmp_0_4_1_reg_2798_pp0_iter4_reg;
        tmp_0_4_1_reg_2798_pp0_iter6_reg <= tmp_0_4_1_reg_2798_pp0_iter5_reg;
        tmp_0_4_1_reg_2798_pp0_iter7_reg <= tmp_0_4_1_reg_2798_pp0_iter6_reg;
        tmp_0_4_reg_2793_pp0_iter2_reg <= tmp_0_4_reg_2793;
        tmp_0_4_reg_2793_pp0_iter3_reg <= tmp_0_4_reg_2793_pp0_iter2_reg;
        tmp_0_4_reg_2793_pp0_iter4_reg <= tmp_0_4_reg_2793_pp0_iter3_reg;
        tmp_0_4_reg_2793_pp0_iter5_reg <= tmp_0_4_reg_2793_pp0_iter4_reg;
        tmp_0_4_reg_2793_pp0_iter6_reg <= tmp_0_4_reg_2793_pp0_iter5_reg;
        tmp_0_4_reg_2793_pp0_iter7_reg <= tmp_0_4_reg_2793_pp0_iter6_reg;
        tmp_1_4_reg_2803_pp0_iter2_reg <= tmp_1_4_reg_2803;
        tmp_1_4_reg_2803_pp0_iter3_reg <= tmp_1_4_reg_2803_pp0_iter2_reg;
        tmp_1_4_reg_2803_pp0_iter4_reg <= tmp_1_4_reg_2803_pp0_iter3_reg;
        tmp_1_4_reg_2803_pp0_iter5_reg <= tmp_1_4_reg_2803_pp0_iter4_reg;
        tmp_1_4_reg_2803_pp0_iter6_reg <= tmp_1_4_reg_2803_pp0_iter5_reg;
        tmp_1_4_reg_2803_pp0_iter7_reg <= tmp_1_4_reg_2803_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln11_reg_2059_pp0_iter1_reg == 1'd0))) begin
        tmp_0_4_2_reg_2808 <= grp_fu_706_p2;
        tmp_0_4_3_reg_2813 <= grp_fu_710_p2;
        tmp_1_4_1_reg_2818 <= grp_fu_714_p2;
        tmp_1_4_2_reg_2823 <= grp_fu_718_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_0_4_2_reg_2808_pp0_iter2_reg <= tmp_0_4_2_reg_2808;
        tmp_0_4_2_reg_2808_pp0_iter3_reg <= tmp_0_4_2_reg_2808_pp0_iter2_reg;
        tmp_0_4_2_reg_2808_pp0_iter4_reg <= tmp_0_4_2_reg_2808_pp0_iter3_reg;
        tmp_0_4_2_reg_2808_pp0_iter5_reg <= tmp_0_4_2_reg_2808_pp0_iter4_reg;
        tmp_0_4_2_reg_2808_pp0_iter6_reg <= tmp_0_4_2_reg_2808_pp0_iter5_reg;
        tmp_0_4_2_reg_2808_pp0_iter7_reg <= tmp_0_4_2_reg_2808_pp0_iter6_reg;
        tmp_0_4_3_reg_2813_pp0_iter2_reg <= tmp_0_4_3_reg_2813;
        tmp_0_4_3_reg_2813_pp0_iter3_reg <= tmp_0_4_3_reg_2813_pp0_iter2_reg;
        tmp_0_4_3_reg_2813_pp0_iter4_reg <= tmp_0_4_3_reg_2813_pp0_iter3_reg;
        tmp_0_4_3_reg_2813_pp0_iter5_reg <= tmp_0_4_3_reg_2813_pp0_iter4_reg;
        tmp_0_4_3_reg_2813_pp0_iter6_reg <= tmp_0_4_3_reg_2813_pp0_iter5_reg;
        tmp_0_4_3_reg_2813_pp0_iter7_reg <= tmp_0_4_3_reg_2813_pp0_iter6_reg;
        tmp_0_4_3_reg_2813_pp0_iter8_reg <= tmp_0_4_3_reg_2813_pp0_iter7_reg;
        tmp_1_4_1_reg_2818_pp0_iter2_reg <= tmp_1_4_1_reg_2818;
        tmp_1_4_1_reg_2818_pp0_iter3_reg <= tmp_1_4_1_reg_2818_pp0_iter2_reg;
        tmp_1_4_1_reg_2818_pp0_iter4_reg <= tmp_1_4_1_reg_2818_pp0_iter3_reg;
        tmp_1_4_1_reg_2818_pp0_iter5_reg <= tmp_1_4_1_reg_2818_pp0_iter4_reg;
        tmp_1_4_1_reg_2818_pp0_iter6_reg <= tmp_1_4_1_reg_2818_pp0_iter5_reg;
        tmp_1_4_1_reg_2818_pp0_iter7_reg <= tmp_1_4_1_reg_2818_pp0_iter6_reg;
        tmp_1_4_2_reg_2823_pp0_iter2_reg <= tmp_1_4_2_reg_2823;
        tmp_1_4_2_reg_2823_pp0_iter3_reg <= tmp_1_4_2_reg_2823_pp0_iter2_reg;
        tmp_1_4_2_reg_2823_pp0_iter4_reg <= tmp_1_4_2_reg_2823_pp0_iter3_reg;
        tmp_1_4_2_reg_2823_pp0_iter5_reg <= tmp_1_4_2_reg_2823_pp0_iter4_reg;
        tmp_1_4_2_reg_2823_pp0_iter6_reg <= tmp_1_4_2_reg_2823_pp0_iter5_reg;
        tmp_1_4_2_reg_2823_pp0_iter7_reg <= tmp_1_4_2_reg_2823_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln11_reg_2059_pp0_iter1_reg == 1'd0))) begin
        tmp_0_4_4_reg_2828 <= grp_fu_706_p2;
        tmp_1_4_3_reg_2833 <= grp_fu_710_p2;
        tmp_1_4_4_reg_2838 <= grp_fu_714_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_0_4_4_reg_2828_pp0_iter2_reg <= tmp_0_4_4_reg_2828;
        tmp_0_4_4_reg_2828_pp0_iter3_reg <= tmp_0_4_4_reg_2828_pp0_iter2_reg;
        tmp_0_4_4_reg_2828_pp0_iter4_reg <= tmp_0_4_4_reg_2828_pp0_iter3_reg;
        tmp_0_4_4_reg_2828_pp0_iter5_reg <= tmp_0_4_4_reg_2828_pp0_iter4_reg;
        tmp_0_4_4_reg_2828_pp0_iter6_reg <= tmp_0_4_4_reg_2828_pp0_iter5_reg;
        tmp_0_4_4_reg_2828_pp0_iter7_reg <= tmp_0_4_4_reg_2828_pp0_iter6_reg;
        tmp_0_4_4_reg_2828_pp0_iter8_reg <= tmp_0_4_4_reg_2828_pp0_iter7_reg;
        tmp_1_4_3_reg_2833_pp0_iter2_reg <= tmp_1_4_3_reg_2833;
        tmp_1_4_3_reg_2833_pp0_iter3_reg <= tmp_1_4_3_reg_2833_pp0_iter2_reg;
        tmp_1_4_3_reg_2833_pp0_iter4_reg <= tmp_1_4_3_reg_2833_pp0_iter3_reg;
        tmp_1_4_3_reg_2833_pp0_iter5_reg <= tmp_1_4_3_reg_2833_pp0_iter4_reg;
        tmp_1_4_3_reg_2833_pp0_iter6_reg <= tmp_1_4_3_reg_2833_pp0_iter5_reg;
        tmp_1_4_3_reg_2833_pp0_iter7_reg <= tmp_1_4_3_reg_2833_pp0_iter6_reg;
        tmp_1_4_4_reg_2838_pp0_iter2_reg <= tmp_1_4_4_reg_2838;
        tmp_1_4_4_reg_2838_pp0_iter3_reg <= tmp_1_4_4_reg_2838_pp0_iter2_reg;
        tmp_1_4_4_reg_2838_pp0_iter4_reg <= tmp_1_4_4_reg_2838_pp0_iter3_reg;
        tmp_1_4_4_reg_2838_pp0_iter5_reg <= tmp_1_4_4_reg_2838_pp0_iter4_reg;
        tmp_1_4_4_reg_2838_pp0_iter6_reg <= tmp_1_4_4_reg_2838_pp0_iter5_reg;
        tmp_1_4_4_reg_2838_pp0_iter7_reg <= tmp_1_4_4_reg_2838_pp0_iter6_reg;
        tmp_1_4_4_reg_2838_pp0_iter8_reg <= tmp_1_4_4_reg_2838_pp0_iter7_reg;
    end
end

always @ (*) begin
    if ((icmp_ln11_fu_976_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state147) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln11_reg_2059 == 1'd0))) begin
        ap_phi_mux_co_0_phi_fu_645_p4 = select_ln20_1_reg_2080;
    end else begin
        ap_phi_mux_co_0_phi_fu_645_p4 = co_0_reg_641;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln11_reg_2059_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_h_0_phi_fu_668_p4 = select_ln24_1_reg_2160;
    end else begin
        ap_phi_mux_h_0_phi_fu_668_p4 = h_0_reg_664;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln11_reg_2059 == 1'd0))) begin
        ap_phi_mux_indvar_flatten61_phi_fu_634_p4 = add_ln11_reg_2063;
    end else begin
        ap_phi_mux_indvar_flatten61_phi_fu_634_p4 = indvar_flatten61_reg_630;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln11_reg_2059 == 1'd0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_656_p4 = select_ln12_reg_2705;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_656_p4 = indvar_flatten_reg_652;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln11_reg_2059_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_w_0_0_phi_fu_680_p4 = add_ln20_reg_2199;
    end else begin
        ap_phi_mux_w_0_0_phi_fu_680_p4 = w_0_0_reg_676;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state147)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        bias_ce0 = 1'b1;
    end else begin
        bias_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_688_p0 = reg_964;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_688_p0 = reg_952;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        grp_fu_688_p0 = reg_940;
    end else if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_688_p0 = reg_928;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_688_p0 = reg_906;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_688_p0 = reg_894;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_688_p0 = reg_882;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_688_p0 = reg_870;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_688_p0 = reg_848;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_688_p0 = tmp_s_reg_2320;
    end else begin
        grp_fu_688_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_688_p1 = bias_load_reg_2858;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_688_p1 = tmp_0_4_4_reg_2828_pp0_iter8_reg;
    end else if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_688_p1 = tmp_0_4_reg_2793_pp0_iter7_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_688_p1 = tmp_0_3_4_reg_2778_pp0_iter6_reg;
    end else if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_688_p1 = tmp_0_3_3_reg_2752_pp0_iter6_reg;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_688_p1 = tmp_0_2_4_reg_2673_pp0_iter4_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_688_p1 = tmp_0_2_3_reg_2637_pp0_iter4_reg;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_688_p1 = tmp_0_2_2_reg_2632_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_688_p1 = tmp_0_1_3_reg_2507_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_688_p1 = tmp_0_1_2_reg_2502_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_688_p1 = tmp_0_1_1_reg_2448_pp0_iter1_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_688_p1 = tmp_0_0_2_reg_2373;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_688_p1 = tmp_0_0_1_reg_2325;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_688_p1 = 32'd0;
    end else begin
        grp_fu_688_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_693_p0 = reg_970;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_693_p0 = reg_958;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)))) begin
        grp_fu_693_p0 = reg_946;
    end else if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_693_p0 = reg_934;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_693_p0 = reg_912;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_693_p0 = reg_900;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)))) begin
        grp_fu_693_p0 = reg_888;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_693_p0 = reg_876;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_693_p0 = reg_854;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_693_p0 = tmp_1_reg_2335;
    end else begin
        grp_fu_693_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_693_p1 = bias_load_reg_2858;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_693_p1 = tmp_1_4_4_reg_2838_pp0_iter8_reg;
    end else if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_693_p1 = tmp_1_4_reg_2803_pp0_iter7_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_693_p1 = tmp_1_3_4_reg_2788_pp0_iter6_reg;
    end else if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_693_p1 = tmp_1_3_3_reg_2783_pp0_iter6_reg;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_693_p1 = tmp_1_2_4_reg_2700_pp0_iter4_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_693_p1 = tmp_1_2_3_reg_2695_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_693_p1 = tmp_1_2_2_reg_2658_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_693_p1 = tmp_1_1_3_reg_2552_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_693_p1 = tmp_1_1_2_reg_2517_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_693_p1 = tmp_1_1_1_reg_2512_pp0_iter1_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_693_p1 = tmp_1_0_2_reg_2388;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_693_p1 = tmp_1_0_1_reg_2383;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_693_p1 = 32'd0;
    end else begin
        grp_fu_693_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_698_p0 = reg_952;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_698_p0 = reg_928;
    end else if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_698_p0 = reg_940;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_698_p0 = reg_918;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_698_p0 = reg_906;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_698_p0 = reg_894;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_698_p0 = reg_870;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_698_p0 = reg_882;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)))) begin
        grp_fu_698_p0 = reg_860;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_698_p0 = reg_848;
    end else begin
        grp_fu_698_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_698_p1 = tmp_0_4_3_reg_2813_pp0_iter8_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_698_p1 = tmp_0_4_2_reg_2808_pp0_iter7_reg;
    end else if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_698_p1 = tmp_0_4_1_reg_2798_pp0_iter7_reg;
    end else if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_698_p1 = tmp_0_3_2_reg_2747_pp0_iter6_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_698_p1 = tmp_0_3_1_reg_2720_pp0_iter5_reg;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_698_p1 = tmp_0_3_reg_2715_pp0_iter5_reg;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_698_p1 = tmp_0_2_1_reg_2582_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_698_p1 = tmp_0_2_reg_2577_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_698_p1 = tmp_0_1_4_reg_2547_pp0_iter2_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_698_p1 = tmp_0_1_reg_2443_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_698_p1 = tmp_0_0_4_reg_2413_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_698_p1 = tmp_0_0_3_reg_2378;
    end else begin
        grp_fu_698_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_702_p0 = reg_958;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_702_p0 = reg_934;
    end else if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_702_p0 = reg_946;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_702_p0 = reg_923;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_702_p0 = reg_912;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_702_p0 = reg_900;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_702_p0 = reg_876;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_702_p0 = reg_888;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)))) begin
        grp_fu_702_p0 = reg_865;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_702_p0 = reg_854;
    end else begin
        grp_fu_702_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_702_p1 = tmp_1_4_3_reg_2833_pp0_iter7_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_702_p1 = tmp_1_4_2_reg_2823_pp0_iter7_reg;
    end else if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_702_p1 = tmp_1_4_1_reg_2818_pp0_iter7_reg;
    end else if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_702_p1 = tmp_1_3_2_reg_2768_pp0_iter6_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_702_p1 = tmp_1_3_1_reg_2763_pp0_iter5_reg;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_702_p1 = tmp_1_3_reg_2742_pp0_iter5_reg;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_702_p1 = tmp_1_2_1_reg_2653_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_702_p1 = tmp_1_2_reg_2604_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_702_p1 = tmp_1_1_4_reg_2557_pp0_iter2_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_702_p1 = tmp_1_1_reg_2464_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_702_p1 = tmp_1_0_4_reg_2423_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_702_p1 = tmp_1_0_3_reg_2418;
    end else begin
        grp_fu_702_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_706_p0 = weights_0_load_24_reg_2689;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_706_p0 = weights_0_load_22_reg_2642;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_706_p0 = weights_0_load_20_reg_2587;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_706_p0 = weights_0_load_15_reg_2453;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_706_p0 = reg_772;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_706_p0 = reg_741;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)))) begin
        grp_fu_706_p0 = reg_842;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_706_p0 = reg_836;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        grp_fu_706_p0 = reg_802;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_706_p0 = reg_787;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_706_p0 = reg_756;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_706_p0 = reg_727;
    end else begin
        grp_fu_706_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_706_p1 = input_0_load_24_reg_2757;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_706_p1 = input_0_load_22_reg_2725;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_706_p1 = input_0_load_20_reg_2678;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        grp_fu_706_p1 = reg_816;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_fu_706_p1 = reg_795;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)))) begin
        grp_fu_706_p1 = reg_765;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)))) begin
        grp_fu_706_p1 = reg_734;
    end else begin
        grp_fu_706_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_710_p0 = weights_0_load_23_reg_2648;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_710_p0 = weights_0_load_21_reg_2593;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)))) begin
        grp_fu_710_p0 = reg_787;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_710_p0 = reg_756;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_710_p0 = reg_727;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        grp_fu_710_p0 = reg_823;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_710_p0 = reg_772;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_710_p0 = reg_741;
    end else begin
        grp_fu_710_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_710_p1 = input_0_load_24_reg_2757;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_710_p1 = input_0_load_23_reg_2731;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_710_p1 = input_0_load_21_reg_2683;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_710_p1 = reg_816;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_710_p1 = reg_734;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_fu_710_p1 = reg_809;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_710_p1 = reg_765;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        grp_fu_710_p1 = reg_829;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_710_p1 = reg_795;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_710_p1 = reg_780;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_710_p1 = reg_749;
    end else begin
        grp_fu_710_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_714_p0 = weights_0_load_24_reg_2689;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_714_p0 = weights_0_load_21_reg_2593;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_714_p0 = weights_0_load_20_reg_2587;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_714_p0 = weights_0_load_15_reg_2453;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_714_p0 = reg_756;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)))) begin
        grp_fu_714_p0 = reg_842;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_714_p0 = reg_823;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        grp_fu_714_p0 = reg_802;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_714_p0 = reg_787;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_fu_714_p0 = reg_741;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_714_p0 = reg_727;
    end else begin
        grp_fu_714_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_714_p1 = input_0_load_29_reg_2773;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_714_p1 = input_0_load_22_reg_2725;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_714_p1 = input_0_load_21_reg_2683;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_714_p1 = reg_795;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_714_p1 = reg_816;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)))) begin
        grp_fu_714_p1 = reg_780;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_714_p1 = reg_734;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        grp_fu_714_p1 = reg_829;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)))) begin
        grp_fu_714_p1 = reg_809;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_714_p1 = reg_765;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)))) begin
        grp_fu_714_p1 = reg_749;
    end else begin
        grp_fu_714_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_718_p0 = weights_0_load_22_reg_2642;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_718_p0 = reg_772;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_fu_718_p0 = reg_836;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_718_p0 = reg_756;
    end else begin
        grp_fu_718_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_718_p1 = input_0_load_23_reg_2731;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_718_p1 = reg_809;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_718_p1 = reg_829;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_718_p1 = reg_749;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_718_p1 = reg_780;
    end else begin
        grp_fu_718_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter9 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
            grp_fu_722_p0 = reg_970;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            grp_fu_722_p0 = reg_964;
        end else begin
            grp_fu_722_p0 = 'bx;
        end
    end else begin
        grp_fu_722_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        input_0_address0 = zext_ln20_56_fu_1843_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        input_0_address0 = zext_ln20_46_fu_1804_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        input_0_address0 = zext_ln20_35_fu_1781_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        input_0_address0 = zext_ln20_55_fu_1731_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        input_0_address0 = zext_ln20_45_fu_1678_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        input_0_address0 = zext_ln20_34_fu_1629_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        input_0_address0 = zext_ln20_54_fu_1556_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        input_0_address0 = zext_ln20_44_fu_1503_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        input_0_address0 = zext_ln20_33_fu_1460_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        input_0_address0 = zext_ln20_53_fu_1393_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        input_0_address0 = zext_ln20_43_fu_1340_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        input_0_address0 = zext_ln20_32_fu_1297_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        input_0_address0 = zext_ln20_52_fu_1219_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        input_0_address0 = zext_ln20_42_fu_1151_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        input_0_address0 = zext_ln20_31_fu_1095_p1;
    end else begin
        input_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        input_0_address1 = zext_ln20_62_fu_1853_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        input_0_address1 = zext_ln20_51_fu_1815_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        input_0_address1 = zext_ln20_41_fu_1793_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        input_0_address1 = zext_ln20_61_fu_1741_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        input_0_address1 = zext_ln20_50_fu_1689_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        input_0_address1 = zext_ln20_40_fu_1641_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        input_0_address1 = zext_ln20_60_fu_1566_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        input_0_address1 = zext_ln20_49_fu_1514_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        input_0_address1 = zext_ln20_39_fu_1472_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        input_0_address1 = zext_ln20_59_fu_1403_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        input_0_address1 = zext_ln20_48_fu_1351_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        input_0_address1 = zext_ln20_38_fu_1309_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        input_0_address1 = zext_ln20_58_fu_1240_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        input_0_address1 = zext_ln20_47_fu_1168_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        input_0_address1 = zext_ln20_37_fu_1114_p1;
    end else begin
        input_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        input_0_ce0 = 1'b1;
    end else begin
        input_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        input_0_ce1 = 1'b1;
    end else begin
        input_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter9 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            output_r_address0 = zext_ln24_5_fu_2055_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            output_r_address0 = zext_ln24_4_fu_2001_p1;
        end else begin
            output_r_address0 = 'bx;
        end
    end else begin
        output_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        output_r_ce0 = 1'b1;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter9 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            output_r_d0 = select_ln23_1_reg_2869;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            output_r_d0 = select_ln23_reg_2864;
        end else begin
            output_r_d0 = 'bx;
        end
    end else begin
        output_r_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln11_reg_2059_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln11_reg_2059_pp0_iter9_reg == 1'd0)))) begin
        output_r_we0 = 1'b1;
    end else begin
        output_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
            weights_0_address0 = zext_ln20_26_fu_1751_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
            weights_0_address0 = zext_ln20_24_fu_1699_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
            weights_0_address0 = zext_ln20_22_fu_1657_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            weights_0_address0 = zext_ln20_20_fu_1576_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            weights_0_address0 = zext_ln20_18_fu_1524_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            weights_0_address0 = zext_ln20_16_fu_1482_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
            weights_0_address0 = zext_ln20_14_fu_1413_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            weights_0_address0 = zext_ln20_12_fu_1361_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            weights_0_address0 = zext_ln20_10_fu_1319_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            weights_0_address0 = zext_ln20_8_fu_1250_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            weights_0_address0 = zext_ln20_6_fu_1178_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            weights_0_address0 = zext_ln20_4_fu_1124_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            weights_0_address0 = zext_ln20_2_fu_1029_p1;
        end else begin
            weights_0_address0 = 'bx;
        end
    end else begin
        weights_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
            weights_0_address1 = zext_ln20_25_fu_1709_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
            weights_0_address1 = zext_ln20_23_fu_1667_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            weights_0_address1 = zext_ln20_21_fu_1586_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            weights_0_address1 = zext_ln20_19_fu_1534_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            weights_0_address1 = zext_ln20_17_fu_1492_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
            weights_0_address1 = zext_ln20_15_fu_1423_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            weights_0_address1 = zext_ln20_13_fu_1371_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            weights_0_address1 = zext_ln20_11_fu_1329_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            weights_0_address1 = zext_ln20_9_fu_1260_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            weights_0_address1 = zext_ln20_7_fu_1188_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            weights_0_address1 = zext_ln20_5_fu_1134_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            weights_0_address1 = zext_ln20_3_fu_1038_p1;
        end else begin
            weights_0_address1 = 'bx;
        end
    end else begin
        weights_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        weights_0_ce0 = 1'b1;
    end else begin
        weights_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        weights_0_ce1 = 1'b1;
    end else begin
        weights_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln11_fu_976_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((icmp_ln11_fu_976_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state147;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((~((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone)) & (1'b0 == ap_block_pp0_stage9_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state147;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_state147 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln11_fu_982_p2 = (ap_phi_mux_indvar_flatten61_phi_fu_634_p4 + 12'd1);

assign add_ln12_fu_1646_p2 = (9'd1 + indvar_flatten_reg_652);

assign add_ln20_10_fu_1255_p2 = (8'd7 + trunc_ln20_reg_2093);

assign add_ln20_11_fu_1314_p2 = (8'd8 + trunc_ln20_reg_2093);

assign add_ln20_12_fu_1324_p2 = (8'd9 + trunc_ln20_reg_2093);

assign add_ln20_13_fu_1356_p2 = (8'd10 + trunc_ln20_reg_2093);

assign add_ln20_14_fu_1366_p2 = (8'd11 + trunc_ln20_reg_2093);

assign add_ln20_15_fu_1408_p2 = (8'd12 + trunc_ln20_reg_2093);

assign add_ln20_16_fu_1418_p2 = (8'd13 + trunc_ln20_reg_2093);

assign add_ln20_17_fu_1477_p2 = (8'd14 + trunc_ln20_reg_2093);

assign add_ln20_18_fu_1487_p2 = (8'd15 + trunc_ln20_reg_2093);

assign add_ln20_19_fu_1519_p2 = (8'd16 + trunc_ln20_reg_2093);

assign add_ln20_1_fu_1156_p2 = (5'd3 + select_ln24_reg_2147);

assign add_ln20_20_fu_1529_p2 = (8'd17 + trunc_ln20_reg_2093);

assign add_ln20_21_fu_1571_p2 = (8'd18 + trunc_ln20_reg_2093);

assign add_ln20_22_fu_1581_p2 = (8'd19 + trunc_ln20_reg_2093);

assign add_ln20_23_fu_1652_p2 = (8'd20 + trunc_ln20_reg_2093);

assign add_ln20_24_fu_1662_p2 = (8'd21 + trunc_ln20_reg_2093);

assign add_ln20_25_fu_1694_p2 = (8'd22 + trunc_ln20_reg_2093);

assign add_ln20_26_fu_1704_p2 = (8'd23 + trunc_ln20_reg_2093);

assign add_ln20_27_fu_1746_p2 = (8'd24 + trunc_ln20_reg_2093);

assign add_ln20_28_fu_1060_p2 = (5'd1 + select_ln20_fu_1022_p3);

assign add_ln20_29_fu_1265_p2 = (5'd2 + select_ln20_reg_2121);

assign add_ln20_2_fu_1207_p2 = (5'd4 + select_ln24_reg_2147);

assign add_ln20_30_fu_1270_p2 = (5'd1 + h_0_reg_664);

assign add_ln20_31_fu_1428_p2 = (5'd3 + select_ln20_reg_2121);

assign add_ln20_32_fu_1433_p2 = (5'd2 + h_0_reg_664);

assign add_ln20_33_fu_1591_p2 = (5'd4 + select_ln20_reg_2121);

assign add_ln20_34_fu_1596_p2 = (5'd3 + h_0_reg_664);

assign add_ln20_35_fu_1756_p2 = (5'd5 + select_ln20_reg_2121);

assign add_ln20_36_fu_1616_p2 = (5'd4 + h_0_reg_664);

assign add_ln20_37_fu_1234_p2 = (zext_ln24_3_fu_1200_p1 + zext_ln20_57_fu_1230_p1);

assign add_ln20_38_fu_1398_p2 = (zext_ln20_27_fu_1383_p1 + zext_ln20_57_reg_2249);

assign add_ln20_39_fu_1561_p2 = (zext_ln20_28_fu_1546_p1 + zext_ln20_57_reg_2249);

assign add_ln20_3_fu_1033_p2 = (8'd1 + trunc_ln20_reg_2093);

assign add_ln20_40_fu_1736_p2 = (zext_ln20_29_fu_1721_p1 + zext_ln20_57_reg_2249);

assign add_ln20_41_fu_1848_p2 = (zext_ln12_fu_1833_p1 + zext_ln20_57_reg_2249);

assign add_ln20_4_fu_1119_p2 = (8'd2 + trunc_ln20_reg_2093);

assign add_ln20_5_fu_1129_p2 = (8'd3 + trunc_ln20_reg_2093);

assign add_ln20_6_fu_1173_p2 = (8'd4 + trunc_ln20_reg_2093);

assign add_ln20_7_fu_1224_p2 = (6'd5 + w_0_0_cast1_fu_1204_p1);

assign add_ln20_8_fu_1183_p2 = (8'd5 + trunc_ln20_reg_2093);

assign add_ln20_9_fu_1245_p2 = (8'd6 + trunc_ln20_reg_2093);

assign add_ln20_fu_1139_p2 = (5'd2 + select_ln24_reg_2147);

assign add_ln24_1_fu_1936_p2 = (sub_ln24_1_fu_1927_p2 + zext_ln20_30_fu_1933_p1);

assign add_ln24_2_fu_1945_p2 = (sub_ln24_1_fu_1927_p2 + zext_ln20_36_fu_1942_p1);

assign add_ln24_fu_1897_p2 = ($signed(sext_ln24_fu_1890_p1) + $signed(zext_ln24_2_fu_1894_p1));

assign and_ln20_fu_1054_p2 = (xor_ln20_fu_1043_p2 & icmp_ln13_fu_1048_p2);

assign and_ln23_1_fu_2041_p2 = (or_ln23_1_fu_2035_p2 & grp_fu_722_p2);

assign and_ln23_fu_1987_p2 = (or_ln23_fu_1981_p2 & grp_fu_722_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state147 = ap_CS_fsm[32'd16];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state100_pp0_stage8_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp0_stage9_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp0_stage10_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp0_stage11_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state104_pp0_stage12_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state105_pp0_stage13_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp0_stage14_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state108_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state109_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state110_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state111_pp0_stage4_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state112_pp0_stage5_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state113_pp0_stage6_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state114_pp0_stage7_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state115_pp0_stage8_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state116_pp0_stage9_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state117_pp0_stage10_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state118_pp0_stage11_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state119_pp0_stage12_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state120_pp0_stage13_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state121_pp0_stage14_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state122_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state123_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state124_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state125_pp0_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state126_pp0_stage4_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state127_pp0_stage5_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state128_pp0_stage6_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state129_pp0_stage7_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state130_pp0_stage8_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state131_pp0_stage9_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state132_pp0_stage10_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state133_pp0_stage11_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state134_pp0_stage12_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state135_pp0_stage13_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state136_pp0_stage14_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state137_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state138_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state139_pp0_stage2_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state140_pp0_stage3_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state141_pp0_stage4_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state142_pp0_stage5_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state143_pp0_stage6_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state144_pp0_stage7_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state145_pp0_stage8_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state146_pp0_stage9_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage12_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage13_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage14_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage8_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage9_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage10_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage11_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage12_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage13_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage14_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage6_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage7_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage8_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage9_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage10_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage11_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage12_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage13_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage14_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage5_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage6_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage7_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage8_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage9_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage10_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage11_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage12_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage13_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage14_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage4_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage5_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage6_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage7_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bias_address0 = zext_ln20_fu_1858_p1;

assign bitcast_ln23_1_fu_2005_p1 = reg_970;

assign bitcast_ln23_fu_1951_p1 = reg_964;

assign co_fu_988_p2 = (3'd1 + ap_phi_mux_co_0_phi_fu_645_p4);

assign icmp_ln11_fu_976_p2 = ((ap_phi_mux_indvar_flatten61_phi_fu_634_p4 == 12'd2352) ? 1'b1 : 1'b0);

assign icmp_ln12_fu_994_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_656_p4 == 9'd392) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_1048_p2 = ((ap_phi_mux_w_0_0_phi_fu_680_p4 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln23_1_fu_1975_p2 = ((trunc_ln23_fu_1965_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_2_fu_2023_p2 = ((tmp_7_fu_2009_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln23_3_fu_2029_p2 = ((trunc_ln23_1_fu_2019_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_1969_p2 = ((tmp_5_fu_1955_p4 != 8'd255) ? 1'b1 : 1'b0);

assign mul_ln20_fu_1012_p1 = mul_ln20_fu_1012_p10;

assign mul_ln20_fu_1012_p10 = select_ln20_1_fu_1000_p3;

assign mul_ln20_fu_1012_p2 = (9'd25 * mul_ln20_fu_1012_p1);

assign or_ln20_fu_1100_p2 = (select_ln24_fu_1071_p3 | 5'd1);

assign or_ln23_1_fu_2035_p2 = (icmp_ln23_3_fu_2029_p2 | icmp_ln23_2_fu_2023_p2);

assign or_ln23_fu_1981_p2 = (icmp_ln23_fu_1969_p2 | icmp_ln23_1_fu_1975_p2);

assign or_ln24_fu_1066_p2 = (icmp_ln12_reg_2068 | and_ln20_fu_1054_p2);

assign p_shl_cast_fu_1907_p3 = {{trunc_ln24_fu_1903_p1}, {5'd0}};

assign select_ln12_fu_1820_p3 = ((icmp_ln12_reg_2068[0:0] === 1'b1) ? 9'd1 : add_ln12_reg_2522);

assign select_ln20_1_fu_1000_p3 = ((icmp_ln12_fu_994_p2[0:0] === 1'b1) ? co_fu_988_p2 : ap_phi_mux_co_0_phi_fu_645_p4);

assign select_ln20_2_fu_1276_p3 = ((icmp_ln12_reg_2068[0:0] === 1'b1) ? 5'd1 : add_ln20_30_fu_1270_p2);

assign select_ln20_3_fu_1439_p3 = ((icmp_ln12_reg_2068[0:0] === 1'b1) ? 5'd2 : add_ln20_32_fu_1433_p2);

assign select_ln20_4_fu_1602_p3 = ((icmp_ln12_reg_2068[0:0] === 1'b1) ? 5'd3 : add_ln20_34_fu_1596_p2);

assign select_ln20_5_fu_1761_p3 = ((icmp_ln12_reg_2068[0:0] === 1'b1) ? 5'd4 : add_ln20_36_reg_2487);

assign select_ln20_fu_1022_p3 = ((icmp_ln12_reg_2068[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_h_0_phi_fu_668_p4);

assign select_ln23_1_fu_2047_p3 = ((and_ln23_1_fu_2041_p2[0:0] === 1'b1) ? 32'd0 : reg_970);

assign select_ln23_fu_1993_p3 = ((and_ln23_fu_1987_p2[0:0] === 1'b1) ? 32'd0 : reg_964);

assign select_ln24_1_fu_1079_p3 = ((and_ln20_fu_1054_p2[0:0] === 1'b1) ? add_ln20_28_fu_1060_p2 : select_ln20_fu_1022_p3);

assign select_ln24_2_fu_1283_p3 = ((and_ln20_reg_2139[0:0] === 1'b1) ? add_ln20_29_fu_1265_p2 : select_ln20_2_fu_1276_p3);

assign select_ln24_3_fu_1446_p3 = ((and_ln20_reg_2139[0:0] === 1'b1) ? add_ln20_31_fu_1428_p2 : select_ln20_3_fu_1439_p3);

assign select_ln24_4_fu_1609_p3 = ((and_ln20_reg_2139[0:0] === 1'b1) ? add_ln20_33_fu_1591_p2 : select_ln20_4_fu_1602_p3);

assign select_ln24_5_fu_1767_p3 = ((and_ln20_reg_2139[0:0] === 1'b1) ? add_ln20_35_fu_1756_p2 : select_ln20_5_fu_1761_p3);

assign select_ln24_fu_1071_p3 = ((or_ln24_fu_1066_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_w_0_0_phi_fu_680_p4);

assign sext_ln24_1_fu_1923_p1 = $signed(tmp_26_fu_1915_p3);

assign sext_ln24_fu_1890_p1 = $signed(sub_ln24_fu_1884_p2);

assign sub_ln24_1_fu_1927_p2 = ($signed(p_shl_cast_fu_1907_p3) - $signed(sext_ln24_1_fu_1923_p1));

assign sub_ln24_fu_1884_p2 = (zext_ln24_fu_1869_p1 - zext_ln24_1_fu_1880_p1);

assign tmp_14_fu_1862_p3 = {{select_ln20_1_reg_2080_pp0_iter7_reg}, {5'd0}};

assign tmp_15_fu_1873_p3 = {{select_ln20_1_reg_2080_pp0_iter7_reg}, {2'd0}};

assign tmp_25_fu_1193_p3 = {{select_ln24_1_reg_2160}, {5'd0}};

assign tmp_26_fu_1915_p3 = {{add_ln24_fu_1897_p2}, {2'd0}};

assign tmp_27_fu_1376_p3 = {{select_ln24_2_reg_2272}, {5'd0}};

assign tmp_28_fu_1539_p3 = {{select_ln24_3_reg_2355}, {5'd0}};

assign tmp_29_fu_1714_p3 = {{select_ln24_4_reg_2479}, {5'd0}};

assign tmp_30_fu_1826_p3 = {{select_ln24_5_reg_2614}, {5'd0}};

assign tmp_31_fu_1087_p3 = {{select_ln24_1_fu_1079_p3}, {select_ln24_fu_1071_p3}};

assign tmp_32_fu_1290_p3 = {{select_ln24_2_fu_1283_p3}, {select_ln24_reg_2147}};

assign tmp_33_fu_1453_p3 = {{select_ln24_3_fu_1446_p3}, {select_ln24_reg_2147}};

assign tmp_34_fu_1622_p3 = {{select_ln24_4_fu_1609_p3}, {select_ln24_reg_2147}};

assign tmp_35_fu_1774_p3 = {{select_ln24_5_fu_1767_p3}, {select_ln24_reg_2147}};

assign tmp_36_fu_1106_p3 = {{select_ln24_1_fu_1079_p3}, {or_ln20_fu_1100_p2}};

assign tmp_37_fu_1302_p3 = {{select_ln24_2_fu_1283_p3}, {or_ln20_reg_2175}};

assign tmp_38_fu_1465_p3 = {{select_ln24_3_fu_1446_p3}, {or_ln20_reg_2175}};

assign tmp_39_fu_1634_p3 = {{select_ln24_4_fu_1609_p3}, {or_ln20_reg_2175}};

assign tmp_40_fu_1786_p3 = {{select_ln24_5_fu_1767_p3}, {or_ln20_reg_2175}};

assign tmp_41_fu_1144_p3 = {{select_ln24_1_reg_2160}, {add_ln20_fu_1139_p2}};

assign tmp_42_fu_1334_p3 = {{select_ln24_2_reg_2272}, {add_ln20_reg_2199}};

assign tmp_43_fu_1497_p3 = {{select_ln24_3_reg_2355}, {add_ln20_reg_2199}};

assign tmp_44_fu_1672_p3 = {{select_ln24_4_reg_2479}, {add_ln20_reg_2199}};

assign tmp_45_fu_1798_p3 = {{select_ln24_5_reg_2614}, {add_ln20_reg_2199}};

assign tmp_46_fu_1161_p3 = {{select_ln24_1_reg_2160}, {add_ln20_1_fu_1156_p2}};

assign tmp_47_fu_1345_p3 = {{select_ln24_2_reg_2272}, {add_ln20_1_reg_2213}};

assign tmp_48_fu_1508_p3 = {{select_ln24_3_reg_2355}, {add_ln20_1_reg_2213}};

assign tmp_49_fu_1683_p3 = {{select_ln24_4_reg_2479}, {add_ln20_1_reg_2213}};

assign tmp_50_fu_1809_p3 = {{select_ln24_5_reg_2614}, {add_ln20_1_reg_2213}};

assign tmp_51_fu_1212_p3 = {{select_ln24_1_reg_2160}, {add_ln20_2_fu_1207_p2}};

assign tmp_52_fu_1387_p3 = {{select_ln24_2_reg_2272}, {add_ln20_2_reg_2236}};

assign tmp_53_fu_1550_p3 = {{select_ln24_3_reg_2355}, {add_ln20_2_reg_2236}};

assign tmp_54_fu_1725_p3 = {{select_ln24_4_reg_2479}, {add_ln20_2_reg_2236}};

assign tmp_55_fu_1837_p3 = {{select_ln24_5_reg_2614}, {add_ln20_2_reg_2236}};

assign tmp_5_fu_1955_p4 = {{bitcast_ln23_fu_1951_p1[30:23]}};

assign tmp_7_fu_2009_p4 = {{bitcast_ln23_1_fu_2005_p1[30:23]}};

assign trunc_ln20_fu_1018_p1 = mul_ln20_fu_1012_p2[7:0];

assign trunc_ln23_1_fu_2019_p1 = bitcast_ln23_1_fu_2005_p1[22:0];

assign trunc_ln23_fu_1965_p1 = bitcast_ln23_fu_1951_p1[22:0];

assign trunc_ln24_fu_1903_p1 = add_ln24_fu_1897_p2[8:0];

assign w_0_0_cast1_fu_1204_p1 = select_ln24_reg_2147;

assign xor_ln20_fu_1043_p2 = (icmp_ln12_reg_2068 ^ 1'd1);

assign zext_ln12_fu_1833_p1 = tmp_30_fu_1826_p3;

assign zext_ln20_10_fu_1319_p1 = add_ln20_11_fu_1314_p2;

assign zext_ln20_11_fu_1329_p1 = add_ln20_12_fu_1324_p2;

assign zext_ln20_12_fu_1361_p1 = add_ln20_13_fu_1356_p2;

assign zext_ln20_13_fu_1371_p1 = add_ln20_14_fu_1366_p2;

assign zext_ln20_14_fu_1413_p1 = add_ln20_15_fu_1408_p2;

assign zext_ln20_15_fu_1423_p1 = add_ln20_16_fu_1418_p2;

assign zext_ln20_16_fu_1482_p1 = add_ln20_17_fu_1477_p2;

assign zext_ln20_17_fu_1492_p1 = add_ln20_18_fu_1487_p2;

assign zext_ln20_18_fu_1524_p1 = add_ln20_19_fu_1519_p2;

assign zext_ln20_19_fu_1534_p1 = add_ln20_20_fu_1529_p2;

assign zext_ln20_20_fu_1576_p1 = add_ln20_21_fu_1571_p2;

assign zext_ln20_21_fu_1586_p1 = add_ln20_22_fu_1581_p2;

assign zext_ln20_22_fu_1657_p1 = add_ln20_23_fu_1652_p2;

assign zext_ln20_23_fu_1667_p1 = add_ln20_24_fu_1662_p2;

assign zext_ln20_24_fu_1699_p1 = add_ln20_25_fu_1694_p2;

assign zext_ln20_25_fu_1709_p1 = add_ln20_26_fu_1704_p2;

assign zext_ln20_26_fu_1751_p1 = add_ln20_27_fu_1746_p2;

assign zext_ln20_27_fu_1383_p1 = tmp_27_fu_1376_p3;

assign zext_ln20_28_fu_1546_p1 = tmp_28_fu_1539_p3;

assign zext_ln20_29_fu_1721_p1 = tmp_29_fu_1714_p3;

assign zext_ln20_2_fu_1029_p1 = mul_ln20_reg_2088;

assign zext_ln20_30_fu_1933_p1 = select_ln24_reg_2147_pp0_iter7_reg;

assign zext_ln20_31_fu_1095_p1 = tmp_31_fu_1087_p3;

assign zext_ln20_32_fu_1297_p1 = tmp_32_fu_1290_p3;

assign zext_ln20_33_fu_1460_p1 = tmp_33_fu_1453_p3;

assign zext_ln20_34_fu_1629_p1 = tmp_34_fu_1622_p3;

assign zext_ln20_35_fu_1781_p1 = tmp_35_fu_1774_p3;

assign zext_ln20_36_fu_1942_p1 = or_ln20_reg_2175_pp0_iter7_reg;

assign zext_ln20_37_fu_1114_p1 = tmp_36_fu_1106_p3;

assign zext_ln20_38_fu_1309_p1 = tmp_37_fu_1302_p3;

assign zext_ln20_39_fu_1472_p1 = tmp_38_fu_1465_p3;

assign zext_ln20_3_fu_1038_p1 = add_ln20_3_fu_1033_p2;

assign zext_ln20_40_fu_1641_p1 = tmp_39_fu_1634_p3;

assign zext_ln20_41_fu_1793_p1 = tmp_40_fu_1786_p3;

assign zext_ln20_42_fu_1151_p1 = tmp_41_fu_1144_p3;

assign zext_ln20_43_fu_1340_p1 = tmp_42_fu_1334_p3;

assign zext_ln20_44_fu_1503_p1 = tmp_43_fu_1497_p3;

assign zext_ln20_45_fu_1678_p1 = tmp_44_fu_1672_p3;

assign zext_ln20_46_fu_1804_p1 = tmp_45_fu_1798_p3;

assign zext_ln20_47_fu_1168_p1 = tmp_46_fu_1161_p3;

assign zext_ln20_48_fu_1351_p1 = tmp_47_fu_1345_p3;

assign zext_ln20_49_fu_1514_p1 = tmp_48_fu_1508_p3;

assign zext_ln20_4_fu_1124_p1 = add_ln20_4_fu_1119_p2;

assign zext_ln20_50_fu_1689_p1 = tmp_49_fu_1683_p3;

assign zext_ln20_51_fu_1815_p1 = tmp_50_fu_1809_p3;

assign zext_ln20_52_fu_1219_p1 = tmp_51_fu_1212_p3;

assign zext_ln20_53_fu_1393_p1 = tmp_52_fu_1387_p3;

assign zext_ln20_54_fu_1556_p1 = tmp_53_fu_1550_p3;

assign zext_ln20_55_fu_1731_p1 = tmp_54_fu_1725_p3;

assign zext_ln20_56_fu_1843_p1 = tmp_55_fu_1837_p3;

assign zext_ln20_57_fu_1230_p1 = add_ln20_7_fu_1224_p2;

assign zext_ln20_58_fu_1240_p1 = add_ln20_37_fu_1234_p2;

assign zext_ln20_59_fu_1403_p1 = add_ln20_38_fu_1398_p2;

assign zext_ln20_5_fu_1134_p1 = add_ln20_5_fu_1129_p2;

assign zext_ln20_60_fu_1566_p1 = add_ln20_39_fu_1561_p2;

assign zext_ln20_61_fu_1741_p1 = add_ln20_40_fu_1736_p2;

assign zext_ln20_62_fu_1853_p1 = add_ln20_41_fu_1848_p2;

assign zext_ln20_6_fu_1178_p1 = add_ln20_6_fu_1173_p2;

assign zext_ln20_7_fu_1188_p1 = add_ln20_8_fu_1183_p2;

assign zext_ln20_8_fu_1250_p1 = add_ln20_9_fu_1245_p2;

assign zext_ln20_9_fu_1260_p1 = add_ln20_10_fu_1255_p2;

assign zext_ln20_fu_1858_p1 = select_ln20_1_reg_2080_pp0_iter7_reg;

assign zext_ln24_1_fu_1880_p1 = tmp_15_fu_1873_p3;

assign zext_ln24_2_fu_1894_p1 = select_ln24_1_reg_2160_pp0_iter7_reg;

assign zext_ln24_3_fu_1200_p1 = tmp_25_fu_1193_p3;

assign zext_ln24_4_fu_2001_p1 = add_ln24_1_reg_2843_pp0_iter9_reg;

assign zext_ln24_5_fu_2055_p1 = add_ln24_2_reg_2848_pp0_iter9_reg;

assign zext_ln24_fu_1869_p1 = tmp_14_fu_1862_p3;

always @ (posedge ap_clk) begin
    or_ln20_reg_2175[0] <= 1'b1;
    or_ln20_reg_2175_pp0_iter1_reg[0] <= 1'b1;
    or_ln20_reg_2175_pp0_iter2_reg[0] <= 1'b1;
    or_ln20_reg_2175_pp0_iter3_reg[0] <= 1'b1;
    or_ln20_reg_2175_pp0_iter4_reg[0] <= 1'b1;
    or_ln20_reg_2175_pp0_iter5_reg[0] <= 1'b1;
    or_ln20_reg_2175_pp0_iter6_reg[0] <= 1'b1;
    or_ln20_reg_2175_pp0_iter7_reg[0] <= 1'b1;
    zext_ln20_57_reg_2249[11:6] <= 6'b000000;
    add_ln24_2_reg_2848[0] <= 1'b1;
    add_ln24_2_reg_2848_pp0_iter9_reg[0] <= 1'b1;
end

endmodule //i_convolution1
