Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon Feb  1 16:44:46 2021
| Host         : LAPTOP-5NTBTHR8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file opcionA_timing_summary_routed.rpt -rpx opcionA_timing_summary_routed.rpx
| Design       : opcionA
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 134 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.831        0.000                      0                  764        0.105        0.000                      0                  764        4.500        0.000                       0                   540  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.831        0.000                      0                  764        0.105        0.000                      0                  764        4.500        0.000                       0                   540  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 input_AX_ALGpalma1_data_V_0_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_AX_ALGpalma1_data_V_0_payload_A_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.718ns (18.975%)  route 3.066ns (81.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 11.577 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          1.837     1.837    ap_clk
    SLICE_X1Y6           FDRE                                         r  input_AX_ALGpalma1_data_V_0_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.419     2.256 r  input_AX_ALGpalma1_data_V_0_state_reg[1]/Q
                         net (fo=5, routed)           0.748     3.004    input_AX_ALGpalma1_data_V_0_ack_in
    SLICE_X2Y7           LUT3 (Prop_lut3_I1_O)        0.299     3.303 r  input_AX_ALGpalma1_data_V_0_payload_A[31]_i_1/O
                         net (fo=32, routed)          2.317     5.621    input_AX_ALGpalma1_data_V_0_load_A
    SLICE_X13Y11         FDRE                                         r  input_AX_ALGpalma1_data_V_0_payload_A_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=539, unset)          1.577    11.577    ap_clk
    SLICE_X13Y11         FDRE                                         r  input_AX_ALGpalma1_data_V_0_payload_A_reg[16]/C
                         clock pessimism              0.115    11.692    
                         clock uncertainty           -0.035    11.657    
    SLICE_X13Y11         FDRE (Setup_fdre_C_CE)      -0.205    11.452    input_AX_ALGpalma1_data_V_0_payload_A_reg[16]
  -------------------------------------------------------------------
                         required time                         11.452    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 input_AX_ALGpalma1_data_V_0_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_AX_ALGpalma1_data_V_0_payload_A_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.718ns (18.975%)  route 3.066ns (81.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 11.577 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          1.837     1.837    ap_clk
    SLICE_X1Y6           FDRE                                         r  input_AX_ALGpalma1_data_V_0_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.419     2.256 r  input_AX_ALGpalma1_data_V_0_state_reg[1]/Q
                         net (fo=5, routed)           0.748     3.004    input_AX_ALGpalma1_data_V_0_ack_in
    SLICE_X2Y7           LUT3 (Prop_lut3_I1_O)        0.299     3.303 r  input_AX_ALGpalma1_data_V_0_payload_A[31]_i_1/O
                         net (fo=32, routed)          2.317     5.621    input_AX_ALGpalma1_data_V_0_load_A
    SLICE_X13Y11         FDRE                                         r  input_AX_ALGpalma1_data_V_0_payload_A_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=539, unset)          1.577    11.577    ap_clk
    SLICE_X13Y11         FDRE                                         r  input_AX_ALGpalma1_data_V_0_payload_A_reg[17]/C
                         clock pessimism              0.115    11.692    
                         clock uncertainty           -0.035    11.657    
    SLICE_X13Y11         FDRE (Setup_fdre_C_CE)      -0.205    11.452    input_AX_ALGpalma1_data_V_0_payload_A_reg[17]
  -------------------------------------------------------------------
                         required time                         11.452    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 grp_write_data_fu_96/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_AX_ALG_strb_V_1_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 1.031ns (27.765%)  route 2.682ns (72.235%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          1.837     1.837    grp_write_data_fu_96/ap_clk
    SLICE_X2Y4           FDRE                                         r  grp_write_data_fu_96/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518     2.355 f  grp_write_data_fu_96/ap_CS_fsm_reg[1]/Q
                         net (fo=7, routed)           1.264     3.619    grp_write_data_fu_96/ap_CS_fsm_pp0_stage0
    SLICE_X3Y3           LUT4 (Prop_lut4_I1_O)        0.152     3.771 f  grp_write_data_fu_96/output_AX_ALG_dest_V_1_state[0]_i_2/O
                         net (fo=14, routed)          0.895     4.666    grp_write_data_fu_96/grp_write_data_fu_96_output_AX_ALG_TVALID
    SLICE_X0Y3           LUT4 (Prop_lut4_I2_O)        0.361     5.027 r  grp_write_data_fu_96/output_AX_ALG_strb_V_1_state[1]_i_1/O
                         net (fo=1, routed)           0.524     5.550    output_AX_ALG_strb_V_1_state[1]
    SLICE_X1Y3           FDRE                                         r  output_AX_ALG_strb_V_1_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=539, unset)          1.659    11.659    ap_clk
    SLICE_X1Y3           FDRE                                         r  output_AX_ALG_strb_V_1_state_reg[1]/C
                         clock pessimism              0.153    11.812    
                         clock uncertainty           -0.035    11.777    
    SLICE_X1Y3           FDRE (Setup_fdre_C_D)       -0.268    11.509    output_AX_ALG_strb_V_1_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.509    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 input_AX_ALGpalma1_data_V_0_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_AX_ALGpalma1_data_V_0_payload_B_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.718ns (19.767%)  route 2.914ns (80.233%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 11.580 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          1.837     1.837    ap_clk
    SLICE_X1Y6           FDRE                                         r  input_AX_ALGpalma1_data_V_0_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.419     2.256 r  input_AX_ALGpalma1_data_V_0_state_reg[1]/Q
                         net (fo=5, routed)           0.625     2.881    input_AX_ALGpalma1_data_V_0_ack_in
    SLICE_X2Y6           LUT3 (Prop_lut3_I1_O)        0.299     3.180 r  input_AX_ALGpalma1_data_V_0_payload_B[31]_i_1/O
                         net (fo=32, routed)          2.289     5.469    input_AX_ALGpalma1_data_V_0_load_B
    SLICE_X15Y5          FDRE                                         r  input_AX_ALGpalma1_data_V_0_payload_B_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=539, unset)          1.580    11.580    ap_clk
    SLICE_X15Y5          FDRE                                         r  input_AX_ALGpalma1_data_V_0_payload_B_reg[2]/C
                         clock pessimism              0.115    11.695    
                         clock uncertainty           -0.035    11.660    
    SLICE_X15Y5          FDRE (Setup_fdre_C_CE)      -0.205    11.455    input_AX_ALGpalma1_data_V_0_payload_B_reg[2]
  -------------------------------------------------------------------
                         required time                         11.455    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 input_AX_ALGpalma1_data_V_0_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_AX_ALGpalma1_data_V_0_payload_B_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.718ns (19.767%)  route 2.914ns (80.233%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns = ( 11.580 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          1.837     1.837    ap_clk
    SLICE_X1Y6           FDRE                                         r  input_AX_ALGpalma1_data_V_0_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.419     2.256 r  input_AX_ALGpalma1_data_V_0_state_reg[1]/Q
                         net (fo=5, routed)           0.625     2.881    input_AX_ALGpalma1_data_V_0_ack_in
    SLICE_X2Y6           LUT3 (Prop_lut3_I1_O)        0.299     3.180 r  input_AX_ALGpalma1_data_V_0_payload_B[31]_i_1/O
                         net (fo=32, routed)          2.289     5.469    input_AX_ALGpalma1_data_V_0_load_B
    SLICE_X15Y5          FDRE                                         r  input_AX_ALGpalma1_data_V_0_payload_B_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=539, unset)          1.580    11.580    ap_clk
    SLICE_X15Y5          FDRE                                         r  input_AX_ALGpalma1_data_V_0_payload_B_reg[3]/C
                         clock pessimism              0.115    11.695    
                         clock uncertainty           -0.035    11.660    
    SLICE_X15Y5          FDRE (Setup_fdre_C_CE)      -0.205    11.455    input_AX_ALGpalma1_data_V_0_payload_B_reg[3]
  -------------------------------------------------------------------
                         required time                         11.455    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 input_AX_ALGpalma1_data_V_0_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_AX_ALGpalma1_data_V_0_payload_B_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.718ns (19.855%)  route 2.898ns (80.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          1.837     1.837    ap_clk
    SLICE_X1Y6           FDRE                                         r  input_AX_ALGpalma1_data_V_0_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.419     2.256 r  input_AX_ALGpalma1_data_V_0_state_reg[1]/Q
                         net (fo=5, routed)           0.625     2.881    input_AX_ALGpalma1_data_V_0_ack_in
    SLICE_X2Y6           LUT3 (Prop_lut3_I1_O)        0.299     3.180 r  input_AX_ALGpalma1_data_V_0_payload_B[31]_i_1/O
                         net (fo=32, routed)          2.273     5.453    input_AX_ALGpalma1_data_V_0_load_B
    SLICE_X19Y10         FDRE                                         r  input_AX_ALGpalma1_data_V_0_payload_B_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=539, unset)          1.578    11.578    ap_clk
    SLICE_X19Y10         FDRE                                         r  input_AX_ALGpalma1_data_V_0_payload_B_reg[20]/C
                         clock pessimism              0.115    11.693    
                         clock uncertainty           -0.035    11.658    
    SLICE_X19Y10         FDRE (Setup_fdre_C_CE)      -0.205    11.453    input_AX_ALGpalma1_data_V_0_payload_B_reg[20]
  -------------------------------------------------------------------
                         required time                         11.453    
                         arrival time                          -5.453    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 input_AX_ALGpalma1_data_V_0_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_AX_ALGpalma1_data_V_0_payload_B_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.718ns (19.855%)  route 2.898ns (80.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          1.837     1.837    ap_clk
    SLICE_X1Y6           FDRE                                         r  input_AX_ALGpalma1_data_V_0_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.419     2.256 r  input_AX_ALGpalma1_data_V_0_state_reg[1]/Q
                         net (fo=5, routed)           0.625     2.881    input_AX_ALGpalma1_data_V_0_ack_in
    SLICE_X2Y6           LUT3 (Prop_lut3_I1_O)        0.299     3.180 r  input_AX_ALGpalma1_data_V_0_payload_B[31]_i_1/O
                         net (fo=32, routed)          2.273     5.453    input_AX_ALGpalma1_data_V_0_load_B
    SLICE_X19Y10         FDRE                                         r  input_AX_ALGpalma1_data_V_0_payload_B_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=539, unset)          1.578    11.578    ap_clk
    SLICE_X19Y10         FDRE                                         r  input_AX_ALGpalma1_data_V_0_payload_B_reg[21]/C
                         clock pessimism              0.115    11.693    
                         clock uncertainty           -0.035    11.658    
    SLICE_X19Y10         FDRE (Setup_fdre_C_CE)      -0.205    11.453    input_AX_ALGpalma1_data_V_0_payload_B_reg[21]
  -------------------------------------------------------------------
                         required time                         11.453    
                         arrival time                          -5.453    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 input_AX_ALGpalma1_data_V_0_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_AX_ALGpalma1_data_V_0_payload_B_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.718ns (19.855%)  route 2.898ns (80.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          1.837     1.837    ap_clk
    SLICE_X1Y6           FDRE                                         r  input_AX_ALGpalma1_data_V_0_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.419     2.256 r  input_AX_ALGpalma1_data_V_0_state_reg[1]/Q
                         net (fo=5, routed)           0.625     2.881    input_AX_ALGpalma1_data_V_0_ack_in
    SLICE_X2Y6           LUT3 (Prop_lut3_I1_O)        0.299     3.180 r  input_AX_ALGpalma1_data_V_0_payload_B[31]_i_1/O
                         net (fo=32, routed)          2.273     5.453    input_AX_ALGpalma1_data_V_0_load_B
    SLICE_X19Y10         FDRE                                         r  input_AX_ALGpalma1_data_V_0_payload_B_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=539, unset)          1.578    11.578    ap_clk
    SLICE_X19Y10         FDRE                                         r  input_AX_ALGpalma1_data_V_0_payload_B_reg[30]/C
                         clock pessimism              0.115    11.693    
                         clock uncertainty           -0.035    11.658    
    SLICE_X19Y10         FDRE (Setup_fdre_C_CE)      -0.205    11.453    input_AX_ALGpalma1_data_V_0_payload_B_reg[30]
  -------------------------------------------------------------------
                         required time                         11.453    
                         arrival time                          -5.453    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 input_AX_ALGpalma1_data_V_0_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_AX_ALGpalma1_data_V_0_payload_B_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.718ns (19.855%)  route 2.898ns (80.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          1.837     1.837    ap_clk
    SLICE_X1Y6           FDRE                                         r  input_AX_ALGpalma1_data_V_0_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.419     2.256 r  input_AX_ALGpalma1_data_V_0_state_reg[1]/Q
                         net (fo=5, routed)           0.625     2.881    input_AX_ALGpalma1_data_V_0_ack_in
    SLICE_X2Y6           LUT3 (Prop_lut3_I1_O)        0.299     3.180 r  input_AX_ALGpalma1_data_V_0_payload_B[31]_i_1/O
                         net (fo=32, routed)          2.273     5.453    input_AX_ALGpalma1_data_V_0_load_B
    SLICE_X19Y10         FDRE                                         r  input_AX_ALGpalma1_data_V_0_payload_B_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=539, unset)          1.578    11.578    ap_clk
    SLICE_X19Y10         FDRE                                         r  input_AX_ALGpalma1_data_V_0_payload_B_reg[31]/C
                         clock pessimism              0.115    11.693    
                         clock uncertainty           -0.035    11.658    
    SLICE_X19Y10         FDRE (Setup_fdre_C_CE)      -0.205    11.453    input_AX_ALGpalma1_data_V_0_payload_B_reg[31]
  -------------------------------------------------------------------
                         required time                         11.453    
                         arrival time                          -5.453    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 grp_write_data_fu_96/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_AX_ALG_data_V_1_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.034ns (28.360%)  route 2.612ns (71.640%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          1.837     1.837    grp_write_data_fu_96/ap_clk
    SLICE_X2Y4           FDRE                                         r  grp_write_data_fu_96/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518     2.355 f  grp_write_data_fu_96/ap_CS_fsm_reg[1]/Q
                         net (fo=7, routed)           1.264     3.619    grp_write_data_fu_96/ap_CS_fsm_pp0_stage0
    SLICE_X3Y3           LUT4 (Prop_lut4_I1_O)        0.152     3.771 f  grp_write_data_fu_96/output_AX_ALG_dest_V_1_state[0]_i_2/O
                         net (fo=14, routed)          0.874     4.644    grp_write_data_fu_96/grp_write_data_fu_96_output_AX_ALG_TVALID
    SLICE_X4Y4           LUT4 (Prop_lut4_I2_O)        0.364     5.008 r  grp_write_data_fu_96/output_AX_ALG_data_V_1_state[1]_i_1/O
                         net (fo=1, routed)           0.475     5.483    output_AX_ALG_data_V_1_state[1]
    SLICE_X4Y3           FDRE                                         r  output_AX_ALG_data_V_1_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=539, unset)          1.658    11.658    ap_clk
    SLICE_X4Y3           FDRE                                         r  output_AX_ALG_data_V_1_state_reg[1]/C
                         clock pessimism              0.115    11.773    
                         clock uncertainty           -0.035    11.738    
    SLICE_X4Y3           FDRE (Setup_fdre_C_D)       -0.247    11.491    output_AX_ALG_data_V_1_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.491    
                         arrival time                          -5.483    
  -------------------------------------------------------------------
                         slack                                  6.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 palma0_0_V_reg_199_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_write_data_fu_96/p_Val2_s_reg_199_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          0.595     0.595    ap_clk
    SLICE_X9Y5           FDRE                                         r  palma0_0_V_reg_199_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     0.736 r  palma0_0_V_reg_199_reg[10]/Q
                         net (fo=1, routed)           0.056     0.792    grp_write_data_fu_96/palma0_0_V_reg_199_reg[31][10]
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.045     0.837 r  grp_write_data_fu_96/p_Val2_s_reg_199[10]_i_1/O
                         net (fo=1, routed)           0.000     0.837    grp_write_data_fu_96/p_Val2_s_fu_155_p6[10]
    SLICE_X8Y5           FDRE                                         r  grp_write_data_fu_96/p_Val2_s_reg_199_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          0.865     0.865    grp_write_data_fu_96/ap_clk
    SLICE_X8Y5           FDRE                                         r  grp_write_data_fu_96/p_Val2_s_reg_199_reg[10]/C
                         clock pessimism             -0.253     0.612    
    SLICE_X8Y5           FDRE (Hold_fdre_C_D)         0.120     0.732    grp_write_data_fu_96/p_Val2_s_reg_199_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dedo1_0_V_reg_204_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_write_data_fu_96/p_Val2_s_reg_199_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          0.623     0.623    ap_clk
    SLICE_X3Y7           FDRE                                         r  dedo1_0_V_reg_204_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     0.764 r  dedo1_0_V_reg_204_reg[12]/Q
                         net (fo=1, routed)           0.056     0.820    grp_write_data_fu_96/Q[12]
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.045     0.865 r  grp_write_data_fu_96/p_Val2_s_reg_199[12]_i_1/O
                         net (fo=1, routed)           0.000     0.865    grp_write_data_fu_96/p_Val2_s_fu_155_p6[12]
    SLICE_X2Y7           FDRE                                         r  grp_write_data_fu_96/p_Val2_s_reg_199_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          0.893     0.893    grp_write_data_fu_96/ap_clk
    SLICE_X2Y7           FDRE                                         r  grp_write_data_fu_96/p_Val2_s_reg_199_reg[12]/C
                         clock pessimism             -0.255     0.638    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.120     0.758    grp_write_data_fu_96/p_Val2_s_reg_199_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 input_AX_ALGpalma0_dest_V_0_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_AX_ALGpalma0_dest_V_0_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          0.624     0.624    ap_clk
    SLICE_X1Y6           FDRE                                         r  input_AX_ALGpalma0_dest_V_0_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     0.765 r  input_AX_ALGpalma0_dest_V_0_state_reg[1]/Q
                         net (fo=2, routed)           0.065     0.830    input_AX_ALGpalma0_TREADY
    SLICE_X0Y6           LUT5 (Prop_lut5_I2_O)        0.045     0.875 r  input_AX_ALGpalma0_dest_V_0_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.875    input_AX_ALGpalma0_dest_V_0_state[0]_i_1_n_2
    SLICE_X0Y6           FDRE                                         r  input_AX_ALGpalma0_dest_V_0_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          0.895     0.895    ap_clk
    SLICE_X0Y6           FDRE                                         r  input_AX_ALGpalma0_dest_V_0_state_reg[0]/C
                         clock pessimism             -0.255     0.640    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.121     0.761    input_AX_ALGpalma0_dest_V_0_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 input_AX_ALGpalma1_data_V_0_payload_A_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            palma1_0_V_reg_209_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          0.622     0.622    ap_clk
    SLICE_X3Y10          FDRE                                         r  input_AX_ALGpalma1_data_V_0_payload_A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     0.763 r  input_AX_ALGpalma1_data_V_0_payload_A_reg[5]/Q
                         net (fo=1, routed)           0.080     0.843    input_AX_ALGpalma1_data_V_0_payload_A[5]
    SLICE_X2Y10          LUT3 (Prop_lut3_I1_O)        0.049     0.892 r  palma1_0_V_reg_209[5]_i_1/O
                         net (fo=1, routed)           0.000     0.892    palma1_0_V_read_data_fu_175_ap_return[5]
    SLICE_X2Y10          FDRE                                         r  palma1_0_V_reg_209_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          0.893     0.893    ap_clk
    SLICE_X2Y10          FDRE                                         r  palma1_0_V_reg_209_reg[5]/C
                         clock pessimism             -0.255     0.638    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.131     0.769    palma1_0_V_reg_209_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dedo1_0_V_reg_204_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_write_data_fu_96/p_Val2_s_reg_199_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          0.593     0.593    ap_clk
    SLICE_X11Y10         FDRE                                         r  dedo1_0_V_reg_204_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  dedo1_0_V_reg_204_reg[14]/Q
                         net (fo=1, routed)           0.087     0.821    grp_write_data_fu_96/Q[14]
    SLICE_X10Y10         LUT6 (Prop_lut6_I0_O)        0.045     0.866 r  grp_write_data_fu_96/p_Val2_s_reg_199[14]_i_1/O
                         net (fo=1, routed)           0.000     0.866    grp_write_data_fu_96/p_Val2_s_fu_155_p6[14]
    SLICE_X10Y10         FDRE                                         r  grp_write_data_fu_96/p_Val2_s_reg_199_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          0.863     0.863    grp_write_data_fu_96/ap_clk
    SLICE_X10Y10         FDRE                                         r  grp_write_data_fu_96/p_Val2_s_reg_199_reg[14]/C
                         clock pessimism             -0.253     0.610    
    SLICE_X10Y10         FDRE (Hold_fdre_C_D)         0.120     0.730    grp_write_data_fu_96/p_Val2_s_reg_199_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 grp_write_data_fu_96/i_reg_122_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_write_data_fu_96/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.519%)  route 0.089ns (32.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          0.624     0.624    grp_write_data_fu_96/ap_clk
    SLICE_X3Y4           FDRE                                         r  grp_write_data_fu_96/i_reg_122_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     0.765 f  grp_write_data_fu_96/i_reg_122_reg[0]/Q
                         net (fo=40, routed)          0.089     0.854    grp_write_data_fu_96/i_reg_122_reg_n_2_[0]
    SLICE_X2Y4           LUT5 (Prop_lut5_I1_O)        0.045     0.899 r  grp_write_data_fu_96/ap_CS_fsm[2]_i_1/O
                         net (fo=1, routed)           0.000     0.899    grp_write_data_fu_96/ap_NS_fsm[2]
    SLICE_X2Y4           FDRE                                         r  grp_write_data_fu_96/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          0.895     0.895    grp_write_data_fu_96/ap_clk
    SLICE_X2Y4           FDRE                                         r  grp_write_data_fu_96/ap_CS_fsm_reg[2]/C
                         clock pessimism             -0.255     0.640    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.121     0.761    grp_write_data_fu_96/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 input_AX_ALGpalma1_data_V_0_payload_B_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            palma1_0_V_reg_209_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          0.592     0.592    ap_clk
    SLICE_X13Y12         FDRE                                         r  input_AX_ALGpalma1_data_V_0_payload_B_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  input_AX_ALGpalma1_data_V_0_payload_B_reg[16]/Q
                         net (fo=1, routed)           0.091     0.824    input_AX_ALGpalma1_data_V_0_payload_B[16]
    SLICE_X12Y12         LUT3 (Prop_lut3_I0_O)        0.045     0.869 r  palma1_0_V_reg_209[16]_i_1/O
                         net (fo=1, routed)           0.000     0.869    palma1_0_V_read_data_fu_175_ap_return[16]
    SLICE_X12Y12         FDRE                                         r  palma1_0_V_reg_209_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          0.860     0.860    ap_clk
    SLICE_X12Y12         FDRE                                         r  palma1_0_V_reg_209_reg[16]/C
                         clock pessimism             -0.253     0.607    
    SLICE_X12Y12         FDRE (Hold_fdre_C_D)         0.121     0.728    palma1_0_V_reg_209_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 input_AX_ALGdedo1_dest_V_0_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_AX_ALGdedo1_dest_V_0_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          0.624     0.624    ap_clk
    SLICE_X1Y4           FDRE                                         r  input_AX_ALGdedo1_dest_V_0_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     0.765 r  input_AX_ALGdedo1_dest_V_0_state_reg[1]/Q
                         net (fo=2, routed)           0.103     0.868    input_AX_ALGdedo1_TREADY
    SLICE_X0Y4           LUT5 (Prop_lut5_I2_O)        0.045     0.913 r  input_AX_ALGdedo1_dest_V_0_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.913    input_AX_ALGdedo1_dest_V_0_state[0]_i_1_n_2
    SLICE_X0Y4           FDRE                                         r  input_AX_ALGdedo1_dest_V_0_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          0.895     0.895    ap_clk
    SLICE_X0Y4           FDRE                                         r  input_AX_ALGdedo1_dest_V_0_state_reg[0]/C
                         clock pessimism             -0.255     0.640    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.121     0.761    input_AX_ALGdedo1_dest_V_0_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 palma1_0_V_reg_209_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_write_data_fu_96/p_Val2_s_reg_199_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          0.623     0.623    ap_clk
    SLICE_X4Y8           FDRE                                         r  palma1_0_V_reg_209_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.164     0.787 r  palma1_0_V_reg_209_reg[26]/Q
                         net (fo=1, routed)           0.051     0.838    grp_write_data_fu_96/palma1_0_V_reg_209_reg[31][26]
    SLICE_X5Y8           LUT6 (Prop_lut6_I2_O)        0.045     0.883 r  grp_write_data_fu_96/p_Val2_s_reg_199[26]_i_1/O
                         net (fo=1, routed)           0.000     0.883    grp_write_data_fu_96/p_Val2_s_fu_155_p6[26]
    SLICE_X5Y8           FDRE                                         r  grp_write_data_fu_96/p_Val2_s_reg_199_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          0.893     0.893    grp_write_data_fu_96/ap_clk
    SLICE_X5Y8           FDRE                                         r  grp_write_data_fu_96/p_Val2_s_reg_199_reg[26]/C
                         clock pessimism             -0.254     0.639    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.091     0.730    grp_write_data_fu_96/p_Val2_s_reg_199_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 palma0_0_V_reg_199_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_write_data_fu_96/p_Val2_s_reg_199_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          0.594     0.594    ap_clk
    SLICE_X10Y7          FDRE                                         r  palma0_0_V_reg_199_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  palma0_0_V_reg_199_reg[6]/Q
                         net (fo=1, routed)           0.051     0.809    grp_write_data_fu_96/palma0_0_V_reg_199_reg[31][6]
    SLICE_X11Y7          LUT6 (Prop_lut6_I5_O)        0.045     0.854 r  grp_write_data_fu_96/p_Val2_s_reg_199[6]_i_1/O
                         net (fo=1, routed)           0.000     0.854    grp_write_data_fu_96/p_Val2_s_fu_155_p6[6]
    SLICE_X11Y7          FDRE                                         r  grp_write_data_fu_96/p_Val2_s_reg_199_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=539, unset)          0.863     0.863    grp_write_data_fu_96/ap_clk
    SLICE_X11Y7          FDRE                                         r  grp_write_data_fu_96/p_Val2_s_reg_199_reg[6]/C
                         clock pessimism             -0.253     0.610    
    SLICE_X11Y7          FDRE (Hold_fdre_C_D)         0.091     0.701    grp_write_data_fu_96/p_Val2_s_reg_199_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y3    ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y3    ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y4    ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y3    ap_CS_fsm_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y4    ap_reg_grp_write_data_fu_96_ap_start_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y7   dedo0_0_V_reg_194_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y10  dedo0_0_V_reg_194_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y10  dedo0_0_V_reg_194_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y7   dedo0_0_V_reg_194_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10   dedo0_0_V_reg_194_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y7   dedo0_0_V_reg_194_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y7   dedo0_0_V_reg_194_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10   dedo0_0_V_reg_194_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10   dedo0_0_V_reg_194_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y7   dedo0_0_V_reg_194_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y7   dedo0_0_V_reg_194_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y7   dedo1_0_V_reg_204_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y7   dedo1_0_V_reg_204_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y10   dedo1_0_V_reg_204_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y10   dedo1_0_V_reg_204_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y13   output_AX_ALG_data_V_1_payload_B_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3    ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3    ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3    ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3    ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4    ap_CS_fsm_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4    ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3    ap_CS_fsm_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3    ap_CS_fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4    ap_reg_grp_write_data_fu_96_ap_start_reg/C



