arch                    	circuit	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_route_time
hard_fpu_arch_timing.xml	mm3.v  	common       	5.43                 	     	0.01           	6264        	1        	0.02          	-1          	-1          	29168      	-1      	-1         	0      	193   	-1          	-1      	07f0177     	success   	66060      	193               	32                 	545                	422                  	1                 	353                 	228                   	22          	22           	484              	block_FPU                	auto       	3.93     	3396                 	0.60      	2.985         	-797.162            	-2.985              	4787             	882498                	103149               	1.07647e+06       	2224.11              	5                                	2.985              	-832.756 	-2.985   	-16.4184	-0.0851 	0.63                
