Analysis & Synthesis report for SSP
Thu Oct 20 21:34:02 2016
Quartus II 64-Bit Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Oct 20 21:34:02 2016        ;
; Quartus II 64-Bit Version   ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name               ; SSP                                      ;
; Top-level Entity Name       ; SSP                                      ;
; Family                      ; MAX II                                   ;
+-----------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EPM570T144C5       ;                    ;
; Top-level entity name                                          ; SSP                ; SSP                ;
; Family name                                                    ; MAX II             ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                        ;
+----------------------------------+-----------------+-----------+------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type ; File Name with Absolute Path ;
+----------------------------------+-----------------+-----------+------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Thu Oct 20 21:34:01 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SSP -c SSP
Error (10500): VHDL syntax error at SSP.vhd(172) near text "process";  expecting "begin", or a declaration statement File: F:/VDHL preject for Schoolworks/game/SSP.vhd Line: 172
Error (10500): VHDL syntax error at SSP.vhd(174) near text "range";  expecting ";", or "port", or "generic" File: F:/VDHL preject for Schoolworks/game/SSP.vhd Line: 174
Error (10500): VHDL syntax error at SSP.vhd(175) near text "then";  expecting "<=" File: F:/VDHL preject for Schoolworks/game/SSP.vhd Line: 175
Error (10500): VHDL syntax error at SSP.vhd(176) near text "=";  expecting "(", or an identifier, or  unary operator File: F:/VDHL preject for Schoolworks/game/SSP.vhd Line: 176
Error (10500): VHDL syntax error at SSP.vhd(179) near text "else";  expecting "end", or "(", or an identifier ("else" is a reserved keyword), or a concurrent statement File: F:/VDHL preject for Schoolworks/game/SSP.vhd Line: 179
Error (10500): VHDL syntax error at SSP.vhd(181) near text ":=";  expecting "(", or "'", or "." File: F:/VDHL preject for Schoolworks/game/SSP.vhd Line: 181
Error (10500): VHDL syntax error at SSP.vhd(182) near text ":=";  expecting "(", or "'", or "." File: F:/VDHL preject for Schoolworks/game/SSP.vhd Line: 182
Error (10500): VHDL syntax error at SSP.vhd(186) near text "case";  expecting "end", or "(", or an identifier ("case" is a reserved keyword), or a concurrent statement File: F:/VDHL preject for Schoolworks/game/SSP.vhd Line: 186
Error (10500): VHDL syntax error at SSP.vhd(188) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a concurrent statement File: F:/VDHL preject for Schoolworks/game/SSP.vhd Line: 188
Error (10500): VHDL syntax error at SSP.vhd(189) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a concurrent statement File: F:/VDHL preject for Schoolworks/game/SSP.vhd Line: 189
Error (10500): VHDL syntax error at SSP.vhd(190) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a concurrent statement File: F:/VDHL preject for Schoolworks/game/SSP.vhd Line: 190
Error (10500): VHDL syntax error at SSP.vhd(191) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a concurrent statement File: F:/VDHL preject for Schoolworks/game/SSP.vhd Line: 191
Error (10500): VHDL syntax error at SSP.vhd(192) near text "case";  expecting ";", or an identifier ("case" is a reserved keyword), or "architecture" File: F:/VDHL preject for Schoolworks/game/SSP.vhd Line: 192
Error (10500): VHDL syntax error at SSP.vhd(195) near text "case";  expecting "end", or "(", or an identifier ("case" is a reserved keyword), or a concurrent statement File: F:/VDHL preject for Schoolworks/game/SSP.vhd Line: 195
Error (10500): VHDL syntax error at SSP.vhd(197) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a concurrent statement File: F:/VDHL preject for Schoolworks/game/SSP.vhd Line: 197
Error (10500): VHDL syntax error at SSP.vhd(198) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a concurrent statement File: F:/VDHL preject for Schoolworks/game/SSP.vhd Line: 198
Error (10500): VHDL syntax error at SSP.vhd(199) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a concurrent statement File: F:/VDHL preject for Schoolworks/game/SSP.vhd Line: 199
Error (10500): VHDL syntax error at SSP.vhd(200) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a concurrent statement File: F:/VDHL preject for Schoolworks/game/SSP.vhd Line: 200
Error (10500): VHDL syntax error at SSP.vhd(201) near text "case";  expecting ";", or an identifier ("case" is a reserved keyword), or "architecture" File: F:/VDHL preject for Schoolworks/game/SSP.vhd Line: 201
Info: Found 0 design units, including 0 entities, in source file SSP.vhd
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 0 warnings
    Error: Peak virtual memory: 298 megabytes
    Error: Processing ended: Thu Oct 20 21:34:02 2016
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


