# compile verilog/system verilog design source files
verilog xil_defaultlib  "ALU_Sim_time_synth.v"
verilog xil_defaultlib  "../../../../project_5_P3.srcs/sim_1/new/ALU_Sim.v"

# Do not sort compile order
nosort
