<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::SDep Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('classllvm_1_1SDep.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classllvm_1_1SDep-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::SDep Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for llvm::SDep:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1SDep__coll__graph.png" border="0" usemap="#llvm_1_1SDep_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1SDep_coll__map" id="llvm_1_1SDep_coll__map">
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a07333f8ba53e0454b7ec6365860c0732"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">Kind</a> { <a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">Data</a>, 
<a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">Anti</a>, 
<a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">Output</a>, 
<a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a67742b87d83369cad814985a4afc83d0">Order</a>
 }<tr class="memdesc:a07333f8ba53e0454b7ec6365860c0732"><td class="mdescLeft">&#160;</td><td class="mdescRight">Kind - These are the different kinds of scheduling dependencies.  <a href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:a07333f8ba53e0454b7ec6365860c0732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a551060cb0333d9d0cfdacd2576d817b9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9">OrderKind</a> { <br />
&#160;&#160;<a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a3d026b42ef4cc00c58dd954b3c5eda65">Barrier</a>, 
<a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9aa34e7b539ffb2975952fd58cbb2b75c2">MayAliasMem</a>, 
<a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9af1f76321cbfa20244f78ab9f7a40900c">MustAliasMem</a>, 
<a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1">Artificial</a>, 
<br />
&#160;&#160;<a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9ac698747d5c996ab4f760518f55be1346">Weak</a>, 
<a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a04d28e273cd30fa75243240b15d08352">Cluster</a>
<br />
 }</td></tr>
<tr class="separator:a551060cb0333d9d0cfdacd2576d817b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a98b446ad86ee3581e0273ef2200d2585"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a98b446ad86ee3581e0273ef2200d2585">SDep</a> ()</td></tr>
<tr class="separator:a98b446ad86ee3581e0273ef2200d2585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdd24e7642b757dd8b2ec8345bd9bda3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#afdd24e7642b757dd8b2ec8345bd9bda3">SDep</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>, <a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">Kind</a> kind, unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>)</td></tr>
<tr class="memdesc:afdd24e7642b757dd8b2ec8345bd9bda3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1SDep.html">SDep</a> - Construct an <a class="el" href="classllvm_1_1SDep.html">SDep</a> with the specified values.  <a href="#afdd24e7642b757dd8b2ec8345bd9bda3">More...</a><br /></td></tr>
<tr class="separator:afdd24e7642b757dd8b2ec8345bd9bda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a958610bfb8db5e45be0eb3a6d894f627"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a958610bfb8db5e45be0eb3a6d894f627">SDep</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>, <a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9">OrderKind</a> kind)</td></tr>
<tr class="separator:a958610bfb8db5e45be0eb3a6d894f627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a524ff572f1712db8869351ac1b2b5f06"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a524ff572f1712db8869351ac1b2b5f06">overlaps</a> (const <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;Other) const </td></tr>
<tr class="memdesc:a524ff572f1712db8869351ac1b2b5f06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified <a class="el" href="classllvm_1_1SDep.html">SDep</a> is equivalent except for latency.  <a href="#a524ff572f1712db8869351ac1b2b5f06">More...</a><br /></td></tr>
<tr class="separator:a524ff572f1712db8869351ac1b2b5f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31f9b99983b752a9217f99da6dea957c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a31f9b99983b752a9217f99da6dea957c">operator==</a> (const <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;Other) const </td></tr>
<tr class="separator:a31f9b99983b752a9217f99da6dea957c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40c852485ffc8aaa4335dc68f41bbe54"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a40c852485ffc8aaa4335dc68f41bbe54">operator!=</a> (const <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;Other) const </td></tr>
<tr class="separator:a40c852485ffc8aaa4335dc68f41bbe54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4505b88c7962025ca5a895caea130dbd"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a4505b88c7962025ca5a895caea130dbd">getLatency</a> () const </td></tr>
<tr class="separator:a4505b88c7962025ca5a895caea130dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a148b76c8f993d4a3d95ac19c60e2ebe0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a148b76c8f993d4a3d95ac19c60e2ebe0">setLatency</a> (unsigned Lat)</td></tr>
<tr class="memdesc:a148b76c8f993d4a3d95ac19c60e2ebe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">setLatency - Set the latency for this edge.  <a href="#a148b76c8f993d4a3d95ac19c60e2ebe0">More...</a><br /></td></tr>
<tr class="separator:a148b76c8f993d4a3d95ac19c60e2ebe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d3253aa89a8b7441f8401f1b6609811"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a0d3253aa89a8b7441f8401f1b6609811">getSUnit</a> () const </td></tr>
<tr class="separator:a0d3253aa89a8b7441f8401f1b6609811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa4f7e2f3f5a23ecf19b98acd3c05593"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#aaa4f7e2f3f5a23ecf19b98acd3c05593">setSUnit</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:aaa4f7e2f3f5a23ecf19b98acd3c05593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a998d6afb19cec8643f12f212ee386313"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">Kind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a998d6afb19cec8643f12f212ee386313">getKind</a> () const </td></tr>
<tr class="memdesc:a998d6afb19cec8643f12f212ee386313"><td class="mdescLeft">&#160;</td><td class="mdescRight">getKind - Return an enum value representing the kind of the dependence.  <a href="#a998d6afb19cec8643f12f212ee386313">More...</a><br /></td></tr>
<tr class="separator:a998d6afb19cec8643f12f212ee386313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1e374c525a38c8f79261f9c0b82c664"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#ad1e374c525a38c8f79261f9c0b82c664">isCtrl</a> () const </td></tr>
<tr class="memdesc:ad1e374c525a38c8f79261f9c0b82c664"><td class="mdescLeft">&#160;</td><td class="mdescRight">isCtrl - Shorthand for <a class="el" href="classllvm_1_1SDep.html#a998d6afb19cec8643f12f212ee386313" title="getKind - Return an enum value representing the kind of the dependence. ">getKind()</a> != <a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26" title="Regular data dependence (aka true-dependence). ">SDep::Data</a>.  <a href="#ad1e374c525a38c8f79261f9c0b82c664">More...</a><br /></td></tr>
<tr class="separator:ad1e374c525a38c8f79261f9c0b82c664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7f23e447239a3366818b63a141017e5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#ab7f23e447239a3366818b63a141017e5">isNormalMemory</a> () const </td></tr>
<tr class="separator:ab7f23e447239a3366818b63a141017e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06bc0761296cff28660e5002e4407289"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a06bc0761296cff28660e5002e4407289">isMustAlias</a> () const </td></tr>
<tr class="separator:a06bc0761296cff28660e5002e4407289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac087b1f634a3e5738ed056c68dbd1b00"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#ac087b1f634a3e5738ed056c68dbd1b00">isWeak</a> () const </td></tr>
<tr class="separator:ac087b1f634a3e5738ed056c68dbd1b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a750cdf657d876c82731a45e2235eb2b5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#a750cdf657d876c82731a45e2235eb2b5">isArtificial</a> () const </td></tr>
<tr class="separator:a750cdf657d876c82731a45e2235eb2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf085bca6626d2cc320bd9ba7af55f34"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#aaf085bca6626d2cc320bd9ba7af55f34">isCluster</a> () const </td></tr>
<tr class="separator:aaf085bca6626d2cc320bd9ba7af55f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab260455b9e4745bbdc259e39cfb4b430"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#ab260455b9e4745bbdc259e39cfb4b430">isAssignedRegDep</a> () const </td></tr>
<tr class="separator:ab260455b9e4745bbdc259e39cfb4b430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb42ca0e788efe3f0d4d92b90146d5ba"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#afb42ca0e788efe3f0d4d92b90146d5ba">getReg</a> () const </td></tr>
<tr class="separator:afb42ca0e788efe3f0d4d92b90146d5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2e01668fae870af7bc0679edd4335c5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SDep.html#ad2e01668fae870af7bc0679edd4335c5">setReg</a> (unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>)</td></tr>
<tr class="separator:ad2e01668fae870af7bc0679edd4335c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1SDep.html">SDep</a> - Scheduling dependency. This represents one direction of an edge in the scheduling DAG. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00045">45</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>
</div><h2 class="groupheader">Member Enumeration Documentation</h2>
<a class="anchor" id="a07333f8ba53e0454b7ec6365860c0732"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">llvm::SDep::Kind</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Kind - These are the different kinds of scheduling dependencies. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26"></a>Data&#160;</td><td class="fielddoc">
<p>Regular data dependence (aka true-dependence). </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e"></a>Anti&#160;</td><td class="fielddoc">
<p>A register anti-dependedence (aka WAR). </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36"></a>Output&#160;</td><td class="fielddoc">
<p>A register output-dependence (aka WAW). </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a07333f8ba53e0454b7ec6365860c0732a67742b87d83369cad814985a4afc83d0"></a>Order&#160;</td><td class="fielddoc">
<p>Any other ordering dependency. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00048">48</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

</div>
</div>
<a class="anchor" id="a551060cb0333d9d0cfdacd2576d817b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9">llvm::SDep::OrderKind</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="a551060cb0333d9d0cfdacd2576d817b9a3d026b42ef4cc00c58dd954b3c5eda65"></a>Barrier&#160;</td><td class="fielddoc">
<p>An unknown scheduling barrier. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a551060cb0333d9d0cfdacd2576d817b9aa34e7b539ffb2975952fd58cbb2b75c2"></a>MayAliasMem&#160;</td><td class="fielddoc">
<p>Nonvolatile load/Store instructions that may alias. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a551060cb0333d9d0cfdacd2576d817b9af1f76321cbfa20244f78ab9f7a40900c"></a>MustAliasMem&#160;</td><td class="fielddoc">
<p>Nonvolatile load/Store instructions that must alias. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1"></a>Artificial&#160;</td><td class="fielddoc">
<p>Arbitrary strong DAG edge (no real dependence). </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a551060cb0333d9d0cfdacd2576d817b9ac698747d5c996ab4f760518f55be1346"></a>Weak&#160;</td><td class="fielddoc">
<p>Arbitrary weak DAG edge. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a551060cb0333d9d0cfdacd2576d817b9a04d28e273cd30fa75243240b15d08352"></a>Cluster&#160;</td><td class="fielddoc">
<p>Weak DAG edge linking a chain of clustered instrs. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00064">64</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a98b446ad86ee3581e0273ef2200d2585"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::SDep::SDep </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p><a class="el" href="classllvm_1_1SDep.html">SDep</a> - Construct a null <a class="el" href="classllvm_1_1SDep.html">SDep</a>. This is only for use by container classes which require default constructors. SUnits may not have null <a class="el" href="classllvm_1_1SDep.html">SDep</a> edges. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00098">98</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

</div>
</div>
<a class="anchor" id="afdd24e7642b757dd8b2ec8345bd9bda3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::SDep::SDep </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>S</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">Kind</a>&#160;</td>
          <td class="paramname"><em>kind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classllvm_1_1SDep.html">SDep</a> - Construct an <a class="el" href="classllvm_1_1SDep.html">SDep</a> with the specified values. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00101">101</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00050">Anti</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00049">Data</a>, <a class="el" href="ErrorHandling_8h_source.html#l00103">llvm_unreachable</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00051">Output</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00083">Reg</a>.</p>

</div>
</div>
<a class="anchor" id="a958610bfb8db5e45be0eb3a6d894f627"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::SDep::SDep </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>S</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9">OrderKind</a>&#160;</td>
          <td class="paramname"><em>kind</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00119">119</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a998d6afb19cec8643f12f212ee386313"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">Kind</a> llvm::SDep::getKind </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getKind - Return an enum value representing the kind of the dependence. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00170">170</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="PointerIntPair_8h_source.html#l00075">llvm::PointerIntPair&lt; PointerTy, IntBits, IntType, PtrTraits &gt;::getInt()</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAG_8cpp_source.html#l00065">llvm::SUnit::addPred()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00697">llvm::AggressiveAntiDepBreaker::BreakAntiDependencies()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01261">llvm::SchedDFSResult::compute()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00619">llvm::ScheduleDAGSDNodes::computeOperandLatency()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00223">getReg()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00204">isArtificial()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00216">isAssignedRegDep()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00210">isCluster()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00175">isCtrl()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00190">isMustAlias()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00182">isNormalMemory()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00198">isWeak()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01174">llvm::SchedDFSImpl::joinPredSubtree()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00133">llvm::SUnit::removePred()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00234">setReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a4505b88c7962025ca5a895caea130dbd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::SDep::getLatency </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getLatency - Return the latency value for this edge, which roughly means the minimum number of cycles that must elapse between the predecessor and the successor, given that they have this edge between them. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00150">150</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAG_8cpp_source.html#l00065">llvm::SUnit::addPred()</a>, and <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00274">GetCostForDef()</a>.</p>

</div>
</div>
<a class="anchor" id="afb42ca0e788efe3f0d4d92b90146d5ba"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::SDep::getReg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getReg - Return the register associated with this edge. This is only valid on Data, Anti, and Output edges. On Data edges, this value may be zero, meaning there is no associated register. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00223">223</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00050">Anti</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00049">Data</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00170">getKind()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00051">Output</a>.</p>

<p>Referenced by <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00697">llvm::AggressiveAntiDepBreaker::BreakAntiDependencies()</a>.</p>

</div>
</div>
<a class="anchor" id="a0d3253aa89a8b7441f8401f1b6609811"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>* llvm::SDep::getSUnit </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00160">160</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="PointerIntPair_8h_source.html#l00070">llvm::PointerIntPair&lt; PointerTy, IntBits, IntType, PtrTraits &gt;::getPointer()</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00375">llvm::ScheduleDAGMI::addEdge()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00065">llvm::SUnit::addPred()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00697">llvm::AggressiveAntiDepBreaker::BreakAntiDependencies()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02746">canClobberPhysRegDefs()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01261">llvm::SchedDFSResult::compute()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00275">CriticalPathStep()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00457">FindCallSeqStart()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00274">GetCostForDef()</a>, <a class="el" href="PostRASchedulerList_8cpp_source.html#l00200">INITIALIZE_PASS()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00925">isOperandOf()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00438">llvm::SUnit::isPred()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00446">llvm::SUnit::isSucc()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01174">llvm::SchedDFSImpl::joinPredSubtree()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00426">llvm::ScheduleDAGMI::releasePred()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00392">llvm::ScheduleDAGMI::releaseSucc()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00133">llvm::SUnit::removePred()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01128">llvm::SchedDFSImpl::visitCrossEdge()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01121">llvm::SchedDFSImpl::visitPostorderEdge()</a>.</p>

</div>
</div>
<a class="anchor" id="a750cdf657d876c82731a45e2235eb2b5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SDep::isArtificial </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isArtificial - Test if this is an Order dependence that is marked as "artificial", meaning it isn't necessary for correctness. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00204">204</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00068">Artificial</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00170">getKind()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00052">Order</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00375">llvm::ScheduleDAGMI::addEdge()</a>.</p>

</div>
</div>
<a class="anchor" id="ab260455b9e4745bbdc259e39cfb4b430"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SDep::isAssignedRegDep </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isAssignedRegDep - Test if this is a Data dependence that is associated with a register. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00216">216</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00049">Data</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00170">getKind()</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02746">canClobberPhysRegDefs()</a>.</p>

</div>
</div>
<a class="anchor" id="aaf085bca6626d2cc320bd9ba7af55f34"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SDep::isCluster </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isCluster - Test if this is an Order dependence that is marked as "cluster", meaning it is artificial and wants to be adjacent. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00210">210</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00070">Cluster</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00170">getKind()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00052">Order</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00426">llvm::ScheduleDAGMI::releasePred()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00392">llvm::ScheduleDAGMI::releaseSucc()</a>.</p>

</div>
</div>
<a class="anchor" id="ad1e374c525a38c8f79261f9c0b82c664"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SDep::isCtrl </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isCtrl - Shorthand for <a class="el" href="classllvm_1_1SDep.html#a998d6afb19cec8643f12f212ee386313" title="getKind - Return an enum value representing the kind of the dependence. ">getKind()</a> != <a class="el" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26" title="Regular data dependence (aka true-dependence). ">SDep::Data</a>. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00175">175</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00049">Data</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00170">getKind()</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00925">isOperandOf()</a>, and <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00190">RemoveUnusedGlue()</a>.</p>

</div>
</div>
<a class="anchor" id="a06bc0761296cff28660e5002e4407289"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SDep::isMustAlias </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isMustAlias - Test if this is an Order dependence that is marked as "must alias", meaning that the SUnits at either end of the edge have a memory dependence on a known memory location. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00190">190</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00170">getKind()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00067">MustAliasMem</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00052">Order</a>.</p>

</div>
</div>
<a class="anchor" id="ab7f23e447239a3366818b63a141017e5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SDep::isNormalMemory </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isNormalMemory - Test if this is an Order dependence between two memory accesses where both sides of the dependence access memory in non-volatile and fully modeled ways. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00182">182</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00170">getKind()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00066">MayAliasMem</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00067">MustAliasMem</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00052">Order</a>.</p>

</div>
</div>
<a class="anchor" id="ac087b1f634a3e5738ed056c68dbd1b00"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SDep::isWeak </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isWeak - Test if this a weak dependence. Weak dependencies are considered DAG edges for height computation and other heuristics, but do not force ordering. Breaking a weak edge may require the scheduler to compensate, for example by inserting a copy. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00198">198</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00170">getKind()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00052">Order</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00069">Weak</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAG_8cpp_source.html#l00065">llvm::SUnit::addPred()</a>, <a class="el" href="PostRASchedulerList_8cpp_source.html#l00200">INITIALIZE_PASS()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00426">llvm::ScheduleDAGMI::releasePred()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00392">llvm::ScheduleDAGMI::releaseSucc()</a>, and <a class="el" href="ScheduleDAG_8cpp_source.html#l00133">llvm::SUnit::removePred()</a>.</p>

</div>
</div>
<a class="anchor" id="a40c852485ffc8aaa4335dc68f41bbe54"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SDep::operator!= </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00142">142</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00138">operator==()</a>.</p>

</div>
</div>
<a class="anchor" id="a31f9b99983b752a9217f99da6dea957c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SDep::operator== </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00138">138</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00125">overlaps()</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAG_8h_source.html#l00142">operator!=()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00609">llvm::SUnitIterator::operator!=()</a>.</p>

</div>
</div>
<a class="anchor" id="a524ff572f1712db8869351ac1b2b5f06"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::SDep::overlaps </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;&#160;</td>
          <td class="paramname"><em>Other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified <a class="el" href="classllvm_1_1SDep.html">SDep</a> is equivalent except for latency. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00125">125</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00050">Anti</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00049">Data</a>, <a class="el" href="PointerIntPair_8h_source.html#l00075">llvm::PointerIntPair&lt; PointerTy, IntBits, IntType, PtrTraits &gt;::getInt()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00103">llvm_unreachable</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00052">Order</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00086">OrdKind</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00051">Output</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00083">Reg</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAG_8h_source.html#l00138">operator==()</a>.</p>

</div>
</div>
<a class="anchor" id="a148b76c8f993d4a3d95ac19c60e2ebe0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::SDep::setLatency </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Lat</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>setLatency - Set the latency for this edge. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00155">155</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00640">addChainDependency()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00243">llvm::ScheduleDAGInstrs::addPhysRegDataDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00286">llvm::ScheduleDAGInstrs::addPhysRegDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00365">llvm::ScheduleDAGInstrs::addVRegDefDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00403">llvm::ScheduleDAGInstrs::addVRegUseDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00609">adjustChainDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00696">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00619">llvm::ScheduleDAGSDNodes::computeOperandLatency()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00925">isOperandOf()</a>, and <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00190">RemoveUnusedGlue()</a>.</p>

</div>
</div>
<a class="anchor" id="ad2e01668fae870af7bc0679edd4335c5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::SDep::setReg </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>setReg - Assign the associated register for this edge. This is only valid on Data, Anti, and Output edges. On Anti and Output edges, this value must not be zero. On Data edges, the value may be zero, which would mean that no specific register is associated with this edge. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00234">234</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00050">Anti</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00049">Data</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00170">getKind()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00051">Output</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00083">Reg</a>.</p>

</div>
</div>
<a class="anchor" id="aaa4f7e2f3f5a23ecf19b98acd3c05593"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::SDep::setSUnit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00165">165</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>References <a class="el" href="PointerIntPair_8h_source.html#l00079">llvm::PointerIntPair&lt; PointerTy, IntBits, IntType, PtrTraits &gt;::setPointer()</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAG_8cpp_source.html#l00065">llvm::SUnit::addPred()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02746">canClobberPhysRegDefs()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00925">isOperandOf()</a>, and <a class="el" href="ScheduleDAG_8cpp_source.html#l00133">llvm::SUnit::removePred()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a5ad1b55cd1da72f5229dd7a0378ca99e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::SDep::OrdKind</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Order - Additional information about Order dependencies. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00086">86</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAG_8h_source.html#l00125">overlaps()</a>.</p>

</div>
</div>
<a class="anchor" id="ab0a6528b6785d72ed8ec4a8f486ee78d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::SDep::Reg</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reg - For Data, Anti, and Output dependencies, the associated register. For Data dependencies that don't currently have a register assigned, this is set to zero. </p>

<p>Definition at line <a class="el" href="ScheduleDAG_8h_source.html#l00083">83</a> of file <a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAG_8h_source.html#l00125">overlaps()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00101">SDep()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00234">setReg()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="ScheduleDAG_8h_source.html">ScheduleDAG.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:04:54 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
