Analysis & Synthesis report for CAMERA_IP_512x512
Mon Jan  8 12:12:47 2018
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |TOP_D5M_IP|PWM_cycle:b2v_inst10|etat
 10. State Machine - |TOP_D5M_IP|position:b2v_inst4|state
 11. State Machine - |TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8|mSetup_ST
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for Top-level Entity: |TOP_D5M_IP
 18. Source assignments for D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2
 19. Source assignments for dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated
 20. Parameter Settings for User Entity Instance: D5M_IP:b2v_inst|CCD_Capture:u3
 21. Parameter Settings for User Entity Instance: D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component
 22. Parameter Settings for User Entity Instance: D5M_IP:b2v_inst|I2C_CCD_Config:u8
 23. Parameter Settings for User Entity Instance: dpram_512x512:b2v_inst1|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: altpll0:b2v_inst9|altpll:altpll_component
 25. altshift_taps Parameter Settings by Entity Instance
 26. altsyncram Parameter Settings by Entity Instance
 27. altpll Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "PWM_cycle:b2v_inst10"
 29. Port Connectivity Checks: "altpll0:b2v_inst9"
 30. Port Connectivity Checks: "position:b2v_inst4"
 31. Port Connectivity Checks: "gensync:b2v_inst2"
 32. Port Connectivity Checks: "D5M_IP:b2v_inst|I2C_CCD_Config:u8"
 33. Port Connectivity Checks: "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0"
 34. Port Connectivity Checks: "D5M_IP:b2v_inst|RAW2RGB:u4"
 35. Port Connectivity Checks: "D5M_IP:b2v_inst|CCD_Capture:u3"
 36. Port Connectivity Checks: "D5M_IP:b2v_inst|Reset_Delay:u2"
 37. Port Connectivity Checks: "D5M_IP:b2v_inst"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jan  8 12:12:47 2018       ;
; Quartus II 64-Bit Version       ; 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name                   ; CAMERA_IP_512x512                           ;
; Top-level Entity Name           ; TOP_D5M_IP                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 267                                         ;
; Total pins                      ; 76                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; TOP_D5M_IP         ; CAMERA_IP_512x512  ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; verilog/Reset_Delay.v            ; yes             ; User Verilog HDL File        ; /tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/Reset_Delay.v    ;         ;
; verilog/RAW2RGB.v                ; yes             ; User Verilog HDL File        ; /tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/RAW2RGB.v        ;         ;
; verilog/Line_Buffer.v            ; yes             ; User Wizard-Generated File   ; /tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/Line_Buffer.v    ;         ;
; verilog/I2C_Controller.v         ; yes             ; User Verilog HDL File        ; /tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/I2C_Controller.v ;         ;
; verilog/I2C_CCD_Config.v         ; yes             ; User Verilog HDL File        ; /tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/I2C_CCD_Config.v ;         ;
; verilog/D5M_IP.v                 ; yes             ; User Verilog HDL File        ; /tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/D5M_IP.v         ;         ;
; verilog/CCD_Capture.v            ; yes             ; User Verilog HDL File        ; /tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/verilog/CCD_Capture.v    ;         ;
; vhdl/TOP_D5M_IP.vhd              ; yes             ; User VHDL File               ; /tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/TOP_D5M_IP.vhd      ;         ;
; vhdl/pwm_cycle.vhd               ; yes             ; User VHDL File               ; /tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/pwm_cycle.vhd       ;         ;
; vhdl/image_process.vhd           ; yes             ; User VHDL File               ; /tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/image_process.vhd   ;         ;
; vhdl/gensync.vhd                 ; yes             ; User VHDL File               ; /tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/gensync.vhd         ;         ;
; vhdl/dpram_512x512.vhd           ; yes             ; User Wizard-Generated File   ; /tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/dpram_512x512.vhd   ;         ;
; vhdl/altpll0.vhd                 ; yes             ; User Wizard-Generated File   ; /tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/altpll0.vhd         ;         ;
; vhdl/position.vhd                ; yes             ; User VHDL File               ; /tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/vhdl/position.vhd        ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; /softslin/altera14_0/quartus/libraries/megafunctions/altshift_taps.tdf              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /softslin/altera14_0/quartus/libraries/megafunctions/altdpram.inc                   ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; /softslin/altera14_0/quartus/libraries/megafunctions/lpm_counter.inc                ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; /softslin/altera14_0/quartus/libraries/megafunctions/lpm_compare.inc                ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; /softslin/altera14_0/quartus/libraries/megafunctions/lpm_constant.inc               ;         ;
; db/shift_taps_nv51.tdf           ; yes             ; Auto-Generated Megafunction  ; /tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/shift_taps_nv51.tdf   ;         ;
; db/altsyncram_6tg1.tdf           ; yes             ; Auto-Generated Megafunction  ; /tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/altsyncram_6tg1.tdf   ;         ;
; db/cntr_7of.tdf                  ; yes             ; Auto-Generated Megafunction  ; /tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/cntr_7of.tdf          ;         ;
; db/cmpr_qac.tdf                  ; yes             ; Auto-Generated Megafunction  ; /tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/cmpr_qac.tdf          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /softslin/altera14_0/quartus/libraries/megafunctions/altsyncram.tdf                 ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /softslin/altera14_0/quartus/libraries/megafunctions/stratix_ram_block.inc          ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /softslin/altera14_0/quartus/libraries/megafunctions/lpm_mux.inc                    ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /softslin/altera14_0/quartus/libraries/megafunctions/lpm_decode.inc                 ;         ;
; aglobal140.inc                   ; yes             ; Megafunction                 ; /softslin/altera14_0/quartus/libraries/megafunctions/aglobal140.inc                 ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /softslin/altera14_0/quartus/libraries/megafunctions/a_rdenreg.inc                  ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /softslin/altera14_0/quartus/libraries/megafunctions/altrom.inc                     ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /softslin/altera14_0/quartus/libraries/megafunctions/altram.inc                     ;         ;
; db/altsyncram_c2q1.tdf           ; yes             ; Auto-Generated Megafunction  ; /tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/altsyncram_c2q1.tdf   ;         ;
; db/decode_sma.tdf                ; yes             ; Auto-Generated Megafunction  ; /tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/decode_sma.tdf        ;         ;
; db/decode_l2a.tdf                ; yes             ; Auto-Generated Megafunction  ; /tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/decode_l2a.tdf        ;         ;
; db/mux_chb.tdf                   ; yes             ; Auto-Generated Megafunction  ; /tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/mux_chb.tdf           ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; /softslin/altera14_0/quartus/libraries/megafunctions/altpll.tdf                     ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; /softslin/altera14_0/quartus/libraries/megafunctions/stratix_pll.inc                ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; /softslin/altera14_0/quartus/libraries/megafunctions/stratixii_pll.inc              ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; /softslin/altera14_0/quartus/libraries/megafunctions/cycloneii_pll.inc              ;         ;
; db/altpll0_altpll.v              ; yes             ; Auto-Generated Megafunction  ; /tp/xph3app/xph3app602/projet_drone/DE1_SOC_CAMERA_IP_Vhdl/db/altpll0_altpll.v      ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 215            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 358            ;
;     -- 7 input functions                    ; 13             ;
;     -- 6 input functions                    ; 54             ;
;     -- 5 input functions                    ; 38             ;
;     -- 4 input functions                    ; 40             ;
;     -- <=3 input functions                  ; 213            ;
;                                             ;                ;
; Dedicated logic registers                   ; 267            ;
;                                             ;                ;
; I/O pins                                    ; 76             ;
; Total DSP Blocks                            ; 0              ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 119            ;
; Total fan-out                               ; 2278           ;
; Average fan-out                             ; 2.92           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                     ;
+------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                 ; Library Name ;
+------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------+--------------+
; |TOP_D5M_IP                              ; 358 (4)           ; 267 (0)      ; 0                 ; 0          ; 76   ; 0            ; |TOP_D5M_IP                                                                         ; work         ;
;    |D5M_IP:b2v_inst|                     ; 255 (1)           ; 197 (3)      ; 0                 ; 0          ; 0    ; 0            ; |TOP_D5M_IP|D5M_IP:b2v_inst                                                         ; work         ;
;       |CCD_Capture:u3|                   ; 35 (35)           ; 28 (28)      ; 0                 ; 0          ; 0    ; 0            ; |TOP_D5M_IP|D5M_IP:b2v_inst|CCD_Capture:u3                                          ; work         ;
;       |I2C_CCD_Config:u8|                ; 175 (125)         ; 132 (94)     ; 0                 ; 0          ; 0    ; 0            ; |TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8                                       ; work         ;
;          |I2C_Controller:u0|             ; 50 (50)           ; 38 (38)      ; 0                 ; 0          ; 0    ; 0            ; |TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0                     ; work         ;
;       |Reset_Delay:u2|                   ; 44 (44)           ; 34 (34)      ; 0                 ; 0          ; 0    ; 0            ; |TOP_D5M_IP|D5M_IP:b2v_inst|Reset_Delay:u2                                          ; work         ;
;    |PWM_cycle:b2v_inst10|                ; 65 (65)           ; 40 (40)      ; 0                 ; 0          ; 0    ; 0            ; |TOP_D5M_IP|PWM_cycle:b2v_inst10                                                    ; work         ;
;    |altpll0:b2v_inst9|                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |TOP_D5M_IP|altpll0:b2v_inst9                                                       ; work         ;
;       |altpll:altpll_component|          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |TOP_D5M_IP|altpll0:b2v_inst9|altpll:altpll_component                               ; work         ;
;          |altpll0_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |TOP_D5M_IP|altpll0:b2v_inst9|altpll:altpll_component|altpll0_altpll:auto_generated ; work         ;
;    |gensync:b2v_inst2|                   ; 34 (34)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |TOP_D5M_IP|gensync:b2v_inst2                                                       ; work         ;
;    |position:b2v_inst4|                  ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |TOP_D5M_IP|position:b2v_inst4                                                      ; work         ;
+------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                       ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------+-----------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                       ; IP Include File       ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------+-----------------------+
; Altera ; Shift register (RAM-based) ; 14.0    ; N/A          ; N/A          ; |TOP_D5M_IP|D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0 ; verilog/Line_Buffer.v ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_D5M_IP|PWM_cycle:b2v_inst10|etat                                                      ;
+----------------------+-------------+-------------+----------------+-----------------+----------------------+
; Name                 ; etat.new_t1 ; etat.new_t0 ; etat.pwm_low_s ; etat.pwm_high_s ; etat.pwm_init_high_s ;
+----------------------+-------------+-------------+----------------+-----------------+----------------------+
; etat.pwm_init_high_s ; 0           ; 0           ; 0              ; 0               ; 0                    ;
; etat.pwm_high_s      ; 0           ; 0           ; 0              ; 1               ; 1                    ;
; etat.pwm_low_s       ; 0           ; 0           ; 1              ; 0               ; 1                    ;
; etat.new_t0          ; 0           ; 1           ; 0              ; 0               ; 1                    ;
; etat.new_t1          ; 1           ; 0           ; 0              ; 0               ; 1                    ;
+----------------------+-------------+-------------+----------------+-----------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_D5M_IP|position:b2v_inst4|state                                                        ;
+-------------------------+-------------------------+--------------------+----------------------+-------------+
; Name                    ; state.calcul_barycentre ; state.boucle_image ; state.nouvelle_image ; state.reset ;
+-------------------------+-------------------------+--------------------+----------------------+-------------+
; state.reset             ; 0                       ; 0                  ; 0                    ; 0           ;
; state.nouvelle_image    ; 0                       ; 0                  ; 1                    ; 1           ;
; state.boucle_image      ; 0                       ; 1                  ; 0                    ; 1           ;
; state.calcul_barycentre ; 1                       ; 0                  ; 0                    ; 1           ;
+-------------------------+-------------------------+--------------------+----------------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8|mSetup_ST ;
+----------------+----------------+----------------+----------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001       ;
+----------------+----------------+----------------+----------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                    ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                    ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                    ;
+----------------+----------------+----------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; Register name                                                                                                                                        ; Reason for Removal                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; position:b2v_inst4|b_bout[0..7]                                                                                                                      ; Stuck at GND due to stuck port data_in                           ;
; position:b2v_inst4|r_bout[0..7]                                                                                                                      ; Stuck at GND due to stuck port data_in                           ;
; D5M_IP:b2v_inst|RAW2RGB:u4|mwrite_DPRAM                                                                                                              ; Lost fanout                                                      ;
; D5M_IP:b2v_inst|rCCD_DATA[0..11]                                                                                                                     ; Lost fanout                                                      ;
; D5M_IP:b2v_inst|RAW2RGB:u4|mCCD_G[5..12]                                                                                                             ; Lost fanout                                                      ;
; D5M_IP:b2v_inst|RAW2RGB:u4|mDATAd_0[0..11]                                                                                                           ; Lost fanout                                                      ;
; D5M_IP:b2v_inst|RAW2RGB:u4|mDATAd_1[0..11]                                                                                                           ; Lost fanout                                                      ;
; D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|cntr_7of:cntr1|counter_reg_bit[0..10] ; Lost fanout                                                      ;
; D5M_IP:b2v_inst|CCD_Capture:u3|mCCD_DATA[0..11]                                                                                                      ; Lost fanout                                                      ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|mI2C_DATA[31]                                                                                                      ; Stuck at VCC due to stuck port data_in                           ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|mI2C_DATA[30]                                                                                                      ; Stuck at GND due to stuck port data_in                           ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|mI2C_DATA[27..29]                                                                                                  ; Stuck at VCC due to stuck port data_in                           ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|mI2C_DATA[26]                                                                                                      ; Stuck at GND due to stuck port data_in                           ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|mI2C_DATA[25]                                                                                                      ; Stuck at VCC due to stuck port data_in                           ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|mI2C_DATA[24]                                                                                                      ; Stuck at GND due to stuck port data_in                           ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                                                                                           ; Stuck at VCC due to stuck port data_in                           ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                                                                                           ; Stuck at GND due to stuck port data_in                           ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[27..29]                                                                                       ; Stuck at VCC due to stuck port data_in                           ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                                                                                           ; Stuck at GND due to stuck port data_in                           ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                                                                                           ; Stuck at VCC due to stuck port data_in                           ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                                                                                           ; Stuck at GND due to stuck port data_in                           ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|senosr_exposure[1]                                                                                                 ; Merged with D5M_IP:b2v_inst|I2C_CCD_Config:u8|senosr_exposure[0] ;
; D5M_IP:b2v_inst|rClk[1]                                                                                                                              ; Lost fanout                                                      ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|mSetup_ST~9                                                                                                        ; Lost fanout                                                      ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|mSetup_ST~10                                                                                                       ; Lost fanout                                                      ;
; position:b2v_inst4|count_x[0..8]                                                                                                                     ; Lost fanout                                                      ;
; position:b2v_inst4|count_y[0..8]                                                                                                                     ; Lost fanout                                                      ;
; position:b2v_inst4|state.reset                                                                                                                       ; Lost fanout                                                      ;
; position:b2v_inst4|state.nouvelle_image                                                                                                              ; Lost fanout                                                      ;
; position:b2v_inst4|state.boucle_image                                                                                                                ; Lost fanout                                                      ;
; position:b2v_inst4|state.calcul_barycentre                                                                                                           ; Lost fanout                                                      ;
; D5M_IP:b2v_inst|CCD_Capture:u3|Y_Cont[8..15]                                                                                                         ; Lost fanout                                                      ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|LUT_INDEX[5]                                                                                                       ; Stuck at GND due to stuck port data_in                           ;
; Total Number of Removed Registers = 135                                                                                                              ;                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                     ;
+-------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                                                            ;
+-------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; D5M_IP:b2v_inst|CCD_Capture:u3|Y_Cont[15]       ; Lost Fanouts              ; D5M_IP:b2v_inst|CCD_Capture:u3|Y_Cont[14],                                                                                                        ;
;                                                 ;                           ; D5M_IP:b2v_inst|CCD_Capture:u3|Y_Cont[13],                                                                                                        ;
;                                                 ;                           ; D5M_IP:b2v_inst|CCD_Capture:u3|Y_Cont[12],                                                                                                        ;
;                                                 ;                           ; D5M_IP:b2v_inst|CCD_Capture:u3|Y_Cont[11],                                                                                                        ;
;                                                 ;                           ; D5M_IP:b2v_inst|CCD_Capture:u3|Y_Cont[10],                                                                                                        ;
;                                                 ;                           ; D5M_IP:b2v_inst|CCD_Capture:u3|Y_Cont[9], D5M_IP:b2v_inst|CCD_Capture:u3|Y_Cont[8]                                                                ;
; D5M_IP:b2v_inst|RAW2RGB:u4|mDATAd_0[11]         ; Lost Fanouts              ; D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|cntr_7of:cntr1|counter_reg_bit[3], ;
;                                                 ;                           ; D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|cntr_7of:cntr1|counter_reg_bit[2], ;
;                                                 ;                           ; D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|cntr_7of:cntr1|counter_reg_bit[1], ;
;                                                 ;                           ; D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|cntr_7of:cntr1|counter_reg_bit[0]  ;
; D5M_IP:b2v_inst|RAW2RGB:u4|mDATAd_1[11]         ; Lost Fanouts              ; D5M_IP:b2v_inst|CCD_Capture:u3|mCCD_DATA[11]                                                                                                      ;
; D5M_IP:b2v_inst|RAW2RGB:u4|mDATAd_1[10]         ; Lost Fanouts              ; D5M_IP:b2v_inst|CCD_Capture:u3|mCCD_DATA[10]                                                                                                      ;
; D5M_IP:b2v_inst|RAW2RGB:u4|mDATAd_1[9]          ; Lost Fanouts              ; D5M_IP:b2v_inst|CCD_Capture:u3|mCCD_DATA[9]                                                                                                       ;
; D5M_IP:b2v_inst|RAW2RGB:u4|mDATAd_1[8]          ; Lost Fanouts              ; D5M_IP:b2v_inst|CCD_Capture:u3|mCCD_DATA[8]                                                                                                       ;
; D5M_IP:b2v_inst|RAW2RGB:u4|mDATAd_1[7]          ; Lost Fanouts              ; D5M_IP:b2v_inst|CCD_Capture:u3|mCCD_DATA[7]                                                                                                       ;
; D5M_IP:b2v_inst|RAW2RGB:u4|mDATAd_1[6]          ; Lost Fanouts              ; D5M_IP:b2v_inst|CCD_Capture:u3|mCCD_DATA[6]                                                                                                       ;
; D5M_IP:b2v_inst|RAW2RGB:u4|mDATAd_1[5]          ; Lost Fanouts              ; D5M_IP:b2v_inst|CCD_Capture:u3|mCCD_DATA[5]                                                                                                       ;
; D5M_IP:b2v_inst|RAW2RGB:u4|mDATAd_1[4]          ; Lost Fanouts              ; D5M_IP:b2v_inst|CCD_Capture:u3|mCCD_DATA[4]                                                                                                       ;
; D5M_IP:b2v_inst|RAW2RGB:u4|mDATAd_1[3]          ; Lost Fanouts              ; D5M_IP:b2v_inst|CCD_Capture:u3|mCCD_DATA[3]                                                                                                       ;
; D5M_IP:b2v_inst|RAW2RGB:u4|mDATAd_1[2]          ; Lost Fanouts              ; D5M_IP:b2v_inst|CCD_Capture:u3|mCCD_DATA[2]                                                                                                       ;
; D5M_IP:b2v_inst|RAW2RGB:u4|mDATAd_1[1]          ; Lost Fanouts              ; D5M_IP:b2v_inst|CCD_Capture:u3|mCCD_DATA[1]                                                                                                       ;
; D5M_IP:b2v_inst|RAW2RGB:u4|mDATAd_1[0]          ; Lost Fanouts              ; D5M_IP:b2v_inst|CCD_Capture:u3|mCCD_DATA[0]                                                                                                       ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|mI2C_DATA[31] ; Stuck at VCC              ; D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                                                                                        ;
;                                                 ; due to stuck port data_in ;                                                                                                                                                   ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|mI2C_DATA[30] ; Stuck at GND              ; D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                                                                                        ;
;                                                 ; due to stuck port data_in ;                                                                                                                                                   ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|mI2C_DATA[29] ; Stuck at VCC              ; D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[29]                                                                                        ;
;                                                 ; due to stuck port data_in ;                                                                                                                                                   ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|mI2C_DATA[28] ; Stuck at VCC              ; D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[28]                                                                                        ;
;                                                 ; due to stuck port data_in ;                                                                                                                                                   ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|mI2C_DATA[27] ; Stuck at VCC              ; D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[27]                                                                                        ;
;                                                 ; due to stuck port data_in ;                                                                                                                                                   ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|mI2C_DATA[26] ; Stuck at GND              ; D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                                                                                        ;
;                                                 ; due to stuck port data_in ;                                                                                                                                                   ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|mI2C_DATA[25] ; Stuck at VCC              ; D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                                                                                        ;
;                                                 ; due to stuck port data_in ;                                                                                                                                                   ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|mI2C_DATA[24] ; Stuck at GND              ; D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                                                                                        ;
;                                                 ; due to stuck port data_in ;                                                                                                                                                   ;
+-------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 267   ;
; Number of registers using Synchronous Clear  ; 133   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 146   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 147   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------+
; Inverted Register Statistics                                                ;
+-------------------------------------------------------------------+---------+
; Inverted Register                                                 ; Fan out ;
+-------------------------------------------------------------------+---------+
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; 3       ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; 14      ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; 12      ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; 22      ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; 15      ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; 4       ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; 19      ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; 19      ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0|END           ; 5       ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|senosr_exposure[10]             ; 4       ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|senosr_exposure[9]              ; 4       ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|senosr_exposure[8]              ; 4       ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|senosr_exposure[7]              ; 4       ;
; D5M_IP:b2v_inst|I2C_CCD_Config:u8|senosr_exposure[6]              ; 4       ;
; Total number of inverted registers = 14                           ;         ;
+-------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |TOP_D5M_IP|D5M_IP:b2v_inst|CCD_Capture:u3|X_Cont[7]                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |TOP_D5M_IP|D5M_IP:b2v_inst|CCD_Capture:u3|Y_Cont[1]                          ;
; 4:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |TOP_D5M_IP|PWM_cycle:b2v_inst10|cnt[4]                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8|senosr_exposure[15]             ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |TOP_D5M_IP|position:b2v_inst4|count_y[3]                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |TOP_D5M_IP|PWM_cycle:b2v_inst10|pwm_number[2]                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |TOP_D5M_IP|position:b2v_inst4|count_x[0]                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |TOP_D5M_IP|PWM_cycle:b2v_inst10|count_pwm[0]                                 ;
; 64:1               ; 5 bits    ; 210 LEs       ; 60 LEs               ; 150 LEs                ; Yes        ; |TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8|mI2C_DATA[15]                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TOP_D5M_IP|D5M_IP:b2v_inst|I2C_CCD_Config:u8|senosr_exposure[10]             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; Source assignments for Top-level Entity: |TOP_D5M_IP ;
+------------+----------+------+-----------------------+
; Assignment ; Value    ; From ; To                    ;
+------------+----------+------+-----------------------+
; LOCATION   ; Pin_AA21 ; -    ; CCD_DATA[11]          ;
; LOCATION   ; Pin_AC23 ; -    ; CCD_DATA[10]          ;
; LOCATION   ; Pin_AD24 ; -    ; CCD_DATA[9]           ;
; LOCATION   ; Pin_AE23 ; -    ; CCD_DATA[8]           ;
; LOCATION   ; Pin_AE24 ; -    ; CCD_DATA[7]           ;
; LOCATION   ; Pin_AF25 ; -    ; CCD_DATA[6]           ;
; LOCATION   ; Pin_AF26 ; -    ; CCD_DATA[5]           ;
; LOCATION   ; Pin_AG25 ; -    ; CCD_DATA[4]           ;
; LOCATION   ; Pin_AG26 ; -    ; CCD_DATA[3]           ;
; LOCATION   ; Pin_AH24 ; -    ; CCD_DATA[2]           ;
; LOCATION   ; Pin_AH27 ; -    ; CCD_DATA[1]           ;
; LOCATION   ; Pin_AJ27 ; -    ; CCD_DATA[0]           ;
; LOCATION   ; Pin_Y16  ; -    ; KEY[3]                ;
; LOCATION   ; Pin_W15  ; -    ; KEY[2]                ;
; LOCATION   ; Pin_AA15 ; -    ; KEY[1]                ;
; LOCATION   ; Pin_AA14 ; -    ; KEY[0]                ;
; LOCATION   ; Pin_AE12 ; -    ; SW[9]                 ;
; LOCATION   ; Pin_AD10 ; -    ; SW[8]                 ;
; LOCATION   ; Pin_AC9  ; -    ; SW[7]                 ;
; LOCATION   ; Pin_AE11 ; -    ; SW[6]                 ;
; LOCATION   ; Pin_AD12 ; -    ; SW[5]                 ;
; LOCATION   ; Pin_AD11 ; -    ; SW[4]                 ;
; LOCATION   ; Pin_AF10 ; -    ; SW[3]                 ;
; LOCATION   ; Pin_AF9  ; -    ; SW[2]                 ;
; LOCATION   ; Pin_AC12 ; -    ; SW[1]                 ;
; LOCATION   ; Pin_AB12 ; -    ; SW[0]                 ;
; LOCATION   ; Pin_W20  ; -    ; LEDG[7]               ;
; LOCATION   ; Pin_Y19  ; -    ; LEDG[6]               ;
; LOCATION   ; Pin_W19  ; -    ; LEDG[5]               ;
; LOCATION   ; Pin_W17  ; -    ; LEDG[4]               ;
; LOCATION   ; Pin_V18  ; -    ; LEDG[3]               ;
; LOCATION   ; Pin_V17  ; -    ; LEDG[2]               ;
; LOCATION   ; Pin_W16  ; -    ; LEDG[1]               ;
; LOCATION   ; Pin_V16  ; -    ; LEDG[0]               ;
; LOCATION   ; Pin_J14  ; -    ; VGA_B[7]              ;
; LOCATION   ; Pin_G15  ; -    ; VGA_B[6]              ;
; LOCATION   ; Pin_F15  ; -    ; VGA_B[5]              ;
; LOCATION   ; Pin_H14  ; -    ; VGA_B[4]              ;
; LOCATION   ; Pin_F14  ; -    ; VGA_B[3]              ;
; LOCATION   ; Pin_H13  ; -    ; VGA_B[2]              ;
; LOCATION   ; Pin_G13  ; -    ; VGA_B[1]              ;
; LOCATION   ; Pin_B13  ; -    ; VGA_B[0]              ;
; LOCATION   ; Pin_E11  ; -    ; VGA_G[7]              ;
; LOCATION   ; Pin_F11  ; -    ; VGA_G[6]              ;
; LOCATION   ; Pin_G12  ; -    ; VGA_G[5]              ;
; LOCATION   ; Pin_G11  ; -    ; VGA_G[4]              ;
; LOCATION   ; Pin_G10  ; -    ; VGA_G[3]              ;
; LOCATION   ; Pin_H12  ; -    ; VGA_G[2]              ;
; LOCATION   ; Pin_J10  ; -    ; VGA_G[1]              ;
; LOCATION   ; Pin_J9   ; -    ; VGA_G[0]              ;
; LOCATION   ; Pin_F13  ; -    ; VGA_R[7]              ;
; LOCATION   ; Pin_E12  ; -    ; VGA_R[6]              ;
; LOCATION   ; Pin_D12  ; -    ; VGA_R[5]              ;
; LOCATION   ; Pin_C12  ; -    ; VGA_R[4]              ;
; LOCATION   ; Pin_B12  ; -    ; VGA_R[3]              ;
; LOCATION   ; Pin_E13  ; -    ; VGA_R[2]              ;
; LOCATION   ; Pin_C13  ; -    ; VGA_R[1]              ;
; LOCATION   ; Pin_A13  ; -    ; VGA_R[0]              ;
; LOCATION   ; Pin_AF14 ; -    ; CLOCK_50              ;
; LOCATION   ; Pin_AG18 ; -    ; Ext_Clock             ;
; LOCATION   ; Pin_AK24 ; -    ; CCD_FVAL              ;
; LOCATION   ; Pin_AJ24 ; -    ; CCD_LVAL              ;
; LOCATION   ; Pin_AB17 ; -    ; CCD_PIXCLK            ;
; LOCATION   ; Pin_AK23 ; -    ; I2C_SCLK              ;
; LOCATION   ; Pin_AG23 ; -    ; I2C_SDAT              ;
; LOCATION   ; Pin_AK27 ; -    ; CCD_MCCLK             ;
; LOCATION   ; Pin_AH25 ; -    ; TRIGGER               ;
; LOCATION   ; Pin_AJ26 ; -    ; RESETn                ;
; LOCATION   ; Pin_D11  ; -    ; VGA_VS                ;
; LOCATION   ; Pin_B11  ; -    ; VGA_HS                ;
; LOCATION   ; Pin_A11  ; -    ; VGA_CLK               ;
; LOCATION   ; Pin_F10  ; -    ; VGA_BLANK_N           ;
; LOCATION   ; Pin_C10  ; -    ; VGA_SYNC_N            ;
; LOCATION   ; Pin_AG21 ; -    ; tempo_flag            ;
; LOCATION   ; Pin_AK16 ; -    ; servo1                ;
; LOCATION   ; Pin_AK18 ; -    ; servo2                ;
+------------+----------+------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: D5M_IP:b2v_inst|CCD_Capture:u3 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; COLUMN_WIDTH   ; 1280  ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                      ;
+----------------+-----------------+-------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                   ;
; NUMBER_OF_TAPS ; 2               ; Signed Integer                                                                            ;
; TAP_DISTANCE   ; 1280            ; Signed Integer                                                                            ;
; WIDTH          ; 12              ; Signed Integer                                                                            ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                                   ;
; CBXI_PARAMETER ; shift_taps_nv51 ; Untyped                                                                                   ;
+----------------+-----------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: D5M_IP:b2v_inst|I2C_CCD_Config:u8 ;
+-----------------------+------------------+-------------------------------------+
; Parameter Name        ; Value            ; Type                                ;
+-----------------------+------------------+-------------------------------------+
; default_exposure      ; 0000011111000000 ; Unsigned Binary                     ;
; exposure_change_value ; 0000000001100100 ; Unsigned Binary                     ;
; CLK_Freq              ; 50000000         ; Signed Integer                      ;
; I2C_Freq              ; 20000            ; Signed Integer                      ;
; LUT_SIZE              ; 25               ; Signed Integer                      ;
+-----------------------+------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dpram_512x512:b2v_inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 18                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 262144               ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 8                    ; Signed Integer                           ;
; WIDTHAD_B                          ; 18                   ; Signed Integer                           ;
; NUMWORDS_B                         ; 262144               ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_c2q1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:b2v_inst9|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------+
; Parameter Name                ; Value                     ; Type                       ;
+-------------------------------+---------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll0 ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                    ;
; LOCK_LOW                      ; 1                         ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Signed Integer             ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Signed Integer             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                    ;
; BANDWIDTH                     ; 0                         ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; VCO_MIN                       ; 0                         ; Untyped                    ;
; VCO_MAX                       ; 0                         ; Untyped                    ;
; VCO_CENTER                    ; 0                         ; Untyped                    ;
; PFD_MIN                       ; 0                         ; Untyped                    ;
; PFD_MAX                       ; 0                         ; Untyped                    ;
; M_INITIAL                     ; 0                         ; Untyped                    ;
; M                             ; 0                         ; Untyped                    ;
; N                             ; 1                         ; Untyped                    ;
; M2                            ; 1                         ; Untyped                    ;
; N2                            ; 1                         ; Untyped                    ;
; SS                            ; 1                         ; Untyped                    ;
; C0_HIGH                       ; 0                         ; Untyped                    ;
; C1_HIGH                       ; 0                         ; Untyped                    ;
; C2_HIGH                       ; 0                         ; Untyped                    ;
; C3_HIGH                       ; 0                         ; Untyped                    ;
; C4_HIGH                       ; 0                         ; Untyped                    ;
; C5_HIGH                       ; 0                         ; Untyped                    ;
; C6_HIGH                       ; 0                         ; Untyped                    ;
; C7_HIGH                       ; 0                         ; Untyped                    ;
; C8_HIGH                       ; 0                         ; Untyped                    ;
; C9_HIGH                       ; 0                         ; Untyped                    ;
; C0_LOW                        ; 0                         ; Untyped                    ;
; C1_LOW                        ; 0                         ; Untyped                    ;
; C2_LOW                        ; 0                         ; Untyped                    ;
; C3_LOW                        ; 0                         ; Untyped                    ;
; C4_LOW                        ; 0                         ; Untyped                    ;
; C5_LOW                        ; 0                         ; Untyped                    ;
; C6_LOW                        ; 0                         ; Untyped                    ;
; C7_LOW                        ; 0                         ; Untyped                    ;
; C8_LOW                        ; 0                         ; Untyped                    ;
; C9_LOW                        ; 0                         ; Untyped                    ;
; C0_INITIAL                    ; 0                         ; Untyped                    ;
; C1_INITIAL                    ; 0                         ; Untyped                    ;
; C2_INITIAL                    ; 0                         ; Untyped                    ;
; C3_INITIAL                    ; 0                         ; Untyped                    ;
; C4_INITIAL                    ; 0                         ; Untyped                    ;
; C5_INITIAL                    ; 0                         ; Untyped                    ;
; C6_INITIAL                    ; 0                         ; Untyped                    ;
; C7_INITIAL                    ; 0                         ; Untyped                    ;
; C8_INITIAL                    ; 0                         ; Untyped                    ;
; C9_INITIAL                    ; 0                         ; Untyped                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                    ;
; C0_PH                         ; 0                         ; Untyped                    ;
; C1_PH                         ; 0                         ; Untyped                    ;
; C2_PH                         ; 0                         ; Untyped                    ;
; C3_PH                         ; 0                         ; Untyped                    ;
; C4_PH                         ; 0                         ; Untyped                    ;
; C5_PH                         ; 0                         ; Untyped                    ;
; C6_PH                         ; 0                         ; Untyped                    ;
; C7_PH                         ; 0                         ; Untyped                    ;
; C8_PH                         ; 0                         ; Untyped                    ;
; C9_PH                         ; 0                         ; Untyped                    ;
; L0_HIGH                       ; 1                         ; Untyped                    ;
; L1_HIGH                       ; 1                         ; Untyped                    ;
; G0_HIGH                       ; 1                         ; Untyped                    ;
; G1_HIGH                       ; 1                         ; Untyped                    ;
; G2_HIGH                       ; 1                         ; Untyped                    ;
; G3_HIGH                       ; 1                         ; Untyped                    ;
; E0_HIGH                       ; 1                         ; Untyped                    ;
; E1_HIGH                       ; 1                         ; Untyped                    ;
; E2_HIGH                       ; 1                         ; Untyped                    ;
; E3_HIGH                       ; 1                         ; Untyped                    ;
; L0_LOW                        ; 1                         ; Untyped                    ;
; L1_LOW                        ; 1                         ; Untyped                    ;
; G0_LOW                        ; 1                         ; Untyped                    ;
; G1_LOW                        ; 1                         ; Untyped                    ;
; G2_LOW                        ; 1                         ; Untyped                    ;
; G3_LOW                        ; 1                         ; Untyped                    ;
; E0_LOW                        ; 1                         ; Untyped                    ;
; E1_LOW                        ; 1                         ; Untyped                    ;
; E2_LOW                        ; 1                         ; Untyped                    ;
; E3_LOW                        ; 1                         ; Untyped                    ;
; L0_INITIAL                    ; 1                         ; Untyped                    ;
; L1_INITIAL                    ; 1                         ; Untyped                    ;
; G0_INITIAL                    ; 1                         ; Untyped                    ;
; G1_INITIAL                    ; 1                         ; Untyped                    ;
; G2_INITIAL                    ; 1                         ; Untyped                    ;
; G3_INITIAL                    ; 1                         ; Untyped                    ;
; E0_INITIAL                    ; 1                         ; Untyped                    ;
; E1_INITIAL                    ; 1                         ; Untyped                    ;
; E2_INITIAL                    ; 1                         ; Untyped                    ;
; E3_INITIAL                    ; 1                         ; Untyped                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                    ;
; L0_PH                         ; 0                         ; Untyped                    ;
; L1_PH                         ; 0                         ; Untyped                    ;
; G0_PH                         ; 0                         ; Untyped                    ;
; G1_PH                         ; 0                         ; Untyped                    ;
; G2_PH                         ; 0                         ; Untyped                    ;
; G3_PH                         ; 0                         ; Untyped                    ;
; E0_PH                         ; 0                         ; Untyped                    ;
; E1_PH                         ; 0                         ; Untyped                    ;
; E2_PH                         ; 0                         ; Untyped                    ;
; E3_PH                         ; 0                         ; Untyped                    ;
; M_PH                          ; 0                         ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                    ;
; CBXI_PARAMETER                ; altpll0_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                    ;
; WIDTH_CLOCK                   ; 6                         ; Untyped                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone V                 ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE             ;
+-------------------------------+---------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                          ;
+----------------------------+---------------------------------------------------------------------------------+
; Name                       ; Value                                                                           ;
+----------------------------+---------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                               ;
; Entity Instance            ; D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                                               ;
;     -- TAP_DISTANCE        ; 1280                                                                            ;
;     -- WIDTH               ; 12                                                                              ;
+----------------------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 1                                                       ;
; Entity Instance                           ; dpram_512x512:b2v_inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 8                                                       ;
;     -- NUMWORDS_A                         ; 262144                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 8                                                       ;
;     -- NUMWORDS_B                         ; 262144                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; altpll0:b2v_inst9|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PWM_cycle:b2v_inst10"                                                                                              ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pwm_number_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altpll0:b2v_inst9"                                                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "position:b2v_inst4"                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; x_barycentre ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; y_barycentre ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gensync:b2v_inst2"                                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; imgy_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; x[9]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D5M_IP:b2v_inst|I2C_CCD_Config:u8"                                                                                                                ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; iUART_CTRL ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0"                                                                   ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D5M_IP:b2v_inst|RAW2RGB:u4"                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iX_Cont ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (11 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D5M_IP:b2v_inst|CCD_Capture:u3"                                                                                                       ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                        ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; oX_Cont     ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (12 bits) it drives; bit(s) "oX_Cont[15..12]" have no fanouts ;
; oY_Cont     ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (11 bits) it drives; bit(s) "oY_Cont[15..11]" have no fanouts ;
; oFrame_Cont ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D5M_IP:b2v_inst|Reset_Delay:u2"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; oRST_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D5M_IP:b2v_inst"                                                                                                      ;
+----------------+--------+------------------+-----------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity         ; Details                                                                                             ;
+----------------+--------+------------------+-----------------------------------------------------------------------------------------------------+
; I2C_SCLK       ; Output ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Bidir" but port on entity declared as "Output" ;
; I2C_SDAT       ; Output ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Bidir" but port on entity declared as "Output" ;
; sCCD_DVAL      ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; sCCD_B         ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; sCCD_G[3..0]   ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; sCCD_R         ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; X_Cont[11..10] ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; X_Cont[0]      ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; Y_Cont[10]     ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; Y_Cont[0]      ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+----------------+--------+------------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 267                         ;
;     CLR               ; 24                          ;
;     CLR SCLR          ; 41                          ;
;     ENA               ; 44                          ;
;     ENA CLR           ; 48                          ;
;     ENA CLR SCLR      ; 33                          ;
;     ENA SCLR          ; 22                          ;
;     SCLR              ; 37                          ;
;     plain             ; 18                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 361                         ;
;     arith             ; 166                         ;
;         1 data inputs ; 152                         ;
;         2 data inputs ; 14                          ;
;     extend            ; 13                          ;
;         7 data inputs ; 13                          ;
;     normal            ; 182                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 27                          ;
;         3 data inputs ; 18                          ;
;         4 data inputs ; 40                          ;
;         5 data inputs ; 38                          ;
;         6 data inputs ; 54                          ;
; boundary_port         ; 76                          ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.28                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Mon Jan  8 12:12:38 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CAMERA_IP_512x512 -c CAMERA_IP_512x512
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file verilog/VGA_Controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file verilog/SEG7_LUT_8.v
    Info (12023): Found entity 1: SEG7_LUT_8
Info (12021): Found 1 design units, including 1 entities, in source file verilog/SEG7_LUT.v
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file verilog/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll
Info (12021): Found 1 design units, including 1 entities, in source file verilog/Reset_Delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file verilog/RAW2RGB.v
    Info (12023): Found entity 1: RAW2RGB
Info (12021): Found 1 design units, including 1 entities, in source file verilog/Line_Buffer.v
    Info (12023): Found entity 1: Line_Buffer
Info (12021): Found 1 design units, including 1 entities, in source file verilog/I2C_Controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file verilog/I2C_CCD_Config.v
    Info (12023): Found entity 1: I2C_CCD_Config
Info (12021): Found 1 design units, including 1 entities, in source file verilog/D5M_IP.v
    Info (12023): Found entity 1: D5M_IP
Info (12021): Found 1 design units, including 1 entities, in source file verilog/CCD_Capture.v
    Info (12023): Found entity 1: CCD_Capture
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/TOP_D5M_IP.vhd
    Info (12022): Found design unit 1: TOP_D5M_IP-bdf_type
    Info (12023): Found entity 1: TOP_D5M_IP
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/test_io.vhd
    Info (12022): Found design unit 1: test_io-A
    Info (12023): Found entity 1: test_io
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pwm_cycle.vhd
    Info (12022): Found design unit 1: PWM_cycle-RTL_Accum
    Info (12023): Found entity 1: PWM_cycle
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/image_process.vhd
    Info (12022): Found design unit 1: image_process-rtl
    Info (12023): Found entity 1: image_process
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/gensync.vhd
    Info (12022): Found design unit 1: gensync-Behavioral
    Info (12023): Found entity 1: gensync
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/dpram_512x512.vhd
    Info (12022): Found design unit 1: dpram_512x512-SYN
    Info (12023): Found entity 1: dpram_512x512
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/delayline_line_buffer.vhd
    Info (12022): Found design unit 1: delayline_line_buffer-A
    Info (12023): Found entity 1: delayline_line_buffer
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/altpll0.vhd
    Info (12022): Found design unit 1: altpll0-SYN
    Info (12023): Found entity 1: altpll0
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/position.vhd
    Info (12022): Found design unit 1: position-det
    Info (12023): Found entity 1: position
Warning (10236): Verilog HDL Implicit Net warning at D5M_IP.v(186): created implicit net for "R"
Warning (10236): Verilog HDL Implicit Net warning at D5M_IP.v(187): created implicit net for "G"
Warning (10236): Verilog HDL Implicit Net warning at D5M_IP.v(188): created implicit net for "B"
Info (12127): Elaborating entity "TOP_D5M_IP" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at TOP_D5M_IP.vhd(215): object "sCCD_VAL" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TOP_D5M_IP.vhd(217): object "VGA_B_i" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TOP_D5M_IP.vhd(218): object "VGA_NB_i" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at TOP_D5M_IP.vhd(229): used implicit default value for signal "b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at TOP_D5M_IP.vhd(229): used implicit default value for signal "r" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at TOP_D5M_IP.vhd(233): object "IMGY_out" assigned a value but never read
Info (12128): Elaborating entity "D5M_IP" for hierarchy "D5M_IP:b2v_inst"
Warning (10036): Verilog HDL or VHDL warning at D5M_IP.v(186): object "R" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at D5M_IP.v(187): object "G" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at D5M_IP.v(188): object "B" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at D5M_IP.v(184): truncated value with size 11 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at D5M_IP.v(186): truncated value with size 12 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at D5M_IP.v(187): truncated value with size 12 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at D5M_IP.v(188): truncated value with size 12 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at D5M_IP.v(193): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "D5M_IP:b2v_inst|Reset_Delay:u2"
Info (12128): Elaborating entity "CCD_Capture" for hierarchy "D5M_IP:b2v_inst|CCD_Capture:u3"
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(162): object "ifval_fedge" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(163): object "y_cnt_d" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(123): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(127): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(183): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "RAW2RGB" for hierarchy "D5M_IP:b2v_inst|RAW2RGB:u4"
Info (12128): Elaborating entity "Line_Buffer" for hierarchy "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component"
Info (12130): Elaborated megafunction instantiation "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component"
Info (12133): Instantiated megafunction "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "1280"
    Info (12134): Parameter "width" = "12"
Warning (287001): Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_nv51.tdf
    Info (12023): Found entity 1: shift_taps_nv51
Info (12128): Elaborating entity "shift_taps_nv51" for hierarchy "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6tg1.tdf
    Info (12023): Found entity 1: altsyncram_6tg1
Info (12128): Elaborating entity "altsyncram_6tg1" for hierarchy "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7of.tdf
    Info (12023): Found entity 1: cntr_7of
Info (12128): Elaborating entity "cntr_7of" for hierarchy "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|cntr_7of:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf
    Info (12023): Found entity 1: cmpr_qac
Info (12128): Elaborating entity "cmpr_qac" for hierarchy "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|cntr_7of:cntr1|cmpr_qac:cmpr4"
Info (12128): Elaborating entity "I2C_CCD_Config" for hierarchy "D5M_IP:b2v_inst|I2C_CCD_Config:u8"
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(122): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(123): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(156): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(161): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(186): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(236): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "D5M_IP:b2v_inst|I2C_CCD_Config:u8|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(69): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(82): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "dpram_512x512" for hierarchy "dpram_512x512:b2v_inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "262144"
    Info (12134): Parameter "numwords_b" = "262144"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "18"
    Info (12134): Parameter "widthad_b" = "18"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c2q1.tdf
    Info (12023): Found entity 1: altsyncram_c2q1
Info (12128): Elaborating entity "altsyncram_c2q1" for hierarchy "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_sma.tdf
    Info (12023): Found entity 1: decode_sma
Info (12128): Elaborating entity "decode_sma" for hierarchy "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|decode_sma:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_l2a.tdf
    Info (12023): Found entity 1: decode_l2a
Info (12128): Elaborating entity "decode_l2a" for hierarchy "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|decode_l2a:rden_decode_b"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb
Info (12128): Elaborating entity "mux_chb" for hierarchy "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|mux_chb:mux3"
Info (12128): Elaborating entity "gensync" for hierarchy "gensync:b2v_inst2"
Info (12128): Elaborating entity "image_process" for hierarchy "image_process:b2v_inst3"
Info (12128): Elaborating entity "position" for hierarchy "position:b2v_inst4"
Warning (10036): Verilog HDL or VHDL warning at position.vhd(33): object "ri" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at position.vhd(33): object "bi" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at position.vhd(40): object "vga_im" assigned a value but never read
Warning (10492): VHDL Process Statement warning at position.vhd(85): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at position.vhd(100): signal "count_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at position.vhd(100): signal "count_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at position.vhd(102): signal "count_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at position.vhd(103): signal "count_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at position.vhd(106): signal "count_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at position.vhd(107): signal "count_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at position.vhd(110): signal "count_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at position.vhd(111): signal "count_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at position.vhd(116): signal "count_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at position.vhd(116): signal "count_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at position.vhd(118): signal "count_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at position.vhd(119): signal "count_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at position.vhd(122): signal "count_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at position.vhd(123): signal "count_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at position.vhd(126): signal "count_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at position.vhd(127): signal "count_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at position.vhd(82): inferring latch(es) for signal or variable "next_x_bar", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at position.vhd(82): inferring latch(es) for signal or variable "next_y_bar", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at position.vhd(82): inferring latch(es) for signal or variable "next_count", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at position.vhd(82): inferring latch(es) for signal or variable "next_x_sum", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at position.vhd(82): inferring latch(es) for signal or variable "next_y_sum", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "next_y_sum[0]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_sum[1]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_sum[2]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_sum[3]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_sum[4]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_sum[5]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_sum[6]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_sum[7]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_sum[8]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_sum[9]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_sum[10]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_sum[11]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_sum[12]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_sum[13]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_sum[14]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_sum[15]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_sum[16]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_sum[17]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_sum[18]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_sum[19]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_sum[20]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_sum[21]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_sum[22]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_sum[23]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_sum[24]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_sum[0]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_sum[1]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_sum[2]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_sum[3]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_sum[4]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_sum[5]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_sum[6]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_sum[7]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_sum[8]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_sum[9]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_sum[10]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_sum[11]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_sum[12]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_sum[13]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_sum[14]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_sum[15]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_sum[16]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_sum[17]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_sum[18]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_sum[19]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_sum[20]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_sum[21]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_sum[22]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_sum[23]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_sum[24]" at position.vhd(82)
Info (10041): Inferred latch for "next_count[0]" at position.vhd(82)
Info (10041): Inferred latch for "next_count[1]" at position.vhd(82)
Info (10041): Inferred latch for "next_count[2]" at position.vhd(82)
Info (10041): Inferred latch for "next_count[3]" at position.vhd(82)
Info (10041): Inferred latch for "next_count[4]" at position.vhd(82)
Info (10041): Inferred latch for "next_count[5]" at position.vhd(82)
Info (10041): Inferred latch for "next_count[6]" at position.vhd(82)
Info (10041): Inferred latch for "next_count[7]" at position.vhd(82)
Info (10041): Inferred latch for "next_count[8]" at position.vhd(82)
Info (10041): Inferred latch for "next_count[9]" at position.vhd(82)
Info (10041): Inferred latch for "next_count[10]" at position.vhd(82)
Info (10041): Inferred latch for "next_count[11]" at position.vhd(82)
Info (10041): Inferred latch for "next_count[12]" at position.vhd(82)
Info (10041): Inferred latch for "next_count[13]" at position.vhd(82)
Info (10041): Inferred latch for "next_count[14]" at position.vhd(82)
Info (10041): Inferred latch for "next_count[15]" at position.vhd(82)
Info (10041): Inferred latch for "next_count[16]" at position.vhd(82)
Info (10041): Inferred latch for "next_count[17]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_bar[0]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_bar[1]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_bar[2]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_bar[3]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_bar[4]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_bar[5]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_bar[6]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_bar[7]" at position.vhd(82)
Info (10041): Inferred latch for "next_y_bar[8]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_bar[0]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_bar[1]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_bar[2]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_bar[3]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_bar[4]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_bar[5]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_bar[6]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_bar[7]" at position.vhd(82)
Info (10041): Inferred latch for "next_x_bar[8]" at position.vhd(82)
Info (12128): Elaborating entity "altpll0" for hierarchy "altpll0:b2v_inst9"
Info (12128): Elaborating entity "altpll" for hierarchy "altpll0:b2v_inst9|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "altpll0:b2v_inst9|altpll:altpll_component"
Info (12133): Instantiated megafunction "altpll0:b2v_inst9|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v
    Info (12023): Found entity 1: altpll0_altpll
Info (12128): Elaborating entity "altpll0_altpll" for hierarchy "altpll0:b2v_inst9|altpll:altpll_component|altpll0_altpll:auto_generated"
Info (12128): Elaborating entity "PWM_cycle" for hierarchy "PWM_cycle:b2v_inst10"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a4"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a5"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a6"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a7"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a8"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a9"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a10"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a11"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a12"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a13"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a14"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a15"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a16"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a17"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a18"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a19"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a20"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a21"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a22"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a23"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a24"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a25"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a26"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a27"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a28"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a29"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a30"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a31"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a32"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a33"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a34"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a35"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a36"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a37"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a38"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a39"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a40"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a41"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a42"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a43"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a44"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a45"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a46"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a47"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a48"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a49"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a50"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a51"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a52"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a53"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a54"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a55"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a56"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a57"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a58"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a59"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a60"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a61"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a62"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a63"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a64"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a65"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a66"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a67"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a68"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a69"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a70"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a71"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a72"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a73"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a74"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a75"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a76"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a77"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a78"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a79"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a80"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a81"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a82"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a83"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a84"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a85"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a86"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a87"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a88"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a89"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a90"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a91"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a92"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a93"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a94"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a95"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a96"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a97"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a98"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a99"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a100"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a101"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a102"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a103"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a104"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a105"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a106"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a107"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a108"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a109"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a110"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a111"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a112"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a113"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a114"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a115"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a116"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a117"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a118"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a119"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a120"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a121"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a122"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a123"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a124"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a125"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a126"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a127"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a128"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a129"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a130"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a131"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a132"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a133"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a134"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a135"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a136"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a137"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a138"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a139"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a140"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a141"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a142"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a143"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a144"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a145"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a146"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a147"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a148"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a149"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a150"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a151"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a152"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a153"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a154"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a155"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a156"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a157"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a158"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a159"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a160"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a161"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a162"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a163"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a164"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a165"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a166"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a167"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a168"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a169"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a170"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a171"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a172"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a173"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a174"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a175"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a176"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a177"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a178"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a179"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a180"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a181"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a182"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a183"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a184"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a185"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a186"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a187"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a188"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a189"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a190"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a191"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a192"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a193"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a194"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a195"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a196"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a197"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a198"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a199"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a200"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a201"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a202"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a203"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a204"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a205"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a206"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a207"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a208"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a209"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a210"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a211"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a212"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a213"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a214"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a215"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a216"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a217"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a218"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a219"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a220"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a221"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a222"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a223"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a224"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a225"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a226"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a227"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a228"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a229"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a230"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a231"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a232"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a233"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a234"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a235"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a236"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a237"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a238"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a239"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a240"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a241"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a242"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a243"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a244"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a245"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a246"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a247"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a248"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a249"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a250"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a251"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a252"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a253"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a254"
        Warning (14320): Synthesized away node "dpram_512x512:b2v_inst1|altsyncram:altsyncram_component|altsyncram_c2q1:auto_generated|ram_block1a255"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2|q_b[0]"
        Warning (14320): Synthesized away node "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2|q_b[1]"
        Warning (14320): Synthesized away node "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2|q_b[2]"
        Warning (14320): Synthesized away node "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2|q_b[3]"
        Warning (14320): Synthesized away node "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2|q_b[4]"
        Warning (14320): Synthesized away node "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2|q_b[5]"
        Warning (14320): Synthesized away node "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2|q_b[6]"
        Warning (14320): Synthesized away node "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2|q_b[7]"
        Warning (14320): Synthesized away node "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2|q_b[8]"
        Warning (14320): Synthesized away node "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2|q_b[9]"
        Warning (14320): Synthesized away node "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2|q_b[10]"
        Warning (14320): Synthesized away node "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2|q_b[11]"
        Warning (14320): Synthesized away node "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2|q_b[12]"
        Warning (14320): Synthesized away node "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2|q_b[13]"
        Warning (14320): Synthesized away node "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2|q_b[14]"
        Warning (14320): Synthesized away node "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2|q_b[15]"
        Warning (14320): Synthesized away node "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2|q_b[16]"
        Warning (14320): Synthesized away node "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2|q_b[17]"
        Warning (14320): Synthesized away node "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2|q_b[18]"
        Warning (14320): Synthesized away node "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2|q_b[19]"
        Warning (14320): Synthesized away node "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2|q_b[20]"
        Warning (14320): Synthesized away node "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2|q_b[21]"
        Warning (14320): Synthesized away node "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2|q_b[22]"
        Warning (14320): Synthesized away node "D5M_IP:b2v_inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv51:auto_generated|altsyncram_6tg1:altsyncram2|q_b[23]"
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "I2C_SCLK" and its non-tri-state driver.
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "I2C_SCLK~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "TRIGGER" is stuck at VCC
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 101 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance altpll0:b2v_inst9|altpll:altpll_component|altpll0_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CCD_DATA[0]"
    Warning (15610): No output dependent on input pin "CCD_DATA[1]"
    Warning (15610): No output dependent on input pin "CCD_DATA[2]"
    Warning (15610): No output dependent on input pin "CCD_DATA[3]"
    Warning (15610): No output dependent on input pin "CCD_DATA[4]"
    Warning (15610): No output dependent on input pin "CCD_DATA[5]"
    Warning (15610): No output dependent on input pin "CCD_DATA[6]"
    Warning (15610): No output dependent on input pin "CCD_DATA[7]"
    Warning (15610): No output dependent on input pin "CCD_DATA[8]"
    Warning (15610): No output dependent on input pin "CCD_DATA[9]"
    Warning (15610): No output dependent on input pin "CCD_DATA[10]"
    Warning (15610): No output dependent on input pin "CCD_DATA[11]"
    Warning (15610): No output dependent on input pin "SW[8]"
Info (21057): Implemented 475 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 31 input pins
    Info (21059): Implemented 43 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 398 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 379 warnings
    Info: Peak virtual memory: 944 megabytes
    Info: Processing ended: Mon Jan  8 12:12:47 2018
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:07


