################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2023/03/25 21:30:30)
# requested at line 3 in C:\Users\ritwi\OneDrive\Desktop\Study Material\EE-577B\Project\Cardinal-Bidirectional-Ring-NoC\.dvt\default.build


################ Verilog Auto-config Directives ################
+dvt_init

+incdir+project\include\sim_ver
+incdir+project

### AUTOCONFIG ERROR: Unresolved includes
# The following includes could not be resolved:
#`include "/usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div_function.inc" in DW_div.v (C:/Users/ritwi/OneDrive/Desktop/Study Material/EE-577B/Project/Cardinal-Bidirectional-Ring-NoC/project/include/sim_ver/DW_div.v)
#`include "/usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_sqrt_function.inc" in DW_sqrt.v (C:/Users/ritwi/OneDrive/Desktop/Study Material/EE-577B/Project/Cardinal-Bidirectional-Ring-NoC/project/include/sim_ver/DW_sqrt.v)

project/design/cardinal_nic.v
project/design/cpu.v
project/include/sim_ver/DW01_addsub.v
project/include/sim_ver/DW02_mult_3_stage.v
project/include/sim_ver/DW_shifter.v
project/tb/tb_alu.v
project/tb/tb_cardinal_nic.v
project/tb/tb_cpu.v
project/tb/tb_gold_ring.v
project/tb/tb_gold_router.v
project/tb/tb_rotating_prioritizer.v
project/tb/tb_cmp.v
project/tb/tb_regfile.v

