--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Main_FPGA/Main_FPGA.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Main FPGA/labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
------------+------------+------------+--------------------+--------+
            |  Setup to  |  Hold to   |                    | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
------------+------------+------------+--------------------+--------+
button3     |    5.276(R)|   -2.430(R)|analyzer3_clock_OBUF|   0.000|
button_enter|    3.281(R)|   -1.918(R)|analyzer3_clock_OBUF|   0.000|
user3<11>   |   14.730(R)|   -8.721(R)|analyzer3_clock_OBUF|   0.000|
user3<12>   |   12.272(R)|   -6.263(R)|analyzer3_clock_OBUF|   0.000|
user3<13>   |   11.760(R)|   -5.751(R)|analyzer3_clock_OBUF|   0.000|
user3<14>   |   11.314(R)|   -5.305(R)|analyzer3_clock_OBUF|   0.000|
user3<15>   |   11.425(R)|   -5.416(R)|analyzer3_clock_OBUF|   0.000|
user3<16>   |   13.509(R)|   -7.500(R)|analyzer3_clock_OBUF|   0.000|
user3<17>   |   12.816(R)|   -6.807(R)|analyzer3_clock_OBUF|   0.000|
user3<18>   |   13.076(R)|   -7.067(R)|analyzer3_clock_OBUF|   0.000|
user3<19>   |   13.676(R)|   -5.867(R)|analyzer3_clock_OBUF|   0.000|
user3<20>   |   13.013(R)|   -5.204(R)|analyzer3_clock_OBUF|   0.000|
user3<21>   |   12.880(R)|   -5.071(R)|analyzer3_clock_OBUF|   0.000|
------------+------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
----------------+------------+--------------------+--------+
                | clk (edge) |                    | Clock  |
Destination     |   to PAD   |Internal Clock(s)   | Phase  |
----------------+------------+--------------------+--------+
disp_clock      |   11.190(R)|analyzer3_clock_OBUF|   0.000|
user3<0>        |   13.016(R)|analyzer3_clock_OBUF|   0.000|
user3<1>        |   12.849(R)|analyzer3_clock_OBUF|   0.000|
user3<2>        |   11.899(R)|analyzer3_clock_OBUF|   0.000|
user3<3>        |   13.331(R)|analyzer3_clock_OBUF|   0.000|
user3<4>        |   11.115(R)|analyzer3_clock_OBUF|   0.000|
user3<5>        |   11.402(R)|analyzer3_clock_OBUF|   0.000|
user3<6>        |   11.336(R)|analyzer3_clock_OBUF|   0.000|
user3<7>        |   10.960(R)|analyzer3_clock_OBUF|   0.000|
user3<8>        |   12.353(R)|analyzer3_clock_OBUF|   0.000|
user3<9>        |   13.019(R)|analyzer3_clock_OBUF|   0.000|
user3<10>       |   12.057(R)|analyzer3_clock_OBUF|   0.000|
vga_out_blank_b |   14.409(R)|clock_65mhz         |   0.000|
vga_out_blue<0> |   19.759(R)|clock_65mhz         |   0.000|
vga_out_blue<1> |   20.071(R)|clock_65mhz         |   0.000|
vga_out_blue<2> |   19.408(R)|clock_65mhz         |   0.000|
vga_out_blue<3> |   19.413(R)|clock_65mhz         |   0.000|
vga_out_blue<4> |   19.684(R)|clock_65mhz         |   0.000|
vga_out_blue<5> |   19.373(R)|clock_65mhz         |   0.000|
vga_out_blue<6> |   23.862(R)|clock_65mhz         |   0.000|
vga_out_blue<7> |   24.161(R)|clock_65mhz         |   0.000|
vga_out_green<0>|   19.362(R)|clock_65mhz         |   0.000|
vga_out_green<1>|   20.359(R)|clock_65mhz         |   0.000|
vga_out_green<2>|   20.276(R)|clock_65mhz         |   0.000|
vga_out_green<3>|   19.977(R)|clock_65mhz         |   0.000|
vga_out_green<4>|   21.280(R)|clock_65mhz         |   0.000|
vga_out_green<5>|   20.072(R)|clock_65mhz         |   0.000|
vga_out_green<6>|   19.897(R)|clock_65mhz         |   0.000|
vga_out_green<7>|   19.559(R)|clock_65mhz         |   0.000|
vga_out_hsync   |   12.550(R)|clock_65mhz         |   0.000|
vga_out_red<0>  |   20.488(R)|clock_65mhz         |   0.000|
vga_out_red<1>  |   19.435(R)|clock_65mhz         |   0.000|
vga_out_red<2>  |   20.977(R)|clock_65mhz         |   0.000|
vga_out_red<3>  |   21.579(R)|clock_65mhz         |   0.000|
vga_out_red<4>  |   22.504(R)|clock_65mhz         |   0.000|
vga_out_red<5>  |   20.942(R)|clock_65mhz         |   0.000|
vga_out_red<6>  |   22.794(R)|clock_65mhz         |   0.000|
vga_out_red<7>  |   20.802(R)|clock_65mhz         |   0.000|
vga_out_vsync   |   14.092(R)|clock_65mhz         |   0.000|
----------------+------------+--------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |   13.964|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |analyzer3_clock    |    9.905|
clock_27mhz    |vga_out_pixel_clock|   11.460|
---------------+-------------------+---------+


Analysis completed Mon Nov  2 16:37:45 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 345 MB



