// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright 2021 NXP
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

/dts-v1/;
#include "fsl-s32v234.dtsi"

/ {
	model = "Freescale S32V234 HPC SOM";
	compatible = "fsl,s32v234";

	chosen {
		stdout-path = "serial0:115200n8";
	};

	memory_DDR0@80000000 {
		device_type = "memory";
		reg = <0 0x80000000 0 0x20000000>;
	};

	memory_DDR1@c0000000 {
		device_type = "memory";
		reg = <0 0xc0000000 0 0x20000000>;
	};
};

&cse3 {
	status = "okay";
};

&dec200_dec {
	status = "okay";
};

&dec200_enc {
	status = "okay";
};

&edma {
	status = "okay";
};

&fdma {
	status = "okay";
};

&fec {
	status = "okay";
	phy-mode = "rgmii-txid";
	fixed-link {
		speed=<1000>;
		full-duplex;
	};
};

&gpioother {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gpio>;
	status = "okay";
};

&h264decoder {
	status = "okay";
};

&h264_encoder {
	status = "okay";
};

&i2c0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c0>;
	status = "okay";
};

&i2c1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	sii9022a@39 {
		compatible = "fsl,sii902x";
		reg = <0x39>;
	};
};

&i2c2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";
};

&jpegdecoder {
	status = "okay";
};

&mipicsi0 {
	status = "okay";
};

&mipicsi1 {
	status = "okay";
};

&pcie {
	status = "okay";
};

&gpioeirq {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gpioeirq>;
	status = "okay";
};

&pinctrl {
	status = "okay";

	s32v234-conti-hpc {

		pinctrl_uart0: uart0grp {
			fsl,pins = <
				S32V234_PAD_PA12__UART0_TXD
				S32V234_PAD_PA11__UART0_RXD_OUT
				S32V234_PAD_PA11__UART0_RXD_IN
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				S32V234_PAD_PA14__UART1_TXD
				S32V234_PAD_PA13__UART1_RXD_OUT
				S32V234_PAD_PA13__UART1_RXD_IN
			>;
		};

		pinctrl_i2c0: i2c0grp {
			fsl,pins = <
				S32V234_PAD_PG3__I2C0_DATA_OUT
				S32V234_PAD_PG3__I2C0_DATA_IN
				S32V234_PAD_PG4__I2C0_SCLK_OUT
				S32V234_PAD_PG4__I2C0_SCLK_IN
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				S32V234_PAD_PG5__I2C1_DATA_OUT
				S32V234_PAD_PG5__I2C1_DATA_IN
				S32V234_PAD_PG6__I2C1_SCLK_OUT
				S32V234_PAD_PG6__I2C1_SCLK_IN
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				S32V234_PAD_PB3__I2C2_DATA_OUT
				S32V234_PAD_PB3__I2C2_DATA_IN
				S32V234_PAD_PB4__I2C2_SCLK_OUT
				S32V234_PAD_PB4__I2C2_SCLK_IN
			>;
		};

		pinctrl_dcu: dcugrp {
			fsl,pins = <
				S32V234_PAD_PJ13__DCU_B0_D18
				S32V234_PAD_PJ14__DCU_B1_D19
				S32V234_PAD_PJ15__DCU_B2_D20
				S32V234_PAD_PK0__DCU_B3_D21
				S32V234_PAD_PK1__DCU_B4_D22
				S32V234_PAD_PK2__DCU_B5_D23
				S32V234_PAD_PK3__DCU_B6_D24
				S32V234_PAD_PK4__DCU_B7_D25
				S32V234_PAD_PJ5__DCU_G0_D10
				S32V234_PAD_PJ6__DCU_G1_D11
				S32V234_PAD_PJ7__DCU_G2_D12
				S32V234_PAD_PJ8__DCU_G3_D13
				S32V234_PAD_PJ9__DCU_G4_D14
				S32V234_PAD_PJ10__DCU_G5_D15
				S32V234_PAD_PJ11__DCU_G6_D16
				S32V234_PAD_PJ12__DCU_G7_D17
				S32V234_PAD_PH13__DCU_R0_D2
				S32V234_PAD_PH14__DCU_R1_D3
				S32V234_PAD_PH15__DCU_R2_D4
				S32V234_PAD_PJ0__DCU_R3_D5
				S32V234_PAD_PJ1__DCU_R4_D6
				S32V234_PAD_PJ2__DCU_R5_D7
				S32V234_PAD_PJ3__DCU_R6_D8
				S32V234_PAD_PJ4__DCU_R7_D9
				S32V234_PAD_PH9__DCU_VSYNC_C2
				S32V234_PAD_PH8__DCU_HSYNC_C1
				S32V234_PAD_PH10__DCU_DE_C3
				S32V234_PAD_PH12__DCU_PCLK_D1_DSE_80
			>;
		};

		pinctrl_usdhc0: usdhc0grp {
			fsl,pins = <
				S32V234_PAD_PK6__USDHC_CLK_OUT
				S32V234_PAD_PK6__USDHC_CLK_IN
				S32V234_PAD_PK7__USDHC_CMD_OUT
				S32V234_PAD_PK7__USDHC_CMD_IN
				S32V234_PAD_PK8__USDHC_DAT0_OUT
				S32V234_PAD_PK8__USDHC_DAT0_IN
				S32V234_PAD_PK9__USDHC_DAT1_OUT
				S32V234_PAD_PK9__USDHC_DAT1_IN
				S32V234_PAD_PK10__USDHC_DAT2_OUT
				S32V234_PAD_PK10__USDHC_DAT2_IN
				S32V234_PAD_PK11__USDHC_DAT3_OUT
				S32V234_PAD_PK11__USDHC_DAT3_IN
			>;
		};

		pinctrl_enet: enetgrp {
			fsl,pins = <
				S32V234_PAD_PC15__TXCLK_OUT
				S32V234_PAD_PC15__TXCLK_IN
				S32V234_PAD_PD0__RXCLK_OUT
				S32V234_PAD_PD0__RXCLK_IN
				S32V234_PAD_PD11__TX_EN_OUT
				S32V234_PAD_PD4__RX_DV_OUT
				S32V234_PAD_PD4__RX_DV_IN
				S32V234_PAD_PD7__TX_D0_OUT
				S32V234_PAD_PD1__RX_D0_OUT
				S32V234_PAD_PD1__RX_D0_IN
				S32V234_PAD_PD8__TX_D1_OUT
				S32V234_PAD_PD2__RX_D1_OUT
				S32V234_PAD_PD2__RX_D1_IN
				S32V234_PAD_PD9__TX_D2_OUT
				S32V234_PAD_PD3__RX_D2_OUT
				S32V234_PAD_PD3__RX_D2_IN
				S32V234_PAD_PD10__TX_D3_OUT
				S32V234_PAD_PD4__RX_D3_OUT
				S32V234_PAD_PD4__RX_D3_IN
			>;
		};

		pinctrl_gpio: gpiogrp {
			fsl,pins = <
				S32V234_PAD_PC1__SIUL_GPIO33
				S32V234_PAD_PK12__SIUL_GPIO156
				S32V234_PAD_PK15__SIUL_GPIO159
				S32V234_PAD_PL0__SIUL_GPIO160
				S32V234_PAD_PL1__SIUL_GPIO161
				S32V234_PAD_PL2__SIUL_GPIO162
				S32V234_PAD_PK13__SIUL_GPIO157
				S32V234_PAD_PK14__SIUL_GPIO158
				>;
		};

		pinctrl_gpioeirq: gpioeirqgrp {
			fsl,pins = <
				S32V234_PAD_PA8__SIUL_EIRQ8
				S32V234_PAD_PA5__SIUL_EIRQ5
			>;
		};

	};
};

&tmu {
	status = "okay";
};

&stm0 {
	status = "okay";
};

&stm1 {
	status = "okay";
};

&swt0 {
	status = "okay";
};

&swt1 {
	status = "okay";
};

&swt2 {
	status = "okay";
};

&swt3 {
	status = "okay";
};

&fccu {
	status = "okay";
};

&uart0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart0>;
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&dcu0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_dcu>;
	status = "okay";

	display = <&display>;

	display: display@0 {
		bits-per-pixel = <32>;

		display-timings {
			native-mode = <&timing0>;

			timing0: hdmi-fhd {
				clock-frequency = <150000000>;
				hactive = <1920>;
				vactive = <1080>;
				vback-porch = <36>;
				vfront-porch = <4>;
				hback-porch = <148>;
				hfront-porch = <88>;
				hsync-len = <45>;
				vsync-len = <16>;
			};

			timing1: hdmi-wuxga {
				clock-frequency = <150000000>;
				hactive = <1920>;
				vactive = <1200>;
				vback-porch = <40>;
				vfront-porch = <5>;
				hback-porch = <65>;
				hfront-porch = <13>;
				hsync-len = <2>;
				vsync-len = <5>;
			};

			timing2: hdmi-ntsc {
				clock-frequency = <25000000>;
				hactive = <720>;
				vactive = <480>;
				vback-porch = <10>;
				vfront-porch = <1>;
				hback-porch = <85>;
				hfront-porch = <17>;
				hsync-len = <21>;
				vsync-len = <3>;
			};

			timing3: hdmi-pal {
				clock-frequency = <50000000>;
				hactive = <720>;
				vactive = <576>;
				vback-porch = <83>;
				vfront-porch = <21>;
				hback-porch = <385>;
				hfront-porch = <24>;
				hsync-len = <91>;
				vsync-len = <3>;
			};

			timing4: hdmi-vga {
				clock-frequency = <25000000>;
				hactive = <640>;
				vactive = <480>;
				vback-porch = <33>;
				vfront-porch = <9>;
				hback-porch = <48>;
				hfront-porch = <16>;
				hsync-len = <91>;
				vsync-len = <2>;
			};

			timing5: hdmi-wxga {
				clock-frequency = <75000000>;
				hactive = <1280>;
				vactive = <720>;
				vback-porch = <20>;
				vfront-porch = <5>;
				hback-porch = <220>;
				hfront-porch = <110>;
				hsync-len = <37>;
				vsync-len = <14>;
			};

			timing6: hdmi-xga {
				clock-frequency = <75000000>;
				hactive = <1024>;
				vactive = <768>;
				vback-porch = <49>;
				vfront-porch = <10>;
				hback-porch = <272>;
				hfront-porch = <69>;
				hsync-len = <136>;
				vsync-len = <6>;
			};

		};
	};
};

&usdhc0 {
	no-1-8-v;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc0>;
	status = "okay";
};

&vseq {
	status = "okay";
};

