verilog work "full_adder_structural.v"
verilog work "sub_structural.v"
