
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/vendor/lowrisc_ibex/rtl/ibex_fetch_fifo.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">   1: // Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">   2: // Copyright 2018 ETH Zurich and University of Bologna, see also CREDITS.md.</pre>
<pre style="margin:0; padding:0 ">   3: // Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">   4: // SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">   5: </pre>
<pre style="margin:0; padding:0 ">   6: /**</pre>
<pre style="margin:0; padding:0 ">   7:  * Fetch Fifo for 32 bit memory interface</pre>
<pre style="margin:0; padding:0 ">   8:  *</pre>
<pre style="margin:0; padding:0 ">   9:  * input port: send address and data to the FIFO</pre>
<pre style="margin:0; padding:0 ">  10:  * clear_i clears the FIFO for the following cycle, including any new request</pre>
<pre style="margin:0; padding:0 ">  11:  */</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  12: module ibex_fetch_fifo #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  13:   parameter int unsigned NUM_REQS = 2</pre>
<pre style="margin:0; padding:0 ">  14: ) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  15:     input  logic        clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  16:     input  logic        rst_ni,</pre>
<pre style="margin:0; padding:0 ">  17: </pre>
<pre style="margin:0; padding:0 ">  18:     // control signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19:     input  logic        clear_i,          // clears the contents of the FIFO</pre>
<pre style="margin:0; padding:0 ">  20: </pre>
<pre style="margin:0; padding:0 ">  21:     // input port</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  22:     input  logic        in_valid_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  23:     output logic        in_ready_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:     input  logic [31:0] in_addr_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25:     input  logic [31:0] in_rdata_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:     input  logic        in_err_i,</pre>
<pre style="margin:0; padding:0 ">  27: </pre>
<pre style="margin:0; padding:0 ">  28:     // output port</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  29:     output logic        out_valid_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  30:     input  logic        out_ready_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:     output logic [31:0] out_addr_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:     output logic [31:0] out_rdata_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:     output logic        out_err_o</pre>
<pre style="margin:0; padding:0 ">  34: );</pre>
<pre style="margin:0; padding:0 ">  35: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36:   localparam int unsigned DEPTH = NUM_REQS+1;</pre>
<pre style="margin:0; padding:0 ">  37: </pre>
<pre style="margin:0; padding:0 ">  38:   // index 0 is used for output</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:   logic [DEPTH-1:0] [31:0]  rdata_d,   rdata_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  40:   logic [DEPTH-1:0]         err_d,     err_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:   logic [DEPTH-1:0]         valid_d,   valid_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42:   logic [DEPTH-1:0]         lowest_free_entry;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  43:   logic [DEPTH-1:0]         valid_pushed, valid_popped;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:   logic [DEPTH-1:0]         entry_en;</pre>
<pre style="margin:0; padding:0 ">  45: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  46:   logic                     pop_fifo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  47:   logic             [31:0]  rdata, rdata_unaligned;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  48:   logic                     err,   err_unaligned;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49:   logic                     valid, valid_unaligned;</pre>
<pre style="margin:0; padding:0 ">  50: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  51:   logic                     aligned_is_compressed, unaligned_is_compressed;</pre>
<pre style="margin:0; padding:0 ">  52: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  53:   logic                     addr_incr_two;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  54:   logic [31:1]              instr_addr_d, instr_addr_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  55:   logic                     instr_addr_en;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  56:   logic                     unused_addr_in;</pre>
<pre style="margin:0; padding:0 ">  57: </pre>
<pre style="margin:0; padding:0 ">  58:   /////////////////</pre>
<pre style="margin:0; padding:0 ">  59:   // Output port //</pre>
<pre style="margin:0; padding:0 ">  60:   /////////////////</pre>
<pre style="margin:0; padding:0 ">  61: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  62:   assign rdata = valid_q[0] ? rdata_q[0] : in_rdata_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63:   assign err   = valid_q[0] ? err_q[0]   : in_err_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64:   assign valid = valid_q[0] | in_valid_i;</pre>
<pre style="margin:0; padding:0 ">  65: </pre>
<pre style="margin:0; padding:0 ">  66:   // The FIFO contains word aligned memory fetches, but the instructions contained in each entry</pre>
<pre style="margin:0; padding:0 ">  67:   // might be half-word aligned (due to compressed instructions)</pre>
<pre style="margin:0; padding:0 ">  68:   // e.g.</pre>
<pre style="margin:0; padding:0 ">  69:   //              | 31               16 | 15               0 |</pre>
<pre style="margin:0; padding:0 ">  70:   // FIFO entry 0 | Instr 1 [15:0]      | Instr 0 [15:0]     |</pre>
<pre style="margin:0; padding:0 ">  71:   // FIFO entry 1 | Instr 2 [15:0]      | Instr 1 [31:16]    |</pre>
<pre style="margin:0; padding:0 ">  72:   //</pre>
<pre style="margin:0; padding:0 ">  73:   // The FIFO also has a direct bypass path, so a complete instruction might be made up of data</pre>
<pre style="margin:0; padding:0 ">  74:   // from the FIFO and new incoming data.</pre>
<pre style="margin:0; padding:0 ">  75:   //</pre>
<pre style="margin:0; padding:0 ">  76: </pre>
<pre style="margin:0; padding:0 ">  77:   // Construct the output data for an unaligned instruction</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78:   assign rdata_unaligned = valid_q[1] ? {rdata_q[1][15:0], rdata[31:16]} :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:                                         {in_rdata_i[15:0], rdata[31:16]};</pre>
<pre style="margin:0; padding:0 ">  80: </pre>
<pre style="margin:0; padding:0 ">  81:   // If entry[1] is valid, an error can come from entry[0] or entry[1], unless the</pre>
<pre style="margin:0; padding:0 ">  82:   // instruction in entry[0] is compressed (entry[1] is a new instruction)</pre>
<pre style="margin:0; padding:0 ">  83:   // If entry[1] is not valid, and entry[0] is, an error can come from entry[0] or the incoming</pre>
<pre style="margin:0; padding:0 ">  84:   // data, unless the instruction in entry[0] is compressed</pre>
<pre style="margin:0; padding:0 ">  85:   // If entry[0] is not valid, the error must come from the incoming data</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  86:   assign err_unaligned   = valid_q[1] ? ((err_q[1] & ~unaligned_is_compressed) | err_q[0]) :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  87:                                         ((valid_q[0] & err_q[0]) |</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  88:                                          (in_err_i & (~valid_q[0] | ~unaligned_is_compressed)));</pre>
<pre style="margin:0; padding:0 ">  89: </pre>
<pre style="margin:0; padding:0 ">  90:   // An uncompressed unaligned instruction is only valid if both parts are available</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  91:   assign valid_unaligned = valid_q[1] ? 1'b1 :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  92:                                         (valid_q[0] & in_valid_i);</pre>
<pre style="margin:0; padding:0 ">  93: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  94:   assign unaligned_is_compressed    = rdata[17:16] != 2'b11;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:   assign aligned_is_compressed      = rdata[ 1: 0] != 2'b11;</pre>
<pre style="margin:0; padding:0 ">  96: </pre>
<pre style="margin:0; padding:0 ">  97:   ////////////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  98:   // Instruction aligner (if unaligned) //</pre>
<pre style="margin:0; padding:0 ">  99:   ////////////////////////////////////////</pre>
<pre style="margin:0; padding:0 "> 100: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 101:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 102:     if (out_addr_o[1]) begin</pre>
<pre style="margin:0; padding:0 "> 103:       // unaligned case</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 104:       out_rdata_o = rdata_unaligned;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 105:       out_err_o   = err_unaligned;</pre>
<pre style="margin:0; padding:0 "> 106: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 107:       if (unaligned_is_compressed) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 108:         out_valid_o = valid;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 109:       end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110:         out_valid_o = valid_unaligned;</pre>
<pre style="margin:0; padding:0 "> 111:       end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 112:     end else begin</pre>
<pre style="margin:0; padding:0 "> 113:       // aligned case</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 114:       out_rdata_o = rdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 115:       out_err_o   = err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 116:       out_valid_o = valid;</pre>
<pre style="margin:0; padding:0 "> 117:     end</pre>
<pre style="margin:0; padding:0 "> 118:   end</pre>
<pre style="margin:0; padding:0 "> 119: </pre>
<pre style="margin:0; padding:0 "> 120:   /////////////////////////</pre>
<pre style="margin:0; padding:0 "> 121:   // Instruction address //</pre>
<pre style="margin:0; padding:0 "> 122:   /////////////////////////</pre>
<pre style="margin:0; padding:0 "> 123: </pre>
<pre style="margin:0; padding:0 "> 124:   // Update the address on branches and every time an instruction is driven</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 125:   assign instr_addr_en = clear_i | (out_ready_i & out_valid_o);</pre>
<pre style="margin:0; padding:0 "> 126: </pre>
<pre style="margin:0; padding:0 "> 127:   // Increment the address by two every time a compressed instruction is popped</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 128:   assign addr_incr_two = instr_addr_q[1] ? unaligned_is_compressed :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 129:                                            aligned_is_compressed;</pre>
<pre style="margin:0; padding:0 "> 130: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 131:   assign instr_addr_d = clear_i ? in_addr_i[31:1] :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 132:                                   (instr_addr_q[31:1] +</pre>
<pre style="margin:0; padding:0 "> 133:                                    // Increment address by 4 or 2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 134:                                    {29'd0,~addr_incr_two,addr_incr_two});</pre>
<pre style="margin:0; padding:0 "> 135: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 136:   always_ff @(posedge clk_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 137:     if (instr_addr_en) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 138:       instr_addr_q <= instr_addr_d;</pre>
<pre style="margin:0; padding:0 "> 139:     end</pre>
<pre style="margin:0; padding:0 "> 140:   end</pre>
<pre style="margin:0; padding:0 "> 141: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 142:   assign out_addr_o[31:1] = instr_addr_q[31:1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 143:   assign out_addr_o[0]    = 1'b0;</pre>
<pre style="margin:0; padding:0 "> 144: </pre>
<pre style="margin:0; padding:0 "> 145:   // The LSB of the address is unused, since all addresses are halfword aligned</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 146:   assign unused_addr_in = in_addr_i[0];</pre>
<pre style="margin:0; padding:0 "> 147: </pre>
<pre style="margin:0; padding:0 "> 148:   ////////////////</pre>
<pre style="margin:0; padding:0 "> 149:   // input port //</pre>
<pre style="margin:0; padding:0 "> 150:   ////////////////</pre>
<pre style="margin:0; padding:0 "> 151: </pre>
<pre style="margin:0; padding:0 "> 152:   // Accept data as long as our FIFO has space to accept the maximum number of outstanding</pre>
<pre style="margin:0; padding:0 "> 153:   // requests. Note that the prefetch buffer does not count how many requests are actually</pre>
<pre style="margin:0; padding:0 "> 154:   // outstanding, so space must be reserved for the maximum number.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 155:   assign in_ready_o = ~valid_q[DEPTH-NUM_REQS];</pre>
<pre style="margin:0; padding:0 "> 156: </pre>
<pre style="margin:0; padding:0 "> 157:   /////////////////////</pre>
<pre style="margin:0; padding:0 "> 158:   // FIFO management //</pre>
<pre style="margin:0; padding:0 "> 159:   /////////////////////</pre>
<pre style="margin:0; padding:0 "> 160: </pre>
<pre style="margin:0; padding:0 "> 161:   // Since an entry can contain unaligned instructions, popping an entry can leave the entry valid</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 162:   assign pop_fifo = out_ready_i & out_valid_o & (~aligned_is_compressed | out_addr_o[1]);</pre>
<pre style="margin:0; padding:0 "> 163: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 164:   for (genvar i = 0; i < (DEPTH - 1); i++) begin : g_fifo_next</pre>
<pre style="margin:0; padding:0 "> 165:     // Calculate lowest free entry (write pointer)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 166:     if (i == 0) begin : g_ent0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 167:       assign lowest_free_entry[i] = ~valid_q[i];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 168:     end else begin : g_ent_others</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 169:       assign lowest_free_entry[i] = ~valid_q[i] & valid_q[i-1];</pre>
<pre style="margin:0; padding:0 "> 170:     end</pre>
<pre style="margin:0; padding:0 "> 171: </pre>
<pre style="margin:0; padding:0 "> 172:     // An entry is set when an incoming request chooses the lowest available entry</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 173:     assign valid_pushed[i] = (in_valid_i & lowest_free_entry[i]) |</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 174:                              valid_q[i];</pre>
<pre style="margin:0; padding:0 "> 175:     // Popping the FIFO shifts all entries down</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 176:     assign valid_popped[i] = pop_fifo ? valid_pushed[i+1] : valid_pushed[i];</pre>
<pre style="margin:0; padding:0 "> 177:     // All entries are wiped out on a clear</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 178:     assign valid_d[i] = valid_popped[i] & ~clear_i;</pre>
<pre style="margin:0; padding:0 "> 179: </pre>
<pre style="margin:0; padding:0 "> 180:     // data flops are enabled if there is new data to shift into it, or</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 181:     assign entry_en[i] = (valid_pushed[i+1] & pop_fifo) |</pre>
<pre style="margin:0; padding:0 "> 182:                          // a new request is incoming and this is the lowest free entry</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 183:                          (in_valid_i & lowest_free_entry[i] & ~pop_fifo);</pre>
<pre style="margin:0; padding:0 "> 184: </pre>
<pre style="margin:0; padding:0 "> 185:     // take the next entry or the incoming data</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 186:     assign rdata_d[i]  = valid_q[i+1] ? rdata_q[i+1] : in_rdata_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 187:     assign err_d  [i]  = valid_q[i+1] ? err_q  [i+1] : in_err_i;</pre>
<pre style="margin:0; padding:0 "> 188:   end</pre>
<pre style="margin:0; padding:0 "> 189:   // The top entry is similar but with simpler muxing</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 190:   assign lowest_free_entry[DEPTH-1] = ~valid_q[DEPTH-1] & valid_q[DEPTH-2];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 191:   assign valid_pushed     [DEPTH-1] = valid_q[DEPTH-1] | (in_valid_i & lowest_free_entry[DEPTH-1]);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 192:   assign valid_popped     [DEPTH-1] = pop_fifo ? 1'b0 : valid_pushed[DEPTH-1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 193:   assign valid_d [DEPTH-1]          = valid_popped[DEPTH-1] & ~clear_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 194:   assign entry_en[DEPTH-1]          = in_valid_i & lowest_free_entry[DEPTH-1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 195:   assign rdata_d [DEPTH-1]          = in_rdata_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 196:   assign err_d   [DEPTH-1]          = in_err_i;</pre>
<pre style="margin:0; padding:0 "> 197: </pre>
<pre style="margin:0; padding:0 "> 198:   ////////////////////</pre>
<pre style="margin:0; padding:0 "> 199:   // FIFO registers //</pre>
<pre style="margin:0; padding:0 "> 200:   ////////////////////</pre>
<pre style="margin:0; padding:0 "> 201: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 202:   always_ff @(posedge clk_i or negedge rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 203:     if (!rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 204:       valid_q <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 205:     end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 206:       valid_q <= valid_d;</pre>
<pre style="margin:0; padding:0 "> 207:     end</pre>
<pre style="margin:0; padding:0 "> 208:   end</pre>
<pre style="margin:0; padding:0 "> 209: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 210:   for (genvar i = 0; i < DEPTH; i++) begin : g_fifo_regs</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 211:     always_ff @(posedge clk_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 212:       if (entry_en[i]) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 213:         rdata_q[i]   <= rdata_d[i];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 214:         err_q[i]     <= err_d[i];</pre>
<pre style="margin:0; padding:0 "> 215:       end</pre>
<pre style="margin:0; padding:0 "> 216:     end</pre>
<pre style="margin:0; padding:0 "> 217:   end</pre>
<pre style="margin:0; padding:0 "> 218: </pre>
<pre style="margin:0; padding:0 "> 219:   ////////////////</pre>
<pre style="margin:0; padding:0 "> 220:   // Assertions //</pre>
<pre style="margin:0; padding:0 "> 221:   ////////////////</pre>
<pre style="margin:0; padding:0 "> 222: </pre>
<pre style="margin:0; padding:0 "> 223:   // Must not push and pop simultaneously when FIFO full.</pre>
<pre style="margin:0; padding:0 "> 224:   `ASSERT(IbexFetchFifoPushPopFull,</pre>
<pre style="margin:0; padding:0 "> 225:       (in_valid_i && pop_fifo) |-> (!valid_q[DEPTH-1] || clear_i), clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "> 226: </pre>
<pre style="margin:0; padding:0 "> 227:   // Must not push to FIFO when full.</pre>
<pre style="margin:0; padding:0 "> 228:   `ASSERT(IbexFetchFifoPushFull,</pre>
<pre style="margin:0; padding:0 "> 229:       (in_valid_i) |-> (!valid_q[DEPTH-1] || clear_i), clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "> 230: </pre>
<pre style="margin:0; padding:0 "> 231: endmodule</pre>
<pre style="margin:0; padding:0 "> 232: </pre>
</body>
</html>
