module top_module (
    input [7:0] a, b, c, d,
    output [7:0] min);//

    // assign intermediate_result1 = compare? true: false;
    wire [7:0]t1,t2;
    assign t1= (a<b)?a:b;//will get min{a,b}
    assign t2= (t1<c)?t1:c;//will get min{a,b,c}
    assign min=(t2<d)?t2:d;// will get min{a,b,c,d}
    
endmodule
