<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<board schema_version="2.0" vendor="tul.com.tw" name="pynq-z2" display_name="pynq-z2" url="http://www.tul.com.tw" preset_file="preset.xml" >
<images>
    <image name="pynq_z2.jpg" display_name="PYNQ-Z2" sub_type="board">
      <description>Pynq-Z2 File Image</description>
    </image>
</images>
<compatible_board_revisions>
  <revision id="0">1.0</revision>
</compatible_board_revisions>
<file_version>1.0</file_version>
<description>pynq-z2</description>
<components>
  <component name="part0" display_name="pynq-z2" type="fpga" part_name="xc7z020clg400-1" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.tul.com.tw/ProductsPYNQ-z2">
    <interfaces>
      <interface mode="master" name="btns_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="btns_4bits" preset_proc="push_buttons_4bits_preset">
        <port_maps>
          <port_map logical_port="TRI_I" physical_port="btns_4bits_tri_i" dir="in" left="3" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="btns_4bits_tri_i_0"/> 
              <pin_map port_index="1" component_pin="btns_4bits_tri_i_1"/> 
              <pin_map port_index="2" component_pin="btns_4bits_tri_i_2"/> 
              <pin_map port_index="3" component_pin="btns_4bits_tri_i_3"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="leds_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="leds_4bits" preset_proc="led_4bits_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="leds_4bits_tri_o" dir="out" left="3" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="leds_4bits_tri_o_0"/> 
              <pin_map port_index="1" component_pin="leds_4bits_tri_o_1"/> 
              <pin_map port_index="2" component_pin="leds_4bits_tri_o_2"/> 
              <pin_map port_index="3" component_pin="leds_4bits_tri_o_3"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="leds_4bits_tri_o" dir="in" left="3" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="leds_4bits_tri_o_0"/> 
              <pin_map port_index="1" component_pin="leds_4bits_tri_o_1"/> 
              <pin_map port_index="2" component_pin="leds_4bits_tri_o_2"/> 
              <pin_map port_index="3" component_pin="leds_4bits_tri_o_3"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="leds_4bits_tri_o" dir="out" left="3" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="leds_4bits_tri_o_0"/> 
              <pin_map port_index="1" component_pin="leds_4bits_tri_o_1"/> 
              <pin_map port_index="2" component_pin="leds_4bits_tri_o_2"/> 
              <pin_map port_index="3" component_pin="leds_4bits_tri_o_3"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="ps7_fixedio" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0" of_component="ps7_fixedio" preset_proc="ps7_preset"> 
      </interface>
      <interface mode="master" name="sws_2bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="sws_2bits" preset_proc="dip_switches_2bits_preset">
		<port_maps>
          <port_map logical_port="TRI_I" physical_port="sws_2bits_tri_i" dir="in" left="1" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="sws_2bits_tri_i_0"/> 
              <pin_map port_index="1" component_pin="sws_2bits_tri_i_1"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="slave" name="sys_clock" type="xilinx.com:signal:clock_rtl:1.0" of_component="sys_clock" preset_proc="sys_clock_preset">
        <port_maps>
          <port_map logical_port="CLK" physical_port="sys_clk" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="sys_clk"/> 
            </pin_maps>
          </port_map>
        </port_maps>
        <parameters>
          <parameter name="frequency" value="125000000" />
       </parameters>
      </interface>
	  <interface mode="master" name="pmoda" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="pmoda">
        <port_maps>
          <port_map logical_port="PIN1_I" physical_port="JA1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_O" physical_port="JA1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_T" physical_port="JA1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_I" physical_port="JA2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_O" physical_port="JA2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_T" physical_port="JA2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_I" physical_port="JA3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_O" physical_port="JA3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_T" physical_port="JA3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_I" physical_port="JA4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_O" physical_port="JA4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_T" physical_port="JA4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_I" physical_port="JA7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_O" physical_port="JA7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_T" physical_port="JA7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_I" physical_port="JA8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_O" physical_port="JA8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_T" physical_port="JA8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_I" physical_port="JA9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_O" physical_port="JA9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_T" physical_port="JA9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_I" physical_port="JA10" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_O" physical_port="JA10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_T" physical_port="JA10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA10"/> 
			</pin_maps>
		  </port_map>
        </port_maps>
      </interface>
	  <interface mode="master" name="pmodb" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="pmodb">
        <port_maps>
          <port_map logical_port="PIN1_I" physical_port="JB1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_O" physical_port="JB1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_T" physical_port="JB1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_I" physical_port="JB2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_O" physical_port="JB2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_T" physical_port="JB2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_I" physical_port="JB3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_O" physical_port="JB3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_T" physical_port="JB3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_I" physical_port="JB4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_O" physical_port="JB4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_T" physical_port="JB4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_I" physical_port="JB7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_O" physical_port="JB7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_T" physical_port="JB7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_I" physical_port="JB8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_O" physical_port="JB8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_T" physical_port="JB8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_I" physical_port="JB9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_O" physical_port="JB9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_T" physical_port="JB9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_I" physical_port="JB10" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_O" physical_port="JB10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_T" physical_port="JB10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB10"/> 
			</pin_maps>
		  </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="i2c" type="xilinx.com:interface:iic_rtl:1.0" of_component="i2c">
        <description>Arduino Shield I2C</description>
		<preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
        </preferred_ips>
		<port_maps>
          <port_map logical_port="SDA_I" physical_port="i2c_sda_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="i2c_sda_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_O" physical_port="i2c_sda_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="i2c_sda_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_T" physical_port="i2c_sda_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="i2c_sda_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_I" physical_port="i2c_scl_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="i2c_scl_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_O" physical_port="i2c_scl_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="i2c_scl_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_T" physical_port="i2c_scl_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="i2c_scl_i"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="rgb_led" type="xilinx.com:interface:gpio_rtl:1.0" of_component="rgb_led" preset_proc="output_6bits_preset">
        <description>2 RGB LEDs</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="TRI_O" physical_port="rgb_led_tri_o" dir="out" left="5" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="rgb_led_tri_o_0"/> 
              <pin_map port_index="1" component_pin="rgb_led_tri_o_1"/> 
              <pin_map port_index="2" component_pin="rgb_led_tri_o_2"/> 
              <pin_map port_index="3" component_pin="rgb_led_tri_o_3"/> 
              <pin_map port_index="4" component_pin="rgb_led_tri_o_4"/> 
              <pin_map port_index="5" component_pin="rgb_led_tri_o_5"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="rgb_led_tri_o" dir="in" left="5" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="rgb_led_tri_o_0"/> 
              <pin_map port_index="1" component_pin="rgb_led_tri_o_1"/> 
              <pin_map port_index="2" component_pin="rgb_led_tri_o_2"/> 
              <pin_map port_index="3" component_pin="rgb_led_tri_o_3"/> 
              <pin_map port_index="4" component_pin="rgb_led_tri_o_4"/> 
              <pin_map port_index="5" component_pin="rgb_led_tri_o_5"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="rgb_led_tri_o" dir="out" left="5" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="rgb_led_tri_o_0"/> 
              <pin_map port_index="1" component_pin="rgb_led_tri_o_1"/> 
              <pin_map port_index="2" component_pin="rgb_led_tri_o_2"/> 
              <pin_map port_index="3" component_pin="rgb_led_tri_o_3"/> 
              <pin_map port_index="4" component_pin="rgb_led_tri_o_4"/> 
              <pin_map port_index="5" component_pin="rgb_led_tri_o_5"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="arduino_ar0_ar13" type="xilinx.com:interface:gpio_rtl:1.0" of_component="arduino_ar0_ar13" preset_proc="arduino_ar0_ar13_preset">
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
        <port_maps>
          <port_map logical_port="TRI_I" physical_port="arduino_a0_a13_tri_i" dir="in" left="13" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="arduino_a0_a13_tri_i_0"/> 
              <pin_map port_index="1" component_pin="arduino_a0_a13_tri_i_1"/> 
              <pin_map port_index="2" component_pin="arduino_a0_a13_tri_i_2"/> 
              <pin_map port_index="3" component_pin="arduino_a0_a13_tri_i_3"/> 
              <pin_map port_index="4" component_pin="arduino_a0_a13_tri_i_4"/> 
              <pin_map port_index="5" component_pin="arduino_a0_a13_tri_i_5"/> 
              <pin_map port_index="6" component_pin="arduino_a0_a13_tri_i_6"/> 
              <pin_map port_index="7" component_pin="arduino_a0_a13_tri_i_7"/> 
              <pin_map port_index="8" component_pin="arduino_a0_a13_tri_i_8"/> 
              <pin_map port_index="9" component_pin="arduino_a0_a13_tri_i_9"/> 
              <pin_map port_index="10" component_pin="arduino_a0_a13_tri_i_10"/> 
              <pin_map port_index="11" component_pin="arduino_a0_a13_tri_i_11"/> 
              <pin_map port_index="12" component_pin="arduino_a0_a13_tri_i_12"/> 
              <pin_map port_index="13" component_pin="arduino_a0_a13_tri_i_13"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_O" physical_port="arduino_a0_a13_tri_o" dir="out" left="13" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="arduino_a0_a13_tri_i_0"/> 
              <pin_map port_index="1" component_pin="arduino_a0_a13_tri_i_1"/> 
              <pin_map port_index="2" component_pin="arduino_a0_a13_tri_i_2"/> 
              <pin_map port_index="3" component_pin="arduino_a0_a13_tri_i_3"/> 
              <pin_map port_index="4" component_pin="arduino_a0_a13_tri_i_4"/> 
              <pin_map port_index="5" component_pin="arduino_a0_a13_tri_i_5"/> 
              <pin_map port_index="6" component_pin="arduino_a0_a13_tri_i_6"/> 
              <pin_map port_index="7" component_pin="arduino_a0_a13_tri_i_7"/> 
              <pin_map port_index="8" component_pin="arduino_a0_a13_tri_i_8"/> 
              <pin_map port_index="9" component_pin="arduino_a0_a13_tri_i_9"/> 
              <pin_map port_index="10" component_pin="arduino_a0_a13_tri_i_10"/> 
              <pin_map port_index="11" component_pin="arduino_a0_a13_tri_i_11"/> 
              <pin_map port_index="12" component_pin="arduino_a0_a13_tri_i_12"/> 
              <pin_map port_index="13" component_pin="arduino_a0_a13_tri_i_13"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_T" physical_port="arduino_a0_a13_tri_t" dir="out" left="13" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="arduino_a0_a13_tri_i_0"/> 
              <pin_map port_index="1" component_pin="arduino_a0_a13_tri_i_1"/> 
              <pin_map port_index="2" component_pin="arduino_a0_a13_tri_i_2"/> 
              <pin_map port_index="3" component_pin="arduino_a0_a13_tri_i_3"/> 
              <pin_map port_index="4" component_pin="arduino_a0_a13_tri_i_4"/> 
              <pin_map port_index="5" component_pin="arduino_a0_a13_tri_i_5"/> 
              <pin_map port_index="6" component_pin="arduino_a0_a13_tri_i_6"/> 
              <pin_map port_index="7" component_pin="arduino_a0_a13_tri_i_7"/> 
              <pin_map port_index="8" component_pin="arduino_a0_a13_tri_i_8"/> 
              <pin_map port_index="9" component_pin="arduino_a0_a13_tri_i_9"/> 
              <pin_map port_index="10" component_pin="arduino_a0_a13_tri_i_10"/> 
              <pin_map port_index="11" component_pin="arduino_a0_a13_tri_i_11"/> 
              <pin_map port_index="12" component_pin="arduino_a0_a13_tri_i_12"/> 
              <pin_map port_index="13" component_pin="arduino_a0_a13_tri_i_13"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
	  <interface mode="master" name="arduino_a0_a5" type="xilinx.com:interface:gpio_rtl:1.0" of_component="arduino_a0_a5" preset_proc="arduino_a0_a5_preset">
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
        <port_maps>
          <port_map logical_port="TRI_I" physical_port="arduino_a_i" dir="in" left="5" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="arduino_a0"/> 
              <pin_map port_index="1" component_pin="arduino_a1"/> 
              <pin_map port_index="2" component_pin="arduino_a2"/> 
              <pin_map port_index="3" component_pin="arduino_a3"/> 
              <pin_map port_index="4" component_pin="arduino_a4"/> 
              <pin_map port_index="5" component_pin="arduino_a5"/>               
            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_O" physical_port="arduino_a_o" dir="out" left="5" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="arduino_a0"/> 
              <pin_map port_index="1" component_pin="arduino_a1"/> 
              <pin_map port_index="2" component_pin="arduino_a2"/> 
              <pin_map port_index="3" component_pin="arduino_a3"/> 
              <pin_map port_index="4" component_pin="arduino_a4"/> 
              <pin_map port_index="5" component_pin="arduino_a5"/>              
            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_T" physical_port="arduino_a_t" dir="out" left="5" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="arduino_a0"/> 
              <pin_map port_index="1" component_pin="arduino_a1"/> 
              <pin_map port_index="2" component_pin="arduino_a2"/> 
              <pin_map port_index="3" component_pin="arduino_a3"/> 
              <pin_map port_index="4" component_pin="arduino_a4"/> 
              <pin_map port_index="5" component_pin="arduino_a5"/>              
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="raspberry_pi" type="xilinx.com:interface:gpio_rtl:1.0" of_component="raspberry_pi" preset_proc="raspberry_pi_preset">
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
        <port_maps>
          <port_map logical_port="TRI_I" physical_port="raspberry_pi_tri_i" dir="in" left="24" right="0"> 
            <pin_maps> 
              <pin_map port_index="0"  component_pin="raspberry_pi_tri_i_0"/> 
              <pin_map port_index="1"  component_pin="raspberry_pi_tri_i_1"/> 
              <pin_map port_index="2"  component_pin="raspberry_pi_tri_i_2"/> 
              <pin_map port_index="3"  component_pin="raspberry_pi_tri_i_3"/> 
              <pin_map port_index="4"  component_pin="raspberry_pi_tri_i_4"/> 
              <pin_map port_index="5"  component_pin="raspberry_pi_tri_i_5"/> 
              <pin_map port_index="6"  component_pin="raspberry_pi_tri_i_6"/> 
              <pin_map port_index="7"  component_pin="raspberry_pi_tri_i_7"/> 
              <pin_map port_index="8"  component_pin="raspberry_pi_tri_i_8"/> 
              <pin_map port_index="9"  component_pin="raspberry_pi_tri_i_9"/> 
              <pin_map port_index="10" component_pin="raspberry_pi_tri_i_10"/> 
              <pin_map port_index="11" component_pin="raspberry_pi_tri_i_11"/> 
              <pin_map port_index="12" component_pin="raspberry_pi_tri_i_12"/> 
              <pin_map port_index="13" component_pin="raspberry_pi_tri_i_13"/> 
              <pin_map port_index="14" component_pin="raspberry_pi_tri_i_14"/> 
              <pin_map port_index="15" component_pin="raspberry_pi_tri_i_15"/>
			  <pin_map port_index="16" component_pin="raspberry_pi_tri_i_16"/> 
              <pin_map port_index="17" component_pin="raspberry_pi_tri_i_17"/> 
              <pin_map port_index="18" component_pin="raspberry_pi_tri_i_18"/> 
              <pin_map port_index="19" component_pin="raspberry_pi_tri_i_19"/>
			  <pin_map port_index="20" component_pin="raspberry_pi_tri_i_20"/> 
              <pin_map port_index="21" component_pin="raspberry_pi_tri_i_21"/> 
              <pin_map port_index="22" component_pin="raspberry_pi_tri_i_22"/> 
              <pin_map port_index="23" component_pin="raspberry_pi_tri_i_23"/> 
              <pin_map port_index="24" component_pin="raspberry_pi_tri_i_24"/> 
              
               
            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_O" physical_port="raspberry_pi_tri_i_tri_o" dir="out" left="24" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="raspberry_pi_tri_i_0"/> 
              <pin_map port_index="1"  component_pin="raspberry_pi_tri_i_1"/> 
              <pin_map port_index="2"  component_pin="raspberry_pi_tri_i_2"/> 
              <pin_map port_index="3"  component_pin="raspberry_pi_tri_i_3"/> 
              <pin_map port_index="4"  component_pin="raspberry_pi_tri_i_4"/> 
              <pin_map port_index="5"  component_pin="raspberry_pi_tri_i_5"/> 
              <pin_map port_index="6"  component_pin="raspberry_pi_tri_i_6"/> 
              <pin_map port_index="7"  component_pin="raspberry_pi_tri_i_7"/> 
              <pin_map port_index="8"  component_pin="raspberry_pi_tri_i_8"/> 
              <pin_map port_index="9"  component_pin="raspberry_pi_tri_i_9"/> 
              <pin_map port_index="10" component_pin="raspberry_pi_tri_i_10"/> 
              <pin_map port_index="11" component_pin="raspberry_pi_tri_i_11"/> 
              <pin_map port_index="12" component_pin="raspberry_pi_tri_i_12"/> 
              <pin_map port_index="13" component_pin="raspberry_pi_tri_i_13"/> 
              <pin_map port_index="14" component_pin="raspberry_pi_tri_i_14"/> 
              <pin_map port_index="15" component_pin="raspberry_pi_tri_i_15"/>
			  <pin_map port_index="16" component_pin="raspberry_pi_tri_i_16"/> 
              <pin_map port_index="17" component_pin="raspberry_pi_tri_i_17"/> 
              <pin_map port_index="18" component_pin="raspberry_pi_tri_i_18"/> 
              <pin_map port_index="19" component_pin="raspberry_pi_tri_i_19"/>
			  <pin_map port_index="20" component_pin="raspberry_pi_tri_i_20"/> 
              <pin_map port_index="21" component_pin="raspberry_pi_tri_i_21"/> 
              <pin_map port_index="22" component_pin="raspberry_pi_tri_i_22"/> 
              <pin_map port_index="23" component_pin="raspberry_pi_tri_i_23"/> 
              <pin_map port_index="24" component_pin="raspberry_pi_tri_i_24"/> 
              
            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_T" physical_port="raspberry_pi_tri_i_tri_t" dir="out" left="24" right="0"> 
            <pin_maps>
              
              <pin_map port_index="0"  component_pin="raspberry_pi_tri_i_0"/> 
              <pin_map port_index="1"  component_pin="raspberry_pi_tri_i_1"/> 
              <pin_map port_index="2"  component_pin="raspberry_pi_tri_i_2"/> 
              <pin_map port_index="3"  component_pin="raspberry_pi_tri_i_3"/> 
              <pin_map port_index="4"  component_pin="raspberry_pi_tri_i_4"/> 
              <pin_map port_index="5"  component_pin="raspberry_pi_tri_i_5"/> 
              <pin_map port_index="6"  component_pin="raspberry_pi_tri_i_6"/> 
              <pin_map port_index="7"  component_pin="raspberry_pi_tri_i_7"/> 
              <pin_map port_index="8"  component_pin="raspberry_pi_tri_i_8"/> 
              <pin_map port_index="9"  component_pin="raspberry_pi_tri_i_9"/> 
              <pin_map port_index="10" component_pin="raspberry_pi_tri_i_10"/> 
              <pin_map port_index="11" component_pin="raspberry_pi_tri_i_11"/> 
              <pin_map port_index="12" component_pin="raspberry_pi_tri_i_12"/> 
              <pin_map port_index="13" component_pin="raspberry_pi_tri_i_13"/> 
              <pin_map port_index="14" component_pin="raspberry_pi_tri_i_14"/> 
              <pin_map port_index="15" component_pin="raspberry_pi_tri_i_15"/>
			  <pin_map port_index="16" component_pin="raspberry_pi_tri_i_16"/> 
              <pin_map port_index="17" component_pin="raspberry_pi_tri_i_17"/> 
              <pin_map port_index="18" component_pin="raspberry_pi_tri_i_18"/> 
              <pin_map port_index="19" component_pin="raspberry_pi_tri_i_19"/>
			  <pin_map port_index="20" component_pin="raspberry_pi_tri_i_20"/> 
              <pin_map port_index="21" component_pin="raspberry_pi_tri_i_21"/> 
              <pin_map port_index="22" component_pin="raspberry_pi_tri_i_22"/> 
              <pin_map port_index="23" component_pin="raspberry_pi_tri_i_23"/> 
              <pin_map port_index="24" component_pin="raspberry_pi_tri_i_24"/> 
              
            </pin_maps>			
          </port_map>		 
        </port_maps>
      </interface>
      <interface mode="master" name="spi" type="xilinx.com:interface:spi_rtl:1.0" of_component="spi" preset_proc="spi_preset">

        <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="IO0_I" physical_port="spi_miso_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_miso_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_O" physical_port="spi_miso_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_miso_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_T" physical_port="spi_miso_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_miso_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_I" physical_port="spi_mosi_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_mosi_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_O" physical_port="spi_mosi_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_mosi_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_T" physical_port="spi_mosi_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_mosi_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_I" physical_port="spi_sclk_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_sclk_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_O" physical_port="spi_sclk_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_sclk_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_T" physical_port="spi_sclk_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_sclk_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_I" physical_port="spi_ss_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_ss_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_O" physical_port="spi_ss_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_ss_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_T" physical_port="spi_ss_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="spi_ss_i"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="hdmi_in_ddc" type="xilinx.com:interface:iic_rtl:1.0" of_component="hdmi_in" preset_proc="hdmi_in_preset">
        <description>HDMI DDC</description>
		<preferred_ips>
			<preferred_ip vendor="digilentinc.com" library="ip" name="dvi2rgb" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="SDA_I" physical_port="hdmi_in_ddc_sda" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_in_ddc_sda"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_O" physical_port="hdmi_in_ddc_sda" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_in_ddc_sda"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_T" physical_port="hdmi_in_ddc_sda" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_in_ddc_sda"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_I" physical_port="hdmi_in_ddc_scl" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_in_ddc_scl"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_O" physical_port="hdmi_in_ddc_scl" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_in_ddc_scl"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_T" physical_port="hdmi_in_ddc_scl" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_in_ddc_scl"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="hdmi_in_hpd_led" type="xilinx.com:interface:gpio_rtl:1.0" of_component="hdmi_in_hpd_led" preset_proc="output_1bit_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="hdmi_rx_hpd" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_rx_hpd"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="hdmi_rx_hpd" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_rx_hpd"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="hdmi_rx_hpd" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_rx_hpd"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>	  
      <interface mode="master" name="hdmi_out" type="digilentinc.com:interface:tmds_rtl:1.0" of_component="hdmi_out">
        <description>HDMI Out</description>
		<preferred_ips>
			<preferred_ip vendor="digilentinc.com" library="ip" name="rgb2dvi" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="CLK_P" physical_port="TMDS_OUT_clk_p" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_OUT_clk_p"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="CLK_N" physical_port="TMDS_OUT_clk_n" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_OUT_clk_n"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="DATA_P" physical_port="TMDS_OUT_D_P" dir="out" left="2" right="0">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_OUT_data_p_0"/> 
			  <pin_map port_index="1" component_pin="TMDS_OUT_data_p_1"/> 
			  <pin_map port_index="2" component_pin="TMDS_OUT_data_p_2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="DATA_N" physical_port="TMDS_OUT_D_N" dir="out" left="2" right="0">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_OUT_data_n_0"/> 
			  <pin_map port_index="1" component_pin="TMDS_OUT_data_n_1"/> 
			  <pin_map port_index="2" component_pin="TMDS_OUT_data_n_2"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="hdmi_out_hpd_led" type="xilinx.com:interface:gpio_rtl:1.0" of_component="hdmi_out_hpd_led" preset_proc="output_1bit_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="hdmi_tx_hpd" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_tx_hpd"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="hdmi_tx_hpd" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_tx_hpd"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="hdmi_tx_hpd" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_tx_hpd"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
	  <interface mode="master" name="hdmi_out_cec" type="xilinx.com:interface:gpio_rtl:1.0" of_component="hdmi_out_cec" preset_proc="output_1bit_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="hdmi_tx_cec" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_tx_cec"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="hdmi_tx_cec" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_tx_cec"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="hdmi_tx_cec" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_tx_cec"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
	  <interface mode="master" name="respberry_i2c" type="xilinx.com:interface:iic_rtl:1.0" of_component="respberry_i2c">
        <description>Respberry I2C</description>
		<preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
        </preferred_ips>
		<port_maps>
          <port_map logical_port="SDA_I" physical_port="respberry_sd_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="respberry_sd_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_O" physical_port="respberry_sd_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="respberry_sd_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_T" physical_port="respberry_sd_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="respberry_sd_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_I" physical_port="respberry_sc_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="respberry_sc_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_O" physical_port="respberry_sc_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="respberry_sc_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_T" physical_port="respberry_sc_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="respberry_sc_i"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
	  <interface mode="master" name="audio_i2c" type="xilinx.com:interface:iic_rtl:1.0" of_component="audio_i2c">
        <description>Audio I2C</description>
		<preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
        </preferred_ips>
		<port_maps>
          <port_map logical_port="SDA_I" physical_port="audio_sd_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="audio_sd_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_O" physical_port="audio_sd_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="audio_sd_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_T" physical_port="audio_sd_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="audio_sd_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_I" physical_port="audio_sc_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="audio_sc_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_O" physical_port="audio_sc_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="audio_sc_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_T" physical_port="audio_sc_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="audio_sc_i"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
	  <interface mode="master" name="audio_addr" type="xilinx.com:interface:gpio_rtl:1.0" of_component="audio_addr" preset_proc="audio_addr_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="audio_adr_o" dir="out" left="1" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="audio_adr_0"/> 
              <pin_map port_index="1" component_pin="audio_adr_1"/>              
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="audio_adr_o" dir="in" left="1" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="audio_adr_0"/> 
              <pin_map port_index="1" component_pin="audio_adr_1"/>               
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="audio_adr_o" dir="out" left="1" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="audio_adr_0"/> 
              <pin_map port_index="1" component_pin="audio_adr_1"/>               
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
	  <interface mode="master" name="audio_clock" type="xilinx.com:signal:clock_rtl:1.0" of_component="audio_clock" preset_proc="audio_clock_preset">
        <port_maps>
          <port_map logical_port="CLK" physical_port="audio_clk" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="audio_clk"/> 
            </pin_maps>
          </port_map>
        </port_maps> 
       <parameters>
          <parameter name="frequency" value="10000000" />
       </parameters>	
      </interface>
	  <interface mode="master" name="audio_i2s" type="xilinx.com:interface:audio_i2s_rtl:1.0" of_component="audio_i2s" preset_proc="audio_i2s_preset">
        
		<port_maps>
          <port_map logical_port="bclk" physical_port="bclk_i" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="bclk_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="wclk" physical_port="wclk_i" dir="out">
            <pin_maps>
              <pin_map port_index="1" component_pin="wclk_i"/> 
            </pin_maps>
          </port_map>          
          <port_map logical_port="sdada_out_O" physical_port="sdada_out_i_o" dir="out">
            <pin_maps>
              <pin_map port_index="2" component_pin="sdada_out_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="sdata_in_I" physical_port="sdata_in_i" dir="in">
		    <pin_maps>
              <pin_map port_index="3" component_pin="sdata_in_i"/> 
            </pin_maps>
          </port_map>
		 
        </port_maps>
      </interface>
    </interfaces>	
  </component>
  
  <component name="btns_4bits" display_name="4 Buttons" type="chip" sub_type="push_button" major_group="GPIO">
	<description>Buttons 3 to 0</description>
  </component>
  <component name="pmoda" display_name="Pmod A" type="chip" sub_type="chip" major_group="Pmod">
	<description>Pmod A</description>
  </component>
  <component name="pmodb" display_name="Pmod B" type="chip" sub_type="chip" major_group="Pmod">
	<description>Pmod B</description>
  </component>
  <component name="leds_4bits" display_name="4 LEDs" type="chip" sub_type="led" major_group="GPIO">
	<description>LEDs 3 to 0</description>
  </component>
  <component name="ps7_fixedio" display_name="ps7_fixedio" type="chip" sub_type="fixed_io" major_group=""/>
  <component name="sws_2bits" display_name="2 Switches" type="chip" sub_type="switch" major_group="GPIO">
	<description>DIP Switches 1 to 0</description>
  </component>
  <component name="sys_clock" display_name="System Clock" type="chip" sub_type="system_clock" major_group="Clocks">
  <description>3.3V Single-Ended 125 MHz oscillator used as system clock on the board</description>
  </component>

  <component name="i2c" display_name="I2C on J3" type="chip" sub_type="mux" major_group="Arduino Shield">
  <description>Arduino i2c</description>
  </component>
  <component name="rgb_led" display_name="2 RGB LEDS" type="chip" sub_type="led" major_group="GPIO">
  	<description>RGB leds 5 to 0 (3 per LED, Ordered "RGBRGB")</description>
  </component>
  <component name="arduino_ar0_ar13" display_name="Arduino Pins AR0 through AR13 J3_J4" type="chip" sub_type="led" major_group="Arduino Shield">
  	<description>Arduino pins AR0_AR13 J3_J4</description>
  </component>
  <component name="arduino_a0_a5" display_name="Arduino Pins A0 through A5 J1" type="chip" sub_type="led" major_group="Arduino Shield">
  	<description>Arduino pins A0_A5 J1</description>
  </component>
  <component name="raspberry_pi" display_name="Raspberry Pi GPIO02 through GPIO26" type="chip" sub_type="led" major_group="Raspberry Pi">
  	<description>Raspberry Pi GPIO02_GPIO26</description>
  </component>
  <component name="spi" display_name="Arduino SPI CNN1" type="chip" sub_type="mux" major_group="Arduino Shield">
  	<description>Arduino SPI_CNN1</description>
  </component>
  <component name="hdmi_in" display_name="HDMI In" type="chip" sub_type="fixed_io" major_group="HDMI">
	<description>HDMI input (Requires Digilent's TMDS interface)</description>
	<component_modes>
        <component_mode name="HDMI_IN" display_name="HDMI In">
		  <interfaces>
            <interface name="hdmi_in" order="0"/>
            <interface name="hdmi_in_ddc" order="1"/>
          </interfaces>
		</component_mode>
	 </component_modes>
  </component>
  <component name="hdmi_in_hpd_led" display_name="HDMI In HPD" type="chip" sub_type="led" major_group="HDMI">
	<description>HDMI in HPD</description>
  </component>
  <component name="hdmi_out" display_name="HDMI out" type="chip" sub_type="fixed_io" major_group="HDMI">
	<description>HDMI Out (Requires Digilent's TMDS interface)</description>
  </component>
  <component name="hdmi_out_hpd_led" display_name="HDMI out HPD" type="chip" sub_type="led" major_group="HDMI">
	<description>HDMI out HPD</description>
  </component> 
  <component name="hdmi_out_cec" display_name="HDMI out CEC" type="chip" sub_type="led" major_group="HDMI">
	<description>HDMI out CEC</description>
  </component>
  <component name="respberry_i2c" display_name="ID I2C" type="chip" sub_type="mux" major_group="Raspberry Pi">
  <description>Respberry ID I2C</description>
  </component>
  <component name="audio_i2c" display_name="Audio I2C" type="chip" sub_type="mux" major_group="Audio">
  <description>Audio I2C</description>
  </component> 
  <component name="audio_addr" display_name="Audio Address" type="chip" sub_type="mux" major_group="Audio">
  <description>Audio I2C Address</description>
  </component> 
  <component name="audio_clock" display_name="Audio MCLK" type="chip" sub_type="mux" major_group="Audio">
  <description>Audio Master Clock 10 MHz</description>
  </component>
  <component name="audio_i2s" display_name="Audio I2S" type="chip" sub_type="mux" major_group="Audio">
  <description>Audio I2S interface</description>
  </component>
</components>
<jtag_chains>
  <jtag_chain name="chain1">
    <position name="0" component="part0"/>
  </jtag_chain>
</jtag_chains>
<connections>
  <connection name="part0_btns_4bits" component1="part0" component2="btns_4bits">
    <connection_map name="part0_btns_4bits_1" c1_st_index="0" c1_end_index="3" c2_st_index="0" c2_end_index="3"/>
  </connection>
  <connection name="part0_leds_4bits" component1="part0" component2="leds_4bits">
    <connection_map name="part0_leds_4bits_1" c1_st_index="4" c1_end_index="7" c2_st_index="0" c2_end_index="3"/>
  </connection>
  <connection name="part0_sws_2bits" component1="part0" component2="sws_2bits">
    <connection_map name="part0_sws_2bits_1" c1_st_index="8" c1_end_index="9" c2_st_index="0" c2_end_index="1"/>
  </connection>
  <connection name="part0_sys_clock" component1="part0" component2="sys_clock">
    <connection_map name="part0_sys_clock_1" c1_st_index="10" c1_end_index="10" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_pmoda" component1="part0" component2="pmoda">
    <connection_map name="part0_pmoda_1" c1_st_index="11" c1_end_index="18" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_pmodb" component1="part0" component2="pmodb">
    <connection_map name="part0_pmodb_1" c1_st_index="19" c1_end_index="26" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_i2c" component1="part0" component2="i2c">
    <connection_map name="part0_i2c_1" c1_st_index="27" c1_end_index="28" c2_st_index="0" c2_end_index="1"/>
  </connection>
  <connection name="part0_rgb_led" component1="part0" component2="rgb_led">
    <connection_map name="part0_rgb_led_1" c1_st_index="29" c1_end_index="34" c2_st_index="0" c2_end_index="5"/>
  </connection>
  <connection name="part0_arduino_ar0_ar13" component1="part0" component2="arduino_ar0_ar13">
    <connection_map name="arduino_ar0_ar13_1" c1_st_index="35" c1_end_index="48" c2_st_index="0" c2_end_index="13"/>
  </connection>
  <connection name="part0_raspberry_pi" component1="part0" component2="raspberry_pi">
    <connection_map name="raspberry_pi_1" c1_st_index="49" c1_end_index="73" c2_st_index="0" c2_end_index="24"/>
  </connection>
  <connection name="part0_spi" component1="part0" component2="spi">
    <connection_map name="part0_spi_1" c1_st_index="74" c1_end_index="77" c2_st_index="0" c2_end_index="3"/>
  </connection>
  <connection name="part0_hdmi_in_hpd_led" component1="part0" component2="hdmi_in_hpd_led">
    <connection_map name="part0_hdmi_in_hpd_led_1" c1_st_index="78" c1_end_index="78" c2_st_index="0" c2_end_index="0"/>
  </connection>  
  <connection name="part0_hdmi_out" component1="part0" component2="hdmi_out">
    <connection_map name="part0_hdmi_out_1" c1_st_index="79" c1_end_index="86" c2_st_index="0" c2_end_index="7"/>
  </connection>   
  <connection name="part0_hdmi_in" component1="part0" component2="hdmi_in">
    <connection_map name="part0_hdmi_in_1" c1_st_index="87" c1_end_index="94" c2_st_index="0" c2_end_index="7"/>
	
	<connection_map name="part0_hdmi_in_ddc" c1_st_index="95" c1_end_index="96" c2_st_index="0" c2_end_index="1"/>
  </connection>  
  <connection name="part0_hdmi_out_hpd_led" component1="part0" component2="hdmi_out_hpd_led">
    <connection_map name="part0_hdmi_out_hpd_led_1" c1_st_index="97" c1_end_index="97" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_respberry_i2c" component1="part0" component2="respberry_i2c">
    <connection_map name="part0_respberry_i2c" c1_st_index="98" c1_end_index="99" c2_st_index="0" c2_end_index="1"/>  
  </connection>
  <connection name="part0_hdmi_out_cec" component1="part0" component2="hdmi_out_cec">
    <connection_map name="part0_hdmi_out_cec_1" c1_st_index="100" c1_end_index="100" c2_st_index="0" c2_end_index="0"/>
  </connection> 
  <connection name="part0_arduino_a0_a5" component1="part0" component2="arduino_a0_a5">
    <connection_map name="arduino_a0_a5_1" c1_st_index="101" c1_end_index="106" c2_st_index="0" c2_end_index="5"/>
  </connection>
  <connection name="part0_audio_i2c" component1="part0" component2="audio_i2c">
    <connection_map name="audio_i2c_1" c1_st_index="107" c1_end_index="108" c2_st_index="0" c2_end_index="1"/>
  </connection>
  <connection name="part0_audio_addr" component1="part0" component2="audio_addr">
    <connection_map name="audio_addr_1" c1_st_index="109" c1_end_index="110" c2_st_index="0" c2_end_index="1"/>
  </connection>
  <connection name="part0_audio_clock" component1="part0" component2="audio_clock">
    <connection_map name="audio_clock_1" c1_st_index="111" c1_end_index="111" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_audio_i2s" component1="part0" component2="audio_i2s">
    <connection_map name="audio_i2s_1" c1_st_index="112" c1_end_index="115" c2_st_index="0" c2_end_index="3"/>
  </connection>
</connections>
</board>
