###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-5)
#  Generated on:      Thu Nov 21 10:49:51 2013
#  Command:           report_timing -net -format {instance arc cell slew net...
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.67830
= Slack Time                  21.52170
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00807 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00807 | 0.00060 | 0.80060 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.42440 | n874        |            | 0.01860 | 0.96220 | 1.76280 | 
     | U1110    |               | NAND2_X1  | 0.42440 | n874        |            | 0.01860 | 0.00050 | 1.76330 | 
     | U1110    | A2 ^ -> ZN v  | NAND2_X1  | 0.17330 | n568        |            | 0.03266 | 0.35920 | 2.12250 | 
     | U820     |               | OAI221_X1 | 0.17330 | n568        |            | 0.03266 | 0.00260 | 2.12510 | 
     | U820     | B2 v -> ZN ^  | OAI221_X1 | 0.18720 | n567        |            | 0.00497 | 0.32870 | 2.45380 | 
     | U819     |               | NOR4_X1   | 0.18720 | n567        |            | 0.00497 | 0.00030 | 2.45410 | 
     | U819     | A4 ^ -> ZN v  | NOR4_X1   | 0.05100 | n563        |            | 0.00360 | 0.08660 | 2.54070 | 
     | U818     |               | NAND2_X1  | 0.05100 | n563        |            | 0.00360 | 0.00020 | 2.54090 | 
     | U818     | A2 v -> ZN ^  | NAND2_X1  | 0.09340 | outB[9]     |            | 0.00922 | 0.13670 | 2.67760 | 
     |          |               | RegFile   | 0.09340 | outB[9]     |            | 0.00922 | 0.00070 | 2.67830 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.67230
= Slack Time                  21.52770
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00807 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00807 | 0.00060 | 0.80060 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.42440 | n874        |            | 0.01860 | 0.96220 | 1.76280 | 
     | U1110    |               | NAND2_X1  | 0.42440 | n874        |            | 0.01860 | 0.00050 | 1.76330 | 
     | U1110    | A2 ^ -> ZN v  | NAND2_X1  | 0.17330 | n568        |            | 0.03266 | 0.35920 | 2.12250 | 
     | U820     |               | OAI221_X1 | 0.17330 | n568        |            | 0.03266 | 0.00260 | 2.12510 | 
     | U820     | B2 v -> ZN ^  | OAI221_X1 | 0.18720 | n567        |            | 0.00497 | 0.32270 | 2.44780 | 
     | U819     |               | NOR4_X1   | 0.18720 | n567        |            | 0.00497 | 0.00030 | 2.44810 | 
     | U819     | A4 ^ -> ZN v  | NOR4_X1   | 0.05100 | n563        |            | 0.00360 | 0.08660 | 2.53470 | 
     | U818     |               | NAND2_X1  | 0.05100 | n563        |            | 0.00360 | 0.00020 | 2.53490 | 
     | U818     | A2 v -> ZN ^  | NAND2_X1  | 0.09340 | outB[9]     |            | 0.00922 | 0.13670 | 2.67160 | 
     |          |               | RegFile   | 0.09340 | outB[9]     |            | 0.00922 | 0.00070 | 2.67230 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.66930
= Slack Time                  21.53070
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00807 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00807 | 0.00060 | 0.80060 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.42440 | n874        |            | 0.01860 | 0.96220 | 1.76280 | 
     | U1110    |               | NAND2_X1  | 0.42440 | n874        |            | 0.01860 | 0.00050 | 1.76330 | 
     | U1110    | A2 ^ -> ZN v  | NAND2_X1  | 0.17330 | n568        |            | 0.03266 | 0.35920 | 2.12250 | 
     | U820     |               | OAI221_X1 | 0.17330 | n568        |            | 0.03266 | 0.00260 | 2.12510 | 
     | U820     | B2 v -> ZN ^  | OAI221_X1 | 0.18720 | n567        |            | 0.00497 | 0.31970 | 2.44480 | 
     | U819     |               | NOR4_X1   | 0.18720 | n567        |            | 0.00497 | 0.00030 | 2.44510 | 
     | U819     | A4 ^ -> ZN v  | NOR4_X1   | 0.05100 | n563        |            | 0.00360 | 0.08660 | 2.53170 | 
     | U818     |               | NAND2_X1  | 0.05100 | n563        |            | 0.00360 | 0.00020 | 2.53190 | 
     | U818     | A2 v -> ZN ^  | NAND2_X1  | 0.09340 | outB[9]     |            | 0.00922 | 0.13670 | 2.66860 | 
     |          |               | RegFile   | 0.09340 | outB[9]     |            | 0.00922 | 0.00070 | 2.66930 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.65630
= Slack Time                  21.54370
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00807 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00807 | 0.00060 | 0.80060 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.42440 | n874        |            | 0.01860 | 0.96220 | 1.76280 | 
     | U1141    |               | NAND2_X1  | 0.42440 | n874        |            | 0.01860 | 0.00100 | 1.76380 | 
     | U1141    | A2 ^ -> ZN v  | NAND2_X1  | 0.17130 | n592        |            | 0.03209 | 0.35620 | 2.12000 | 
     | U829     |               | OAI221_X1 | 0.17130 | n592        |            | 0.03209 | 0.00270 | 2.12270 | 
     | U829     | B2 v -> ZN ^  | OAI221_X1 | 0.18020 | n591        |            | 0.00460 | 0.32040 | 2.44310 | 
     | U828     |               | NOR4_X1   | 0.18020 | n591        |            | 0.00460 | 0.00030 | 2.44340 | 
     | U828     | A4 ^ -> ZN v  | NOR4_X1   | 0.04930 | n562        |            | 0.00347 | 0.08420 | 2.52760 | 
     | U818     |               | NAND2_X1  | 0.04930 | n562        |            | 0.00347 | 0.00020 | 2.52780 | 
     | U818     | A1 v -> ZN ^  | NAND2_X1  | 0.09340 | outB[9]     |            | 0.00922 | 0.12780 | 2.65560 | 
     |          |               | RegFile   | 0.09340 | outB[9]     |            | 0.00922 | 0.00070 | 2.65630 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.65020
= Slack Time                  21.54980
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00807 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00807 | 0.00060 | 0.80060 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.42440 | n874        |            | 0.01860 | 0.96220 | 1.76280 | 
     | U1141    |               | NAND2_X1  | 0.42440 | n874        |            | 0.01860 | 0.00100 | 1.76380 | 
     | U1141    | A2 ^ -> ZN v  | NAND2_X1  | 0.17130 | n592        |            | 0.03209 | 0.35620 | 2.12000 | 
     | U829     |               | OAI221_X1 | 0.17130 | n592        |            | 0.03209 | 0.00270 | 2.12270 | 
     | U829     | B2 v -> ZN ^  | OAI221_X1 | 0.18020 | n591        |            | 0.00460 | 0.31430 | 2.43700 | 
     | U828     |               | NOR4_X1   | 0.18020 | n591        |            | 0.00460 | 0.00030 | 2.43730 | 
     | U828     | A4 ^ -> ZN v  | NOR4_X1   | 0.04930 | n562        |            | 0.00347 | 0.08420 | 2.52150 | 
     | U818     |               | NAND2_X1  | 0.04930 | n562        |            | 0.00347 | 0.00020 | 2.52170 | 
     | U818     | A1 v -> ZN ^  | NAND2_X1  | 0.09340 | outB[9]     |            | 0.00922 | 0.12780 | 2.64950 | 
     |          |               | RegFile   | 0.09340 | outB[9]     |            | 0.00922 | 0.00070 | 2.65020 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.64991
= Slack Time                  21.55009
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00807 |         | 0.80000 | 
     | U1169    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00807 | 0.00060 | 0.80060 | 
     | U1169    | A2 v -> ZN ^  | NOR2_X1   | 0.42450 | n877        |            | 0.02055 | 0.94300 | 1.74360 | 
     | U1128    |               | AND2_X1   | 0.42450 | n877        |            | 0.02055 | 0.00230 | 1.74590 | 
     | U1128    | A1 ^ -> ZN ^  | AND2_X1   | 0.26140 | n587        |            | 0.03095 | 0.43870 | 2.18460 | 
     | U827     |               | AOI22_X1  | 0.26140 | n587        |            | 0.03095 | 0.00190 | 2.18650 | 
     | U827     | B1 ^ -> ZN v  | AOI22_X1  | 0.08180 | n585        |            | 0.00264 | 0.12420 | 2.31070 | 
     | U826     |               | OAI221_X1 | 0.08180 | n585        |            | 0.00264 | 0.00010 | 2.31080 | 
     | U826     | A v -> ZN ^   | OAI221_X1 | 0.17440 | n564        |            | 0.00429 | 0.12980 | 2.44061 | 
     | U819     |               | NOR4_X1   | 0.17440 | n564        |            | 0.00429 | 0.00030 | 2.44091 | 
     | U819     | A1 ^ -> ZN v  | NOR4_X1   | 0.05100 | n563        |            | 0.00360 | 0.07140 | 2.51231 | 
     | U818     |               | NAND2_X1  | 0.05100 | n563        |            | 0.00360 | 0.00020 | 2.51251 | 
     | U818     | A2 v -> ZN ^  | NAND2_X1  | 0.09340 | outB[9]     |            | 0.00922 | 0.13670 | 2.64921 | 
     |          |               | RegFile   | 0.09340 | outB[9]     |            | 0.00922 | 0.00070 | 2.64991 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.64881
= Slack Time                  21.55120
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00807 |         | 0.80000 | 
     | U1169    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00807 | 0.00060 | 0.80060 | 
     | U1169    | A2 v -> ZN ^  | NOR2_X1   | 0.42450 | n877        |            | 0.02055 | 0.94300 | 1.74360 | 
     | U1128    |               | AND2_X1   | 0.42450 | n877        |            | 0.02055 | 0.00230 | 1.74590 | 
     | U1128    | A1 ^ -> ZN ^  | AND2_X1   | 0.26140 | n587        |            | 0.03095 | 0.43870 | 2.18460 | 
     | U827     |               | AOI22_X1  | 0.26140 | n587        |            | 0.03095 | 0.00190 | 2.18650 | 
     | U827     | B1 ^ -> ZN v  | AOI22_X1  | 0.08180 | n585        |            | 0.00264 | 0.12420 | 2.31070 | 
     | U826     |               | OAI221_X1 | 0.08180 | n585        |            | 0.00264 | 0.00010 | 2.31080 | 
     | U826     | A v -> ZN ^   | OAI221_X1 | 0.17440 | n564        |            | 0.00429 | 0.12870 | 2.43950 | 
     | U819     |               | NOR4_X1   | 0.17440 | n564        |            | 0.00429 | 0.00030 | 2.43981 | 
     | U819     | A1 ^ -> ZN v  | NOR4_X1   | 0.05100 | n563        |            | 0.00360 | 0.07140 | 2.51121 | 
     | U818     |               | NAND2_X1  | 0.05100 | n563        |            | 0.00360 | 0.00020 | 2.51141 | 
     | U818     | A2 v -> ZN ^  | NAND2_X1  | 0.09340 | outB[9]     |            | 0.00922 | 0.13670 | 2.64811 | 
     |          |               | RegFile   | 0.09340 | outB[9]     |            | 0.00922 | 0.00070 | 2.64881 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.64861
= Slack Time                  21.55140
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00807 |         | 0.80000 | 
     | U1169    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00807 | 0.00060 | 0.80060 | 
     | U1169    | A2 v -> ZN ^  | NOR2_X1   | 0.42450 | n877        |            | 0.02055 | 0.94300 | 1.74360 | 
     | U1128    |               | AND2_X1   | 0.42450 | n877        |            | 0.02055 | 0.00230 | 1.74590 | 
     | U1128    | A1 ^ -> ZN ^  | AND2_X1   | 0.26140 | n587        |            | 0.03095 | 0.43870 | 2.18460 | 
     | U827     |               | AOI22_X1  | 0.26140 | n587        |            | 0.03095 | 0.00190 | 2.18650 | 
     | U827     | B1 ^ -> ZN v  | AOI22_X1  | 0.08180 | n585        |            | 0.00264 | 0.12420 | 2.31070 | 
     | U826     |               | OAI221_X1 | 0.08180 | n585        |            | 0.00264 | 0.00010 | 2.31080 | 
     | U826     | A v -> ZN ^   | OAI221_X1 | 0.17440 | n564        |            | 0.00429 | 0.12850 | 2.43930 | 
     | U819     |               | NOR4_X1   | 0.17440 | n564        |            | 0.00429 | 0.00030 | 2.43961 | 
     | U819     | A1 ^ -> ZN v  | NOR4_X1   | 0.05100 | n563        |            | 0.00360 | 0.07140 | 2.51101 | 
     | U818     |               | NAND2_X1  | 0.05100 | n563        |            | 0.00360 | 0.00020 | 2.51121 | 
     | U818     | A2 v -> ZN ^  | NAND2_X1  | 0.09340 | outB[9]     |            | 0.00922 | 0.13670 | 2.64791 | 
     |          |               | RegFile   | 0.09340 | outB[9]     |            | 0.00922 | 0.00070 | 2.64861 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.64761
= Slack Time                  21.55239
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00807 |         | 0.80000 | 
     | U1169    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00807 | 0.00060 | 0.80060 | 
     | U1169    | A2 v -> ZN ^  | NOR2_X1   | 0.42450 | n877        |            | 0.02055 | 0.94300 | 1.74360 | 
     | U1128    |               | AND2_X1   | 0.42450 | n877        |            | 0.02055 | 0.00230 | 1.74590 | 
     | U1128    | A1 ^ -> ZN ^  | AND2_X1   | 0.26140 | n587        |            | 0.03095 | 0.43870 | 2.18460 | 
     | U827     |               | AOI22_X1  | 0.26140 | n587        |            | 0.03095 | 0.00190 | 2.18650 | 
     | U827     | B1 ^ -> ZN v  | AOI22_X1  | 0.08180 | n585        |            | 0.00264 | 0.12420 | 2.31070 | 
     | U826     |               | OAI221_X1 | 0.08180 | n585        |            | 0.00264 | 0.00010 | 2.31080 | 
     | U826     | A v -> ZN ^   | OAI221_X1 | 0.17440 | n564        |            | 0.00429 | 0.12750 | 2.43830 | 
     | U819     |               | NOR4_X1   | 0.17440 | n564        |            | 0.00429 | 0.00030 | 2.43861 | 
     | U819     | A1 ^ -> ZN v  | NOR4_X1   | 0.05100 | n563        |            | 0.00360 | 0.07140 | 2.51001 | 
     | U818     |               | NAND2_X1  | 0.05100 | n563        |            | 0.00360 | 0.00020 | 2.51021 | 
     | U818     | A2 v -> ZN ^  | NAND2_X1  | 0.09340 | outB[9]     |            | 0.00922 | 0.13670 | 2.64691 | 
     |          |               | RegFile   | 0.09340 | outB[9]     |            | 0.00922 | 0.00070 | 2.64761 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.64730
= Slack Time                  21.55270
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00807 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00807 | 0.00060 | 0.80060 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.42440 | n874        |            | 0.01860 | 0.96220 | 1.76280 | 
     | U1141    |               | NAND2_X1  | 0.42440 | n874        |            | 0.01860 | 0.00100 | 1.76380 | 
     | U1141    | A2 ^ -> ZN v  | NAND2_X1  | 0.17130 | n592        |            | 0.03209 | 0.35620 | 2.12000 | 
     | U829     |               | OAI221_X1 | 0.17130 | n592        |            | 0.03209 | 0.00270 | 2.12270 | 
     | U829     | B2 v -> ZN ^  | OAI221_X1 | 0.18020 | n591        |            | 0.00460 | 0.31140 | 2.43410 | 
     | U828     |               | NOR4_X1   | 0.18020 | n591        |            | 0.00460 | 0.00030 | 2.43440 | 
     | U828     | A4 ^ -> ZN v  | NOR4_X1   | 0.04930 | n562        |            | 0.00347 | 0.08420 | 2.51860 | 
     | U818     |               | NAND2_X1  | 0.04930 | n562        |            | 0.00347 | 0.00020 | 2.51880 | 
     | U818     | A1 v -> ZN ^  | NAND2_X1  | 0.09340 | outB[9]     |            | 0.00922 | 0.12780 | 2.64660 | 
     |          |               | RegFile   | 0.09340 | outB[9]     |            | 0.00922 | 0.00070 | 2.64730 | 
     +---------------------------------------------------------------------------------------------------------+ 

