<profile>

<section name = "Vitis HLS Report for 'VITIS_LOOP_51_2_proc'" level="0">
<item name = "Date">Mon Jun  7 18:58:07 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">sobel</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu50-fsvh2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.738 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">644, 645, 6.440 us, 6.450 us, 641, 641, loop rewind stp(delay=3 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_51_2">644, 644, 5, 1, 1, 641, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 895, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">4, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 199, -</column>
<column name="Register">-, -, 1016, 224, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mul_mul_10ns_12ns_20_4_1_U1">mul_mul_10ns_12ns_20_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buffer_a_1_U">VITIS_LOOP_51_2_proc_buffer_a_1, 1, 0, 0, 0, 641, 16, 1, 10256</column>
<column name="buffer_b_1_U">VITIS_LOOP_51_2_proc_buffer_a_1, 1, 0, 0, 0, 641, 16, 1, 10256</column>
<column name="buffer_a_2_U">VITIS_LOOP_51_2_proc_buffer_a_2, 1, 0, 0, 0, 641, 16, 1, 10256</column>
<column name="buffer_b_2_U">VITIS_LOOP_51_2_proc_buffer_a_2, 1, 0, 0, 0, 641, 16, 1, 10256</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln28_1_fu_844_p2">+, 0, 0, 19, 8, 8</column>
<column name="add_ln28_2_fu_984_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln28_3_fu_1102_p2">+, 0, 0, 19, 8, 8</column>
<column name="add_ln28_4_fu_1108_p2">+, 0, 0, 19, 8, 8</column>
<column name="add_ln28_5_fu_1248_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln28_fu_838_p2">+, 0, 0, 19, 8, 8</column>
<column name="add_ln53_1_fu_547_p2">+, 0, 0, 26, 19, 19</column>
<column name="add_ln53_fu_557_p2">+, 0, 0, 27, 20, 20</column>
<column name="add_ln55_fu_568_p2">+, 0, 0, 27, 20, 10</column>
<column name="add_ln77_1_fu_727_p2">+, 0, 0, 27, 20, 3</column>
<column name="add_ln77_2_fu_605_p2">+, 0, 0, 20, 13, 13</column>
<column name="add_ln77_fu_615_p2">+, 0, 0, 27, 20, 20</column>
<column name="add_ln78_fu_737_p2">+, 0, 0, 27, 20, 10</column>
<column name="add_ln82_1_fu_765_p2">+, 0, 0, 19, 16, 16</column>
<column name="add_ln82_fu_754_p2">+, 0, 0, 19, 16, 16</column>
<column name="add_ln83_fu_826_p2">+, 0, 0, 19, 16, 16</column>
<column name="add_ln87_fu_978_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln91_1_fu_1029_p2">+, 0, 0, 19, 16, 16</column>
<column name="add_ln91_fu_1018_p2">+, 0, 0, 19, 16, 16</column>
<column name="add_ln92_fu_1090_p2">+, 0, 0, 19, 16, 16</column>
<column name="add_ln96_fu_1242_p2">+, 0, 0, 16, 9, 9</column>
<column name="col_fu_445_p2">+, 0, 0, 17, 10, 1</column>
<column name="sumy_a_fu_832_p2">+, 0, 0, 19, 16, 16</column>
<column name="sumy_b_fu_1096_p2">+, 0, 0, 19, 16, 16</column>
<column name="sub_ln82_fu_759_p2">-, 0, 0, 19, 16, 16</column>
<column name="sub_ln83_1_fu_800_p2">-, 0, 0, 19, 16, 16</column>
<column name="sub_ln83_fu_795_p2">-, 0, 0, 19, 16, 16</column>
<column name="sub_ln91_fu_1023_p2">-, 0, 0, 19, 16, 16</column>
<column name="sub_ln92_1_fu_1064_p2">-, 0, 0, 19, 16, 16</column>
<column name="sub_ln92_fu_1059_p2">-, 0, 0, 19, 16, 16</column>
<column name="sumx_a_fu_771_p2">-, 0, 0, 19, 16, 16</column>
<column name="sumx_b_fu_1035_p2">-, 0, 0, 19, 16, 16</column>
<column name="tmp17_i_i8_i_fu_781_p2">-, 0, 0, 22, 15, 15</column>
<column name="tmp24_i_i6_i_fu_625_p2">-, 0, 0, 22, 15, 15</column>
<column name="tmp30_i_i4_i_fu_1045_p2">-, 0, 0, 22, 15, 15</column>
<column name="tmp_i_i10_i_fu_621_p2">-, 0, 0, 22, 15, 15</column>
<column name="and_ln76_fu_595_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_260">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state2_pp0_iter0_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state3_pp0_iter1_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state4_pp0_iter2_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state6_pp0_iter4_stage0">and, 0, 0, 2, 1, 1</column>
<column name="icmp_fu_439_p2">icmp, 0, 0, 11, 9, 1</column>
<column name="icmp_ln51_fu_459_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="icmp_ln76_fu_589_p2">icmp, 0, 0, 11, 9, 1</column>
<column name="icmp_ln85_fu_868_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="icmp_ln86_fu_932_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="icmp_ln94_fu_1132_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="icmp_ln95_fu_1196_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln85_fu_874_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln86_fu_938_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln94_fu_1138_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln95_fu_1202_p2">or, 0, 0, 2, 1, 1</column>
<column name="pout_a_fu_998_p3">select, 0, 0, 8, 1, 2</column>
<column name="pout_b_fu_1262_p3">select, 0, 0, 8, 1, 2</column>
<column name="select_ln85_fu_894_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln86_fu_958_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln94_fu_1158_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln95_fu_1222_p3">select, 0, 0, 2, 1, 2</column>
<column name="sumx_a_1_fu_902_p3">select, 0, 0, 8, 1, 8</column>
<column name="sumx_b_1_fu_1166_p3">select, 0, 0, 8, 1, 8</column>
<column name="sumy_a_1_fu_966_p3">select, 0, 0, 8, 1, 8</column>
<column name="sumy_b_1_fu_1230_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln85_fu_888_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln86_fu_952_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln94_fu_1152_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln95_fu_1216_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_phi_mux_col1_phi_fu_310_p6">14, 3, 10, 30</column>
<column name="ap_phi_mux_do_init_phi_fu_294_p6">14, 3, 1, 3</column>
<column name="ap_phi_mux_icmp_phi_phi_fu_381_p4">14, 3, 1, 3</column>
<column name="ap_phi_mux_mul_ln51_phi_phi_fu_417_p4">14, 3, 20, 60</column>
<column name="ap_phi_mux_p_shl3_cast6_phi_phi_fu_393_p4">14, 3, 19, 57</column>
<column name="ap_phi_mux_p_shl_phi_phi_fu_405_p4">14, 3, 20, 60</column>
<column name="col1_reg_306">9, 2, 10, 20</column>
<column name="icmp_phi_reg_377">14, 3, 1, 3</column>
<column name="mul_ln51_phi_reg_413">14, 3, 20, 60</column>
<column name="p_shl3_cast6_phi_reg_389">14, 3, 19, 57</column>
<column name="p_shl_phi_reg_401">14, 3, 20, 60</column>
<column name="rewind_ap_ready_reg">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln77_reg_1481">20, 0, 20, 0</column>
<column name="and_ln76_reg_1477">1, 0, 1, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="buffer_a_1_addr_reg_1407">10, 0, 10, 0</column>
<column name="buffer_a_2_addr_reg_1417">10, 0, 10, 0</column>
<column name="buffer_b_1_addr_reg_1412">10, 0, 10, 0</column>
<column name="buffer_b_2_addr_reg_1423">10, 0, 10, 0</column>
<column name="col1_reg_306">10, 0, 10, 0</column>
<column name="col_reg_1402">10, 0, 10, 0</column>
<column name="do_init_reg_290">1, 0, 1, 0</column>
<column name="empty_32_reg_1433">15, 0, 15, 0</column>
<column name="empty_32_reg_1433_pp0_iter2_reg">15, 0, 15, 0</column>
<column name="empty_33_reg_1438">15, 0, 15, 0</column>
<column name="empty_33_reg_1438_pp0_iter2_reg">15, 0, 15, 0</column>
<column name="empty_36_reg_1443">15, 0, 15, 0</column>
<column name="empty_36_reg_1443_pp0_iter2_reg">15, 0, 15, 0</column>
<column name="empty_37_reg_1448">15, 0, 15, 0</column>
<column name="empty_37_reg_1448_pp0_iter2_reg">15, 0, 15, 0</column>
<column name="icmp_ln51_reg_1429">1, 0, 1, 0</column>
<column name="icmp_phi_reg_377">1, 0, 1, 0</column>
<column name="icmp_reg_1397">1, 0, 1, 0</column>
<column name="mul_ln51_phi_reg_413">20, 0, 20, 0</column>
<column name="p_shl3_cast6_phi_reg_389">19, 0, 19, 0</column>
<column name="p_shl_phi_reg_401">20, 0, 20, 0</column>
<column name="rewind_ap_ready_reg">1, 0, 1, 0</column>
<column name="row_read_reg_1386">10, 0, 10, 0</column>
<column name="tmp24_i_i6_i_reg_1492">15, 0, 15, 0</column>
<column name="tmp_i_i10_i_reg_1487">15, 0, 15, 0</column>
<column name="window_a_0_1_fu_108">16, 0, 16, 0</column>
<column name="window_a_0_2_1_reg_1453">16, 0, 16, 0</column>
<column name="window_a_0_2_1_reg_1453_pp0_iter3_reg">16, 0, 16, 0</column>
<column name="window_a_0_2_fu_112">16, 0, 16, 0</column>
<column name="window_a_1_1_fu_120">16, 0, 16, 0</column>
<column name="window_a_1_2_fu_124">16, 0, 16, 0</column>
<column name="window_a_2_1_fu_132">16, 0, 16, 0</column>
<column name="window_a_2_2_fu_136">16, 0, 16, 0</column>
<column name="window_b_0_1_fu_144">16, 0, 16, 0</column>
<column name="window_b_0_2_1_reg_1460">16, 0, 16, 0</column>
<column name="window_b_0_2_1_reg_1460_pp0_iter3_reg">16, 0, 16, 0</column>
<column name="window_b_0_2_fu_148">16, 0, 16, 0</column>
<column name="window_b_1_1_fu_156">16, 0, 16, 0</column>
<column name="window_b_1_2_fu_160">16, 0, 16, 0</column>
<column name="window_b_2_1_fu_168">16, 0, 16, 0</column>
<column name="window_b_2_2_fu_172">16, 0, 16, 0</column>
<column name="buffer_a_2_addr_reg_1417">64, 32, 10, 0</column>
<column name="buffer_b_2_addr_reg_1423">64, 32, 10, 0</column>
<column name="col1_reg_306">64, 32, 10, 0</column>
<column name="do_init_reg_290">64, 32, 1, 0</column>
<column name="icmp_ln51_reg_1429">64, 32, 1, 0</column>
<column name="icmp_reg_1397">64, 32, 1, 0</column>
<column name="row_read_reg_1386">64, 32, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, VITIS_LOOP_51_2_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, VITIS_LOOP_51_2_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, VITIS_LOOP_51_2_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, VITIS_LOOP_51_2_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, VITIS_LOOP_51_2_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, VITIS_LOOP_51_2_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, VITIS_LOOP_51_2_proc, return value</column>
<column name="row">in, 10, ap_none, row, scalar</column>
<column name="dst_address0">out, 20, ap_memory, dst, array</column>
<column name="dst_ce0">out, 1, ap_memory, dst, array</column>
<column name="dst_we0">out, 1, ap_memory, dst, array</column>
<column name="dst_d0">out, 16, ap_memory, dst, array</column>
<column name="dst_address1">out, 20, ap_memory, dst, array</column>
<column name="dst_ce1">out, 1, ap_memory, dst, array</column>
<column name="dst_we1">out, 1, ap_memory, dst, array</column>
<column name="dst_d1">out, 16, ap_memory, dst, array</column>
<column name="src_address0">out, 20, ap_memory, src, array</column>
<column name="src_ce0">out, 1, ap_memory, src, array</column>
<column name="src_q0">in, 16, ap_memory, src, array</column>
<column name="src_address1">out, 20, ap_memory, src, array</column>
<column name="src_ce1">out, 1, ap_memory, src, array</column>
<column name="src_q1">in, 16, ap_memory, src, array</column>
</table>
</item>
</section>
</profile>
