5-Stage-Single-Cycle-MIPS in VHDL fibonacci sequence

