   1              	 .cpu cortex-m0
   2              	 .fpu softvfp
   3              	 .eabi_attribute 23,1
   4              	 .eabi_attribute 24,1
   5              	 .eabi_attribute 25,1
   6              	 .eabi_attribute 26,1
   7              	 .eabi_attribute 30,2
   8              	 .eabi_attribute 34,0
   9              	 .eabi_attribute 18,4
  10              	 .code 16
  11              	 .file "system_XMC1300.c"
  12              	 .section .text.SystemCoreSetup,"ax",%progbits
  13              	 .align 2
  14              	 .weak SystemCoreSetup
  15              	 .code 16
  16              	 .thumb_func
  18              	SystemCoreSetup:
  19 0000 8021     	 mov r1,#128
  20 0002 064B     	 ldr r3,.L2
  21 0004 4901     	 lsl r1,r1,#5
  22 0006 1A89     	 ldrh r2,[r3,#8]
  23 0008 8020     	 mov r0,#128
  24 000a 0A43     	 orr r2,r1
  25 000c 4821     	 mov r1,#72
  26 000e 1A81     	 strh r2,[r3,#8]
  27 0010 5A5A     	 ldrh r2,[r3,r1]
  28 0012 0001     	 lsl r0,r0,#4
  29 0014 0243     	 orr r2,r0
  30 0016 5A52     	 strh r2,[r3,r1]
  31              	 
  32 0018 7047     	 bx lr
  33              	.L3:
  34 001a C046     	 .align 2
  35              	.L2:
  36 001c 00000540 	 .word 1074069504
  38              	 .global __aeabi_uidiv
  39              	 .section .text.SystemCoreClockUpdate,"ax",%progbits
  40              	 .align 2
  41              	 .weak SystemCoreClockUpdate
  42              	 .code 16
  43              	 .thumb_func
  45              	SystemCoreClockUpdate:
  46 0000 0C4A     	 ldr r2,.L9
  47 0002 08B5     	 push {r3,lr}
  48 0004 1368     	 ldr r3,[r2]
  49 0006 0C49     	 ldr r1,.L9+4
  50 0008 1B04     	 lsl r3,r3,#16
  51 000a 1B0E     	 lsr r3,r3,#24
  52 000c 0B60     	 str r3,[r1]
  53 000e FF21     	 mov r1,#255
  54 0010 1268     	 ldr r2,[r2]
  55 0012 1140     	 and r1,r2
  56 0014 094A     	 ldr r2,.L9+8
  57 0016 1160     	 str r1,[r2]
  58 0018 002B     	 cmp r3,#0
  59 001a 03D1     	 bne .L8
  60 001c 0848     	 ldr r0,.L9+12
  61              	.L5:
  62 001e 094B     	 ldr r3,.L9+16
  63              	 
  64 0020 1860     	 str r0,[r3]
  65 0022 08BD     	 pop {r3,pc}
  66              	.L8:
  67 0024 1B02     	 lsl r3,r3,#8
  68 0026 5918     	 add r1,r3,r1
  69 0028 0748     	 ldr r0,.L9+20
  70 002a FFF7FEFF 	 bl __aeabi_uidiv
  71 002e 4000     	 lsl r0,r0,#1
  72 0030 F5E7     	 b .L5
  73              	.L10:
  74 0032 C046     	 .align 2
  75              	.L9:
  76 0034 00030140 	 .word 1073808128
  77 0038 00000000 	 .word .LANCHOR0
  78 003c 00000000 	 .word .LANCHOR1
  79 0040 0048E801 	 .word 32000000
  80 0044 00000000 	 .word .LANCHOR2
  81 0048 000024F4 	 .word -198967296
  83              	 .section .text.SystemCoreClockSetup,"ax",%progbits
  84              	 .align 2
  85              	 .weak SystemCoreClockSetup
  86              	 .code 16
  87              	 .thumb_func
  89              	SystemCoreClockSetup:
  90 0000 C022     	 mov r2,#192
  91 0002 8021     	 mov r1,#128
  92 0004 08B5     	 push {r3,lr}
  93 0006 074B     	 ldr r3,.L14
  94 0008 C905     	 lsl r1,r1,#23
  95 000a 5A62     	 str r2,[r3,#36]
  96 000c 064A     	 ldr r2,.L14+4
  97 000e 074B     	 ldr r3,.L14+8
  98 0010 1360     	 str r3,[r2]
  99              	.L12:
 100 0012 1368     	 ldr r3,[r2]
 101 0014 0B42     	 tst r3,r1
 102 0016 FCD1     	 bne .L12
 103 0018 C322     	 mov r2,#195
 104 001a 024B     	 ldr r3,.L14
 105              	 
 106 001c 5A62     	 str r2,[r3,#36]
 107 001e FFF7FEFF 	 bl SystemCoreClockUpdate
 108 0022 08BD     	 pop {r3,pc}
 109              	.L15:
 110              	 .align 2
 111              	.L14:
 112 0024 00000140 	 .word 1073807360
 113 0028 00030140 	 .word 1073808128
 114 002c 0001F13F 	 .word 1072759040
 116              	 .section .text.SystemInit,"ax",%progbits
 117              	 .align 2
 118              	 .weak SystemInit
 119              	 .code 16
 120              	 .thumb_func
 122              	SystemInit:
 123 0000 08B5     	 push {r3,lr}
 124 0002 FFF7FEFF 	 bl SystemCoreSetup
 125              	 
 126 0006 FFF7FEFF 	 bl SystemCoreClockSetup
 127 000a 08BD     	 pop {r3,pc}
 129              	 .global SystemCoreClock
 130              	 .section .bss.FDIV.5018,"aw",%nobits
 131              	 .align 2
 132              	 .set .LANCHOR1,.+0
 135              	FDIV.5018:
 136 0000 00000000 	 .space 4
 137              	 .section .no_init,"aw",%progbits
 138              	 .align 2
 139              	 .set .LANCHOR2,.+0
 142              	SystemCoreClock:
 143 0000 00000000 	 .space 4
 144              	 .section .bss.IDIV.5017,"aw",%nobits
 145              	 .align 2
 146              	 .set .LANCHOR0,.+0
 149              	IDIV.5017:
 150 0000 00000000 	 .space 4
 151              	 .ident "GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20141119 (release) [ARM/embedded-4_9-branch revision 218278]"
DEFINED SYMBOLS
                            *ABS*:00000000 system_XMC1300.c
    {standard input}:13     .text.SystemCoreSetup:00000000 $t
    {standard input}:18     .text.SystemCoreSetup:00000000 SystemCoreSetup
    {standard input}:36     .text.SystemCoreSetup:0000001c $d
    {standard input}:40     .text.SystemCoreClockUpdate:00000000 $t
    {standard input}:45     .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
    {standard input}:76     .text.SystemCoreClockUpdate:00000034 $d
    {standard input}:84     .text.SystemCoreClockSetup:00000000 $t
    {standard input}:89     .text.SystemCoreClockSetup:00000000 SystemCoreClockSetup
    {standard input}:112    .text.SystemCoreClockSetup:00000024 $d
    {standard input}:117    .text.SystemInit:00000000 $t
    {standard input}:122    .text.SystemInit:00000000 SystemInit
    {standard input}:142    .no_init:00000000 SystemCoreClock
    {standard input}:131    .bss.FDIV.5018:00000000 $d
    {standard input}:135    .bss.FDIV.5018:00000000 FDIV.5018
    {standard input}:138    .no_init:00000000 $d
    {standard input}:145    .bss.IDIV.5017:00000000 $d
    {standard input}:149    .bss.IDIV.5017:00000000 IDIV.5017

UNDEFINED SYMBOLS
__aeabi_uidiv
