Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Aug 24 00:26:56 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_timing_summary_routed.rpt -pb hello_world_timing_summary_routed.pb -rpx hello_world_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.051        0.000                      0                 4508        0.059        0.000                      0                 4508        4.500        0.000                       0                  1564  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clock      {0.000 5.000}      10.000          100.000         
  clkdiv2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                           4.500        0.000                       0                     2  
  clkdiv2           0.051        0.000                      0                 4507        0.059        0.000                      0                 4507        9.500        0.000                       0                  1562  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdiv2       clock               8.029        0.000                      0                    1        0.285        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkdiv2                     
(none)                      clkdiv2       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clkdiv2

Setup :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 single_port_ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            single_port_ram_instance/ram_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        19.445ns  (logic 6.285ns (32.322%)  route 13.160ns (67.678%))
  Logic Levels:           21  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.587ns = ( 27.587 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.783     8.188    single_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  single_port_ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    10.642 r  single_port_ram_instance/ram_reg_1/DOBDO[3]
                         net (fo=3, routed)           0.996    11.638    single_port_ram_instance/port1_rdata[9]
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.762 f  single_port_ram_instance/current_state[3]_i_28/O
                         net (fo=1, routed)           0.575    12.337    single_port_ram_instance/current_state[3]_i_28_n_0
    SLICE_X9Y104         LUT6 (Prop_lut6_I1_O)        0.124    12.461 r  single_port_ram_instance/current_state[3]_i_11/O
                         net (fo=1, routed)           1.049    13.510    single_port_ram_instance/current_state[3]_i_11_n_0
    SLICE_X20Y109        LUT6 (Prop_lut6_I4_O)        0.124    13.634 r  single_port_ram_instance/current_state[3]_i_4/O
                         net (fo=2, routed)           0.305    13.940    riscv_steel_core_instance/data_write_request_ack
    SLICE_X22Y109        LUT2 (Prop_lut2_I1_O)        0.124    14.064 r  riscv_steel_core_instance/prev_instruction[31]_i_3/O
                         net (fo=38, routed)          0.958    15.022    riscv_steel_core_instance/store_commit_cycle
    SLICE_X21Y108        LUT6 (Prop_lut6_I1_O)        0.124    15.146 r  riscv_steel_core_instance/prev_instruction[16]_i_1/O
                         net (fo=88, routed)          1.130    16.276    riscv_steel_core_instance/immediate_u_type[16]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124    16.400 r  riscv_steel_core_instance/csr_mscratch[2]_i_18/O
                         net (fo=1, routed)           0.000    16.400    riscv_steel_core_instance/csr_mscratch[2]_i_18_n_0
    SLICE_X36Y108        MUXF7 (Prop_muxf7_I1_O)      0.217    16.617 r  riscv_steel_core_instance/csr_mscratch_reg[2]_i_10/O
                         net (fo=1, routed)           0.966    17.582    riscv_steel_core_instance/csr_mscratch_reg[2]_i_10_n_0
    SLICE_X34Y105        LUT6 (Prop_lut6_I3_O)        0.299    17.881 r  riscv_steel_core_instance/csr_mscratch[2]_i_5/O
                         net (fo=18, routed)          1.079    18.960    riscv_steel_core_instance/csr_mscratch[2]_i_5_n_0
    SLICE_X28Y106        LUT6 (Prop_lut6_I3_O)        0.124    19.084 r  riscv_steel_core_instance/program_counter[1]_i_53/O
                         net (fo=1, routed)           0.000    19.084    riscv_steel_core_instance/program_counter[1]_i_53_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.616 r  riscv_steel_core_instance/program_counter_reg[1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.616    riscv_steel_core_instance/program_counter_reg[1]_i_36_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.730 r  riscv_steel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.730    riscv_steel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.958 r  riscv_steel_core_instance/program_counter_reg[1]_i_13/CO[2]
                         net (fo=1, routed)           0.451    20.409    riscv_steel_core_instance/data0
    SLICE_X28Y105        LUT3 (Prop_lut3_I2_O)        0.313    20.722 r  riscv_steel_core_instance/program_counter[1]_i_9/O
                         net (fo=2, routed)           0.605    21.327    riscv_steel_core_instance/program_counter[1]_i_9_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124    21.451 r  riscv_steel_core_instance/program_counter[1]_i_4/O
                         net (fo=38, routed)          0.976    22.427    riscv_steel_core_instance/take_branch
    SLICE_X19Y104        LUT5 (Prop_lut5_I1_O)        0.124    22.551 r  riscv_steel_core_instance/program_counter[18]_i_3/O
                         net (fo=1, routed)           0.000    22.551    riscv_steel_core_instance/program_counter[18]_i_3_n_0
    SLICE_X19Y104        MUXF7 (Prop_muxf7_I1_O)      0.217    22.768 r  riscv_steel_core_instance/program_counter_reg[18]_i_1/O
                         net (fo=4, routed)           0.602    23.370    riscv_steel_core_instance/next_program_counter[18]
    SLICE_X18Y105        LUT6 (Prop_lut6_I5_O)        0.299    23.669 r  riscv_steel_core_instance/ram_reg_0_i_28/O
                         net (fo=1, routed)           0.416    24.085    riscv_steel_core_instance/mem_address_internal[18]
    SLICE_X18Y106        LUT6 (Prop_lut6_I0_O)        0.124    24.209 r  riscv_steel_core_instance/ram_reg_0_i_25/O
                         net (fo=1, routed)           0.815    25.024    riscv_steel_core_instance/ram_reg_0_i_25_n_0
    SLICE_X17Y107        LUT6 (Prop_lut6_I3_O)        0.124    25.148 r  riscv_steel_core_instance/ram_reg_0_i_23/O
                         net (fo=63, routed)          0.860    26.009    riscv_steel_core_instance/ram_reg_0_i_23_n_0
    SLICE_X10Y106        LUT2 (Prop_lut2_I0_O)        0.124    26.133 r  riscv_steel_core_instance/ram_reg_0_i_1/O
                         net (fo=5, routed)           0.603    26.735    single_port_ram_instance/device0_write_request
    SLICE_X10Y103        LUT4 (Prop_lut4_I3_O)        0.124    26.859 r  single_port_ram_instance/ram_reg_1_ENARDEN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.774    27.633    single_port_ram_instance/ram_reg_1_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y21         RAMB36E1                                     r  single_port_ram_instance/ram_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.657    27.587    single_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  single_port_ram_instance/ram_reg_1/CLKARDCLK
                         clock pessimism              0.575    28.162    
                         clock uncertainty           -0.035    28.127    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    27.684    single_port_ram_instance/ram_reg_1
  -------------------------------------------------------------------
                         required time                         27.684    
                         arrival time                         -27.633    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 single_port_ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            single_port_ram_instance/ram_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        19.097ns  (logic 6.157ns (32.241%)  route 12.940ns (67.759%))
  Logic Levels:           20  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.578ns = ( 27.578 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.783     8.188    single_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  single_port_ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    10.642 r  single_port_ram_instance/ram_reg_1/DOBDO[3]
                         net (fo=3, routed)           0.996    11.638    single_port_ram_instance/port1_rdata[9]
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.762 f  single_port_ram_instance/current_state[3]_i_28/O
                         net (fo=1, routed)           0.575    12.337    single_port_ram_instance/current_state[3]_i_28_n_0
    SLICE_X9Y104         LUT6 (Prop_lut6_I1_O)        0.124    12.461 r  single_port_ram_instance/current_state[3]_i_11/O
                         net (fo=1, routed)           1.049    13.510    single_port_ram_instance/current_state[3]_i_11_n_0
    SLICE_X20Y109        LUT6 (Prop_lut6_I4_O)        0.124    13.634 r  single_port_ram_instance/current_state[3]_i_4/O
                         net (fo=2, routed)           0.305    13.940    riscv_steel_core_instance/data_write_request_ack
    SLICE_X22Y109        LUT2 (Prop_lut2_I1_O)        0.124    14.064 r  riscv_steel_core_instance/prev_instruction[31]_i_3/O
                         net (fo=38, routed)          0.958    15.022    riscv_steel_core_instance/store_commit_cycle
    SLICE_X21Y108        LUT6 (Prop_lut6_I1_O)        0.124    15.146 r  riscv_steel_core_instance/prev_instruction[16]_i_1/O
                         net (fo=88, routed)          1.130    16.276    riscv_steel_core_instance/immediate_u_type[16]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124    16.400 r  riscv_steel_core_instance/csr_mscratch[2]_i_18/O
                         net (fo=1, routed)           0.000    16.400    riscv_steel_core_instance/csr_mscratch[2]_i_18_n_0
    SLICE_X36Y108        MUXF7 (Prop_muxf7_I1_O)      0.217    16.617 r  riscv_steel_core_instance/csr_mscratch_reg[2]_i_10/O
                         net (fo=1, routed)           0.966    17.582    riscv_steel_core_instance/csr_mscratch_reg[2]_i_10_n_0
    SLICE_X34Y105        LUT6 (Prop_lut6_I3_O)        0.299    17.881 r  riscv_steel_core_instance/csr_mscratch[2]_i_5/O
                         net (fo=18, routed)          1.079    18.960    riscv_steel_core_instance/csr_mscratch[2]_i_5_n_0
    SLICE_X28Y106        LUT6 (Prop_lut6_I3_O)        0.124    19.084 r  riscv_steel_core_instance/program_counter[1]_i_53/O
                         net (fo=1, routed)           0.000    19.084    riscv_steel_core_instance/program_counter[1]_i_53_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.616 r  riscv_steel_core_instance/program_counter_reg[1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.616    riscv_steel_core_instance/program_counter_reg[1]_i_36_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.730 r  riscv_steel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.730    riscv_steel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.958 r  riscv_steel_core_instance/program_counter_reg[1]_i_13/CO[2]
                         net (fo=1, routed)           0.451    20.409    riscv_steel_core_instance/data0
    SLICE_X28Y105        LUT3 (Prop_lut3_I2_O)        0.313    20.722 r  riscv_steel_core_instance/program_counter[1]_i_9/O
                         net (fo=2, routed)           0.605    21.327    riscv_steel_core_instance/program_counter[1]_i_9_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124    21.451 r  riscv_steel_core_instance/program_counter[1]_i_4/O
                         net (fo=38, routed)          0.976    22.427    riscv_steel_core_instance/take_branch
    SLICE_X19Y104        LUT5 (Prop_lut5_I1_O)        0.124    22.551 r  riscv_steel_core_instance/program_counter[18]_i_3/O
                         net (fo=1, routed)           0.000    22.551    riscv_steel_core_instance/program_counter[18]_i_3_n_0
    SLICE_X19Y104        MUXF7 (Prop_muxf7_I1_O)      0.217    22.768 r  riscv_steel_core_instance/program_counter_reg[18]_i_1/O
                         net (fo=4, routed)           0.602    23.370    riscv_steel_core_instance/next_program_counter[18]
    SLICE_X18Y105        LUT6 (Prop_lut6_I5_O)        0.299    23.669 r  riscv_steel_core_instance/ram_reg_0_i_28/O
                         net (fo=1, routed)           0.416    24.085    riscv_steel_core_instance/mem_address_internal[18]
    SLICE_X18Y106        LUT6 (Prop_lut6_I0_O)        0.124    24.209 r  riscv_steel_core_instance/ram_reg_0_i_25/O
                         net (fo=1, routed)           0.815    25.024    riscv_steel_core_instance/ram_reg_0_i_25_n_0
    SLICE_X17Y107        LUT6 (Prop_lut6_I3_O)        0.124    25.148 r  riscv_steel_core_instance/ram_reg_0_i_23/O
                         net (fo=63, routed)          1.018    26.166    riscv_steel_core_instance/ram_reg_0_i_23_n_0
    SLICE_X9Y107         LUT2 (Prop_lut2_I0_O)        0.120    26.286 r  riscv_steel_core_instance/ram_reg_0_i_3/O
                         net (fo=8, routed)           0.999    27.285    single_port_ram_instance/ADDRARDADDR[10]
    RAMB36_X0Y23         RAMB36E1                                     r  single_port_ram_instance/ram_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.648    27.578    single_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  single_port_ram_instance/ram_reg_0/CLKARDCLK
                         clock pessimism              0.575    28.153    
                         clock uncertainty           -0.035    28.118    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.769    27.349    single_port_ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         27.349    
                         arrival time                         -27.285    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 single_port_ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        19.362ns  (logic 6.285ns (32.460%)  route 13.077ns (67.540%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns = ( 27.612 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.783     8.188    single_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  single_port_ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    10.642 r  single_port_ram_instance/ram_reg_1/DOBDO[3]
                         net (fo=3, routed)           0.996    11.638    single_port_ram_instance/port1_rdata[9]
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.762 f  single_port_ram_instance/current_state[3]_i_28/O
                         net (fo=1, routed)           0.575    12.337    single_port_ram_instance/current_state[3]_i_28_n_0
    SLICE_X9Y104         LUT6 (Prop_lut6_I1_O)        0.124    12.461 r  single_port_ram_instance/current_state[3]_i_11/O
                         net (fo=1, routed)           1.049    13.510    single_port_ram_instance/current_state[3]_i_11_n_0
    SLICE_X20Y109        LUT6 (Prop_lut6_I4_O)        0.124    13.634 r  single_port_ram_instance/current_state[3]_i_4/O
                         net (fo=2, routed)           0.305    13.940    riscv_steel_core_instance/data_write_request_ack
    SLICE_X22Y109        LUT2 (Prop_lut2_I1_O)        0.124    14.064 r  riscv_steel_core_instance/prev_instruction[31]_i_3/O
                         net (fo=38, routed)          0.958    15.022    riscv_steel_core_instance/store_commit_cycle
    SLICE_X21Y108        LUT6 (Prop_lut6_I1_O)        0.124    15.146 r  riscv_steel_core_instance/prev_instruction[16]_i_1/O
                         net (fo=88, routed)          1.130    16.276    riscv_steel_core_instance/immediate_u_type[16]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124    16.400 r  riscv_steel_core_instance/csr_mscratch[2]_i_18/O
                         net (fo=1, routed)           0.000    16.400    riscv_steel_core_instance/csr_mscratch[2]_i_18_n_0
    SLICE_X36Y108        MUXF7 (Prop_muxf7_I1_O)      0.217    16.617 r  riscv_steel_core_instance/csr_mscratch_reg[2]_i_10/O
                         net (fo=1, routed)           0.966    17.582    riscv_steel_core_instance/csr_mscratch_reg[2]_i_10_n_0
    SLICE_X34Y105        LUT6 (Prop_lut6_I3_O)        0.299    17.881 r  riscv_steel_core_instance/csr_mscratch[2]_i_5/O
                         net (fo=18, routed)          1.079    18.960    riscv_steel_core_instance/csr_mscratch[2]_i_5_n_0
    SLICE_X28Y106        LUT6 (Prop_lut6_I3_O)        0.124    19.084 r  riscv_steel_core_instance/program_counter[1]_i_53/O
                         net (fo=1, routed)           0.000    19.084    riscv_steel_core_instance/program_counter[1]_i_53_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.616 r  riscv_steel_core_instance/program_counter_reg[1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.616    riscv_steel_core_instance/program_counter_reg[1]_i_36_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.730 r  riscv_steel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.730    riscv_steel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.958 r  riscv_steel_core_instance/program_counter_reg[1]_i_13/CO[2]
                         net (fo=1, routed)           0.451    20.409    riscv_steel_core_instance/data0
    SLICE_X28Y105        LUT3 (Prop_lut3_I2_O)        0.313    20.722 r  riscv_steel_core_instance/program_counter[1]_i_9/O
                         net (fo=2, routed)           0.605    21.327    riscv_steel_core_instance/program_counter[1]_i_9_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124    21.451 r  riscv_steel_core_instance/program_counter[1]_i_4/O
                         net (fo=38, routed)          0.976    22.427    riscv_steel_core_instance/take_branch
    SLICE_X19Y104        LUT5 (Prop_lut5_I1_O)        0.124    22.551 f  riscv_steel_core_instance/program_counter[18]_i_3/O
                         net (fo=1, routed)           0.000    22.551    riscv_steel_core_instance/program_counter[18]_i_3_n_0
    SLICE_X19Y104        MUXF7 (Prop_muxf7_I1_O)      0.217    22.768 f  riscv_steel_core_instance/program_counter_reg[18]_i_1/O
                         net (fo=4, routed)           0.602    23.370    riscv_steel_core_instance/next_program_counter[18]
    SLICE_X18Y105        LUT6 (Prop_lut6_I5_O)        0.299    23.669 f  riscv_steel_core_instance/ram_reg_0_i_28/O
                         net (fo=1, routed)           0.416    24.085    riscv_steel_core_instance/mem_address_internal[18]
    SLICE_X18Y106        LUT6 (Prop_lut6_I0_O)        0.124    24.209 f  riscv_steel_core_instance/ram_reg_0_i_25/O
                         net (fo=1, routed)           0.815    25.024    riscv_steel_core_instance/ram_reg_0_i_25_n_0
    SLICE_X17Y107        LUT6 (Prop_lut6_I3_O)        0.124    25.148 f  riscv_steel_core_instance/ram_reg_0_i_23/O
                         net (fo=63, routed)          0.717    25.866    riscv_steel_core_instance/ram_reg_0_i_23_n_0
    SLICE_X17Y106        LUT5 (Prop_lut5_I0_O)        0.124    25.990 f  riscv_steel_core_instance/tx_bit_counter[1]_i_3/O
                         net (fo=20, routed)          0.460    26.450    riscv_steel_core_instance/prev_mem_address_reg[2]_0
    SLICE_X17Y107        LUT5 (Prop_lut5_I0_O)        0.124    26.574 r  riscv_steel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.976    27.550    uart_instance/tx_register
    SLICE_X6Y106         FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.682    27.612    uart_instance/internal_clock_BUFG
    SLICE_X6Y106         FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/C
                         clock pessimism              0.562    28.175    
                         clock uncertainty           -0.035    28.139    
    SLICE_X6Y106         FDRE (Setup_fdre_C_R)       -0.524    27.615    uart_instance/tx_cycle_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         27.615    
                         arrival time                         -27.550    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 single_port_ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        19.362ns  (logic 6.285ns (32.460%)  route 13.077ns (67.540%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns = ( 27.612 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.783     8.188    single_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  single_port_ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    10.642 r  single_port_ram_instance/ram_reg_1/DOBDO[3]
                         net (fo=3, routed)           0.996    11.638    single_port_ram_instance/port1_rdata[9]
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.762 f  single_port_ram_instance/current_state[3]_i_28/O
                         net (fo=1, routed)           0.575    12.337    single_port_ram_instance/current_state[3]_i_28_n_0
    SLICE_X9Y104         LUT6 (Prop_lut6_I1_O)        0.124    12.461 r  single_port_ram_instance/current_state[3]_i_11/O
                         net (fo=1, routed)           1.049    13.510    single_port_ram_instance/current_state[3]_i_11_n_0
    SLICE_X20Y109        LUT6 (Prop_lut6_I4_O)        0.124    13.634 r  single_port_ram_instance/current_state[3]_i_4/O
                         net (fo=2, routed)           0.305    13.940    riscv_steel_core_instance/data_write_request_ack
    SLICE_X22Y109        LUT2 (Prop_lut2_I1_O)        0.124    14.064 r  riscv_steel_core_instance/prev_instruction[31]_i_3/O
                         net (fo=38, routed)          0.958    15.022    riscv_steel_core_instance/store_commit_cycle
    SLICE_X21Y108        LUT6 (Prop_lut6_I1_O)        0.124    15.146 r  riscv_steel_core_instance/prev_instruction[16]_i_1/O
                         net (fo=88, routed)          1.130    16.276    riscv_steel_core_instance/immediate_u_type[16]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124    16.400 r  riscv_steel_core_instance/csr_mscratch[2]_i_18/O
                         net (fo=1, routed)           0.000    16.400    riscv_steel_core_instance/csr_mscratch[2]_i_18_n_0
    SLICE_X36Y108        MUXF7 (Prop_muxf7_I1_O)      0.217    16.617 r  riscv_steel_core_instance/csr_mscratch_reg[2]_i_10/O
                         net (fo=1, routed)           0.966    17.582    riscv_steel_core_instance/csr_mscratch_reg[2]_i_10_n_0
    SLICE_X34Y105        LUT6 (Prop_lut6_I3_O)        0.299    17.881 r  riscv_steel_core_instance/csr_mscratch[2]_i_5/O
                         net (fo=18, routed)          1.079    18.960    riscv_steel_core_instance/csr_mscratch[2]_i_5_n_0
    SLICE_X28Y106        LUT6 (Prop_lut6_I3_O)        0.124    19.084 r  riscv_steel_core_instance/program_counter[1]_i_53/O
                         net (fo=1, routed)           0.000    19.084    riscv_steel_core_instance/program_counter[1]_i_53_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.616 r  riscv_steel_core_instance/program_counter_reg[1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.616    riscv_steel_core_instance/program_counter_reg[1]_i_36_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.730 r  riscv_steel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.730    riscv_steel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.958 r  riscv_steel_core_instance/program_counter_reg[1]_i_13/CO[2]
                         net (fo=1, routed)           0.451    20.409    riscv_steel_core_instance/data0
    SLICE_X28Y105        LUT3 (Prop_lut3_I2_O)        0.313    20.722 r  riscv_steel_core_instance/program_counter[1]_i_9/O
                         net (fo=2, routed)           0.605    21.327    riscv_steel_core_instance/program_counter[1]_i_9_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124    21.451 r  riscv_steel_core_instance/program_counter[1]_i_4/O
                         net (fo=38, routed)          0.976    22.427    riscv_steel_core_instance/take_branch
    SLICE_X19Y104        LUT5 (Prop_lut5_I1_O)        0.124    22.551 f  riscv_steel_core_instance/program_counter[18]_i_3/O
                         net (fo=1, routed)           0.000    22.551    riscv_steel_core_instance/program_counter[18]_i_3_n_0
    SLICE_X19Y104        MUXF7 (Prop_muxf7_I1_O)      0.217    22.768 f  riscv_steel_core_instance/program_counter_reg[18]_i_1/O
                         net (fo=4, routed)           0.602    23.370    riscv_steel_core_instance/next_program_counter[18]
    SLICE_X18Y105        LUT6 (Prop_lut6_I5_O)        0.299    23.669 f  riscv_steel_core_instance/ram_reg_0_i_28/O
                         net (fo=1, routed)           0.416    24.085    riscv_steel_core_instance/mem_address_internal[18]
    SLICE_X18Y106        LUT6 (Prop_lut6_I0_O)        0.124    24.209 f  riscv_steel_core_instance/ram_reg_0_i_25/O
                         net (fo=1, routed)           0.815    25.024    riscv_steel_core_instance/ram_reg_0_i_25_n_0
    SLICE_X17Y107        LUT6 (Prop_lut6_I3_O)        0.124    25.148 f  riscv_steel_core_instance/ram_reg_0_i_23/O
                         net (fo=63, routed)          0.717    25.866    riscv_steel_core_instance/ram_reg_0_i_23_n_0
    SLICE_X17Y106        LUT5 (Prop_lut5_I0_O)        0.124    25.990 f  riscv_steel_core_instance/tx_bit_counter[1]_i_3/O
                         net (fo=20, routed)          0.460    26.450    riscv_steel_core_instance/prev_mem_address_reg[2]_0
    SLICE_X17Y107        LUT5 (Prop_lut5_I0_O)        0.124    26.574 r  riscv_steel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.976    27.550    uart_instance/tx_register
    SLICE_X6Y106         FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.682    27.612    uart_instance/internal_clock_BUFG
    SLICE_X6Y106         FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/C
                         clock pessimism              0.562    28.175    
                         clock uncertainty           -0.035    28.139    
    SLICE_X6Y106         FDRE (Setup_fdre_C_R)       -0.524    27.615    uart_instance/tx_cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         27.615    
                         arrival time                         -27.550    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 single_port_ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        19.362ns  (logic 6.285ns (32.460%)  route 13.077ns (67.540%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns = ( 27.612 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.783     8.188    single_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  single_port_ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    10.642 r  single_port_ram_instance/ram_reg_1/DOBDO[3]
                         net (fo=3, routed)           0.996    11.638    single_port_ram_instance/port1_rdata[9]
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.762 f  single_port_ram_instance/current_state[3]_i_28/O
                         net (fo=1, routed)           0.575    12.337    single_port_ram_instance/current_state[3]_i_28_n_0
    SLICE_X9Y104         LUT6 (Prop_lut6_I1_O)        0.124    12.461 r  single_port_ram_instance/current_state[3]_i_11/O
                         net (fo=1, routed)           1.049    13.510    single_port_ram_instance/current_state[3]_i_11_n_0
    SLICE_X20Y109        LUT6 (Prop_lut6_I4_O)        0.124    13.634 r  single_port_ram_instance/current_state[3]_i_4/O
                         net (fo=2, routed)           0.305    13.940    riscv_steel_core_instance/data_write_request_ack
    SLICE_X22Y109        LUT2 (Prop_lut2_I1_O)        0.124    14.064 r  riscv_steel_core_instance/prev_instruction[31]_i_3/O
                         net (fo=38, routed)          0.958    15.022    riscv_steel_core_instance/store_commit_cycle
    SLICE_X21Y108        LUT6 (Prop_lut6_I1_O)        0.124    15.146 r  riscv_steel_core_instance/prev_instruction[16]_i_1/O
                         net (fo=88, routed)          1.130    16.276    riscv_steel_core_instance/immediate_u_type[16]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124    16.400 r  riscv_steel_core_instance/csr_mscratch[2]_i_18/O
                         net (fo=1, routed)           0.000    16.400    riscv_steel_core_instance/csr_mscratch[2]_i_18_n_0
    SLICE_X36Y108        MUXF7 (Prop_muxf7_I1_O)      0.217    16.617 r  riscv_steel_core_instance/csr_mscratch_reg[2]_i_10/O
                         net (fo=1, routed)           0.966    17.582    riscv_steel_core_instance/csr_mscratch_reg[2]_i_10_n_0
    SLICE_X34Y105        LUT6 (Prop_lut6_I3_O)        0.299    17.881 r  riscv_steel_core_instance/csr_mscratch[2]_i_5/O
                         net (fo=18, routed)          1.079    18.960    riscv_steel_core_instance/csr_mscratch[2]_i_5_n_0
    SLICE_X28Y106        LUT6 (Prop_lut6_I3_O)        0.124    19.084 r  riscv_steel_core_instance/program_counter[1]_i_53/O
                         net (fo=1, routed)           0.000    19.084    riscv_steel_core_instance/program_counter[1]_i_53_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.616 r  riscv_steel_core_instance/program_counter_reg[1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.616    riscv_steel_core_instance/program_counter_reg[1]_i_36_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.730 r  riscv_steel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.730    riscv_steel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.958 r  riscv_steel_core_instance/program_counter_reg[1]_i_13/CO[2]
                         net (fo=1, routed)           0.451    20.409    riscv_steel_core_instance/data0
    SLICE_X28Y105        LUT3 (Prop_lut3_I2_O)        0.313    20.722 r  riscv_steel_core_instance/program_counter[1]_i_9/O
                         net (fo=2, routed)           0.605    21.327    riscv_steel_core_instance/program_counter[1]_i_9_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124    21.451 r  riscv_steel_core_instance/program_counter[1]_i_4/O
                         net (fo=38, routed)          0.976    22.427    riscv_steel_core_instance/take_branch
    SLICE_X19Y104        LUT5 (Prop_lut5_I1_O)        0.124    22.551 f  riscv_steel_core_instance/program_counter[18]_i_3/O
                         net (fo=1, routed)           0.000    22.551    riscv_steel_core_instance/program_counter[18]_i_3_n_0
    SLICE_X19Y104        MUXF7 (Prop_muxf7_I1_O)      0.217    22.768 f  riscv_steel_core_instance/program_counter_reg[18]_i_1/O
                         net (fo=4, routed)           0.602    23.370    riscv_steel_core_instance/next_program_counter[18]
    SLICE_X18Y105        LUT6 (Prop_lut6_I5_O)        0.299    23.669 f  riscv_steel_core_instance/ram_reg_0_i_28/O
                         net (fo=1, routed)           0.416    24.085    riscv_steel_core_instance/mem_address_internal[18]
    SLICE_X18Y106        LUT6 (Prop_lut6_I0_O)        0.124    24.209 f  riscv_steel_core_instance/ram_reg_0_i_25/O
                         net (fo=1, routed)           0.815    25.024    riscv_steel_core_instance/ram_reg_0_i_25_n_0
    SLICE_X17Y107        LUT6 (Prop_lut6_I3_O)        0.124    25.148 f  riscv_steel_core_instance/ram_reg_0_i_23/O
                         net (fo=63, routed)          0.717    25.866    riscv_steel_core_instance/ram_reg_0_i_23_n_0
    SLICE_X17Y106        LUT5 (Prop_lut5_I0_O)        0.124    25.990 f  riscv_steel_core_instance/tx_bit_counter[1]_i_3/O
                         net (fo=20, routed)          0.460    26.450    riscv_steel_core_instance/prev_mem_address_reg[2]_0
    SLICE_X17Y107        LUT5 (Prop_lut5_I0_O)        0.124    26.574 r  riscv_steel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.976    27.550    uart_instance/tx_register
    SLICE_X6Y106         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.682    27.612    uart_instance/internal_clock_BUFG
    SLICE_X6Y106         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C
                         clock pessimism              0.562    28.175    
                         clock uncertainty           -0.035    28.139    
    SLICE_X6Y106         FDRE (Setup_fdre_C_R)       -0.524    27.615    uart_instance/tx_cycle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         27.615    
                         arrival time                         -27.550    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 single_port_ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        19.362ns  (logic 6.285ns (32.460%)  route 13.077ns (67.540%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns = ( 27.612 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.783     8.188    single_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  single_port_ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    10.642 r  single_port_ram_instance/ram_reg_1/DOBDO[3]
                         net (fo=3, routed)           0.996    11.638    single_port_ram_instance/port1_rdata[9]
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.762 f  single_port_ram_instance/current_state[3]_i_28/O
                         net (fo=1, routed)           0.575    12.337    single_port_ram_instance/current_state[3]_i_28_n_0
    SLICE_X9Y104         LUT6 (Prop_lut6_I1_O)        0.124    12.461 r  single_port_ram_instance/current_state[3]_i_11/O
                         net (fo=1, routed)           1.049    13.510    single_port_ram_instance/current_state[3]_i_11_n_0
    SLICE_X20Y109        LUT6 (Prop_lut6_I4_O)        0.124    13.634 r  single_port_ram_instance/current_state[3]_i_4/O
                         net (fo=2, routed)           0.305    13.940    riscv_steel_core_instance/data_write_request_ack
    SLICE_X22Y109        LUT2 (Prop_lut2_I1_O)        0.124    14.064 r  riscv_steel_core_instance/prev_instruction[31]_i_3/O
                         net (fo=38, routed)          0.958    15.022    riscv_steel_core_instance/store_commit_cycle
    SLICE_X21Y108        LUT6 (Prop_lut6_I1_O)        0.124    15.146 r  riscv_steel_core_instance/prev_instruction[16]_i_1/O
                         net (fo=88, routed)          1.130    16.276    riscv_steel_core_instance/immediate_u_type[16]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124    16.400 r  riscv_steel_core_instance/csr_mscratch[2]_i_18/O
                         net (fo=1, routed)           0.000    16.400    riscv_steel_core_instance/csr_mscratch[2]_i_18_n_0
    SLICE_X36Y108        MUXF7 (Prop_muxf7_I1_O)      0.217    16.617 r  riscv_steel_core_instance/csr_mscratch_reg[2]_i_10/O
                         net (fo=1, routed)           0.966    17.582    riscv_steel_core_instance/csr_mscratch_reg[2]_i_10_n_0
    SLICE_X34Y105        LUT6 (Prop_lut6_I3_O)        0.299    17.881 r  riscv_steel_core_instance/csr_mscratch[2]_i_5/O
                         net (fo=18, routed)          1.079    18.960    riscv_steel_core_instance/csr_mscratch[2]_i_5_n_0
    SLICE_X28Y106        LUT6 (Prop_lut6_I3_O)        0.124    19.084 r  riscv_steel_core_instance/program_counter[1]_i_53/O
                         net (fo=1, routed)           0.000    19.084    riscv_steel_core_instance/program_counter[1]_i_53_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.616 r  riscv_steel_core_instance/program_counter_reg[1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.616    riscv_steel_core_instance/program_counter_reg[1]_i_36_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.730 r  riscv_steel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.730    riscv_steel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.958 r  riscv_steel_core_instance/program_counter_reg[1]_i_13/CO[2]
                         net (fo=1, routed)           0.451    20.409    riscv_steel_core_instance/data0
    SLICE_X28Y105        LUT3 (Prop_lut3_I2_O)        0.313    20.722 r  riscv_steel_core_instance/program_counter[1]_i_9/O
                         net (fo=2, routed)           0.605    21.327    riscv_steel_core_instance/program_counter[1]_i_9_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124    21.451 r  riscv_steel_core_instance/program_counter[1]_i_4/O
                         net (fo=38, routed)          0.976    22.427    riscv_steel_core_instance/take_branch
    SLICE_X19Y104        LUT5 (Prop_lut5_I1_O)        0.124    22.551 f  riscv_steel_core_instance/program_counter[18]_i_3/O
                         net (fo=1, routed)           0.000    22.551    riscv_steel_core_instance/program_counter[18]_i_3_n_0
    SLICE_X19Y104        MUXF7 (Prop_muxf7_I1_O)      0.217    22.768 f  riscv_steel_core_instance/program_counter_reg[18]_i_1/O
                         net (fo=4, routed)           0.602    23.370    riscv_steel_core_instance/next_program_counter[18]
    SLICE_X18Y105        LUT6 (Prop_lut6_I5_O)        0.299    23.669 f  riscv_steel_core_instance/ram_reg_0_i_28/O
                         net (fo=1, routed)           0.416    24.085    riscv_steel_core_instance/mem_address_internal[18]
    SLICE_X18Y106        LUT6 (Prop_lut6_I0_O)        0.124    24.209 f  riscv_steel_core_instance/ram_reg_0_i_25/O
                         net (fo=1, routed)           0.815    25.024    riscv_steel_core_instance/ram_reg_0_i_25_n_0
    SLICE_X17Y107        LUT6 (Prop_lut6_I3_O)        0.124    25.148 f  riscv_steel_core_instance/ram_reg_0_i_23/O
                         net (fo=63, routed)          0.717    25.866    riscv_steel_core_instance/ram_reg_0_i_23_n_0
    SLICE_X17Y106        LUT5 (Prop_lut5_I0_O)        0.124    25.990 f  riscv_steel_core_instance/tx_bit_counter[1]_i_3/O
                         net (fo=20, routed)          0.460    26.450    riscv_steel_core_instance/prev_mem_address_reg[2]_0
    SLICE_X17Y107        LUT5 (Prop_lut5_I0_O)        0.124    26.574 r  riscv_steel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.976    27.550    uart_instance/tx_register
    SLICE_X6Y106         FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.682    27.612    uart_instance/internal_clock_BUFG
    SLICE_X6Y106         FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/C
                         clock pessimism              0.562    28.175    
                         clock uncertainty           -0.035    28.139    
    SLICE_X6Y106         FDRE (Setup_fdre_C_R)       -0.524    27.615    uart_instance/tx_cycle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         27.615    
                         arrival time                         -27.550    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 single_port_ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            single_port_ram_instance/ram_reg_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        19.097ns  (logic 6.157ns (32.241%)  route 12.940ns (67.759%))
  Logic Levels:           20  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.581ns = ( 27.581 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.783     8.188    single_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  single_port_ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    10.642 r  single_port_ram_instance/ram_reg_1/DOBDO[3]
                         net (fo=3, routed)           0.996    11.638    single_port_ram_instance/port1_rdata[9]
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.762 f  single_port_ram_instance/current_state[3]_i_28/O
                         net (fo=1, routed)           0.575    12.337    single_port_ram_instance/current_state[3]_i_28_n_0
    SLICE_X9Y104         LUT6 (Prop_lut6_I1_O)        0.124    12.461 r  single_port_ram_instance/current_state[3]_i_11/O
                         net (fo=1, routed)           1.049    13.510    single_port_ram_instance/current_state[3]_i_11_n_0
    SLICE_X20Y109        LUT6 (Prop_lut6_I4_O)        0.124    13.634 r  single_port_ram_instance/current_state[3]_i_4/O
                         net (fo=2, routed)           0.305    13.940    riscv_steel_core_instance/data_write_request_ack
    SLICE_X22Y109        LUT2 (Prop_lut2_I1_O)        0.124    14.064 r  riscv_steel_core_instance/prev_instruction[31]_i_3/O
                         net (fo=38, routed)          0.958    15.022    riscv_steel_core_instance/store_commit_cycle
    SLICE_X21Y108        LUT6 (Prop_lut6_I1_O)        0.124    15.146 r  riscv_steel_core_instance/prev_instruction[16]_i_1/O
                         net (fo=88, routed)          1.130    16.276    riscv_steel_core_instance/immediate_u_type[16]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124    16.400 r  riscv_steel_core_instance/csr_mscratch[2]_i_18/O
                         net (fo=1, routed)           0.000    16.400    riscv_steel_core_instance/csr_mscratch[2]_i_18_n_0
    SLICE_X36Y108        MUXF7 (Prop_muxf7_I1_O)      0.217    16.617 r  riscv_steel_core_instance/csr_mscratch_reg[2]_i_10/O
                         net (fo=1, routed)           0.966    17.582    riscv_steel_core_instance/csr_mscratch_reg[2]_i_10_n_0
    SLICE_X34Y105        LUT6 (Prop_lut6_I3_O)        0.299    17.881 r  riscv_steel_core_instance/csr_mscratch[2]_i_5/O
                         net (fo=18, routed)          1.079    18.960    riscv_steel_core_instance/csr_mscratch[2]_i_5_n_0
    SLICE_X28Y106        LUT6 (Prop_lut6_I3_O)        0.124    19.084 r  riscv_steel_core_instance/program_counter[1]_i_53/O
                         net (fo=1, routed)           0.000    19.084    riscv_steel_core_instance/program_counter[1]_i_53_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.616 r  riscv_steel_core_instance/program_counter_reg[1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.616    riscv_steel_core_instance/program_counter_reg[1]_i_36_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.730 r  riscv_steel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.730    riscv_steel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.958 r  riscv_steel_core_instance/program_counter_reg[1]_i_13/CO[2]
                         net (fo=1, routed)           0.451    20.409    riscv_steel_core_instance/data0
    SLICE_X28Y105        LUT3 (Prop_lut3_I2_O)        0.313    20.722 r  riscv_steel_core_instance/program_counter[1]_i_9/O
                         net (fo=2, routed)           0.605    21.327    riscv_steel_core_instance/program_counter[1]_i_9_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124    21.451 r  riscv_steel_core_instance/program_counter[1]_i_4/O
                         net (fo=38, routed)          0.976    22.427    riscv_steel_core_instance/take_branch
    SLICE_X19Y104        LUT5 (Prop_lut5_I1_O)        0.124    22.551 r  riscv_steel_core_instance/program_counter[18]_i_3/O
                         net (fo=1, routed)           0.000    22.551    riscv_steel_core_instance/program_counter[18]_i_3_n_0
    SLICE_X19Y104        MUXF7 (Prop_muxf7_I1_O)      0.217    22.768 r  riscv_steel_core_instance/program_counter_reg[18]_i_1/O
                         net (fo=4, routed)           0.602    23.370    riscv_steel_core_instance/next_program_counter[18]
    SLICE_X18Y105        LUT6 (Prop_lut6_I5_O)        0.299    23.669 r  riscv_steel_core_instance/ram_reg_0_i_28/O
                         net (fo=1, routed)           0.416    24.085    riscv_steel_core_instance/mem_address_internal[18]
    SLICE_X18Y106        LUT6 (Prop_lut6_I0_O)        0.124    24.209 r  riscv_steel_core_instance/ram_reg_0_i_25/O
                         net (fo=1, routed)           0.815    25.024    riscv_steel_core_instance/ram_reg_0_i_25_n_0
    SLICE_X17Y107        LUT6 (Prop_lut6_I3_O)        0.124    25.148 r  riscv_steel_core_instance/ram_reg_0_i_23/O
                         net (fo=63, routed)          1.018    26.166    riscv_steel_core_instance/ram_reg_0_i_23_n_0
    SLICE_X9Y107         LUT2 (Prop_lut2_I0_O)        0.120    26.286 r  riscv_steel_core_instance/ram_reg_0_i_3/O
                         net (fo=8, routed)           0.999    27.285    single_port_ram_instance/ADDRARDADDR[10]
    RAMB36_X0Y23         RAMB36E1                                     r  single_port_ram_instance/ram_reg_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.651    27.581    single_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  single_port_ram_instance/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.575    28.156    
                         clock uncertainty           -0.035    28.121    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.769    27.352    single_port_ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         27.352    
                         arrival time                         -27.285    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 single_port_ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        19.354ns  (logic 6.285ns (32.473%)  route 13.069ns (67.527%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.610ns = ( 27.610 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.783     8.188    single_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  single_port_ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    10.642 r  single_port_ram_instance/ram_reg_1/DOBDO[3]
                         net (fo=3, routed)           0.996    11.638    single_port_ram_instance/port1_rdata[9]
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.762 f  single_port_ram_instance/current_state[3]_i_28/O
                         net (fo=1, routed)           0.575    12.337    single_port_ram_instance/current_state[3]_i_28_n_0
    SLICE_X9Y104         LUT6 (Prop_lut6_I1_O)        0.124    12.461 r  single_port_ram_instance/current_state[3]_i_11/O
                         net (fo=1, routed)           1.049    13.510    single_port_ram_instance/current_state[3]_i_11_n_0
    SLICE_X20Y109        LUT6 (Prop_lut6_I4_O)        0.124    13.634 r  single_port_ram_instance/current_state[3]_i_4/O
                         net (fo=2, routed)           0.305    13.940    riscv_steel_core_instance/data_write_request_ack
    SLICE_X22Y109        LUT2 (Prop_lut2_I1_O)        0.124    14.064 r  riscv_steel_core_instance/prev_instruction[31]_i_3/O
                         net (fo=38, routed)          0.958    15.022    riscv_steel_core_instance/store_commit_cycle
    SLICE_X21Y108        LUT6 (Prop_lut6_I1_O)        0.124    15.146 r  riscv_steel_core_instance/prev_instruction[16]_i_1/O
                         net (fo=88, routed)          1.130    16.276    riscv_steel_core_instance/immediate_u_type[16]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124    16.400 r  riscv_steel_core_instance/csr_mscratch[2]_i_18/O
                         net (fo=1, routed)           0.000    16.400    riscv_steel_core_instance/csr_mscratch[2]_i_18_n_0
    SLICE_X36Y108        MUXF7 (Prop_muxf7_I1_O)      0.217    16.617 r  riscv_steel_core_instance/csr_mscratch_reg[2]_i_10/O
                         net (fo=1, routed)           0.966    17.582    riscv_steel_core_instance/csr_mscratch_reg[2]_i_10_n_0
    SLICE_X34Y105        LUT6 (Prop_lut6_I3_O)        0.299    17.881 r  riscv_steel_core_instance/csr_mscratch[2]_i_5/O
                         net (fo=18, routed)          1.079    18.960    riscv_steel_core_instance/csr_mscratch[2]_i_5_n_0
    SLICE_X28Y106        LUT6 (Prop_lut6_I3_O)        0.124    19.084 r  riscv_steel_core_instance/program_counter[1]_i_53/O
                         net (fo=1, routed)           0.000    19.084    riscv_steel_core_instance/program_counter[1]_i_53_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.616 r  riscv_steel_core_instance/program_counter_reg[1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.616    riscv_steel_core_instance/program_counter_reg[1]_i_36_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.730 r  riscv_steel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.730    riscv_steel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.958 r  riscv_steel_core_instance/program_counter_reg[1]_i_13/CO[2]
                         net (fo=1, routed)           0.451    20.409    riscv_steel_core_instance/data0
    SLICE_X28Y105        LUT3 (Prop_lut3_I2_O)        0.313    20.722 r  riscv_steel_core_instance/program_counter[1]_i_9/O
                         net (fo=2, routed)           0.605    21.327    riscv_steel_core_instance/program_counter[1]_i_9_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124    21.451 r  riscv_steel_core_instance/program_counter[1]_i_4/O
                         net (fo=38, routed)          0.976    22.427    riscv_steel_core_instance/take_branch
    SLICE_X19Y104        LUT5 (Prop_lut5_I1_O)        0.124    22.551 f  riscv_steel_core_instance/program_counter[18]_i_3/O
                         net (fo=1, routed)           0.000    22.551    riscv_steel_core_instance/program_counter[18]_i_3_n_0
    SLICE_X19Y104        MUXF7 (Prop_muxf7_I1_O)      0.217    22.768 f  riscv_steel_core_instance/program_counter_reg[18]_i_1/O
                         net (fo=4, routed)           0.602    23.370    riscv_steel_core_instance/next_program_counter[18]
    SLICE_X18Y105        LUT6 (Prop_lut6_I5_O)        0.299    23.669 f  riscv_steel_core_instance/ram_reg_0_i_28/O
                         net (fo=1, routed)           0.416    24.085    riscv_steel_core_instance/mem_address_internal[18]
    SLICE_X18Y106        LUT6 (Prop_lut6_I0_O)        0.124    24.209 f  riscv_steel_core_instance/ram_reg_0_i_25/O
                         net (fo=1, routed)           0.815    25.024    riscv_steel_core_instance/ram_reg_0_i_25_n_0
    SLICE_X17Y107        LUT6 (Prop_lut6_I3_O)        0.124    25.148 f  riscv_steel_core_instance/ram_reg_0_i_23/O
                         net (fo=63, routed)          0.717    25.866    riscv_steel_core_instance/ram_reg_0_i_23_n_0
    SLICE_X17Y106        LUT5 (Prop_lut5_I0_O)        0.124    25.990 f  riscv_steel_core_instance/tx_bit_counter[1]_i_3/O
                         net (fo=20, routed)          0.460    26.450    riscv_steel_core_instance/prev_mem_address_reg[2]_0
    SLICE_X17Y107        LUT5 (Prop_lut5_I0_O)        0.124    26.574 r  riscv_steel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.968    27.542    uart_instance/tx_register
    SLICE_X6Y109         FDRE                                         r  uart_instance/tx_cycle_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.680    27.610    uart_instance/internal_clock_BUFG
    SLICE_X6Y109         FDRE                                         r  uart_instance/tx_cycle_counter_reg[12]/C
                         clock pessimism              0.562    28.173    
                         clock uncertainty           -0.035    28.137    
    SLICE_X6Y109         FDRE (Setup_fdre_C_R)       -0.524    27.613    uart_instance/tx_cycle_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         27.613    
                         arrival time                         -27.542    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 single_port_ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            single_port_ram_instance/ram_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        19.405ns  (logic 6.285ns (32.388%)  route 13.120ns (67.612%))
  Logic Levels:           21  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.578ns = ( 27.578 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.783     8.188    single_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  single_port_ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    10.642 r  single_port_ram_instance/ram_reg_1/DOBDO[3]
                         net (fo=3, routed)           0.996    11.638    single_port_ram_instance/port1_rdata[9]
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.762 f  single_port_ram_instance/current_state[3]_i_28/O
                         net (fo=1, routed)           0.575    12.337    single_port_ram_instance/current_state[3]_i_28_n_0
    SLICE_X9Y104         LUT6 (Prop_lut6_I1_O)        0.124    12.461 r  single_port_ram_instance/current_state[3]_i_11/O
                         net (fo=1, routed)           1.049    13.510    single_port_ram_instance/current_state[3]_i_11_n_0
    SLICE_X20Y109        LUT6 (Prop_lut6_I4_O)        0.124    13.634 r  single_port_ram_instance/current_state[3]_i_4/O
                         net (fo=2, routed)           0.305    13.940    riscv_steel_core_instance/data_write_request_ack
    SLICE_X22Y109        LUT2 (Prop_lut2_I1_O)        0.124    14.064 r  riscv_steel_core_instance/prev_instruction[31]_i_3/O
                         net (fo=38, routed)          0.958    15.022    riscv_steel_core_instance/store_commit_cycle
    SLICE_X21Y108        LUT6 (Prop_lut6_I1_O)        0.124    15.146 r  riscv_steel_core_instance/prev_instruction[16]_i_1/O
                         net (fo=88, routed)          1.130    16.276    riscv_steel_core_instance/immediate_u_type[16]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124    16.400 r  riscv_steel_core_instance/csr_mscratch[2]_i_18/O
                         net (fo=1, routed)           0.000    16.400    riscv_steel_core_instance/csr_mscratch[2]_i_18_n_0
    SLICE_X36Y108        MUXF7 (Prop_muxf7_I1_O)      0.217    16.617 r  riscv_steel_core_instance/csr_mscratch_reg[2]_i_10/O
                         net (fo=1, routed)           0.966    17.582    riscv_steel_core_instance/csr_mscratch_reg[2]_i_10_n_0
    SLICE_X34Y105        LUT6 (Prop_lut6_I3_O)        0.299    17.881 r  riscv_steel_core_instance/csr_mscratch[2]_i_5/O
                         net (fo=18, routed)          1.079    18.960    riscv_steel_core_instance/csr_mscratch[2]_i_5_n_0
    SLICE_X28Y106        LUT6 (Prop_lut6_I3_O)        0.124    19.084 r  riscv_steel_core_instance/program_counter[1]_i_53/O
                         net (fo=1, routed)           0.000    19.084    riscv_steel_core_instance/program_counter[1]_i_53_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.616 r  riscv_steel_core_instance/program_counter_reg[1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.616    riscv_steel_core_instance/program_counter_reg[1]_i_36_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.730 r  riscv_steel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.730    riscv_steel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.958 r  riscv_steel_core_instance/program_counter_reg[1]_i_13/CO[2]
                         net (fo=1, routed)           0.451    20.409    riscv_steel_core_instance/data0
    SLICE_X28Y105        LUT3 (Prop_lut3_I2_O)        0.313    20.722 r  riscv_steel_core_instance/program_counter[1]_i_9/O
                         net (fo=2, routed)           0.605    21.327    riscv_steel_core_instance/program_counter[1]_i_9_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124    21.451 r  riscv_steel_core_instance/program_counter[1]_i_4/O
                         net (fo=38, routed)          0.976    22.427    riscv_steel_core_instance/take_branch
    SLICE_X19Y104        LUT5 (Prop_lut5_I1_O)        0.124    22.551 r  riscv_steel_core_instance/program_counter[18]_i_3/O
                         net (fo=1, routed)           0.000    22.551    riscv_steel_core_instance/program_counter[18]_i_3_n_0
    SLICE_X19Y104        MUXF7 (Prop_muxf7_I1_O)      0.217    22.768 r  riscv_steel_core_instance/program_counter_reg[18]_i_1/O
                         net (fo=4, routed)           0.602    23.370    riscv_steel_core_instance/next_program_counter[18]
    SLICE_X18Y105        LUT6 (Prop_lut6_I5_O)        0.299    23.669 r  riscv_steel_core_instance/ram_reg_0_i_28/O
                         net (fo=1, routed)           0.416    24.085    riscv_steel_core_instance/mem_address_internal[18]
    SLICE_X18Y106        LUT6 (Prop_lut6_I0_O)        0.124    24.209 r  riscv_steel_core_instance/ram_reg_0_i_25/O
                         net (fo=1, routed)           0.815    25.024    riscv_steel_core_instance/ram_reg_0_i_25_n_0
    SLICE_X17Y107        LUT6 (Prop_lut6_I3_O)        0.124    25.148 r  riscv_steel_core_instance/ram_reg_0_i_23/O
                         net (fo=63, routed)          0.860    26.009    riscv_steel_core_instance/ram_reg_0_i_23_n_0
    SLICE_X10Y106        LUT2 (Prop_lut2_I0_O)        0.124    26.133 r  riscv_steel_core_instance/ram_reg_0_i_1/O
                         net (fo=5, routed)           0.711    26.844    single_port_ram_instance/device0_write_request
    SLICE_X9Y114         LUT4 (Prop_lut4_I3_O)        0.124    26.968 r  single_port_ram_instance/ram_reg_0_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.625    27.593    single_port_ram_instance/ram_reg_0_ENARDEN_cooolgate_en_sig_1
    RAMB36_X0Y23         RAMB36E1                                     r  single_port_ram_instance/ram_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.648    27.578    single_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  single_port_ram_instance/ram_reg_0/CLKARDCLK
                         clock pessimism              0.575    28.153    
                         clock uncertainty           -0.035    28.118    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    27.675    single_port_ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         27.675    
                         arrival time                         -27.593    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 single_port_ram_instance/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            single_port_ram_instance/ram_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        19.034ns  (logic 6.157ns (32.347%)  route 12.877ns (67.653%))
  Logic Levels:           20  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.578ns = ( 27.578 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.783     8.188    single_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  single_port_ram_instance/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    10.642 r  single_port_ram_instance/ram_reg_1/DOBDO[3]
                         net (fo=3, routed)           0.996    11.638    single_port_ram_instance/port1_rdata[9]
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.124    11.762 f  single_port_ram_instance/current_state[3]_i_28/O
                         net (fo=1, routed)           0.575    12.337    single_port_ram_instance/current_state[3]_i_28_n_0
    SLICE_X9Y104         LUT6 (Prop_lut6_I1_O)        0.124    12.461 r  single_port_ram_instance/current_state[3]_i_11/O
                         net (fo=1, routed)           1.049    13.510    single_port_ram_instance/current_state[3]_i_11_n_0
    SLICE_X20Y109        LUT6 (Prop_lut6_I4_O)        0.124    13.634 r  single_port_ram_instance/current_state[3]_i_4/O
                         net (fo=2, routed)           0.305    13.940    riscv_steel_core_instance/data_write_request_ack
    SLICE_X22Y109        LUT2 (Prop_lut2_I1_O)        0.124    14.064 r  riscv_steel_core_instance/prev_instruction[31]_i_3/O
                         net (fo=38, routed)          0.958    15.022    riscv_steel_core_instance/store_commit_cycle
    SLICE_X21Y108        LUT6 (Prop_lut6_I1_O)        0.124    15.146 r  riscv_steel_core_instance/prev_instruction[16]_i_1/O
                         net (fo=88, routed)          1.130    16.276    riscv_steel_core_instance/immediate_u_type[16]
    SLICE_X36Y108        LUT6 (Prop_lut6_I2_O)        0.124    16.400 r  riscv_steel_core_instance/csr_mscratch[2]_i_18/O
                         net (fo=1, routed)           0.000    16.400    riscv_steel_core_instance/csr_mscratch[2]_i_18_n_0
    SLICE_X36Y108        MUXF7 (Prop_muxf7_I1_O)      0.217    16.617 r  riscv_steel_core_instance/csr_mscratch_reg[2]_i_10/O
                         net (fo=1, routed)           0.966    17.582    riscv_steel_core_instance/csr_mscratch_reg[2]_i_10_n_0
    SLICE_X34Y105        LUT6 (Prop_lut6_I3_O)        0.299    17.881 r  riscv_steel_core_instance/csr_mscratch[2]_i_5/O
                         net (fo=18, routed)          1.079    18.960    riscv_steel_core_instance/csr_mscratch[2]_i_5_n_0
    SLICE_X28Y106        LUT6 (Prop_lut6_I3_O)        0.124    19.084 r  riscv_steel_core_instance/program_counter[1]_i_53/O
                         net (fo=1, routed)           0.000    19.084    riscv_steel_core_instance/program_counter[1]_i_53_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.616 r  riscv_steel_core_instance/program_counter_reg[1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.616    riscv_steel_core_instance/program_counter_reg[1]_i_36_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.730 r  riscv_steel_core_instance/program_counter_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.730    riscv_steel_core_instance/program_counter_reg[1]_i_23_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.958 r  riscv_steel_core_instance/program_counter_reg[1]_i_13/CO[2]
                         net (fo=1, routed)           0.451    20.409    riscv_steel_core_instance/data0
    SLICE_X28Y105        LUT3 (Prop_lut3_I2_O)        0.313    20.722 r  riscv_steel_core_instance/program_counter[1]_i_9/O
                         net (fo=2, routed)           0.605    21.327    riscv_steel_core_instance/program_counter[1]_i_9_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124    21.451 r  riscv_steel_core_instance/program_counter[1]_i_4/O
                         net (fo=38, routed)          0.976    22.427    riscv_steel_core_instance/take_branch
    SLICE_X19Y104        LUT5 (Prop_lut5_I1_O)        0.124    22.551 r  riscv_steel_core_instance/program_counter[18]_i_3/O
                         net (fo=1, routed)           0.000    22.551    riscv_steel_core_instance/program_counter[18]_i_3_n_0
    SLICE_X19Y104        MUXF7 (Prop_muxf7_I1_O)      0.217    22.768 r  riscv_steel_core_instance/program_counter_reg[18]_i_1/O
                         net (fo=4, routed)           0.602    23.370    riscv_steel_core_instance/next_program_counter[18]
    SLICE_X18Y105        LUT6 (Prop_lut6_I5_O)        0.299    23.669 r  riscv_steel_core_instance/ram_reg_0_i_28/O
                         net (fo=1, routed)           0.416    24.085    riscv_steel_core_instance/mem_address_internal[18]
    SLICE_X18Y106        LUT6 (Prop_lut6_I0_O)        0.124    24.209 r  riscv_steel_core_instance/ram_reg_0_i_25/O
                         net (fo=1, routed)           0.815    25.024    riscv_steel_core_instance/ram_reg_0_i_25_n_0
    SLICE_X17Y107        LUT6 (Prop_lut6_I3_O)        0.124    25.148 r  riscv_steel_core_instance/ram_reg_0_i_23/O
                         net (fo=63, routed)          0.957    26.105    riscv_steel_core_instance/ram_reg_0_i_23_n_0
    SLICE_X9Y108         LUT2 (Prop_lut2_I0_O)        0.120    26.225 r  riscv_steel_core_instance/ram_reg_0_i_9/O
                         net (fo=8, routed)           0.997    27.222    single_port_ram_instance/ADDRARDADDR[4]
    RAMB36_X0Y23         RAMB36E1                                     r  single_port_ram_instance/ram_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.648    27.578    single_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  single_port_ram_instance/ram_reg_0/CLKARDCLK
                         clock pessimism              0.575    28.153    
                         clock uncertainty           -0.035    28.118    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.769    27.349    single_port_ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         27.349    
                         arrival time                         -27.222    
  -------------------------------------------------------------------
                         slack                                  0.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 uart_instance/rx_cycle_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/rx_cycle_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.326%)  route 0.122ns (23.674%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.594     2.519    uart_instance/internal_clock_BUFG
    SLICE_X3Y98          FDRE                                         r  uart_instance/rx_cycle_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     2.660 r  uart_instance/rx_cycle_counter_reg[2]/Q
                         net (fo=2, routed)           0.122     2.782    uart_instance/rx_cycle_counter_reg[2]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.942 r  uart_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.942    uart_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.981 r  uart_instance/rx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.982    uart_instance/rx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.036 r  uart_instance/rx_cycle_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.036    uart_instance/rx_cycle_counter_reg[8]_i_1_n_7
    SLICE_X3Y100         FDRE                                         r  uart_instance/rx_cycle_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.951     3.460    uart_instance/internal_clock_BUFG
    SLICE_X3Y100         FDRE                                         r  uart_instance/rx_cycle_counter_reg[8]/C
                         clock pessimism             -0.589     2.872    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     2.977    uart_instance/rx_cycle_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 uart_instance/rx_cycle_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/rx_cycle_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.820%)  route 0.122ns (23.180%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.594     2.519    uart_instance/internal_clock_BUFG
    SLICE_X3Y98          FDRE                                         r  uart_instance/rx_cycle_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     2.660 r  uart_instance/rx_cycle_counter_reg[2]/Q
                         net (fo=2, routed)           0.122     2.782    uart_instance/rx_cycle_counter_reg[2]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.942 r  uart_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.942    uart_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.981 r  uart_instance/rx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.982    uart_instance/rx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     3.047 r  uart_instance/rx_cycle_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.047    uart_instance/rx_cycle_counter_reg[8]_i_1_n_5
    SLICE_X3Y100         FDRE                                         r  uart_instance/rx_cycle_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.951     3.460    uart_instance/internal_clock_BUFG
    SLICE_X3Y100         FDRE                                         r  uart_instance/rx_cycle_counter_reg[10]/C
                         clock pessimism             -0.589     2.872    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     2.977    uart_instance/rx_cycle_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 uart_instance/rx_cycle_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/rx_cycle_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.869%)  route 0.122ns (22.131%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.594     2.519    uart_instance/internal_clock_BUFG
    SLICE_X3Y98          FDRE                                         r  uart_instance/rx_cycle_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     2.660 r  uart_instance/rx_cycle_counter_reg[2]/Q
                         net (fo=2, routed)           0.122     2.782    uart_instance/rx_cycle_counter_reg[2]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.942 r  uart_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.942    uart_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.981 r  uart_instance/rx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.982    uart_instance/rx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     3.072 r  uart_instance/rx_cycle_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.072    uart_instance/rx_cycle_counter_reg[8]_i_1_n_4
    SLICE_X3Y100         FDRE                                         r  uart_instance/rx_cycle_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.951     3.460    uart_instance/internal_clock_BUFG
    SLICE_X3Y100         FDRE                                         r  uart_instance/rx_cycle_counter_reg[11]/C
                         clock pessimism             -0.589     2.872    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     2.977    uart_instance/rx_cycle_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 uart_instance/rx_cycle_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/rx_cycle_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.869%)  route 0.122ns (22.131%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.594     2.519    uart_instance/internal_clock_BUFG
    SLICE_X3Y98          FDRE                                         r  uart_instance/rx_cycle_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     2.660 r  uart_instance/rx_cycle_counter_reg[2]/Q
                         net (fo=2, routed)           0.122     2.782    uart_instance/rx_cycle_counter_reg[2]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.942 r  uart_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.942    uart_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.981 r  uart_instance/rx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.982    uart_instance/rx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     3.072 r  uart_instance/rx_cycle_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.072    uart_instance/rx_cycle_counter_reg[8]_i_1_n_6
    SLICE_X3Y100         FDRE                                         r  uart_instance/rx_cycle_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.951     3.460    uart_instance/internal_clock_BUFG
    SLICE_X3Y100         FDRE                                         r  uart_instance/rx_cycle_counter_reg[9]/C
                         clock pessimism             -0.589     2.872    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     2.977    uart_instance/rx_cycle_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 uart_instance/rx_cycle_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/rx_cycle_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.433ns (77.989%)  route 0.122ns (22.011%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.594     2.519    uart_instance/internal_clock_BUFG
    SLICE_X3Y98          FDRE                                         r  uart_instance/rx_cycle_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     2.660 r  uart_instance/rx_cycle_counter_reg[2]/Q
                         net (fo=2, routed)           0.122     2.782    uart_instance/rx_cycle_counter_reg[2]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.942 r  uart_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.942    uart_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.981 r  uart_instance/rx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.982    uart_instance/rx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.021 r  uart_instance/rx_cycle_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.021    uart_instance/rx_cycle_counter_reg[8]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.075 r  uart_instance/rx_cycle_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.075    uart_instance/rx_cycle_counter_reg[12]_i_1_n_7
    SLICE_X3Y101         FDRE                                         r  uart_instance/rx_cycle_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.951     3.460    uart_instance/internal_clock_BUFG
    SLICE_X3Y101         FDRE                                         r  uart_instance/rx_cycle_counter_reg[12]/C
                         clock pessimism             -0.589     2.872    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105     2.977    uart_instance/rx_cycle_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/csr_mcycle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/csr_mcycle_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.355ns (60.375%)  route 0.233ns (39.625%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.565     2.490    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y99         FDRE                                         r  riscv_steel_core_instance/csr_mcycle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     2.631 r  riscv_steel_core_instance/csr_mcycle_reg[3]/Q
                         net (fo=2, routed)           0.232     2.864    riscv_steel_core_instance/csr_mcycle_reg_n_0_[3]
    SLICE_X11Y99         LUT3 (Prop_lut3_I2_O)        0.045     2.909 r  riscv_steel_core_instance/csr_mcycle[4]_i_4/O
                         net (fo=1, routed)           0.000     2.909    riscv_steel_core_instance/csr_mcycle[4]_i_4_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     3.024 r  riscv_steel_core_instance/csr_mcycle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.024    riscv_steel_core_instance/csr_mcycle_reg[4]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.078 r  riscv_steel_core_instance/csr_mcycle_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.078    riscv_steel_core_instance/csr_mcycle[5]
    SLICE_X11Y100        FDRE                                         r  riscv_steel_core_instance/csr_mcycle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.922     3.431    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y100        FDRE                                         r  riscv_steel_core_instance/csr_mcycle_reg[5]/C
                         clock pessimism             -0.589     2.843    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     2.948    riscv_steel_core_instance/csr_mcycle_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 uart_instance/rx_cycle_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/rx_cycle_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.469ns (79.329%)  route 0.122ns (20.671%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.594     2.519    uart_instance/internal_clock_BUFG
    SLICE_X3Y98          FDRE                                         r  uart_instance/rx_cycle_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     2.660 r  uart_instance/rx_cycle_counter_reg[2]/Q
                         net (fo=2, routed)           0.122     2.782    uart_instance/rx_cycle_counter_reg[2]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.942 r  uart_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.942    uart_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.981 r  uart_instance/rx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.982    uart_instance/rx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.021 r  uart_instance/rx_cycle_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.021    uart_instance/rx_cycle_counter_reg[8]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     3.111 r  uart_instance/rx_cycle_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.111    uart_instance/rx_cycle_counter_reg[12]_i_1_n_6
    SLICE_X3Y101         FDRE                                         r  uart_instance/rx_cycle_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.951     3.460    uart_instance/internal_clock_BUFG
    SLICE_X3Y101         FDRE                                         r  uart_instance/rx_cycle_counter_reg[13]/C
                         clock pessimism             -0.589     2.872    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105     2.977    uart_instance/rx_cycle_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/csr_mcycle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/csr_mcycle_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.366ns (61.102%)  route 0.233ns (38.898%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.565     2.490    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y99         FDRE                                         r  riscv_steel_core_instance/csr_mcycle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     2.631 r  riscv_steel_core_instance/csr_mcycle_reg[3]/Q
                         net (fo=2, routed)           0.232     2.864    riscv_steel_core_instance/csr_mcycle_reg_n_0_[3]
    SLICE_X11Y99         LUT3 (Prop_lut3_I2_O)        0.045     2.909 r  riscv_steel_core_instance/csr_mcycle[4]_i_4/O
                         net (fo=1, routed)           0.000     2.909    riscv_steel_core_instance/csr_mcycle[4]_i_4_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     3.024 r  riscv_steel_core_instance/csr_mcycle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.024    riscv_steel_core_instance/csr_mcycle_reg[4]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     3.089 r  riscv_steel_core_instance/csr_mcycle_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.089    riscv_steel_core_instance/csr_mcycle[7]
    SLICE_X11Y100        FDRE                                         r  riscv_steel_core_instance/csr_mcycle_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.922     3.431    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y100        FDRE                                         r  riscv_steel_core_instance/csr_mcycle_reg[7]/C
                         clock pessimism             -0.589     2.843    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     2.948    riscv_steel_core_instance/csr_mcycle_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart_instance/rx_register_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/rx_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.746%)  route 0.112ns (44.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.457ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.674     2.600    uart_instance/internal_clock_BUFG
    SLICE_X5Y104         FDRE                                         r  uart_instance/rx_register_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.141     2.741 r  uart_instance/rx_register_reg[6]/Q
                         net (fo=2, routed)           0.112     2.853    uart_instance/p_2_in[5]
    SLICE_X7Y104         FDRE                                         r  uart_instance/rx_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.948     3.457    uart_instance/internal_clock_BUFG
    SLICE_X7Y104         FDRE                                         r  uart_instance/rx_register_reg[5]/C
                         clock pessimism             -0.842     2.616    
    SLICE_X7Y104         FDRE (Hold_fdre_C_D)         0.071     2.687    uart_instance/rx_register_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.687    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/csr_mcycle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/csr_mcycle_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.391ns (62.661%)  route 0.233ns (37.339%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.565     2.490    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y99         FDRE                                         r  riscv_steel_core_instance/csr_mcycle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     2.631 r  riscv_steel_core_instance/csr_mcycle_reg[3]/Q
                         net (fo=2, routed)           0.232     2.864    riscv_steel_core_instance/csr_mcycle_reg_n_0_[3]
    SLICE_X11Y99         LUT3 (Prop_lut3_I2_O)        0.045     2.909 r  riscv_steel_core_instance/csr_mcycle[4]_i_4/O
                         net (fo=1, routed)           0.000     2.909    riscv_steel_core_instance/csr_mcycle[4]_i_4_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     3.024 r  riscv_steel_core_instance/csr_mcycle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.024    riscv_steel_core_instance/csr_mcycle_reg[4]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     3.114 r  riscv_steel_core_instance/csr_mcycle_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.114    riscv_steel_core_instance/csr_mcycle[6]
    SLICE_X11Y100        FDRE                                         r  riscv_steel_core_instance/csr_mcycle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.922     3.431    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y100        FDRE                                         r  riscv_steel_core_instance/csr_mcycle_reg[6]/C
                         clock pessimism             -0.589     2.843    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     2.948    riscv_steel_core_instance/csr_mcycle_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { internal_clock_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y23   single_port_ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y21   single_port_ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y22   single_port_ram_instance/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y20   single_port_ram_instance/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23   single_port_ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y21   single_port_ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y22   single_port_ram_instance/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y20   single_port_ram_instance/ram_reg_3/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  internal_clock_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X19Y108  memory_mapper_instance/prev_data_address_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y108  memory_mapper_instance/prev_data_address_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y108  memory_mapper_instance/prev_data_address_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y108  memory_mapper_instance/prev_data_address_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y108  memory_mapper_instance/prev_data_address_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y107  memory_mapper_instance/prev_data_address_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y107  memory_mapper_instance/prev_data_address_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y107  memory_mapper_instance/prev_data_address_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y107  memory_mapper_instance/prev_data_address_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y108  memory_mapper_instance/prev_data_address_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y108  memory_mapper_instance/prev_data_address_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y108  memory_mapper_instance/prev_data_address_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y108  memory_mapper_instance/prev_data_address_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y108  memory_mapper_instance/prev_data_address_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y108  memory_mapper_instance/prev_data_address_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y107  memory_mapper_instance/prev_data_address_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y107  memory_mapper_instance/prev_data_address_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y107  memory_mapper_instance/prev_data_address_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y107  memory_mapper_instance/prev_data_address_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y108  memory_mapper_instance/prev_data_address_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X20Y108  memory_mapper_instance/prev_data_address_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.029ns  (required time - arrival time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.124ns (8.923%)  route 1.266ns (91.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           1.266     6.840    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.964 f  internal_clock_i_1/O
                         net (fo=1, routed)           0.000     6.964    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         f  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    14.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.993    internal_clock_reg
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  8.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@10.000ns - clkdiv2 fall@10.000ns)
  Data Path Delay:        0.504ns  (logic 0.045ns (8.936%)  route 0.459ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 11.992 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns = ( 11.619 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 fall edge)   10.000    10.000 f  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565    11.478    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    11.619 f  internal_clock_reg/Q
                         net (fo=2, routed)           0.459    12.078    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    12.123 r  internal_clock_i_1/O
                         net (fo=1, routed)           0.000    12.123    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834    11.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism             -0.245    11.747    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    11.838    internal_clock_reg
  -------------------------------------------------------------------
                         required time                        -11.838    
                         arrival time                          12.123    
  -------------------------------------------------------------------
                         slack                                  0.285    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkdiv2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.180ns  (logic 4.039ns (65.360%)  route 2.141ns (34.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.740     8.146    uart_instance/internal_clock_BUFG
    SLICE_X10Y108        FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.518     8.664 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           2.141    10.804    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    14.326 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.326    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.386ns (70.762%)  route 0.573ns (29.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.645     2.571    uart_instance/internal_clock_BUFG
    SLICE_X10Y108        FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.164     2.735 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.573     3.308    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.530 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.530    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkdiv2

Max Delay          1841 Endpoints
Min Delay          1841 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[14][16]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.963ns  (logic 1.591ns (9.966%)  route 14.372ns (90.034%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=75, routed)          4.589     6.056    riscv_steel_core_instance/reset_IBUF
    SLICE_X4Y102         LUT2 (Prop_lut2_I0_O)        0.124     6.180 r  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1510, routed)        9.783    15.963    riscv_steel_core_instance/SR[0]
    SLICE_X31Y116        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[14][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.602     7.532    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X31Y116        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[14][16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[14][19]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.963ns  (logic 1.591ns (9.966%)  route 14.372ns (90.034%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=75, routed)          4.589     6.056    riscv_steel_core_instance/reset_IBUF
    SLICE_X4Y102         LUT2 (Prop_lut2_I0_O)        0.124     6.180 r  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1510, routed)        9.783    15.963    riscv_steel_core_instance/SR[0]
    SLICE_X31Y116        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[14][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.602     7.532    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X31Y116        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[14][19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[27][19]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.963ns  (logic 1.591ns (9.966%)  route 14.372ns (90.034%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=75, routed)          4.589     6.056    riscv_steel_core_instance/reset_IBUF
    SLICE_X4Y102         LUT2 (Prop_lut2_I0_O)        0.124     6.180 r  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1510, routed)        9.783    15.963    riscv_steel_core_instance/SR[0]
    SLICE_X30Y116        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[27][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.602     7.532    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X30Y116        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[27][19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[27][21]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.963ns  (logic 1.591ns (9.966%)  route 14.372ns (90.034%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=75, routed)          4.589     6.056    riscv_steel_core_instance/reset_IBUF
    SLICE_X4Y102         LUT2 (Prop_lut2_I0_O)        0.124     6.180 r  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1510, routed)        9.783    15.963    riscv_steel_core_instance/SR[0]
    SLICE_X30Y116        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[27][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.602     7.532    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X30Y116        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[27][21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[27][25]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.963ns  (logic 1.591ns (9.966%)  route 14.372ns (90.034%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=75, routed)          4.589     6.056    riscv_steel_core_instance/reset_IBUF
    SLICE_X4Y102         LUT2 (Prop_lut2_I0_O)        0.124     6.180 r  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1510, routed)        9.783    15.963    riscv_steel_core_instance/SR[0]
    SLICE_X30Y116        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[27][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.602     7.532    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X30Y116        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[27][25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[27][29]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.963ns  (logic 1.591ns (9.966%)  route 14.372ns (90.034%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=75, routed)          4.589     6.056    riscv_steel_core_instance/reset_IBUF
    SLICE_X4Y102         LUT2 (Prop_lut2_I0_O)        0.124     6.180 r  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1510, routed)        9.783    15.963    riscv_steel_core_instance/SR[0]
    SLICE_X30Y116        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[27][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.602     7.532    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X30Y116        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[27][29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[9][22]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.734ns  (logic 1.591ns (10.111%)  route 14.143ns (89.889%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=75, routed)          4.589     6.056    riscv_steel_core_instance/reset_IBUF
    SLICE_X4Y102         LUT2 (Prop_lut2_I0_O)        0.124     6.180 r  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1510, routed)        9.553    15.734    riscv_steel_core_instance/SR[0]
    SLICE_X29Y120        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[9][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.600     7.530    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X29Y120        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[9][22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[18][22]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.610ns  (logic 1.591ns (10.191%)  route 14.019ns (89.809%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=75, routed)          4.589     6.056    riscv_steel_core_instance/reset_IBUF
    SLICE_X4Y102         LUT2 (Prop_lut2_I0_O)        0.124     6.180 r  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1510, routed)        9.430    15.610    riscv_steel_core_instance/SR[0]
    SLICE_X24Y118        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[18][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.602     7.532    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X24Y118        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[18][22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[18][25]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.610ns  (logic 1.591ns (10.191%)  route 14.019ns (89.809%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=75, routed)          4.589     6.056    riscv_steel_core_instance/reset_IBUF
    SLICE_X4Y102         LUT2 (Prop_lut2_I0_O)        0.124     6.180 r  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1510, routed)        9.430    15.610    riscv_steel_core_instance/SR[0]
    SLICE_X24Y118        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[18][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.602     7.532    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X24Y118        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[18][25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[18][26]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.610ns  (logic 1.591ns (10.191%)  route 14.019ns (89.809%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=75, routed)          4.589     6.056    riscv_steel_core_instance/reset_IBUF
    SLICE_X4Y102         LUT2 (Prop_lut2_I0_O)        0.124     6.180 r  riscv_steel_core_instance/current_state[3]_i_1/O
                         net (fo=1510, routed)        9.430    15.610    riscv_steel_core_instance/SR[0]
    SLICE_X24Y118        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[18][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        1.602     7.532    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X24Y118        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[18][26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_instance/rx_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.306ns (33.377%)  route 0.611ns (66.623%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.611     0.917    uart_instance/rx_register_reg[7]_0[0]
    SLICE_X5Y104         FDRE                                         r  uart_instance/rx_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.948     3.457    uart_instance/internal_clock_BUFG
    SLICE_X5Y104         FDRE                                         r  uart_instance/rx_register_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            single_port_ram_instance/ram_reg_0/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.136ns  (logic 0.235ns (20.672%)  route 0.901ns (79.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=75, routed)          0.901     1.136    single_port_ram_instance/reset_IBUF
    RAMB36_X0Y23         RAMB36E1                                     r  single_port_ram_instance/ram_reg_0/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.957     3.466    single_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  single_port_ram_instance/ram_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            single_port_ram_instance/prev_port1_wdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.213ns  (logic 0.235ns (19.356%)  route 0.978ns (80.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=75, routed)          0.978     1.213    single_port_ram_instance/reset_IBUF
    SLICE_X9Y114         FDRE                                         r  single_port_ram_instance/prev_port1_wdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.916     3.425    single_port_ram_instance/internal_clock_BUFG
    SLICE_X9Y114         FDRE                                         r  single_port_ram_instance/prev_port1_wdata_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            single_port_ram_instance/prev_port1_wdata_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.213ns  (logic 0.235ns (19.356%)  route 0.978ns (80.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=75, routed)          0.978     1.213    single_port_ram_instance/reset_IBUF
    SLICE_X9Y114         FDRE                                         r  single_port_ram_instance/prev_port1_wdata_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.916     3.425    single_port_ram_instance/internal_clock_BUFG
    SLICE_X9Y114         FDRE                                         r  single_port_ram_instance/prev_port1_wdata_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            single_port_ram_instance/prev_port1_wdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.213ns  (logic 0.235ns (19.356%)  route 0.978ns (80.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=75, routed)          0.978     1.213    single_port_ram_instance/reset_IBUF
    SLICE_X9Y114         FDRE                                         r  single_port_ram_instance/prev_port1_wdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.916     3.425    single_port_ram_instance/internal_clock_BUFG
    SLICE_X9Y114         FDRE                                         r  single_port_ram_instance/prev_port1_wdata_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            single_port_ram_instance/prev_port1_write_strobe_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.213ns  (logic 0.235ns (19.356%)  route 0.978ns (80.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=75, routed)          0.978     1.213    single_port_ram_instance/reset_IBUF
    SLICE_X9Y114         FDRE                                         r  single_port_ram_instance/prev_port1_write_strobe_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.916     3.425    single_port_ram_instance/internal_clock_BUFG
    SLICE_X9Y114         FDRE                                         r  single_port_ram_instance/prev_port1_write_strobe_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            single_port_ram_instance/prev_port1_wdata_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.235ns (18.486%)  route 1.035ns (81.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=75, routed)          1.035     1.270    single_port_ram_instance/reset_IBUF
    SLICE_X9Y113         FDRE                                         r  single_port_ram_instance/prev_port1_wdata_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.916     3.425    single_port_ram_instance/internal_clock_BUFG
    SLICE_X9Y113         FDRE                                         r  single_port_ram_instance/prev_port1_wdata_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            single_port_ram_instance/prev_port1_wdata_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.235ns (18.486%)  route 1.035ns (81.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=75, routed)          1.035     1.270    single_port_ram_instance/reset_IBUF
    SLICE_X9Y113         FDRE                                         r  single_port_ram_instance/prev_port1_wdata_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.916     3.425    single_port_ram_instance/internal_clock_BUFG
    SLICE_X9Y113         FDRE                                         r  single_port_ram_instance/prev_port1_wdata_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            single_port_ram_instance/prev_port1_wdata_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.235ns (18.486%)  route 1.035ns (81.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=75, routed)          1.035     1.270    single_port_ram_instance/reset_IBUF
    SLICE_X9Y113         FDRE                                         r  single_port_ram_instance/prev_port1_wdata_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.916     3.425    single_port_ram_instance/internal_clock_BUFG
    SLICE_X9Y113         FDRE                                         r  single_port_ram_instance/prev_port1_wdata_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            single_port_ram_instance/prev_port1_wdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.274ns  (logic 0.235ns (18.433%)  route 1.039ns (81.567%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=75, routed)          1.039     1.274    single_port_ram_instance/reset_IBUF
    SLICE_X9Y115         FDRE                                         r  single_port_ram_instance/prev_port1_wdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1561, routed)        0.915     3.424    single_port_ram_instance/internal_clock_BUFG
    SLICE_X9Y115         FDRE                                         r  single_port_ram_instance/prev_port1_wdata_reg[3]/C





