Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 37747362f054447fb75cdec97699dc7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_Test_behav xil_defaultlib.MIPS_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Verilog/ALU/ALU.srcs/sources_1/new/MIPS_Processor.v:109]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMem
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.REGISTERFILE
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.AndModule
Compiling module xil_defaultlib.OrModule
Compiling module xil_defaultlib.AdditionModule
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MIPS_Processor
Compiling module xil_defaultlib.MIPS_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_Test_behav
