// Seed: 1507844935
module module_0;
  logic [(  -1 'h0 ) : 1] id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    output wand id_1,
    output tri1 id_2
);
  assign id_1 = id_0;
  module_0 modCall_1 ();
endmodule
module module_0 (
    input wand id_0,
    input uwire id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output wire id_5,
    input tri id_6,
    input tri0 module_2,
    output uwire id_8,
    input wire id_9,
    input tri id_10,
    input uwire id_11,
    input wire id_12,
    input wor id_13,
    input uwire id_14,
    input wor id_15,
    output wor id_16,
    output uwire id_17
);
  always force id_5 = 1 != id_2;
  module_0 modCall_1 ();
endmodule
