vhdl xil_defaultlib  \
"../../../bd/test/ip/test_cdelay_0_0/sim/test_cdelay_0_0.vhd" \
"../../../bd/test/ip/test_cdelay_0_1/sim/test_cdelay_0_1.vhd" \
"../../../bd/test/ip/test_PH_CT_0_0/sim/test_PH_CT_0_0.vhd" \
"../../../bd/test/sim/test.vhd" \

nosort
