v 20080127 1
P 2100 1700 1800 1700 1 0 0
{
T 1900 1750 5 8 1 1 0 0 1
pinnumber=4
T 1900 1650 5 8 0 1 0 2 1
pinseq=4
T 1750 1700 9 8 1 1 0 6 1
pinlabel=DATA
T 1750 1700 5 8 0 1 0 8 1
pintype=io
}
P 2100 1300 1800 1300 1 0 0
{
T 1900 1350 5 8 1 1 0 0 1
pinnumber=3
T 1900 1250 5 8 0 1 0 2 1
pinseq=3
T 1750 1300 9 8 1 1 0 6 1
pinlabel=GND
T 1750 1300 5 8 0 1 0 8 1
pintype=pwr
}
P 2100 900 1800 900 1 0 0
{
T 1900 950 5 8 1 1 0 0 1
pinnumber=1
T 1900 850 5 8 0 1 0 2 1
pinseq=1
T 1750 900 9 8 1 1 0 6 1
pinlabel=SCK
T 1750 900 5 8 0 1 0 8 1
pintype=in
}
P 2100 500 1800 500 1 0 0
{
T 1900 550 5 8 1 1 0 0 1
pinnumber=2
T 1900 450 5 8 0 1 0 2 1
pinseq=2
T 1750 500 9 8 1 1 0 6 1
pinlabel=VDD
T 1750 500 5 8 0 1 0 8 1
pintype=pwr
}
B 400 100 1400 2000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1800 2200 8 10 1 1 0 6 1
refdes=T?
T 600 1100 9 10 1 0 0 0 1
SHT75
T 400 2400 5 10 0 0 0 0 1
device=SHT75
T 400 2600 5 10 0 0 0 0 1
footprint=
T 400 2800 5 10 0 0 0 0 1
author=peter.vizi@gmail.com
T 400 3000 5 10 0 0 0 0 1
documentation=
T 400 3200 5 10 0 0 0 0 1
description=
T 400 3400 5 10 0 0 0 0 1
numslots=0
T 400 3600 5 10 0 0 0 0 1
dist-license=GPLv3
T 400 3800 5 10 0 0 0 0 1
use-license=GPLv3
