// Seed: 3538104587
module module_0 (
    input wand id_0,
    output uwire id_1,
    output tri1 id_2,
    output supply0 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri1 id_6,
    output tri1 id_7,
    output wire id_8,
    output supply1 id_9
);
  assign id_7 = id_6;
  assign module_1.id_8 = 0;
endmodule
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input wor id_2,
    output tri0 id_3,
    input supply1 id_4,
    input wor module_1,
    input wor id_6,
    input supply1 id_7,
    input uwire id_8,
    input wor id_9,
    input tri1 id_10,
    input wand id_11,
    input uwire id_12,
    input tri1 id_13,
    input supply1 id_14,
    input wand id_15
);
  logic [( "" ) : -1 'b0] id_17;
  ;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_0,
      id_0,
      id_1,
      id_2,
      id_11,
      id_3,
      id_0,
      id_3
  );
endmodule
