
Lab2_CubeIDE_Proj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001f0  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000320  08000328  00010328  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000320  08000320  00010328  2**0
                  CONTENTS
  4 .ARM          00000000  08000320  08000320  00010328  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000320  08000328  00010328  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000320  08000320  00010320  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000324  08000324  00010324  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010328  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000328  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000328  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010328  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000109  00000000  00000000  00010351  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000000ab  00000000  00000000  0001045a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000050  00000000  00000000  00010508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000038  00000000  00000000  00010558  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00000f4c  00000000  00000000  00010590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000048b  00000000  00000000  000114dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00003c2b  00000000  00000000  00011967  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00015592  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000007c  00000000  00000000  000155e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000308 	.word	0x08000308

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000308 	.word	0x08000308

08000170 <init_clock>:
#define RCC_APB2ENR *(volatile uint32_t *)(RCC_BASE + 0x18)
#define GPIOA_CRH *(volatile uint32_t *)(GPIOA_BASE + 0x04)
#define GPIOA_ODR *(volatile uint32_t *)(GPIOA_BASE + 0x0C)

void init_clock(void)
{
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	//Enable HSI_RC
	RCC_CR |= (1<<0);
 8000174:	4b1b      	ldr	r3, [pc, #108]	; (80001e4 <init_clock+0x74>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	4a1a      	ldr	r2, [pc, #104]	; (80001e4 <init_clock+0x74>)
 800017a:	f043 0301 	orr.w	r3, r3, #1
 800017e:	6013      	str	r3, [r2, #0]
	while(!(RCC_CR & 0x2)); //wait for enable
 8000180:	bf00      	nop
 8000182:	4b18      	ldr	r3, [pc, #96]	; (80001e4 <init_clock+0x74>)
 8000184:	681b      	ldr	r3, [r3, #0]
 8000186:	f003 0302 	and.w	r3, r3, #2
 800018a:	2b00      	cmp	r3, #0
 800018c:	d0f9      	beq.n	8000182 <init_clock+0x12>

	//System clock switch
	RCC_CFGR &= (0b00);
 800018e:	4b16      	ldr	r3, [pc, #88]	; (80001e8 <init_clock+0x78>)
 8000190:	681b      	ldr	r3, [r3, #0]
 8000192:	4b15      	ldr	r3, [pc, #84]	; (80001e8 <init_clock+0x78>)
 8000194:	2200      	movs	r2, #0
 8000196:	601a      	str	r2, [r3, #0]
	while(RCC_CFGR & 0x0C); //wait for enable
 8000198:	bf00      	nop
 800019a:	4b13      	ldr	r3, [pc, #76]	; (80001e8 <init_clock+0x78>)
 800019c:	681b      	ldr	r3, [r3, #0]
 800019e:	f003 030c 	and.w	r3, r3, #12
 80001a2:	2b00      	cmp	r3, #0
 80001a4:	d1f9      	bne.n	800019a <init_clock+0x2a>

	//APB1 Bus frequency 4MHZ
	RCC_CFGR &= ~(0b000 << 8);
 80001a6:	4b10      	ldr	r3, [pc, #64]	; (80001e8 <init_clock+0x78>)
 80001a8:	4a0f      	ldr	r2, [pc, #60]	; (80001e8 <init_clock+0x78>)
 80001aa:	681b      	ldr	r3, [r3, #0]
 80001ac:	6013      	str	r3, [r2, #0]
	RCC_CFGR |= (0b100 << 8);
 80001ae:	4b0e      	ldr	r3, [pc, #56]	; (80001e8 <init_clock+0x78>)
 80001b0:	681b      	ldr	r3, [r3, #0]
 80001b2:	4a0d      	ldr	r2, [pc, #52]	; (80001e8 <init_clock+0x78>)
 80001b4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80001b8:	6013      	str	r3, [r2, #0]

	//APB2 Bus frequency 2MHZ
	RCC_CFGR &= ~(0b000 << 11);
 80001ba:	4b0b      	ldr	r3, [pc, #44]	; (80001e8 <init_clock+0x78>)
 80001bc:	4a0a      	ldr	r2, [pc, #40]	; (80001e8 <init_clock+0x78>)
 80001be:	681b      	ldr	r3, [r3, #0]
 80001c0:	6013      	str	r3, [r2, #0]
	RCC_CFGR |= (0b101 << 11);
 80001c2:	4b09      	ldr	r3, [pc, #36]	; (80001e8 <init_clock+0x78>)
 80001c4:	681b      	ldr	r3, [r3, #0]
 80001c6:	4a08      	ldr	r2, [pc, #32]	; (80001e8 <init_clock+0x78>)
 80001c8:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 80001cc:	6013      	str	r3, [r2, #0]

	//AHB  Bus frequency 8MHZ
	RCC_CFGR &= ~(0xF << 4);
 80001ce:	4b06      	ldr	r3, [pc, #24]	; (80001e8 <init_clock+0x78>)
 80001d0:	681b      	ldr	r3, [r3, #0]
 80001d2:	4a05      	ldr	r2, [pc, #20]	; (80001e8 <init_clock+0x78>)
 80001d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80001d8:	6013      	str	r3, [r2, #0]

}
 80001da:	bf00      	nop
 80001dc:	46bd      	mov	sp, r7
 80001de:	bc80      	pop	{r7}
 80001e0:	4770      	bx	lr
 80001e2:	bf00      	nop
 80001e4:	40021000 	.word	0x40021000
 80001e8:	40021004 	.word	0x40021004

080001ec <main>:

int main(void)
{
 80001ec:	b580      	push	{r7, lr}
 80001ee:	b082      	sub	sp, #8
 80001f0:	af00      	add	r7, sp, #0
	init_clock();
 80001f2:	f7ff ffbd 	bl	8000170 <init_clock>
	// Enable APB2ENR Bus
	RCC_APB2ENR |= (1<<2);
 80001f6:	4b1a      	ldr	r3, [pc, #104]	; (8000260 <main+0x74>)
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	4a19      	ldr	r2, [pc, #100]	; (8000260 <main+0x74>)
 80001fc:	f043 0304 	orr.w	r3, r3, #4
 8000200:	6013      	str	r3, [r2, #0]
	//Init GPIOA
	GPIOA_CRH &= 0xFF0FFFFF;
 8000202:	4b18      	ldr	r3, [pc, #96]	; (8000264 <main+0x78>)
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	4a17      	ldr	r2, [pc, #92]	; (8000264 <main+0x78>)
 8000208:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800020c:	6013      	str	r3, [r2, #0]
	GPIOA_CRH |= 0x00200000;
 800020e:	4b15      	ldr	r3, [pc, #84]	; (8000264 <main+0x78>)
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	4a14      	ldr	r2, [pc, #80]	; (8000264 <main+0x78>)
 8000214:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000218:	6013      	str	r3, [r2, #0]
	while(1)
	{
		GPIOA_ODR |= 1<<13 ;
 800021a:	4b13      	ldr	r3, [pc, #76]	; (8000268 <main+0x7c>)
 800021c:	681b      	ldr	r3, [r3, #0]
 800021e:	4a12      	ldr	r2, [pc, #72]	; (8000268 <main+0x7c>)
 8000220:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000224:	6013      	str	r3, [r2, #0]
		for (int i = 0; i < 5000; i++); // arbitrary delay
 8000226:	2300      	movs	r3, #0
 8000228:	607b      	str	r3, [r7, #4]
 800022a:	e002      	b.n	8000232 <main+0x46>
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	3301      	adds	r3, #1
 8000230:	607b      	str	r3, [r7, #4]
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	f241 3287 	movw	r2, #4999	; 0x1387
 8000238:	4293      	cmp	r3, r2
 800023a:	ddf7      	ble.n	800022c <main+0x40>
			GPIOA_ODR &= ~(1<<13) ;
 800023c:	4b0a      	ldr	r3, [pc, #40]	; (8000268 <main+0x7c>)
 800023e:	681b      	ldr	r3, [r3, #0]
 8000240:	4a09      	ldr	r2, [pc, #36]	; (8000268 <main+0x7c>)
 8000242:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000246:	6013      	str	r3, [r2, #0]
		for (int i = 0; i < 5000; i++); // arbitrary delay
 8000248:	2300      	movs	r3, #0
 800024a:	603b      	str	r3, [r7, #0]
 800024c:	e002      	b.n	8000254 <main+0x68>
 800024e:	683b      	ldr	r3, [r7, #0]
 8000250:	3301      	adds	r3, #1
 8000252:	603b      	str	r3, [r7, #0]
 8000254:	683b      	ldr	r3, [r7, #0]
 8000256:	f241 3287 	movw	r2, #4999	; 0x1387
 800025a:	4293      	cmp	r3, r2
 800025c:	ddf7      	ble.n	800024e <main+0x62>
		GPIOA_ODR |= 1<<13 ;
 800025e:	e7dc      	b.n	800021a <main+0x2e>
 8000260:	40021018 	.word	0x40021018
 8000264:	40010804 	.word	0x40010804
 8000268:	4001080c 	.word	0x4001080c

0800026c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800026c:	480d      	ldr	r0, [pc, #52]	; (80002a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800026e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000270:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000274:	480c      	ldr	r0, [pc, #48]	; (80002a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000276:	490d      	ldr	r1, [pc, #52]	; (80002ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8000278:	4a0d      	ldr	r2, [pc, #52]	; (80002b0 <LoopForever+0xe>)
  movs r3, #0
 800027a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800027c:	e002      	b.n	8000284 <LoopCopyDataInit>

0800027e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800027e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000280:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000282:	3304      	adds	r3, #4

08000284 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000284:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000286:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000288:	d3f9      	bcc.n	800027e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800028a:	4a0a      	ldr	r2, [pc, #40]	; (80002b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800028c:	4c0a      	ldr	r4, [pc, #40]	; (80002b8 <LoopForever+0x16>)
  movs r3, #0
 800028e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000290:	e001      	b.n	8000296 <LoopFillZerobss>

08000292 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000292:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000294:	3204      	adds	r2, #4

08000296 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000296:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000298:	d3fb      	bcc.n	8000292 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800029a:	f000 f811 	bl	80002c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800029e:	f7ff ffa5 	bl	80001ec <main>

080002a2 <LoopForever>:

LoopForever:
  b LoopForever
 80002a2:	e7fe      	b.n	80002a2 <LoopForever>
  ldr   r0, =_estack
 80002a4:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 80002a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002ac:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002b0:	08000328 	.word	0x08000328
  ldr r2, =_sbss
 80002b4:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002b8:	2000001c 	.word	0x2000001c

080002bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002bc:	e7fe      	b.n	80002bc <ADC1_2_IRQHandler>
	...

080002c0 <__libc_init_array>:
 80002c0:	b570      	push	{r4, r5, r6, lr}
 80002c2:	2600      	movs	r6, #0
 80002c4:	4d0c      	ldr	r5, [pc, #48]	; (80002f8 <__libc_init_array+0x38>)
 80002c6:	4c0d      	ldr	r4, [pc, #52]	; (80002fc <__libc_init_array+0x3c>)
 80002c8:	1b64      	subs	r4, r4, r5
 80002ca:	10a4      	asrs	r4, r4, #2
 80002cc:	42a6      	cmp	r6, r4
 80002ce:	d109      	bne.n	80002e4 <__libc_init_array+0x24>
 80002d0:	f000 f81a 	bl	8000308 <_init>
 80002d4:	2600      	movs	r6, #0
 80002d6:	4d0a      	ldr	r5, [pc, #40]	; (8000300 <__libc_init_array+0x40>)
 80002d8:	4c0a      	ldr	r4, [pc, #40]	; (8000304 <__libc_init_array+0x44>)
 80002da:	1b64      	subs	r4, r4, r5
 80002dc:	10a4      	asrs	r4, r4, #2
 80002de:	42a6      	cmp	r6, r4
 80002e0:	d105      	bne.n	80002ee <__libc_init_array+0x2e>
 80002e2:	bd70      	pop	{r4, r5, r6, pc}
 80002e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80002e8:	4798      	blx	r3
 80002ea:	3601      	adds	r6, #1
 80002ec:	e7ee      	b.n	80002cc <__libc_init_array+0xc>
 80002ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80002f2:	4798      	blx	r3
 80002f4:	3601      	adds	r6, #1
 80002f6:	e7f2      	b.n	80002de <__libc_init_array+0x1e>
 80002f8:	08000320 	.word	0x08000320
 80002fc:	08000320 	.word	0x08000320
 8000300:	08000320 	.word	0x08000320
 8000304:	08000324 	.word	0x08000324

08000308 <_init>:
 8000308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800030a:	bf00      	nop
 800030c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800030e:	bc08      	pop	{r3}
 8000310:	469e      	mov	lr, r3
 8000312:	4770      	bx	lr

08000314 <_fini>:
 8000314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000316:	bf00      	nop
 8000318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800031a:	bc08      	pop	{r3}
 800031c:	469e      	mov	lr, r3
 800031e:	4770      	bx	lr
