verilog xil_defaultlib --include "../../../../dma_handle.srcs/sources_1/bd/dma_FIFO/ipshared/ec67/hdl" --include "../../../../dma_handle.srcs/sources_1/bd/dma_FIFO/ipshared/2d50/hdl" --include "../../../../dma_handle.srcs/sources_1/bd/dma_FIFO/ip/dma_FIFO_processing_system7_0_0" --include "../../../../dma_handle.srcs/sources_1/bd/dma_FIFO/ipshared/8713/hdl" \
"../../../bd/dma_FIFO/ip/dma_FIFO_processing_system7_0_0/sim/dma_FIFO_processing_system7_0_0.v" \
"../../../bd/dma_FIFO/ip/dma_FIFO_xlconcat_0_0/sim/dma_FIFO_xlconcat_0_0.v" \
"../../../bd/dma_FIFO/ip/dma_FIFO_xbar_0/sim/dma_FIFO_xbar_0.v" \
"../../../bd/dma_FIFO/ip/dma_FIFO_axis_data_fifo_0_0/sim/dma_FIFO_axis_data_fifo_0_0.v" \
"../../../bd/dma_FIFO/ip/dma_FIFO_auto_pc_0/sim/dma_FIFO_auto_pc_0.v" \
"../../../bd/dma_FIFO/ip/dma_FIFO_auto_us_0/sim/dma_FIFO_auto_us_0.v" \
"../../../bd/dma_FIFO/ip/dma_FIFO_auto_us_1/sim/dma_FIFO_auto_us_1.v" \
"../../../bd/dma_FIFO/ip/dma_FIFO_auto_pc_1/sim/dma_FIFO_auto_pc_1.v" \
"../../../bd/dma_FIFO/sim/dma_FIFO.v" \

verilog xil_defaultlib "glbl.v"

nosort
