 Timing Path to InputRegisterA_register_reg[23]/D 
  
 Path Start Point : Multiplicand[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[23] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[23]                          Rise  0.2000 0.0000 0.1000 3.87049  1.05273 4.92322           1       130      c             | 
|    InputRegisterA_register_reg[23]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[23]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       95.8817  c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       95.8817  F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       95.8817  F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       97.2545  F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       97.8795  FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       97.8795  F    K        | 
|    CTS_L6_c575/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c575/ZN                           INV_X8        Rise  0.1530 0.0380 0.0350 56.26    47.8536  104.114           49      97.8795  F    K        | 
|    InputRegisterA_register_reg[23]/CK       DFFR_X1       Rise  0.1550 0.0020 0.0340          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1550 0.1550 | 
| library hold check                        |  0.0560 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     | -0.0110        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[27]/D 
  
 Path Start Point : Multiplicand[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[27] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[27]                          Rise  0.2000 0.0000 0.1000 4.1167   1.05273 5.16943           1       130      c             | 
|    InputRegisterA_register_reg[27]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[27]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       95.8817  c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       95.8817  F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       95.8817  F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       97.2545  F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       97.8795  FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       97.8795  F    K        | 
|    CTS_L6_c575/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c575/ZN                           INV_X8        Rise  0.1530 0.0380 0.0350 56.26    47.8536  104.114           49      97.8795  F    K        | 
|    InputRegisterA_register_reg[27]/CK       DFFR_X1       Rise  0.1550 0.0020 0.0340          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1550 0.1550 | 
| library hold check                        |  0.0560 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     | -0.0110        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[2]/D 
  
 Path Start Point : Multiplicand[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[2] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[2]                          Rise  0.2000 0.0000 0.1000 0.922275 1.05273 1.97501           1       95.5469  c             | 
|    InputRegisterA_register_reg[2]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[2]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       95.8817  c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       95.8817  F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       95.8817  F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       97.2545  F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       97.8795  FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       97.8795  F    K        | 
|    CTS_L6_c574/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c574/ZN                           INV_X8        Rise  0.1480 0.0330 0.0300 42.5471  45.9004  88.4475           47      98.1696  F    K        | 
|    InputRegisterA_register_reg[2]/CK        DFFR_X1       Rise  0.1520 0.0040 0.0300          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1520 0.1520 | 
| library hold check                        |  0.0550 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     | -0.0070        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[5]/D 
  
 Path Start Point : Multiplicand[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[5] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[5]                          Rise  0.2000 0.0000 0.1000 0.895944 1.05273 1.94867           1       95.5469  c             | 
|    InputRegisterA_register_reg[5]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[5]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       95.8817  c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       95.8817  F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       95.8817  F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       97.2545  F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       97.8795  FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       97.8795  F    K        | 
|    CTS_L6_c574/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c574/ZN                           INV_X8        Rise  0.1480 0.0330 0.0300 42.5471  45.9004  88.4475           47      98.1696  F    K        | 
|    InputRegisterA_register_reg[5]/CK        DFFR_X1       Rise  0.1520 0.0040 0.0300          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1520 0.1520 | 
| library hold check                        |  0.0550 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     | -0.0070        | 
--------------------------------------------------------------


 Timing Path to InputRegisterA_register_reg[6]/D 
  
 Path Start Point : Multiplicand[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterA_register_reg[6] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplicand[6]                          Rise  0.2000 0.0000 0.1000 2.79465  1.05273 3.84738           1       95.5469  c             | 
|    InputRegisterA_register_reg[6]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterA_register_reg[6]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 0.341614 6.58518  6.92679           1       95.8817  c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000          6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090 0.186254 6.25843  6.44468           1       95.8817  F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090          6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060 3.15905  11.8107  14.9697           1       95.8817  F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060          10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260 8.63263  65.1098  73.7424           3       97.2545  F    K        | 
|    InputRegisterA_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260          7.95918                                     FA            | 
|    InputRegisterA_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1030 0.0320 0.0080 0.502704 11.8107  12.3134           1       97.8795  FA   K        | 
|    CTS_L5_c602/A                            INV_X8        Rise  0.1030 0.0000 0.0080          11.8107                                     F             | 
|    CTS_L5_c602/ZN                           INV_X8        Fall  0.1140 0.0110 0.0060 5.25956  23.6213  28.8809           2       97.8795  F    K        | 
|    CTS_L6_c574/A                            INV_X8        Fall  0.1150 0.0010 0.0060          10.8                                        F             | 
|    CTS_L6_c574/ZN                           INV_X8        Rise  0.1480 0.0330 0.0300 42.5471  45.9004  88.4475           47      98.1696  F    K        | 
|    InputRegisterA_register_reg[6]/CK        DFFR_X1       Rise  0.1510 0.0030 0.0300          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1510 0.1510 | 
| library hold check                        |  0.0550 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     | -0.0060        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[0]/D 
  
 Path Start Point : Multiplier[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[0] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[0]                            Rise  0.2000 0.0000 0.1000 1.54059  1.05273 2.59332           1       95.5469  c             | 
|    InputRegisterB_register_reg[0]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[0]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       95.8817  c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       95.8817  F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       95.8817  F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       97.2545  F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      95.7701  FA   K        | 
|    InputRegisterB_register_reg[0]/CK        DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[1]/D 
  
 Path Start Point : Multiplier[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[1] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[1]                            Rise  0.2000 0.0000 0.1000 1.93598  1.05273 2.98871           1       95.8817  c             | 
|    InputRegisterB_register_reg[1]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[1]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       95.8817  c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       95.8817  F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       95.8817  F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       97.2545  F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      95.7701  FA   K        | 
|    InputRegisterB_register_reg[1]/CK        DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[10]/D 
  
 Path Start Point : Multiplier[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[10] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[10]                            Rise  0.2000 0.0000 0.1000 1.51971  1.05273 2.57244           1       95.5469  c             | 
|    InputRegisterB_register_reg[10]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[10]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       95.8817  c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       95.8817  F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       95.8817  F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       97.2545  F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      95.7701  FA   K        | 
|    InputRegisterB_register_reg[10]/CK       DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[13]/D 
  
 Path Start Point : Multiplier[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[13] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[13]                            Rise  0.2000 0.0000 0.1000 1.38445  1.05273 2.43718           1       95.5469  c             | 
|    InputRegisterB_register_reg[13]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[13]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       95.8817  c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       95.8817  F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       95.8817  F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       97.2545  F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      95.7701  FA   K        | 
|    InputRegisterB_register_reg[13]/CK       DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[14]/D 
  
 Path Start Point : Multiplier[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[14] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[14]                            Rise  0.2000 0.0000 0.1000 0.674646 1.05273 1.72738           1       95.8817  c             | 
|    InputRegisterB_register_reg[14]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[14]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000             0.341614 6.58518  6.92679           1       95.8817  c    K        | 
|    CTS_L1_c671/A                            BUF_X8        Rise  0.0000 0.0000 0.1000                      6.58518                                     F             | 
|    CTS_L1_c671/Z                            BUF_X8        Rise  0.0280 0.0280 0.0090             0.186254 6.25843  6.44468           1       95.8817  F    K        | 
|    CTS_L2_c635/A                            INV_X4        Rise  0.0280 0.0000 0.0090                      6.25843                                     F             | 
|    CTS_L2_c635/ZN                           INV_X4        Fall  0.0390 0.0110 0.0060             3.15905  11.8107  14.9697           1       95.8817  F    K        | 
|    CTS_L3_c632/A                            INV_X8        Fall  0.0400 0.0010 0.0060                      10.8                                        F             | 
|    CTS_L3_c632/ZN                           INV_X8        Rise  0.0690 0.0290 0.0260             8.63263  65.1098  73.7424           3       97.2545  F    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0020 0.0260                      7.95918                                     FA            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X8 Rise  0.1170 0.0460 0.0200             25.063   31.2514  56.3144           32      95.7701  FA   K        | 
|    InputRegisterB_register_reg[14]/CK       DFFR_X1       Rise  0.1190 0.0020 0.0200    0.0010            0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1190 0.1190 | 
| library hold check                        |  0.0520 0.1710 | 
| data required time                        |  0.1710        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 615M, CVMEM - 1687M, PVMEM - 1839M)
