<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `arch/src/x86_common/features.rs`."><title>features.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-e56847b5.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="tartan_arch" data-themes="" data-resource-suffix="" data-rustdoc-version="1.92.0-nightly (2cb4e7dce 2025-10-04)" data-channel="nightly" data-search-js="search-de4c8920.js" data-stringdex-js="stringdex-828709d0.js" data-settings-js="settings-c38705f0.js" ><script src="../../../static.files/storage-e2aeef58.js"></script><script defer src="../../../static.files/src-script-813739b1.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-ce535bd0.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">tartan_arch/x86_common/</div>features.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! Processor feature detection with CPUID.
<a href=#2 id=2 data-nosnippet>2</a>
<a href=#3 id=3 data-nosnippet>3</a></span><span class="kw">use </span>core::arch::asm;
<a href=#4 id=4 data-nosnippet>4</a><span class="kw">use </span>tartan_bitfield::bitfield;
<a href=#5 id=5 data-nosnippet>5</a>
<a href=#6 id=6 data-nosnippet>6</a>
<a href=#7 id=7 data-nosnippet>7</a><span class="doccomment">/// Low-level CPUID call. Writes the leaf/subleaf index given in the arguments to EAX/ECX
<a href=#8 id=8 data-nosnippet>8</a>/// and returns the values written to EAX–EDX.
<a href=#9 id=9 data-nosnippet>9</a></span><span class="kw">pub fn </span>cpuid(leaf_index: u32, subleaf_index: u32) -&gt; [u32; <span class="number">4</span>] {
<a href=#10 id=10 data-nosnippet>10</a>    <span class="kw">let </span><span class="kw-2">mut </span>result = [<span class="number">0_u32</span>; <span class="number">4</span>];
<a href=#11 id=11 data-nosnippet>11</a>    <span class="kw">unsafe </span>{
<a href=#12 id=12 data-nosnippet>12</a>        <span class="macro">asm!</span>(
<a href=#13 id=13 data-nosnippet>13</a>            <span class="string">"
<a href=#14 id=14 data-nosnippet>14</a>            cpuid
<a href=#15 id=15 data-nosnippet>15</a>            mov {0:e}, ebx
<a href=#16 id=16 data-nosnippet>16</a>            "</span>,
<a href=#17 id=17 data-nosnippet>17</a>            out(reg) result[<span class="number">1</span>],
<a href=#18 id=18 data-nosnippet>18</a>            inout(<span class="string">"eax"</span>) leaf_index =&gt; result[<span class="number">0</span>],
<a href=#19 id=19 data-nosnippet>19</a>            inout(<span class="string">"ecx"</span>) subleaf_index =&gt; result[<span class="number">2</span>],
<a href=#20 id=20 data-nosnippet>20</a>            out(<span class="string">"edx"</span>) result[<span class="number">3</span>],
<a href=#21 id=21 data-nosnippet>21</a>        );
<a href=#22 id=22 data-nosnippet>22</a>    }
<a href=#23 id=23 data-nosnippet>23</a>    result
<a href=#24 id=24 data-nosnippet>24</a>}
<a href=#25 id=25 data-nosnippet>25</a>
<a href=#26 id=26 data-nosnippet>26</a><span class="doccomment">/// Get the maximum primary index value (EAX) supported for *basic* CPUID calls by this
<a href=#27 id=27 data-nosnippet>27</a>/// processor (below `0x8000_0000`).
<a href=#28 id=28 data-nosnippet>28</a></span><span class="kw">pub fn </span>max_cpuid_index_basic() -&gt; u32 {
<a href=#29 id=29 data-nosnippet>29</a>    cpuid(<span class="number">0</span>, <span class="number">0</span>)[<span class="number">0</span>]
<a href=#30 id=30 data-nosnippet>30</a>}
<a href=#31 id=31 data-nosnippet>31</a>
<a href=#32 id=32 data-nosnippet>32</a><span class="doccomment">/// Get the maximum primary index value (EAX) supported for *extended* CPUID calls by this
<a href=#33 id=33 data-nosnippet>33</a>/// processor (above `0x8000_0000`).
<a href=#34 id=34 data-nosnippet>34</a></span><span class="kw">pub fn </span>max_cpuid_index_extended() -&gt; u32 {
<a href=#35 id=35 data-nosnippet>35</a>    cpuid(<span class="number">0x8000_0000</span>, <span class="number">0</span>)[<span class="number">0</span>]
<a href=#36 id=36 data-nosnippet>36</a>}
<a href=#37 id=37 data-nosnippet>37</a>
<a href=#38 id=38 data-nosnippet>38</a>
<a href=#39 id=39 data-nosnippet>39</a><span class="macro">bitfield!</span> {
<a href=#40 id=40 data-nosnippet>40</a>    <span class="doccomment">/// Primary feature list returned in `CPUID.01H:ECX+EDX`.
<a href=#41 id=41 data-nosnippet>41</a>    </span><span class="kw">pub struct </span>BasicFeatures(u64) {
<a href=#42 id=42 data-nosnippet>42</a>        <span class="comment">// Bits 0..32 from EDX
<a href=#43 id=43 data-nosnippet>43</a>
<a href=#44 id=44 data-nosnippet>44</a>        </span><span class="doccomment">/// `FPU`: The processor has a built-in x87 floating-point unit
<a href=#45 id=45 data-nosnippet>45</a>        </span>[ <span class="number">0</span>] <span class="kw">pub </span>on_chip_fpu,
<a href=#46 id=46 data-nosnippet>46</a>        <span class="doccomment">/// `VME`: Supports virtual real-mode extensions (VME) and protected-mode virtual
<a href=#47 id=47 data-nosnippet>47</a>        /// interrupts.
<a href=#48 id=48 data-nosnippet>48</a>        </span>[ <span class="number">1</span>] <span class="kw">pub </span>virtual_8086_extensions,
<a href=#49 id=49 data-nosnippet>49</a>        <span class="doccomment">/// `DE`: Supports breaking on I/O and on accessing debug registers `DR4`–`DR5`.
<a href=#50 id=50 data-nosnippet>50</a>        </span>[ <span class="number">2</span>] <span class="kw">pub </span>debugging_extensions,
<a href=#51 id=51 data-nosnippet>51</a>        <span class="doccomment">/// `PSE`: Supports 4MB virtual memory pages and the dirty flag.
<a href=#52 id=52 data-nosnippet>52</a>        </span>[ <span class="number">3</span>] <span class="kw">pub </span>page_size_extension,
<a href=#53 id=53 data-nosnippet>53</a>        <span class="doccomment">/// `TSC`: Supports reading the processor's timestamp with `RDTSC`.
<a href=#54 id=54 data-nosnippet>54</a>        </span>[ <span class="number">4</span>] <span class="kw">pub </span>time_stamp_counter,
<a href=#55 id=55 data-nosnippet>55</a>        <span class="doccomment">/// `MSR`: Has model-specific registers which can be accessed with
<a href=#56 id=56 data-nosnippet>56</a>        /// `RDMSR`/`WRMSR`.
<a href=#57 id=57 data-nosnippet>57</a>        </span>[ <span class="number">5</span>] <span class="kw">pub </span>model_registers,
<a href=#58 id=58 data-nosnippet>58</a>        <span class="doccomment">/// `PAE`: Supports mapping virtual memory to physical addresses longer than 32
<a href=#59 id=59 data-nosnippet>59</a>        /// bits.
<a href=#60 id=60 data-nosnippet>60</a>        </span>[ <span class="number">6</span>] <span class="kw">pub </span>physical_address_extension,
<a href=#61 id=61 data-nosnippet>61</a>        <span class="doccomment">/// `MCE`: Defines an exception (18) for reporting internal processor errors.
<a href=#62 id=62 data-nosnippet>62</a>        </span>[ <span class="number">7</span>] <span class="kw">pub </span>machine_check_exception,
<a href=#63 id=63 data-nosnippet>63</a>        <span class="doccomment">/// `CX8`: Supports the 64-byte `CMPXCHG8B` atomic instruction.
<a href=#64 id=64 data-nosnippet>64</a>        </span>[ <span class="number">8</span>] <span class="kw">pub </span>compare_exchange_64bit,
<a href=#65 id=65 data-nosnippet>65</a>        <span class="doccomment">/// `APIC`: The processor has a built-in advanced programmable interrupt
<a href=#66 id=66 data-nosnippet>66</a>        /// controller (APIC).
<a href=#67 id=67 data-nosnippet>67</a>        </span>[ <span class="number">9</span>] <span class="kw">pub </span>on_chip_apic,
<a href=#68 id=68 data-nosnippet>68</a>        <span class="doccomment">/// `SEP`: Supports the `SYSENTER`/`SYSEXIT` instructions.
<a href=#69 id=69 data-nosnippet>69</a>        </span>[<span class="number">11</span>] <span class="kw">pub </span>sysenter,
<a href=#70 id=70 data-nosnippet>70</a>        <span class="doccomment">/// `MTRR`: Has memory type range registers.
<a href=#71 id=71 data-nosnippet>71</a>        </span>[<span class="number">12</span>] <span class="kw">pub </span>memory_type_range_registers,
<a href=#72 id=72 data-nosnippet>72</a>        <span class="doccomment">/// `PGE`: Supports global pages, which are available in all task contexts
<a href=#73 id=73 data-nosnippet>73</a>        </span>[<span class="number">13</span>] <span class="kw">pub </span>global_pages,
<a href=#74 id=74 data-nosnippet>74</a>        <span class="doccomment">/// `MCA`: Supports extended features for reporting internal processor errors.
<a href=#75 id=75 data-nosnippet>75</a>        </span>[<span class="number">14</span>] <span class="kw">pub </span>machine_check_architecture,
<a href=#76 id=76 data-nosnippet>76</a>        <span class="doccomment">/// `CMOV`: Supports the `CMOV` instruction and `FCMOV`/`FCOMI` if FPU is present.
<a href=#77 id=77 data-nosnippet>77</a>        </span>[<span class="number">15</span>] <span class="kw">pub </span>conditional_move,
<a href=#78 id=78 data-nosnippet>78</a>        <span class="doccomment">/// `PAT`: Supports page attribute tables.
<a href=#79 id=79 data-nosnippet>79</a>        </span>[<span class="number">16</span>] <span class="kw">pub </span>page_attribute_table,
<a href=#80 id=80 data-nosnippet>80</a>        <span class="doccomment">/// `PSE-36`: Supports 4MB virtual memory pages that can map to physical addresses
<a href=#81 id=81 data-nosnippet>81</a>        /// longer than 32 bits.
<a href=#82 id=82 data-nosnippet>82</a>        </span>[<span class="number">17</span>] <span class="kw">pub </span>page_size_extension_36bit,
<a href=#83 id=83 data-nosnippet>83</a>        <span class="doccomment">/// `PSN`: Supports retrieving a processor serial number with the CPUID
<a href=#84 id=84 data-nosnippet>84</a>        /// instruction.
<a href=#85 id=85 data-nosnippet>85</a>        </span>[<span class="number">18</span>] <span class="kw">pub </span>serial_number,
<a href=#86 id=86 data-nosnippet>86</a>        <span class="doccomment">/// `CLFSH`: Supports flushing a cache line with the `CLFLUSH` instruction.
<a href=#87 id=87 data-nosnippet>87</a>        </span>[<span class="number">19</span>] <span class="kw">pub </span>cache_line_flush,
<a href=#88 id=88 data-nosnippet>88</a>        <span class="doccomment">/// `DS`: Supports writing debug information to memory.
<a href=#89 id=89 data-nosnippet>89</a>        </span>[<span class="number">21</span>] <span class="kw">pub </span>debug_store,
<a href=#90 id=90 data-nosnippet>90</a>        <span class="doccomment">/// `ACPI`: Supports thermal monitoring and power management with software.
<a href=#91 id=91 data-nosnippet>91</a>        </span>[<span class="number">22</span>] <span class="kw">pub </span>thermal_power_management,
<a href=#92 id=92 data-nosnippet>92</a>        <span class="doccomment">/// `MMX`: Supports MMX instructions.
<a href=#93 id=93 data-nosnippet>93</a>        </span>[<span class="number">23</span>] <span class="kw">pub </span>mmx,
<a href=#94 id=94 data-nosnippet>94</a>        <span class="doccomment">/// `FXSAVE`: Supports managing FPU state with `FXSAVE`/`FXRSTOR`.
<a href=#95 id=95 data-nosnippet>95</a>        </span>[<span class="number">24</span>] <span class="kw">pub </span>fpu_save,
<a href=#96 id=96 data-nosnippet>96</a>        <span class="doccomment">/// `SSE`: Supports SSE instructions.
<a href=#97 id=97 data-nosnippet>97</a>        </span>[<span class="number">25</span>] <span class="kw">pub </span>sse,
<a href=#98 id=98 data-nosnippet>98</a>        <span class="doccomment">/// `SSE2`: Supports SSE2 instructions.
<a href=#99 id=99 data-nosnippet>99</a>        </span>[<span class="number">26</span>] <span class="kw">pub </span>sse_2,
<a href=#100 id=100 data-nosnippet>100</a>        <span class="doccomment">/// The processor can snoop on its own cache line. This helps deal with certain
<a href=#101 id=101 data-nosnippet>101</a>        /// memory issues.
<a href=#102 id=102 data-nosnippet>102</a>        </span>[<span class="number">27</span>] <span class="kw">pub </span>self_snoop,
<a href=#103 id=103 data-nosnippet>103</a>        <span class="doccomment">/// `HTT`: Indicates that the number of reserved APIC IDs is available with the
<a href=#104 id=104 data-nosnippet>104</a>        /// CPUID instruction. If clear, only one ID is reserved.
<a href=#105 id=105 data-nosnippet>105</a>        </span>[<span class="number">28</span>] <span class="kw">pub </span>max_apic_id_field,
<a href=#106 id=106 data-nosnippet>106</a>        <span class="doccomment">/// `TM`: Has thermal monitor control circuitry (TCC).
<a href=#107 id=107 data-nosnippet>107</a>        </span>[<span class="number">29</span>] <span class="kw">pub </span>thermal_monitor,
<a href=#108 id=108 data-nosnippet>108</a>        <span class="doccomment">/// `PBE`: Supports a pin notifying a stopped processor that an interrupt is
<a href=#109 id=109 data-nosnippet>109</a>        /// pending.
<a href=#110 id=110 data-nosnippet>110</a>        </span>[<span class="number">31</span>] <span class="kw">pub </span>pending_break_enable,
<a href=#111 id=111 data-nosnippet>111</a>
<a href=#112 id=112 data-nosnippet>112</a>
<a href=#113 id=113 data-nosnippet>113</a>        <span class="comment">// Bits 32..64 from ECX
<a href=#114 id=114 data-nosnippet>114</a>
<a href=#115 id=115 data-nosnippet>115</a>        </span><span class="doccomment">/// `SSE3`: Supports SSE3 instructions.
<a href=#116 id=116 data-nosnippet>116</a>        </span>[<span class="number">32</span>] <span class="kw">pub </span>sse_3,
<a href=#117 id=117 data-nosnippet>117</a>        <span class="doccomment">/// Supports carry-less multiplication of two 64-bit integers using the
<a href=#118 id=118 data-nosnippet>118</a>        /// `PCLMULQDQ` instruction.
<a href=#119 id=119 data-nosnippet>119</a>        </span>[<span class="number">33</span>] <span class="kw">pub </span>carryless_multiply_64bit,
<a href=#120 id=120 data-nosnippet>120</a>        <span class="doccomment">/// `DTES64`: Supports 64-bit addresses for the debug store.
<a href=#121 id=121 data-nosnippet>121</a>        </span>[<span class="number">34</span>] <span class="kw">pub </span>debug_store_64bit,
<a href=#122 id=122 data-nosnippet>122</a>        <span class="doccomment">/// `MONITOR`: Supports the `MONITOR`/`MWAIT` instructions.
<a href=#123 id=123 data-nosnippet>123</a>        </span>[<span class="number">35</span>] <span class="kw">pub </span>monitor,
<a href=#124 id=124 data-nosnippet>124</a>        <span class="doccomment">/// `DS-CPL`: Supports saving the permission level with data written to the debug
<a href=#125 id=125 data-nosnippet>125</a>        /// store.
<a href=#126 id=126 data-nosnippet>126</a>        </span>[<span class="number">36</span>] <span class="kw">pub </span>permission_qualified_debug_store,
<a href=#127 id=127 data-nosnippet>127</a>        <span class="doccomment">/// `VMX`: Supports virtual machine extensions.
<a href=#128 id=128 data-nosnippet>128</a>        </span>[<span class="number">37</span>] <span class="kw">pub </span>virtual_machine_extensions,
<a href=#129 id=129 data-nosnippet>129</a>        <span class="doccomment">/// `SMX`: Supports safer-mode extensions
<a href=#130 id=130 data-nosnippet>130</a>        </span>[<span class="number">38</span>] <span class="kw">pub </span>safer_mode_extensions,
<a href=#131 id=131 data-nosnippet>131</a>        <span class="doccomment">/// `EIST`: Supports enhanced SpeedStep throttling.
<a href=#132 id=132 data-nosnippet>132</a>        </span>[<span class="number">39</span>] <span class="kw">pub </span>enhanced_speedstep,
<a href=#133 id=133 data-nosnippet>133</a>        <span class="doccomment">/// Supports the TM2 thermal monitor interface.
<a href=#134 id=134 data-nosnippet>134</a>        </span>[<span class="number">40</span>] <span class="kw">pub </span>thermal_monitor_2,
<a href=#135 id=135 data-nosnippet>135</a>        <span class="doccomment">/// `SSSE3`: Supports Supplemental SSE3 (SSSE3) instructions.
<a href=#136 id=136 data-nosnippet>136</a>        </span>[<span class="number">41</span>] <span class="kw">pub </span>supplemental_sse_3,
<a href=#137 id=137 data-nosnippet>137</a>        <span class="doccomment">/// `CNXT-ID`: Supports setting the L1 cache to adaptive or shared mode.
<a href=#138 id=138 data-nosnippet>138</a>        </span>[<span class="number">42</span>] <span class="kw">pub </span>l1_context_id,
<a href=#139 id=139 data-nosnippet>139</a>        <span class="doccomment">/// `SDBG`: Supports an MSR for chip debugging.
<a href=#140 id=140 data-nosnippet>140</a>        </span>[<span class="number">43</span>] <span class="kw">pub </span>debug_interface_model_register,
<a href=#141 id=141 data-nosnippet>141</a>        <span class="doccomment">/// `FMA`: Supports fused multiply-add SSE instructions.
<a href=#142 id=142 data-nosnippet>142</a>        </span>[<span class="number">44</span>] <span class="kw">pub </span>fused_multiply_add,
<a href=#143 id=143 data-nosnippet>143</a>        <span class="doccomment">/// `CMPXCHG16B`: Supports the 128-bit `CMPXCHG16B` atomic instruction.
<a href=#144 id=144 data-nosnippet>144</a>        </span>[<span class="number">45</span>] <span class="kw">pub </span>compare_exchange_128bit,
<a href=#145 id=145 data-nosnippet>145</a>        <span class="doccomment">/// Supports disabling xTPR task priority messages to the chipset through
<a href=#146 id=146 data-nosnippet>146</a>        /// `IA32_MISC_ENABLE[23]`.
<a href=#147 id=147 data-nosnippet>147</a>        </span>[<span class="number">46</span>] <span class="kw">pub </span>chipset_task_priority_control,
<a href=#148 id=148 data-nosnippet>148</a>        <span class="doccomment">/// `PDCM`: Supports a model-specific register that lists performance-monitoring
<a href=#149 id=149 data-nosnippet>149</a>        /// and debug features.
<a href=#150 id=150 data-nosnippet>150</a>        </span>[<span class="number">47</span>] <span class="kw">pub </span>monitor_debug_capabilities_register,
<a href=#151 id=151 data-nosnippet>151</a>        <span class="doccomment">/// `PCID`: Supports process-context IDs.
<a href=#152 id=152 data-nosnippet>152</a>        </span>[<span class="number">49</span>] <span class="kw">pub </span>process_context_ids,
<a href=#153 id=153 data-nosnippet>153</a>        <span class="doccomment">/// `DCA`: Supports prefetching memory-mapped data from a device.
<a href=#154 id=154 data-nosnippet>154</a>        </span>[<span class="number">50</span>] <span class="kw">pub </span>memory_mapped_prefetch,
<a href=#155 id=155 data-nosnippet>155</a>        <span class="doccomment">/// `SSE4_1`: Supports SSE4.1 instructions.
<a href=#156 id=156 data-nosnippet>156</a>        </span>[<span class="number">51</span>] <span class="kw">pub </span>sse_4_1,
<a href=#157 id=157 data-nosnippet>157</a>        <span class="doccomment">/// `SSE4_2`: Supports SSE4.2 instructions.
<a href=#158 id=158 data-nosnippet>158</a>        </span>[<span class="number">52</span>] <span class="kw">pub </span>sse_4_2,
<a href=#159 id=159 data-nosnippet>159</a>        <span class="doccomment">/// `x2APIC`: Supports the enhanced "x2" interface for the APIC.
<a href=#160 id=160 data-nosnippet>160</a>        </span>[<span class="number">53</span>] <span class="kw">pub </span>apic_x2,
<a href=#161 id=161 data-nosnippet>161</a>        <span class="doccomment">/// Supports byte swapping with the `MOVBE` instruction.
<a href=#162 id=162 data-nosnippet>162</a>        </span>[<span class="number">54</span>] <span class="kw">pub </span>byte_swap_move,
<a href=#163 id=163 data-nosnippet>163</a>        <span class="doccomment">/// Supports counting the set bits in a value with the `POPCNT` instruction.
<a href=#164 id=164 data-nosnippet>164</a>        </span>[<span class="number">55</span>] <span class="kw">pub </span>count_bits,
<a href=#165 id=165 data-nosnippet>165</a>        <span class="doccomment">/// `TSC-Deadline`: Supports one-shot interrupts with the APIC using the timestamp
<a href=#166 id=166 data-nosnippet>166</a>        /// counter.
<a href=#167 id=167 data-nosnippet>167</a>        </span>[<span class="number">56</span>] <span class="kw">pub </span>apic_timestamp_deadline,
<a href=#168 id=168 data-nosnippet>168</a>        <span class="doccomment">/// `AESNI`: Supports AES acceleration instructions.
<a href=#169 id=169 data-nosnippet>169</a>        </span>[<span class="number">57</span>] <span class="kw">pub </span>aes,
<a href=#170 id=170 data-nosnippet>170</a>        <span class="doccomment">/// `XSAVE`: Supports instructions for saving and restoring extended processor
<a href=#171 id=171 data-nosnippet>171</a>        /// state (FPU/MMX/SSE/AVX).
<a href=#172 id=172 data-nosnippet>172</a>        </span>[<span class="number">58</span>] <span class="kw">pub </span>extended_state_save,
<a href=#173 id=173 data-nosnippet>173</a>        <span class="doccomment">/// `OSXSAVE`: Reflects the value of [`ControlRegister4::extended_state_save`],
<a href=#174 id=174 data-nosnippet>174</a>        /// indicating that the OS has enabled the `XSAVE` feature.
<a href=#175 id=175 data-nosnippet>175</a>        </span>[<span class="number">59</span>] <span class="kw">pub </span>extended_state_save_enabled,
<a href=#176 id=176 data-nosnippet>176</a>        <span class="doccomment">/// `AVX`: Supports AVX instructions.
<a href=#177 id=177 data-nosnippet>177</a>        </span>[<span class="number">60</span>] <span class="kw">pub </span>avx,
<a href=#178 id=178 data-nosnippet>178</a>        <span class="doccomment">/// `F16C`: Supports conversion instructions for 16-bit floats.
<a href=#179 id=179 data-nosnippet>179</a>        </span>[<span class="number">61</span>] <span class="kw">pub </span>float_16_conversion,
<a href=#180 id=180 data-nosnippet>180</a>        <span class="doccomment">/// Supports random number generation with the `RDRAND` instruction.
<a href=#181 id=181 data-nosnippet>181</a>        </span>[<span class="number">62</span>] <span class="kw">pub </span>random,
<a href=#182 id=182 data-nosnippet>182</a>    }
<a href=#183 id=183 data-nosnippet>183</a>}
<a href=#184 id=184 data-nosnippet>184</a>
<a href=#185 id=185 data-nosnippet>185</a><span class="kw">impl </span>BasicFeatures {
<a href=#186 id=186 data-nosnippet>186</a>    <span class="doccomment">/// Retrieve the feature list from the processor using the CPUID instruction.
<a href=#187 id=187 data-nosnippet>187</a>    </span><span class="kw">pub fn </span>get() -&gt; <span class="self">Self </span>{
<a href=#188 id=188 data-nosnippet>188</a>        <span class="kw">let </span>result = cpuid(<span class="number">1</span>, <span class="number">0</span>);
<a href=#189 id=189 data-nosnippet>189</a>        <span class="comment">// Put ECX (result[2]) in high DWord, EDX (result[3]) in low. The features in EDX
<a href=#190 id=190 data-nosnippet>190</a>        // are older and more basic, so it makes sense to start the bit numbering with
<a href=#191 id=191 data-nosnippet>191</a>        // those.
<a href=#192 id=192 data-nosnippet>192</a>        </span><span class="kw">let </span><span class="kw-2">mut </span>features = <span class="self">Self</span>(<span class="number">0</span>);
<a href=#193 id=193 data-nosnippet>193</a>        features.<span class="number">0 </span>|= u64::from(result[<span class="number">3</span>]);
<a href=#194 id=194 data-nosnippet>194</a>        features.<span class="number">0 </span>|= u64::from(result[<span class="number">2</span>]) &lt;&lt; <span class="number">32</span>;
<a href=#195 id=195 data-nosnippet>195</a>        features
<a href=#196 id=196 data-nosnippet>196</a>    }
<a href=#197 id=197 data-nosnippet>197</a>}
<a href=#198 id=198 data-nosnippet>198</a>
<a href=#199 id=199 data-nosnippet>199</a>
<a href=#200 id=200 data-nosnippet>200</a><span class="macro">bitfield!</span> {
<a href=#201 id=201 data-nosnippet>201</a>    <span class="doccomment">/// Features applicable to 64-bit processors, returned in `CPUID.80000000H:ECX+EDX`.
<a href=#202 id=202 data-nosnippet>202</a>    </span><span class="kw">pub struct </span>ExtendedFeatures(u64) {
<a href=#203 id=203 data-nosnippet>203</a>        <span class="comment">// Bits 0..32 from EDX
<a href=#204 id=204 data-nosnippet>204</a>
<a href=#205 id=205 data-nosnippet>205</a>        </span><span class="doccomment">/// Supports `SYSCALL`/`SYSRET` instructions. Always false if the processor is not
<a href=#206 id=206 data-nosnippet>206</a>        /// in 64-bit mode.
<a href=#207 id=207 data-nosnippet>207</a>        </span>[<span class="number">11</span>] syscall,
<a href=#208 id=208 data-nosnippet>208</a>        <span class="doccomment">/// Supports no-execute (NX) bit in virtual memory pages.
<a href=#209 id=209 data-nosnippet>209</a>        </span>[<span class="number">20</span>] no_execute_bit,
<a href=#210 id=210 data-nosnippet>210</a>        <span class="doccomment">/// Supports 1GB pages.
<a href=#211 id=211 data-nosnippet>211</a>        </span>[<span class="number">26</span>] page_size_1gb,
<a href=#212 id=212 data-nosnippet>212</a>        <span class="doccomment">/// Supports reading the processor ID along with the timestamp counter using the
<a href=#213 id=213 data-nosnippet>213</a>        /// `RDTSCP` instruction.
<a href=#214 id=214 data-nosnippet>214</a>        </span>[<span class="number">27</span>] timestamp_with_processor,
<a href=#215 id=215 data-nosnippet>215</a>        <span class="doccomment">/// Supports 64-bit mode.
<a href=#216 id=216 data-nosnippet>216</a>        </span>[<span class="number">29</span>] long_mode,
<a href=#217 id=217 data-nosnippet>217</a>
<a href=#218 id=218 data-nosnippet>218</a>
<a href=#219 id=219 data-nosnippet>219</a>        <span class="comment">// Bits 32..64 from ECX
<a href=#220 id=220 data-nosnippet>220</a>
<a href=#221 id=221 data-nosnippet>221</a>        </span><span class="doccomment">/// Supports the `LAHF` instruction in 64-bit mode.
<a href=#222 id=222 data-nosnippet>222</a>        </span>[<span class="number">32</span>] long_mode_ah_flags,
<a href=#223 id=223 data-nosnippet>223</a>        <span class="doccomment">/// Supports counting leading zero bits with the `LZCNT` instruction.
<a href=#224 id=224 data-nosnippet>224</a>        </span>[<span class="number">37</span>] count_leading_zeros,
<a href=#225 id=225 data-nosnippet>225</a>        <span class="doccomment">/// Supports hinting pending writes with the `PREFETCHW` instruction.
<a href=#226 id=226 data-nosnippet>226</a>        </span>[<span class="number">40</span>] prefetch_for_write,
<a href=#227 id=227 data-nosnippet>227</a>    }
<a href=#228 id=228 data-nosnippet>228</a>}
<a href=#229 id=229 data-nosnippet>229</a>
<a href=#230 id=230 data-nosnippet>230</a><span class="kw">impl </span>ExtendedFeatures {
<a href=#231 id=231 data-nosnippet>231</a>    <span class="doccomment">/// Retrieve the extended feature list from the processor using the CPUID instruction.
<a href=#232 id=232 data-nosnippet>232</a>    </span><span class="kw">pub fn </span>get() -&gt; <span class="self">Self </span>{
<a href=#233 id=233 data-nosnippet>233</a>        <span class="kw">let </span>result = cpuid(<span class="number">0x8000_0001</span>, <span class="number">0</span>);
<a href=#234 id=234 data-nosnippet>234</a>        <span class="comment">// Same ordering rationale as with Features
<a href=#235 id=235 data-nosnippet>235</a>        </span><span class="kw">let </span><span class="kw-2">mut </span>features = <span class="self">Self</span>(<span class="number">0</span>);
<a href=#236 id=236 data-nosnippet>236</a>        features.<span class="number">0 </span>|= u64::from(result[<span class="number">3</span>]);
<a href=#237 id=237 data-nosnippet>237</a>        features.<span class="number">0 </span>|= u64::from(result[<span class="number">2</span>]) &lt;&lt; <span class="number">32</span>;
<a href=#238 id=238 data-nosnippet>238</a>        features
<a href=#239 id=239 data-nosnippet>239</a>    }
<a href=#240 id=240 data-nosnippet>240</a>}
<a href=#241 id=241 data-nosnippet>241</a>
<a href=#242 id=242 data-nosnippet>242</a>
<a href=#243 id=243 data-nosnippet>243</a><span class="macro">bitfield!</span> {
<a href=#244 id=244 data-nosnippet>244</a>    <span class="doccomment">/// Indicates the processor's maximum supported physical and virtual address sizes.
<a href=#245 id=245 data-nosnippet>245</a>    </span><span class="kw">pub struct </span>AddressSpaceSizes(u32) {
<a href=#246 id=246 data-nosnippet>246</a>        <span class="doccomment">/// Maximum number of bits supported in physical addresses.
<a href=#247 id=247 data-nosnippet>247</a>        </span>[ <span class="number">0</span>.. <span class="number">8</span>] physical_address_bits: u8,
<a href=#248 id=248 data-nosnippet>248</a>        <span class="doccomment">/// Maximum number of bits supported in virtual (linear) addresses.
<a href=#249 id=249 data-nosnippet>249</a>        </span>[ <span class="number">8</span>..<span class="number">16</span>] virtual_address_bits: u8,
<a href=#250 id=250 data-nosnippet>250</a>    }
<a href=#251 id=251 data-nosnippet>251</a>}
<a href=#252 id=252 data-nosnippet>252</a>
<a href=#253 id=253 data-nosnippet>253</a><span class="kw">impl </span>AddressSpaceSizes {
<a href=#254 id=254 data-nosnippet>254</a>    <span class="doccomment">/// Retrieve the supported address space sizes from the processor using the CPUID
<a href=#255 id=255 data-nosnippet>255</a>    /// instruction.
<a href=#256 id=256 data-nosnippet>256</a>    </span><span class="kw">pub fn </span>get() -&gt; <span class="self">Self </span>{
<a href=#257 id=257 data-nosnippet>257</a>        <span class="kw">let </span>index = <span class="number">0x8000_0008</span>;
<a href=#258 id=258 data-nosnippet>258</a>        <span class="kw">if </span>index &lt;= max_cpuid_index_extended() {
<a href=#259 id=259 data-nosnippet>259</a>            <span class="self">Self</span>(cpuid(index, <span class="number">0</span>)[<span class="number">0</span>])
<a href=#260 id=260 data-nosnippet>260</a>        } <span class="kw">else </span>{
<a href=#261 id=261 data-nosnippet>261</a>            <span class="comment">// Assume 32 bits for both
<a href=#262 id=262 data-nosnippet>262</a>            </span><span class="kw">let </span><span class="kw-2">mut </span>result = <span class="self">Self</span>::default();
<a href=#263 id=263 data-nosnippet>263</a>            result.set_physical_address_bits(<span class="number">32</span>);
<a href=#264 id=264 data-nosnippet>264</a>            result.set_virtual_address_bits(<span class="number">32</span>);
<a href=#265 id=265 data-nosnippet>265</a>            result
<a href=#266 id=266 data-nosnippet>266</a>        }
<a href=#267 id=267 data-nosnippet>267</a>    }
<a href=#268 id=268 data-nosnippet>268</a>}</code></pre></div></section></main></body></html>