<stg><name>export_output_buffer_c1_Pipeline_BW3</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %w = alloca i32 1

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:1 %trunc_ln77_mid2_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln77_mid2

]]></Node>
<StgValue><ssdm name="trunc_ln77_mid2_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:2 %sub_ln82_2_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %sub_ln82_2

]]></Node>
<StgValue><ssdm name="sub_ln82_2_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i8 0, i8 %w

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc.2.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc.2.i:0 %w_1 = load i8 %w

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.2.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.2.i:2 %icmp_ln80 = icmp_eq  i8 %w_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.2.i:3 %add_ln80 = add i8 %w_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.2.i:4 %br_ln80 = br i1 %icmp_ln80, void %for.inc.2.i.split, void %for.inc13.2.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="8">
<![CDATA[
for.inc.2.i.split:0 %zext_ln82 = zext i8 %w_1

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.2.i.split:1 %add_ln82 = add i13 %sub_ln82_2_read, i13 %zext_ln82

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="13">
<![CDATA[
for.inc.2.i.split:2 %zext_ln82_1 = zext i13 %add_ln82

]]></Node>
<StgValue><ssdm name="zext_ln82_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.i.split:3 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i64 0, i64 %zext_ln82_1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.i.split:4 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i64 0, i64 %zext_ln82_1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.i.split:5 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %zext_ln82_1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.2.i.split:6 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %zext_ln82_1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.2.i.split:7 %speclooptripcount_ln80 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln80"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.2.i.split:8 %specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln80"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc.2.i.split:9 %switch_ln82 = switch i2 %trunc_ln77_mid2_read, void %arrayidx1223.2.i.case.3, i2 0, void %arrayidx1223.2.i.case.0, i2 1, void %arrayidx1223.2.i.case.1, i2 2, void %arrayidx1223.2.i.case.2

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="trunc_ln77_mid2_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
arrayidx1223.2.i.case.2:0 %store_ln82 = store i32 0, i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="trunc_ln77_mid2_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1223.2.i.case.2:1 %br_ln82 = br void %arrayidx1223.2.i.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="trunc_ln77_mid2_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
arrayidx1223.2.i.case.1:0 %store_ln82 = store i32 0, i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="trunc_ln77_mid2_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1223.2.i.case.1:1 %br_ln82 = br void %arrayidx1223.2.i.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="trunc_ln77_mid2_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
arrayidx1223.2.i.case.0:0 %store_ln82 = store i32 0, i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="trunc_ln77_mid2_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1223.2.i.case.0:1 %br_ln82 = br void %arrayidx1223.2.i.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="trunc_ln77_mid2_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
arrayidx1223.2.i.case.3:0 %store_ln82 = store i32 0, i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="trunc_ln77_mid2_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1223.2.i.case.3:1 %br_ln82 = br void %arrayidx1223.2.i.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1223.2.i.exit:0 %store_ln80 = store i8 %add_ln80, i8 %w

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1223.2.i.exit:1 %br_ln80 = br void %for.inc.2.i

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0">
<![CDATA[
for.inc13.2.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
