Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 26 11:29:24 2022
| Host         : LAPTOP-NCO9BMV1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      4 |            4 |
|     10 |            2 |
|     11 |            3 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              52 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              41 |           16 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              27 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------+--------------------------+------------------+----------------+
|     Clock Signal     |    Enable Signal   |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------------+--------------------+--------------------------+------------------+----------------+
|  clk_BUFG            |                    |                          |                1 |              1 |
|  clk_BUFG            |                    | mod1/hsync0              |                1 |              1 |
|  clk_BUFG            | mod1/p_1_in        | mod1/vsync               |                1 |              1 |
|  pixel_clk           |                    | mod2/addra_f[13]_i_1_n_0 |                2 |              4 |
|  pixel_clk           |                    | mod2/addra_w[13]_i_1_n_0 |                2 |              4 |
|  pixel_clk           | ct/Is_fire_OBUF    |                          |                1 |              4 |
|  pixel_clk           | ct/Is_warning_OBUF |                          |                1 |              4 |
|  clk_BUFG            |                    | mod1/next_y[9]_i_1_n_0   |                3 |             10 |
|  clk_BUFG            | mod1/p_1_in        | mod1/y_0                 |                2 |             10 |
|  CLK100MHZ_IBUF_BUFG |                    |                          |                5 |             11 |
|  clk_BUFG            |                    | mod1/next_x[10]_i_1_n_0  |                3 |             11 |
|  clk_BUFG            |                    | mod1/p_1_in              |                5 |             11 |
|  pixel_clk           | mod1/E[0]          | tb/SR[0]                 |                4 |             16 |
|  pixel_clk           |                    |                          |               16 |             40 |
+----------------------+--------------------+--------------------------+------------------+----------------+


