Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Feb 26 11:53:06 2025
| Host         : PHY-GXBK running 64-bit major release  (build 9200)
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 91
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 47         |
| TIMING-18 | Warning  | Missing input or output delay | 44         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.022 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/y_out_reg[4]/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.028 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/y_out_reg[2]/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.041 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/y_out_reg[5]/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/y_out_reg[7]/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.140 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/y_out_reg[8]/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.146 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/y_out_reg[6]/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.158 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/y_out_reg[9]/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.182 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/y_out_reg[11]/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.257 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/y_out_reg[12]/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.263 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/y_out_reg[10]/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.276 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/y_out_reg[13]/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.597 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/acc__0_carry__9_i_1_psdsp_12/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.632 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/acc__0_carry__9_i_1_psdsp_17/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.646 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/acc__0_carry__9_i_1_psdsp_14/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.657 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/acc__0_carry__9_i_1_psdsp_15/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.743 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/acc__0_carry__9_i_1_psdsp_6/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.773 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/B[0] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.795 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/acc__0_carry__9_i_1_psdsp_10/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.797 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/acc__0_carry__9_i_1_psdsp_11/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.799 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/acc__0_carry__9_i_1_psdsp_16/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.823 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/B[3] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.825 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/acc__0_carry__9_i_1_psdsp_5/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.832 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/acc__0_carry__9_i_1_psdsp_4/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.842 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/acc__0_carry__9_i_1_psdsp_7/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.842 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/acc__0_carry__9_i_1_psdsp_8/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.846 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/acc__0_carry__9_i_1_psdsp_9/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.855 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/acc__0_carry__9_i_1_psdsp_13/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.923 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/B[1] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.928 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/acc__0_carry__9_i_1_psdsp_3/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.929 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/acc__0_carry__9_i_1_psdsp_1/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.944 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/acc__0_carry__9_i_1_psdsp/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.957 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/B[7] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -2.008 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/acc__0_carry__9_i_1_psdsp_2/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -2.023 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/B[8] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -2.038 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/B[2] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -2.046 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/B[4] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -2.053 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/B[5] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -2.074 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/B[11] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -2.169 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/B[6] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -2.170 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/B[9] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -2.282 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/B[12] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -2.286 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/B[10] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -2.319 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/B[15] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -2.350 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/B[13] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -2.399 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/B[16] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -2.404 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/B[17] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -2.467 ns between system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/CLK (clocked by clk_out1_system_pll_0_0) and system_i/iir2nd/iir_filter_2nd_order_0/inst/a1_y1/B[14] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[10] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[11] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[12] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[13] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[14] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[15] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[2] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[3] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[4] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[5] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[6] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[7] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[8] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[9] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[10] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[11] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[12] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[13] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[14] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[15] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[2] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[3] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[4] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[5] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[6] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[7] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[8] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on adc_dat_b_i[9] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[0] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[10] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[11] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[12] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[13] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[1] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[2] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[3] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[4] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[5] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[6] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[7] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[8] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[9] relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on dac_rst_o relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on dac_sel_o relative to the rising and/or falling clock edge(s) of adc_clk_p_i.
Related violations: <none>


