Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cycle_display_behav xil_defaultlib.tb_cycle_display xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'seg_out' [C:/Users/hassa/test_adder/test_adder.srcs/sim_1/new/tb_cycle_display.sv:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'dec' [C:/Users/hassa/test_adder/test_adder.srcs/sources_1/new/cycle_display.sv:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div_n_bit(N=32)
Compiling module xil_defaultlib.ssdec
Compiling module xil_defaultlib.cycle_display(N=32)
Compiling module xil_defaultlib.tb_cycle_display
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cycle_display_behav
