%TF.GenerationSoftware,KiCad,Pcbnew,9.0.4*%
%TF.CreationDate,2025-12-11T19:56:23+01:00*%
%TF.ProjectId,iCEBrainstorm,69434542-7261-4696-9e73-746f726d2e6b,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L4,Bot*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 9.0.4) date 2025-12-11 19:56:23*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10C,0.500000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD11RoundRect,0.250000X-1.550000X0.920000X-1.550000X-0.920000X1.550000X-0.920000X1.550000X0.920000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12C,5.400000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14C,1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15RoundRect,0.250000X-0.550000X-0.550000X0.550000X-0.550000X0.550000X0.550000X-0.550000X0.550000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16C,1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17O,1.300000X2.300000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18O,1.300000X2.100000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD19C,0.600000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD20C,0.300000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,U2,4,VOUT*%
%TO.N,+1V2*%
X128635000Y-62405000D03*
X127635000Y-62405000D03*
D11*
X127635000Y-62405000D03*
D10*
X126635000Y-62405000D03*
%TD*%
D12*
%TO.P,H2,1,1*%
%TO.N,unconnected-(H2-Pad1)*%
X136000000Y-64000000D03*
%TD*%
%TO.P,H1,1,1*%
%TO.N,unconnected-(H1-Pad1)*%
X64000000Y-64000000D03*
%TD*%
D13*
%TO.P,J4,1,Pin_1*%
%TO.N,+3V3*%
X69850000Y-123190000D03*
D14*
%TO.P,J4,2,Pin_2*%
%TO.N,GND*%
X69850000Y-125730000D03*
%TD*%
D13*
%TO.P,J10,1,Pin_1*%
%TO.N,/RGB0*%
X133350000Y-90170000D03*
D14*
%TO.P,J10,2,Pin_2*%
%TO.N,/RGB1*%
X133350000Y-87630000D03*
%TO.P,J10,3,Pin_3*%
%TO.N,/RGB2*%
X133350000Y-85090000D03*
%TD*%
D15*
%TO.P,SW1,1*%
%TO.N,/BOOT0*%
X125730000Y-100330000D03*
D16*
%TO.P,SW1,2*%
%TO.N,/BOOT1*%
X125730000Y-102870000D03*
%TO.P,SW1,3*%
%TO.N,/FPGA_BOOT*%
X125730000Y-105410000D03*
%TO.P,SW1,4*%
%TO.N,/FPGA_SPI_CS*%
X125730000Y-107950000D03*
%TO.P,SW1,5*%
%TO.N,/IN0*%
X125730000Y-110490000D03*
%TO.P,SW1,6*%
%TO.N,/FPGA_GLOBAL_0*%
X125730000Y-113030000D03*
%TO.P,SW1,7*%
%TO.N,/IN2*%
X125730000Y-115570000D03*
%TO.P,SW1,8*%
%TO.N,/FPGA_GLOBAL_1*%
X125730000Y-118110000D03*
%TO.P,SW1,9*%
%TO.N,+3V3*%
X133350000Y-118110000D03*
%TO.P,SW1,10*%
X133350000Y-115570000D03*
%TO.P,SW1,11*%
X133350000Y-113030000D03*
%TO.P,SW1,12*%
X133350000Y-110490000D03*
%TO.P,SW1,13*%
%TO.N,Net-(R18-Pad1)*%
X133350000Y-107950000D03*
%TO.P,SW1,14*%
%TO.N,Net-(R17-Pad1)*%
X133350000Y-105410000D03*
%TO.P,SW1,15*%
%TO.N,Net-(R16-Pad1)*%
X133350000Y-102870000D03*
%TO.P,SW1,16*%
%TO.N,Net-(R15-Pad1)*%
X133350000Y-100330000D03*
%TD*%
D12*
%TO.P,H4,1,1*%
%TO.N,unconnected-(H4-Pad1)*%
X136000000Y-126000000D03*
%TD*%
D10*
%TO.P,U1,4,VOUT*%
%TO.N,+3V3*%
X74025000Y-62405000D03*
X73025000Y-62405000D03*
D11*
X73025000Y-62405000D03*
D10*
X72025000Y-62405000D03*
%TD*%
D13*
%TO.P,J7,1,Pin_1*%
%TO.N,/IN0*%
X129540000Y-124460000D03*
D14*
%TO.P,J7,2,Pin_2*%
%TO.N,/FPGA_GLOBAL_0*%
X127000000Y-124460000D03*
%TO.P,J7,3,Pin_3*%
%TO.N,/IN2*%
X124460000Y-124460000D03*
%TO.P,J7,4,Pin_4*%
%TO.N,/FPGA_GLOBAL_1*%
X121920000Y-124460000D03*
%TD*%
D12*
%TO.P,H3,1,1*%
%TO.N,unconnected-(H3-Pad1)*%
X64000000Y-126000000D03*
%TD*%
D17*
%TO.P,J16,S1,SHIELD*%
%TO.N,GND*%
X115443000Y-66844000D03*
D18*
X115443000Y-62644000D03*
D10*
X113113000Y-64024000D03*
X113113000Y-62024000D03*
X109113000Y-64024000D03*
X109113000Y-62024000D03*
D17*
X106783000Y-66844000D03*
D18*
X106783000Y-62644000D03*
%TD*%
D13*
%TO.P,J2,1,Pin_1*%
%TO.N,/PA15*%
X66040000Y-80010000D03*
D14*
%TO.P,J2,2,Pin_2*%
%TO.N,/PC10*%
X66040000Y-82550000D03*
%TO.P,J2,3,Pin_3*%
%TO.N,/PC11*%
X66040000Y-85090000D03*
%TO.P,J2,4,Pin_4*%
%TO.N,/PC12*%
X66040000Y-87630000D03*
%TO.P,J2,5,Pin_5*%
%TO.N,/PD2*%
X66040000Y-90170000D03*
%TO.P,J2,6,Pin_6*%
%TO.N,/PB4*%
X66040000Y-92710000D03*
%TO.P,J2,7,Pin_7*%
%TO.N,/PB9*%
X66040000Y-95250000D03*
%TO.P,J2,8,Pin_8*%
%TO.N,/PC13*%
X66040000Y-97790000D03*
%TO.P,J2,9,Pin_9*%
%TO.N,/PC14*%
X66040000Y-100330000D03*
%TO.P,J2,10,Pin_10*%
%TO.N,/PC15*%
X66040000Y-102870000D03*
%TO.P,J2,11,Pin_11*%
%TO.N,/PC0*%
X66040000Y-105410000D03*
%TO.P,J2,12,Pin_12*%
%TO.N,/PC1*%
X66040000Y-107950000D03*
%TO.P,J2,13,Pin_13*%
%TO.N,/PC2*%
X66040000Y-110490000D03*
%TO.P,J2,14,Pin_14*%
%TO.N,/PC3*%
X66040000Y-113030000D03*
%TO.P,J2,15,Pin_15*%
%TO.N,/PA0*%
X66040000Y-115570000D03*
%TO.P,J2,16,Pin_16*%
%TO.N,/PA1*%
X66040000Y-118110000D03*
%TD*%
D13*
%TO.P,J15,1,Pin_1*%
%TO.N,+3V3*%
X69850000Y-115570000D03*
D14*
%TO.P,J15,2,Pin_2*%
%TO.N,/FPGA_SPI_CS*%
X69850000Y-113030000D03*
%TO.P,J15,3,Pin_3*%
%TO.N,/FPGA_SPI_SI*%
X69850000Y-110490000D03*
%TO.P,J15,4,Pin_4*%
%TO.N,/FPGA_SPI_SO*%
X69850000Y-107950000D03*
%TO.P,J15,5,Pin_5*%
%TO.N,/FPGA_SPI_SCK*%
X69850000Y-105410000D03*
%TO.P,J15,6,Pin_6*%
%TO.N,GND*%
X69850000Y-102870000D03*
%TD*%
D13*
%TO.P,J13,1,Pin_1*%
%TO.N,/USART2_TX*%
X69850000Y-118110000D03*
D14*
%TO.P,J13,2,Pin_2*%
%TO.N,/USART2_RX*%
X69850000Y-120650000D03*
%TD*%
D13*
%TO.P,J12,1,Pin_1*%
%TO.N,/I2C1_SCL*%
X66040000Y-74930000D03*
D14*
%TO.P,J12,2,Pin_2*%
%TO.N,/I2C1_SDA*%
X66040000Y-77470000D03*
%TD*%
D17*
%TO.P,J1,S1,SHIELD*%
%TO.N,GND*%
X93865000Y-66820000D03*
D18*
X93865000Y-62620000D03*
D10*
X91535000Y-64000000D03*
X91535000Y-62000000D03*
X87535000Y-64000000D03*
X87535000Y-62000000D03*
D17*
X85205000Y-66820000D03*
D18*
X85205000Y-62620000D03*
%TD*%
D13*
%TO.P,J5,1,Pin_1*%
%TO.N,+3V3*%
X133350000Y-69850000D03*
D14*
%TO.P,J5,2,Pin_2*%
%TO.N,GND*%
X133350000Y-72390000D03*
%TD*%
D13*
%TO.P,J9,1,Pin_1*%
%TO.N,/I2S5_CK*%
X69850000Y-100330000D03*
D14*
%TO.P,J9,2,Pin_2*%
%TO.N,/I2S5_WS*%
X69850000Y-97790000D03*
%TO.P,J9,3,Pin_3*%
%TO.N,/I2S5_SD*%
X69850000Y-95250000D03*
%TD*%
D13*
%TO.P,J14,1,Pin_1*%
%TO.N,/USART1_TX*%
X104140000Y-80645000D03*
D14*
%TO.P,J14,2,Pin_2*%
%TO.N,/USART1_RX*%
X104140000Y-78105000D03*
%TD*%
D13*
%TO.P,J11,1,Pin_1*%
%TO.N,/FPGA_IO_0*%
X133350000Y-74930000D03*
D14*
%TO.P,J11,2,Pin_2*%
%TO.N,/FPGA_IO_1*%
X133350000Y-77470000D03*
%TO.P,J11,3,Pin_3*%
%TO.N,/FPGA_IO_2*%
X133350000Y-80010000D03*
%TO.P,J11,4,Pin_4*%
%TO.N,/FPGA_IO_3*%
X133350000Y-82550000D03*
%TD*%
D13*
%TO.P,J3,1,Pin_1*%
%TO.N,+3V3*%
X69850000Y-80010000D03*
D14*
%TO.P,J3,2,Pin_2*%
%TO.N,/SWCLK*%
X69850000Y-82550000D03*
%TO.P,J3,3,Pin_3*%
%TO.N,/SWDIO*%
X69850000Y-85090000D03*
%TO.P,J3,4,Pin_4*%
%TO.N,/SWO*%
X69850000Y-87630000D03*
%TO.P,J3,5,Pin_5*%
%TO.N,/NRST*%
X69850000Y-90170000D03*
%TO.P,J3,6,Pin_6*%
%TO.N,GND*%
X69850000Y-92710000D03*
%TD*%
D13*
%TO.P,J6,1,Pin_1*%
%TO.N,+3V3*%
X133350000Y-92710000D03*
D14*
%TO.P,J6,2,Pin_2*%
%TO.N,GND*%
X133350000Y-95250000D03*
%TD*%
D19*
%TO.N,/NRST*%
X84455000Y-75057000D03*
X84455000Y-89789000D03*
X73555714Y-86464285D03*
%TO.N,GND*%
X111125000Y-88138000D03*
X111125000Y-89662000D03*
X126619000Y-72771000D03*
X79865000Y-73025000D03*
X107652457Y-96055543D03*
X121100000Y-110109000D03*
X79248000Y-104394000D03*
X81280000Y-83693000D03*
X97790000Y-73152000D03*
X115613543Y-95420543D03*
X121666000Y-94488000D03*
X89535000Y-72644000D03*
X104140000Y-66294000D03*
X89408000Y-110871000D03*
X121100000Y-113665000D03*
X83566000Y-96647000D03*
X114782600Y-100838000D03*
X111887000Y-88900000D03*
X99060000Y-117221000D03*
X101600000Y-117221000D03*
X103124000Y-84582000D03*
X94488000Y-113030000D03*
X119154500Y-72869500D03*
X81788000Y-115316000D03*
X109673500Y-79937500D03*
X87122000Y-114252000D03*
X91440000Y-98425000D03*
X72263000Y-72771000D03*
X121158000Y-103124000D03*
X115585000Y-119380000D03*
X104140000Y-117221000D03*
X129778800Y-77292200D03*
X79052400Y-91432400D03*
X117976000Y-93091000D03*
X121100000Y-117221000D03*
X93060000Y-119507000D03*
X70725000Y-70231000D03*
X81026000Y-98425000D03*
X82931000Y-109093000D03*
X121158000Y-99314000D03*
X96520000Y-117221000D03*
X80538386Y-93619386D03*
X86868000Y-107569000D03*
X93345000Y-79375000D03*
X111125000Y-88900000D03*
X125335000Y-70231000D03*
X110363000Y-88900000D03*
X97877086Y-93599000D03*
X101280000Y-78867000D03*
%TO.N,+3V3*%
X90951957Y-80410957D03*
X87249000Y-112002000D03*
X76962000Y-75057000D03*
X121666000Y-90424000D03*
X106821000Y-109855000D03*
X121100000Y-106553000D03*
X84590000Y-113157000D03*
X93345000Y-109093000D03*
X107442000Y-93853000D03*
X121158000Y-101346000D03*
X103759000Y-114935000D03*
X80137000Y-84709000D03*
X93091000Y-123063000D03*
X81661000Y-90261181D03*
X99060000Y-66294000D03*
X116542457Y-91396457D03*
X92583000Y-96647000D03*
X115570000Y-123063000D03*
X104140000Y-74168000D03*
X82469000Y-103713000D03*
X73025000Y-70231000D03*
X123317000Y-76200000D03*
X127889000Y-74803000D03*
X109474000Y-82042000D03*
X116967000Y-91821000D03*
X97790000Y-91352914D03*
X73025000Y-65278000D03*
%TO.N,/BOOT0*%
X87065990Y-89374741D03*
%TO.N,/BOOT1*%
X95631000Y-93345000D03*
%TO.N,+1V2*%
X127635000Y-70231000D03*
X106934000Y-84582000D03*
X114694724Y-92823276D03*
X99380000Y-78867000D03*
X127635000Y-65528000D03*
X116987827Y-95885000D03*
%TO.N,/VCCPLL*%
X116713000Y-99695000D03*
X114256457Y-96520000D03*
%TO.N,/SWCLK*%
X83439000Y-77343000D03*
%TO.N,/SWDIO*%
X82804000Y-78740000D03*
%TO.N,Net-(U4B-CDONE)*%
X102123883Y-86058000D03*
X102108000Y-81661000D03*
%TO.N,/SWO*%
X82205000Y-79629000D03*
%TO.N,/USART2_TX*%
X88138000Y-96774000D03*
%TO.N,/USART2_RX*%
X90551000Y-96774000D03*
%TO.N,+2V5*%
X127889000Y-79756000D03*
X110638864Y-94234000D03*
%TO.N,VBUS*%
X129935000Y-70231000D03*
X113538000Y-68834000D03*
X101600000Y-66294000D03*
X87122000Y-68834000D03*
X91948000Y-68834000D03*
X108712000Y-68834000D03*
X75325000Y-70231000D03*
X96520000Y-66294000D03*
%TO.N,/FPGA_NRST*%
X102787199Y-86589522D03*
X116459000Y-83566000D03*
%TO.N,/PC2*%
X84963000Y-94869000D03*
%TO.N,/PC14*%
X82042000Y-91821000D03*
%TO.N,/PC12*%
X84396052Y-79382638D03*
%TO.N,/I2S5_WS*%
X92964000Y-90424000D03*
%TO.N,/USART1_TX*%
X106807000Y-82931000D03*
%TO.N,/PC15*%
X82550000Y-92456000D03*
%TO.N,/I2S5_SD*%
X84963000Y-88011000D03*
%TO.N,/FPGA_SPI_SCK*%
X88074500Y-104965500D03*
X95153135Y-104998865D03*
X102552500Y-105092500D03*
%TO.N,/PC1*%
X84328000Y-94234000D03*
%TO.N,/PC0*%
X84074000Y-93472000D03*
%TO.N,/FPGA_SPI_CS*%
X104140000Y-105791000D03*
X93805000Y-106220000D03*
%TO.N,/I2S5_CK*%
X71755000Y-102489000D03*
X92583000Y-91186000D03*
%TO.N,/FPGA_BOOT*%
X103557564Y-86948747D03*
%TO.N,/PC13*%
X81102525Y-90881525D03*
%TO.N,/PC11*%
X85245977Y-79371188D03*
%TO.N,/PC3*%
X87376000Y-92837000D03*
%TO.N,/PC10*%
X86095952Y-79377952D03*
%TO.N,/FPGA_CLK*%
X95059500Y-84518500D03*
X108675395Y-92595195D03*
%TO.N,/FPGA_SPI_SI*%
X105664000Y-106934000D03*
X89281000Y-106045000D03*
X98882525Y-108204000D03*
%TO.N,/FPGA_SPI_SO*%
X97790000Y-101727000D03*
X89662000Y-103378000D03*
%TO.N,/FPGA_GLOBAL_1*%
X120142000Y-118110000D03*
%TO.N,/FPGA_GLOBAL_6*%
X96647000Y-83947000D03*
X114046000Y-84328000D03*
%TO.N,/IN0*%
X118429000Y-110871000D03*
%TO.N,/IN2*%
X119380000Y-115570000D03*
%TO.N,/I2C1_SDA*%
X90297000Y-92583000D03*
X103251000Y-89611200D03*
X84582000Y-108712000D03*
X107111800Y-92735400D03*
%TO.N,/I2C1_SCL*%
X104546400Y-88569800D03*
X94615000Y-89789000D03*
X91440000Y-92075000D03*
X85344000Y-108966000D03*
X94488000Y-88392000D03*
X107886500Y-92646500D03*
%TO.N,/PA15*%
X86945930Y-79371536D03*
%TO.N,/PA0*%
X86360000Y-96139000D03*
%TO.N,/PB4*%
X82296000Y-81218000D03*
%TO.N,/PA1*%
X86995000Y-96647000D03*
%TO.N,/PB9*%
X82931000Y-85344000D03*
%TO.N,/PD2*%
X83546700Y-79349379D03*
%TO.N,/FPGA_GLOBAL_0*%
X118745000Y-113030000D03*
%TO.N,/FPGA_IO_2*%
X126111000Y-87376000D03*
%TO.N,/FPGA_IO_3*%
X123317000Y-88900000D03*
X128270000Y-87630000D03*
X109474000Y-93980000D03*
%TO.N,/FPGA_IO_0*%
X112433288Y-84332761D03*
%TD*%
D20*
%TO.N,/NRST*%
X69850000Y-90170000D02*
X73555714Y-86464285D01*
X84455000Y-75057000D02*
X87757000Y-78359000D01*
X87757000Y-86487000D02*
X84455000Y-89789000D01*
X87757000Y-78359000D02*
X87757000Y-86487000D01*
%TO.N,/BOOT0*%
X125730000Y-100330000D02*
X118364000Y-100330000D01*
X87480249Y-89789000D02*
X87065990Y-89374741D01*
X116078000Y-102616000D02*
X105664000Y-102616000D01*
X118364000Y-100330000D02*
X116078000Y-102616000D01*
X96647000Y-92837000D02*
X93599000Y-89789000D01*
X93599000Y-89789000D02*
X87480249Y-89789000D01*
X96647000Y-93599000D02*
X96647000Y-92837000D01*
X105664000Y-102616000D02*
X96647000Y-93599000D01*
%TO.N,/BOOT1*%
X95631000Y-93345000D02*
X95631000Y-93853000D01*
X117348000Y-102616000D02*
X116332000Y-103632000D01*
X125222000Y-102489000D02*
X117475000Y-102489000D01*
X108204000Y-103632000D02*
X107061000Y-103632000D01*
X116332000Y-103632000D02*
X108204000Y-103632000D01*
X107061000Y-103632000D02*
X106172000Y-103632000D01*
X95631000Y-93853000D02*
X105410000Y-103632000D01*
X125603000Y-102870000D02*
X125222000Y-102489000D01*
X117475000Y-102489000D02*
X117348000Y-102616000D01*
X105410000Y-103632000D02*
X108204000Y-103632000D01*
X125730000Y-102870000D02*
X125603000Y-102870000D01*
%TO.N,/SWCLK*%
X69850000Y-82550000D02*
X71120000Y-82550000D01*
X76327000Y-77343000D02*
X83439000Y-77343000D01*
X71120000Y-82550000D02*
X76327000Y-77343000D01*
%TO.N,/SWDIO*%
X77216000Y-78994000D02*
X77470000Y-78740000D01*
X69850000Y-85090000D02*
X71120000Y-85090000D01*
X71120000Y-85090000D02*
X77216000Y-78994000D01*
X77470000Y-78740000D02*
X82804000Y-78740000D01*
%TO.N,Net-(U4B-CDONE)*%
X97663000Y-81661000D02*
X96139000Y-83185000D01*
X97615000Y-86058000D02*
X95885000Y-84328000D01*
X102108000Y-81661000D02*
X97663000Y-81661000D01*
X95885000Y-84328000D02*
X95885000Y-83439000D01*
X102123883Y-86058000D02*
X97615000Y-86058000D01*
X95885000Y-83439000D02*
X96139000Y-83185000D01*
%TO.N,/SWO*%
X77851000Y-79629000D02*
X82205000Y-79629000D01*
X69850000Y-87630000D02*
X77851000Y-79629000D01*
%TO.N,/USART2_TX*%
X69850000Y-118110000D02*
X71000000Y-118110000D01*
X88138000Y-100972000D02*
X88138000Y-96774000D01*
X71000000Y-118110000D02*
X88138000Y-100972000D01*
%TO.N,/USART2_RX*%
X90551000Y-99949000D02*
X90551000Y-96774000D01*
X69850000Y-120650000D02*
X90551000Y-99949000D01*
%TO.N,/FPGA_NRST*%
X103143721Y-86233000D02*
X113792000Y-86233000D01*
X102787199Y-86589522D02*
X103143721Y-86233000D01*
X113792000Y-86233000D02*
X116459000Y-83566000D01*
%TO.N,/PC2*%
X84963000Y-96393000D02*
X84963000Y-94869000D01*
X82250000Y-99106000D02*
X84963000Y-96393000D01*
X66040000Y-110490000D02*
X67429000Y-109101000D01*
X81839950Y-100371742D02*
X82250000Y-99961692D01*
X72255000Y-109101000D02*
X80984258Y-100371742D01*
X82250000Y-99961692D02*
X82250000Y-99106000D01*
X67429000Y-109101000D02*
X72255000Y-109101000D01*
X80984258Y-100371742D02*
X81839950Y-100371742D01*
%TO.N,/PC14*%
X81153000Y-92710000D02*
X80518000Y-92710000D01*
X79502000Y-93726000D02*
X79502000Y-94361000D01*
X67191000Y-99179000D02*
X74684000Y-99179000D01*
X66040000Y-100330000D02*
X67191000Y-99179000D01*
X82042000Y-91821000D02*
X81153000Y-92710000D01*
X74684000Y-99179000D02*
X79502000Y-94361000D01*
X80518000Y-92710000D02*
X79502000Y-93726000D01*
%TO.N,/PC12*%
X84396052Y-79316052D02*
X84396052Y-79382638D01*
X69373240Y-83939000D02*
X71128000Y-83939000D01*
X66040000Y-87272240D02*
X69373240Y-83939000D01*
X77089000Y-77978000D02*
X83058000Y-77978000D01*
X71128000Y-83939000D02*
X77089000Y-77978000D01*
X83058000Y-77978000D02*
X84396052Y-79316052D01*
%TO.N,/I2S5_WS*%
X82423000Y-90424000D02*
X92964000Y-90424000D01*
X69850000Y-97790000D02*
X74801604Y-97790000D01*
X80331604Y-92260000D02*
X80587000Y-92260000D01*
X80587000Y-92260000D02*
X82423000Y-90424000D01*
X74801604Y-97790000D02*
X80331604Y-92260000D01*
%TO.N,/USART1_TX*%
X105290000Y-80645000D02*
X105537000Y-80892000D01*
X105537000Y-81661000D02*
X106807000Y-82931000D01*
X105537000Y-80892000D02*
X105537000Y-81661000D01*
X104140000Y-80645000D02*
X105290000Y-80645000D01*
%TO.N,/PC15*%
X73287000Y-101719000D02*
X82296000Y-92710000D01*
X66040000Y-102870000D02*
X67191000Y-101719000D01*
X67191000Y-101719000D02*
X73287000Y-101719000D01*
X82296000Y-92710000D02*
X82550000Y-92456000D01*
%TO.N,/I2S5_SD*%
X84836000Y-88519000D02*
X84963000Y-88392000D01*
X84963000Y-88392000D02*
X84963000Y-88011000D01*
X77851000Y-88519000D02*
X84836000Y-88519000D01*
X69850000Y-95250000D02*
X71120000Y-95250000D01*
X71120000Y-95250000D02*
X77851000Y-88519000D01*
%TO.N,/FPGA_SPI_SCK*%
X102552500Y-105092500D02*
X102458865Y-104998865D01*
X102458865Y-104998865D02*
X95153135Y-104998865D01*
X95119770Y-104965500D02*
X88074500Y-104965500D01*
X95153135Y-104998865D02*
X95119770Y-104965500D01*
%TO.N,/PC1*%
X67191000Y-106799000D02*
X66040000Y-107950000D01*
X71763000Y-106799000D02*
X67191000Y-106799000D01*
X84328000Y-94234000D02*
X71763000Y-106799000D01*
%TO.N,/PC0*%
X73287000Y-104259000D02*
X67191000Y-104259000D01*
X67191000Y-104259000D02*
X66040000Y-105410000D01*
X84074000Y-93472000D02*
X73287000Y-104259000D01*
%TO.N,/FPGA_SPI_CS*%
X93853000Y-106172000D02*
X93805000Y-106220000D01*
X125730000Y-107950000D02*
X112395000Y-107950000D01*
X112395000Y-107950000D02*
X110236000Y-105791000D01*
X104140000Y-105791000D02*
X103759000Y-106172000D01*
X110236000Y-105791000D02*
X104140000Y-105791000D01*
X103759000Y-106172000D02*
X93853000Y-106172000D01*
%TO.N,/I2S5_CK*%
X73533000Y-102489000D02*
X71755000Y-102489000D01*
X84836000Y-91186000D02*
X92583000Y-91186000D01*
X84455000Y-91567000D02*
X73533000Y-102489000D01*
X84455000Y-91567000D02*
X84836000Y-91186000D01*
%TO.N,/FPGA_BOOT*%
X127889000Y-91948000D02*
X127889000Y-103251000D01*
X103557564Y-86948747D02*
X122889747Y-86948747D01*
X127889000Y-103251000D02*
X125730000Y-105410000D01*
X122889747Y-86948747D02*
X127889000Y-91948000D01*
%TO.N,/PC13*%
X80949475Y-90881525D02*
X81102525Y-90881525D01*
X75430000Y-96401000D02*
X80949475Y-90881525D01*
X66040000Y-97790000D02*
X67429000Y-96401000D01*
X67429000Y-96401000D02*
X75430000Y-96401000D01*
%TO.N,/PC11*%
X85245977Y-78287027D02*
X83666950Y-76708000D01*
X66040000Y-84717000D02*
X66040000Y-85090000D01*
X71239000Y-81161000D02*
X69596000Y-81161000D01*
X75692000Y-76708000D02*
X71239000Y-81161000D01*
X83666950Y-76708000D02*
X75692000Y-76708000D01*
X69596000Y-81161000D02*
X66040000Y-84717000D01*
X85245977Y-79371188D02*
X85245977Y-78287027D01*
%TO.N,/PC3*%
X85471000Y-95631000D02*
X85471000Y-96901000D01*
X67429000Y-111641000D02*
X66040000Y-113030000D01*
X82700000Y-100148088D02*
X82026346Y-100821742D01*
X87376000Y-92837000D02*
X87376000Y-93726000D01*
X87376000Y-93726000D02*
X85471000Y-95631000D01*
X82026346Y-100821742D02*
X81550258Y-100821742D01*
X70731000Y-111641000D02*
X67429000Y-111641000D01*
X82700000Y-99672000D02*
X82700000Y-100148088D01*
X85471000Y-96901000D02*
X82700000Y-99672000D01*
X81550258Y-100821742D02*
X70731000Y-111641000D01*
%TO.N,/PC10*%
X67945000Y-79613000D02*
X67945000Y-80645000D01*
X86095952Y-78500606D02*
X83795346Y-76200000D01*
X86095952Y-79377952D02*
X86095952Y-78500606D01*
X67945000Y-80645000D02*
X66040000Y-82550000D01*
X83795346Y-76200000D02*
X71358000Y-76200000D01*
X71358000Y-76200000D02*
X67945000Y-79613000D01*
%TO.N,/FPGA_CLK*%
X104676000Y-87658000D02*
X108675395Y-91657395D01*
X95059500Y-84518500D02*
X98199000Y-87658000D01*
X98199000Y-87658000D02*
X104676000Y-87658000D01*
X108675395Y-91657395D02*
X108675395Y-92595195D01*
%TO.N,/FPGA_SPI_SI*%
X99568000Y-106934000D02*
X98882525Y-107619475D01*
X105664000Y-106934000D02*
X99568000Y-106934000D01*
X89281000Y-107315000D02*
X89281000Y-106045000D01*
X90170000Y-108204000D02*
X89281000Y-107315000D01*
X98882525Y-108204000D02*
X90170000Y-108204000D01*
X98882525Y-107619475D02*
X98882525Y-108204000D01*
%TO.N,/FPGA_SPI_SO*%
X91313000Y-101727000D02*
X89662000Y-103378000D01*
X97790000Y-101727000D02*
X91313000Y-101727000D01*
%TO.N,/FPGA_GLOBAL_1*%
X120142000Y-118110000D02*
X125730000Y-118110000D01*
%TO.N,/FPGA_GLOBAL_6*%
X113284000Y-83566000D02*
X114046000Y-84328000D01*
X97028000Y-83566000D02*
X113284000Y-83566000D01*
X96647000Y-83947000D02*
X97028000Y-83566000D01*
%TO.N,/IN0*%
X125349000Y-110871000D02*
X118429000Y-110871000D01*
X125730000Y-110490000D02*
X125349000Y-110871000D01*
%TO.N,/IN2*%
X125730000Y-115570000D02*
X119380000Y-115570000D01*
%TO.N,/I2C1_SDA*%
X103251000Y-89611200D02*
X106146600Y-92506800D01*
X93599000Y-97663000D02*
X93599000Y-95885000D01*
X84582000Y-108712000D02*
X84582000Y-106680000D01*
X106146600Y-92506800D02*
X106375200Y-92735400D01*
X106375200Y-92735400D02*
X107111800Y-92735400D01*
X93599000Y-95885000D02*
X90297000Y-92583000D01*
X84582000Y-106680000D02*
X93599000Y-97663000D01*
%TO.N,/I2C1_SCL*%
X85344000Y-108966000D02*
X85344000Y-106680000D01*
X94107000Y-94742000D02*
X91440000Y-92075000D01*
X91440000Y-92075000D02*
X91313000Y-92075000D01*
X104546400Y-88569800D02*
X104546400Y-89306400D01*
X104546400Y-89306400D02*
X107886500Y-92646500D01*
X94615000Y-88519000D02*
X94488000Y-88392000D01*
X94107000Y-97917000D02*
X94107000Y-94742000D01*
X85598000Y-106426000D02*
X94107000Y-97917000D01*
X85344000Y-106680000D02*
X85598000Y-106426000D01*
X94615000Y-89789000D02*
X94615000Y-88519000D01*
%TO.N,/PA15*%
X86868000Y-78636258D02*
X83923742Y-75692000D01*
X86868000Y-79293606D02*
X86868000Y-78636258D01*
X70358000Y-75692000D02*
X66040000Y-80010000D01*
X83923742Y-75692000D02*
X70358000Y-75692000D01*
X86945930Y-79371536D02*
X86868000Y-79293606D01*
%TO.N,/PA0*%
X70326760Y-114181000D02*
X86360000Y-98147760D01*
X67429000Y-114181000D02*
X70326760Y-114181000D01*
X66040000Y-115570000D02*
X67429000Y-114181000D01*
X86360000Y-98147760D02*
X86360000Y-96139000D01*
%TO.N,/PB4*%
X66040000Y-92710000D02*
X67429000Y-91321000D01*
X71239000Y-91321000D02*
X81342000Y-81218000D01*
X81342000Y-81218000D02*
X82296000Y-81218000D01*
X67429000Y-91321000D02*
X71239000Y-91321000D01*
%TO.N,/PA1*%
X82297500Y-104773500D02*
X82297500Y-105763450D01*
X67310000Y-116840000D02*
X66040000Y-118110000D01*
X71001000Y-116070000D02*
X71001000Y-116721000D01*
X81887450Y-106173500D02*
X80897500Y-106173500D01*
X70350000Y-116721000D02*
X70231000Y-116840000D01*
X86995000Y-96647000D02*
X86995000Y-100076000D01*
X82297500Y-105763450D02*
X81887450Y-106173500D01*
X86995000Y-100076000D02*
X82297500Y-104773500D01*
X80897500Y-106173500D02*
X71001000Y-116070000D01*
X70231000Y-116840000D02*
X67310000Y-116840000D01*
X71001000Y-116721000D02*
X70350000Y-116721000D01*
%TO.N,/PB9*%
X80264000Y-85344000D02*
X78867000Y-86741000D01*
X82931000Y-85344000D02*
X80264000Y-85344000D01*
X66040000Y-95250000D02*
X67310000Y-93980000D01*
X71628000Y-93980000D02*
X78867000Y-86741000D01*
X67310000Y-93980000D02*
X71628000Y-93980000D01*
%TO.N,/PD2*%
X78613000Y-80518000D02*
X82378079Y-80518000D01*
X67429000Y-88781000D02*
X70350000Y-88781000D01*
X66040000Y-90170000D02*
X67429000Y-88781000D01*
X70350000Y-88781000D02*
X78613000Y-80518000D01*
X82378079Y-80518000D02*
X83546700Y-79349379D01*
%TO.N,/FPGA_GLOBAL_0*%
X125730000Y-113030000D02*
X118745000Y-113030000D01*
%TO.N,/FPGA_IO_2*%
X126111000Y-87249000D02*
X126111000Y-87376000D01*
X133350000Y-80010000D02*
X126111000Y-87249000D01*
%TO.N,/FPGA_IO_3*%
X109474000Y-93980000D02*
X114554000Y-88900000D01*
X114554000Y-88900000D02*
X123317000Y-88900000D01*
X133350000Y-82550000D02*
X128270000Y-87630000D01*
%TO.N,/FPGA_IO_0*%
X126111000Y-82804000D02*
X133350000Y-75565000D01*
X113538000Y-85090000D02*
X114173000Y-85090000D01*
X112433288Y-84332761D02*
X112780761Y-84332761D01*
X114173000Y-85090000D02*
X115824000Y-83439000D01*
X112780761Y-84332761D02*
X113538000Y-85090000D01*
X115824000Y-83439000D02*
X115824000Y-83058000D01*
X133350000Y-75565000D02*
X133350000Y-74930000D01*
X115824000Y-83058000D02*
X116078000Y-82804000D01*
X116078000Y-82804000D02*
X126111000Y-82804000D01*
%TD*%
M02*
