{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II " "Info: Running Quartus II Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 21:53:12 2016 " "Info: Processing started: Wed Nov 30 21:53:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalPoject -c finalPoject --generate_symbol=C:/altera/90sp2/quartus/finalProject/controller.v " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off finalPoject -c finalPoject --generate_symbol=C:/altera/90sp2/quartus/finalProject/controller.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "mux_select1 packed controller.v(9) " "Warning (10227): Verilog HDL Port Declaration warning at controller.v(9): data type declaration for \"mux_select1\" declares packed dimensions but the port declaration declaration does not" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "mux_select1 controller.v(5) " "Info (10151): Verilog HDL Declaration information at controller.v(5): \"mux_select1\" is declared here" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 5 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "mux_select2 packed controller.v(10) " "Warning (10227): Verilog HDL Port Declaration warning at controller.v(10): data type declaration for \"mux_select2\" declares packed dimensions but the port declaration declaration does not" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "mux_select2 controller.v(5) " "Info (10151): Verilog HDL Declaration information at controller.v(5): \"mux_select2\" is declared here" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 5 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "S2 controller.v(13) " "Info (10035): Verilog HDL or VHDL information at controller.v(13): object \"S2\" declared but not used" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 13 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "S3 controller.v(13) " "Info (10035): Verilog HDL or VHDL information at controller.v(13): object \"S3\" declared but not used" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 13 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "S4 controller.v(13) " "Info (10035): Verilog HDL or VHDL information at controller.v(13): object \"S4\" declared but not used" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 13 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "S5 controller.v(13) " "Info (10035): Verilog HDL or VHDL information at controller.v(13): object \"S5\" declared but not used" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 13 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "S6 controller.v(13) " "Info (10035): Verilog HDL or VHDL information at controller.v(13): object \"S6\" declared but not used" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 13 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "S7 controller.v(13) " "Info (10035): Verilog HDL or VHDL information at controller.v(13): object \"S7\" declared but not used" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 13 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "S8 controller.v(13) " "Info (10035): Verilog HDL or VHDL information at controller.v(13): object \"S8\" declared but not used" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 13 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "S9 controller.v(14) " "Info (10035): Verilog HDL or VHDL information at controller.v(14): object \"S9\" declared but not used" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 14 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "S10 controller.v(14) " "Info (10035): Verilog HDL or VHDL information at controller.v(14): object \"S10\" declared but not used" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 14 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "S11 controller.v(14) " "Info (10035): Verilog HDL or VHDL information at controller.v(14): object \"S11\" declared but not used" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 14 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "S12 controller.v(14) " "Info (10035): Verilog HDL or VHDL information at controller.v(14): object \"S12\" declared but not used" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 14 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 2 s Quartus II " "Info: Quartus II Create Symbol File was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 21:53:12 2016 " "Info: Processing ended: Wed Nov 30 21:53:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
