

================================================================
== Vitis HLS Report for 'wr_data_direct'
================================================================
* Date:           Fri Sep  1 18:38:59 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        wr_data_dir
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  3.250 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    126|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     144|    232|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|     435|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     579|    513|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+----------------+---------+----+-----+-----+-----+
    |     Instance     |     Module     | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------+----------------+---------+----+-----+-----+-----+
    |Axi_lite_s_axi_U  |Axi_lite_s_axi  |        0|   0|  144|  232|    0|
    +------------------+----------------+---------+----+-----+-----+-----+
    |Total             |                |        0|   0|  144|  232|    0|
    +------------------+----------------+---------+----+-----+-----+-----+

    * DSP: 
    +-------------------------------------+----------------------------------+--------------+
    |               Instance              |              Module              |  Expression  |
    +-------------------------------------+----------------------------------+--------------+
    |mac_muladd_12ns_11ns_11ns_22_4_1_U1  |mac_muladd_12ns_11ns_11ns_22_4_1  |  i0 * i1 + i2|
    +-------------------------------------+----------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln66_fu_211_p2                |         +|   0|  0|  39|          32|           1|
    |s_dir_TDATA_int_regslice          |         +|   0|  0|  39|          32|          32|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_104_p9           |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter5  |        or|   0|  0|   2|           1|           1|
    |select_ln66_fu_217_p3             |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 126|          73|          42|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |s_data_TDATA_blk_n   |   9|          2|    1|          2|
    |s_dir_TDATA_blk_n    |   9|          2|    1|          2|
    |strm_in_TDATA_blk_n  |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  27|          6|    3|          6|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln61_reg_298           |  22|   0|   22|          0|
    |ap_CS_fsm                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5    |   1|   0|    1|          0|
    |base_addr_read_reg_259     |  32|   0|   32|          0|
    |col_reg_273                |  11|   0|   11|          0|
    |col_reg_273_pp0_iter1_reg  |  11|   0|   11|          0|
    |data_wr_reg_268            |  32|   0|   32|          0|
    |numWrites                  |  32|   0|   32|          0|
    |select_ln66_reg_288        |  32|   0|   32|          0|
    |tmp_reg_264                |   1|   0|    1|          0|
    |base_addr_read_reg_259     |  64|  32|   32|          0|
    |data_wr_reg_268            |  64|  32|   32|          0|
    |select_ln66_reg_288        |  64|  32|   32|          0|
    |tmp_reg_264                |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 435| 128|  276|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+------------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |   Source Object  |    C Type    |
+------------------------+-----+-----+--------------+------------------+--------------+
|s_axi_Axi_lite_AWVALID  |   in|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_AWREADY  |  out|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_AWADDR   |   in|    6|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_WVALID   |   in|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_WREADY   |  out|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_WDATA    |   in|   32|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_WSTRB    |   in|    4|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_ARVALID  |   in|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_ARREADY  |  out|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_ARADDR   |   in|    6|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_RVALID   |  out|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_RREADY   |   in|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_RDATA    |  out|   32|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_RRESP    |  out|    2|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_BVALID   |  out|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_BREADY   |   in|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_BRESP    |  out|    2|         s_axi|          Axi_lite|       pointer|
|ap_clk                  |   in|    1|  ap_ctrl_none|    wr_data_direct|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_none|    wr_data_direct|  return value|
|strm_in_TDATA           |   in|   64|          axis|  strm_in_V_data_V|       pointer|
|strm_in_TVALID          |   in|    1|          axis|  strm_in_V_dest_V|       pointer|
|strm_in_TREADY          |  out|    1|          axis|  strm_in_V_dest_V|       pointer|
|strm_in_TDEST           |   in|    1|          axis|  strm_in_V_dest_V|       pointer|
|strm_in_TKEEP           |   in|    8|          axis|  strm_in_V_keep_V|       pointer|
|strm_in_TSTRB           |   in|    8|          axis|  strm_in_V_strb_V|       pointer|
|strm_in_TUSER           |   in|    1|          axis|  strm_in_V_user_V|       pointer|
|strm_in_TLAST           |   in|    1|          axis|  strm_in_V_last_V|       pointer|
|strm_in_TID             |   in|    1|          axis|    strm_in_V_id_V|       pointer|
|s_dir_TDATA             |  out|   32|          axis|             s_dir|       pointer|
|s_dir_TVALID            |  out|    1|          axis|             s_dir|       pointer|
|s_dir_TREADY            |   in|    1|          axis|             s_dir|       pointer|
|s_data_TDATA            |  out|   32|          axis|            s_data|       pointer|
|s_data_TVALID           |  out|    1|          axis|            s_data|       pointer|
|s_data_TREADY           |   in|    1|          axis|            s_data|       pointer|
+------------------------+-----+-----+--------------+------------------+--------------+

