$date
	Tue Sep 21 16:57:09 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux4_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & s1 $end
$var reg 1 ' s2 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#5
1!
1"
#10
0!
0"
1&
#15
1!
1#
#20
0!
0#
0&
1'
#25
1!
1$
#30
0!
0$
1&
#35
1!
1%
#40
