{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643315392583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643315392583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 28 04:29:52 2022 " "Processing started: Fri Jan 28 04:29:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643315392583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643315392583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPISlave -c SPISlave " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPISlave -c SPISlave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643315392583 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643315393013 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643315393013 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SPISlave.v(75) " "Verilog HDL information at SPISlave.v(75): always construct contains both blocking and non-blocking assignments" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1643315401289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spislave.v 1 1 " "Found 1 design units, including 1 entities, in source file spislave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPISlave " "Found entity 1: SPISlave" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643315401290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643315401290 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPISlave " "Elaborating entity \"SPISlave\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643315401317 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MOSI_EN_r SPISlave.v(20) " "Verilog HDL or VHDL warning at SPISlave.v(20): object \"MOSI_EN_r\" assigned a value but never read" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643315401317 "|SPISlave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SPISlave.v(90) " "Verilog HDL assignment warning at SPISlave.v(90): truncated value with size 32 to match size of target (3)" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643315401318 "|SPISlave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SPISlave.v(162) " "Verilog HDL assignment warning at SPISlave.v(162): truncated value with size 32 to match size of target (3)" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643315401318 "|SPISlave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SPISlave.v(181) " "Verilog HDL assignment warning at SPISlave.v(181): truncated value with size 32 to match size of target (3)" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643315401318 "|SPISlave"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Clk_p_w " "Found clock multiplexer Clk_p_w" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 29 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1643315401527 "|SPISlave|Clk_p_w"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Clk_p_w~0 " "Found clock multiplexer Clk_p_w~0" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 29 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1643315401527 "|SPISlave|Clk_p_w~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Clk_p_w~1 " "Found clock multiplexer Clk_p_w~1" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 29 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1643315401527 "|SPISlave|Clk_p_w~1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1643315401527 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MOSI_i_w " "Converted tri-state buffer \"MOSI_i_w\" feeding internal logic into a wire" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1643315401611 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1643315401611 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MISO_EN_r MISO_EN_r~_emulated MISO_EN_r~1 " "Register \"MISO_EN_r\" is converted into an equivalent circuit using register \"MISO_EN_r~_emulated\" and latch \"MISO_EN_r~1\"" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1643315401728 "|SPISlave|MISO_EN_r"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MISO_ro MISO_ro~_emulated MISO_ro~1 " "Register \"MISO_ro\" is converted into an equivalent circuit using register \"MISO_ro~_emulated\" and latch \"MISO_ro~1\"" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1643315401728 "|SPISlave|MISO_ro"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MISO_DT_r\[5\] MISO_DT_r\[5\]~_emulated MISO_DT_r\[5\]~1 " "Register \"MISO_DT_r\[5\]\" is converted into an equivalent circuit using register \"MISO_DT_r\[5\]~_emulated\" and latch \"MISO_DT_r\[5\]~1\"" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1643315401728 "|SPISlave|MISO_DT_r[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MISO_DT_r\[7\] MISO_DT_r\[7\]~_emulated MISO_DT_r\[7\]~5 " "Register \"MISO_DT_r\[7\]\" is converted into an equivalent circuit using register \"MISO_DT_r\[7\]~_emulated\" and latch \"MISO_DT_r\[7\]~5\"" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1643315401728 "|SPISlave|MISO_DT_r[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MISO_DT_r\[4\] MISO_DT_r\[4\]~_emulated MISO_DT_r\[4\]~9 " "Register \"MISO_DT_r\[4\]\" is converted into an equivalent circuit using register \"MISO_DT_r\[4\]~_emulated\" and latch \"MISO_DT_r\[4\]~9\"" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1643315401728 "|SPISlave|MISO_DT_r[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MISO_DT_r\[6\] MISO_DT_r\[6\]~_emulated MISO_DT_r\[6\]~13 " "Register \"MISO_DT_r\[6\]\" is converted into an equivalent circuit using register \"MISO_DT_r\[6\]~_emulated\" and latch \"MISO_DT_r\[6\]~13\"" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1643315401728 "|SPISlave|MISO_DT_r[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MISO_cnt_after_r\[0\] MISO_cnt_after_r\[0\]~_emulated MISO_cnt_after_r\[0\]~1 " "Register \"MISO_cnt_after_r\[0\]\" is converted into an equivalent circuit using register \"MISO_cnt_after_r\[0\]~_emulated\" and latch \"MISO_cnt_after_r\[0\]~1\"" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1643315401728 "|SPISlave|MISO_cnt_after_r[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MISO_cnt_after_r\[1\] MISO_cnt_after_r\[1\]~_emulated MISO_cnt_after_r\[1\]~5 " "Register \"MISO_cnt_after_r\[1\]\" is converted into an equivalent circuit using register \"MISO_cnt_after_r\[1\]~_emulated\" and latch \"MISO_cnt_after_r\[1\]~5\"" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1643315401728 "|SPISlave|MISO_cnt_after_r[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MISO_cnt_after_r\[2\] MISO_cnt_after_r\[2\]~_emulated MISO_cnt_after_r\[2\]~9 " "Register \"MISO_cnt_after_r\[2\]\" is converted into an equivalent circuit using register \"MISO_cnt_after_r\[2\]~_emulated\" and latch \"MISO_cnt_after_r\[2\]~9\"" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1643315401728 "|SPISlave|MISO_cnt_after_r[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MISO_DT_r\[1\] MISO_DT_r\[1\]~_emulated MISO_DT_r\[1\]~17 " "Register \"MISO_DT_r\[1\]\" is converted into an equivalent circuit using register \"MISO_DT_r\[1\]~_emulated\" and latch \"MISO_DT_r\[1\]~17\"" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1643315401728 "|SPISlave|MISO_DT_r[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MISO_DT_r\[3\] MISO_DT_r\[3\]~_emulated MISO_DT_r\[3\]~21 " "Register \"MISO_DT_r\[3\]\" is converted into an equivalent circuit using register \"MISO_DT_r\[3\]~_emulated\" and latch \"MISO_DT_r\[3\]~21\"" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1643315401728 "|SPISlave|MISO_DT_r[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MISO_DT_r\[0\] MISO_DT_r\[0\]~_emulated MISO_DT_r\[0\]~25 " "Register \"MISO_DT_r\[0\]\" is converted into an equivalent circuit using register \"MISO_DT_r\[0\]~_emulated\" and latch \"MISO_DT_r\[0\]~25\"" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1643315401728 "|SPISlave|MISO_DT_r[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MISO_DT_r\[2\] MISO_DT_r\[2\]~_emulated MISO_DT_r\[2\]~29 " "Register \"MISO_DT_r\[2\]\" is converted into an equivalent circuit using register \"MISO_DT_r\[2\]~_emulated\" and latch \"MISO_DT_r\[2\]~29\"" {  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 169 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1643315401728 "|SPISlave|MISO_DT_r[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1643315401728 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1643315401814 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/output_files/SPISlave.map.smsg " "Generated suppressed messages file C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/output_files/SPISlave.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643315402057 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1643315402166 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643315402166 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643315402212 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643315402212 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643315402212 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643315402212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643315402234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 28 04:30:02 2022 " "Processing ended: Fri Jan 28 04:30:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643315402234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643315402234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643315402234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643315402234 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1643315403656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643315403657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 28 04:30:03 2022 " "Processing started: Fri Jan 28 04:30:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643315403657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1643315403657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SPISlave -c SPISlave " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SPISlave -c SPISlave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1643315403657 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1643315403772 ""}
{ "Info" "0" "" "Project  = SPISlave" {  } {  } 0 0 "Project  = SPISlave" 0 0 "Fitter" 0 0 1643315403773 ""}
{ "Info" "0" "" "Revision = SPISlave" {  } {  } 0 0 "Revision = SPISlave" 0 0 "Fitter" 0 0 1643315403773 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1643315403914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1643315403915 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SPISlave 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"SPISlave\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1643315403928 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1643315403980 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1643315403980 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1643315404397 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1643315404415 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1643315404541 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "27 27 " "No exact pin location assignment(s) for 27 pins of 27 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1643315404720 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1643315411479 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643315411573 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1643315411575 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1643315411576 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1643315411576 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1643315411576 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1643315411577 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1643315411577 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1643315412090 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SPISlave.sdc " "Synopsys Design Constraints File file not found: 'SPISlave.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1643315412091 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1643315412091 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[5\]~2\|combout " "Node \"MISO_DT_r\[5\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412092 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~44\|dataa " "Node \"MISO_DT_r~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412092 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~44\|combout " "Node \"MISO_DT_r~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412092 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[5\]~2\|datad " "Node \"MISO_DT_r\[5\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412092 ""}  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 169 -1 0 } } { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1643315412092 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[7\]~6\|combout " "Node \"MISO_DT_r\[7\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412092 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~45\|dataa " "Node \"MISO_DT_r~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412092 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~45\|combout " "Node \"MISO_DT_r~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412092 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[7\]~6\|datad " "Node \"MISO_DT_r\[7\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412092 ""}  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 169 -1 0 } } { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1643315412092 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[6\]~14\|combout " "Node \"MISO_DT_r\[6\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412092 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~51\|datad " "Node \"MISO_DT_r~51\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412092 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~51\|combout " "Node \"MISO_DT_r~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412092 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[6\]~14\|datad " "Node \"MISO_DT_r\[6\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412092 ""}  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 169 -1 0 } } { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1643315412092 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[0\]~26\|combout " "Node \"MISO_DT_r\[0\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412092 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~54\|datac " "Node \"MISO_DT_r~54\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412092 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~54\|combout " "Node \"MISO_DT_r~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412092 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[0\]~26\|datad " "Node \"MISO_DT_r\[0\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412092 ""}  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 169 -1 0 } } { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1643315412092 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[2\]~30\|combout " "Node \"MISO_DT_r\[2\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412093 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~55\|datad " "Node \"MISO_DT_r~55\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412093 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~55\|combout " "Node \"MISO_DT_r~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412093 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[2\]~30\|datad " "Node \"MISO_DT_r\[2\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412093 ""}  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 169 -1 0 } } { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1643315412093 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[3\]~22\|combout " "Node \"MISO_DT_r\[3\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412093 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~53\|datac " "Node \"MISO_DT_r~53\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412093 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~53\|combout " "Node \"MISO_DT_r~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412093 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[3\]~22\|datad " "Node \"MISO_DT_r\[3\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412093 ""}  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 169 -1 0 } } { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1643315412093 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[1\]~18\|combout " "Node \"MISO_DT_r\[1\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412093 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~52\|datac " "Node \"MISO_DT_r~52\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412093 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~52\|combout " "Node \"MISO_DT_r~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412093 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[1\]~18\|datad " "Node \"MISO_DT_r\[1\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412093 ""}  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 169 -1 0 } } { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1643315412093 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[4\]~10\|combout " "Node \"MISO_DT_r\[4\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412093 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~46\|dataa " "Node \"MISO_DT_r~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412093 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~46\|combout " "Node \"MISO_DT_r~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412093 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[4\]~10\|datad " "Node \"MISO_DT_r\[4\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315412093 ""}  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 169 -1 0 } } { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1643315412093 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1643315412094 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1643315412095 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1643315412095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1643315412118 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1643315412119 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1643315412119 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643315412137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1643315417246 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1643315417356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643315418582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1643315419357 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1643315421154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643315421154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1643315422277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X78_Y11 X89_Y22 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22" {  } { { "loc" "" { Generic "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22"} { { 12 { 0 ""} 78 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1643315427736 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1643315427736 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1643315431170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1643315435338 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1643315435338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643315435344 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.79 " "Total time spent on timing analysis during the Fitter is 0.79 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1643315436191 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1643315436222 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1643315436647 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1643315436648 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1643315437472 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643315441350 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/output_files/SPISlave.fit.smsg " "Generated suppressed messages file C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/output_files/SPISlave.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1643315441581 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 46 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6664 " "Peak virtual memory: 6664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643315442139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 28 04:30:42 2022 " "Processing ended: Fri Jan 28 04:30:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643315442139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643315442139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643315442139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1643315442139 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1643315443434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643315443434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 28 04:30:43 2022 " "Processing started: Fri Jan 28 04:30:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643315443434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1643315443434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SPISlave -c SPISlave " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SPISlave -c SPISlave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1643315443434 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1643315444064 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1643315449316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643315449740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 28 04:30:49 2022 " "Processing ended: Fri Jan 28 04:30:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643315449740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643315449740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643315449740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1643315449740 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1643315450407 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1643315451140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643315451140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 28 04:30:50 2022 " "Processing started: Fri Jan 28 04:30:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643315451140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1643315451140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SPISlave -c SPISlave " "Command: quartus_sta SPISlave -c SPISlave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1643315451140 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1643315451254 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1643315451900 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1643315451900 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643315451940 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643315451940 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1643315452443 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SPISlave.sdc " "Synopsys Design Constraints File file not found: 'SPISlave.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1643315452485 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1643315452486 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name EN_MISO_i EN_MISO_i " "create_clock -period 1.000 -name EN_MISO_i EN_MISO_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1643315452487 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_Clk_i SPI_Clk_i " "create_clock -period 1.000 -name SPI_Clk_i SPI_Clk_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1643315452487 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643315452487 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[7\]~6\|combout " "Node \"MISO_DT_r\[7\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452488 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~45\|dataf " "Node \"MISO_DT_r~45\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452488 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~45\|combout " "Node \"MISO_DT_r~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452488 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[7\]~6\|datad " "Node \"MISO_DT_r\[7\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452488 ""}  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 169 -1 0 } } { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1643315452488 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[0\]~26\|combout " "Node \"MISO_DT_r\[0\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452489 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~54\|datad " "Node \"MISO_DT_r~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452489 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~54\|combout " "Node \"MISO_DT_r~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452489 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[0\]~26\|datad " "Node \"MISO_DT_r\[0\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452489 ""}  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 169 -1 0 } } { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1643315452489 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[2\]~30\|combout " "Node \"MISO_DT_r\[2\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452489 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~55\|datad " "Node \"MISO_DT_r~55\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452489 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~55\|combout " "Node \"MISO_DT_r~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452489 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[2\]~30\|dataa " "Node \"MISO_DT_r\[2\]~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452489 ""}  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 169 -1 0 } } { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1643315452489 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[3\]~22\|combout " "Node \"MISO_DT_r\[3\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452489 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~53\|datad " "Node \"MISO_DT_r~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452489 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~53\|combout " "Node \"MISO_DT_r~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452489 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[3\]~22\|dataa " "Node \"MISO_DT_r\[3\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452489 ""}  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 169 -1 0 } } { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1643315452489 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[1\]~18\|combout " "Node \"MISO_DT_r\[1\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452490 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~52\|datad " "Node \"MISO_DT_r~52\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452490 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~52\|combout " "Node \"MISO_DT_r~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452490 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[1\]~18\|dataa " "Node \"MISO_DT_r\[1\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452490 ""}  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 169 -1 0 } } { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1643315452490 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[6\]~14\|combout " "Node \"MISO_DT_r\[6\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452490 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~51\|datac " "Node \"MISO_DT_r~51\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452490 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~51\|combout " "Node \"MISO_DT_r~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452490 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[6\]~14\|datac " "Node \"MISO_DT_r\[6\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452490 ""}  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 169 -1 0 } } { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1643315452490 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[5\]~2\|combout " "Node \"MISO_DT_r\[5\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452490 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~44\|datad " "Node \"MISO_DT_r~44\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452490 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~44\|combout " "Node \"MISO_DT_r~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452490 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[5\]~2\|datad " "Node \"MISO_DT_r\[5\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452490 ""}  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 169 -1 0 } } { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1643315452490 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[4\]~10\|combout " "Node \"MISO_DT_r\[4\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452490 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~46\|datac " "Node \"MISO_DT_r~46\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452490 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r~46\|combout " "Node \"MISO_DT_r~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452490 ""} { "Warning" "WSTA_SCC_NODE" "MISO_DT_r\[4\]~10\|datad " "Node \"MISO_DT_r\[4\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1643315452490 ""}  } { { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 169 -1 0 } } { "SPISlave.v" "" { Text "C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/SPISlave.v" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1643315452490 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1643315452493 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643315452521 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1643315452523 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1643315452535 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1643315452576 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1643315452576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.292 " "Worst-case setup slack is -13.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315452582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315452582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.292             -91.502 EN_MISO_i  " "  -13.292             -91.502 EN_MISO_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315452582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.879            -193.387 SPI_Clk_i  " "  -11.879            -193.387 SPI_Clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315452582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643315452582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.610 " "Worst-case hold slack is -2.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315452590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315452590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.610              -7.545 SPI_Clk_i  " "   -2.610              -7.545 SPI_Clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315452590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.731               0.000 EN_MISO_i  " "    1.731               0.000 EN_MISO_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315452590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643315452590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.786 " "Worst-case recovery slack is -4.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315452603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315452603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.786             -61.605 SPI_Clk_i  " "   -4.786             -61.605 SPI_Clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315452603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643315452603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.367 " "Worst-case removal slack is 1.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315452607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315452607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.367               0.000 SPI_Clk_i  " "    1.367               0.000 SPI_Clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315452607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643315452607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.606 " "Worst-case minimum pulse width slack is -1.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315452615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315452615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.606            -244.226 SPI_Clk_i  " "   -1.606            -244.226 SPI_Clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315452615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 EN_MISO_i  " "    0.087               0.000 EN_MISO_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315452615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643315452615 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1643315452629 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1643315452665 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1643315454048 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643315454151 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1643315454161 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1643315454161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.185 " "Worst-case setup slack is -13.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315454165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315454165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.185             -88.464 EN_MISO_i  " "  -13.185             -88.464 EN_MISO_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315454165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.911            -189.778 SPI_Clk_i  " "  -11.911            -189.778 SPI_Clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315454165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643315454165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.322 " "Worst-case hold slack is -2.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315454173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315454173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.322              -7.112 SPI_Clk_i  " "   -2.322              -7.112 SPI_Clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315454173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.372               0.000 EN_MISO_i  " "    1.372               0.000 EN_MISO_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315454173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643315454173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.797 " "Worst-case recovery slack is -4.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315454179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315454179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.797             -60.890 SPI_Clk_i  " "   -4.797             -60.890 SPI_Clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315454179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643315454179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.073 " "Worst-case removal slack is 1.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315454184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315454184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.073               0.000 SPI_Clk_i  " "    1.073               0.000 SPI_Clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315454184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643315454184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.598 " "Worst-case minimum pulse width slack is -1.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315454188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315454188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.598            -260.714 SPI_Clk_i  " "   -1.598            -260.714 SPI_Clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315454188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.007              -0.007 EN_MISO_i  " "   -0.007              -0.007 EN_MISO_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315454188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643315454188 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1643315454202 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1643315454445 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1643315455116 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643315455199 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1643315455202 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1643315455202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.423 " "Worst-case setup slack is -5.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.423            -103.243 SPI_Clk_i  " "   -5.423            -103.243 SPI_Clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.190             -31.130 EN_MISO_i  " "   -5.190             -31.130 EN_MISO_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643315455206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.032 " "Worst-case hold slack is -1.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.032              -3.594 SPI_Clk_i  " "   -1.032              -3.594 SPI_Clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 EN_MISO_i  " "    0.454               0.000 EN_MISO_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643315455213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.039 " "Worst-case recovery slack is -3.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.039             -39.282 SPI_Clk_i  " "   -3.039             -39.282 SPI_Clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643315455220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.667 " "Worst-case removal slack is 0.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.667               0.000 SPI_Clk_i  " "    0.667               0.000 SPI_Clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643315455249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.609 " "Worst-case minimum pulse width slack is -0.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.609             -52.025 SPI_Clk_i  " "   -0.609             -52.025 SPI_Clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.215              -3.477 EN_MISO_i  " "   -0.215              -3.477 EN_MISO_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643315455252 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1643315455265 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643315455428 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1643315455431 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1643315455431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.946 " "Worst-case setup slack is -4.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.946             -93.186 SPI_Clk_i  " "   -4.946             -93.186 SPI_Clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.624             -27.346 EN_MISO_i  " "   -4.624             -27.346 EN_MISO_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643315455434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.947 " "Worst-case hold slack is -0.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.947              -3.676 SPI_Clk_i  " "   -0.947              -3.676 SPI_Clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 EN_MISO_i  " "    0.375               0.000 EN_MISO_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643315455439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.644 " "Worst-case recovery slack is -2.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.644             -34.232 SPI_Clk_i  " "   -2.644             -34.232 SPI_Clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643315455445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.511 " "Worst-case removal slack is 0.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511               0.000 SPI_Clk_i  " "    0.511               0.000 SPI_Clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643315455448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.571 " "Worst-case minimum pulse width slack is -0.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.571             -51.085 SPI_Clk_i  " "   -0.571             -51.085 SPI_Clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.202              -3.310 EN_MISO_i  " "   -0.202              -3.310 EN_MISO_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643315455455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643315455455 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1643315456722 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1643315456723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 47 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5175 " "Peak virtual memory: 5175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643315456787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 28 04:30:56 2022 " "Processing ended: Fri Jan 28 04:30:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643315456787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643315456787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643315456787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1643315456787 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1643315458008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643315458008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 28 04:30:57 2022 " "Processing started: Fri Jan 28 04:30:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643315458008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1643315458008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SPISlave -c SPISlave " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SPISlave -c SPISlave" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1643315458008 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1643315458825 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPISlave.vo C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/simulation/modelsim/ simulation " "Generated file SPISlave.vo in folder \"C:/Users/Tao/Desktop/Projects/2022_Jan_start/SPISlave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1643315458871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643315458916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 28 04:30:58 2022 " "Processing ended: Fri Jan 28 04:30:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643315458916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643315458916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643315458916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1643315458916 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 120 s " "Quartus Prime Full Compilation was successful. 0 errors, 120 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1643315459678 ""}
