	component wasca is
		port (
			abus_slave_0_abus_address                      : in    std_logic_vector(9 downto 0)  := (others => 'X'); -- address
			abus_slave_0_abus_chipselect                   : in    std_logic_vector(2 downto 0)  := (others => 'X'); -- chipselect
			abus_slave_0_abus_read                         : in    std_logic                     := 'X';             -- read
			abus_slave_0_abus_write                        : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- write
			abus_slave_0_abus_waitrequest                  : out   std_logic;                                        -- waitrequest
			abus_slave_0_abus_interrupt                    : out   std_logic;                                        -- interrupt
			abus_slave_0_abus_addressdata                  : inout std_logic_vector(15 downto 0) := (others => 'X'); -- addressdata
			abus_slave_0_abus_direction                    : out   std_logic;                                        -- direction
			abus_slave_0_abus_muxing                       : out   std_logic_vector(1 downto 0);                     -- muxing
			abus_slave_0_abus_disableout                   : out   std_logic;                                        -- disableout
			abus_slave_0_conduit_saturn_reset_saturn_reset : in    std_logic                     := 'X';             -- saturn_reset
			altpll_0_areset_conduit_export                 : in    std_logic                     := 'X';             -- export
			altpll_0_locked_conduit_export                 : out   std_logic;                                        -- export
			altpll_0_phasedone_conduit_export              : out   std_logic;                                        -- export
			clk_clk                                        : in    std_logic                     := 'X';             -- clk
			clock_116_mhz_clk                              : out   std_logic;                                        -- clk
			external_sdram_controller_wire_addr            : out   std_logic_vector(12 downto 0);                    -- addr
			external_sdram_controller_wire_ba              : out   std_logic_vector(1 downto 0);                     -- ba
			external_sdram_controller_wire_cas_n           : out   std_logic;                                        -- cas_n
			external_sdram_controller_wire_cke             : out   std_logic;                                        -- cke
			external_sdram_controller_wire_cs_n            : out   std_logic;                                        -- cs_n
			external_sdram_controller_wire_dq              : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			external_sdram_controller_wire_dqm             : out   std_logic_vector(1 downto 0);                     -- dqm
			external_sdram_controller_wire_ras_n           : out   std_logic;                                        -- ras_n
			external_sdram_controller_wire_we_n            : out   std_logic;                                        -- we_n
			leds_conn_export                               : out   std_logic_vector(3 downto 0);                     -- export
			sdram_clkout_clk                               : out   std_logic;                                        -- clk
			switches_conn_export                           : in    std_logic_vector(2 downto 0)  := (others => 'X'); -- export
			uart_0_external_connection_rxd                 : in    std_logic                     := 'X';             -- rxd
			uart_0_external_connection_txd                 : out   std_logic                                         -- txd
		);
	end component wasca;

