// Seed: 1480632298
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wor id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd73,
    parameter id_3 = 32'd4,
    parameter id_7 = 32'd51
) (
    input uwire id_0,
    input tri _id_1,
    input supply1 id_2,
    input tri _id_3,
    output wire id_4,
    output uwire id_5,
    input wor id_6,
    output uwire _id_7
    , id_12,
    output wor id_8,
    input supply0 id_9,
    output tri0 id_10
);
  parameter id_13 = 1;
  assign id_12 = id_13[id_1 : id_3];
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  logic [id_7 : -1 'b0] id_14 = id_0;
  assign id_4 = -1;
endmodule
