Dual-domain latch-based clock gating