git clone --depth 1 --no-tags https://github.com/zainawin/B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547028364
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/testbed_eecd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547175263
git clone --depth 1 --no-tags https://github.com/zainawin/A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547010180
git clone --depth 1 --no-tags https://github.com/tybliddell/VLSI_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546911351
git clone --depth 1 --no-tags https://github.com/Moh-Sameh/hlf_addr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553198266
git clone --depth 1 --no-tags https://github.com/mcguire-jack-ece/verilog_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553722375
git clone --depth 1 --no-tags https://github.com/justapig9020/CA111-1_verilog_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553351711
git clone --depth 1 --no-tags https://github.com/leon-ufba/PCID.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552764651
git clone --depth 1 --no-tags https://github.com/Chigook/SingleRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552789265
git clone --depth 1 --no-tags https://github.com/kingyeonsu/FSM_LightStand.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552629987
git clone --depth 1 --no-tags https://github.com/masterzhouyz/recursive-median-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551928724
git clone --depth 1 --no-tags https://github.com/Matheuskpds/TP_I_ISL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555630926
git clone --depth 1 --no-tags https://github.com/ekgh2002/BCDtoFND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546453179
git clone --depth 1 --no-tags https://github.com/kaushalg01/1x3_Router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546434694
git clone --depth 1 --no-tags https://github.com/KimJinHog/rccar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547325710
git clone --depth 1 --no-tags https://github.com/hohilwik/functional-fault-testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547549338
git clone --depth 1 --no-tags https://github.com/b-aishpatil/Design-and-Implementation-of-automatic-Security-Monitoring-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547974088
git clone --depth 1 --no-tags https://github.com/kingyeonsu/ButtonCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549486031
git clone --depth 1 --no-tags https://github.com/victoriaxq/projetosd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547031606
git clone --depth 1 --no-tags https://github.com/Chigook/FullAdder_Subtractor_4bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546520577
git clone --depth 1 --no-tags https://github.com/viot556/BCDtoFND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546453313
git clone --depth 1 --no-tags https://github.com/omar1405/user_proj_gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549964506
git clone --depth 1 --no-tags https://github.com/alex-maiorov/CPU-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549735475
git clone --depth 1 --no-tags https://github.com/hashiniWijerathne/8-bit-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550736441
git clone --depth 1 --no-tags https://github.com/thesourcerer8/sky130danuberiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551021347
git clone --depth 1 --no-tags https://github.com/carltonknox/EC551.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552079707
git clone --depth 1 --no-tags https://github.com/tangcy98/BooleanDagScheduler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552794054
git clone --depth 1 --no-tags https://github.com/oooosya/R.-KIya.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550873352
git clone --depth 1 --no-tags https://github.com/a20084551/sequence-detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553297162
git clone --depth 1 --no-tags https://github.com/Chigook/IP_UpCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552660101
git clone --depth 1 --no-tags https://github.com/Sagarbc05/Floating_point_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553481908
git clone --depth 1 --no-tags https://github.com/llorenzana/EC413.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552407733
git clone --depth 1 --no-tags https://github.com/hashi0203/fadec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552274467
git clone --depth 1 --no-tags https://github.com/offtario/caravel_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552237895
git clone --depth 1 --no-tags https://github.com/jacksonguedes/Verilog_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552527633
git clone --depth 1 --no-tags https://github.com/yeodowon/FSM_StandLight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551170290
git clone --depth 1 --no-tags https://github.com/Ayyappa1911/Kernel-convolution-using-programmable-systolic-array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551563179
git clone --depth 1 --no-tags https://github.com/Akashabhilash/Digital-Circuit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553721047
git clone --depth 1 --no-tags https://github.com/kingyeonsu/SoC_StopWatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554709093
git clone --depth 1 --no-tags https://github.com/naman-0316/DSDS-EEE-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554864840
git clone --depth 1 --no-tags https://github.com/Leokleffa/neander.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555048168
git clone --depth 1 --no-tags https://github.com/Kang9609/FPGA_Buzzer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555296897
git clone --depth 1 --no-tags https://github.com/minooeghtesadi/circuit-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548065637
git clone --depth 1 --no-tags https://github.com/zumahun/vga_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548309876
git clone --depth 1 --no-tags https://github.com/sharni-s/adv_embedded.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548211307
git clone --depth 1 --no-tags https://github.com/TavanaAreza/Data-Link-Layer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552895343
git clone --depth 1 --no-tags https://github.com/AbhishekG-1plus/DD_TrafficControl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553147541
git clone --depth 1 --no-tags https://github.com/Johnny0523/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553953037
git clone --depth 1 --no-tags https://github.com/piriyaraj/8-bit-single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553694433
git clone --depth 1 --no-tags https://github.com/XUEHongjia/ELEC4320.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546437940
git clone --depth 1 --no-tags https://github.com/wanderingnail/SPI_FLASH_CONTROLLER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548151703
git clone --depth 1 --no-tags https://github.com/SamyukthaShrruthiKR-2907/Capacitance_to_DigitalConverter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547995114
git clone --depth 1 --no-tags https://github.com/AdamHsu7086/Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549622760
git clone --depth 1 --no-tags https://github.com/jtremesay/mps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549854920
git clone --depth 1 --no-tags https://github.com/jargonized/modulation_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551038642
git clone --depth 1 --no-tags https://github.com/DavVratChadha/Verilog-Dump.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550672642
git clone --depth 1 --no-tags https://github.com/sagopyan/SaRV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550764150
git clone --depth 1 --no-tags https://github.com/RaviMugidi/Traffic_Light_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554194720
git clone --depth 1 --no-tags https://github.com/Boulder1999/Lab02-Train-Tour-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554327058
git clone --depth 1 --no-tags https://github.com/tusharrr17/Microprocessor-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555948765
git clone --depth 1 --no-tags https://github.com/sator-omg/5-stage-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553072462
git clone --depth 1 --no-tags https://github.com/noemiabril/ao486_MiSTer-Arrow_SoCKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554971197
git clone --depth 1 --no-tags https://github.com/kjh42447/2_2_logic-circuit-simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554638497
git clone --depth 1 --no-tags https://github.com/masoneh/vHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554442152
git clone --depth 1 --no-tags https://github.com/RS2007/single-cycle-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552037009
git clone --depth 1 --no-tags https://github.com/hakjung-kim/Avoid-ball-game_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552220716
git clone --depth 1 --no-tags https://github.com/saramostafa2001/16-Bit_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548042334
git clone --depth 1 --no-tags https://github.com/MirandaBiel/Processador-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548034360
git clone --depth 1 --no-tags https://github.com/Pankaj6198/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548503065
git clone --depth 1 --no-tags https://github.com/tianrui-wei/verilator-reproduce.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549923538
git clone --depth 1 --no-tags https://github.com/aswaniar/decoder1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550639205
git clone --depth 1 --no-tags https://github.com/ahmed-elhoseiny/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549877946
git clone --depth 1 --no-tags https://github.com/TinyTapeout/scanchain.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550170935
git clone --depth 1 --no-tags https://github.com/lhardt/DigitalCircuits-Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549233953
git clone --depth 1 --no-tags https://github.com/M111nt/ICP_redo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552880148
git clone --depth 1 --no-tags https://github.com/shorokshomali/TRAFFIC-LIGHT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552357723
git clone --depth 1 --no-tags https://github.com/hyogyeom/Caculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546542673
git clone --depth 1 --no-tags https://github.com/mohamedtareq24/ODE_solver_NIOS_II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546651972
git clone --depth 1 --no-tags https://github.com/DwarakanathDey/Pass-Transistor-XOR-Gate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547906305
git clone --depth 1 --no-tags https://github.com/anantharamanan/ECEA_HDLTP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547880500
git clone --depth 1 --no-tags https://github.com/Srithii29/esim_mxd_soc_ckt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547736327
git clone --depth 1 --no-tags https://github.com/CalebChen768/8bits-cpu-model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547185360
git clone --depth 1 --no-tags https://github.com/Theparia/Single-Cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546066033
git clone --depth 1 --no-tags https://github.com/mazaczysko/vga_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545880623
git clone --depth 1 --no-tags https://github.com/jeronimopenha/traversal_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547342104
git clone --depth 1 --no-tags https://github.com/whoni159789/TimeClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550075601
git clone --depth 1 --no-tags https://github.com/megspham/CS-M152A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549420135
git clone --depth 1 --no-tags https://github.com/kamex120/caravel_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551917700
git clone --depth 1 --no-tags https://github.com/jerahmie/i2c_extender.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552394495
git clone --depth 1 --no-tags https://github.com/e9riffs/caravel_tutorial2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552655061
git clone --depth 1 --no-tags https://github.com/McLucifer2646/Caravel_iiitb_sd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555369569
git clone --depth 1 --no-tags https://github.com/LiYiTao/PCSS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550579981
git clone --depth 1 --no-tags https://github.com/HanaYuki399/AES_steg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550401305
git clone --depth 1 --no-tags https://github.com/aswaniar/ann2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553565731
git clone --depth 1 --no-tags https://github.com/Kang9609/Fan_motor_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551333795
git clone --depth 1 --no-tags https://github.com/leb1973/SingleRAM-StaticRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552704114
git clone --depth 1 --no-tags https://github.com/darkitow/microwave-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552935925
git clone --depth 1 --no-tags https://github.com/ycchu8992/Logic-Design-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552030252
git clone --depth 1 --no-tags https://github.com/Bradygoat1/MIPS-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552183118
